

================================================================
== Vitis HLS Report for 'fuse_9x9_1x1_Pipeline_Conv1_ky'
================================================================
* Date:           Tue Oct 21 14:52:20 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv1_ky  |       35|       35|        12|          3|          3|     9|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add5129_i_i = alloca i32 1"   --->   Operation 15 'alloca' 'add5129_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add51_130_i_i = alloca i32 1"   --->   Operation 16 'alloca' 'add51_130_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add51_231_i_i = alloca i32 1"   --->   Operation 17 'alloca' 'add51_231_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add51_332_i_i = alloca i32 1"   --->   Operation 18 'alloca' 'add51_332_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add51_433_i_i = alloca i32 1"   --->   Operation 19 'alloca' 'add51_433_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add51_534_i_i = alloca i32 1"   --->   Operation 20 'alloca' 'add51_534_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add51_635_i_i = alloca i32 1"   --->   Operation 21 'alloca' 'add51_635_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add51_736_i_i = alloca i32 1"   --->   Operation 22 'alloca' 'add51_736_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add51_837_i_i = alloca i32 1"   --->   Operation 23 'alloca' 'add51_837_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 24 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_smodpost_i_i_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_smodpost_i_i"   --->   Operation 25 'read' 'p_smodpost_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln103_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln103"   --->   Operation 26 'read' 'zext_ln103_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast14_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast14_i_i"   --->   Operation 27 'read' 'p_cast14_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_cast13_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast13_i_i"   --->   Operation 28 'read' 'p_cast13_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast12_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast12_i_i"   --->   Operation 29 'read' 'p_cast12_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast11_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast11_i_i"   --->   Operation 30 'read' 'p_cast11_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_cast10_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast10_i_i"   --->   Operation 31 'read' 'p_cast10_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast9_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast9_i_i"   --->   Operation 32 'read' 'p_cast9_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast8_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast8_i_i"   --->   Operation 33 'read' 'p_cast8_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast7_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast7_i_i"   --->   Operation 34 'read' 'p_cast7_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%select_ln121_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln121"   --->   Operation 35 'read' 'select_ln121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln86_mid2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln86_mid2"   --->   Operation 36 'read' 'trunc_ln86_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add_ln121_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln121_1"   --->   Operation 37 'read' 'add_ln121_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln103_cast = zext i8 %zext_ln103_read"   --->   Operation 38 'zext' 'zext_ln103_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast14_i_i_cast = zext i8 %p_cast14_i_i_read"   --->   Operation 39 'zext' 'p_cast14_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast13_i_i_cast = zext i8 %p_cast13_i_i_read"   --->   Operation 40 'zext' 'p_cast13_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast12_i_i_cast = zext i8 %p_cast12_i_i_read"   --->   Operation 41 'zext' 'p_cast12_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast11_i_i_cast = zext i8 %p_cast11_i_i_read"   --->   Operation 42 'zext' 'p_cast11_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast10_i_i_cast = zext i8 %p_cast10_i_i_read"   --->   Operation 43 'zext' 'p_cast10_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_cast9_i_i_cast = zext i8 %p_cast9_i_i_read"   --->   Operation 44 'zext' 'p_cast9_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast8_i_i_cast = zext i8 %p_cast8_i_i_read"   --->   Operation 45 'zext' 'p_cast8_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_cast7_i_i_cast = zext i8 %p_cast7_i_i_read"   --->   Operation 46 'zext' 'p_cast7_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%select_ln121_cast = sext i3 %select_ln121_read"   --->   Operation 47 'sext' 'select_ln121_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%select_ln121_cast_cast = zext i5 %select_ln121_cast"   --->   Operation 48 'zext' 'select_ln121_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %ky"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_837_i_i"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_736_i_i"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_635_i_i"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_534_i_i"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_433_i_i"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_332_i_i"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_231_i_i"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_130_i_i"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add5129_i_i"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc52.i.i"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ky_2 = load i4 %ky"   --->   Operation 66 'load' 'ky_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.79ns)   --->   "%icmp_ln114 = icmp_eq  i4 %ky_2, i4 9" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 67 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.79ns)   --->   "%add_ln114 = add i4 %ky_2, i4 1" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 68 'add' 'add_ln114' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc52.split.i.i, void %acc160.i.i.exitStub" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 69 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i4 %ky_2" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 70 'zext' 'zext_ln121' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.79ns)   --->   "%add_ln121 = add i11 %add_ln121_1_read, i11 %zext_ln121" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 71 'add' 'add_ln121' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sub_ln121)   --->   "%shl_ln121 = shl i11 %add_ln121, i11 2" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 72 'shl' 'shl_ln121' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln121 = sub i11 %shl_ln121, i11 %add_ln121" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 73 'sub' 'sub_ln121' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i11 %sub_ln121" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 74 'zext' 'zext_ln121_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln121_1" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 75 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln121_1" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 76 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln121_1" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 77 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 78 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_1 : Operation 79 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 79 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_1 : Operation 80 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 80 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln114 = store i4 %add_ln114, i4 %ky" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 81 'store' 'store_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.17>
ST_2 : Operation 82 [1/1] (0.79ns)   --->   "%add_ln121_2 = add i11 %sub_ln121, i11 1" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 82 'add' 'add_ln121_2' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln121_2 = zext i11 %add_ln121_2" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 83 'zext' 'zext_ln121_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln121_2" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 84 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln121_2" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 85 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln121_2" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 86 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.79ns)   --->   "%tmp = add i4 %ky_2, i4 2"   --->   Operation 87 'add' 'tmp' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %tmp"   --->   Operation 88 'zext' 'tmp_cast' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.78ns)   --->   "%empty = add i6 %tmp_cast, i6 %trunc_ln86_mid2_read"   --->   Operation 89 'add' 'empty' <Predicate = (!icmp_ln114)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln121_4 = zext i6 %empty" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 90 'zext' 'zext_ln121_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln121_4 = add i7 %select_ln121_cast_cast, i7 %zext_ln121_4" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 91 'add' 'add_ln121_4' <Predicate = (!icmp_ln114)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln121_4, i3 0" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 92 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln121_4, i1 0" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 93 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln121_5 = zext i8 %p_shl2" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 94 'zext' 'zext_ln121_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.78ns)   --->   "%add_ln121_5 = add i10 %p_shl1, i10 %zext_ln121_5" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 95 'add' 'add_ln121_5' <Predicate = (!icmp_ln114)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln121_6 = add i10 %add_ln121_5, i10 %p_cast7_i_i_cast" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 96 'add' 'add_ln121_6' <Predicate = (!icmp_ln114)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln121_6 = zext i10 %add_ln121_6" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 97 'zext' 'zext_ln121_6' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln121_6" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 98 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.78ns)   --->   "%add_ln121_7 = add i10 %add_ln121_5, i10 %p_cast8_i_i_cast" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 99 'add' 'add_ln121_7' <Predicate = (!icmp_ln114)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln121_7 = zext i10 %add_ln121_7" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 100 'zext' 'zext_ln121_7' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln121_7" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 101 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln121_8 = add i10 %add_ln121_5, i10 %p_cast9_i_i_cast" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 102 'add' 'add_ln121_8' <Predicate = (!icmp_ln114)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln121_8 = zext i10 %add_ln121_8" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 103 'zext' 'zext_ln121_8' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln121_8" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 104 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln121_6" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 105 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln121_7" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 106 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln121_8" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 107 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln121_6" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 108 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln121_7" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 109 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln121_8" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 110 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 111 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 111 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 112 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 112 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 113 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 113 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 114 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 114 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 115 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 115 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 116 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 116 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 117 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 117 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 118 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 118 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 119 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 119 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 120 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 120 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 121 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 121 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 122 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 122 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 123 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 123 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 124 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 124 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 125 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 125 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 126 [1/1] (0.79ns)   --->   "%add_ln121_3 = add i11 %sub_ln121, i11 2" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 126 'add' 'add_ln121_3' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln121_3 = zext i11 %add_ln121_3" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 127 'zext' 'zext_ln121_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln121_3" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 128 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln121_3" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 129 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln121_3" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 130 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.78ns)   --->   "%add_ln121_9 = add i10 %add_ln121_5, i10 %p_cast10_i_i_cast" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 131 'add' 'add_ln121_9' <Predicate = (!icmp_ln114)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln121_9 = zext i10 %add_ln121_9" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 132 'zext' 'zext_ln121_9' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln121_9" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 133 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.78ns)   --->   "%add_ln121_10 = add i10 %add_ln121_5, i10 %p_cast11_i_i_cast" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 134 'add' 'add_ln121_10' <Predicate = (!icmp_ln114)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln121_10 = zext i10 %add_ln121_10" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 135 'zext' 'zext_ln121_10' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln121_10" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 136 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.78ns)   --->   "%add_ln121_11 = add i10 %add_ln121_5, i10 %p_cast12_i_i_cast" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 137 'add' 'add_ln121_11' <Predicate = (!icmp_ln114)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln121_11 = zext i10 %add_ln121_11" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 138 'zext' 'zext_ln121_11' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln121_11" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 139 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln121_9" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 140 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln121_10" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 141 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln121_11" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 142 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln121_9" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 143 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln121_10" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 144 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln121_11" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 145 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 146 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 146 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 147 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 147 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 148 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 148 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 149 [1/1] (0.47ns)   --->   "%tmp_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 149 'mux' 'tmp_i_i' <Predicate = (!icmp_ln114)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 150 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 151 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 151 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 152 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 152 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 153 [1/1] (0.47ns)   --->   "%tmp_8_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 153 'mux' 'tmp_8_i_i' <Predicate = (!icmp_ln114)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 154 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 155 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 155 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 156 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 156 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 157 [1/1] (0.47ns)   --->   "%tmp_9_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 157 'mux' 'tmp_9_i_i' <Predicate = (!icmp_ln114)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 158 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 159 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 159 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 160 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 160 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 161 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 161 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 162 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 162 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 163 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 163 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 164 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 164 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 165 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 165 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 166 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 166 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 167 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 167 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 168 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 168 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 169 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 169 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144' <Predicate = (!icmp_ln114 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 170 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 170 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 171 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 171 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 172 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 172 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153' <Predicate = (!icmp_ln114)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 173 [1/1] (0.78ns)   --->   "%add_ln121_12 = add i10 %add_ln121_5, i10 %p_cast13_i_i_cast" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 173 'add' 'add_ln121_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln121_12 = zext i10 %add_ln121_12" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 174 'zext' 'zext_ln121_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln121_12" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 175 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.78ns)   --->   "%add_ln121_13 = add i10 %add_ln121_5, i10 %p_cast14_i_i_cast" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 176 'add' 'add_ln121_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln121_13 = zext i10 %add_ln121_13" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 177 'zext' 'zext_ln121_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln121_13" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 178 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.78ns)   --->   "%add_ln121_14 = add i10 %add_ln121_5, i10 %zext_ln103_cast" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 179 'add' 'add_ln121_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln121_14 = zext i10 %add_ln121_14" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 180 'zext' 'zext_ln121_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln121_14" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 181 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln121_12" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 182 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln121_13" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 183 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln121_14" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 184 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln121_12" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 185 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln121_13" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 186 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln121_14" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 187 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (0.76ns)   --->   Input mux for Operation 188 '%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121, i32 %tmp_i_i'
ST_4 : Operation 188 [3/3] (6.25ns)   --->   "%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121, i32 %tmp_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 188 'fmul' 'mul_i_i' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.76ns)   --->   Input mux for Operation 189 '%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125, i32 %tmp_8_i_i'
ST_4 : Operation 189 [3/3] (6.25ns)   --->   "%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125, i32 %tmp_8_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 189 'fmul' 'mul_1_i_i' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.76ns)   --->   Input mux for Operation 190 '%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129, i32 %tmp_9_i_i'
ST_4 : Operation 190 [3/3] (6.25ns)   --->   "%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129, i32 %tmp_9_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 190 'fmul' 'mul_2_i_i' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 191 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 192 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 192 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 193 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 193 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 194 [1/1] (0.47ns)   --->   "%tmp_10_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 194 'mux' 'tmp_10_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 195 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 196 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 196 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 197 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 197 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 198 [1/1] (0.47ns)   --->   "%tmp_11_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 198 'mux' 'tmp_11_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 199 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 200 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 200 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 201 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 201 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 202 [1/1] (0.47ns)   --->   "%tmp_12_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 202 'mux' 'tmp_12_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 203 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_4 : Operation 204 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 204 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 205 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_147 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 205 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_147' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 206 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_148 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 206 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_148' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 207 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 207 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_4 : Operation 208 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_150 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 208 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_150' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 209 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_151 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 209 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_151' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 210 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_152 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 210 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_152' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 211 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 211 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_4 : Operation 212 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_154 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 212 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_154' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 213 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_155 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 213 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_155' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 214 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_156 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 214 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_156' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 215 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121, i32 %tmp_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 215 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [2/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125, i32 %tmp_8_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 216 'fmul' 'mul_1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [2/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129, i32 %tmp_9_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 217 'fmul' 'mul_2_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (0.76ns)   --->   Input mux for Operation 218 '%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133, i32 %tmp_10_i_i'
ST_5 : Operation 218 [3/3] (6.25ns)   --->   "%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133, i32 %tmp_10_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 218 'fmul' 'mul_3_i_i' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (0.76ns)   --->   Input mux for Operation 219 '%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137, i32 %tmp_11_i_i'
ST_5 : Operation 219 [3/3] (6.25ns)   --->   "%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137, i32 %tmp_11_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 219 'fmul' 'mul_4_i_i' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (0.76ns)   --->   Input mux for Operation 220 '%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141, i32 %tmp_12_i_i'
ST_5 : Operation 220 [3/3] (6.25ns)   --->   "%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141, i32 %tmp_12_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 220 'fmul' 'mul_5_i_i' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 221 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 222 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_147 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 222 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_147' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 223 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_148 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 223 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_148' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 224 [1/1] (0.47ns)   --->   "%tmp_13_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_148, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_147, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 224 'mux' 'tmp_13_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_150 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 225 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_150' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 226 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_151 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 226 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_151' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 227 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_152 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 227 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_152' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 228 [1/1] (0.47ns)   --->   "%tmp_14_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_150, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_151, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_152, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 228 'mux' 'tmp_14_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_154 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 229 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_154' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 230 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_155 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 230 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_155' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 231 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_156 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 231 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_156' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 232 [1/1] (0.47ns)   --->   "%tmp_15_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_155, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_156, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_154, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 232 'mux' 'tmp_15_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 233 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121, i32 %tmp_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 233 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125, i32 %tmp_8_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 234 'fmul' 'mul_1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129, i32 %tmp_9_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 235 'fmul' 'mul_2_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [2/3] (7.01ns)   --->   "%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133, i32 %tmp_10_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 236 'fmul' 'mul_3_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [2/3] (7.01ns)   --->   "%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137, i32 %tmp_11_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 237 'fmul' 'mul_4_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [2/3] (7.01ns)   --->   "%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141, i32 %tmp_12_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 238 'fmul' 'mul_5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.76ns)   --->   Input mux for Operation 239 '%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145, i32 %tmp_13_i_i'
ST_6 : Operation 239 [3/3] (6.25ns)   --->   "%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145, i32 %tmp_13_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 239 'fmul' 'mul_6_i_i' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.76ns)   --->   Input mux for Operation 240 '%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149, i32 %tmp_14_i_i'
ST_6 : Operation 240 [3/3] (6.25ns)   --->   "%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149, i32 %tmp_14_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 240 'fmul' 'mul_7_i_i' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.76ns)   --->   Input mux for Operation 241 '%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153, i32 %tmp_15_i_i'
ST_6 : Operation 241 [3/3] (6.25ns)   --->   "%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153, i32 %tmp_15_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 241 'fmul' 'mul_8_i_i' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%add5129_i_i_load = load i32 %add5129_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 242 'load' 'add5129_i_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%add51_130_i_i_load = load i32 %add51_130_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 243 'load' 'add51_130_i_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%add51_231_i_i_load = load i32 %add51_231_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 244 'load' 'add51_231_i_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : [1/1] (0.73ns)   --->   Input mux for Operation 245 '%v1 = fadd i32 %add5129_i_i_load, i32 %mul_i_i'
ST_7 : Operation 245 [4/4] (5.69ns)   --->   "%v1 = fadd i32 %add5129_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 245 'fadd' 'v1' <Predicate = true> <Delay = 5.69> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.73ns)   --->   Input mux for Operation 246 '%v1_1 = fadd i32 %add51_130_i_i_load, i32 %mul_1_i_i'
ST_7 : Operation 246 [4/4] (5.69ns)   --->   "%v1_1 = fadd i32 %add51_130_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 246 'fadd' 'v1_1' <Predicate = true> <Delay = 5.69> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.73ns)   --->   Input mux for Operation 247 '%v1_2 = fadd i32 %add51_231_i_i_load, i32 %mul_2_i_i'
ST_7 : Operation 247 [4/4] (5.69ns)   --->   "%v1_2 = fadd i32 %add51_231_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 247 'fadd' 'v1_2' <Predicate = true> <Delay = 5.69> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/3] (7.01ns)   --->   "%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133, i32 %tmp_10_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 248 'fmul' 'mul_3_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/3] (7.01ns)   --->   "%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137, i32 %tmp_11_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 249 'fmul' 'mul_4_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/3] (7.01ns)   --->   "%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141, i32 %tmp_12_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 250 'fmul' 'mul_5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [2/3] (7.01ns)   --->   "%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145, i32 %tmp_13_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 251 'fmul' 'mul_6_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [2/3] (7.01ns)   --->   "%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149, i32 %tmp_14_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 252 'fmul' 'mul_7_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [2/3] (7.01ns)   --->   "%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153, i32 %tmp_15_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 253 'fmul' 'mul_8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%add51_332_i_i_load = load i32 %add51_332_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 254 'load' 'add51_332_i_i_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%add51_433_i_i_load = load i32 %add51_433_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 255 'load' 'add51_433_i_i_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%add51_534_i_i_load = load i32 %add51_534_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 256 'load' 'add51_534_i_i_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [3/4] (6.43ns)   --->   "%v1 = fadd i32 %add5129_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 257 'fadd' 'v1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [3/4] (6.43ns)   --->   "%v1_1 = fadd i32 %add51_130_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 258 'fadd' 'v1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [3/4] (6.43ns)   --->   "%v1_2 = fadd i32 %add51_231_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 259 'fadd' 'v1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.73ns)   --->   Input mux for Operation 260 '%v1_3 = fadd i32 %add51_332_i_i_load, i32 %mul_3_i_i'
ST_8 : Operation 260 [4/4] (5.69ns)   --->   "%v1_3 = fadd i32 %add51_332_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 260 'fadd' 'v1_3' <Predicate = true> <Delay = 5.69> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.73ns)   --->   Input mux for Operation 261 '%v1_4 = fadd i32 %add51_433_i_i_load, i32 %mul_4_i_i'
ST_8 : Operation 261 [4/4] (5.69ns)   --->   "%v1_4 = fadd i32 %add51_433_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 261 'fadd' 'v1_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.73ns)   --->   Input mux for Operation 262 '%v1_5 = fadd i32 %add51_534_i_i_load, i32 %mul_5_i_i'
ST_8 : Operation 262 [4/4] (5.69ns)   --->   "%v1_5 = fadd i32 %add51_534_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 262 'fadd' 'v1_5' <Predicate = true> <Delay = 5.69> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/3] (7.01ns)   --->   "%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145, i32 %tmp_13_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 263 'fmul' 'mul_6_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/3] (7.01ns)   --->   "%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149, i32 %tmp_14_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 264 'fmul' 'mul_7_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/3] (7.01ns)   --->   "%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153, i32 %tmp_15_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 265 'fmul' 'mul_8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%add51_635_i_i_load = load i32 %add51_635_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 266 'load' 'add51_635_i_i_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%add51_736_i_i_load = load i32 %add51_736_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 267 'load' 'add51_736_i_i_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%add51_837_i_i_load = load i32 %add51_837_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 268 'load' 'add51_837_i_i_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [2/4] (6.43ns)   --->   "%v1 = fadd i32 %add5129_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 269 'fadd' 'v1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [2/4] (6.43ns)   --->   "%v1_1 = fadd i32 %add51_130_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 270 'fadd' 'v1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 271 [2/4] (6.43ns)   --->   "%v1_2 = fadd i32 %add51_231_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 271 'fadd' 'v1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 272 [3/4] (6.43ns)   --->   "%v1_3 = fadd i32 %add51_332_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 272 'fadd' 'v1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [3/4] (6.43ns)   --->   "%v1_4 = fadd i32 %add51_433_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 273 'fadd' 'v1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [3/4] (6.43ns)   --->   "%v1_5 = fadd i32 %add51_534_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 274 'fadd' 'v1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.73ns)   --->   Input mux for Operation 275 '%v1_6 = fadd i32 %add51_635_i_i_load, i32 %mul_6_i_i'
ST_9 : Operation 275 [4/4] (5.69ns)   --->   "%v1_6 = fadd i32 %add51_635_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 275 'fadd' 'v1_6' <Predicate = true> <Delay = 5.69> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.73ns)   --->   Input mux for Operation 276 '%v1_7 = fadd i32 %add51_736_i_i_load, i32 %mul_7_i_i'
ST_9 : Operation 276 [4/4] (5.69ns)   --->   "%v1_7 = fadd i32 %add51_736_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 276 'fadd' 'v1_7' <Predicate = true> <Delay = 5.69> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.73ns)   --->   Input mux for Operation 277 '%v1_8 = fadd i32 %add51_837_i_i_load, i32 %mul_8_i_i'
ST_9 : Operation 277 [4/4] (5.69ns)   --->   "%v1_8 = fadd i32 %add51_837_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 277 'fadd' 'v1_8' <Predicate = true> <Delay = 5.69> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%add5129_i_i_load_1 = load i32 %add5129_i_i"   --->   Operation 309 'load' 'add5129_i_i_load_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%add51_130_i_i_load_1 = load i32 %add51_130_i_i"   --->   Operation 310 'load' 'add51_130_i_i_load_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%add51_231_i_i_load_1 = load i32 %add51_231_i_i"   --->   Operation 311 'load' 'add51_231_i_i_load_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%add51_332_i_i_load_1 = load i32 %add51_332_i_i"   --->   Operation 312 'load' 'add51_332_i_i_load_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%add51_433_i_i_load_1 = load i32 %add51_433_i_i"   --->   Operation 313 'load' 'add51_433_i_i_load_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%add51_534_i_i_load_1 = load i32 %add51_534_i_i"   --->   Operation 314 'load' 'add51_534_i_i_load_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%add51_635_i_i_load_1 = load i32 %add51_635_i_i"   --->   Operation 315 'load' 'add51_635_i_i_load_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%add51_736_i_i_load_1 = load i32 %add51_736_i_i"   --->   Operation 316 'load' 'add51_736_i_i_load_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%add51_837_i_i_load_1 = load i32 %add51_837_i_i"   --->   Operation 317 'load' 'add51_837_i_i_load_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_837_i_i_out, i32 %add51_837_i_i_load_1"   --->   Operation 318 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_736_i_i_out, i32 %add51_736_i_i_load_1"   --->   Operation 319 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_635_i_i_out, i32 %add51_635_i_i_load_1"   --->   Operation 320 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_534_i_i_out, i32 %add51_534_i_i_load_1"   --->   Operation 321 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_433_i_i_out, i32 %add51_433_i_i_load_1"   --->   Operation 322 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_332_i_i_out, i32 %add51_332_i_i_load_1"   --->   Operation 323 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_231_i_i_out, i32 %add51_231_i_i_load_1"   --->   Operation 324 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_130_i_i_out, i32 %add51_130_i_i_load_1"   --->   Operation 325 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add5129_i_i_out, i32 %add5129_i_i_load_1"   --->   Operation 326 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 327 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 278 [1/4] (6.43ns)   --->   "%v1 = fadd i32 %add5129_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 278 'fadd' 'v1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [1/4] (6.43ns)   --->   "%v1_1 = fadd i32 %add51_130_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 279 'fadd' 'v1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [1/4] (6.43ns)   --->   "%v1_2 = fadd i32 %add51_231_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 280 'fadd' 'v1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 281 [2/4] (6.43ns)   --->   "%v1_3 = fadd i32 %add51_332_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 281 'fadd' 'v1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [2/4] (6.43ns)   --->   "%v1_4 = fadd i32 %add51_433_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 282 'fadd' 'v1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [2/4] (6.43ns)   --->   "%v1_5 = fadd i32 %add51_534_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 283 'fadd' 'v1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [3/4] (6.43ns)   --->   "%v1_6 = fadd i32 %add51_635_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 284 'fadd' 'v1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [3/4] (6.43ns)   --->   "%v1_7 = fadd i32 %add51_736_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 285 'fadd' 'v1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [3/4] (6.43ns)   --->   "%v1_8 = fadd i32 %add51_837_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 286 'fadd' 'v1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %v1_2, i32 %add51_231_i_i" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 287 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 288 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %v1_1, i32 %add51_130_i_i" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 288 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 289 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %v1, i32 %add5129_i_i" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 289 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 6.86>
ST_11 : Operation 290 [1/4] (6.43ns)   --->   "%v1_3 = fadd i32 %add51_332_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 290 'fadd' 'v1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [1/4] (6.43ns)   --->   "%v1_4 = fadd i32 %add51_433_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 291 'fadd' 'v1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/4] (6.43ns)   --->   "%v1_5 = fadd i32 %add51_534_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 292 'fadd' 'v1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [2/4] (6.43ns)   --->   "%v1_6 = fadd i32 %add51_635_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 293 'fadd' 'v1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [2/4] (6.43ns)   --->   "%v1_7 = fadd i32 %add51_736_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 294 'fadd' 'v1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [2/4] (6.43ns)   --->   "%v1_8 = fadd i32 %add51_837_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 295 'fadd' 'v1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %v1_5, i32 %add51_534_i_i" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 296 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 297 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %v1_4, i32 %add51_433_i_i" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 297 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 298 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %v1_3, i32 %add51_332_i_i" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 298 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>

State 12 <SV = 11> <Delay = 6.86>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%specpipeline_ln115 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_17" [src/srcnn.cpp:115->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 299 'specpipeline' 'specpipeline_ln115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 300 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 301 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [1/4] (6.43ns)   --->   "%v1_6 = fadd i32 %add51_635_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 302 'fadd' 'v1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [1/4] (6.43ns)   --->   "%v1_7 = fadd i32 %add51_736_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 303 'fadd' 'v1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 304 [1/4] (6.43ns)   --->   "%v1_8 = fadd i32 %add51_837_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 304 'fadd' 'v1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %v1_8, i32 %add51_837_i_i" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 305 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 306 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %v1_7, i32 %add51_736_i_i" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 306 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 307 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %v1_6, i32 %add51_635_i_i" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 307 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc52.i.i" [src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 308 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.273ns
The critical path consists of the following:
	'alloca' operation ('ky') [38]  (0.000 ns)
	'load' operation ('ky') on local variable 'ky' [81]  (0.000 ns)
	'add' operation ('add_ln121', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [96]  (0.798 ns)
	'sub' operation ('sub_ln121', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [98]  (0.798 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [100]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10' [170]  (0.677 ns)

 <State 2>: 5.170ns
The critical path consists of the following:
	'add' operation ('tmp') [116]  (0.797 ns)
	'add' operation ('empty') [118]  (0.781 ns)
	'add' operation ('add_ln121_4', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [120]  (0.781 ns)
	'add' operation ('add_ln121_5', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [124]  (0.787 ns)
	'add' operation ('add_ln121_6', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [125]  (0.787 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [127]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf' [171]  (1.237 ns)

 <State 3>: 2.024ns
The critical path consists of the following:
	'add' operation ('add_ln121_9', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [134]  (0.787 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [136]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf' [192]  (1.237 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.766 ns)
'fmul' operation ('mul_i_i', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [175]  (6.250 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [175]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [175]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_i_i', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [196]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6_i_i', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [217]  (7.016 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('v1', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [176]  (6.437 ns)

 <State 10>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('v1_2', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [190]  (6.437 ns)
	'store' operation ('store_ln114', src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770) of variable 'v1_2', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770 on local variable 'add51_231_i_i' [240]  (0.427 ns)

 <State 11>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('v1_5', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [211]  (6.437 ns)
	'store' operation ('store_ln114', src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770) of variable 'v1_5', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770 on local variable 'add51_534_i_i' [237]  (0.427 ns)

 <State 12>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('v1_8', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [232]  (6.437 ns)
	'store' operation ('store_ln114', src/srcnn.cpp:114->src/srcnn.cpp:274->src/srcnn.cpp:770) of variable 'v1_8', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770 on local variable 'add51_837_i_i' [234]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
