Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct 21 23:39:22 2022
| Host         : ECE-PHO115-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2265 register/latch pins with no clock driven by root clock pin: epyc/fake_clock_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pixel_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/blank_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/hcounter_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/hcounter_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/hcounter_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/hcounter_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/hcounter_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/hcounter_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/hcounter_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/hcounter_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/hcounter_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/hcounter_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/hcounter_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_controller/vcounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19019 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.254        0.000                      0                    4        0.437        0.000                      0                    4        4.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.254        0.000                      0                    4        0.437        0.000                      0                    4        4.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 pclk_div_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk_div_cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.580ns (21.168%)  route 2.160ns (78.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.696     5.298    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  pclk_div_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  pclk_div_cnt_reg/Q
                         net (fo=2, routed)           2.160     7.914    pclk_div_cnt
    SLICE_X5Y119         LUT1 (Prop_lut1_I0_O)        0.124     8.038 r  pclk_div_cnt_i_1/O
                         net (fo=1, routed)           0.000     8.038    pclk_div_cnt_i_1_n_0
    SLICE_X5Y119         FDRE                                         r  pclk_div_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.576    14.998    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  pclk_div_cnt_reg/C
                         clock pessimism              0.300    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y119         FDRE (Setup_fdre_C_D)        0.029    15.292    pclk_div_cnt_reg
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.272ns  (required time - arrival time)
  Source:                 pclk_div_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.608ns (21.965%)  route 2.160ns (78.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.696     5.298    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  pclk_div_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  pclk_div_cnt_reg/Q
                         net (fo=2, routed)           2.160     7.914    pclk_div_cnt
    SLICE_X5Y119         LUT2 (Prop_lut2_I0_O)        0.152     8.066 r  pixel_clk_i_1/O
                         net (fo=1, routed)           0.000     8.066    pixel_clk_i_1_n_0
    SLICE_X5Y119         FDRE                                         r  pixel_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.576    14.998    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  pixel_clk_reg/C
                         clock pessimism              0.300    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y119         FDRE (Setup_fdre_C_D)        0.075    15.338    pixel_clk_reg
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  7.272    

Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.580ns (31.236%)  route 1.277ns (68.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.722     5.325    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  i_reg[1]/Q
                         net (fo=9, routed)           0.897     6.678    i[1]
    SLICE_X0Y61          LUT2 (Prop_lut2_I1_O)        0.124     6.802 r  i[1]_i_1/O
                         net (fo=1, routed)           0.379     7.182    i[1]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  i_reg[1]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X0Y61          FDRE (Setup_fdre_C_D)       -0.081    15.208    i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  8.027    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.580ns (38.560%)  route 0.924ns (61.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.722     5.325    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  i_reg[0]/Q
                         net (fo=10, routed)          0.539     6.320    LED_out_OBUF[2]
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.444 r  i[0]_i_1/O
                         net (fo=1, routed)           0.385     6.829    i[0]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  i_reg[0]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X0Y61          FDRE (Setup_fdre_C_D)       -0.067    15.222    i_reg[0]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  8.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.677%)  route 0.321ns (63.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  i_reg[0]/Q
                         net (fo=10, routed)          0.199     1.862    LED_out_OBUF[2]
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     1.907 r  i[0]_i_1/O
                         net (fo=1, routed)           0.122     2.028    i[0]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  i_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.070     1.591    i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.805%)  route 0.438ns (70.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  i_reg[0]/Q
                         net (fo=10, routed)          0.322     1.984    LED_out_OBUF[2]
    SLICE_X0Y61          LUT2 (Prop_lut2_I0_O)        0.045     2.029 r  i[1]_i_1/O
                         net (fo=1, routed)           0.116     2.145    i[1]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  i_reg[1]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.066     1.587    i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 pixel_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.228ns (21.165%)  route 0.849ns (78.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.589     1.508    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  pixel_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  pixel_clk_reg/Q
                         net (fo=27, routed)          0.849     2.486    pixel_clk
    SLICE_X5Y119         LUT2 (Prop_lut2_I1_O)        0.100     2.586 r  pixel_clk_i_1/O
                         net (fo=1, routed)           0.000     2.586    pixel_clk_i_1_n_0
    SLICE_X5Y119         FDRE                                         r  pixel_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.857     2.023    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  pixel_clk_reg/C
                         clock pessimism             -0.514     1.508    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.107     1.615    pixel_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 pclk_div_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk_div_cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.186ns (15.816%)  route 0.990ns (84.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.589     1.508    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  pclk_div_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  pclk_div_cnt_reg/Q
                         net (fo=2, routed)           0.990     2.639    pclk_div_cnt
    SLICE_X5Y119         LUT1 (Prop_lut1_I0_O)        0.045     2.684 r  pclk_div_cnt_i_1/O
                         net (fo=1, routed)           0.000     2.684    pclk_div_cnt_i_1_n_0
    SLICE_X5Y119         FDRE                                         r  pclk_div_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.857     2.023    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  pclk_div_cnt_reg/C
                         clock pessimism             -0.514     1.508    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.091     1.599    pclk_div_cnt_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  1.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y95    epyc/fake_clock_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61     i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61     i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y119    pclk_div_cnt_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y119    pixel_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y95    epyc/fake_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y95    epyc/fake_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119    pclk_div_cnt_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119    pclk_div_cnt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119    pixel_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119    pixel_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y95    epyc/fake_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y95    epyc/fake_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119    pclk_div_cnt_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119    pclk_div_cnt_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119    pixel_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119    pixel_clk_reg/C



