$date
	Tue Jul 29 20:24:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_led_gpio $end
$var wire 8 ! leds [7:0] $end
$var wire 32 " data_out [31:0] $end
$var reg 32 # addr [31:0] $end
$var reg 1 $ clk $end
$var reg 32 % data_in [31:0] $end
$var reg 1 & rd_strobe $end
$var reg 1 ' rst $end
$var reg 4 ( wr_strobe [3:0] $end
$scope module dut $end
$var wire 32 ) addr [31:0] $end
$var wire 1 $ clk $end
$var wire 32 * data_in [31:0] $end
$var wire 1 & rd_strobe $end
$var wire 1 ' rst $end
$var wire 4 + wr_strobe [3:0] $end
$var wire 8 , leds [7:0] $end
$var reg 32 - data_out [31:0] $end
$var reg 32 . led_data_reg [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
1'
x&
bx %
0$
bx #
bx "
bx !
$end
#5000
b0 !
b0 ,
b0 .
1$
#10000
0$
b1111 (
b1111 +
0&
b111100 %
b111100 *
b10000000000000000000000000000 #
b10000000000000000000000000000 )
0'
#15000
b111100 !
b111100 ,
b111100 .
1$
#20000
0$
b0 (
b0 +
#25000
1$
#30000
0$
1&
#35000
b111100 "
b111100 -
1$
#40000
0$
0&
