{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 14:44:12 2021 " "Info: Processing started: Sun Jan 17 14:44:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off singlecpu -c singlecpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off singlecpu -c singlecpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "INSTCLOCK " "Info: Assuming node \"INSTCLOCK\" is an undefined clock" {  } { { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 288 48 216 304 "INSTCLOCK" "" } { 88 568 696 104 "INSTCLOCK" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "INSTCLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 168 40 208 184 "CLOCK" "" } { 224 568 696 240 "CLOCK" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "MEMCLK " "Info: Assuming node \"MEMCLK\" is an undefined clock" {  } { { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 272 48 216 288 "MEMCLK" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "INSTCLOCK memory sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|ram_block1a0~porta_address_reg0 memory sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|q_a\[0\] 197.01 MHz 5.076 ns Internal " "Info: Clock \"INSTCLOCK\" has Internal fmax of 197.01 MHz between source memory \"sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|q_a\[0\]\" (period= 5.076 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.319 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y14 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y14; Fanout = 32; MEM Node = 'sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_at31.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_at31.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y14 14 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X17_Y14; Fanout = 14; MEM Node = 'sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|ram_block1a0~porta_address_reg0 sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_at31.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_at31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|ram_block1a0~porta_address_reg0 sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|ram_block1a0~porta_address_reg0 {} sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INSTCLOCK destination 2.994 ns + Shortest memory " "Info: + Shortest clock path from clock \"INSTCLOCK\" to destination memory is 2.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns INSTCLOCK 1 CLK PIN_28 38 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_28; Fanout = 38; CLK Node = 'INSTCLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTCLOCK } "NODE_NAME" } } { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 288 48 216 304 "INSTCLOCK" "" } { 88 568 696 104 "INSTCLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.708 ns) 2.994 ns sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y14 14 " "Info: 2: + IC(0.782 ns) + CELL(0.708 ns) = 2.994 ns; Loc. = M4K_X17_Y14; Fanout = 14; MEM Node = 'sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { INSTCLOCK sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_at31.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_at31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.212 ns ( 73.88 % ) " "Info: Total cell delay = 2.212 ns ( 73.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.12 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { INSTCLOCK sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INSTCLOCK source 3.008 ns - Longest memory " "Info: - Longest clock path from clock \"INSTCLOCK\" to source memory is 3.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns INSTCLOCK 1 CLK PIN_28 38 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_28; Fanout = 38; CLK Node = 'INSTCLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTCLOCK } "NODE_NAME" } } { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 288 48 216 304 "INSTCLOCK" "" } { 88 568 696 104 "INSTCLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.722 ns) 3.008 ns sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X17_Y14 32 " "Info: 2: + IC(0.782 ns) + CELL(0.722 ns) = 3.008 ns; Loc. = M4K_X17_Y14; Fanout = 32; MEM Node = 'sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { INSTCLOCK sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_at31.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_at31.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 74.00 % ) " "Info: Total cell delay = 2.226 ns ( 74.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.00 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.008 ns" { INSTCLOCK sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.008 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { INSTCLOCK sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.708ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.008 ns" { INSTCLOCK sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.008 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_at31.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_at31.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_at31.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_at31.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|ram_block1a0~porta_address_reg0 sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|ram_block1a0~porta_address_reg0 {} sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { INSTCLOCK sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.708ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.008 ns" { INSTCLOCK sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.008 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst13\|dffe8:inst\|inst12 register sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst5\|dffe8:inst3\|inst14 29.46 MHz 33.948 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 29.46 MHz between source register \"sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst13\|dffe8:inst\|inst12\" and destination register \"sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst5\|dffe8:inst3\|inst14\" (period= 33.948 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.680 ns + Longest register register " "Info: + Longest register to register delay is 33.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst13\|dffe8:inst\|inst12 1 REG LC_X21_Y5_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y5_N1; Fanout = 2; REG Node = 'sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst13\|dffe8:inst\|inst12'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst|inst12 } "NODE_NAME" } } { "dffe8.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/dffe8.bdf" { { 200 608 672 280 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.114 ns) 0.871 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst12\|inst3~12 2 COMB LC_X22_Y5_N9 1 " "Info: 2: + IC(0.757 ns) + CELL(0.114 ns) = 0.871 ns; Loc. = LC_X22_Y5_N9; Fanout = 1; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst12\|inst3~12'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst|inst12 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~12 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.590 ns) 1.884 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst12\|inst3~13 3 COMB LC_X22_Y5_N1 1 " "Info: 3: + IC(0.423 ns) + CELL(0.590 ns) = 1.884 ns; Loc. = LC_X22_Y5_N1; Fanout = 1; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst12\|inst3~13'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~12 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~13 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.114 ns) 4.033 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst12\|inst3~14 4 COMB LC_X14_Y8_N8 1 " "Info: 4: + IC(2.035 ns) + CELL(0.114 ns) = 4.033 ns; Loc. = LC_X14_Y8_N8; Fanout = 1; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst12\|inst3~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~13 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~14 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.114 ns) 4.912 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst12\|inst3~15 5 COMB LC_X13_Y8_N2 1 " "Info: 5: + IC(0.765 ns) + CELL(0.114 ns) = 4.912 ns; Loc. = LC_X13_Y8_N2; Fanout = 1; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst12\|inst3~15'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~14 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~15 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.292 ns) 6.486 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst12\|inst3~16 6 COMB LC_X14_Y10_N4 1 " "Info: 6: + IC(1.282 ns) + CELL(0.292 ns) = 6.486 ns; Loc. = LC_X14_Y10_N4; Fanout = 1; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst12\|inst3~16'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~15 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~16 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 6.940 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst12\|inst3~19 7 COMB LC_X14_Y10_N5 3 " "Info: 7: + IC(0.340 ns) + CELL(0.114 ns) = 6.940 ns; Loc. = LC_X14_Y10_N5; Fanout = 3; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst12\|inst3~19'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~16 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~19 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(0.114 ns) 8.747 ns sc_cpu:inst\|mux2x32:inst6\|mux2x8:inst\|mux2x1:inst12\|inst3~0 8 COMB LC_X14_Y14_N7 6 " "Info: 8: + IC(1.693 ns) + CELL(0.114 ns) = 8.747 ns; Loc. = LC_X14_Y14_N7; Fanout = 6; COMB Node = 'sc_cpu:inst\|mux2x32:inst6\|mux2x8:inst\|mux2x1:inst12\|inst3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~19 sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst12|inst3~0 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.114 ns) 10.800 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|inst3\[5\] 9 COMB LC_X15_Y12_N4 2 " "Info: 9: + IC(1.939 ns) + CELL(0.114 ns) = 10.800 ns; Loc. = LC_X15_Y12_N4; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|inst3\[5\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst12|inst3~0 sc_cpu:inst|ALU:inst7|addsub32:inst|inst3[5] } "NODE_NAME" } } { "addsub32.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/addsub32.bdf" { { 96 432 496 144 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 11.534 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst1\|add1:inst6\|inst4~0 10 COMB LC_X15_Y12_N3 2 " "Info: 10: + IC(0.442 ns) + CELL(0.292 ns) = 11.534 ns; Loc. = LC_X15_Y12_N3; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst1\|add1:inst6\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|inst3[5] sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst6|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.114 ns) 12.063 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst1\|add1:inst7\|inst4~0 11 COMB LC_X15_Y12_N7 2 " "Info: 11: + IC(0.415 ns) + CELL(0.114 ns) = 12.063 ns; Loc. = LC_X15_Y12_N7; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst1\|add1:inst7\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst7|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.359 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst1\|add1:inst8\|inst4~0 12 COMB LC_X15_Y12_N8 2 " "Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 12.359 ns; Loc. = LC_X15_Y12_N8; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst1\|add1:inst8\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst8|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.655 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst1\|inst4~0 13 COMB LC_X15_Y12_N9 2 " "Info: 13: + IC(0.182 ns) + CELL(0.114 ns) = 12.655 ns; Loc. = LC_X15_Y12_N9; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst1\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst1|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.114 ns) 14.033 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst2\|inst4~0 14 COMB LC_X14_Y15_N5 2 " "Info: 14: + IC(1.264 ns) + CELL(0.114 ns) = 14.033 ns; Loc. = LC_X14_Y15_N5; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst2\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst2|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 14.570 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst3\|inst4~0 15 COMB LC_X14_Y15_N2 2 " "Info: 15: + IC(0.423 ns) + CELL(0.114 ns) = 14.570 ns; Loc. = LC_X14_Y15_N2; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst3\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst3|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 14.866 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst4\|inst4~0 16 COMB LC_X14_Y15_N3 2 " "Info: 16: + IC(0.182 ns) + CELL(0.114 ns) = 14.866 ns; Loc. = LC_X14_Y15_N3; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst4\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst4|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.114 ns) 15.401 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst5\|inst4~0 17 COMB LC_X14_Y15_N0 2 " "Info: 17: + IC(0.421 ns) + CELL(0.114 ns) = 15.401 ns; Loc. = LC_X14_Y15_N0; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst5\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst5|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 15.697 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst6\|inst4~0 18 COMB LC_X14_Y15_N1 2 " "Info: 18: + IC(0.182 ns) + CELL(0.114 ns) = 15.697 ns; Loc. = LC_X14_Y15_N1; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst6\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst6|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.114 ns) 16.233 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst7\|inst4~0 19 COMB LC_X14_Y15_N9 2 " "Info: 19: + IC(0.422 ns) + CELL(0.114 ns) = 16.233 ns; Loc. = LC_X14_Y15_N9; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst7\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst7|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.292 ns) 16.966 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst8\|inst4~0 20 COMB LC_X14_Y15_N6 2 " "Info: 20: + IC(0.441 ns) + CELL(0.292 ns) = 16.966 ns; Loc. = LC_X14_Y15_N6; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst8\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst8|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 17.262 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst1\|inst4~0 21 COMB LC_X14_Y15_N7 2 " "Info: 21: + IC(0.182 ns) + CELL(0.114 ns) = 17.262 ns; Loc. = LC_X14_Y15_N7; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst1\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst1|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 17.558 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst2\|inst4~0 22 COMB LC_X14_Y15_N8 2 " "Info: 22: + IC(0.182 ns) + CELL(0.114 ns) = 17.558 ns; Loc. = LC_X14_Y15_N8; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst2\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst2|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.114 ns) 19.012 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst3\|inst4~0 23 COMB LC_X15_Y11_N8 2 " "Info: 23: + IC(1.340 ns) + CELL(0.114 ns) = 19.012 ns; Loc. = LC_X15_Y11_N8; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst3\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst3|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.114 ns) 19.927 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst4\|inst4~0 24 COMB LC_X15_Y11_N2 2 " "Info: 24: + IC(0.801 ns) + CELL(0.114 ns) = 19.927 ns; Loc. = LC_X15_Y11_N2; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst4\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst4|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 20.223 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst5\|inst4~0 25 COMB LC_X15_Y11_N3 2 " "Info: 25: + IC(0.182 ns) + CELL(0.114 ns) = 20.223 ns; Loc. = LC_X15_Y11_N3; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst5\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst5|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 20.519 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst6\|inst4~0 26 COMB LC_X15_Y11_N4 2 " "Info: 26: + IC(0.182 ns) + CELL(0.114 ns) = 20.519 ns; Loc. = LC_X15_Y11_N4; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst6\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst6|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 20.973 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst7\|inst4~0 27 COMB LC_X15_Y11_N5 2 " "Info: 27: + IC(0.340 ns) + CELL(0.114 ns) = 20.973 ns; Loc. = LC_X15_Y11_N5; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst7\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst7|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.114 ns) 21.511 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst8\|inst4~0 28 COMB LC_X15_Y11_N1 2 " "Info: 28: + IC(0.424 ns) + CELL(0.114 ns) = 21.511 ns; Loc. = LC_X15_Y11_N1; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst8\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst8|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.114 ns) 22.052 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst1\|inst4~0 29 COMB LC_X15_Y11_N0 2 " "Info: 29: + IC(0.427 ns) + CELL(0.114 ns) = 22.052 ns; Loc. = LC_X15_Y11_N0; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst1\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst1|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 22.589 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst2\|inst4~0 30 COMB LC_X15_Y11_N6 2 " "Info: 30: + IC(0.423 ns) + CELL(0.114 ns) = 22.589 ns; Loc. = LC_X15_Y11_N6; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst2\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst2|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 22.885 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst3\|inst4~0 31 COMB LC_X15_Y11_N7 2 " "Info: 31: + IC(0.182 ns) + CELL(0.114 ns) = 22.885 ns; Loc. = LC_X15_Y11_N7; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst3\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst3|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.114 ns) 24.642 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst4\|inst4~0 32 COMB LC_X20_Y11_N0 2 " "Info: 32: + IC(1.643 ns) + CELL(0.114 ns) = 24.642 ns; Loc. = LC_X20_Y11_N0; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst4\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst4|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 24.938 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst5\|inst4~0 33 COMB LC_X20_Y11_N1 2 " "Info: 33: + IC(0.182 ns) + CELL(0.114 ns) = 24.938 ns; Loc. = LC_X20_Y11_N1; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst5\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst5|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.114 ns) 25.492 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst6\|inst4~0 34 COMB LC_X20_Y11_N5 2 " "Info: 34: + IC(0.440 ns) + CELL(0.114 ns) = 25.492 ns; Loc. = LC_X20_Y11_N5; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst6\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst6|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 25.788 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst7\|inst4~0 35 COMB LC_X20_Y11_N6 1 " "Info: 35: + IC(0.182 ns) + CELL(0.114 ns) = 25.788 ns; Loc. = LC_X20_Y11_N6; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst7\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst7|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 26.084 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst8\|inst3 36 COMB LC_X20_Y11_N7 1 " "Info: 36: + IC(0.182 ns) + CELL(0.114 ns) = 26.084 ns; Loc. = LC_X20_Y11_N7; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst8\|inst3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst8|inst3 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 120 544 608 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 26.380 ns sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst14\|inst3~2 37 COMB LC_X20_Y11_N8 1 " "Info: 37: + IC(0.182 ns) + CELL(0.114 ns) = 26.380 ns; Loc. = LC_X20_Y11_N8; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst14\|inst3~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst8|inst3 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14|inst3~2 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 26.676 ns sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst14\|inst3~3 38 COMB LC_X20_Y11_N9 3 " "Info: 38: + IC(0.182 ns) + CELL(0.114 ns) = 26.676 ns; Loc. = LC_X20_Y11_N9; Fanout = 3; COMB Node = 'sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst14\|inst3~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14|inst3~2 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14|inst3~3 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.098 ns) + CELL(0.114 ns) 28.888 ns sc_cpu:inst\|mux2x32:inst2\|mux2x8:inst3\|mux2x1:inst14\|inst3~0 39 COMB LC_X11_Y14_N2 2 " "Info: 39: + IC(2.098 ns) + CELL(0.114 ns) = 28.888 ns; Loc. = LC_X11_Y14_N2; Fanout = 2; COMB Node = 'sc_cpu:inst\|mux2x32:inst2\|mux2x8:inst3\|mux2x1:inst14\|inst3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.212 ns" { sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14|inst3~3 sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst14|inst3~0 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.114 ns) 31.011 ns sc_cpu:inst\|mux2x32:inst2\|mux2x8:inst3\|mux2x1:inst14\|inst3~1 40 COMB LC_X20_Y10_N9 30 " "Info: 40: + IC(2.009 ns) + CELL(0.114 ns) = 31.011 ns; Loc. = LC_X20_Y10_N9; Fanout = 30; COMB Node = 'sc_cpu:inst\|mux2x32:inst2\|mux2x8:inst3\|mux2x1:inst14\|inst3~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst14|inst3~0 sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst14|inst3~1 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.554 ns) + CELL(0.115 ns) 33.680 ns sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst5\|dffe8:inst3\|inst14 41 REG LC_X12_Y7_N2 2 " "Info: 41: + IC(2.554 ns) + CELL(0.115 ns) = 33.680 ns; Loc. = LC_X12_Y7_N2; Fanout = 2; REG Node = 'sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst5\|dffe8:inst3\|inst14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst14|inst3~1 sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst3|inst14 } "NODE_NAME" } } { "dffe8.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/dffe8.bdf" { { 456 616 680 536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.571 ns ( 16.54 % ) " "Info: Total cell delay = 5.571 ns ( 16.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "28.109 ns ( 83.46 % ) " "Info: Total interconnect delay = 28.109 ns ( 83.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "33.680 ns" { sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst|inst12 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~12 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~13 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~14 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~15 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~16 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~19 sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst12|inst3~0 sc_cpu:inst|ALU:inst7|addsub32:inst|inst3[5] sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst8|inst3 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14|inst3~2 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14|inst3~3 sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst14|inst3~0 sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst14|inst3~1 sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst3|inst14 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "33.680 ns" { sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst|inst12 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~12 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~13 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~14 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~15 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~16 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~19 {} sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst12|inst3~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|inst3[5] {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst6|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst7|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst8|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst1|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst2|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst3|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst4|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst5|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst6|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst7|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst8|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst1|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst2|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst3|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst4|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst5|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst6|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst7|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst8|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst1|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst2|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst3|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst4|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst5|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst6|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst7|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst8|inst3 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14|inst3~2 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14|inst3~3 {} sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst14|inst3~0 {} sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst14|inst3~1 {} sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst3|inst14 {} } { 0.000ns 0.757ns 0.423ns 2.035ns 0.765ns 1.282ns 0.340ns 1.693ns 1.939ns 0.442ns 0.415ns 0.182ns 0.182ns 1.264ns 0.423ns 0.182ns 0.421ns 0.182ns 0.422ns 0.441ns 0.182ns 0.182ns 1.340ns 0.801ns 0.182ns 0.182ns 0.340ns 0.424ns 0.427ns 0.423ns 0.182ns 1.643ns 0.182ns 0.440ns 0.182ns 0.182ns 0.182ns 0.182ns 2.098ns 2.009ns 2.554ns } { 0.000ns 0.114ns 0.590ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.937 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns CLOCK 1 CLK PIN_29 1025 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_29; Fanout = 1025; CLK Node = 'CLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 168 40 208 184 "CLOCK" "" } { 224 568 696 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.937 ns sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst5\|dffe8:inst3\|inst14 2 REG LC_X12_Y7_N2 2 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.937 ns; Loc. = LC_X12_Y7_N2; Fanout = 2; REG Node = 'sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst5\|dffe8:inst3\|inst14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { CLOCK sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst3|inst14 } "NODE_NAME" } } { "dffe8.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/dffe8.bdf" { { 456 616 680 536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.215 ns ( 75.42 % ) " "Info: Total cell delay = 2.215 ns ( 75.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.58 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { CLOCK sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst3|inst14 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { CLOCK {} CLOCK~out0 {} sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst3|inst14 {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.504ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.944 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns CLOCK 1 CLK PIN_29 1025 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_29; Fanout = 1025; CLK Node = 'CLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 168 40 208 184 "CLOCK" "" } { 224 568 696 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.944 ns sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst13\|dffe8:inst\|inst12 2 REG LC_X21_Y5_N1 2 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.944 ns; Loc. = LC_X21_Y5_N1; Fanout = 2; REG Node = 'sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst13\|dffe8:inst\|inst12'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { CLOCK sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst|inst12 } "NODE_NAME" } } { "dffe8.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/dffe8.bdf" { { 200 608 672 280 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.215 ns ( 75.24 % ) " "Info: Total cell delay = 2.215 ns ( 75.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 24.76 % ) " "Info: Total interconnect delay = 0.729 ns ( 24.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst|inst12 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK {} CLOCK~out0 {} sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst|inst12 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.504ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { CLOCK sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst3|inst14 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { CLOCK {} CLOCK~out0 {} sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst3|inst14 {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.504ns 0.711ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst|inst12 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK {} CLOCK~out0 {} sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst|inst12 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.504ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "dffe8.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/dffe8.bdf" { { 200 608 672 280 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "dffe8.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/dffe8.bdf" { { 456 616 680 536 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "33.680 ns" { sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst|inst12 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~12 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~13 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~14 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~15 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~16 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~19 sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst12|inst3~0 sc_cpu:inst|ALU:inst7|addsub32:inst|inst3[5] sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst8|inst3 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14|inst3~2 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14|inst3~3 sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst14|inst3~0 sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst14|inst3~1 sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst3|inst14 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "33.680 ns" { sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst|inst12 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~12 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~13 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~14 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~15 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~16 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12|inst3~19 {} sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst12|inst3~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|inst3[5] {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst6|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst7|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst8|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst1|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst2|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst3|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst4|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst5|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst6|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst7|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst8|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst1|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst2|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst3|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst4|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst5|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst6|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst7|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst8|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst1|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst2|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst3|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst4|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst5|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst6|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst7|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst8|inst3 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14|inst3~2 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14|inst3~3 {} sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst14|inst3~0 {} sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst14|inst3~1 {} sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst3|inst14 {} } { 0.000ns 0.757ns 0.423ns 2.035ns 0.765ns 1.282ns 0.340ns 1.693ns 1.939ns 0.442ns 0.415ns 0.182ns 0.182ns 1.264ns 0.423ns 0.182ns 0.421ns 0.182ns 0.422ns 0.441ns 0.182ns 0.182ns 1.340ns 0.801ns 0.182ns 0.182ns 0.340ns 0.424ns 0.427ns 0.423ns 0.182ns 1.643ns 0.182ns 0.440ns 0.182ns 0.182ns 0.182ns 0.182ns 2.098ns 2.009ns 2.554ns } { 0.000ns 0.114ns 0.590ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.115ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { CLOCK sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst3|inst14 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { CLOCK {} CLOCK~out0 {} sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst3|inst14 {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.504ns 0.711ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst|inst12 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK {} CLOCK~out0 {} sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst|inst12 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.504ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MEMCLK memory sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a31~porta_address_reg0 memory sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|q_a\[31\] 197.01 MHz 5.076 ns Internal " "Info: Clock \"MEMCLK\" has Internal fmax of 197.01 MHz between source memory \"sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a31~porta_address_reg0\" and destination memory \"sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|q_a\[31\]\" (period= 5.076 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.319 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a31~porta_address_reg0 1 MEM M4K_X17_Y12 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y12; Fanout = 14; MEM Node = 'sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a31~porta_address_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_23d1.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_23d1.tdf" 749 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|q_a\[31\] 2 MEM M4K_X17_Y12 2 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X17_Y12; Fanout = 2; MEM Node = 'sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|q_a\[31\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_address_reg0 sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|q_a[31] } "NODE_NAME" } } { "db/altsyncram_23d1.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_23d1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_address_reg0 sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|q_a[31] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_address_reg0 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|q_a[31] {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MEMCLK destination 2.974 ns + Shortest memory " "Info: + Shortest clock path from clock \"MEMCLK\" to destination memory is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns MEMCLK 1 CLK PIN_153 108 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_153; Fanout = 108; CLK Node = 'MEMCLK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMCLK } "NODE_NAME" } } { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 272 48 216 288 "MEMCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.708 ns) 2.974 ns sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|q_a\[31\] 2 MEM M4K_X17_Y12 2 " "Info: 2: + IC(0.762 ns) + CELL(0.708 ns) = 2.974 ns; Loc. = M4K_X17_Y12; Fanout = 2; MEM Node = 'sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|q_a\[31\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { MEMCLK sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|q_a[31] } "NODE_NAME" } } { "db/altsyncram_23d1.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_23d1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.212 ns ( 74.38 % ) " "Info: Total cell delay = 2.212 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { MEMCLK sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|q_a[31] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|q_a[31] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MEMCLK source 2.988 ns - Longest memory " "Info: - Longest clock path from clock \"MEMCLK\" to source memory is 2.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns MEMCLK 1 CLK PIN_153 108 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_153; Fanout = 108; CLK Node = 'MEMCLK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMCLK } "NODE_NAME" } } { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 272 48 216 288 "MEMCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.722 ns) 2.988 ns sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a31~porta_address_reg0 2 MEM M4K_X17_Y12 14 " "Info: 2: + IC(0.762 ns) + CELL(0.722 ns) = 2.988 ns; Loc. = M4K_X17_Y12; Fanout = 14; MEM Node = 'sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a31~porta_address_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { MEMCLK sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_23d1.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_23d1.tdf" 749 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 74.50 % ) " "Info: Total cell delay = 2.226 ns ( 74.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.50 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { MEMCLK sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_address_reg0 {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { MEMCLK sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|q_a[31] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|q_a[31] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.708ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { MEMCLK sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_address_reg0 {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_23d1.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_23d1.tdf" 749 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_23d1.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_23d1.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_address_reg0 sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|q_a[31] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_address_reg0 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|q_a[31] {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { MEMCLK sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|q_a[31] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|q_a[31] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.708ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { MEMCLK sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_address_reg0 {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a17~porta_we_reg CLOCK MEMCLK 4.261 ns memory " "Info: tsu for memory \"sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a17~porta_we_reg\" (data pin = \"CLOCK\", clock pin = \"MEMCLK\") is 4.261 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.156 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns CLOCK 1 CLK PIN_29 1025 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_29; Fanout = 1025; CLK Node = 'CLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 168 40 208 184 "CLOCK" "" } { 224 568 696 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.590 ns) 3.454 ns sc_datamem_mul:inst3\|inst5 2 COMB LC_X25_Y16_N8 2 " "Info: 2: + IC(1.360 ns) + CELL(0.590 ns) = 3.454 ns; Loc. = LC_X25_Y16_N8; Fanout = 2; COMB Node = 'sc_datamem_mul:inst3\|inst5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { CLOCK sc_datamem_mul:inst3|inst5 } "NODE_NAME" } } { "sc_datamem_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/sc_datamem_mul.bdf" { { 192 16 80 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.275 ns) + CELL(0.427 ns) 7.156 ns sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a17~porta_we_reg 3 MEM M4K_X17_Y12 0 " "Info: 3: + IC(3.275 ns) + CELL(0.427 ns) = 7.156 ns; Loc. = M4K_X17_Y12; Fanout = 0; MEM Node = 'sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a17~porta_we_reg'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { sc_datamem_mul:inst3|inst5 sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a17~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_23d1.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_23d1.tdf" 427 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.521 ns ( 35.23 % ) " "Info: Total cell delay = 2.521 ns ( 35.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.635 ns ( 64.77 % ) " "Info: Total interconnect delay = 4.635 ns ( 64.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { CLOCK sc_datamem_mul:inst3|inst5 sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a17~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.156 ns" { CLOCK {} CLOCK~out0 {} sc_datamem_mul:inst3|inst5 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a17~porta_we_reg {} } { 0.000ns 0.000ns 1.360ns 3.275ns } { 0.000ns 1.504ns 0.590ns 0.427ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_23d1.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_23d1.tdf" 427 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MEMCLK destination 2.988 ns - Shortest memory " "Info: - Shortest clock path from clock \"MEMCLK\" to destination memory is 2.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns MEMCLK 1 CLK PIN_153 108 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_153; Fanout = 108; CLK Node = 'MEMCLK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMCLK } "NODE_NAME" } } { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 272 48 216 288 "MEMCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.722 ns) 2.988 ns sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a17~porta_we_reg 2 MEM M4K_X17_Y12 0 " "Info: 2: + IC(0.762 ns) + CELL(0.722 ns) = 2.988 ns; Loc. = M4K_X17_Y12; Fanout = 0; MEM Node = 'sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a17~porta_we_reg'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { MEMCLK sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a17~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_23d1.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_23d1.tdf" 427 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 74.50 % ) " "Info: Total cell delay = 2.226 ns ( 74.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.50 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { MEMCLK sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a17~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a17~porta_we_reg {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { CLOCK sc_datamem_mul:inst3|inst5 sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a17~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.156 ns" { CLOCK {} CLOCK~out0 {} sc_datamem_mul:inst3|inst5 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a17~porta_we_reg {} } { 0.000ns 0.000ns 1.360ns 3.275ns } { 0.000ns 1.504ns 0.590ns 0.427ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { MEMCLK sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a17~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a17~porta_we_reg {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "INSTCLOCK ALUOUT\[28\] sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|q_a\[17\] 47.827 ns memory " "Info: tco from clock \"INSTCLOCK\" to destination pin \"ALUOUT\[28\]\" through memory \"sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|q_a\[17\]\" is 47.827 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INSTCLOCK source 2.994 ns + Longest memory " "Info: + Longest clock path from clock \"INSTCLOCK\" to source memory is 2.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns INSTCLOCK 1 CLK PIN_28 38 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_28; Fanout = 38; CLK Node = 'INSTCLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTCLOCK } "NODE_NAME" } } { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 288 48 216 304 "INSTCLOCK" "" } { 88 568 696 104 "INSTCLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.708 ns) 2.994 ns sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|q_a\[17\] 2 MEM M4K_X17_Y14 213 " "Info: 2: + IC(0.782 ns) + CELL(0.708 ns) = 2.994 ns; Loc. = M4K_X17_Y14; Fanout = 213; MEM Node = 'sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|q_a\[17\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { INSTCLOCK sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[17] } "NODE_NAME" } } { "db/altsyncram_at31.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_at31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.212 ns ( 73.88 % ) " "Info: Total cell delay = 2.212 ns ( 73.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.12 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { INSTCLOCK sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[17] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[17] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_at31.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_at31.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "44.183 ns + Longest memory pin " "Info: + Longest memory to pin delay is 44.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|q_a\[17\] 1 MEM M4K_X17_Y14 213 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y14; Fanout = 213; MEM Node = 'sc_instmem_mul:inst1\|lpm_rom3:inst1\|altsyncram:altsyncram_component\|altsyncram_at31:auto_generated\|q_a\[17\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[17] } "NODE_NAME" } } { "db/altsyncram_at31.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_at31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.690 ns) + CELL(0.292 ns) 9.086 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst9\|inst3~2 2 COMB LC_X14_Y8_N4 48 " "Info: 2: + IC(8.690 ns) + CELL(0.292 ns) = 9.086 ns; Loc. = LC_X14_Y8_N4; Fanout = 48; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst9\|inst3~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.982 ns" { sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[17] sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst9|inst3~2 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.270 ns) + CELL(0.590 ns) 13.946 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst11\|inst3~14 3 COMB LC_X13_Y7_N3 1 " "Info: 3: + IC(4.270 ns) + CELL(0.590 ns) = 13.946 ns; Loc. = LC_X13_Y7_N3; Fanout = 1; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst11\|inst3~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.860 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst9|inst3~2 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~14 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.442 ns) 15.638 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst11\|inst3~15 4 COMB LC_X13_Y6_N0 1 " "Info: 4: + IC(1.250 ns) + CELL(0.442 ns) = 15.638 ns; Loc. = LC_X13_Y6_N0; Fanout = 1; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst11\|inst3~15'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~14 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~15 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.114 ns) 17.023 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst11\|inst3~16 5 COMB LC_X14_Y10_N3 1 " "Info: 5: + IC(1.271 ns) + CELL(0.114 ns) = 17.023 ns; Loc. = LC_X14_Y10_N3; Fanout = 1; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst11\|inst3~16'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~15 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~16 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.292 ns) 18.910 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst11\|inst3~19 6 COMB LC_X22_Y10_N4 3 " "Info: 6: + IC(1.595 ns) + CELL(0.292 ns) = 18.910 ns; Loc. = LC_X22_Y10_N4; Fanout = 3; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst11\|inst3~19'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~16 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~19 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.114 ns) 20.311 ns sc_cpu:inst\|mux2x32:inst6\|mux2x8:inst\|mux2x1:inst11\|inst3~0 7 COMB LC_X22_Y12_N7 7 " "Info: 7: + IC(1.287 ns) + CELL(0.114 ns) = 20.311 ns; Loc. = LC_X22_Y12_N7; Fanout = 7; COMB Node = 'sc_cpu:inst\|mux2x32:inst6\|mux2x8:inst\|mux2x1:inst11\|inst3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~19 sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst11|inst3~0 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.648 ns) + CELL(0.292 ns) 22.251 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst1\|add1:inst5\|inst4~3 8 COMB LC_X15_Y12_N2 2 " "Info: 8: + IC(1.648 ns) + CELL(0.292 ns) = 22.251 ns; Loc. = LC_X15_Y12_N2; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst1\|add1:inst5\|inst4~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst11|inst3~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst5|inst4~3 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 22.547 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst1\|add1:inst6\|inst4~0 9 COMB LC_X15_Y12_N3 2 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 22.547 ns; Loc. = LC_X15_Y12_N3; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst1\|add1:inst6\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst5|inst4~3 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst6|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.114 ns) 23.076 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst1\|add1:inst7\|inst4~0 10 COMB LC_X15_Y12_N7 2 " "Info: 10: + IC(0.415 ns) + CELL(0.114 ns) = 23.076 ns; Loc. = LC_X15_Y12_N7; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst1\|add1:inst7\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst7|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 23.372 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst1\|add1:inst8\|inst4~0 11 COMB LC_X15_Y12_N8 2 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 23.372 ns; Loc. = LC_X15_Y12_N8; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst1\|add1:inst8\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst8|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 23.668 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst1\|inst4~0 12 COMB LC_X15_Y12_N9 2 " "Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 23.668 ns; Loc. = LC_X15_Y12_N9; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst1\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst1|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.114 ns) 25.046 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst2\|inst4~0 13 COMB LC_X14_Y15_N5 2 " "Info: 13: + IC(1.264 ns) + CELL(0.114 ns) = 25.046 ns; Loc. = LC_X14_Y15_N5; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst2\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst2|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 25.583 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst3\|inst4~0 14 COMB LC_X14_Y15_N2 2 " "Info: 14: + IC(0.423 ns) + CELL(0.114 ns) = 25.583 ns; Loc. = LC_X14_Y15_N2; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst3\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst3|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 25.879 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst4\|inst4~0 15 COMB LC_X14_Y15_N3 2 " "Info: 15: + IC(0.182 ns) + CELL(0.114 ns) = 25.879 ns; Loc. = LC_X14_Y15_N3; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst4\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst4|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.114 ns) 26.414 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst5\|inst4~0 16 COMB LC_X14_Y15_N0 2 " "Info: 16: + IC(0.421 ns) + CELL(0.114 ns) = 26.414 ns; Loc. = LC_X14_Y15_N0; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst5\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst5|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 26.710 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst6\|inst4~0 17 COMB LC_X14_Y15_N1 2 " "Info: 17: + IC(0.182 ns) + CELL(0.114 ns) = 26.710 ns; Loc. = LC_X14_Y15_N1; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst6\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst6|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.114 ns) 27.246 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst7\|inst4~0 18 COMB LC_X14_Y15_N9 2 " "Info: 18: + IC(0.422 ns) + CELL(0.114 ns) = 27.246 ns; Loc. = LC_X14_Y15_N9; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst7\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst7|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.292 ns) 27.979 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst8\|inst4~0 19 COMB LC_X14_Y15_N6 2 " "Info: 19: + IC(0.441 ns) + CELL(0.292 ns) = 27.979 ns; Loc. = LC_X14_Y15_N6; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst2\|add1:inst8\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst8|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 28.275 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst1\|inst4~0 20 COMB LC_X14_Y15_N7 2 " "Info: 20: + IC(0.182 ns) + CELL(0.114 ns) = 28.275 ns; Loc. = LC_X14_Y15_N7; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst1\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst1|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 28.571 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst2\|inst4~0 21 COMB LC_X14_Y15_N8 2 " "Info: 21: + IC(0.182 ns) + CELL(0.114 ns) = 28.571 ns; Loc. = LC_X14_Y15_N8; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst2\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst2|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.114 ns) 30.025 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst3\|inst4~0 22 COMB LC_X15_Y11_N8 2 " "Info: 22: + IC(1.340 ns) + CELL(0.114 ns) = 30.025 ns; Loc. = LC_X15_Y11_N8; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst3\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst3|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.114 ns) 30.940 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst4\|inst4~0 23 COMB LC_X15_Y11_N2 2 " "Info: 23: + IC(0.801 ns) + CELL(0.114 ns) = 30.940 ns; Loc. = LC_X15_Y11_N2; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst4\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst4|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 31.236 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst5\|inst4~0 24 COMB LC_X15_Y11_N3 2 " "Info: 24: + IC(0.182 ns) + CELL(0.114 ns) = 31.236 ns; Loc. = LC_X15_Y11_N3; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst5\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst5|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 31.532 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst6\|inst4~0 25 COMB LC_X15_Y11_N4 2 " "Info: 25: + IC(0.182 ns) + CELL(0.114 ns) = 31.532 ns; Loc. = LC_X15_Y11_N4; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst6\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst6|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 31.986 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst7\|inst4~0 26 COMB LC_X15_Y11_N5 2 " "Info: 26: + IC(0.340 ns) + CELL(0.114 ns) = 31.986 ns; Loc. = LC_X15_Y11_N5; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst7\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst7|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.114 ns) 32.524 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst8\|inst4~0 27 COMB LC_X15_Y11_N1 2 " "Info: 27: + IC(0.424 ns) + CELL(0.114 ns) = 32.524 ns; Loc. = LC_X15_Y11_N1; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst3\|add1:inst8\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst8|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.114 ns) 33.065 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst1\|inst4~0 28 COMB LC_X15_Y11_N0 2 " "Info: 28: + IC(0.427 ns) + CELL(0.114 ns) = 33.065 ns; Loc. = LC_X15_Y11_N0; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst1\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst1|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 33.602 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst2\|inst4~0 29 COMB LC_X15_Y11_N6 2 " "Info: 29: + IC(0.423 ns) + CELL(0.114 ns) = 33.602 ns; Loc. = LC_X15_Y11_N6; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst2\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst2|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 33.898 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst3\|inst4~0 30 COMB LC_X15_Y11_N7 2 " "Info: 30: + IC(0.182 ns) + CELL(0.114 ns) = 33.898 ns; Loc. = LC_X15_Y11_N7; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst3\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst3|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.114 ns) 35.655 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst4\|inst4~0 31 COMB LC_X20_Y11_N0 2 " "Info: 31: + IC(1.643 ns) + CELL(0.114 ns) = 35.655 ns; Loc. = LC_X20_Y11_N0; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst4\|inst4~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst4|inst4~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 264 648 712 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.114 ns) 36.993 ns sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst5\|inst3~0 32 COMB LC_X21_Y12_N3 1 " "Info: 32: + IC(1.224 ns) + CELL(0.114 ns) = 36.993 ns; Loc. = LC_X21_Y12_N3; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|addsub32:inst\|add32:inst\|add8:inst4\|add1:inst5\|inst3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst5|inst3~0 } "NODE_NAME" } } { "add1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/add1.bdf" { { 120 544 608 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.114 ns) 37.533 ns sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst11\|inst3~2 33 COMB LC_X21_Y12_N1 1 " "Info: 33: + IC(0.426 ns) + CELL(0.114 ns) = 37.533 ns; Loc. = LC_X21_Y12_N1; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst11\|inst3~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst5|inst3~0 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~2 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.114 ns) 38.065 ns sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst11\|inst3~3 34 COMB LC_X21_Y12_N5 3 " "Info: 34: + IC(0.418 ns) + CELL(0.114 ns) = 38.065 ns; Loc. = LC_X21_Y12_N5; Fanout = 3; COMB Node = 'sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst11\|inst3~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~2 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~3 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.737 ns) + CELL(2.381 ns) 44.183 ns ALUOUT\[28\] 35 PIN PIN_167 0 " "Info: 35: + IC(3.737 ns) + CELL(2.381 ns) = 44.183 ns; Loc. = PIN_167; Fanout = 0; PIN Node = 'ALUOUT\[28\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.118 ns" { sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~3 ALUOUT[28] } "NODE_NAME" } } { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 264 1016 1192 280 "ALUOUT\[31..0\]" "" } { 192 512 696 208 "ALUOUT\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.763 ns ( 17.57 % ) " "Info: Total cell delay = 7.763 ns ( 17.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "36.420 ns ( 82.43 % ) " "Info: Total interconnect delay = 36.420 ns ( 82.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.183 ns" { sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[17] sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst9|inst3~2 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~14 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~15 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~16 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~19 sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst11|inst3~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst5|inst4~3 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst5|inst3~0 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~2 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~3 ALUOUT[28] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "44.183 ns" { sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[17] {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst9|inst3~2 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~14 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~15 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~16 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~19 {} sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst11|inst3~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst5|inst4~3 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst6|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst7|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst8|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst1|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst2|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst3|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst4|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst5|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst6|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst7|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst8|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst1|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst2|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst3|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst4|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst5|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst6|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst7|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst8|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst1|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst2|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst3|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst4|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst5|inst3~0 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~2 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~3 {} ALUOUT[28] {} } { 0.000ns 8.690ns 4.270ns 1.250ns 1.271ns 1.595ns 1.287ns 1.648ns 0.182ns 0.415ns 0.182ns 0.182ns 1.264ns 0.423ns 0.182ns 0.421ns 0.182ns 0.422ns 0.441ns 0.182ns 0.182ns 1.340ns 0.801ns 0.182ns 0.182ns 0.340ns 0.424ns 0.427ns 0.423ns 0.182ns 1.643ns 1.224ns 0.426ns 0.418ns 3.737ns } { 0.104ns 0.292ns 0.590ns 0.442ns 0.114ns 0.292ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 2.381ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { INSTCLOCK sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[17] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[17] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.708ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.183 ns" { sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[17] sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst9|inst3~2 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~14 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~15 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~16 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~19 sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst11|inst3~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst5|inst4~3 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst5|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst6|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst7|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst8|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst1|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst2|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst3|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst4|inst4~0 sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst5|inst3~0 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~2 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~3 ALUOUT[28] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "44.183 ns" { sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated|q_a[17] {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst9|inst3~2 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~14 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~15 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~16 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11|inst3~19 {} sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst11|inst3~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst5|inst4~3 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst6|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst7|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst8|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst1|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst2|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst3|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst4|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst5|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst6|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst7|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst8|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst1|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst2|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst3|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst4|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst5|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst6|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst7|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst8|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst1|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst2|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst3|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst4|inst4~0 {} sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst5|inst3~0 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~2 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~3 {} ALUOUT[28] {} } { 0.000ns 8.690ns 4.270ns 1.250ns 1.271ns 1.595ns 1.287ns 1.648ns 0.182ns 0.415ns 0.182ns 0.182ns 1.264ns 0.423ns 0.182ns 0.421ns 0.182ns 0.422ns 0.441ns 0.182ns 0.182ns 1.340ns 0.801ns 0.182ns 0.182ns 0.340ns 0.424ns 0.427ns 0.423ns 0.182ns 1.643ns 1.224ns 0.426ns 0.418ns 3.737ns } { 0.104ns 0.292ns 0.590ns 0.442ns 0.114ns 0.292ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 2.381ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a31~porta_we_reg CLOCK MEMCLK -2.981 ns memory " "Info: th for memory \"sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a31~porta_we_reg\" (data pin = \"CLOCK\", clock pin = \"MEMCLK\") is -2.981 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MEMCLK destination 2.988 ns + Longest memory " "Info: + Longest clock path from clock \"MEMCLK\" to destination memory is 2.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns MEMCLK 1 CLK PIN_153 108 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_153; Fanout = 108; CLK Node = 'MEMCLK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMCLK } "NODE_NAME" } } { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 272 48 216 288 "MEMCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.722 ns) 2.988 ns sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a31~porta_we_reg 2 MEM M4K_X17_Y12 0 " "Info: 2: + IC(0.762 ns) + CELL(0.722 ns) = 2.988 ns; Loc. = M4K_X17_Y12; Fanout = 0; MEM Node = 'sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a31~porta_we_reg'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { MEMCLK sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_23d1.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_23d1.tdf" 749 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 74.50 % ) " "Info: Total cell delay = 2.226 ns ( 74.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.50 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { MEMCLK sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_we_reg {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.055 ns + " "Info: + Micro hold delay of destination is 0.055 ns" {  } { { "db/altsyncram_23d1.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_23d1.tdf" 749 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.024 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns CLOCK 1 CLK PIN_29 1025 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_29; Fanout = 1025; CLK Node = 'CLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "cpu_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/cpu_mul.bdf" { { 168 40 208 184 "CLOCK" "" } { 224 568 696 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.590 ns) 3.454 ns sc_datamem_mul:inst3\|inst5 2 COMB LC_X25_Y16_N8 2 " "Info: 2: + IC(1.360 ns) + CELL(0.590 ns) = 3.454 ns; Loc. = LC_X25_Y16_N8; Fanout = 2; COMB Node = 'sc_datamem_mul:inst3\|inst5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { CLOCK sc_datamem_mul:inst3|inst5 } "NODE_NAME" } } { "sc_datamem_mul.bdf" "" { Schematic "E:/Documents/course/zc/rjxzcpro/sc_datamem_mul.bdf" { { 192 16 80 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.143 ns) + CELL(0.427 ns) 6.024 ns sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a31~porta_we_reg 3 MEM M4K_X17_Y12 0 " "Info: 3: + IC(2.143 ns) + CELL(0.427 ns) = 6.024 ns; Loc. = M4K_X17_Y12; Fanout = 0; MEM Node = 'sc_datamem_mul:inst3\|lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_23d1:auto_generated\|ram_block1a31~porta_we_reg'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { sc_datamem_mul:inst3|inst5 sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_23d1.tdf" "" { Text "E:/Documents/course/zc/rjxzcpro/db/altsyncram_23d1.tdf" 749 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.521 ns ( 41.85 % ) " "Info: Total cell delay = 2.521 ns ( 41.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.503 ns ( 58.15 % ) " "Info: Total interconnect delay = 3.503 ns ( 58.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.024 ns" { CLOCK sc_datamem_mul:inst3|inst5 sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.024 ns" { CLOCK {} CLOCK~out0 {} sc_datamem_mul:inst3|inst5 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_we_reg {} } { 0.000ns 0.000ns 1.360ns 2.143ns } { 0.000ns 1.504ns 0.590ns 0.427ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { MEMCLK sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_we_reg {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.722ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.024 ns" { CLOCK sc_datamem_mul:inst3|inst5 sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.024 ns" { CLOCK {} CLOCK~out0 {} sc_datamem_mul:inst3|inst5 {} sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated|ram_block1a31~porta_we_reg {} } { 0.000ns 0.000ns 1.360ns 2.143ns } { 0.000ns 1.504ns 0.590ns 0.427ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 14:44:14 2021 " "Info: Processing ended: Sun Jan 17 14:44:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
