// Seed: 1087371342
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    input supply0 id_6,
    output tri1 id_7,
    output tri0 id_8,
    output wor id_9,
    output supply0 id_10,
    output supply1 id_11,
    output tri id_12,
    input supply1 id_13
);
endmodule
module module_1 (
    input tri id_0
    , id_22,
    inout uwire id_1,
    input tri0 id_2,
    input tri id_3,
    input wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wor id_10,
    input wire id_11,
    input wand id_12,
    input tri0 id_13,
    input wand id_14,
    output tri0 id_15,
    output uwire id_16,
    output wire id_17,
    input wand id_18,
    input tri id_19,
    output tri id_20
);
  assign id_22[1'd0] = 1;
  module_0(
      id_2, id_10, id_1, id_19, id_9, id_19, id_4, id_16, id_17, id_15, id_16, id_15, id_16, id_5
  );
endmodule
