// Seed: 1449078909
module module_0 (
    input wire id_0,
    input wand id_1
);
  assign id_3 = (1);
  tri id_4 = 1;
  assign module_1.type_2 = 0;
  logic [7:0]["" +:  1] id_5;
  assign module_2.type_1 = 0;
  wire id_6;
  wire id_7;
  wire id_8, id_9, id_10, id_11;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output wire  id_2,
    input  uwire id_3,
    output tri0  id_4
);
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wand id_3,
    input tri id_4,
    input tri1 id_5
);
  uwire id_7, id_8, id_9 = !id_9;
  nor primCall (id_3, id_2, id_5, id_7, id_0, id_8, id_4);
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
