[INF:CM0023] Creating log file ../../build/regression/OneNet/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.v:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.v:1:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.v:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/OneNet/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/OneNet/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/OneNet/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut), id:13
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut), id:14 dut.v:1:1: , endln:3:10, parent:work@dut, parID:13
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.i), id:17, line:1:24, endln:1:25, parent:work@dut, parID:14
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
    |vpiParent:
    \_module: work@dut (work@dut), id:14 dut.v:1:1: , endln:3:10, parent:work@dut, parID:13
  |vpiNet:
  \_logic_net: (work@dut.o), id:19, line:1:38, endln:1:39, parent:work@dut, parID:14
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
    |vpiParent:
    \_module: work@dut (work@dut), id:14 dut.v:1:1: , endln:3:10, parent:work@dut, parID:13
  |vpiParent:
  \_design: (work@dut), id:13
  |vpiPort:
  \_port: (i), id:15, line:1:24, endln:1:25, parent:work@dut, parID:14
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:18
      |vpiActual:
      \_logic_net: (work@dut.i), id:17, line:1:24, endln:1:25, parent:work@dut, parID:14
    |vpiParent:
    \_module: work@dut (work@dut), id:14 dut.v:1:1: , endln:3:10, parent:work@dut, parID:13
  |vpiPort:
  \_port: (o), id:16, line:1:38, endln:1:39, parent:work@dut, parID:14
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:20
      |vpiActual:
      \_logic_net: (work@dut.o), id:19, line:1:38, endln:1:39, parent:work@dut, parID:14
    |vpiParent:
    \_module: work@dut (work@dut), id:14 dut.v:1:1: , endln:3:10, parent:work@dut, parID:13
  |vpiContAssign:
  \_cont_assign: , id:2, line:2:10, endln:2:15, parent:work@dut, parID:14
    |vpiParent:
    \_module: work@dut (work@dut), id:14 dut.v:1:1: , endln:3:10, parent:work@dut, parID:13
    |vpiRhs:
    \_ref_obj: (work@dut.i), id:1, line:2:14, endln:2:15, parID:2
      |vpiParent:
      \_cont_assign: , id:2, line:2:10, endln:2:15, parent:work@dut, parID:14
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_net: (work@dut.i), id:8, line:1:24, endln:1:25, parent:work@dut, parID:21
        |vpiTypespec:
        \_logic_typespec: , id:7, line:1:19, endln:1:23
        |vpiName:i
        |vpiFullName:work@dut.i
        |vpiNetType:1
        |vpiParent:
        \_module: work@dut (work@dut), id:21 dut.v:1:1: , endln:3:10
    |vpiLhs:
    \_ref_obj: (work@dut.o), id:0, line:2:10, endln:2:11, parID:2
      |vpiParent:
      \_cont_assign: , id:2, line:2:10, endln:2:15, parent:work@dut, parID:14
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), id:10, line:1:38, endln:1:39, parent:work@dut, parID:21
        |vpiTypespec:
        \_logic_typespec: , id:9, line:1:34, endln:1:37
        |vpiName:o
        |vpiFullName:work@dut.o
        |vpiNetType:48
        |vpiParent:
        \_module: work@dut (work@dut), id:21 dut.v:1:1: , endln:3:10
|uhdmtopModules:
\_module: work@dut (work@dut), id:21 dut.v:1:1: , endln:3:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.i), id:8, line:1:24, endln:1:25, parent:work@dut, parID:21
  |vpiNet:
  \_logic_net: (work@dut.o), id:10, line:1:38, endln:1:39, parent:work@dut, parID:21
  |vpiTopModule:1
  |vpiPort:
  \_port: (i), id:3, line:1:24, endln:1:25, parent:work@dut, parID:21
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.i), id:11, line:1:24, endln:1:25
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_net: (work@dut.i), id:8, line:1:24, endln:1:25, parent:work@dut, parID:21
    |vpiTypedef:
    \_logic_typespec: , id:4, line:1:19, endln:1:23
    |vpiParent:
    \_module: work@dut (work@dut), id:21 dut.v:1:1: , endln:3:10
  |vpiPort:
  \_port: (o), id:5, line:1:38, endln:1:39, parent:work@dut, parID:21
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o), id:12, line:1:38, endln:1:39
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), id:10, line:1:38, endln:1:39, parent:work@dut, parID:21
    |vpiTypedef:
    \_logic_typespec: , id:6, line:1:34, endln:1:37
    |vpiParent:
    \_module: work@dut (work@dut), id:21 dut.v:1:1: , endln:3:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/OneNet/dut.v | ${SURELOG_DIR}/build/regression/OneNet/roundtrip/dut_000.v | 1 | 3 | 

