module exercise10(
		input  a, b, c, 
		output y
);
   mux4 #(1) mux4_1( ~c, c, 1'b1, 1'b0, {a, b}, y);
endmodule

module mux4
  #(parameter width = 4)
   (input      [width-1:0] d0, d1, d2, d3, 
    input      [1:0]       s,
    output reg [width-1:0] y);
   always @ ( * )
     case (s)
       0: y = d0;
       1: y = d1;
       2: y = d2;
       3: y = d3;
     endcase
endmodule