{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 11:52:24 2008 " "Info: Processing started: Sat Oct 25 11:52:24 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DigiComV32_NewInst -c DigiComV32_NewInst --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigiComV32_NewInst -c DigiComV32_NewInst --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[7\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[7\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[6\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[6\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[5\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[5\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[4\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[4\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[3\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[3\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[2\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[2\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[1\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[1\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[0\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[0\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clockStepMode " "Info: Assuming node \"clockStepMode\" is an undefined clock" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 72 400 568 88 "clockStepMode" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clockStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "instructionStepMode " "Info: Assuming node \"instructionStepMode\" is an undefined clock" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 88 384 568 104 "instructionStepMode" "" } { 208 1320 1420 224 "instructionStepMode" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instructionStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_in " "Info: Assuming node \"reset_in\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 40 400 568 56 "reset_in" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "31 " "Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 902 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120 " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 242 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122 " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 252 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123 " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 257 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121 " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 247 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 259 32 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 236 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 911 32 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 903 36 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 356 33 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_node " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 346 30 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 347 29 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] register DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\] 24.93 MHz 40.108 ns Internal " "Info: Clock \"clk\" has Internal fmax of 24.93 MHz between source register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]\" and destination register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\]\" (period= 40.108 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.397 ns + Longest register register " "Info: + Longest register to register delay is 12.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 1 REG LC_X13_Y7_N7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y7_N7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.590 ns) 1.133 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux11~11 2 COMB LC_X13_Y7_N3 16 " "Info: 2: + IC(0.543 ns) + CELL(0.590 ns) = 1.133 ns; Loc. = LC_X13_Y7_N3; Fanout = 16; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux11~11'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~11 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.114 ns) 2.577 ns control:inst1\|c_com 3 COMB LC_X14_Y8_N1 8 " "Info: 3: + IC(1.330 ns) + CELL(0.114 ns) = 2.577 ns; Loc. = LC_X14_Y8_N1; Fanout = 8; COMB Node = 'control:inst1\|c_com'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~11 control:inst1|c_com } "NODE_NAME" } } { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.292 ns) 4.155 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3253 4 COMB LC_X14_Y7_N7 2 " "Info: 4: + IC(1.286 ns) + CELL(0.292 ns) = 4.155 ns; Loc. = LC_X14_Y7_N7; Fanout = 2; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3253'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { control:inst1|c_com DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3253 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 360 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.292 ns) 5.957 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3258 5 COMB LC_X14_Y11_N4 1 " "Info: 5: + IC(1.510 ns) + CELL(0.292 ns) = 5.957 ns; Loc. = LC_X14_Y11_N4; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3258'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3253 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 364 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.292 ns) 7.552 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3260 6 COMB LC_X14_Y7_N6 19 " "Info: 6: + IC(1.303 ns) + CELL(0.292 ns) = 7.552 ns; Loc. = LC_X14_Y7_N6; Fanout = 19; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3260'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 367 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.292 ns) 9.722 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3348 7 COMB LC_X18_Y6_N1 1 " "Info: 7: + IC(1.878 ns) + CELL(0.292 ns) = 9.722 ns; Loc. = LC_X18_Y6_N1; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3348'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 370 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.018 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3349 8 COMB LC_X18_Y6_N2 12 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 10.018 ns; Loc. = LC_X18_Y6_N2; Fanout = 12; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3349'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 372 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.738 ns) 12.397 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\] 9 REG LC_X19_Y9_N2 6 " "Info: 9: + IC(1.641 ns) + CELL(0.738 ns) = 12.397 ns; Loc. = LC_X19_Y9_N2; Fanout = 6; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.724 ns ( 21.97 % ) " "Info: Total cell delay = 2.724 ns ( 21.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.673 ns ( 78.03 % ) " "Info: Total interconnect delay = 9.673 ns ( 78.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.397 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~11 control:inst1|c_com DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3253 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.397 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~11 {} control:inst1|c_com {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3253 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] {} } { 0.000ns 0.543ns 1.330ns 1.286ns 1.510ns 1.303ns 1.878ns 0.182ns 1.641ns } { 0.000ns 0.590ns 0.114ns 0.292ns 0.292ns 0.292ns 0.292ns 0.114ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.396 ns - Smallest " "Info: - Smallest clock skew is -7.396 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.619 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 13.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J13 326 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J13; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.077 ns) + CELL(0.114 ns) 4.660 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N9 7 " "Info: 2: + IC(3.077 ns) + CELL(0.114 ns) = 4.660 ns; Loc. = LC_X9_Y8_N9; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.935 ns) 9.383 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N1 127 " "Info: 3: + IC(3.788 ns) + CELL(0.935 ns) = 9.383 ns; Loc. = LC_X8_Y8_N1; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.525 ns) + CELL(0.711 ns) 13.619 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\] 4 REG LC_X19_Y9_N2 6 " "Info: 4: + IC(3.525 ns) + CELL(0.711 ns) = 13.619 ns; Loc. = LC_X19_Y9_N2; Fanout = 6; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.229 ns ( 23.71 % ) " "Info: Total cell delay = 3.229 ns ( 23.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.390 ns ( 76.29 % ) " "Info: Total interconnect delay = 10.390 ns ( 76.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.619 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.619 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] {} } { 0.000ns 0.000ns 3.077ns 3.788ns 3.525ns } { 0.000ns 1.469ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 21.015 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 21.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J13 326 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J13; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.690 ns) + CELL(0.935 ns) 7.094 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X9_Y8_N5 2 " "Info: 2: + IC(4.690 ns) + CELL(0.935 ns) = 7.094 ns; Loc. = LC_X9_Y8_N5; Fanout = 2; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.625 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 902 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.442 ns) 8.050 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X9_Y8_N8 1 " "Info: 3: + IC(0.514 ns) + CELL(0.442 ns) = 8.050 ns; Loc. = LC_X9_Y8_N8; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 903 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 8.799 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X9_Y8_N9 7 " "Info: 4: + IC(0.457 ns) + CELL(0.292 ns) = 8.799 ns; Loc. = LC_X9_Y8_N9; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.935 ns) 13.522 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N1 127 " "Info: 5: + IC(3.788 ns) + CELL(0.935 ns) = 13.522 ns; Loc. = LC_X8_Y8_N1; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.410 ns) + CELL(0.442 ns) 16.374 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 6 COMB LC_X21_Y9_N1 5 " "Info: 6: + IC(2.410 ns) + CELL(0.442 ns) = 16.374 ns; Loc. = LC_X21_Y9_N1; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.930 ns) + CELL(0.711 ns) 21.015 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 7 REG LC_X13_Y7_N7 15 " "Info: 7: + IC(3.930 ns) + CELL(0.711 ns) = 21.015 ns; Loc. = LC_X13_Y7_N7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.226 ns ( 24.87 % ) " "Info: Total cell delay = 5.226 ns ( 24.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.789 ns ( 75.13 % ) " "Info: Total interconnect delay = 15.789 ns ( 75.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.015 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.015 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 4.690ns 0.514ns 0.457ns 3.788ns 2.410ns 3.930ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.619 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.619 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] {} } { 0.000ns 0.000ns 3.077ns 3.788ns 3.525ns } { 0.000ns 1.469ns 0.114ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.015 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.015 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 4.690ns 0.514ns 0.457ns 3.788ns 2.410ns 3.930ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.397 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~11 control:inst1|c_com DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3253 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.397 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~11 {} control:inst1|c_com {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3253 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] {} } { 0.000ns 0.543ns 1.330ns 1.286ns 1.510ns 1.303ns 1.878ns 0.182ns 1.641ns } { 0.000ns 0.590ns 0.114ns 0.292ns 0.292ns 0.292ns 0.292ns 0.114ns 0.738ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.619 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.619 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] {} } { 0.000ns 0.000ns 3.077ns 3.788ns 3.525ns } { 0.000ns 1.469ns 0.114ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.015 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.015 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 4.690ns 0.514ns 0.457ns 3.788ns 2.410ns 3.930ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clockStepMode register DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] register DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\] 31.42 MHz 31.83 ns Internal " "Info: Clock \"clockStepMode\" has Internal fmax of 31.42 MHz between source register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]\" and destination register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\]\" (period= 31.83 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.397 ns + Longest register register " "Info: + Longest register to register delay is 12.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 1 REG LC_X13_Y7_N7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y7_N7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.590 ns) 1.133 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux11~11 2 COMB LC_X13_Y7_N3 16 " "Info: 2: + IC(0.543 ns) + CELL(0.590 ns) = 1.133 ns; Loc. = LC_X13_Y7_N3; Fanout = 16; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux11~11'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~11 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.114 ns) 2.577 ns control:inst1\|c_com 3 COMB LC_X14_Y8_N1 8 " "Info: 3: + IC(1.330 ns) + CELL(0.114 ns) = 2.577 ns; Loc. = LC_X14_Y8_N1; Fanout = 8; COMB Node = 'control:inst1\|c_com'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~11 control:inst1|c_com } "NODE_NAME" } } { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.292 ns) 4.155 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3253 4 COMB LC_X14_Y7_N7 2 " "Info: 4: + IC(1.286 ns) + CELL(0.292 ns) = 4.155 ns; Loc. = LC_X14_Y7_N7; Fanout = 2; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3253'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { control:inst1|c_com DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3253 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 360 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.292 ns) 5.957 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3258 5 COMB LC_X14_Y11_N4 1 " "Info: 5: + IC(1.510 ns) + CELL(0.292 ns) = 5.957 ns; Loc. = LC_X14_Y11_N4; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3258'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3253 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 364 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.292 ns) 7.552 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3260 6 COMB LC_X14_Y7_N6 19 " "Info: 6: + IC(1.303 ns) + CELL(0.292 ns) = 7.552 ns; Loc. = LC_X14_Y7_N6; Fanout = 19; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3260'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 367 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.292 ns) 9.722 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3348 7 COMB LC_X18_Y6_N1 1 " "Info: 7: + IC(1.878 ns) + CELL(0.292 ns) = 9.722 ns; Loc. = LC_X18_Y6_N1; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3348'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 370 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.018 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3349 8 COMB LC_X18_Y6_N2 12 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 10.018 ns; Loc. = LC_X18_Y6_N2; Fanout = 12; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3349'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 372 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.738 ns) 12.397 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\] 9 REG LC_X19_Y9_N2 6 " "Info: 9: + IC(1.641 ns) + CELL(0.738 ns) = 12.397 ns; Loc. = LC_X19_Y9_N2; Fanout = 6; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.724 ns ( 21.97 % ) " "Info: Total cell delay = 2.724 ns ( 21.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.673 ns ( 78.03 % ) " "Info: Total interconnect delay = 9.673 ns ( 78.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.397 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~11 control:inst1|c_com DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3253 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.397 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~11 {} control:inst1|c_com {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3253 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] {} } { 0.000ns 0.543ns 1.330ns 1.286ns 1.510ns 1.303ns 1.878ns 0.182ns 1.641ns } { 0.000ns 0.590ns 0.114ns 0.292ns 0.292ns 0.292ns 0.292ns 0.114ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.257 ns - Smallest " "Info: - Smallest clock skew is -3.257 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 13.911 ns + Shortest register " "Info: + Shortest clock path from clock \"clockStepMode\" to destination register is 13.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 72 400 568 88 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.041 ns) + CELL(0.442 ns) 4.952 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N9 7 " "Info: 2: + IC(3.041 ns) + CELL(0.442 ns) = 4.952 ns; Loc. = LC_X9_Y8_N9; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.935 ns) 9.675 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N1 127 " "Info: 3: + IC(3.788 ns) + CELL(0.935 ns) = 9.675 ns; Loc. = LC_X8_Y8_N1; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.525 ns) + CELL(0.711 ns) 13.911 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\] 4 REG LC_X19_Y9_N2 6 " "Info: 4: + IC(3.525 ns) + CELL(0.711 ns) = 13.911 ns; Loc. = LC_X19_Y9_N2; Fanout = 6; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.557 ns ( 25.57 % ) " "Info: Total cell delay = 3.557 ns ( 25.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.354 ns ( 74.43 % ) " "Info: Total interconnect delay = 10.354 ns ( 74.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.911 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.911 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] {} } { 0.000ns 0.000ns 3.041ns 3.788ns 3.525ns } { 0.000ns 1.469ns 0.442ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 17.168 ns - Longest register " "Info: - Longest clock path from clock \"clockStepMode\" to source register is 17.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 72 400 568 88 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.041 ns) + CELL(0.442 ns) 4.952 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N9 7 " "Info: 2: + IC(3.041 ns) + CELL(0.442 ns) = 4.952 ns; Loc. = LC_X9_Y8_N9; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.935 ns) 9.675 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N1 127 " "Info: 3: + IC(3.788 ns) + CELL(0.935 ns) = 9.675 ns; Loc. = LC_X8_Y8_N1; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.410 ns) + CELL(0.442 ns) 12.527 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 4 COMB LC_X21_Y9_N1 5 " "Info: 4: + IC(2.410 ns) + CELL(0.442 ns) = 12.527 ns; Loc. = LC_X21_Y9_N1; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.930 ns) + CELL(0.711 ns) 17.168 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 5 REG LC_X13_Y7_N7 15 " "Info: 5: + IC(3.930 ns) + CELL(0.711 ns) = 17.168 ns; Loc. = LC_X13_Y7_N7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.999 ns ( 23.29 % ) " "Info: Total cell delay = 3.999 ns ( 23.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.169 ns ( 76.71 % ) " "Info: Total interconnect delay = 13.169 ns ( 76.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.168 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.168 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 3.041ns 3.788ns 2.410ns 3.930ns } { 0.000ns 1.469ns 0.442ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.911 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.911 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] {} } { 0.000ns 0.000ns 3.041ns 3.788ns 3.525ns } { 0.000ns 1.469ns 0.442ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.168 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.168 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 3.041ns 3.788ns 2.410ns 3.930ns } { 0.000ns 1.469ns 0.442ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.397 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~11 control:inst1|c_com DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3253 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.397 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~11 {} control:inst1|c_com {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3253 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] {} } { 0.000ns 0.543ns 1.330ns 1.286ns 1.510ns 1.303ns 1.878ns 0.182ns 1.641ns } { 0.000ns 0.590ns 0.114ns 0.292ns 0.292ns 0.292ns 0.292ns 0.114ns 0.738ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.911 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.911 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] {} } { 0.000ns 0.000ns 3.041ns 3.788ns 3.525ns } { 0.000ns 1.469ns 0.442ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.168 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.168 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 3.041ns 3.788ns 2.410ns 3.930ns } { 0.000ns 1.469ns 0.442ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "instructionStepMode register register DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 275.03 MHz Internal " "Info: Clock \"instructionStepMode\" Internal fmax is restricted to 275.03 MHz between source register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]\" and destination register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.065 ns + Longest register register " "Info: + Longest register to register delay is 2.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 1 REG LC_X13_Y7_N6 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y7_N6; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.575 ns) 1.118 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]~82COUT1 2 COMB LC_X13_Y7_N6 2 " "Info: 2: + IC(0.543 ns) + CELL(0.575 ns) = 1.118 ns; Loc. = LC_X13_Y7_N6; Fanout = 2; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]~82COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.198 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]~84COUT1 3 COMB LC_X13_Y7_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.198 ns; Loc. = LC_X13_Y7_N7; Fanout = 2; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]~84COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.278 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]~86COUT1 4 COMB LC_X13_Y7_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.278 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]~86COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 2.065 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 5 REG LC_X13_Y7_N9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.787 ns) = 2.065 ns; Loc. = LC_X13_Y7_N9; Fanout = 2; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 73.70 % ) " "Info: Total cell delay = 1.522 ns ( 73.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.543 ns ( 26.30 % ) " "Info: Total interconnect delay = 0.543 ns ( 26.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.065 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.543ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode destination 8.168 ns + Shortest register " "Info: + Shortest clock path from clock \"instructionStepMode\" to destination register is 8.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns instructionStepMode 1 CLK PIN_L15 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L15; Fanout = 7; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 88 384 568 104 "instructionStepMode" "" } { 208 1320 1420 224 "instructionStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.114 ns) 3.527 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 2 COMB LC_X21_Y9_N1 5 " "Info: 2: + IC(1.944 ns) + CELL(0.114 ns) = 3.527 ns; Loc. = LC_X21_Y9_N1; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.930 ns) + CELL(0.711 ns) 8.168 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 3 REG LC_X13_Y7_N9 2 " "Info: 3: + IC(3.930 ns) + CELL(0.711 ns) = 8.168 ns; Loc. = LC_X13_Y7_N9; Fanout = 2; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 28.09 % ) " "Info: Total cell delay = 2.294 ns ( 28.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.874 ns ( 71.91 % ) " "Info: Total interconnect delay = 5.874 ns ( 71.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.168 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.168 ns" { instructionStepMode {} instructionStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.944ns 3.930ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode source 8.168 ns - Longest register " "Info: - Longest clock path from clock \"instructionStepMode\" to source register is 8.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns instructionStepMode 1 CLK PIN_L15 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L15; Fanout = 7; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 88 384 568 104 "instructionStepMode" "" } { 208 1320 1420 224 "instructionStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.114 ns) 3.527 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 2 COMB LC_X21_Y9_N1 5 " "Info: 2: + IC(1.944 ns) + CELL(0.114 ns) = 3.527 ns; Loc. = LC_X21_Y9_N1; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.930 ns) + CELL(0.711 ns) 8.168 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 3 REG LC_X13_Y7_N6 15 " "Info: 3: + IC(3.930 ns) + CELL(0.711 ns) = 8.168 ns; Loc. = LC_X13_Y7_N6; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 28.09 % ) " "Info: Total cell delay = 2.294 ns ( 28.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.874 ns ( 71.91 % ) " "Info: Total interconnect delay = 5.874 ns ( 71.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.168 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.168 ns" { instructionStepMode {} instructionStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.944ns 3.930ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.168 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.168 ns" { instructionStepMode {} instructionStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.944ns 3.930ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.168 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.168 ns" { instructionStepMode {} instructionStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.944ns 3.930ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.065 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.543ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.168 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.168 ns" { instructionStepMode {} instructionStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.944ns 3.930ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.168 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.168 ns" { instructionStepMode {} instructionStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.944ns 3.930ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } {  } {  } "" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\] clk 8.792 ns " "Info: Found hold time violation between source  pin or register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay\" and destination pin or register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]\" for clock \"clk\" (Hold time is 8.792 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.877 ns + Largest " "Info: + Largest clock skew is 11.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 21.015 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 21.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J13 326 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J13; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.690 ns) + CELL(0.935 ns) 7.094 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X9_Y8_N5 2 " "Info: 2: + IC(4.690 ns) + CELL(0.935 ns) = 7.094 ns; Loc. = LC_X9_Y8_N5; Fanout = 2; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.625 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 902 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.442 ns) 8.050 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X9_Y8_N8 1 " "Info: 3: + IC(0.514 ns) + CELL(0.442 ns) = 8.050 ns; Loc. = LC_X9_Y8_N8; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 903 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 8.799 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X9_Y8_N9 7 " "Info: 4: + IC(0.457 ns) + CELL(0.292 ns) = 8.799 ns; Loc. = LC_X9_Y8_N9; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.935 ns) 13.522 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N1 127 " "Info: 5: + IC(3.788 ns) + CELL(0.935 ns) = 13.522 ns; Loc. = LC_X8_Y8_N1; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.410 ns) + CELL(0.442 ns) 16.374 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 6 COMB LC_X21_Y9_N1 5 " "Info: 6: + IC(2.410 ns) + CELL(0.442 ns) = 16.374 ns; Loc. = LC_X21_Y9_N1; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.930 ns) + CELL(0.711 ns) 21.015 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\] 7 REG LC_X13_Y7_N8 15 " "Info: 7: + IC(3.930 ns) + CELL(0.711 ns) = 21.015 ns; Loc. = LC_X13_Y7_N8; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.226 ns ( 24.87 % ) " "Info: Total cell delay = 5.226 ns ( 24.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.789 ns ( 75.13 % ) " "Info: Total interconnect delay = 15.789 ns ( 75.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.015 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.015 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] {} } { 0.000ns 0.000ns 4.690ns 0.514ns 0.457ns 3.788ns 2.410ns 3.930ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.138 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 9.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J13 326 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J13; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.077 ns) + CELL(0.114 ns) 4.660 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N9 7 " "Info: 2: + IC(3.077 ns) + CELL(0.114 ns) = 4.660 ns; Loc. = LC_X9_Y8_N9; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.767 ns) + CELL(0.711 ns) 9.138 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 3 REG LC_X11_Y6_N2 5 " "Info: 3: + IC(3.767 ns) + CELL(0.711 ns) = 9.138 ns; Loc. = LC_X11_Y6_N2; Fanout = 5; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.478 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 883 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 25.10 % ) " "Info: Total cell delay = 2.294 ns ( 25.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.844 ns ( 74.90 % ) " "Info: Total interconnect delay = 6.844 ns ( 74.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.138 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.138 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 3.077ns 3.767ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.015 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.015 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] {} } { 0.000ns 0.000ns 4.690ns 0.514ns 0.457ns 3.788ns 2.410ns 3.930ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.935ns 0.442ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.138 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.138 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 3.077ns 3.767ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 883 36 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.876 ns - Shortest register register " "Info: - Shortest register to register delay is 2.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 1 REG LC_X11_Y6_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y6_N2; Fanout = 5; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 883 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(1.225 ns) 2.876 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\] 2 REG LC_X13_Y7_N8 15 " "Info: 2: + IC(1.651 ns) + CELL(1.225 ns) = 2.876 ns; Loc. = LC_X13_Y7_N8; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 42.59 % ) " "Info: Total cell delay = 1.225 ns ( 42.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.651 ns ( 57.41 % ) " "Info: Total interconnect delay = 1.651 ns ( 57.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.876 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] {} } { 0.000ns 1.651ns } { 0.000ns 1.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.015 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.015 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] {} } { 0.000ns 0.000ns 4.690ns 0.514ns 0.457ns 3.788ns 2.410ns 3.930ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.935ns 0.442ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.138 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.138 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 3.077ns 3.767ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.876 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] {} } { 0.000ns 1.651ns } { 0.000ns 1.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clockStepMode 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"clockStepMode\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\] clockStepMode 4.653 ns " "Info: Found hold time violation between source  pin or register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay\" and destination pin or register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]\" for clock \"clockStepMode\" (Hold time is 4.653 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.738 ns + Largest " "Info: + Largest clock skew is 7.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 17.168 ns + Longest register " "Info: + Longest clock path from clock \"clockStepMode\" to destination register is 17.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 72 400 568 88 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.041 ns) + CELL(0.442 ns) 4.952 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N9 7 " "Info: 2: + IC(3.041 ns) + CELL(0.442 ns) = 4.952 ns; Loc. = LC_X9_Y8_N9; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.935 ns) 9.675 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N1 127 " "Info: 3: + IC(3.788 ns) + CELL(0.935 ns) = 9.675 ns; Loc. = LC_X8_Y8_N1; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.410 ns) + CELL(0.442 ns) 12.527 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 4 COMB LC_X21_Y9_N1 5 " "Info: 4: + IC(2.410 ns) + CELL(0.442 ns) = 12.527 ns; Loc. = LC_X21_Y9_N1; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.930 ns) + CELL(0.711 ns) 17.168 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\] 5 REG LC_X13_Y7_N8 15 " "Info: 5: + IC(3.930 ns) + CELL(0.711 ns) = 17.168 ns; Loc. = LC_X13_Y7_N8; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.999 ns ( 23.29 % ) " "Info: Total cell delay = 3.999 ns ( 23.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.169 ns ( 76.71 % ) " "Info: Total interconnect delay = 13.169 ns ( 76.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.168 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.168 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] {} } { 0.000ns 0.000ns 3.041ns 3.788ns 2.410ns 3.930ns } { 0.000ns 1.469ns 0.442ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 9.430 ns - Shortest register " "Info: - Shortest clock path from clock \"clockStepMode\" to source register is 9.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 72 400 568 88 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.041 ns) + CELL(0.442 ns) 4.952 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N9 7 " "Info: 2: + IC(3.041 ns) + CELL(0.442 ns) = 4.952 ns; Loc. = LC_X9_Y8_N9; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.767 ns) + CELL(0.711 ns) 9.430 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 3 REG LC_X11_Y6_N2 5 " "Info: 3: + IC(3.767 ns) + CELL(0.711 ns) = 9.430 ns; Loc. = LC_X11_Y6_N2; Fanout = 5; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.478 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 883 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 27.80 % ) " "Info: Total cell delay = 2.622 ns ( 27.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.808 ns ( 72.20 % ) " "Info: Total interconnect delay = 6.808 ns ( 72.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.430 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.430 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 3.041ns 3.767ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.168 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.168 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] {} } { 0.000ns 0.000ns 3.041ns 3.788ns 2.410ns 3.930ns } { 0.000ns 1.469ns 0.442ns 0.935ns 0.442ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.430 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.430 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 3.041ns 3.767ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 883 36 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.876 ns - Shortest register register " "Info: - Shortest register to register delay is 2.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 1 REG LC_X11_Y6_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y6_N2; Fanout = 5; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 883 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(1.225 ns) 2.876 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\] 2 REG LC_X13_Y7_N8 15 " "Info: 2: + IC(1.651 ns) + CELL(1.225 ns) = 2.876 ns; Loc. = LC_X13_Y7_N8; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 42.59 % ) " "Info: Total cell delay = 1.225 ns ( 42.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.651 ns ( 57.41 % ) " "Info: Total interconnect delay = 1.651 ns ( 57.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.876 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] {} } { 0.000ns 1.651ns } { 0.000ns 1.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.168 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.168 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] {} } { 0.000ns 0.000ns 3.041ns 3.788ns 2.410ns 3.930ns } { 0.000ns 1.469ns 0.442ns 0.935ns 0.442ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.430 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.430 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 3.041ns 3.767ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.876 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] {} } { 0.000ns 1.651ns } { 0.000ns 1.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\] instructionStepMode clk 3.988 ns register " "Info: tsu for register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\]\" (data pin = \"instructionStepMode\", clock pin = \"clk\") is 3.988 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.570 ns + Longest pin register " "Info: + Longest pin to register delay is 17.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns instructionStepMode 1 CLK PIN_L15 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L15; Fanout = 7; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 88 384 568 104 "instructionStepMode" "" } { 208 1320 1420 224 "instructionStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.762 ns) + CELL(0.114 ns) 7.345 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3251 2 COMB LC_X21_Y9_N4 8 " "Info: 2: + IC(5.762 ns) + CELL(0.114 ns) = 7.345 ns; Loc. = LC_X21_Y9_N4; Fanout = 8; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3251'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.876 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3251 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 357 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.471 ns) + CELL(0.590 ns) 10.406 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3254 3 COMB LC_X14_Y7_N0 2 " "Info: 3: + IC(2.471 ns) + CELL(0.590 ns) = 10.406 ns; Loc. = LC_X14_Y7_N0; Fanout = 2; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3254'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.061 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3251 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3254 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 361 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.442 ns) 11.592 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3259 4 COMB LC_X13_Y7_N0 1 " "Info: 4: + IC(0.744 ns) + CELL(0.442 ns) = 11.592 ns; Loc. = LC_X13_Y7_N0; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3259'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3254 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3259 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 362 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.442 ns) 12.725 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3260 5 COMB LC_X14_Y7_N6 19 " "Info: 5: + IC(0.691 ns) + CELL(0.442 ns) = 12.725 ns; Loc. = LC_X14_Y7_N6; Fanout = 19; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3260'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3259 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 367 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.292 ns) 14.895 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3348 6 COMB LC_X18_Y6_N1 1 " "Info: 6: + IC(1.878 ns) + CELL(0.292 ns) = 14.895 ns; Loc. = LC_X18_Y6_N1; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3348'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 370 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 15.191 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3349 7 COMB LC_X18_Y6_N2 12 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 15.191 ns; Loc. = LC_X18_Y6_N2; Fanout = 12; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3349'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 372 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.738 ns) 17.570 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\] 8 REG LC_X19_Y9_N2 6 " "Info: 8: + IC(1.641 ns) + CELL(0.738 ns) = 17.570 ns; Loc. = LC_X19_Y9_N2; Fanout = 6; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.201 ns ( 23.91 % ) " "Info: Total cell delay = 4.201 ns ( 23.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.369 ns ( 76.09 % ) " "Info: Total interconnect delay = 13.369 ns ( 76.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.570 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3251 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3254 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3259 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.570 ns" { instructionStepMode {} instructionStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3251 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3254 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3259 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] {} } { 0.000ns 0.000ns 5.762ns 2.471ns 0.744ns 0.691ns 1.878ns 0.182ns 1.641ns } { 0.000ns 1.469ns 0.114ns 0.590ns 0.442ns 0.442ns 0.292ns 0.114ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.619 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 13.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J13 326 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J13; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.077 ns) + CELL(0.114 ns) 4.660 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N9 7 " "Info: 2: + IC(3.077 ns) + CELL(0.114 ns) = 4.660 ns; Loc. = LC_X9_Y8_N9; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.935 ns) 9.383 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N1 127 " "Info: 3: + IC(3.788 ns) + CELL(0.935 ns) = 9.383 ns; Loc. = LC_X8_Y8_N1; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.525 ns) + CELL(0.711 ns) 13.619 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\] 4 REG LC_X19_Y9_N2 6 " "Info: 4: + IC(3.525 ns) + CELL(0.711 ns) = 13.619 ns; Loc. = LC_X19_Y9_N2; Fanout = 6; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1137 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.229 ns ( 23.71 % ) " "Info: Total cell delay = 3.229 ns ( 23.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.390 ns ( 76.29 % ) " "Info: Total interconnect delay = 10.390 ns ( 76.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.619 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.619 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] {} } { 0.000ns 0.000ns 3.077ns 3.788ns 3.525ns } { 0.000ns 1.469ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.570 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3251 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3254 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3259 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.570 ns" { instructionStepMode {} instructionStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3251 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3254 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3259 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3260 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3348 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3349 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] {} } { 0.000ns 0.000ns 5.762ns 2.471ns 0.744ns 0.691ns 1.878ns 0.182ns 1.641ns } { 0.000ns 1.469ns 0.114ns 0.590ns 0.442ns 0.442ns 0.292ns 0.114ns 0.738ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.619 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.619 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5] {} } { 0.000ns 0.000ns 3.077ns 3.788ns 3.525ns } { 0.000ns 1.469ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk cb\[15\] DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[0\] 41.186 ns register " "Info: tco from clock \"clk\" to destination pin \"cb\[15\]\" through register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[0\]\" is 41.186 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 21.015 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 21.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J13 326 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J13; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.690 ns) + CELL(0.935 ns) 7.094 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X9_Y8_N5 2 " "Info: 2: + IC(4.690 ns) + CELL(0.935 ns) = 7.094 ns; Loc. = LC_X9_Y8_N5; Fanout = 2; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.625 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 902 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.442 ns) 8.050 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X9_Y8_N8 1 " "Info: 3: + IC(0.514 ns) + CELL(0.442 ns) = 8.050 ns; Loc. = LC_X9_Y8_N8; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 903 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 8.799 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X9_Y8_N9 7 " "Info: 4: + IC(0.457 ns) + CELL(0.292 ns) = 8.799 ns; Loc. = LC_X9_Y8_N9; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 904 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.935 ns) 13.522 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N1 127 " "Info: 5: + IC(3.788 ns) + CELL(0.935 ns) = 13.522 ns; Loc. = LC_X8_Y8_N1; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.410 ns) + CELL(0.442 ns) 16.374 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 6 COMB LC_X21_Y9_N1 5 " "Info: 6: + IC(2.410 ns) + CELL(0.442 ns) = 16.374 ns; Loc. = LC_X21_Y9_N1; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.930 ns) + CELL(0.711 ns) 21.015 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[0\] 7 REG LC_X13_Y7_N5 15 " "Info: 7: + IC(3.930 ns) + CELL(0.711 ns) = 21.015 ns; Loc. = LC_X13_Y7_N5; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.226 ns ( 24.87 % ) " "Info: Total cell delay = 5.226 ns ( 24.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.789 ns ( 75.13 % ) " "Info: Total interconnect delay = 15.789 ns ( 75.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.015 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.015 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] {} } { 0.000ns 0.000ns 4.690ns 0.514ns 0.457ns 3.788ns 2.410ns 3.930ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.947 ns + Longest register pin " "Info: + Longest register to pin delay is 19.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[0\] 1 REG LC_X13_Y7_N5 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y7_N5; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1146 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.590 ns) 1.949 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux10~13 2 COMB LC_X13_Y8_N9 8 " "Info: 2: + IC(1.359 ns) + CELL(0.590 ns) = 1.949 ns; Loc. = LC_X13_Y8_N9; Fanout = 8; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux10~13'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~13 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 906 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.442 ns) 3.619 ns control:inst1\|x\[2\] 3 COMB LC_X14_Y9_N0 6 " "Info: 3: + IC(1.228 ns) + CELL(0.442 ns) = 3.619 ns; Loc. = LC_X14_Y9_N0; Fanout = 6; COMB Node = 'control:inst1\|x\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~13 control:inst1|x[2] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.548 ns) + CELL(0.114 ns) 6.281 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux32~436 4 COMB LC_X12_Y12_N3 1 " "Info: 4: + IC(2.548 ns) + CELL(0.114 ns) = 6.281 ns; Loc. = LC_X12_Y12_N3; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux32~436'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { control:inst1|x[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~436 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 875 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.114 ns) 8.078 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux32~438 5 COMB LC_X12_Y4_N9 17 " "Info: 5: + IC(1.683 ns) + CELL(0.114 ns) = 8.078 ns; Loc. = LC_X12_Y4_N9; Fanout = 17; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux32~438'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~436 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~438 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 878 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.677 ns) + CELL(0.442 ns) 11.197 ns lpm_ram_io:inst2\|datatri\[15\]~1079 6 COMB LC_X14_Y13_N4 16 " "Info: 6: + IC(2.677 ns) + CELL(0.442 ns) = 11.197 ns; Loc. = LC_X14_Y13_N4; Fanout = 16; COMB Node = 'lpm_ram_io:inst2\|datatri\[15\]~1079'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.119 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~438 lpm_ram_io:inst2|datatri[15]~1079 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.671 ns) + CELL(2.079 ns) 19.947 ns cb\[15\] 7 PIN PIN_P9 0 " "Info: 7: + IC(6.671 ns) + CELL(2.079 ns) = 19.947 ns; Loc. = PIN_P9; Fanout = 0; PIN Node = 'cb\[15\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.750 ns" { lpm_ram_io:inst2|datatri[15]~1079 cb[15] } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.781 ns ( 18.96 % ) " "Info: Total cell delay = 3.781 ns ( 18.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.166 ns ( 81.04 % ) " "Info: Total interconnect delay = 16.166 ns ( 81.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.947 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~13 control:inst1|x[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~436 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~438 lpm_ram_io:inst2|datatri[15]~1079 cb[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "19.947 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~13 {} control:inst1|x[2] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~436 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~438 {} lpm_ram_io:inst2|datatri[15]~1079 {} cb[15] {} } { 0.000ns 1.359ns 1.228ns 2.548ns 1.683ns 2.677ns 6.671ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.114ns 0.442ns 2.079ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.015 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.015 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] {} } { 0.000ns 0.000ns 4.690ns 0.514ns 0.457ns 3.788ns 2.410ns 3.930ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.935ns 0.442ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.947 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~13 control:inst1|x[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~436 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~438 lpm_ram_io:inst2|datatri[15]~1079 cb[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "19.947 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~13 {} control:inst1|x[2] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~436 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~438 {} lpm_ram_io:inst2|datatri[15]~1079 {} cb[15] {} } { 0.000ns 1.359ns 1.228ns 2.548ns 1.683ns 2.677ns 6.671ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.114ns 0.442ns 2.079ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "cb\[13\] cb\[13\] 19.384 ns Longest " "Info: Longest tpd from source pin \"cb\[13\]\" to destination pin \"cb\[13\]\" is 19.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cb\[13\] 1 PIN PIN_M15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M15; Fanout = 1; PIN Node = 'cb\[13\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[13] } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cb~2 2 COMB IOC_X29_Y4_N3 4 " "Info: 2: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = IOC_X29_Y4_N3; Fanout = 4; COMB Node = 'cb~2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { cb[13] cb~2 } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.198 ns) + CELL(0.590 ns) 9.257 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~229 3 COMB LC_X13_Y6_N0 1 " "Info: 3: + IC(7.198 ns) + CELL(0.590 ns) = 9.257 ns; Loc. = LC_X13_Y6_N0; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~229'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.788 ns" { cb~2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~229 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 747 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.114 ns) 10.599 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~230 4 COMB LC_X12_Y4_N8 1 " "Info: 4: + IC(1.228 ns) + CELL(0.114 ns) = 10.599 ns; Loc. = LC_X12_Y4_N8; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~230'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~229 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~230 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 761 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.590 ns) 12.468 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~231 5 COMB LC_X13_Y6_N5 2 " "Info: 5: + IC(1.279 ns) + CELL(0.590 ns) = 12.468 ns; Loc. = LC_X13_Y6_N5; Fanout = 2; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~231'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.869 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~230 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~231 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 762 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.590 ns) 15.073 ns lpm_ram_io:inst2\|datatri\[13\]~1081 6 COMB LC_X20_Y7_N5 1 " "Info: 6: + IC(2.015 ns) + CELL(0.590 ns) = 15.073 ns; Loc. = LC_X20_Y7_N5; Fanout = 1; COMB Node = 'lpm_ram_io:inst2\|datatri\[13\]~1081'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~231 lpm_ram_io:inst2|datatri[13]~1081 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.187 ns) + CELL(2.124 ns) 19.384 ns cb\[13\] 7 PIN PIN_M15 0 " "Info: 7: + IC(2.187 ns) + CELL(2.124 ns) = 19.384 ns; Loc. = PIN_M15; Fanout = 0; PIN Node = 'cb\[13\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.311 ns" { lpm_ram_io:inst2|datatri[13]~1081 cb[13] } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.477 ns ( 28.26 % ) " "Info: Total cell delay = 5.477 ns ( 28.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.907 ns ( 71.74 % ) " "Info: Total interconnect delay = 13.907 ns ( 71.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.384 ns" { cb[13] cb~2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~229 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~230 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~231 lpm_ram_io:inst2|datatri[13]~1081 cb[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "19.384 ns" { cb[13] {} cb~2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~229 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~230 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~231 {} lpm_ram_io:inst2|datatri[13]~1081 {} cb[13] {} } { 0.000ns 0.000ns 7.198ns 1.228ns 1.279ns 2.015ns 2.187ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\] keyIn\[13\] clk 11.997 ns register " "Info: th for register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\]\" (data pin = \"keyIn\[13\]\", clock pin = \"clk\") is 11.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 21.549 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 21.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J13 326 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J13; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.725 ns) + CELL(0.935 ns) 7.129 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 2 REG LC_X27_Y16_N3 20 " "Info: 2: + IC(4.725 ns) + CELL(0.935 ns) = 7.129 ns; Loc. = LC_X27_Y16_N3; Fanout = 20; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.660 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 259 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.136 ns) + CELL(0.935 ns) 13.200 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\] 3 REG LC_X24_Y13_N5 1 " "Info: 3: + IC(5.136 ns) + CELL(0.935 ns) = 13.200 ns; Loc. = LC_X24_Y13_N5; Fanout = 1; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.071 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.590 ns) 15.081 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121 4 COMB LC_X24_Y15_N9 1 " "Info: 4: + IC(1.291 ns) + CELL(0.590 ns) = 15.081 ns; Loc. = LC_X24_Y15_N9; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 247 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.590 ns) 16.100 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk 5 COMB LC_X24_Y15_N7 5 " "Info: 5: + IC(0.429 ns) + CELL(0.590 ns) = 16.100 ns; Loc. = LC_X24_Y15_N7; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 258 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.738 ns) + CELL(0.711 ns) 21.549 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\] 6 REG LC_X20_Y8_N7 3 " "Info: 6: + IC(4.738 ns) + CELL(0.711 ns) = 21.549 ns; Loc. = LC_X20_Y8_N7; Fanout = 3; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.449 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1134 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.230 ns ( 24.27 % ) " "Info: Total cell delay = 5.230 ns ( 24.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.319 ns ( 75.73 % ) " "Info: Total interconnect delay = 16.319 ns ( 75.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.549 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.549 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] {} } { 0.000ns 0.000ns 4.725ns 5.136ns 1.291ns 0.429ns 4.738ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1134 34 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.567 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns keyIn\[13\] 1 PIN PIN_G18 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_G18; Fanout = 5; PIN Node = 'keyIn\[13\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[13] } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 424 400 568 440 "keyIn\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.372 ns) + CELL(0.114 ns) 6.955 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|Equal14~77 2 COMB LC_X24_Y14_N2 2 " "Info: 2: + IC(5.372 ns) + CELL(0.114 ns) = 6.955 ns; Loc. = LC_X24_Y14_N2; Fanout = 2; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|Equal14~77'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.486 ns" { keyIn[13] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 427 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.251 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|Selector0~47 3 COMB LC_X24_Y14_N3 2 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 7.251 ns; Loc. = LC_X24_Y14_N3; Fanout = 2; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|Selector0~47'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 564 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.007 ns) + CELL(0.309 ns) 9.567 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\] 4 REG LC_X20_Y8_N7 3 " "Info: 4: + IC(2.007 ns) + CELL(0.309 ns) = 9.567 ns; Loc. = LC_X20_Y8_N7; Fanout = 3; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1134 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.006 ns ( 20.97 % ) " "Info: Total cell delay = 2.006 ns ( 20.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.561 ns ( 79.03 % ) " "Info: Total interconnect delay = 7.561 ns ( 79.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.567 ns" { keyIn[13] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.567 ns" { keyIn[13] {} keyIn[13]~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] {} } { 0.000ns 0.000ns 5.372ns 0.182ns 2.007ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.549 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.549 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] {} } { 0.000ns 0.000ns 4.725ns 5.136ns 1.291ns 0.429ns 4.738ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.590ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.567 ns" { keyIn[13] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.567 ns" { keyIn[13] {} keyIn[13]~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] {} } { 0.000ns 0.000ns 5.372ns 0.182ns 2.007ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 11:52:28 2008 " "Info: Processing ended: Sat Oct 25 11:52:28 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
