{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431846439732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431846439917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 17 09:07:19 2015 " "Processing started: Sun May 17 09:07:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431846439917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431846439917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0 -c DE0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0 -c DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431846439918 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1431846441350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COMPARATOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file COMPARATOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARATOR-STRUCTURE " "Found design unit 1: COMPARATOR-STRUCTURE" {  } { { "COMPARATOR.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/COMPARATOR.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442435 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARATOR " "Found entity 1: COMPARATOR" {  } { { "COMPARATOR.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/COMPARATOR.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431846442435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-STRUCTURE " "Found design unit 1: ADDER-STRUCTURE" {  } { { "ADDER.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442442 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431846442442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_SOURCE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CLK_SOURCE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_SOURCE-STRUCTURE " "Found design unit 1: CLK_SOURCE-STRUCTURE" {  } { { "CLK_SOURCE.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CLK_SOURCE.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442448 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_SOURCE " "Found entity 1: CLK_SOURCE" {  } { { "CLK_SOURCE.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CLK_SOURCE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431846442448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONTROLLER_FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CONTROLLER_FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER_FSM-STRUCTURE " "Found design unit 1: CONTROLLER_FSM-STRUCTURE" {  } { { "CONTROLLER_FSM.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442454 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER_FSM " "Found entity 1: CONTROLLER_FSM" {  } { { "CONTROLLER_FSM.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431846442454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER_BANK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file REGISTER_BANK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER_BANK-STRUCTURE " "Found design unit 1: REGISTER_BANK-STRUCTURE" {  } { { "REGISTER_BANK.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/REGISTER_BANK.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442461 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_BANK " "Found entity 1: REGISTER_BANK" {  } { { "REGISTER_BANK.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/REGISTER_BANK.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431846442461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BYTE_REGISTER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BYTE_REGISTER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BYTE_REGISTER-STRUCTURE " "Found design unit 1: BYTE_REGISTER-STRUCTURE" {  } { { "BYTE_REGISTER.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/BYTE_REGISTER.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442468 ""} { "Info" "ISGN_ENTITY_NAME" "1 BYTE_REGISTER " "Found entity 1: BYTE_REGISTER" {  } { { "BYTE_REGISTER.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/BYTE_REGISTER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431846442468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_FLIPFLOP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file D_FLIPFLOP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FLIPFLOP-STRUCTURE " "Found design unit 1: D_FLIPFLOP-STRUCTURE" {  } { { "D_FLIPFLOP.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442475 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FLIPFLOP " "Found entity 1: D_FLIPFLOP" {  } { { "D_FLIPFLOP.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431846442475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7SEG_DISPLAY.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7SEG_DISPLAY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG_DISPLAY-STRUCTURE " "Found design unit 1: SEG_DISPLAY-STRUCTURE" {  } { { "7SEG_DISPLAY.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442480 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG_DISPLAY " "Found entity 1: SEG_DISPLAY" {  } { { "7SEG_DISPLAY.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431846442480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0-structure " "Found design unit 1: DE0-structure" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442502 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0 " "Found entity 1: DE0" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431846442502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INSTRUCTION_READER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file INSTRUCTION_READER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_READER-STRUCTURE " "Found design unit 1: INSTRUCTION_READER-STRUCTURE" {  } { { "INSTRUCTION_READER.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442507 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_READER " "Found entity 1: INSTRUCTION_READER" {  } { { "INSTRUCTION_READER.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431846442507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431846442507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0 " "Elaborating entity \"DE0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1431846442641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_READER INSTRUCTION_READER:instr0 " "Elaborating entity \"INSTRUCTION_READER\" for hierarchy \"INSTRUCTION_READER:instr0\"" {  } { { "DE0.vhd" "instr0" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431846442790 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_INSTR_NUMBER INSTRUCTION_READER.vhd(114) " "VHDL Process Statement warning at INSTRUCTION_READER.vhd(114): inferring latch(es) for signal or variable \"NEXT_INSTR_NUMBER\", which holds its previous value in one or more paths through the process" {  } { { "INSTRUCTION_READER.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1431846442796 "|DE0|INSTRUCTION_READER:instr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_BANK REGISTER_BANK:bank0 " "Elaborating entity \"REGISTER_BANK\" for hierarchy \"REGISTER_BANK:bank0\"" {  } { { "DE0.vhd" "bank0" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431846442832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BYTE_REGISTER REGISTER_BANK:bank0\|BYTE_REGISTER:reg0 " "Elaborating entity \"BYTE_REGISTER\" for hierarchy \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg0\"" {  } { { "REGISTER_BANK.vhd" "reg0" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/REGISTER_BANK.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431846442865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FLIPFLOP REGISTER_BANK:bank0\|BYTE_REGISTER:reg0\|D_FLIPFLOP:flipflop0 " "Elaborating entity \"D_FLIPFLOP\" for hierarchy \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg0\|D_FLIPFLOP:flipflop0\"" {  } { { "BYTE_REGISTER.vhd" "flipflop0" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/BYTE_REGISTER.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431846442880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_DISPLAY SEG_DISPLAY:disp0 " "Elaborating entity \"SEG_DISPLAY\" for hierarchy \"SEG_DISPLAY:disp0\"" {  } { { "DE0.vhd" "disp0" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431846443161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER_FSM CONTROLLER_FSM:contr0 " "Elaborating entity \"CONTROLLER_FSM\" for hierarchy \"CONTROLLER_FSM:contr0\"" {  } { { "DE0.vhd" "contr0" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431846443180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:arith0 " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:arith0\"" {  } { { "DE0.vhd" "arith0" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431846443233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARATOR COMPARATOR:comp0 " "Elaborating entity \"COMPARATOR\" for hierarchy \"COMPARATOR:comp0\"" {  } { { "DE0.vhd" "comp0" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431846443245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_SOURCE CLK_SOURCE:clk0 " "Elaborating entity \"CLK_SOURCE\" for hierarchy \"CLK_SOURCE:clk0\"" {  } { { "DE0.vhd" "clk0" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431846443256 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1431846445402 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FL_DQ15_AM1 " "Inserted always-enabled tri-state buffer between \"FL_DQ15_AM1\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1431846445525 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1431846445525 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_RY " "Bidir \"FL_RY\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_WP_N " "Bidir \"FL_WP_N\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[8\] " "Bidir \"FL_DQ\[8\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[9\] " "Bidir \"FL_DQ\[9\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[10\] " "Bidir \"FL_DQ\[10\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[11\] " "Bidir \"FL_DQ\[11\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[12\] " "Bidir \"FL_DQ\[12\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[13\] " "Bidir \"FL_DQ\[13\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[14\] " "Bidir \"FL_DQ\[14\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX0_DP " "Bidir \"HEX0_DP\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX1_DP " "Bidir \"HEX1_DP\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 57 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX2_DP " "Bidir \"HEX2_DP\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 58 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX3_DP " "Bidir \"HEX3_DP\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 59 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[31\] " "Bidir \"GPIO0_D\[31\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[30\] " "Bidir \"GPIO0_D\[30\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[29\] " "Bidir \"GPIO0_D\[29\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[28\] " "Bidir \"GPIO0_D\[28\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[27\] " "Bidir \"GPIO0_D\[27\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[26\] " "Bidir \"GPIO0_D\[26\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[25\] " "Bidir \"GPIO0_D\[25\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[24\] " "Bidir \"GPIO0_D\[24\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[23\] " "Bidir \"GPIO0_D\[23\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[22\] " "Bidir \"GPIO0_D\[22\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[21\] " "Bidir \"GPIO0_D\[21\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[20\] " "Bidir \"GPIO0_D\[20\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[19\] " "Bidir \"GPIO0_D\[19\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[18\] " "Bidir \"GPIO0_D\[18\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[17\] " "Bidir \"GPIO0_D\[17\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[16\] " "Bidir \"GPIO0_D\[16\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[15\] " "Bidir \"GPIO0_D\[15\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[14\] " "Bidir \"GPIO0_D\[14\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[13\] " "Bidir \"GPIO0_D\[13\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[12\] " "Bidir \"GPIO0_D\[12\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[11\] " "Bidir \"GPIO0_D\[11\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[10\] " "Bidir \"GPIO0_D\[10\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[9\] " "Bidir \"GPIO0_D\[9\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[8\] " "Bidir \"GPIO0_D\[8\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[7\] " "Bidir \"GPIO0_D\[7\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[6\] " "Bidir \"GPIO0_D\[6\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[5\] " "Bidir \"GPIO0_D\[5\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[4\] " "Bidir \"GPIO0_D\[4\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[3\] " "Bidir \"GPIO0_D\[3\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[2\] " "Bidir \"GPIO0_D\[2\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[1\] " "Bidir \"GPIO0_D\[1\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[0\] " "Bidir \"GPIO0_D\[0\]\" has no driver" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1431846445525 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1431846445525 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "FL_BYTE_N GND pin " "The pin \"FL_BYTE_N\" is fed by GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 23 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1431846445529 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "FL_RST_N VCC pin " "The pin \"FL_RST_N\" is fed by VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1431846445529 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "FL_WE_N VCC pin " "The pin \"FL_WE_N\" is fed by VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 28 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1431846445529 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1431846445529 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "FL_DQ15_AM1 " "Fan-out of permanently enabled tri-state buffer feeding bidir \"FL_DQ15_AM1\" is moved to its source" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1431846445533 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1431846445533 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CONTROLLER_FSM.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1431846445538 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1431846445539 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|DO_NORMAL_RESET INSTRUCTION_READER:instr0\|DO_NORMAL_RESET~_emulated INSTRUCTION_READER:instr0\|DO_NORMAL_RESET~1 " "Register \"INSTRUCTION_READER:instr0\|DO_NORMAL_RESET\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|DO_NORMAL_RESET~_emulated\" and latch \"INSTRUCTION_READER:instr0\|DO_NORMAL_RESET~1\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1431846445540 "|DE0|INSTRUCTION_READER:instr0|DO_NORMAL_RESET"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1431846445540 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "FL_RST_N~synth " "Node \"FL_RST_N~synth\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846445591 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FL_WE_N~synth " "Node \"FL_WE_N~synth\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846445591 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FL_DQ15_AM1~synth " "Node \"FL_DQ15_AM1~synth\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846445591 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1431846445591 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[6\] VCC " "Pin \"HEX0_D\[6\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[5\] VCC " "Pin \"HEX0_D\[5\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX0_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[4\] VCC " "Pin \"HEX0_D\[4\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[3\] VCC " "Pin \"HEX0_D\[3\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX0_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[2\] VCC " "Pin \"HEX0_D\[2\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[1\] VCC " "Pin \"HEX0_D\[1\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[0\] VCC " "Pin \"HEX0_D\[0\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX0_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[6\] VCC " "Pin \"HEX1_D\[6\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX1_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[5\] VCC " "Pin \"HEX1_D\[5\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX1_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[4\] VCC " "Pin \"HEX1_D\[4\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX1_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[3\] VCC " "Pin \"HEX1_D\[3\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX1_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[2\] VCC " "Pin \"HEX1_D\[2\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX1_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[1\] VCC " "Pin \"HEX1_D\[1\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX1_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[0\] VCC " "Pin \"HEX1_D\[0\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX1_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[6\] VCC " "Pin \"HEX2_D\[6\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX2_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[5\] VCC " "Pin \"HEX2_D\[5\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX2_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[4\] VCC " "Pin \"HEX2_D\[4\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX2_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[3\] VCC " "Pin \"HEX2_D\[3\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX2_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[2\] VCC " "Pin \"HEX2_D\[2\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX2_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[1\] VCC " "Pin \"HEX2_D\[1\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[0\] VCC " "Pin \"HEX2_D\[0\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX2_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[6\] VCC " "Pin \"HEX3_D\[6\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] VCC " "Pin \"HEX3_D\[5\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] VCC " "Pin \"HEX3_D\[4\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[3\] VCC " "Pin \"HEX3_D\[3\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[2\] VCC " "Pin \"HEX3_D\[2\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[1\] VCC " "Pin \"HEX3_D\[1\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[0\] VCC " "Pin \"HEX3_D\[0\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|HEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431846445592 "|DE0|FL_ADDR[21]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1431846445592 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1431846445772 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_Default " "Ignored assignments for entity \"DE0_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431846445839 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1431846445839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1431846447192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846447192 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "131 " "Design contains 131 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|BUTTON[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|BUTTON[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_KBCLK " "No output dependent on input pin \"PS2_KBCLK\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|PS2_KBCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_KBDAT " "No output dependent on input pin \"PS2_KBDAT\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|PS2_KBDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_MSCLK " "No output dependent on input pin \"PS2_MSCLK\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|PS2_MSCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_MSDAT " "No output dependent on input pin \"PS2_MSDAT\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|PS2_MSDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_TXD " "No output dependent on input pin \"UART_TXD\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|UART_TXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_CLK " "No output dependent on input pin \"SD_CLK\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SD_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_CMD " "No output dependent on input pin \"SD_CMD\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SD_CMD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT0 " "No output dependent on input pin \"SD_DAT0\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SD_DAT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT3 " "No output dependent on input pin \"SD_DAT3\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SD_DAT3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_RW " "No output dependent on input pin \"LCD_RW\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|LCD_RW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_RS " "No output dependent on input pin \"LCD_RS\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|LCD_RS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_EN " "No output dependent on input pin \"LCD_EN\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|LCD_EN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_BLON " "No output dependent on input pin \"LCD_BLON\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|LCD_BLON"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_HS " "No output dependent on input pin \"VGA_HS\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|VGA_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_VS " "No output dependent on input pin \"VGA_VS\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|VGA_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CAS_N " "No output dependent on input pin \"DRAM_CAS_N\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_CAS_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CS_N " "No output dependent on input pin \"DRAM_CS_N\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_CS_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CLK " "No output dependent on input pin \"DRAM_CLK\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CKE " "No output dependent on input pin \"DRAM_CKE\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_CKE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_BA_0 " "No output dependent on input pin \"DRAM_BA_0\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_BA_0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_BA_1 " "No output dependent on input pin \"DRAM_BA_1\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_BA_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_LDQM " "No output dependent on input pin \"DRAM_LDQM\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_LDQM"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_UDQM " "No output dependent on input pin \"DRAM_UDQM\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_UDQM"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_RAS_N " "No output dependent on input pin \"DRAM_RAS_N\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_RAS_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_WE_N " "No output dependent on input pin \"DRAM_WE_N\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_WE_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "No output dependent on input pin \"CLOCK_50_2\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|CLOCK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO0_CLKIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO0_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKOUT\[1\] " "No output dependent on input pin \"GPIO0_CLKOUT\[1\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO0_CLKOUT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKOUT\[0\] " "No output dependent on input pin \"GPIO0_CLKOUT\[0\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO0_CLKOUT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_CLKIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKOUT\[1\] " "No output dependent on input pin \"GPIO1_CLKOUT\[1\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_CLKOUT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKOUT\[0\] " "No output dependent on input pin \"GPIO1_CLKOUT\[0\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_CLKOUT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[31\] " "No output dependent on input pin \"GPIO1_D\[31\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[30\] " "No output dependent on input pin \"GPIO1_D\[30\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[29\] " "No output dependent on input pin \"GPIO1_D\[29\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[28\] " "No output dependent on input pin \"GPIO1_D\[28\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[27\] " "No output dependent on input pin \"GPIO1_D\[27\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[26\] " "No output dependent on input pin \"GPIO1_D\[26\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[25\] " "No output dependent on input pin \"GPIO1_D\[25\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[24\] " "No output dependent on input pin \"GPIO1_D\[24\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[23\] " "No output dependent on input pin \"GPIO1_D\[23\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[22\] " "No output dependent on input pin \"GPIO1_D\[22\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[21\] " "No output dependent on input pin \"GPIO1_D\[21\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[20\] " "No output dependent on input pin \"GPIO1_D\[20\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[19\] " "No output dependent on input pin \"GPIO1_D\[19\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[18\] " "No output dependent on input pin \"GPIO1_D\[18\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[17\] " "No output dependent on input pin \"GPIO1_D\[17\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[16\] " "No output dependent on input pin \"GPIO1_D\[16\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[15\] " "No output dependent on input pin \"GPIO1_D\[15\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[14\] " "No output dependent on input pin \"GPIO1_D\[14\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[13\] " "No output dependent on input pin \"GPIO1_D\[13\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[12\] " "No output dependent on input pin \"GPIO1_D\[12\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[11\] " "No output dependent on input pin \"GPIO1_D\[11\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[10\] " "No output dependent on input pin \"GPIO1_D\[10\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[9\] " "No output dependent on input pin \"GPIO1_D\[9\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[8\] " "No output dependent on input pin \"GPIO1_D\[8\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[7\] " "No output dependent on input pin \"GPIO1_D\[7\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[6\] " "No output dependent on input pin \"GPIO1_D\[6\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[5\] " "No output dependent on input pin \"GPIO1_D\[5\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[4\] " "No output dependent on input pin \"GPIO1_D\[4\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[3\] " "No output dependent on input pin \"GPIO1_D\[3\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[2\] " "No output dependent on input pin \"GPIO1_D\[2\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[1\] " "No output dependent on input pin \"GPIO1_D\[1\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[0\] " "No output dependent on input pin \"GPIO1_D\[0\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|GPIO1_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[7\] " "No output dependent on input pin \"LCD_DATA\[7\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|LCD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[6\] " "No output dependent on input pin \"LCD_DATA\[6\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|LCD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[5\] " "No output dependent on input pin \"LCD_DATA\[5\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|LCD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[4\] " "No output dependent on input pin \"LCD_DATA\[4\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|LCD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[3\] " "No output dependent on input pin \"LCD_DATA\[3\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|LCD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[2\] " "No output dependent on input pin \"LCD_DATA\[2\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|LCD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[1\] " "No output dependent on input pin \"LCD_DATA\[1\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|LCD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[0\] " "No output dependent on input pin \"LCD_DATA\[0\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|LCD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[3\] " "No output dependent on input pin \"VGA_G\[3\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|VGA_G[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[2\] " "No output dependent on input pin \"VGA_G\[2\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|VGA_G[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[1\] " "No output dependent on input pin \"VGA_G\[1\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|VGA_G[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[0\] " "No output dependent on input pin \"VGA_G\[0\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|VGA_G[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[3\] " "No output dependent on input pin \"VGA_R\[3\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|VGA_R[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[2\] " "No output dependent on input pin \"VGA_R\[2\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|VGA_R[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[1\] " "No output dependent on input pin \"VGA_R\[1\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|VGA_R[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[0\] " "No output dependent on input pin \"VGA_R\[0\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|VGA_R[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[3\] " "No output dependent on input pin \"VGA_B\[3\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|VGA_B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[2\] " "No output dependent on input pin \"VGA_B\[2\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|VGA_B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[1\] " "No output dependent on input pin \"VGA_B\[1\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|VGA_B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[0\] " "No output dependent on input pin \"VGA_B\[0\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|VGA_B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[15\] " "No output dependent on input pin \"DRAM_DQ\[15\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[14\] " "No output dependent on input pin \"DRAM_DQ\[14\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[13\] " "No output dependent on input pin \"DRAM_DQ\[13\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[12\] " "No output dependent on input pin \"DRAM_DQ\[12\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[11\] " "No output dependent on input pin \"DRAM_DQ\[11\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[10\] " "No output dependent on input pin \"DRAM_DQ\[10\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[9\] " "No output dependent on input pin \"DRAM_DQ\[9\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[8\] " "No output dependent on input pin \"DRAM_DQ\[8\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[7\] " "No output dependent on input pin \"DRAM_DQ\[7\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[6\] " "No output dependent on input pin \"DRAM_DQ\[6\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[5\] " "No output dependent on input pin \"DRAM_DQ\[5\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[4\] " "No output dependent on input pin \"DRAM_DQ\[4\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[3\] " "No output dependent on input pin \"DRAM_DQ\[3\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[2\] " "No output dependent on input pin \"DRAM_DQ\[2\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[1\] " "No output dependent on input pin \"DRAM_DQ\[1\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[0\] " "No output dependent on input pin \"DRAM_DQ\[0\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_DQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[12\] " "No output dependent on input pin \"DRAM_ADDR\[12\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_ADDR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[11\] " "No output dependent on input pin \"DRAM_ADDR\[11\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_ADDR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[10\] " "No output dependent on input pin \"DRAM_ADDR\[10\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_ADDR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[9\] " "No output dependent on input pin \"DRAM_ADDR\[9\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_ADDR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[8\] " "No output dependent on input pin \"DRAM_ADDR\[8\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_ADDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[7\] " "No output dependent on input pin \"DRAM_ADDR\[7\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_ADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[6\] " "No output dependent on input pin \"DRAM_ADDR\[6\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_ADDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[5\] " "No output dependent on input pin \"DRAM_ADDR\[5\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_ADDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[4\] " "No output dependent on input pin \"DRAM_ADDR\[4\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_ADDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[3\] " "No output dependent on input pin \"DRAM_ADDR\[3\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_ADDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[2\] " "No output dependent on input pin \"DRAM_ADDR\[2\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_ADDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[1\] " "No output dependent on input pin \"DRAM_ADDR\[1\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_ADDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[0\] " "No output dependent on input pin \"DRAM_ADDR\[0\]\"" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846448620 "|DE0|DRAM_ADDR[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1431846448620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "332 " "Implemented 332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "133 " "Implemented 133 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1431846448632 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1431846448632 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1431846448632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1431846448632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1431846448632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 276 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 276 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431846448667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 17 09:07:28 2015 " "Processing ended: Sun May 17 09:07:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431846448667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431846448667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431846448667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431846448667 ""}
