<profile>

<section name = "Vitis HLS Report for 'update_V_ap_fixed_64_21_0_3_0_3_2_2_s'" level="0">
<item name = "Date">Sun May  8 11:37:40 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">LLS_SineReconstructor</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.186 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 6, 60.000 ns, 60.000 ns, 6, 6, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- CALC_V">4, 4, 4, 1, 1, 2, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 893, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 64, 0, 360, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 92, -</column>
<column name="Register">-, -, 1288, 32, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 17, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_64s_64s_107_1_1_U604">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U605">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U606">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U607">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U608">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U609">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U610">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U611">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln155_fu_241_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln162_fu_319_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln163_fu_329_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln713_1_fu_477_p2">+, 0, 0, 50, 43, 43</column>
<column name="add_ln713_fu_398_p2">+, 0, 0, 50, 43, 43</column>
<column name="matV_V_0_d0">+, 0, 0, 71, 64, 64</column>
<column name="matV_V_0_d1">+, 0, 0, 71, 64, 64</column>
<column name="matV_V_1_d0">+, 0, 0, 71, 64, 64</column>
<column name="matV_V_1_d1">+, 0, 0, 71, 64, 64</column>
<column name="ret_V_1_fu_382_p2">+, 0, 0, 114, 107, 107</column>
<column name="ret_V_3_fu_461_p2">+, 0, 0, 114, 107, 107</column>
<column name="ret_V_2_fu_412_p2">-, 0, 0, 114, 107, 107</column>
<column name="ret_V_fu_333_p2">-, 0, 0, 114, 107, 107</column>
<column name="sub_ln162_fu_277_p2">-, 0, 0, 10, 3, 3</column>
<column name="icmp_ln155_fu_247_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="c_blk_n">9, 2, 1, 2</column>
<column name="col_i_blk_n">9, 2, 1, 2</column>
<column name="col_j_blk_n">9, 2, 1, 2</column>
<column name="k_reg_214">9, 2, 2, 4</column>
<column name="s_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln163_reg_615">3, 0, 3, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="c_cast_i_i_i_reg_514">107, 0, 107, 0</column>
<column name="col_i_load_cast_reg_530">2, 0, 3, 1</column>
<column name="icmp_ln155_reg_545">1, 0, 1, 0</column>
<column name="k_reg_214">2, 0, 2, 0</column>
<column name="r_V_10_reg_580">107, 0, 107, 0</column>
<column name="r_V_11_reg_590">107, 0, 107, 0</column>
<column name="r_V_12_reg_600">107, 0, 107, 0</column>
<column name="r_V_13_reg_610">107, 0, 107, 0</column>
<column name="s_cast_i_i_i_reg_522">107, 0, 107, 0</column>
<column name="sext_ln1118_1_reg_585">107, 0, 107, 0</column>
<column name="sext_ln1118_2_reg_595">107, 0, 107, 0</column>
<column name="sext_ln1118_3_reg_605">107, 0, 107, 0</column>
<column name="sext_ln1118_reg_575">107, 0, 107, 0</column>
<column name="sub_ln162_reg_549">3, 0, 3, 0</column>
<column name="sub_ln162_reg_549_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="tmp_1_reg_625">1, 0, 1, 0</column>
<column name="tmp_3_reg_635">1, 0, 1, 0</column>
<column name="trunc_ln708_1_reg_620">64, 0, 64, 0</column>
<column name="trunc_ln708_3_reg_630">64, 0, 64, 0</column>
<column name="zext_ln155_1_reg_535">2, 0, 3, 1</column>
<column name="icmp_ln155_reg_545">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, update_V&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 3, 2, 2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, update_V&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 3, 2, 2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, update_V&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 3, 2, 2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, update_V&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 3, 2, 2&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, update_V&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 3, 2, 2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, update_V&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 3, 2, 2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, update_V&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 3, 2, 2&gt;, return value</column>
<column name="col_i_dout">in, 2, ap_fifo, col_i, pointer</column>
<column name="col_i_empty_n">in, 1, ap_fifo, col_i, pointer</column>
<column name="col_i_read">out, 1, ap_fifo, col_i, pointer</column>
<column name="col_j_dout">in, 2, ap_fifo, col_j, pointer</column>
<column name="col_j_empty_n">in, 1, ap_fifo, col_j, pointer</column>
<column name="col_j_read">out, 1, ap_fifo, col_j, pointer</column>
<column name="s_dout">in, 64, ap_fifo, s, pointer</column>
<column name="s_empty_n">in, 1, ap_fifo, s, pointer</column>
<column name="s_read">out, 1, ap_fifo, s, pointer</column>
<column name="c_dout">in, 64, ap_fifo, c, pointer</column>
<column name="c_empty_n">in, 1, ap_fifo, c, pointer</column>
<column name="c_read">out, 1, ap_fifo, c, pointer</column>
<column name="matV_V_0_address0">out, 3, ap_memory, matV_V_0, array</column>
<column name="matV_V_0_ce0">out, 1, ap_memory, matV_V_0, array</column>
<column name="matV_V_0_we0">out, 1, ap_memory, matV_V_0, array</column>
<column name="matV_V_0_d0">out, 64, ap_memory, matV_V_0, array</column>
<column name="matV_V_0_address1">out, 3, ap_memory, matV_V_0, array</column>
<column name="matV_V_0_ce1">out, 1, ap_memory, matV_V_0, array</column>
<column name="matV_V_0_we1">out, 1, ap_memory, matV_V_0, array</column>
<column name="matV_V_0_d1">out, 64, ap_memory, matV_V_0, array</column>
<column name="matV_V_1_address0">out, 3, ap_memory, matV_V_1, array</column>
<column name="matV_V_1_ce0">out, 1, ap_memory, matV_V_1, array</column>
<column name="matV_V_1_we0">out, 1, ap_memory, matV_V_1, array</column>
<column name="matV_V_1_d0">out, 64, ap_memory, matV_V_1, array</column>
<column name="matV_V_1_address1">out, 3, ap_memory, matV_V_1, array</column>
<column name="matV_V_1_ce1">out, 1, ap_memory, matV_V_1, array</column>
<column name="matV_V_1_we1">out, 1, ap_memory, matV_V_1, array</column>
<column name="matV_V_1_d1">out, 64, ap_memory, matV_V_1, array</column>
<column name="V_i_V_0_address0">out, 1, ap_memory, V_i_V_0, array</column>
<column name="V_i_V_0_ce0">out, 1, ap_memory, V_i_V_0, array</column>
<column name="V_i_V_0_q0">in, 64, ap_memory, V_i_V_0, array</column>
<column name="V_j_V_0_address0">out, 1, ap_memory, V_j_V_0, array</column>
<column name="V_j_V_0_ce0">out, 1, ap_memory, V_j_V_0, array</column>
<column name="V_j_V_0_q0">in, 64, ap_memory, V_j_V_0, array</column>
<column name="V_i_V_1_address0">out, 1, ap_memory, V_i_V_1, array</column>
<column name="V_i_V_1_ce0">out, 1, ap_memory, V_i_V_1, array</column>
<column name="V_i_V_1_q0">in, 64, ap_memory, V_i_V_1, array</column>
<column name="V_j_V_1_address0">out, 1, ap_memory, V_j_V_1, array</column>
<column name="V_j_V_1_ce0">out, 1, ap_memory, V_j_V_1, array</column>
<column name="V_j_V_1_q0">in, 64, ap_memory, V_j_V_1, array</column>
</table>
</item>
</section>
</profile>
