[options]
isa rv32i
nret 1

[depth]
insn            80
reg       1     80
pc_fwd    1     80
pc_bwd    1     80
liveness  1  40 80
unique    1  40 80
causal    1     80

[defines]
`define RISCV_FORMAL_ALIGNED_MEM

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog -sv -defer @basedir@/cores/@core@/serv-src/rtl/ser_add.v
read_verilog -sv -defer @basedir@/cores/@core@/serv-src/rtl/ser_lt.v
read_verilog -sv -defer @basedir@/cores/@core@/serv-src/rtl/ser_shift.v
read_verilog -sv -defer @basedir@/cores/@core@/serv-src/rtl/serv_alu.v
read_verilog -sv -defer @basedir@/cores/@core@/serv-src/rtl/serv_bufreg.v
read_verilog -sv -defer @basedir@/cores/@core@/serv-src/rtl/serv_csr.v
read_verilog -sv -defer @basedir@/cores/@core@/serv-src/rtl/serv_ctrl.v
read_verilog -sv -defer @basedir@/cores/@core@/serv-src/rtl/serv_decode.v
read_verilog -sv -defer @basedir@/cores/@core@/serv-src/rtl/serv_mem_if.v
read_verilog -sv -defer @basedir@/cores/@core@/serv-src/rtl/serv_mpram.v
read_verilog -sv -defer @basedir@/cores/@core@/serv-src/rtl/serv_params.vh
read_verilog -sv -defer @basedir@/cores/@core@/serv-src/rtl/serv_regfile.v
read_verilog -sv -defer @basedir@/cores/@core@/serv-src/rtl/serv_top.v
read_verilog -sv -defer @basedir@/cores/@core@/serv-src/rtl/shift_reg.v
