Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 15 13:22:29 2025
| Host         : DESKTOP-EV7CNP0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.611        0.000                      0                  677        0.202        0.000                      0                  677        3.750        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.611        0.000                      0                  677        0.202        0.000                      0                  677        3.750        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.142ns  (logic 2.562ns (28.024%)  route 6.580ns (71.976%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT2=1 LUT3=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.235    12.242    MEM_UNIT/MEM_reg_0_15_2_3/ADDRD0
    SLICE_X2Y83          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.606 r  MEM_UNIT/MEM_reg_0_15_2_3/RAMD/O
                         net (fo=3, routed)           0.864    13.470    IF_UNIT/MemData[2]
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.355    13.825 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=2, routed)           0.635    14.460    ID_UNIT/reg_file_reg_r1_0_7_0_5/DIB0
    SLICE_X6Y81          RAMD32                                       r  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.593    15.016    ID_UNIT/reg_file_reg_r1_0_7_0_5/WCLK
    SLICE_X6Y81          RAMD32                                       r  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMB/CLK
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X6Y81          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    15.071    ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -14.460    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_UNIT/reg_file_reg_r2_0_7_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 2.325ns (26.202%)  route 6.548ns (73.798%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT2=1 LUT3=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.246    12.254    MEM_UNIT/MEM_reg_0_15_14_15/ADDRD0
    SLICE_X6Y87          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.332    12.586 r  MEM_UNIT/MEM_reg_0_15_14_15/RAMD_D1/O
                         net (fo=2, routed)           0.815    13.401    IF_UNIT/MemData[15]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.150    13.551 r  IF_UNIT/reg_file_reg_r1_0_7_12_15_i_3/O
                         net (fo=2, routed)           0.640    14.191    ID_UNIT/reg_file_reg_r2_0_7_12_15/DIB1
    SLICE_X6Y86          RAMD32                                       r  ID_UNIT/reg_file_reg_r2_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.598    15.021    ID_UNIT/reg_file_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y86          RAMD32                                       r  ID_UNIT/reg_file_reg_r2_0_7_12_15/RAMB_D1/CLK
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y86          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.430    14.831    ID_UNIT/reg_file_reg_r2_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_UNIT/reg_file_reg_r2_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 2.562ns (28.345%)  route 6.477ns (71.655%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT2=1 LUT3=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.235    12.242    MEM_UNIT/MEM_reg_0_15_2_3/ADDRD0
    SLICE_X2Y83          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.606 r  MEM_UNIT/MEM_reg_0_15_2_3/RAMD/O
                         net (fo=3, routed)           0.864    13.470    IF_UNIT/MemData[2]
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.355    13.825 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=2, routed)           0.532    14.356    ID_UNIT/reg_file_reg_r2_0_7_0_5/DIB0
    SLICE_X2Y81          RAMD32                                       r  ID_UNIT/reg_file_reg_r2_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.595    15.018    ID_UNIT/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y81          RAMD32                                       r  ID_UNIT/reg_file_reg_r2_0_7_0_5/RAMB/CLK
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y81          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    15.056    ID_UNIT/reg_file_reg_r2_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -14.356    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_UNIT/reg_file_reg_r1_0_7_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 2.325ns (26.653%)  route 6.398ns (73.347%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT2=1 LUT3=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.246    12.254    MEM_UNIT/MEM_reg_0_15_14_15/ADDRD0
    SLICE_X6Y87          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.332    12.586 r  MEM_UNIT/MEM_reg_0_15_14_15/RAMD_D1/O
                         net (fo=2, routed)           0.815    13.401    IF_UNIT/MemData[15]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.150    13.551 r  IF_UNIT/reg_file_reg_r1_0_7_12_15_i_3/O
                         net (fo=2, routed)           0.490    14.041    ID_UNIT/reg_file_reg_r1_0_7_12_15/DIB1
    SLICE_X2Y88          RAMD32                                       r  ID_UNIT/reg_file_reg_r1_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.602    15.025    ID_UNIT/reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X2Y88          RAMD32                                       r  ID_UNIT/reg_file_reg_r1_0_7_12_15/RAMB_D1/CLK
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X2Y88          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.430    14.818    ID_UNIT/reg_file_reg_r1_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.041    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_UNIT/reg_file_reg_r2_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 2.587ns (29.623%)  route 6.146ns (70.377%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT2=1 LUT3=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.056    12.063    MEM_UNIT/MEM_reg_0_15_8_9/ADDRD0
    SLICE_X2Y86          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.427 r  MEM_UNIT/MEM_reg_0_15_8_9/RAMD/O
                         net (fo=2, routed)           0.737    13.164    IF_UNIT/MemData[8]
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.380    13.544 r  IF_UNIT/reg_file_reg_r1_0_7_6_11_i_4/O
                         net (fo=2, routed)           0.507    14.051    ID_UNIT/reg_file_reg_r2_0_7_6_11/DIB0
    SLICE_X2Y84          RAMD32                                       r  ID_UNIT/reg_file_reg_r2_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.599    15.022    ID_UNIT/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X2Y84          RAMD32                                       r  ID_UNIT/reg_file_reg_r2_0_7_6_11/RAMB/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.393    14.852    ID_UNIT/reg_file_reg_r2_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_UNIT/reg_file_reg_r1_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 2.587ns (29.641%)  route 6.141ns (70.359%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT2=1 LUT3=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.056    12.063    MEM_UNIT/MEM_reg_0_15_8_9/ADDRD0
    SLICE_X2Y86          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.427 r  MEM_UNIT/MEM_reg_0_15_8_9/RAMD/O
                         net (fo=2, routed)           0.737    13.164    IF_UNIT/MemData[8]
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.380    13.544 r  IF_UNIT/reg_file_reg_r1_0_7_6_11_i_4/O
                         net (fo=2, routed)           0.502    14.045    ID_UNIT/reg_file_reg_r1_0_7_6_11/DIB0
    SLICE_X2Y82          RAMD32                                       r  ID_UNIT/reg_file_reg_r1_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.597    15.020    ID_UNIT/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X2Y82          RAMD32                                       r  ID_UNIT/reg_file_reg_r1_0_7_6_11/RAMB/CLK
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y82          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.393    14.850    ID_UNIT/reg_file_reg_r1_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_UNIT/reg_file_reg_r1_0_7_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 2.588ns (29.665%)  route 6.136ns (70.335%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT2=1 LUT3=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.072    12.079    MEM_UNIT/MEM_reg_0_15_10_11/ADDRD0
    SLICE_X2Y87          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.443 r  MEM_UNIT/MEM_reg_0_15_10_11/RAMD/O
                         net (fo=2, routed)           0.733    13.176    IF_UNIT/MemData[10]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.381    13.557 r  IF_UNIT/reg_file_reg_r1_0_7_6_11_i_6/O
                         net (fo=2, routed)           0.485    14.042    ID_UNIT/reg_file_reg_r1_0_7_6_11/DIC0
    SLICE_X2Y82          RAMD32                                       r  ID_UNIT/reg_file_reg_r1_0_7_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.597    15.020    ID_UNIT/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X2Y82          RAMD32                                       r  ID_UNIT/reg_file_reg_r1_0_7_6_11/RAMC/CLK
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y82          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.377    14.866    ID_UNIT/reg_file_reg_r1_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_UNIT/reg_file_reg_r2_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.689ns  (logic 2.590ns (29.806%)  route 6.099ns (70.194%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT2=1 LUT3=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.079    12.086    MEM_UNIT/MEM_reg_0_15_4_5/ADDRD0
    SLICE_X6Y83          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.450 r  MEM_UNIT/MEM_reg_0_15_4_5/RAMD/O
                         net (fo=2, routed)           0.814    13.264    IF_UNIT/MemData[4]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.383    13.647 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_7/O
                         net (fo=2, routed)           0.360    14.007    ID_UNIT/reg_file_reg_r2_0_7_0_5/DIC0
    SLICE_X2Y81          RAMD32                                       r  ID_UNIT/reg_file_reg_r2_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.595    15.018    ID_UNIT/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y81          RAMD32                                       r  ID_UNIT/reg_file_reg_r2_0_7_0_5/RAMC/CLK
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y81          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.377    14.864    ID_UNIT/reg_file_reg_r2_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -14.007    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_UNIT/reg_file_reg_r2_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.868ns  (logic 2.562ns (28.889%)  route 6.306ns (71.111%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT2=1 LUT3=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.219    12.226    MEM_UNIT/MEM_reg_0_15_0_1/ADDRD0
    SLICE_X6Y82          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.590 r  MEM_UNIT/MEM_reg_0_15_0_1/RAMD/O
                         net (fo=3, routed)           0.608    13.198    IF_UNIT/MemData[0]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.355    13.553 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_3/O
                         net (fo=2, routed)           0.633    14.186    ID_UNIT/reg_file_reg_r2_0_7_0_5/DIA0
    SLICE_X2Y81          RAMD32                                       r  ID_UNIT/reg_file_reg_r2_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.595    15.018    ID_UNIT/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y81          RAMD32                                       r  ID_UNIT/reg_file_reg_r2_0_7_0_5/RAMA/CLK
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y81          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    15.080    ID_UNIT/reg_file_reg_r2_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_UNIT/reg_file_reg_r2_0_7_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 2.562ns (29.027%)  route 6.264ns (70.973%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT2=1 LUT3=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.246    12.254    MEM_UNIT/MEM_reg_0_15_14_15/ADDRD0
    SLICE_X6Y87          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.618 r  MEM_UNIT/MEM_reg_0_15_14_15/RAMD/O
                         net (fo=2, routed)           0.639    13.256    IF_UNIT/MemData[14]
    SLICE_X7Y87          LUT3 (Prop_lut3_I0_O)        0.355    13.611 r  IF_UNIT/reg_file_reg_r1_0_7_12_15_i_4/O
                         net (fo=2, routed)           0.533    14.144    ID_UNIT/reg_file_reg_r2_0_7_12_15/DIB0
    SLICE_X6Y86          RAMD32                                       r  ID_UNIT/reg_file_reg_r2_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.598    15.021    ID_UNIT/reg_file_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y86          RAMD32                                       r  ID_UNIT/reg_file_reg_r2_0_7_12_15/RAMB/CLK
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y86          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    15.076    ID_UNIT/reg_file_reg_r2_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                  0.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 button_filter/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_filter/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.603     1.522    button_filter/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  button_filter/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  button_filter/Q1_reg/Q
                         net (fo=1, routed)           0.167     1.830    button_filter/Q1
    SLICE_X4Y92          FDRE                                         r  button_filter/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.873     2.038    button_filter/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  button_filter/Q2_reg/C
                         clock pessimism             -0.479     1.558    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.070     1.628    button_filter/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/countSSD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/countSSD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.510    display/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  display/countSSD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  display/countSSD_reg[6]/Q
                         net (fo=1, routed)           0.114     1.789    display/countSSD_reg_n_0_[6]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.899 r  display/countSSD_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    display/countSSD_reg[4]_i_1_n_5
    SLICE_X6Y76          FDRE                                         r  display/countSSD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     2.024    display/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  display/countSSD_reg[6]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.134     1.644    display/countSSD_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/countSSD_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/countSSD_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.593     1.512    display/clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  display/countSSD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/countSSD_reg[10]/Q
                         net (fo=1, routed)           0.114     1.791    display/countSSD_reg_n_0_[10]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  display/countSSD_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    display/countSSD_reg[8]_i_1_n_5
    SLICE_X6Y77          FDRE                                         r  display/countSSD_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     2.026    display/clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  display/countSSD_reg[10]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.134     1.646    display/countSSD_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/countSSD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/countSSD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.509    display/clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  display/countSSD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/countSSD_reg[2]/Q
                         net (fo=1, routed)           0.114     1.788    display/countSSD_reg_n_0_[2]
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.898 r  display/countSSD_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    display/countSSD_reg[0]_i_1_n_5
    SLICE_X6Y75          FDRE                                         r  display/countSSD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.858     2.023    display/clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  display/countSSD_reg[2]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.134     1.643    display/countSSD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 button_filter/cnt_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_filter/cnt_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.603     1.522    button_filter/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  button_filter/cnt_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  button_filter/cnt_int_reg[10]/Q
                         net (fo=2, routed)           0.125     1.812    button_filter/cnt_int_reg[10]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  button_filter/cnt_int_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    button_filter/cnt_int_reg[8]_i_1_n_5
    SLICE_X6Y94          FDRE                                         r  button_filter/cnt_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.874     2.039    button_filter/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  button_filter/cnt_int_reg[10]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.134     1.656    button_filter/cnt_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 button_filter/cnt_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_filter/cnt_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.603     1.522    button_filter/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  button_filter/cnt_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  button_filter/cnt_int_reg[6]/Q
                         net (fo=2, routed)           0.125     1.812    button_filter/cnt_int_reg[6]
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  button_filter/cnt_int_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    button_filter/cnt_int_reg[4]_i_1_n_5
    SLICE_X6Y93          FDRE                                         r  button_filter/cnt_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.874     2.039    button_filter/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  button_filter/cnt_int_reg[6]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.134     1.656    button_filter/cnt_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 button_filter/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_filter/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.477%)  route 0.216ns (60.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.602     1.521    button_filter/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  button_filter/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  button_filter/Q2_reg/Q
                         net (fo=4, routed)           0.216     1.879    button_filter/Q2
    SLICE_X4Y87          FDRE                                         r  button_filter/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.870     2.035    button_filter/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  button_filter/Q3_reg/C
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.070     1.604    button_filter/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/countSSD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/countSSD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.510    display/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  display/countSSD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  display/countSSD_reg[6]/Q
                         net (fo=1, routed)           0.114     1.789    display/countSSD_reg_n_0_[6]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.935 r  display/countSSD_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    display/countSSD_reg[4]_i_1_n_4
    SLICE_X6Y76          FDRE                                         r  display/countSSD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     2.024    display/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  display/countSSD_reg[7]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.134     1.644    display/countSSD_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/countSSD_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/countSSD_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.593     1.512    display/clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  display/countSSD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/countSSD_reg[10]/Q
                         net (fo=1, routed)           0.114     1.791    display/countSSD_reg_n_0_[10]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.937 r  display/countSSD_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    display/countSSD_reg[8]_i_1_n_4
    SLICE_X6Y77          FDRE                                         r  display/countSSD_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     2.026    display/clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  display/countSSD_reg[11]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.134     1.646    display/countSSD_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/countSSD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/countSSD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.509    display/clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  display/countSSD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/countSSD_reg[2]/Q
                         net (fo=1, routed)           0.114     1.788    display/countSSD_reg_n_0_[2]
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.934 r  display/countSSD_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    display/countSSD_reg[0]_i_1_n_4
    SLICE_X6Y75          FDRE                                         r  display/countSSD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.858     2.023    display/clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  display/countSSD_reg[3]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.134     1.643    display/countSSD_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y80     IF_UNIT/PC_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y83     IF_UNIT/PC_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y82     IF_UNIT/PC_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y82     IF_UNIT/PC_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y83     IF_UNIT/PC_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y83     IF_UNIT/PC_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y83     IF_UNIT/PC_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y80     IF_UNIT/PC_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y81     IF_UNIT/PC_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.900ns  (logic 5.921ns (39.739%)  route 8.979ns (60.261%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=33, routed)          2.528     4.022    IF_UNIT/sw_IBUF[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I1_O)        0.124     4.146 r  IF_UNIT/cat_OBUF[6]_inst_i_50/O
                         net (fo=9, routed)           1.183     5.329    IF_UNIT/cat_OBUF[6]_inst_i_50_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.453 r  IF_UNIT/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.763     6.216    IF_UNIT/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.340 r  IF_UNIT/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.726     7.066    IF_UNIT/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.190 r  IF_UNIT/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.007     8.197    IF_UNIT/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.152     8.349 r  IF_UNIT/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.772    11.121    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    14.900 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.900    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.515ns  (logic 5.664ns (39.023%)  route 8.851ns (60.977%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=33, routed)          2.528     4.022    IF_UNIT/sw_IBUF[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I1_O)        0.124     4.146 r  IF_UNIT/cat_OBUF[6]_inst_i_50/O
                         net (fo=9, routed)           1.013     5.159    IF_UNIT/cat_OBUF[6]_inst_i_50_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.283 r  IF_UNIT/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.814     6.097    IF_UNIT/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.221 r  IF_UNIT/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.424     6.645    IF_UNIT/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I2_O)        0.124     6.769 r  IF_UNIT/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.420     8.189    IF_UNIT/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.124     8.313 r  IF_UNIT/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.653    10.965    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.515 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.515    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.275ns  (logic 5.670ns (39.716%)  route 8.606ns (60.284%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=33, routed)          2.528     4.022    IF_UNIT/sw_IBUF[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I1_O)        0.124     4.146 r  IF_UNIT/cat_OBUF[6]_inst_i_50/O
                         net (fo=9, routed)           1.183     5.329    IF_UNIT/cat_OBUF[6]_inst_i_50_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.453 r  IF_UNIT/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.763     6.216    IF_UNIT/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.340 r  IF_UNIT/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.726     7.066    IF_UNIT/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.190 r  IF_UNIT/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.642     7.832    IF_UNIT/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     7.956 r  IF_UNIT/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.764    10.720    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.275 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.275    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.236ns  (logic 5.878ns (41.289%)  route 8.358ns (58.711%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=33, routed)          2.528     4.022    IF_UNIT/sw_IBUF[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I1_O)        0.124     4.146 r  IF_UNIT/cat_OBUF[6]_inst_i_50/O
                         net (fo=9, routed)           1.183     5.329    IF_UNIT/cat_OBUF[6]_inst_i_50_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.453 r  IF_UNIT/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.763     6.216    IF_UNIT/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.340 r  IF_UNIT/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.726     7.066    IF_UNIT/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.190 r  IF_UNIT/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.642     7.832    IF_UNIT/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.119     7.951 r  IF_UNIT/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.516    10.467    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    14.236 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.236    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.182ns  (logic 5.884ns (41.487%)  route 8.298ns (58.513%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=33, routed)          2.528     4.022    IF_UNIT/sw_IBUF[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I1_O)        0.124     4.146 r  IF_UNIT/cat_OBUF[6]_inst_i_50/O
                         net (fo=9, routed)           1.013     5.159    IF_UNIT/cat_OBUF[6]_inst_i_50_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.283 r  IF_UNIT/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.814     6.097    IF_UNIT/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.221 r  IF_UNIT/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.424     6.645    IF_UNIT/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I2_O)        0.124     6.769 r  IF_UNIT/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.420     8.189    IF_UNIT/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.152     8.341 r  IF_UNIT/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.100    10.440    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    14.182 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.182    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.068ns  (logic 5.607ns (39.858%)  route 8.461ns (60.142%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=33, routed)          2.528     4.022    IF_UNIT/sw_IBUF[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I1_O)        0.124     4.146 r  IF_UNIT/cat_OBUF[6]_inst_i_50/O
                         net (fo=9, routed)           1.183     5.329    IF_UNIT/cat_OBUF[6]_inst_i_50_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.453 r  IF_UNIT/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.763     6.216    IF_UNIT/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.340 r  IF_UNIT/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.726     7.066    IF_UNIT/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.190 r  IF_UNIT/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.007     8.197    IF_UNIT/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.124     8.321 r  IF_UNIT/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.254    10.575    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.068 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.068    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.926ns  (logic 5.651ns (40.581%)  route 8.275ns (59.419%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=33, routed)          2.528     4.022    IF_UNIT/sw_IBUF[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I1_O)        0.124     4.146 r  IF_UNIT/cat_OBUF[6]_inst_i_50/O
                         net (fo=9, routed)           1.013     5.159    IF_UNIT/cat_OBUF[6]_inst_i_50_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.283 r  IF_UNIT/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.814     6.097    IF_UNIT/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.221 r  IF_UNIT/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.424     6.645    IF_UNIT/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I2_O)        0.124     6.769 r  IF_UNIT/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.633     8.402    IF_UNIT/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.526 r  IF_UNIT/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863    10.389    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.926 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.926    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.992ns  (logic 1.649ns (55.106%)  route 1.343ns (44.894%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           0.552     0.828    IF_UNIT/sw_IBUF[2]
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.873 r  IF_UNIT/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.092     0.965    IF_UNIT/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.045     1.010 r  IF_UNIT/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.285     1.295    IF_UNIT/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.045     1.340 r  IF_UNIT/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.754    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.992 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.992    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.133ns  (logic 1.716ns (54.761%)  route 1.418ns (45.239%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           0.552     0.828    IF_UNIT/sw_IBUF[2]
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.873 f  IF_UNIT/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.092     0.965    IF_UNIT/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.045     1.010 f  IF_UNIT/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.235     1.245    IF_UNIT/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.049     1.294 r  IF_UNIT/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.538     1.832    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     3.133 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.133    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.171ns  (logic 1.605ns (50.604%)  route 1.567ns (49.396%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           0.552     0.828    IF_UNIT/sw_IBUF[2]
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.873 r  IF_UNIT/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.092     0.965    IF_UNIT/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.045     1.010 r  IF_UNIT/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.356     1.366    IF_UNIT/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.045     1.411 r  IF_UNIT/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.566     1.977    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.171 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.171    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.296ns  (logic 1.661ns (50.412%)  route 1.634ns (49.588%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           0.552     0.828    IF_UNIT/sw_IBUF[2]
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.873 r  IF_UNIT/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.092     0.965    IF_UNIT/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.045     1.010 r  IF_UNIT/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.235     1.245    IF_UNIT/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.045     1.290 r  IF_UNIT/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.755     2.045    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.296 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.296    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.329ns  (logic 1.743ns (52.359%)  route 1.586ns (47.641%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           0.552     0.828    IF_UNIT/sw_IBUF[2]
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.873 r  IF_UNIT/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.092     0.965    IF_UNIT/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.045     1.010 r  IF_UNIT/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.237     1.247    IF_UNIT/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.049     1.296 r  IF_UNIT/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.704     2.000    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.328     3.329 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.329    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.355ns  (logic 1.667ns (49.674%)  route 1.688ns (50.326%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           0.552     0.828    IF_UNIT/sw_IBUF[2]
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.873 r  IF_UNIT/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.092     0.965    IF_UNIT/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.045     1.010 r  IF_UNIT/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.237     1.247    IF_UNIT/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.045     1.292 r  IF_UNIT/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.807     2.099    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.355 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.572ns  (logic 1.749ns (48.967%)  route 1.823ns (51.033%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           0.552     0.828    IF_UNIT/sw_IBUF[2]
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.873 r  IF_UNIT/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.092     0.965    IF_UNIT/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.045     1.010 r  IF_UNIT/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.356     1.366    IF_UNIT/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.044     1.410 r  IF_UNIT/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.822     2.232    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.339     3.572 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.572    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.298ns  (logic 6.707ns (36.654%)  route 11.591ns (63.346%))
  Logic Levels:           13  (CARRY4=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.079    12.086    MEM_UNIT/MEM_reg_0_15_4_5/ADDRD0
    SLICE_X6Y83          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.450 r  MEM_UNIT/MEM_reg_0_15_4_5/RAMD/O
                         net (fo=2, routed)           0.937    13.387    IF_UNIT/MemData[4]
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.355    13.742 r  IF_UNIT/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.565    14.307    IF_UNIT/cat_OBUF[6]_inst_i_27_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.124    14.431 r  IF_UNIT/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.154    15.585    IF_UNIT/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124    15.709 r  IF_UNIT/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.238    16.947    IF_UNIT/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.118    17.065 r  IF_UNIT/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.772    19.837    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    23.616 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.616    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.138ns  (logic 6.484ns (35.749%)  route 11.654ns (64.251%))
  Logic Levels:           13  (CARRY4=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.079    12.086    MEM_UNIT/MEM_reg_0_15_4_5/ADDRD0
    SLICE_X6Y83          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.450 r  MEM_UNIT/MEM_reg_0_15_4_5/RAMD/O
                         net (fo=2, routed)           0.937    13.387    IF_UNIT/MemData[4]
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.355    13.742 r  IF_UNIT/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.565    14.307    IF_UNIT/cat_OBUF[6]_inst_i_27_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.124    14.431 r  IF_UNIT/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.154    15.585    IF_UNIT/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124    15.709 r  IF_UNIT/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.420    17.129    IF_UNIT/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.124    17.253 r  IF_UNIT/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.653    19.906    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    23.456 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.456    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.805ns  (logic 6.704ns (37.651%)  route 11.101ns (62.349%))
  Logic Levels:           13  (CARRY4=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.079    12.086    MEM_UNIT/MEM_reg_0_15_4_5/ADDRD0
    SLICE_X6Y83          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.450 r  MEM_UNIT/MEM_reg_0_15_4_5/RAMD/O
                         net (fo=2, routed)           0.937    13.387    IF_UNIT/MemData[4]
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.355    13.742 r  IF_UNIT/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.565    14.307    IF_UNIT/cat_OBUF[6]_inst_i_27_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.124    14.431 r  IF_UNIT/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.154    15.585    IF_UNIT/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124    15.709 r  IF_UNIT/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.420    17.129    IF_UNIT/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.152    17.281 r  IF_UNIT/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.100    19.381    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    23.122 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.122    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.790ns  (logic 6.489ns (36.478%)  route 11.300ns (63.522%))
  Logic Levels:           13  (CARRY4=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.079    12.086    MEM_UNIT/MEM_reg_0_15_4_5/ADDRD0
    SLICE_X6Y83          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.450 r  MEM_UNIT/MEM_reg_0_15_4_5/RAMD/O
                         net (fo=2, routed)           0.937    13.387    IF_UNIT/MemData[4]
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.355    13.742 r  IF_UNIT/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.565    14.307    IF_UNIT/cat_OBUF[6]_inst_i_27_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.124    14.431 r  IF_UNIT/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.154    15.585    IF_UNIT/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124    15.709 r  IF_UNIT/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.955    16.664    IF_UNIT/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.124    16.788 r  IF_UNIT/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.764    19.552    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    23.108 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.108    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.783ns  (logic 6.731ns (37.848%)  route 11.053ns (62.152%))
  Logic Levels:           13  (CARRY4=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.079    12.086    MEM_UNIT/MEM_reg_0_15_4_5/ADDRD0
    SLICE_X6Y83          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.450 r  MEM_UNIT/MEM_reg_0_15_4_5/RAMD/O
                         net (fo=2, routed)           0.937    13.387    IF_UNIT/MemData[4]
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.355    13.742 r  IF_UNIT/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.565    14.307    IF_UNIT/cat_OBUF[6]_inst_i_27_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.124    14.431 r  IF_UNIT/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.154    15.585    IF_UNIT/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124    15.709 r  IF_UNIT/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.955    16.664    IF_UNIT/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.152    16.816 r  IF_UNIT/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.516    19.332    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    23.101 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.101    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.549ns  (logic 6.471ns (36.876%)  route 11.078ns (63.124%))
  Logic Levels:           13  (CARRY4=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.079    12.086    MEM_UNIT/MEM_reg_0_15_4_5/ADDRD0
    SLICE_X6Y83          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.450 r  MEM_UNIT/MEM_reg_0_15_4_5/RAMD/O
                         net (fo=2, routed)           0.937    13.387    IF_UNIT/MemData[4]
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.355    13.742 r  IF_UNIT/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.565    14.307    IF_UNIT/cat_OBUF[6]_inst_i_27_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.124    14.431 r  IF_UNIT/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.154    15.585    IF_UNIT/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124    15.709 r  IF_UNIT/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.633    17.342    IF_UNIT/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124    17.466 r  IF_UNIT/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863    19.329    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    22.867 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.867    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_UNIT/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.500ns  (logic 6.427ns (36.726%)  route 11.073ns (63.274%))
  Logic Levels:           13  (CARRY4=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.715     5.318    IF_UNIT/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  IF_UNIT/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IF_UNIT/PC_reg[7]/Q
                         net (fo=2, routed)           0.591     6.364    IF_UNIT/PC_reg_rep[7]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.488 f  IF_UNIT/led_OBUF[10]_inst_i_2/O
                         net (fo=36, routed)          0.369     6.857    IF_UNIT/led_OBUF[10]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  IF_UNIT/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          0.983     7.964    ID_UNIT/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.110 f  ID_UNIT/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.627     8.737    ID_UNIT/RD1[0]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.328     9.065 r  ID_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.065    EX_UNIT/S[0]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.312 r  EX_UNIT/minusOp_carry/O[0]
                         net (fo=1, routed)           0.804    10.116    IF_UNIT/O[0]
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.299    10.415 r  IF_UNIT/MEM_reg_0_15_0_1_i_36/O
                         net (fo=1, routed)           0.473    10.888    IF_UNIT/MEM_reg_0_15_0_1_i_36_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.119    11.007 r  IF_UNIT/MEM_reg_0_15_0_1_i_17/O
                         net (fo=66, routed)          1.079    12.086    MEM_UNIT/MEM_reg_0_15_4_5/ADDRD0
    SLICE_X6Y83          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.364    12.450 f  MEM_UNIT/MEM_reg_0_15_4_5/RAMD/O
                         net (fo=2, routed)           0.937    13.387    IF_UNIT/MemData[4]
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.355    13.742 f  IF_UNIT/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.565    14.307    IF_UNIT/cat_OBUF[6]_inst_i_27_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.124    14.431 f  IF_UNIT/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.154    15.585    IF_UNIT/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124    15.709 f  IF_UNIT/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.238    16.947    IF_UNIT/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.124    17.071 r  IF_UNIT/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.254    19.325    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    22.818 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.818    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/countSSD_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.173ns  (logic 4.160ns (40.887%)  route 6.014ns (59.113%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.710     5.313    display/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  display/countSSD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518     5.831 f  display/countSSD_reg[15]/Q
                         net (fo=13, routed)          1.265     7.096    display/sel0[2]
    SLICE_X3Y81          LUT3 (Prop_lut3_I2_O)        0.124     7.220 r  display/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.749    11.968    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.486 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.486    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_UNIT/PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.707ns  (logic 4.269ns (43.974%)  route 5.438ns (56.026%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.714     5.317    IF_UNIT/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  IF_UNIT/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  IF_UNIT/PC_reg[3]/Q
                         net (fo=37, routed)          2.631     8.367    IF_UNIT/PC_reg_rep[3]
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.299     8.666 r  IF_UNIT/led_OBUF[3]_inst_i_1/O
                         net (fo=14, routed)          2.807    11.473    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    15.024 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.024    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_UNIT/PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.631ns  (logic 4.273ns (44.369%)  route 5.358ns (55.631%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.714     5.317    IF_UNIT/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  IF_UNIT/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  IF_UNIT/PC_reg[3]/Q
                         net (fo=37, routed)          3.501     9.237    IF_UNIT/PC_reg_rep[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.299     9.536 r  IF_UNIT/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.856    11.393    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    14.948 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.948    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/countSSD_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.460ns (67.827%)  route 0.692ns (32.173%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.593     1.512    display/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  display/countSSD_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/countSSD_reg[14]/Q
                         net (fo=17, routed)          0.350     2.027    display/sel0[1]
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.045     2.072 r  display/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.414    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.664 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.664    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_UNIT/PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.441ns (64.983%)  route 0.776ns (35.017%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.595     1.514    IF_UNIT/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_UNIT/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  IF_UNIT/PC_reg[1]/Q
                         net (fo=37, routed)          0.495     2.150    IF_UNIT/PC_reg_rep[1]
    SLICE_X0Y71          LUT6 (Prop_lut6_I3_O)        0.045     2.195 r  IF_UNIT/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.477    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.732 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.732    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/countSSD_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.524ns (63.650%)  route 0.871ns (36.350%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.593     1.512    display/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  display/countSSD_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/countSSD_reg[14]/Q
                         net (fo=17, routed)          0.350     2.027    display/sel0[1]
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.046     2.073 r  display/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.520     2.593    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.907 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.907    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_UNIT/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.438ns (59.702%)  route 0.971ns (40.298%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.597     1.516    IF_UNIT/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  IF_UNIT/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  IF_UNIT/PC_reg[2]/Q
                         net (fo=37, routed)          0.626     2.284    IF_UNIT/PC_reg_rep[2]
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.045     2.329 r  IF_UNIT/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.673    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.926 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.926    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_UNIT/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.442ns (58.370%)  route 1.028ns (41.630%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.597     1.516    IF_UNIT/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  IF_UNIT/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  IF_UNIT/PC_reg[2]/Q
                         net (fo=37, routed)          0.686     2.344    IF_UNIT/PC_reg_rep[2]
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     2.389 r  IF_UNIT/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.731    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.986 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.986    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/countSSD_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.491ns  (logic 1.484ns (59.573%)  route 1.007ns (40.427%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.593     1.512    display/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  display/countSSD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/countSSD_reg[15]/Q
                         net (fo=13, routed)          0.212     1.888    display/sel0[2]
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.045     1.933 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.795     2.728    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.003 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.003    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/countSSD_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.492ns (59.627%)  route 1.010ns (40.373%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.593     1.512    display/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  display/countSSD_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/countSSD_reg[14]/Q
                         net (fo=17, routed)          0.454     2.130    IF_UNIT/sel0[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I1_O)        0.045     2.175 r  IF_UNIT/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.143     2.318    IF_UNIT/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.045     2.363 r  IF_UNIT/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.777    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.015 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.015    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_UNIT/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.434ns (57.155%)  route 1.075ns (42.845%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.597     1.516    IF_UNIT/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  IF_UNIT/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  IF_UNIT/PC_reg[2]/Q
                         net (fo=37, routed)          0.737     2.394    IF_UNIT/PC_reg_rep[2]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.045     2.439 r  IF_UNIT/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.339     2.778    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     4.026 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.026    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_UNIT/PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.437ns (56.872%)  route 1.090ns (43.128%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.595     1.514    IF_UNIT/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_UNIT/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  IF_UNIT/PC_reg[1]/Q
                         net (fo=37, routed)          0.194     1.849    IF_UNIT/PC_reg_rep[1]
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.045     1.894 r  IF_UNIT/led_OBUF[3]_inst_i_1/O
                         net (fo=14, routed)          0.896     2.790    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.041 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.041    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/countSSD_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.531ns (60.033%)  route 1.019ns (39.967%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.593     1.512    display/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  display/countSSD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/countSSD_reg[15]/Q
                         net (fo=13, routed)          0.212     1.888    display/sel0[2]
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.048     1.936 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.807     2.743    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.319     4.062 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.062    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            button_filter/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.624ns  (logic 1.477ns (56.269%)  route 1.148ns (43.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.148     2.624    button_filter/btn_IBUF[0]
    SLICE_X3Y92          FDRE                                         r  button_filter/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.604     5.027    button_filter/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  button_filter/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            button_filter/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.244ns (34.624%)  route 0.462ns (65.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.462     0.706    button_filter/btn_IBUF[0]
    SLICE_X3Y92          FDRE                                         r  button_filter/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.876     2.041    button_filter/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  button_filter/Q1_reg/C





