<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>aes256_encrypt_ecb</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>1.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.921</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1767</Best-caseLatency>
            <Average-caseLatency>1767</Average-caseLatency>
            <Worst-caseLatency>1767</Worst-caseLatency>
            <Best-caseRealTimeLatency>17.670 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>17.670 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>17.670 us</Worst-caseRealTimeLatency>
            <Interval-min>1768</Interval-min>
            <Interval-max>1768</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <ecb1>
                <TripCount>32</TripCount>
                <Latency>64</Latency>
                <AbsoluteTimeLatency>640</AbsoluteTimeLatency>
                <PipelineII>2</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </ecb1>
            <ecb2>
                <TripCount>7</TripCount>
                <Latency>448</Latency>
                <AbsoluteTimeLatency>4480</AbsoluteTimeLatency>
                <PipelineII>64</PipelineII>
                <PipelineDepth>65</PipelineDepth>
            </ecb2>
            <cpkey>
                <TripCount>16</TripCount>
                <Latency>63</Latency>
                <AbsoluteTimeLatency>630</AbsoluteTimeLatency>
                <PipelineII>4</PipelineII>
                <PipelineDepth>4</PipelineDepth>
            </cpkey>
            <ecb3>
                <TripCount>13</TripCount>
                <Latency>1053</Latency>
                <AbsoluteTimeLatency>10530</AbsoluteTimeLatency>
                <PipelineII>81</PipelineII>
                <PipelineDepth>82</PipelineDepth>
            </ecb3>
            <sub>
                <TripCount>16</TripCount>
                <Latency>33</Latency>
                <AbsoluteTimeLatency>330</AbsoluteTimeLatency>
                <PipelineII>2</PipelineII>
                <PipelineDepth>4</PipelineDepth>
            </sub>
            <addkey>
                <TripCount>16</TripCount>
                <Latency>31</Latency>
                <AbsoluteTimeLatency>310</AbsoluteTimeLatency>
                <PipelineII>2</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </addkey>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <FF>1799</FF>
            <LUT>4863</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_BUS_A_AWVALID</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_AWREADY</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_AWADDR</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_WVALID</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_WREADY</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_WDATA</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_WSTRB</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_ARVALID</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_ARREADY</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_ARADDR</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_RVALID</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_RREADY</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_RDATA</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_RRESP</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_BVALID</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_BREADY</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_BRESP</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>aes256_encrypt_ecb</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>aes256_encrypt_ecb</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>aes256_encrypt_ecb</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>aes256_encrypt_ecb</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_aes_expandEncKey_1_fu_899</InstName>
                    <ModuleName>aes_expandEncKey_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>899</ID>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>aes_expandEncKey_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.00</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.214</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>63</Best-caseLatency>
                    <Average-caseLatency>63</Average-caseLatency>
                    <Worst-caseLatency>63</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.630 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.630 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.630 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>64</PipelineInitiationInterval>
                    <PipelineDepth>64</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>703</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1444</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>aes_expandEncKey.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>aes_expandEncKey.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>aes_expandEncKey.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>aes_expandEncKey.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>aes_expandEncKey.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>aes_expandEncKey.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_return</name>
                    <Object>aes_expandEncKey.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ce</name>
                    <Object>aes_expandEncKey.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ctx_address0</name>
                    <Object>ctx</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>7</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ctx_ce0</name>
                    <Object>ctx</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ctx_we0</name>
                    <Object>ctx</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ctx_d0</name>
                    <Object>ctx</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ctx_q0</name>
                    <Object>ctx</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>8</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>k</name>
                    <Object>k</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>7</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>rc_read</name>
                    <Object>rc_read</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>8</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>aes256_encrypt_ecb</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.921</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1767</Best-caseLatency>
                    <Average-caseLatency>1767</Average-caseLatency>
                    <Worst-caseLatency>1767</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1768</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ecb1>
                        <Name>ecb1</Name>
                        <TripCount>32</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </ecb1>
                    <ecb2>
                        <Name>ecb2</Name>
                        <TripCount>7</TripCount>
                        <Latency>448</Latency>
                        <AbsoluteTimeLatency>4.480 us</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                    </ecb2>
                    <cpkey>
                        <Name>cpkey</Name>
                        <TripCount>16</TripCount>
                        <Latency>63</Latency>
                        <AbsoluteTimeLatency>0.630 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                    </cpkey>
                    <ecb3>
                        <Name>ecb3</Name>
                        <TripCount>13</TripCount>
                        <Latency>1053</Latency>
                        <AbsoluteTimeLatency>10.530 us</AbsoluteTimeLatency>
                        <PipelineII>81</PipelineII>
                        <PipelineDepth>82</PipelineDepth>
                    </ecb3>
                    <sub>
                        <Name>sub</Name>
                        <TripCount>16</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                    </sub>
                    <addkey>
                        <Name>addkey</Name>
                        <TripCount>16</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </addkey>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>1799</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4863</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>s_axi_BUS_A_AWVALID</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_AWREADY</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_AWADDR</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>8</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_WVALID</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_WREADY</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_WDATA</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_WSTRB</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_ARVALID</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_ARREADY</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_ARADDR</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>8</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_RVALID</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_RREADY</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_RDATA</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_RRESP</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_BVALID</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_BREADY</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_BRESP</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>aes256_encrypt_ecb</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst_n</name>
                    <Object>aes256_encrypt_ecb</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>interrupt</name>
                    <Object>aes256_encrypt_ecb</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="ctx" index="0" direction="inout" srcType="*" srcSize="768">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_BUS_A" name="ctx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="k" index="1" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_BUS_A" name="k" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buf" index="2" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_BUS_A" name="buf_r" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_BUS_A</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="s_axi_BUS_A" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_BUS_A_" paramPrefix="C_S_AXI_BUS_A_">
            <ports>
                <port>s_axi_BUS_A_ARADDR</port>
                <port>s_axi_BUS_A_ARREADY</port>
                <port>s_axi_BUS_A_ARVALID</port>
                <port>s_axi_BUS_A_AWADDR</port>
                <port>s_axi_BUS_A_AWREADY</port>
                <port>s_axi_BUS_A_AWVALID</port>
                <port>s_axi_BUS_A_BREADY</port>
                <port>s_axi_BUS_A_BRESP</port>
                <port>s_axi_BUS_A_BVALID</port>
                <port>s_axi_BUS_A_RDATA</port>
                <port>s_axi_BUS_A_RREADY</port>
                <port>s_axi_BUS_A_RRESP</port>
                <port>s_axi_BUS_A_RVALID</port>
                <port>s_axi_BUS_A_WDATA</port>
                <port>s_axi_BUS_A_WREADY</port>
                <port>s_axi_BUS_A_WSTRB</port>
                <port>s_axi_BUS_A_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="k" offset="32" range="32"/>
                <memorie memorieName="buf_r" offset="64" range="16"/>
                <memorie memorieName="ctx" offset="128" range="128"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" resetValue="0x0" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" resetValue="0" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" resetValue="0" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" resetValue="0" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" resetValue="0" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" resetValue="0" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" resetValue="0" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="24" name="RESERVED_2" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" resetValue="0x0" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" resetValue="0" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" resetValue="0x0" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" resetValue="0" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" resetValue="0" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" resetValue="0x0" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" resetValue="0" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" resetValue="0" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="ctx"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_BUS_A">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="ctx">inout, pointer</column>
                    <column name="k">in, unsigned char*</column>
                    <column name="buf">inout, unsigned char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Info</keys>
                    <column name="ctx">s_axi_BUS_A ctx, memory, offset=128 range=128</column>
                    <column name="k">s_axi_BUS_A k, memory, offset=32 range=32</column>
                    <column name="buf">s_axi_BUS_A buf_r, memory, offset=64 range=16</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

