/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [16:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [18:0] celloutsig_0_23z;
  wire [24:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire [11:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire [6:0] celloutsig_0_45z;
  wire [2:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [42:0] celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_66z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~(celloutsig_0_2z[1] | _00_);
  assign celloutsig_0_15z = ~(celloutsig_0_9z[3] | celloutsig_0_0z[0]);
  assign celloutsig_0_18z = ~(_01_ | celloutsig_0_11z[1]);
  assign celloutsig_0_21z = ~(celloutsig_0_0z[2] | celloutsig_0_17z);
  assign celloutsig_0_38z = ~celloutsig_0_33z;
  assign celloutsig_0_40z = ~_02_;
  assign celloutsig_0_48z = ~celloutsig_0_15z;
  assign celloutsig_0_6z = ~celloutsig_0_1z;
  assign celloutsig_0_69z = ~celloutsig_0_35z;
  assign celloutsig_0_8z = ~in_data[24];
  assign celloutsig_1_7z = ~celloutsig_1_5z;
  assign celloutsig_1_8z = ~celloutsig_1_1z[2];
  assign celloutsig_0_17z = ~celloutsig_0_3z[9];
  assign celloutsig_0_35z = ~(celloutsig_0_33z ^ celloutsig_0_9z[2]);
  assign celloutsig_0_36z = ~(celloutsig_0_24z[2] ^ celloutsig_0_0z[1]);
  assign celloutsig_0_41z = ~(celloutsig_0_19z[3] ^ celloutsig_0_10z[7]);
  assign celloutsig_0_12z = ~(celloutsig_0_4z[2] ^ in_data[48]);
  assign celloutsig_0_1z = ~(in_data[80] ^ in_data[55]);
  assign celloutsig_0_14z = ~(celloutsig_0_5z ^ _03_);
  assign celloutsig_0_32z = ~(celloutsig_0_15z ^ celloutsig_0_21z);
  reg [16:0] _25_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _25_ <= 17'h00000;
    else _25_ <= { in_data[13:2], celloutsig_0_1z, celloutsig_0_2z };
  assign { _04_[16:14], _01_, _00_, _04_[11:10], _03_, _02_, _04_[7:0] } = _25_;
  assign celloutsig_0_83z = celloutsig_0_49z[26:16] & { celloutsig_0_49z[29:22], celloutsig_0_40z, celloutsig_0_8z, celloutsig_0_69z };
  assign celloutsig_0_27z = { celloutsig_0_24z[12], celloutsig_0_16z } & celloutsig_0_4z[4:1];
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } / { 1'h1, in_data[37], celloutsig_0_0z[2:1], in_data[0] };
  assign celloutsig_0_44z = { celloutsig_0_19z[3:0], celloutsig_0_26z } / { 1'h1, celloutsig_0_11z[2:0], celloutsig_0_14z };
  assign celloutsig_0_45z = { celloutsig_0_44z, celloutsig_0_26z, celloutsig_0_6z } / { 1'h1, celloutsig_0_20z[3], celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_38z };
  assign celloutsig_0_47z = celloutsig_0_25z[3:1] / { 1'h1, celloutsig_0_45z[5:4] };
  assign celloutsig_1_1z = in_data[103:98] / { 1'h1, in_data[103:99] };
  assign celloutsig_1_3z = in_data[185:180] / { 1'h1, in_data[156:152] };
  assign celloutsig_1_12z = { in_data[119:117], celloutsig_1_0z, celloutsig_1_9z } / { 1'h1, celloutsig_1_11z[2:0], celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_12z[14:13], celloutsig_1_4z } / { 1'h1, celloutsig_1_6z[1:0] };
  assign celloutsig_1_19z = { celloutsig_1_15z[7], celloutsig_1_2z } / { 1'h1, celloutsig_1_17z[7:0], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_11z = celloutsig_0_9z / { 1'h1, celloutsig_0_4z[3:1] };
  assign celloutsig_0_16z = { celloutsig_0_11z[3], celloutsig_0_8z, celloutsig_0_6z } / { 1'h1, celloutsig_0_3z[3:2] };
  assign celloutsig_0_2z = { in_data[41], celloutsig_0_0z } / { 1'h1, in_data[24:23], celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[86:80], celloutsig_0_2z } % { 1'h1, celloutsig_0_2z[2:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z[3:1], in_data[0] };
  assign celloutsig_0_42z = celloutsig_0_10z[10:8] % { 1'h1, celloutsig_0_4z[1], celloutsig_0_15z };
  assign celloutsig_0_43z = { celloutsig_0_24z[23:13], celloutsig_0_12z } % { 1'h1, celloutsig_0_23z[16:7], celloutsig_0_8z };
  assign celloutsig_0_49z = { celloutsig_0_24z[9:8], celloutsig_0_35z, celloutsig_0_37z, celloutsig_0_17z, celloutsig_0_35z, celloutsig_0_38z, celloutsig_0_42z, celloutsig_0_23z, celloutsig_0_37z, celloutsig_0_38z, celloutsig_0_47z, celloutsig_0_15z } % { 1'h1, celloutsig_0_10z[3], celloutsig_0_39z, celloutsig_0_21z, celloutsig_0_47z, celloutsig_0_10z, celloutsig_0_30z, celloutsig_0_38z, celloutsig_0_41z, celloutsig_0_48z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_10z = { celloutsig_1_1z[3:0], celloutsig_1_3z } % { 1'h1, celloutsig_1_2z[10:2] };
  assign celloutsig_0_23z = { in_data[78:70], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_21z } % { 1'h1, _01_, _00_, _04_[11:10], _03_, _02_, _04_[7:0], celloutsig_0_11z };
  assign celloutsig_0_25z = celloutsig_0_24z[15:9] % { 1'h1, in_data[78:73] };
  assign celloutsig_0_37z = celloutsig_0_16z[1] ? { in_data[87:85], celloutsig_0_12z, celloutsig_0_6z } : in_data[40:36];
  assign celloutsig_1_2z = in_data[99] ? celloutsig_1_0z[11:0] : celloutsig_1_0z[13:2];
  assign celloutsig_1_6z = celloutsig_1_2z[4] ? celloutsig_1_3z[4:2] : { celloutsig_1_1z[3], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_5z ? celloutsig_1_2z[4:1] : celloutsig_1_0z[6:3];
  assign celloutsig_0_20z = celloutsig_0_15z ? { in_data[5:4], celloutsig_0_11z } : { _04_[14], _01_, _00_, _04_[11:10], _03_ };
  assign celloutsig_0_24z = celloutsig_0_9z[3] ? { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, 1'h1, celloutsig_0_9z[2:0], celloutsig_0_11z, 1'h1, celloutsig_0_9z[2:0], celloutsig_0_17z, celloutsig_0_19z } : { celloutsig_0_3z[4:1], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_11z, 1'h0, celloutsig_0_9z[2:0], celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_0_84z = & celloutsig_0_66z[2:0];
  assign celloutsig_1_4z = & in_data[134:113];
  assign celloutsig_1_5z = & { celloutsig_1_3z, celloutsig_1_0z[9:8], in_data[134:113] };
  assign celloutsig_0_26z = & { celloutsig_0_21z, celloutsig_0_13z[7:4], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_33z = | { celloutsig_0_2z, in_data[19:18] };
  assign celloutsig_0_5z = | celloutsig_0_3z[5:1];
  assign celloutsig_1_9z = | { celloutsig_1_7z, celloutsig_1_3z[4:2] };
  assign celloutsig_1_15z = { celloutsig_1_1z[4:1], celloutsig_1_8z, celloutsig_1_11z } <<< celloutsig_1_12z[14:6];
  assign celloutsig_0_10z = in_data[79:69] <<< { celloutsig_0_0z[1:0], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_30z = celloutsig_0_27z <<< celloutsig_0_24z[16:13];
  assign celloutsig_0_0z = in_data[86:84] - in_data[30:28];
  assign celloutsig_1_17z = { in_data[166:161], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_9z } - { celloutsig_1_3z[2:1], celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_0_66z = { celloutsig_0_43z[11:6], celloutsig_0_2z } ^ { celloutsig_0_11z, celloutsig_0_37z, celloutsig_0_36z };
  assign celloutsig_1_0z = in_data[137:124] ^ in_data[156:143];
  assign celloutsig_1_18z = { celloutsig_1_10z[6:2], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z } ^ { celloutsig_1_12z[17:9], celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_0_13z = { celloutsig_0_11z[2:1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z } ^ celloutsig_0_10z;
  assign celloutsig_0_19z = celloutsig_0_10z[9:1] ^ { celloutsig_0_16z[2], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z };
  assign { _04_[13:12], _04_[9:8] } = { _01_, _00_, _03_, _02_ };
  assign { out_data[140:128], out_data[108:96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
