v 20070902 1
P 800 5900 1100 5900 1 0 0
{
T 1000 5950 5 8 1 1 0 6 1
pinnumber=1
T 1000 5850 5 8 0 1 0 8 1
pinseq=1
T 1150 5900 9 8 1 1 0 0 1
pinlabel=MCLR/VPP
T 1150 5900 5 8 0 1 0 2 1
pintype=in
}
P 800 5600 1100 5600 1 0 0
{
T 1000 5650 5 8 1 1 0 6 1
pinnumber=2
T 1000 5550 5 8 0 1 0 8 1
pinseq=2
T 1150 5600 9 8 1 1 0 0 1
pinlabel=RA0/AN0
T 1150 5600 5 8 0 1 0 2 1
pintype=io
}
P 800 5300 1100 5300 1 0 0
{
T 1000 5350 5 8 1 1 0 6 1
pinnumber=3
T 1000 5250 5 8 0 1 0 8 1
pinseq=3
T 1150 5300 9 8 1 1 0 0 1
pinlabel=RA1/AN1
T 1150 5300 5 8 0 1 0 2 1
pintype=io
}
P 800 5000 1100 5000 1 0 0
{
T 1000 5050 5 8 1 1 0 6 1
pinnumber=4
T 1000 4950 5 8 0 1 0 8 1
pinseq=4
T 1150 5000 9 8 1 1 0 0 1
pinlabel=RA2/AN2/VREF-/VRL
T 1150 5000 5 8 0 1 0 2 1
pintype=io
}
P 800 4700 1100 4700 1 0 0
{
T 1000 4750 5 8 1 1 0 6 1
pinnumber=5
T 1000 4650 5 8 0 1 0 8 1
pinseq=5
T 1150 4700 9 8 1 1 0 0 1
pinlabel=RA3/AN3/VREF+/VRH
T 1150 4700 5 8 0 1 0 2 1
pintype=io
}
P 800 4400 1100 4400 1 0 0
{
T 1000 4450 5 8 1 1 0 6 1
pinnumber=6
T 1000 4350 5 8 0 1 0 8 1
pinseq=6
T 1150 4400 9 8 1 1 0 0 1
pinlabel=RA4/TOCKI
T 1150 4400 5 8 0 1 0 2 1
pintype=io
}
P 800 4100 1100 4100 1 0 0
{
T 1000 4150 5 8 1 1 0 6 1
pinnumber=7
T 1000 4050 5 8 0 1 0 8 1
pinseq=7
T 1150 4100 9 8 1 1 0 0 1
pinlabel=RA5/AN4
T 1150 4100 5 8 0 1 0 2 1
pintype=io
}
P 800 3800 1100 3800 1 0 0
{
T 1000 3850 5 8 1 1 0 6 1
pinnumber=8
T 1000 3750 5 8 0 1 0 8 1
pinseq=8
T 1150 3800 9 8 1 1 0 0 1
pinlabel=RE0/RD/AN5
T 1150 3800 5 8 0 1 0 2 1
pintype=io
}
P 800 3500 1100 3500 1 0 0
{
T 1000 3550 5 8 1 1 0 6 1
pinnumber=9
T 1000 3450 5 8 0 1 0 8 1
pinseq=9
T 1150 3500 9 8 1 1 0 0 1
pinlabel=RE1/WR/AN6
T 1150 3500 5 8 0 1 0 2 1
pintype=io
}
P 800 3200 1100 3200 1 0 0
{
T 1000 3250 5 8 1 1 0 6 1
pinnumber=10
T 1000 3150 5 8 0 1 0 8 1
pinseq=10
T 1150 3200 9 8 1 1 0 0 1
pinlabel=RE2/CS/AN7
T 1150 3200 5 8 0 1 0 2 1
pintype=io
}
P 800 2900 1100 2900 1 0 0
{
T 1000 2950 5 8 1 1 0 6 1
pinnumber=11
T 1000 2850 5 8 0 1 0 8 1
pinseq=11
T 1150 2900 9 8 1 1 0 0 1
pinlabel=AVdd
T 1150 2900 5 8 0 1 0 2 1
pintype=pwr
}
P 800 2600 1100 2600 1 0 0
{
T 1000 2650 5 8 1 1 0 6 1
pinnumber=12
T 1000 2550 5 8 0 1 0 8 1
pinseq=12
T 1150 2600 9 8 1 1 0 0 1
pinlabel=AVss
T 1150 2600 5 8 0 1 0 2 1
pintype=pwr
}
P 800 2300 1100 2300 1 0 0
{
T 1000 2350 5 8 1 1 0 6 1
pinnumber=13
T 1000 2250 5 8 0 1 0 8 1
pinseq=13
T 1150 2300 9 8 1 1 0 0 1
pinlabel=OSC1/CLKIN
T 1150 2300 5 8 0 1 0 2 1
pintype=in
}
P 800 2000 1100 2000 1 0 0
{
T 1000 2050 5 8 1 1 0 6 1
pinnumber=14
T 1000 1950 5 8 0 1 0 8 1
pinseq=14
T 1150 2000 9 8 1 1 0 0 1
pinlabel=OSC2/CLKOUT
T 1150 2000 5 8 0 1 0 2 1
pintype=out
}
P 800 1700 1100 1700 1 0 0
{
T 1000 1750 5 8 1 1 0 6 1
pinnumber=15
T 1000 1650 5 8 0 1 0 8 1
pinseq=15
T 1150 1700 9 8 1 1 0 0 1
pinlabel=RC0/T1OSO/T1CKI
T 1150 1700 5 8 0 1 0 2 1
pintype=io
}
P 800 1400 1100 1400 1 0 0
{
T 1000 1450 5 8 1 1 0 6 1
pinnumber=16
T 1000 1350 5 8 0 1 0 8 1
pinseq=16
T 1150 1400 9 8 1 1 0 0 1
pinlabel=RC1/T1OSI/CCP2
T 1150 1400 5 8 0 1 0 2 1
pintype=io
}
P 800 1100 1100 1100 1 0 0
{
T 1000 1150 5 8 1 1 0 6 1
pinnumber=17
T 1000 1050 5 8 0 1 0 8 1
pinseq=17
T 1150 1100 9 8 1 1 0 0 1
pinlabel=RC2/CCP1
T 1150 1100 5 8 0 1 0 2 1
pintype=io
}
P 800 800 1100 800 1 0 0
{
T 1000 850 5 8 1 1 0 6 1
pinnumber=18
T 1000 750 5 8 0 1 0 8 1
pinseq=18
T 1150 800 9 8 1 1 0 0 1
pinlabel=RC3/SCK/SCL
T 1150 800 5 8 0 1 0 2 1
pintype=io
}
P 800 500 1100 500 1 0 0
{
T 1000 550 5 8 1 1 0 6 1
pinnumber=19
T 1000 450 5 8 0 1 0 8 1
pinseq=19
T 1150 500 9 8 1 1 0 0 1
pinlabel=RD0/PSP0
T 1150 500 5 8 0 1 0 2 1
pintype=io
}
P 800 200 1100 200 1 0 0
{
T 1000 250 5 8 1 1 0 6 1
pinnumber=20
T 1000 150 5 8 0 1 0 8 1
pinseq=20
T 1150 200 9 8 1 1 0 0 1
pinlabel=RD1/PSP1
T 1150 200 5 8 0 1 0 2 1
pintype=io
}
P 5000 5900 5300 5900 1 0 1
{
T 5100 5950 5 8 1 1 0 0 1
pinnumber=40
T 5100 5850 5 8 0 1 0 2 1
pinseq=40
T 4950 5900 9 8 1 1 0 6 1
pinlabel=RB7
T 4950 5900 5 8 0 1 0 8 1
pintype=io
}
P 5000 5600 5300 5600 1 0 1
{
T 5100 5650 5 8 1 1 0 0 1
pinnumber=39
T 5100 5550 5 8 0 1 0 2 1
pinseq=39
T 4950 5600 9 8 1 1 0 6 1
pinlabel=RB6
T 4950 5600 5 8 0 1 0 8 1
pintype=io
}
P 5000 5300 5300 5300 1 0 1
{
T 5100 5350 5 8 1 1 0 0 1
pinnumber=38
T 5100 5250 5 8 0 1 0 2 1
pinseq=38
T 4950 5300 9 8 1 1 0 6 1
pinlabel=RB5
T 4950 5300 5 8 0 1 0 8 1
pintype=io
}
P 5000 5000 5300 5000 1 0 1
{
T 5100 5050 5 8 1 1 0 0 1
pinnumber=37
T 5100 4950 5 8 0 1 0 2 1
pinseq=37
T 4950 5000 9 8 1 1 0 6 1
pinlabel=RB4
T 4950 5000 5 8 0 1 0 8 1
pintype=io
}
P 5000 4700 5300 4700 1 0 1
{
T 5100 4750 5 8 1 1 0 0 1
pinnumber=36
T 5100 4650 5 8 0 1 0 2 1
pinseq=36
T 4950 4700 9 8 1 1 0 6 1
pinlabel=RB3/AN9/LVDIN
T 4950 4700 5 8 0 1 0 8 1
pintype=io
}
P 5000 4400 5300 4400 1 0 1
{
T 5100 4450 5 8 1 1 0 0 1
pinnumber=35
T 5100 4350 5 8 0 1 0 2 1
pinseq=35
T 4950 4400 9 8 1 1 0 6 1
pinlabel=RB2/AN8
T 4950 4400 5 8 0 1 0 8 1
pintype=io
}
P 5000 4100 5300 4100 1 0 1
{
T 5100 4150 5 8 1 1 0 0 1
pinnumber=34
T 5100 4050 5 8 0 1 0 2 1
pinseq=34
T 4950 4100 9 8 1 1 0 6 1
pinlabel=RB1/SS
T 4950 4100 5 8 0 1 0 8 1
pintype=io
}
P 5000 3800 5300 3800 1 0 1
{
T 5100 3850 5 8 1 1 0 0 1
pinnumber=33
T 5100 3750 5 8 0 1 0 2 1
pinseq=33
T 4950 3800 9 8 1 1 0 6 1
pinlabel=RB0/INT
T 4950 3800 5 8 0 1 0 8 1
pintype=io
}
P 5000 3500 5300 3500 1 0 1
{
T 5100 3550 5 8 1 1 0 0 1
pinnumber=32
T 5100 3450 5 8 0 1 0 2 1
pinseq=32
T 4950 3500 9 8 1 1 0 6 1
pinlabel=Vdd
T 4950 3500 5 8 0 1 0 8 1
pintype=pwr
}
P 5000 3200 5300 3200 1 0 1
{
T 5100 3250 5 8 1 1 0 0 1
pinnumber=31
T 5100 3150 5 8 0 1 0 2 1
pinseq=31
T 4950 3200 9 8 1 1 0 6 1
pinlabel=Vss
T 4950 3200 5 8 0 1 0 8 1
pintype=pwr
}
P 5000 2900 5300 2900 1 0 1
{
T 5100 2950 5 8 1 1 0 0 1
pinnumber=30
T 5100 2850 5 8 0 1 0 2 1
pinseq=30
T 4950 2900 9 8 1 1 0 6 1
pinlabel=RD7/PSP7
T 4950 2900 5 8 0 1 0 8 1
pintype=io
}
P 5000 2600 5300 2600 1 0 1
{
T 5100 2650 5 8 1 1 0 0 1
pinnumber=29
T 5100 2550 5 8 0 1 0 2 1
pinseq=29
T 4950 2600 9 8 1 1 0 6 1
pinlabel=RD6/PSP6
T 4950 2600 5 8 0 1 0 8 1
pintype=io
}
P 5000 2300 5300 2300 1 0 1
{
T 5100 2350 5 8 1 1 0 0 1
pinnumber=28
T 5100 2250 5 8 0 1 0 2 1
pinseq=28
T 4950 2300 9 8 1 1 0 6 1
pinlabel=RD5/PSP5
T 4950 2300 5 8 0 1 0 8 1
pintype=io
}
P 5000 2000 5300 2000 1 0 1
{
T 5100 2050 5 8 1 1 0 0 1
pinnumber=27
T 5100 1950 5 8 0 1 0 2 1
pinseq=27
T 4950 2000 9 8 1 1 0 6 1
pinlabel=RD4/PSP4
T 4950 2000 5 8 0 1 0 8 1
pintype=io
}
P 5000 1700 5300 1700 1 0 1
{
T 5100 1750 5 8 1 1 0 0 1
pinnumber=26
T 5100 1650 5 8 0 1 0 2 1
pinseq=26
T 4950 1700 9 8 1 1 0 6 1
pinlabel=RC7/RX/DT
T 4950 1700 5 8 0 1 0 8 1
pintype=io
}
P 5000 1400 5300 1400 1 0 1
{
T 5100 1450 5 8 1 1 0 0 1
pinnumber=25
T 5100 1350 5 8 0 1 0 2 1
pinseq=25
T 4950 1400 9 8 1 1 0 6 1
pinlabel=RC6/TX/CK
T 4950 1400 5 8 0 1 0 8 1
pintype=io
}
P 5000 200 5300 200 1 0 1
{
T 5100 250 5 8 1 1 0 0 1
pinnumber=21
T 5100 150 5 8 0 1 0 2 1
pinseq=21
T 4950 200 9 8 1 1 0 6 1
pinlabel=RD2/PSP2
T 4950 200 5 8 0 1 0 8 1
pintype=io
}
P 5000 500 5300 500 1 0 1
{
T 5100 550 5 8 1 1 0 0 1
pinnumber=22
T 5100 450 5 8 0 1 0 2 1
pinseq=22
T 4950 500 9 8 1 1 0 6 1
pinlabel=RD3/PSP3
T 4950 500 5 8 0 1 0 8 1
pintype=io
}
P 5000 800 5300 800 1 0 1
{
T 5100 850 5 8 1 1 0 0 1
pinnumber=23
T 5100 750 5 8 0 1 0 2 1
pinseq=23
T 4950 800 9 8 1 1 0 6 1
pinlabel=RC4/SDI/SDA
T 4950 800 5 8 0 1 0 8 1
pintype=io
}
P 5000 1100 5300 1100 1 0 1
{
T 5100 1150 5 8 1 1 0 0 1
pinnumber=24
T 5100 1050 5 8 0 1 0 2 1
pinseq=24
T 4950 1100 9 8 1 1 0 6 1
pinlabel=RC5/SDO
T 4950 1100 5 8 0 1 0 8 1
pintype=io
}
L 1525 3925 1725 3925 3 0 0 0 -1 -1
L 1500 3625 1725 3625 3 0 0 0 -1 -1
L 1550 3325 1750 3325 3 0 0 0 -1 -1
L 1150 6025 1550 6025 3 0 0 0 -1 -1
B 1100 0 3900 6100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 100 6450 5 10 0 0 0 0 1
device=PIC16C774
T 5000 6300 8 10 1 1 0 6 1
refdes=U?
T 100 7250 5 10 0 0 0 0 1
documentation=http://ww1.microchip.com/downloads/en/DeviceDoc/30275a.pdf
T 100 6650 5 10 0 0 0 0 1
footprint=DIP40
T 100 7050 5 10 0 0 0 0 1
description=8-bit CMOS microcontroller with A/D converter
T 100 6850 5 10 0 0 0 0 1
numslots=0
T 1100 6250 9 10 1 0 0 0 1
PIC16C774
L 4725 4225 4925 4225 3 0 0 0 -1 -1
T 792 0 8 10 0 1 0 0 1
dist-license=GPL
T 792 0 8 10 0 1 0 0 1
use-license=public domain
T 792 0 8 10 0 1 0 0 1
author=Wojciech M. Zabolotny <wzab@ise.pw.edu.pl>
