input logic tile_en	SET1
input logic [1:0] ren_in	SET0
input logic flush	SET0
output logic [1:0] valid_out	X
output logic sram_ready_out	X
input logic [1:0] [15:0] addr_in	SET0
input logic rst_n	RSTN
input logic clk_en	SET1
input logic [1:0] mode	SET0
input logic [31:0] ren_in	SET0
input logic [7:0] config_addr_in	SET0
output logic full	X
input logic [1:0] [15:0] chain_data_in	SET0
input logic [1:0] wen_in	SET0
input logic config_write	SET0
output logic stencil_valid	X
input logic clk	CLK
input logic config_read	SET0
output logic [1:0] [15:0] data_out	SEQUENCE
input logic [1:0] [15:0] data_in	SEQUENCE
input logic [1:0] config_en	SET0
output logic empty	X
output logic [1:0] [31:0] config_data_out	X
