Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Sun Aug 18 17:26:46 2024
| Host              : Zakk_Laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file MPSQ_timing_summary_postroute_physopted.rpt -pb MPSQ_timing_summary_postroute_physopted.pb -rpx MPSQ_timing_summary_postroute_physopted.rpx
| Design            : MPSQ
| Device            : xcvu19p-fsvb3824
| Speed File        : -1  PRODUCTION 1.30 11-11-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (138)
6. checking no_output_delay (106)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (138)
--------------------------------
 There are 138 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (106)
---------------------------------
 There are 106 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.150       -7.175                    110                54613        0.002        0.000                      0                54613        0.927        0.000                       0                 23196  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.150       -7.175                    110                54613        0.002        0.000                      0                54613        0.927        0.000                       0                 23196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          110  Failing Endpoints,  Worst Slack       -0.150ns,  Total Violation       -7.175ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 1.626ns (63.890%)  route 0.919ns (36.110%))
  Logic Levels:           5  (CARRY8=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 6.531 - 3.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.413ns (routing 1.764ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.953ns (routing 1.608ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.413     4.301    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.963     5.264 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=12, routed)          0.416     5.680    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTBDOUT[9]
    SLICE_X417Y494       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     5.796 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0/O
                         net (fo=1, routed)           0.010     5.806    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0_n_14
    SLICE_X417Y494       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     6.001 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0/CO[7]
                         net (fo=1, routed)           0.028     6.029    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0_n_14
    SLICE_X417Y495       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     6.102 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_458__0/CO[2]
                         net (fo=1, routed)           0.170     6.272    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2
    SLICE_X417Y497       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     6.451 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0/O
                         net (fo=2, routed)           0.054     6.505    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0_n_14
    SLICE_X417Y497       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     6.605 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_81__1_comp/O
                         net (fo=4, routed)           0.241     6.846    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEA[0]
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.953     6.531    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.634     7.166    
                         clock uncertainty           -0.035     7.130    
    RAMB36_X7Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.434     6.696    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 1.626ns (63.965%)  route 0.916ns (36.035%))
  Logic Levels:           5  (CARRY8=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 6.531 - 3.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.413ns (routing 1.764ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.953ns (routing 1.608ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.413     4.301    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.963     5.264 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=12, routed)          0.416     5.680    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTBDOUT[9]
    SLICE_X417Y494       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     5.796 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0/O
                         net (fo=1, routed)           0.010     5.806    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0_n_14
    SLICE_X417Y494       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     6.001 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0/CO[7]
                         net (fo=1, routed)           0.028     6.029    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0_n_14
    SLICE_X417Y495       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     6.102 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_458__0/CO[2]
                         net (fo=1, routed)           0.170     6.272    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2
    SLICE_X417Y497       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     6.451 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0/O
                         net (fo=2, routed)           0.054     6.505    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0_n_14
    SLICE_X417Y497       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     6.605 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_81__1_comp/O
                         net (fo=4, routed)           0.238     6.843    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEA[0]
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.953     6.531    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.634     7.166    
                         clock uncertainty           -0.035     7.130    
    RAMB36_X7Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.434     6.696    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/and_ln1080_reg_1903_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 1.124ns (38.852%)  route 1.769ns (61.148%))
  Logic Levels:           9  (CARRY8=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 6.185 - 3.000 ) 
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.067ns (routing 1.764ns, distribution 1.303ns)
  Clock Net Delay (Destination): 2.607ns (routing 1.608ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.067     3.955    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_clk_IBUF_BUFG
    SLICE_X354Y516       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y516       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.051 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[0]/Q
                         net (fo=1, routed)           0.146     4.197    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311[0]
    SLICE_X354Y516       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.435 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.463    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[7]_i_2_n_14
    SLICE_X354Y517       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.609 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_2/O[7]
                         net (fo=2, routed)           0.353     4.962    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/sub_ln69_fu_247_p2[15]
    SLICE_X353Y516       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.026 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[15]_i_3/O
                         net (fo=1, routed)           0.011     5.037    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[15]_i_3_n_14
    SLICE_X353Y516       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     5.185 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.213    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_1_n_14
    SLICE_X353Y517       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.236 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.264    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[23]_i_1_n_14
    SLICE_X353Y518       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.104     5.368 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[31]_i_2/O[1]
                         net (fo=6, routed)           0.366     5.734    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_return[25]
    SLICE_X352Y513       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     5.798 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_CS_fsm[79]_i_13/O
                         net (fo=1, routed)           0.008     5.806    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_CS_fsm[79]_i_13_n_14
    SLICE_X352Y513       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.202     6.008 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_CS_fsm_reg[79]_i_2/CO[7]
                         net (fo=3, routed)           0.743     6.751    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_reg[79]_0[0]
    SLICE_X346Y512       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     6.790 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/and_ln1080_reg_1903[0]_i_1/O
                         net (fo=1, routed)           0.058     6.848    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/and_ln1080_reg_1903[0]_i_1_n_14
    SLICE_X346Y512       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/and_ln1080_reg_1903_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.607     6.185    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X346Y512       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/and_ln1080_reg_1903_reg[0]/C
                         clock pessimism              0.525     6.711    
                         clock uncertainty           -0.035     6.675    
    SLICE_X346Y512       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.702    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/and_ln1080_reg_1903_reg[0]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.142ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 1.626ns (64.091%)  route 0.911ns (35.909%))
  Logic Levels:           5  (CARRY8=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 6.531 - 3.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.413ns (routing 1.764ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.953ns (routing 1.608ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.413     4.301    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.963     5.264 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=12, routed)          0.416     5.680    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTBDOUT[9]
    SLICE_X417Y494       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     5.796 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0/O
                         net (fo=1, routed)           0.010     5.806    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0_n_14
    SLICE_X417Y494       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     6.001 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0/CO[7]
                         net (fo=1, routed)           0.028     6.029    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0_n_14
    SLICE_X417Y495       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     6.102 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_458__0/CO[2]
                         net (fo=1, routed)           0.170     6.272    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2
    SLICE_X417Y497       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     6.451 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0/O
                         net (fo=2, routed)           0.054     6.505    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0_n_14
    SLICE_X417Y497       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     6.605 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_81__1_comp/O
                         net (fo=4, routed)           0.233     6.838    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEA[0]
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.953     6.531    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.634     7.166    
                         clock uncertainty           -0.035     7.130    
    RAMB36_X7Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[3])
                                                     -0.434     6.696    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                 -0.142    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.626ns (64.218%)  route 0.906ns (35.782%))
  Logic Levels:           5  (CARRY8=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 6.531 - 3.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.413ns (routing 1.764ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.953ns (routing 1.608ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.413     4.301    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.963     5.264 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=12, routed)          0.416     5.680    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTBDOUT[9]
    SLICE_X417Y494       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     5.796 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0/O
                         net (fo=1, routed)           0.010     5.806    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0_n_14
    SLICE_X417Y494       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     6.001 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0/CO[7]
                         net (fo=1, routed)           0.028     6.029    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0_n_14
    SLICE_X417Y495       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     6.102 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_458__0/CO[2]
                         net (fo=1, routed)           0.170     6.272    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2
    SLICE_X417Y497       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     6.451 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0/O
                         net (fo=2, routed)           0.054     6.505    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0_n_14
    SLICE_X417Y497       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     6.605 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_81__1_comp/O
                         net (fo=4, routed)           0.228     6.833    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEA[0]
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.953     6.531    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.634     7.166    
                         clock uncertainty           -0.035     7.130    
    RAMB36_X7Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.434     6.696    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.665ns (24.703%)  route 2.027ns (75.297%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 6.342 - 3.000 ) 
    Source Clock Delay      (SCD):    3.841ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.953ns (routing 1.764ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.764ns (routing 1.608ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.953     3.841    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/ap_clk_IBUF_BUFG
    SLICE_X345Y518       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X345Y518       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.937 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/ap_CS_fsm_reg[30]/Q
                         net (fo=16, routed)          0.266     4.203    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/ap_CS_fsm_state31
    SLICE_X344Y520       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.381 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/ram_reg_bram_1_i_46/O
                         net (fo=1, routed)           0.334     4.715    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/ram_reg_bram_1_i_46_n_14
    SLICE_X347Y523       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     4.865 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/ram_reg_bram_1_i_37/O
                         net (fo=1, routed)           0.168     5.033    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/ram_reg_bram_1_i_13_2
    SLICE_X347Y526       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     5.133 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/ram_reg_bram_1_i_24/O
                         net (fo=1, routed)           0.151     5.284    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/ram_reg_bram_1_i_24_n_14
    SLICE_X348Y527       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     5.323 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/ram_reg_bram_1_i_13/O
                         net (fo=2, routed)           0.052     5.375    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/ram_reg_bram_1_i_13_n_14
    SLICE_X348Y527       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     5.413 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/ram_reg_bram_2_i_2/O
                         net (fo=6, routed)           0.267     5.680    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_add_patch9_fu_433/ram_reg_bram_0
    SLICE_X344Y532       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     5.744 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_add_patch9_fu_433/ram_reg_bram_0_i_62__4/O
                         net (fo=4, routed)           0.789     6.533    patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0_3[0]
    RAMB36_X6Y106        RAMB36E2                                     r  patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.764     6.342    patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y106        RAMB36E2                                     r  patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.525     6.867    
                         clock uncertainty           -0.035     6.832    
    RAMB36_X6Y106        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[0])
                                                     -0.434     6.398    patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.398    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_2/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.598ns (24.329%)  route 1.860ns (75.671%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 6.345 - 3.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.186ns (routing 1.764ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.767ns (routing 1.608ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.186     4.074    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X347Y515       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X347Y515       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     4.170 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_reg[81]/Q
                         net (fo=7, routed)           0.192     4.362    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_state82
    SLICE_X347Y512       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.510 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/i___158_i_6/O
                         net (fo=123, routed)         0.272     4.782    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_add_patch9_fu_433/ram_reg_bram_5_2
    SLICE_X343Y512       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     4.821 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_add_patch9_fu_433/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.185     5.006    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_add_patch9_fu_433/i_5/O_n
    SLICE_X343Y507       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     5.106 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_add_patch9_fu_433/i_4_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.101     5.207    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_add_patch9_fu_433/i_4/O_n_2
    SLICE_X344Y507       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     5.322 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_add_patch9_fu_433/i_0_LOPT_REMAP_2/O
                         net (fo=11, routed)          0.749     6.071    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_areWedgeSuperPointsEqual_fu_600/ram_reg_bram_2
    SLICE_X351Y501       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     6.171 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_areWedgeSuperPointsEqual_fu_600/ram_reg_bram_2_i_5/O
                         net (fo=4, routed)           0.361     6.532    patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_2_4[0]
    RAMB36_X6Y99         RAMB36E2                                     r  patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_2/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.767     6.345    patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y99         RAMB36E2                                     r  patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_2/CLKARDCLK
                         clock pessimism              0.523     6.869    
                         clock uncertainty           -0.035     6.833    
    RAMB36_X6Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.434     6.399    patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_2
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (VIOLATED) :        -0.131ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.654ns (25.617%)  route 1.899ns (74.383%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 6.342 - 3.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.186ns (routing 1.764ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.764ns (routing 1.608ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.186     4.074    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X347Y515       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X347Y515       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     4.170 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_reg[81]/Q
                         net (fo=7, routed)           0.192     4.362    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_state82
    SLICE_X347Y512       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.510 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/i___158_i_6/O
                         net (fo=123, routed)         0.271     4.781    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/ram_reg_bram_0_34
    SLICE_X344Y513       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.896 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/i_14_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.191     5.087    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/i_14/O_n_2
    SLICE_X344Y519       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     5.126 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/i_12_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.112     5.238    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/i_12/O_n_2
    SLICE_X344Y521       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     5.277 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/i_9_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.048     5.325    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/i_9/O_n_3
    SLICE_X344Y521       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     5.363 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/i_6_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.251     5.614    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/i_6/O_n_4
    SLICE_X347Y523       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     5.793 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/i_0_LOPT_REMAP_5/O
                         net (fo=4, routed)           0.834     6.627    patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/patches_parameters_V_address0[5]
    RAMB36_X6Y106        RAMB36E2                                     r  patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.764     6.342    patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y106        RAMB36E2                                     r  patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.523     6.866    
                         clock uncertainty           -0.035     6.830    
    RAMB36_X6Y106        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.334     6.496    patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.496    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_2/WEA[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.598ns (24.408%)  route 1.852ns (75.592%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 6.345 - 3.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.186ns (routing 1.764ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.767ns (routing 1.608ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.186     4.074    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X347Y515       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X347Y515       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     4.170 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_reg[81]/Q
                         net (fo=7, routed)           0.192     4.362    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_state82
    SLICE_X347Y512       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.510 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/i___158_i_6/O
                         net (fo=123, routed)         0.272     4.782    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_add_patch9_fu_433/ram_reg_bram_5_2
    SLICE_X343Y512       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     4.821 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_add_patch9_fu_433/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.185     5.006    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_add_patch9_fu_433/i_5/O_n
    SLICE_X343Y507       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     5.106 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_add_patch9_fu_433/i_4_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.101     5.207    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_add_patch9_fu_433/i_4/O_n_2
    SLICE_X344Y507       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     5.322 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_add_patch9_fu_433/i_0_LOPT_REMAP_2/O
                         net (fo=11, routed)          0.749     6.071    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_areWedgeSuperPointsEqual_fu_600/ram_reg_bram_2
    SLICE_X351Y501       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     6.171 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_areWedgeSuperPointsEqual_fu_600/ram_reg_bram_2_i_5/O
                         net (fo=4, routed)           0.353     6.524    patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_2_4[0]
    RAMB36_X6Y99         RAMB36E2                                     r  patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_2/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.767     6.345    patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y99         RAMB36E2                                     r  patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_2/CLKARDCLK
                         clock pessimism              0.523     6.869    
                         clock uncertainty           -0.035     6.833    
    RAMB36_X6Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[3])
                                                     -0.434     6.399    patches_superpoints_V_U/MPSQ_patches_superpoints_V_ram_U/ram_reg_bram_2
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 1.552ns (59.464%)  route 1.058ns (40.536%))
  Logic Levels:           5  (CARRY8=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 6.342 - 3.000 ) 
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.190ns (routing 1.764ns, distribution 1.426ns)
  Clock Net Delay (Destination): 2.764ns (routing 1.608ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.190     4.078    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y96         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y96         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[14])
                                                      0.968     5.046 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTADOUT[14]
                         net (fo=8, routed)           0.508     5.554    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTADOUT[14]
    SLICE_X354Y479       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     5.654 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_468/O
                         net (fo=1, routed)           0.008     5.662    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_468_n_14
    SLICE_X354Y479       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     5.857 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_454/CO[7]
                         net (fo=1, routed)           0.028     5.885    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_454_n_14
    SLICE_X354Y480       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     5.958 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_363/CO[2]
                         net (fo=2, routed)           0.176     6.134    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_2_fu_505_p2
    SLICE_X352Y480       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     6.311 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_220_comp_1/O
                         net (fo=1, routed)           0.109     6.420    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_220_n_14
    SLICE_X352Y482       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     6.459 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_81_comp/O
                         net (fo=4, routed)           0.229     6.688    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEA[0]
    RAMB36_X6Y96         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.764     6.342    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y96         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.694     7.036    
                         clock uncertainty           -0.035     7.001    
    RAMB36_X6Y96         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.434     6.567    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.567    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                 -0.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_pp0_iter5_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/b_V_reg_663_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.130ns (54.622%)  route 0.108ns (45.378%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.174ns
    Source Clock Delay      (SCD):    3.445ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      2.867ns (routing 1.608ns, distribution 1.259ns)
  Clock Net Delay (Destination): 3.286ns (routing 1.764ns, distribution 1.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.867     3.445    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/ap_clk_IBUF_BUFG
    SLICE_X417Y484       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_pp0_iter5_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X417Y484       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     3.516 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_pp0_iter5_reg_reg[13]/Q
                         net (fo=2, routed)           0.096     3.612    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_pp0_iter5_reg[13]
    SLICE_X418Y484       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.059     3.671 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/p_0_out_inferred__2/i___62_carry__0/O[6]
                         net (fo=1, routed)           0.012     3.683    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215_ap_return[14]
    SLICE_X418Y484       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/b_V_reg_663_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.286     4.174    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ap_clk_IBUF_BUFG
    SLICE_X418Y484       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/b_V_reg_663_reg[14]/C
                         clock pessimism             -0.546     3.628    
    SLICE_X418Y484       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     3.681    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/b_V_reg_663_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.681    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter4_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.069ns (29.487%)  route 0.165ns (70.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.160ns
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      2.862ns (routing 1.608ns, distribution 1.254ns)
  Clock Net Delay (Destination): 3.272ns (routing 1.764ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.862     3.440    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/ap_clk_IBUF_BUFG
    SLICE_X416Y499       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter4_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y499       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.509 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter4_reg_reg[13]/Q
                         net (fo=1, routed)           0.165     3.674    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter4_reg[13]
    SLICE_X418Y499       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.272     4.160    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/ap_clk_IBUF_BUFG
    SLICE_X418Y499       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[13]/C
                         clock pessimism             -0.546     3.614    
    SLICE_X418Y499       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     3.669    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/a_V_reg_658_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.182%)  route 0.092ns (41.818%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      2.875ns (routing 1.608ns, distribution 1.267ns)
  Clock Net Delay (Destination): 3.269ns (routing 1.764ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.875     3.453    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/ap_clk_IBUF_BUFG
    SLICE_X419Y501       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y501       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     3.523 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[18]/Q
                         net (fo=2, routed)           0.069     3.592    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg[18]
    SLICE_X418Y501       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.027     3.619 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/i___62_carry__1_i_6__3/O
                         net (fo=1, routed)           0.011     3.630    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/i___62_carry__1_i_6__3_n_14
    SLICE_X418Y501       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.031     3.661 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/p_0_out_inferred__2/i___62_carry__1/O[2]
                         net (fo=1, routed)           0.012     3.673    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202_ap_return[18]
    SLICE_X418Y501       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/a_V_reg_658_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.269     4.157    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ap_clk_IBUF_BUFG
    SLICE_X418Y501       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/a_V_reg_658_reg[18]/C
                         clock pessimism             -0.546     3.611    
    SLICE_X418Y501       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.053     3.664    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/a_V_reg_658_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/shifted_Align_2_reg_451_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/phi_ln166_reg_473_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.097ns (51.053%)  route 0.093ns (48.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.959ns
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      2.719ns (routing 1.608ns, distribution 1.111ns)
  Clock Net Delay (Destination): 3.071ns (routing 1.764ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.719     3.297    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X349Y536       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/shifted_Align_2_reg_451_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y536       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.367 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/shifted_Align_2_reg_451_reg[30]/Q
                         net (fo=3, routed)           0.068     3.435    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/A[30]
    SLICE_X351Y536       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.027     3.462 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/phi_ln166_reg_473[30]_i_1/O
                         net (fo=1, routed)           0.025     3.487    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/phi_ln166_reg_473[30]_i_1_n_14
    SLICE_X351Y536       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/phi_ln166_reg_473_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.071     3.959    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X351Y536       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/phi_ln166_reg_473_reg[30]/C
                         clock pessimism             -0.534     3.425    
    SLICE_X351Y536       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     3.478    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/phi_ln166_reg_473_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/sext_ln43_reg_629_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/z_i_read_reg_263_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.070ns (27.237%)  route 0.187ns (72.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Net Delay (Source):      2.786ns (routing 1.608ns, distribution 1.178ns)
  Clock Net Delay (Destination): 3.141ns (routing 1.764ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.786     3.364    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ap_clk_IBUF_BUFG
    SLICE_X390Y485       FDSE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/sext_ln43_reg_629_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X390Y485       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     3.434 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/sext_ln43_reg_629_reg[19]/Q
                         net (fo=3, routed)           0.187     3.621    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/sext_ln43_reg_629[19]
    SLICE_X390Y479       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/z_i_read_reg_263_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.141     4.029    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/ap_clk_IBUF_BUFG
    SLICE_X390Y479       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/z_i_read_reg_263_reg[19]/C
                         clock pessimism             -0.471     3.558    
    SLICE_X390Y479       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     3.611    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/z_i_read_reg_263_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.611    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/add_ln1640_reg_296_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/j_reg_76_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.070ns (23.729%)  route 0.225ns (76.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.139ns
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Net Delay (Source):      2.864ns (routing 1.608ns, distribution 1.256ns)
  Clock Net Delay (Destination): 3.251ns (routing 1.764ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.864     3.442    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_clk_IBUF_BUFG
    SLICE_X408Y539       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/add_ln1640_reg_296_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X408Y539       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     3.512 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/add_ln1640_reg_296_reg[27]/Q
                         net (fo=3, routed)           0.225     3.737    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/add_ln1640_reg_296_reg[27]
    SLICE_X408Y542       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/j_reg_76_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.251     4.139    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_clk_IBUF_BUFG
    SLICE_X408Y542       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/j_reg_76_reg[27]/C
                         clock pessimism             -0.466     3.673    
    SLICE_X408Y542       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     3.727    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/j_reg_76_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.727    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/add_ln1662_reg_245_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/j_reg_65_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.070ns (38.674%)  route 0.111ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.950ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Net Delay (Source):      2.724ns (routing 1.608ns, distribution 1.116ns)
  Clock Net Delay (Destination): 3.062ns (routing 1.764ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.724     3.302    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/ap_clk_IBUF_BUFG
    SLICE_X270Y549       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/add_ln1662_reg_245_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y549       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     3.372 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/add_ln1662_reg_245_reg[26]/Q
                         net (fo=2, routed)           0.111     3.483    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/add_ln1662_reg_245[26]
    SLICE_X273Y549       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/j_reg_65_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.062     3.950    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/ap_clk_IBUF_BUFG
    SLICE_X273Y549       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/j_reg_65_reg[26]/C
                         clock pessimism             -0.532     3.418    
    SLICE_X273Y549       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     3.473    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/j_reg_65_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.473    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/select_ln1406_reg_1006_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/add_ln1417_1_reg_1027_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.070ns (38.462%)  route 0.112ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.955ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      2.726ns (routing 1.608ns, distribution 1.118ns)
  Clock Net Delay (Destination): 3.067ns (routing 1.764ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.726     3.304    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/ap_clk_IBUF_BUFG
    SLICE_X359Y510       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/select_ln1406_reg_1006_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X359Y510       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.374 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/select_ln1406_reg_1006_reg[0]/Q
                         net (fo=1, routed)           0.112     3.486    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/select_ln1406_reg_1006[0]
    SLICE_X359Y508       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/add_ln1417_1_reg_1027_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.067     3.955    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/ap_clk_IBUF_BUFG
    SLICE_X359Y508       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/add_ln1417_1_reg_1027_reg[0]/C
                         clock pessimism             -0.534     3.421    
    SLICE_X359Y508       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     3.476    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/add_ln1417_1_reg_1027_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.476    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter4_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter5_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.072ns (36.000%)  route 0.128ns (64.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      2.762ns (routing 1.608ns, distribution 1.154ns)
  Clock Net Delay (Destination): 3.120ns (routing 1.764ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.762     3.340    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/ap_clk_IBUF_BUFG
    SLICE_X366Y495       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter4_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X366Y495       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     3.412 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter4_reg_reg[27]/Q
                         net (fo=1, routed)           0.128     3.540    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter4_reg[27]
    SLICE_X361Y495       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter5_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.120     4.008    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/ap_clk_IBUF_BUFG
    SLICE_X361Y495       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter5_reg_reg[27]/C
                         clock pessimism             -0.534     3.474    
    SLICE_X361Y495       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     3.529    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter5_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.529    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258_pp0_iter1_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.072ns (40.678%)  route 0.105ns (59.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      2.856ns (routing 1.608ns, distribution 1.248ns)
  Clock Net Delay (Destination): 3.203ns (routing 1.764ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.856     3.434    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/ap_clk_IBUF_BUFG
    SLICE_X399Y484       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X399Y484       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     3.506 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258_reg[20]/Q
                         net (fo=1, routed)           0.105     3.611    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258[20]
    SLICE_X400Y484       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258_pp0_iter1_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.203     4.091    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/ap_clk_IBUF_BUFG
    SLICE_X400Y484       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258_pp0_iter1_reg_reg[20]/C
                         clock pessimism             -0.546     3.545    
    SLICE_X400Y484       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     3.600    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258_pp0_iter1_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X6Y108   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X6Y109   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X5Y107   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X5Y106   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB18_X7Y206   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         3.000       1.261      RAMB18_X7Y206   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB18_X7Y210   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         3.000       1.261      RAMB18_X7Y210   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X6Y106   patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.000       1.261      RAMB36_X6Y106   patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X414Y490  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_241/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X419Y500  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X373Y473  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X402Y480  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X414Y500  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X367Y466  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X402Y480  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_241/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X367Y466  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X361Y495  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X361Y495  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X397Y484  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X367Y472  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_241/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X387Y525  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X419Y488  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X397Y484  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.500       0.927      SLICE_X385Y499  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg_0_127_0_0__1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.500       0.927      SLICE_X385Y499  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg_0_127_0_0__1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.500       0.927      SLICE_X385Y499  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg_0_127_0_0__1/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.500       0.927      SLICE_X385Y499  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg_0_127_0_0__1/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.500       0.927      SLICE_X385Y499  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg_0_127_0_0__10/DP.HIGH/CLK



