module Counter (
	input Load,
	input reg Clk,
	output k
);

endmodule