

================================================================
== Vitis HLS Report for 'rasterization2_Pipeline_RAST2'
================================================================
* Date:           Tue Dec 17 15:07:09 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.574 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65558|  20.000 ns|  0.656 ms|    2|  65558|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- RAST2   |        0|    65556|        23|          1|          1|  0 ~ 65535|       yes|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      223|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|     1270|     1061|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      442|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|     1712|     1425|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |mul_9s_9s_18_1_1_U41      |mul_9s_9s_18_1_1      |        0|   0|    0|   49|    0|
    |mul_9s_9s_18_1_1_U42      |mul_9s_9s_18_1_1      |        0|   0|    0|   49|    0|
    |mul_9s_9s_18_1_1_U43      |mul_9s_9s_18_1_1      |        0|   0|    0|   49|    0|
    |udiv_16ns_8ns_8_20_1_U40  |udiv_16ns_8ns_8_20_1  |        0|   0|  635|  457|    0|
    |urem_16ns_8ns_8_20_1_U39  |urem_16ns_8ns_8_20_1  |        0|   0|  635|  457|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                     |                      |        0|   0| 1270| 1061|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +---------------------------------+-----------------------------+--------------+
    |             Instance            |            Module           |  Expression  |
    +---------------------------------+-----------------------------+--------------+
    |mac_mulsub_9s_9s_18s_18_4_1_U44  |mac_mulsub_9s_9s_18s_18_4_1  |  i0 - i1 * i2|
    |mac_mulsub_9s_9s_18s_18_4_1_U45  |mac_mulsub_9s_9s_18s_18_4_1  |  i0 - i1 * i2|
    |mac_mulsub_9s_9s_18s_18_4_1_U46  |mac_mulsub_9s_9s_18s_18_4_1  |  i0 - i1 * i2|
    +---------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln840_fu_321_p2    |         +|   0|  0|  23|          16|           1|
    |i_V_2_fu_466_p2        |         +|   0|  0|  23|          16|           1|
    |x_V_fu_348_p2          |         +|   0|  0|  15|           8|           8|
    |y_V_fu_357_p2          |         +|   0|  0|  15|           8|           8|
    |ret_V_17_fu_396_p2     |         -|   0|  0|  16|           9|           9|
    |ret_V_19_fu_366_p2     |         -|   0|  0|  16|           9|           9|
    |ret_V_21_fu_410_p2     |         -|   0|  0|  16|           9|           9|
    |ret_V_23_fu_375_p2     |         -|   0|  0|  16|           9|           9|
    |ret_V_25_fu_424_p2     |         -|   0|  0|  16|           9|           9|
    |ret_V_27_fu_384_p2     |         -|   0|  0|  16|           9|           9|
    |icmp_ln1027_fu_315_p2  |      icmp|   0|  0|  13|          16|          16|
    |or_ln61_1_fu_442_p2    |        or|   0|  0|  18|          18|          18|
    |or_ln61_fu_438_p2      |        or|   0|  0|  18|          18|          18|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 223|         155|         126|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_V_1   |   9|          2|   16|         32|
    |i_V_fu_84                |   9|          2|   16|         32|
    |k_V_fu_80                |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg       |   1|   0|    1|          0|
    |i_V_fu_84                              |  16|   0|   16|          0|
    |icmp_ln1027_reg_607                    |   1|   0|    1|          0|
    |k_V_fu_80                              |  16|   0|   16|          0|
    |rhs_1_cast_reg_575                     |  18|   0|   18|          0|
    |rhs_V_1_cast_reg_555                   |  18|   0|   18|          0|
    |rhs_V_3_cast_reg_545                   |  18|   0|   18|          0|
    |rhs_V_4_cast_reg_535                   |  18|   0|   18|          0|
    |rhs_V_cast_reg_565                     |  18|   0|   18|          0|
    |rhs_cast_reg_585                       |  18|   0|   18|          0|
    |triangle_2d_same_x0_cast_cast_reg_590  |   8|   0|    9|          1|
    |triangle_2d_same_x1_cast_cast_reg_570  |   8|   0|    9|          1|
    |triangle_2d_same_x2_cast_cast_reg_550  |   8|   0|    9|          1|
    |triangle_2d_same_y0_cast_cast_reg_580  |   8|   0|    9|          1|
    |triangle_2d_same_y1_cast_cast_reg_560  |   8|   0|    9|          1|
    |triangle_2d_same_y2_cast_cast_reg_540  |   8|   0|    9|          1|
    |x_V_reg_611                            |   8|   0|    8|          0|
    |y_V_reg_617                            |   8|   0|    8|          0|
    |icmp_ln1027_reg_607                    |  64|  32|    1|          0|
    |x_V_reg_611                            |  64|  32|    8|          0|
    |y_V_reg_617                            |  64|  32|    8|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 442|  96|  273|          6|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  rasterization2_Pipeline_RAST2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  rasterization2_Pipeline_RAST2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  rasterization2_Pipeline_RAST2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  rasterization2_Pipeline_RAST2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  rasterization2_Pipeline_RAST2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  rasterization2_Pipeline_RAST2|  return value|
|p_read4                   |   in|   16|     ap_none|                        p_read4|        scalar|
|p_read3_cast              |   in|    8|     ap_none|                   p_read3_cast|        scalar|
|p_read1                   |   in|    8|     ap_none|                        p_read1|        scalar|
|p_read2                   |   in|    8|     ap_none|                        p_read2|        scalar|
|triangle_2d_same_x0_cast  |   in|    8|     ap_none|       triangle_2d_same_x0_cast|        scalar|
|rhs                       |   in|    9|     ap_none|                            rhs|        scalar|
|triangle_2d_same_y0_cast  |   in|    8|     ap_none|       triangle_2d_same_y0_cast|        scalar|
|rhs_1                     |   in|    9|     ap_none|                          rhs_1|        scalar|
|triangle_2d_same_x1_cast  |   in|    8|     ap_none|       triangle_2d_same_x1_cast|        scalar|
|rhs_V                     |   in|    9|     ap_none|                          rhs_V|        scalar|
|triangle_2d_same_y1_cast  |   in|    8|     ap_none|       triangle_2d_same_y1_cast|        scalar|
|rhs_V_1                   |   in|    9|     ap_none|                        rhs_V_1|        scalar|
|triangle_2d_same_x2_cast  |   in|    8|     ap_none|       triangle_2d_same_x2_cast|        scalar|
|rhs_V_3                   |   in|    9|     ap_none|                        rhs_V_3|        scalar|
|triangle_2d_same_y2_cast  |   in|    8|     ap_none|       triangle_2d_same_y2_cast|        scalar|
|rhs_V_4                   |   in|    9|     ap_none|                        rhs_V_4|        scalar|
|fragment2_x_address0      |  out|    9|   ap_memory|                    fragment2_x|         array|
|fragment2_x_ce0           |  out|    1|   ap_memory|                    fragment2_x|         array|
|fragment2_x_we0           |  out|    1|   ap_memory|                    fragment2_x|         array|
|fragment2_x_d0            |  out|    8|   ap_memory|                    fragment2_x|         array|
|fragment2_y_address0      |  out|    9|   ap_memory|                    fragment2_y|         array|
|fragment2_y_ce0           |  out|    1|   ap_memory|                    fragment2_y|         array|
|fragment2_y_we0           |  out|    1|   ap_memory|                    fragment2_y|         array|
|fragment2_y_d0            |  out|    8|   ap_memory|                    fragment2_y|         array|
|fragment2_z_address0      |  out|    9|   ap_memory|                    fragment2_z|         array|
|fragment2_z_ce0           |  out|    1|   ap_memory|                    fragment2_z|         array|
|fragment2_z_we0           |  out|    1|   ap_memory|                    fragment2_z|         array|
|fragment2_z_d0            |  out|    8|   ap_memory|                    fragment2_z|         array|
|triangle_2d_same_z        |   in|    8|     ap_none|             triangle_2d_same_z|        scalar|
|fragment2_color_address0  |  out|    9|   ap_memory|                fragment2_color|         array|
|fragment2_color_ce0       |  out|    1|   ap_memory|                fragment2_color|         array|
|fragment2_color_we0       |  out|    1|   ap_memory|                fragment2_color|         array|
|fragment2_color_d0        |  out|    6|   ap_memory|                fragment2_color|         array|
|i_V_out                   |  out|   16|      ap_vld|                        i_V_out|       pointer|
|i_V_out_ap_vld            |  out|    1|      ap_vld|                        i_V_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------------+--------------+

