
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001013                       # Number of seconds simulated
sim_ticks                                  1012796500                       # Number of ticks simulated
final_tick                                 1012796500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 108962                       # Simulator instruction rate (inst/s)
host_op_rate                                   204445                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              134666266                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707292                       # Number of bytes of host memory used
host_seconds                                     7.52                       # Real time elapsed on the host
sim_insts                                      819475                       # Number of instructions simulated
sim_ops                                       1537583                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          105920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           36800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              142720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       105920                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         105920                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1655                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              575                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2230                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          104581720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           36335039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              140916759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     104581720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         104581720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         104581720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          36335039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             140916759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1655.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       575.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4544                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2230                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2230                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  142720                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   142720                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 68                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                250                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                313                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 83                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                108                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               157                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               116                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                64                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1012703500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2230                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1593                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      524                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       95                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          508                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     275.401575                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    175.062126                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    279.379229                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           181     35.63%     35.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          132     25.98%     61.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           69     13.58%     75.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           27      5.31%     80.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           27      5.31%     85.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           22      4.33%     90.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      2.56%     92.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      1.57%     94.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           29      5.71%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           508                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       105920                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        36800                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 104581720.019767045975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 36335038.677562572062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1655                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          575                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     64192500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     27313500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38787.01                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     47501.74                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      49693500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 91506000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11150000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      22284.08                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 41034.08                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        140.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     140.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.10                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.10                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.18                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1712                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.77                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      454127.13                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.77                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2263380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1180245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9760380                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          38107680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              23571210                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2211840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        136733880                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         51819840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         132661860                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               398310315                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             393.277736                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             955107250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       4164500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       16120000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     520543000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    134939750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       37138000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    299891250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1435140                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    747615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6161820                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              18432660                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2976480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        145695990                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         77842080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         116668860                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               414233685                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             408.999918                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             964514500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5993000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       18720000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     442358250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    202707000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       23519250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    319499000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  299193                       # Number of BP lookups
system.cpu.branchPred.condPredicted            299193                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             42651                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               161289                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  108923                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              18721                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          161289                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              60451                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           100838                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        20133                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      306646                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      231462                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1395                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           321                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      261149                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           247                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1012796500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2025594                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             147523                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1519530                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      299193                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             169374                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1756291                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   86430                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1238                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    261022                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1516                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1948513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.535830                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.796999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   376542     19.32%     19.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   151357      7.77%     27.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1420614     72.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1948513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147706                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.750165                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   266299                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                204500                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1337734                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 96765                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  43215                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2648742                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                149337                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  43215                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   433419                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   52239                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1553                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1263293                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                154794                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2495741                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 74326                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    43                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  65147                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  49217                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              767                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2297850                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               5958846                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4351279                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4898                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1402356                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   895494                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    141500                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               434375                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              275707                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             43800                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15337                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2344710                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 829                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1818798                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             94886                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          807955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1424934                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            813                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1948513                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.933429                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.759144                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              630638     32.37%     32.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              816952     41.93%     74.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              500923     25.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1948513                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  576569     79.03%     79.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    230      0.03%     79.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    22      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 108073     14.81%     93.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 44626      6.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9242      0.51%      0.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1238024     68.07%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1769      0.10%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    57      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  842      0.05%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  294      0.02%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 287      0.02%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               330144     18.15%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              235738     12.96%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1503      0.08%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            880      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1818798                       # Type of FU issued
system.cpu.iq.rate                           0.897908                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      729538                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.401110                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6402476                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3147243                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1711334                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                8057                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               6792                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         3441                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2534992                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4102                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           107237                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       170793                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          777                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          555                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        55003                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           90                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  43215                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   27742                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4399                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2345539                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             38210                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                434375                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               275707                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                308                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    157                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4168                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            555                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          19573                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        25459                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                45032                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1729250                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                306504                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             89548                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       537915                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   152550                       # Number of branches executed
system.cpu.iew.exec_stores                     231411                       # Number of stores executed
system.cpu.iew.exec_rate                     0.853700                       # Inst execution rate
system.cpu.iew.wb_sent                        1718906                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1714775                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1182554                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2094007                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.846554                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.564733                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          732504                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             42750                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1880617                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.817595                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.879164                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       929594     49.43%     49.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       364463     19.38%     68.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       586560     31.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1880617                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               819475                       # Number of instructions committed
system.cpu.commit.committedOps                1537583                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         484286                       # Number of memory references committed
system.cpu.commit.loads                        263582                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     145863                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2820                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1523290                       # Number of committed integer instructions.
system.cpu.commit.function_calls                51163                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4969      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1045227     67.98%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1697      0.11%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.05%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.02%     68.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.02%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          262774     17.09%     85.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         220048     14.31%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          808      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          656      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1537583                       # Class of committed instruction
system.cpu.commit.bw_lim_events                586560                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3564144                       # The number of ROB reads
system.cpu.rob.rob_writes                     4608167                       # The number of ROB writes
system.cpu.timesIdled                             858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           77081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      819475                       # Number of Instructions Simulated
system.cpu.committedOps                       1537583                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.471819                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.471819                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.404560                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.404560                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3017348                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1306631                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3689                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2360                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    293045                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   263842                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  808098                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           447.773707                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              418474                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               604                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            692.837748                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   447.773707                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.874558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.874558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          430                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3350004                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3350004                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       197509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          197509                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       220359                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         220359                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       417868                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           417868                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       417868                       # number of overall hits
system.cpu.dcache.overall_hits::total          417868                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          440                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           440                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          367                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          367                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          807                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            807                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          807                       # number of overall misses
system.cpu.dcache.overall_misses::total           807                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33061000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33061000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37319000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37319000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     70380000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     70380000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     70380000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     70380000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       197949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       197949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       418675                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       418675                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       418675                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       418675                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002223                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002223                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001663                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001663                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001928                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001928                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001928                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001928                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75138.636364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75138.636364                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101686.648501                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101686.648501                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87211.895911                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87211.895911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87211.895911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87211.895911                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          429                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    85.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           59                       # number of writebacks
system.cpu.dcache.writebacks::total                59                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          196                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          201                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          244                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          362                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          362                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          606                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          606                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20047000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20047000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36232500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36232500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     56279500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     56279500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     56279500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     56279500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001233                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001233                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001640                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001640                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001447                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001447                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001447                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001447                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82159.836066                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82159.836066                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100089.779006                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100089.779006                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92870.462046                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92870.462046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92870.462046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92870.462046                       # average overall mshr miss latency
system.cpu.dcache.replacements                    109                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           497.828291                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              260468                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2463                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            105.752335                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   497.828291                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.972321                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.972321                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2090639                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2090639                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       258005                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          258005                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       258005                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           258005                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       258005                       # number of overall hits
system.cpu.icache.overall_hits::total          258005                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3017                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3017                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3017                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3017                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3017                       # number of overall misses
system.cpu.icache.overall_misses::total          3017                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    187753000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    187753000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    187753000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    187753000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    187753000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    187753000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       261022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       261022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       261022                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       261022                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       261022                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       261022                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011558                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011558                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011558                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011558                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011558                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011558                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62231.687106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62231.687106                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62231.687106                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62231.687106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62231.687106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62231.687106                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          853                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   121.857143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          553                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          553                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          553                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          553                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          553                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          553                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2464                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2464                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2464                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2464                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2464                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2464                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155805500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155805500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155805500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155805500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155805500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155805500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009440                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009440                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009440                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009440                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63232.751623                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63232.751623                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63232.751623                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63232.751623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63232.751623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63232.751623                       # average overall mshr miss latency
system.cpu.icache.replacements                   1949                       # number of replacements
system.l2bus.snoop_filter.tot_requests           5128                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           45                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2706                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            59                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2009                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                361                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               361                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2707                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6874                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1319                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    8193                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       157504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        42432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   199936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                12                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3080                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.022078                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.146961                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3012     97.79%     97.79% # Request fanout histogram
system.l2bus.snoop_fanout::1                       68      2.21%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3080                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              2682000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6157500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1511497                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1860.396638                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3124                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2230                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.400897                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1363.798330                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   496.598308                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.332959                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.121240                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.454198                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2220                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1862                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                27230                       # Number of tag accesses
system.l2cache.tags.data_accesses               27230                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks           59                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           59                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          806                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           26                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          832                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             806                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              29                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 835                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            806                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             29                       # number of overall hits
system.l2cache.overall_hits::total                835                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          358                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            358                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1656                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          217                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1873                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1656                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           575                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2231                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1656                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          575                       # number of overall misses
system.l2cache.overall_misses::total             2231                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     35740000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     35740000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    143989000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     19291500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    163280500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    143989000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     55031500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    199020500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    143989000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     55031500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    199020500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks           59                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           59                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          361                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          361                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2462                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          243                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2705                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2462                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          604                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3066                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2462                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          604                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3066                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.991690                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.991690                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.672624                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.893004                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.692421                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.672624                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.951987                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.727658                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.672624                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.951987                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.727658                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 99832.402235                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 99832.402235                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 86949.879227                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 88900.921659                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 87175.920982                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 86949.879227                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 95706.956522                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 89206.857911                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 86949.879227                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 95706.956522                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 89206.857911                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          358                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          358                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1656                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          217                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1873                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1656                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          575                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2231                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1656                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          575                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2231                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     35024000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     35024000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    140679000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18857500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    159536500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    140679000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     53881500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    194560500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    140679000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     53881500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    194560500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.991690                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.991690                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.672624                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.893004                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.692421                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.672624                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.951987                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.727658                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.672624                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.951987                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.727658                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 97832.402235                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 97832.402235                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 84951.086957                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86900.921659                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85176.988788                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 84951.086957                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 93706.956522                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 87207.754370                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 84951.086957                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 93706.956522                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 87207.754370                       # average overall mshr miss latency
system.l2cache.replacements                        10                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2240                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           10                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1872                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                10                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                358                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               358                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1872                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4470                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       142720                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2230                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2230    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2230                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1120000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5575000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1862.294653                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2230                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2230                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1365.684707                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   496.609946                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.041677                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.015155                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.056833                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2230                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1868                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          243                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.068054                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                37910                       # Number of tag accesses
system.l3cache.tags.data_accesses               37910                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          358                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            358                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1655                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          217                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1872                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1655                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           575                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2230                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1655                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          575                       # number of overall misses
system.l3cache.overall_misses::total             2230                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     31802000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     31802000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    125784000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16904500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    142688500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    125784000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     48706500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    174490500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    125784000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     48706500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    174490500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          358                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          358                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1655                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          217                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1872                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1655                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          575                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2230                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1655                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          575                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2230                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 88832.402235                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 88832.402235                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 76002.416918                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 77900.921659                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 76222.489316                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 76002.416918                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 84706.956522                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 78246.860987                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 76002.416918                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 84706.956522                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 78246.860987                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          358                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          358                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1655                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          217                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1872                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1655                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          575                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2230                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1655                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          575                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2230                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     31086000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     31086000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    122474000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16470500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    138944500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    122474000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     47556500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    170030500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    122474000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     47556500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    170030500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 86832.402235                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 86832.402235                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 74002.416918                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75900.921659                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 74222.489316                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 74002.416918                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 82706.956522                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 76246.860987                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 74002.416918                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 82706.956522                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 76246.860987                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1012796500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1872                       # Transaction distribution
system.membus.trans_dist::ReadExReq               358                       # Transaction distribution
system.membus.trans_dist::ReadExResp              358                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1872                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       142720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       142720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  142720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2230                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2230    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2230                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1115000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6049500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
