head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.6
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.4
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.2
	gdb_7_4-2011-12-13-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.04.17.44.21;	author vapier;	state Exp;
branches;
next	;


desc
@@


1.1
log
@sim: bfin: import testsuite

Now that the common sim testsuite code supports .S and .c files, we
can import the Blackfin testsuite.  There are about ~800 tests here,
so I'm only attaching a compressed patch of them.  Other than adding
files to sim/testsuite/sim/bfin/, the sim/configure.tgt file was
updated to mark Blackfin as having a testsuite, and sim/configure
regenerated.

Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@//  MAC test program.
//  Test for positive and negative saturation using
//  SIGNED FRACTIONAL  mode.
# mach: bfin

#include "test.h"
.include "testutils.inc"
	start

	init_r_regs 0;
	ASTAT = R0;

// load r0=0x00007fff
// load r1=0x00007fff
	loadsym p0, data0
	R0 = [ P0 ++ ];
	R1 = [ P0 ++ ];

	R5 = 0;
	R4 = 0;
	BITSET( R4 , 9 );
	A1 = A0 = 0;

LOOP1:
	A1 -= R0.L * R1.L, A0 += R0.L * R1.L;
//_DBG a1;
//_DBG a0;
	R4 += -1;
	CC = R4 == R5;
	IF !CC JUMP LOOP1;
R3 = ASTAT;
CHECKREG R3, (_AV1S|_AV1|_AV0S|_AV0|_AC0|_AC0_COPY|_CC|_AZ);

	_DBG A1;
	_DBG A0;

	R6 = A1.w;
	_DBG ASTAT;
	R7.L = A1.x;
	R3 = ASTAT;
	_DBG r3;
	CHECKREG R3, (_AV1S|_AV1|_AV0S|_AV0|_AC0|_AC0_COPY|_CC|_AZ);

	CHECKREG R6, 0;
	CHECKREG R7, 0x0000FF80;
	R6 = A0.w;
	R7.L = A0.x;
	CHECKREG R6, 0xffffffff;
	CHECKREG R7, 0x7f;

	pass

	.data 0x1000;
data0:
	.dw 0x7fff
	.dw 0x0000
	.dw 0x7fff
	.dw 0x0000
@
