<profile>

<section name = "Vitis HLS Report for 'mul_body'" level="0">
<item name = "Date">Tue Feb  8 15:34:49 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">ban_interface</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.016 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230">mul_body_Pipeline_VITIS_LOOP_169_1, 22, 22, 0.220 us, 0.220 us, 22, 22, no</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241">mul_body_Pipeline_VITIS_LOOP_187_1, 5, 5, 50.000 ns, 50.000 ns, 5, 5, no</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249">mul_body_Pipeline_VITIS_LOOP_21_1, 5, 5, 50.000 ns, 50.000 ns, 5, 5, no</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259">mul_body_Pipeline_VITIS_LOOP_84_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267">mul_body_Pipeline_VITIS_LOOP_92_2, 3, 5, 30.000 ns, 50.000 ns, 3, 5, no</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279">mul_body_Pipeline_VITIS_LOOP_104_3, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 182, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 15, 2359, 7174, -</column>
<column name="Memory">0, -, 64, 3, 0</column>
<column name="Multiplexer">-, -, -, 284, -</column>
<column name="Register">-, -, 544, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U493">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279">mul_body_Pipeline_VITIS_LOOP_104_3, 0, 0, 166, 162, 0</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230">mul_body_Pipeline_VITIS_LOOP_169_1, 0, 15, 1779, 6600, 0</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241">mul_body_Pipeline_VITIS_LOOP_187_1, 0, 0, 103, 55, 0</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249">mul_body_Pipeline_VITIS_LOOP_21_1, 0, 0, 100, 58, 0</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259">mul_body_Pipeline_VITIS_LOOP_84_1, 0, 0, 75, 178, 0</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267">mul_body_Pipeline_VITIS_LOOP_92_2, 0, 0, 136, 121, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="aux_U">mul_body_aux_RAM_AUTO_1R1W, 0, 64, 3, 0, 5, 32, 1, 160</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln104_fu_500_p2">+, 0, 0, 10, 3, 1</column>
<column name="base_fu_462_p2">+, 0, 0, 9, 2, 1</column>
<column name="p_fu_353_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_fu_479_p2">+, 0, 0, 39, 32, 32</column>
<column name="sub_ln92_fu_457_p2">-, 0, 0, 10, 3, 2</column>
<column name="and_ln77_fu_418_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln104_7_fu_494_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln104_fu_484_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln77_8_fu_406_p2">icmp, 0, 0, 16, 23, 1</column>
<column name="icmp_ln77_fu_400_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln92_fu_432_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="or_ln77_fu_412_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln104_fu_506_p3">select, 0, 0, 3, 1, 2</column>
<column name="xor_ln100_fu_469_p2">xor, 0, 0, 3, 2, 3</column>
<column name="xor_ln92_fu_438_p2">xor, 0, 0, 2, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="agg_result_num12_4_reg_142">9, 2, 32, 64</column>
<column name="agg_result_num12_7_reg_196">14, 3, 32, 96</column>
<column name="agg_result_num2_4_reg_152">9, 2, 32, 64</column>
<column name="agg_result_num2_7_reg_207">14, 3, 32, 96</column>
<column name="agg_result_num_4_reg_132">9, 2, 32, 64</column>
<column name="agg_result_num_7_reg_185">14, 3, 32, 96</column>
<column name="agg_result_p_0_reg_174">9, 2, 32, 64</column>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="ap_phi_mux_agg_result_num12_7_phi_fu_199_p6">9, 2, 32, 64</column>
<column name="ap_phi_mux_agg_result_num2_7_phi_fu_210_p6">9, 2, 32, 64</column>
<column name="ap_phi_mux_agg_result_num_7_phi_fu_188_p6">9, 2, 32, 64</column>
<column name="ap_phi_mux_base_0_lcssa_i1114_phi_fu_166_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_this_p_write_assign_phi_fu_221_p6">9, 2, 32, 64</column>
<column name="ap_return_0">9, 2, 32, 64</column>
<column name="ap_return_1">9, 2, 32, 64</column>
<column name="ap_return_2">9, 2, 32, 64</column>
<column name="ap_return_3">9, 2, 32, 64</column>
<column name="aux_address0">14, 3, 3, 9</column>
<column name="aux_ce0">14, 3, 1, 3</column>
<column name="aux_we0">9, 2, 1, 2</column>
<column name="base_0_lcssa_i1114_reg_162">9, 2, 2, 4</column>
<column name="this_p_write_assign_reg_218">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="agg_result_num12_4_reg_142">32, 0, 32, 0</column>
<column name="agg_result_num12_7_reg_196">32, 0, 32, 0</column>
<column name="agg_result_num2_4_reg_152">32, 0, 32, 0</column>
<column name="agg_result_num2_7_reg_207">32, 0, 32, 0</column>
<column name="agg_result_num_4_reg_132">32, 0, 32, 0</column>
<column name="agg_result_num_7_reg_185">32, 0, 32, 0</column>
<column name="agg_result_p_0_reg_174">32, 0, 32, 0</column>
<column name="and_ln77_reg_673">1, 0, 1, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_return_0_preg">32, 0, 32, 0</column>
<column name="ap_return_1_preg">32, 0, 32, 0</column>
<column name="ap_return_2_preg">32, 0, 32, 0</column>
<column name="ap_return_3_preg">32, 0, 32, 0</column>
<column name="base_0_lcssa_i1114_reg_162">2, 0, 2, 0</column>
<column name="empty_44_reg_639">32, 0, 32, 0</column>
<column name="empty_45_reg_644">32, 0, 32, 0</column>
<column name="empty_46_reg_677">2, 0, 2, 0</column>
<column name="empty_reg_634">32, 0, 32, 0</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln104_reg_707">1, 0, 1, 0</column>
<column name="icmp_ln92_reg_683">1, 0, 1, 0</column>
<column name="p_reg_649">32, 0, 32, 0</column>
<column name="select_ln104_reg_711">3, 0, 3, 0</column>
<column name="this_p_write_assign_reg_218">32, 0, 32, 0</column>
<column name="xor_ln92_reg_687">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mul_body, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mul_body, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mul_body, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mul_body, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mul_body, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mul_body, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, mul_body, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, mul_body, return value</column>
<column name="ap_return_2">out, 32, ap_ctrl_hs, mul_body, return value</column>
<column name="ap_return_3">out, 32, ap_ctrl_hs, mul_body, return value</column>
<column name="p_read13">in, 128, ap_none, p_read13, scalar</column>
<column name="p_read24">in, 128, ap_none, p_read24, scalar</column>
</table>
</item>
</section>
</profile>
