Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/ngonidzashe/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 316f16fcca2c493a9feb1e0fb85cdaa2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot XADCdemo_behav xil_defaultlib.XADCdemo xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'di_in' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dwe_in' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_in' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'PWM_in' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:383]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.XADC(INIT_40=16'b100000000000000...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.sevensegdecoder
Compiling module xil_defaultlib.mux4_4bus
Compiling module xil_defaultlib.segClkDevider
Compiling module xil_defaultlib.counter3bit
Compiling module xil_defaultlib.decoder_3_8
Compiling module xil_defaultlib.DigitToSeg
Compiling module xil_defaultlib.lpf
Compiling module xil_defaultlib.distortion
Compiling module xil_defaultlib.chorus
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.pwm_module
Compiling module xil_defaultlib.XADCdemo
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/XADCdemo_behav/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
