
;; Function gvcalc (gvcalc_, funcdef_no=0, decl_uid=3499, cgraph_uid=0, symbol_order=0)

Emitting label for block 16
Emitting label for block 24
Reordered sequence:
 2 bb 2  [0]
 3 bb 3  [0]
 4 bb 4  [0]
 5 bb 5  [0]
 6 bb 6  [0]
 7 bb 7  [0]
 8 bb 8  [0]
 9 bb 9  [0]
 10 bb 10  [0]
 11 bb 11  [0]
 12 bb 12  [0]
 13 bb 13  [0]
 14 bb 14  [0]
 15 bb 15  [0]
 16 bb 16  [0]
 17 bb 17  [0]
 18 bb 18  [0]
 19 bb 19  [0]
 20 bb 20  [0]
 21 bb 21  [0]
 22 bb 22  [0]
 23 bb 23  [0]
 24 bb 24  [0]
 25 bb 25  [0]
 26 bb 26  [0]
Edge 5->25 redirected to 27
(note 1 0 10 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY (FALLTHRU)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -824 [0xfffffffffffffcc8])) [10 chord+0 S8 A64])
        (reg:DI 5 di [ chord ])) "../src/gvcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -832 [0xfffffffffffffcc0])) [10 beta+0 S8 A64])
        (reg:DI 4 si [ beta ])) "../src/gvcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])
        (reg:DI 1 dx [ r ])) "../src/gvcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -848 [0xfffffffffffffcb0])) [10 blds+0 S8 A64])
        (reg:DI 2 cx [ blds ])) "../src/gvcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])
        (reg:DI 37 r8 [ rad ])) "../src/gvcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 7 6 8 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -864 [0xfffffffffffffca0])) [10 vel+0 S8 A64])
        (reg:DI 38 r9 [ vel ])) "../src/gvcalc.f":21 81 {*movdi_internal}
     (nil))
(note 8 7 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 8 13 2 (set (reg:SF 475)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":74 127 {*movsf_internal}
     (nil))
(insn 13 12 14 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [1 u0a+0 S4 A32])
        (reg:SF 475)) "../src/gvcalc.f":74 127 {*movsf_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SF 476)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":75 127 {*movsf_internal}
     (nil))
(insn 15 14 16 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [1 u0t+0 S4 A32])
        (reg:SF 476)) "../src/gvcalc.f":75 127 {*movsf_internal}
     (nil))
(insn 16 15 17 2 (set (reg/f:DI 477)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -864 [0xfffffffffffffca0])) [10 vel+0 S8 A64])) "../src/gvcalc.f":78 81 {*movdi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:SF 87 [ _1 ])
        (mem:SF (reg/f:DI 477) [1 *vel_397(D)+0 S4 A32])) "../src/gvcalc.f":78 127 {*movsf_internal}
     (nil))
(insn 18 17 19 2 (set (reg:SF 479)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [1 u0a+0 S4 A32])) "../src/gvcalc.f":78 127 {*movsf_internal}
     (nil))
(insn 19 18 20 2 (set (reg:SF 478)
        (plus:SF (reg:SF 479)
            (reg:SF 87 [ _1 ]))) "../src/gvcalc.f":78 802 {*fop_sf_comm}
     (nil))
(insn 20 19 21 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [1 ua+0 S4 A32])
        (reg:SF 478)) "../src/gvcalc.f":78 127 {*movsf_internal}
     (nil))
(insn 21 20 22 2 (set (reg:SF 480)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":79 127 {*movsf_internal}
     (nil))
(insn 22 21 23 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [1 ua_vel+0 S4 A32])
        (reg:SF 480)) "../src/gvcalc.f":79 127 {*movsf_internal}
     (nil))
(insn 23 22 24 2 (set (reg:SF 481)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":80 127 {*movsf_internal}
     (nil))
(insn 24 23 25 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [1 ua_u0a+0 S4 A32])
        (reg:SF 481)) "../src/gvcalc.f":80 127 {*movsf_internal}
     (nil))
(insn 25 24 26 2 (set (reg/f:DI 482)
        (mem/f/c:DI (reg/f:DI 16 argp) [10 omg+0 S8 A64])) "../src/gvcalc.f":82 81 {*movdi_internal}
     (nil))
(insn 26 25 27 2 (set (reg:SF 88 [ _2 ])
        (mem:SF (reg/f:DI 482) [1 *omg_401(D)+0 S4 A32])) "../src/gvcalc.f":82 127 {*movsf_internal}
     (nil))
(insn 27 26 28 2 (set (reg/f:DI 483)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":82 81 {*movdi_internal}
     (nil))
(insn 28 27 29 2 (set (reg:SF 89 [ _3 ])
        (mem:SF (reg/f:DI 483) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":82 127 {*movsf_internal}
     (nil))
(insn 29 28 30 2 (set (reg:SF 90 [ _4 ])
        (mult:SF (reg:SF 88 [ _2 ])
            (reg:SF 89 [ _3 ]))) "../src/gvcalc.f":82 802 {*fop_sf_comm}
     (nil))
(insn 30 29 31 2 (set (reg:SF 484)
        (minus:SF (reg:SF 90 [ _4 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -100 [0xffffffffffffff9c])) [1 u0t+0 S4 A32]))) "../src/gvcalc.f":82 805 {*fop_sf_1}
     (nil))
(insn 31 30 32 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -116 [0xffffffffffffff8c])) [1 ut+0 S4 A32])
        (reg:SF 484)) "../src/gvcalc.f":82 127 {*movsf_internal}
     (nil))
(insn 32 31 33 2 (set (reg/f:DI 485)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":83 81 {*movdi_internal}
     (nil))
(insn 33 32 34 2 (set (reg:SF 486)
        (mem:SF (reg/f:DI 485) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":83 127 {*movsf_internal}
     (nil))
(insn 34 33 35 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [1 ut_omg+0 S4 A32])
        (reg:SF 486)) "../src/gvcalc.f":83 127 {*movsf_internal}
     (nil))
(insn 35 34 36 2 (set (reg:SF 487)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC2") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":84 127 {*movsf_internal}
     (nil))
(insn 36 35 37 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -124 [0xffffffffffffff84])) [1 ut_u0t+0 S4 A32])
        (reg:SF 487)) "../src/gvcalc.f":84 127 {*movsf_internal}
     (nil))
(insn 37 36 38 2 (set (reg:SF 444 [ _406 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [1 ua+0 S4 A32])) "../src/gvcalc.f":87 127 {*movsf_internal}
     (nil))
(insn 38 37 39 2 (set (reg:SF 445 [ _407 ])
        (mult:SF (reg:SF 444 [ _406 ])
            (reg:SF 444 [ _406 ]))) "../src/gvcalc.f":87 802 {*fop_sf_comm}
     (nil))
(insn 39 38 40 2 (set (reg:SF 446 [ _408 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -116 [0xffffffffffffff8c])) [1 ut+0 S4 A32])) "../src/gvcalc.f":87 127 {*movsf_internal}
     (nil))
(insn 40 39 41 2 (set (reg:SF 447 [ _409 ])
        (mult:SF (reg:SF 446 [ _408 ])
            (reg:SF 446 [ _408 ]))) "../src/gvcalc.f":87 802 {*fop_sf_comm}
     (nil))
(insn 41 40 42 2 (set (reg:SF 91 [ _5 ])
        (plus:SF (reg:SF 445 [ _407 ])
            (reg:SF 447 [ _409 ]))) "../src/gvcalc.f":87 802 {*fop_sf_comm}
     (nil))
(insn 42 41 43 2 (set (reg:SF 488)
        (sqrt:SF (reg:SF 91 [ _5 ]))) "../src/gvcalc.f":87 836 {*sqrtsf2_sse}
     (nil))
(insn 43 42 44 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [1 wz+0 S4 A32])
        (reg:SF 488)) "../src/gvcalc.f":87 127 {*movsf_internal}
     (nil))
(insn 44 43 45 2 (set (reg:SF 489)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [1 ua+0 S4 A32])) "../src/gvcalc.f":88 127 {*movsf_internal}
     (nil))
(insn 45 44 46 2 (set (reg:SF 92 [ _6 ])
        (div:SF (reg:SF 489)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -128 [0xffffffffffffff80])) [1 wz+0 S4 A32]))) "../src/gvcalc.f":88 805 {*fop_sf_1}
     (nil))
(insn 46 45 47 2 (set (reg:SF 93 [ _7 ])
        (reg:SF 92 [ _6 ])) "../src/gvcalc.f":88 127 {*movsf_internal}
     (nil))
(insn 47 46 48 2 (set (reg:SF 491)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [1 ua_vel+0 S4 A32])) "../src/gvcalc.f":88 127 {*movsf_internal}
     (nil))
(insn 48 47 49 2 (set (reg:SF 490)
        (mult:SF (reg:SF 491)
            (reg:SF 93 [ _7 ]))) "../src/gvcalc.f":88 802 {*fop_sf_comm}
     (nil))
(insn 49 48 50 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -132 [0xffffffffffffff7c])) [1 wz_vel+0 S4 A32])
        (reg:SF 490)) "../src/gvcalc.f":88 127 {*movsf_internal}
     (nil))
(insn 50 49 51 2 (set (reg:SF 492)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -116 [0xffffffffffffff8c])) [1 ut+0 S4 A32])) "../src/gvcalc.f":89 127 {*movsf_internal}
     (nil))
(insn 51 50 52 2 (set (reg:SF 94 [ _8 ])
        (div:SF (reg:SF 492)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -128 [0xffffffffffffff80])) [1 wz+0 S4 A32]))) "../src/gvcalc.f":89 805 {*fop_sf_1}
     (nil))
(insn 52 51 53 2 (set (reg:SF 95 [ _9 ])
        (reg:SF 94 [ _8 ])) "../src/gvcalc.f":89 127 {*movsf_internal}
     (nil))
(insn 53 52 54 2 (set (reg:SF 494)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [1 ut_omg+0 S4 A32])) "../src/gvcalc.f":89 127 {*movsf_internal}
     (nil))
(insn 54 53 55 2 (set (reg:SF 493)
        (mult:SF (reg:SF 494)
            (reg:SF 95 [ _9 ]))) "../src/gvcalc.f":89 802 {*fop_sf_comm}
     (nil))
(insn 55 54 56 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [1 wz_omg+0 S4 A32])
        (reg:SF 493)) "../src/gvcalc.f":89 127 {*movsf_internal}
     (nil))
(insn 56 55 57 2 (set (reg:SF 495)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -116 [0xffffffffffffff8c])) [1 ut+0 S4 A32])) "../src/gvcalc.f":92 127 {*movsf_internal}
     (nil))
(insn 57 56 58 2 (set (reg:SF 496)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [1 ua+0 S4 A32])) "../src/gvcalc.f":92 127 {*movsf_internal}
     (nil))
(insn 58 57 59 2 (set (reg:SF 22 xmm1)
        (reg:SF 495)) "../src/gvcalc.f":92 127 {*movsf_internal}
     (nil))
(insn 59 58 60 2 (set (reg:SF 21 xmm0)
        (reg:SF 496)) "../src/gvcalc.f":92 127 {*movsf_internal}
     (nil))
(call_insn/u 60 59 61 2 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2f") [flags 0x41]  <function_decl 0x14263a400 __builtin_atan2f>) [0 __builtin_atan2f S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":92 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (expr_list:SF (use (reg:SF 22 xmm1))
            (nil))))
(insn 61 60 62 2 (set (reg:SF 497)
        (reg:SF 21 xmm0)) "../src/gvcalc.f":92 127 {*movsf_internal}
     (nil))
(insn 62 61 63 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -140 [0xffffffffffffff74])) [1 psi1+0 S4 A32])
        (reg:SF 497)) "../src/gvcalc.f":92 127 {*movsf_internal}
     (nil))
(insn 63 62 64 2 (set (reg/f:DI 498)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -832 [0xfffffffffffffcc0])) [10 beta+0 S8 A64])) "../src/gvcalc.f":93 81 {*movdi_internal}
     (nil))
(insn 64 63 65 2 (set (reg:SF 96 [ _10 ])
        (mem:SF (reg/f:DI 498) [1 *beta_414(D)+0 S4 A32])) "../src/gvcalc.f":93 127 {*movsf_internal}
     (nil))
(insn 65 64 66 2 (set (reg/f:DI 499)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 16 [0x10])) [10 cl0+0 S8 A64])) "../src/gvcalc.f":93 81 {*movdi_internal}
     (nil))
(insn 66 65 67 2 (set (reg:SF 97 [ _11 ])
        (mem:SF (reg/f:DI 499) [1 *cl0_415(D)+0 S4 A32])) "../src/gvcalc.f":93 127 {*movsf_internal}
     (nil))
(insn 67 66 68 2 (set (reg/f:DI 500)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 24 [0x18])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":93 81 {*movdi_internal}
     (nil))
(insn 68 67 69 2 (set (reg:SF 98 [ _12 ])
        (mem:SF (reg/f:DI 500) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":93 127 {*movsf_internal}
     (nil))
(insn 69 68 70 2 (set (reg:SF 99 [ _13 ])
        (div:SF (reg:SF 97 [ _11 ])
            (reg:SF 98 [ _12 ]))) "../src/gvcalc.f":93 805 {*fop_sf_1}
     (nil))
(insn 70 69 71 2 (set (reg:SF 501)
        (plus:SF (reg:SF 96 [ _10 ])
            (reg:SF 99 [ _13 ]))) "../src/gvcalc.f":93 802 {*fop_sf_comm}
     (nil))
(insn 71 70 72 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -144 [0xffffffffffffff70])) [1 psi2+0 S4 A32])
        (reg:SF 501)) "../src/gvcalc.f":93 127 {*movsf_internal}
     (nil))
(insn 72 71 73 2 (set (reg:SF 440 [ M.0_387 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -140 [0xffffffffffffff74])) [1 psi1+0 S4 A32])) "../src/gvcalc.f":94 127 {*movsf_internal}
     (nil))
(insn 73 72 74 2 (set (reg:SF 502)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -144 [0xffffffffffffff70])) [1 psi2+0 S4 A32])) "../src/gvcalc.f":94 127 {*movsf_internal}
     (nil))
(insn 74 73 75 2 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 502)
            (reg:SF 440 [ M.0_387 ]))) "../src/gvcalc.f":94 51 {*cmpiusf}
     (nil))
(insn 75 74 76 2 (set (reg:QI 100 [ _14 ])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":94 613 {*setcc_qi}
     (nil))
(insn 76 75 77 2 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 440 [ M.0_387 ])
            (reg:SF 440 [ M.0_387 ]))) "../src/gvcalc.f":94 51 {*cmpiusf}
     (nil))
(insn 77 76 78 2 (set (reg:QI 101 [ _15 ])
        (unordered:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":94 613 {*setcc_qi}
     (nil))
(insn 78 77 79 2 (parallel [
            (set (reg:QI 102 [ _16 ])
                (ior:QI (reg:QI 100 [ _14 ])
                    (reg:QI 101 [ _15 ])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":94 423 {*iorqi_1}
     (nil))
(insn 79 78 80 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 102 [ _16 ])
            (const_int 0 [0]))) "../src/gvcalc.f":94 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 80 79 81 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) "../src/gvcalc.f":94 617 {*jcc_1}
     (nil)
 -> 83)
;;  succ:       3 (FALLTHRU)
;;              4

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 (FALLTHRU)
(note 81 80 82 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 82 81 83 3 (set (reg:SF 440 [ M.0_387 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -144 [0xffffffffffffff70])) [1 psi2+0 S4 A32])) "../src/gvcalc.f":94 127 {*movsf_internal}
     (nil))
;;  succ:       4 (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       2
;;              3 (FALLTHRU)
(code_label 83 82 84 4 2 (nil) [1 uses])
(note 84 83 85 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 4 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [1 psi+0 S4 A32])
        (reg:SF 440 [ M.0_387 ])) "../src/gvcalc.f":94 127 {*movsf_internal}
     (nil))
(insn 86 85 87 4 (set (reg/f:DI 503)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 224 [0xe0])) [11 lconv+0 S8 A64])) "../src/gvcalc.f":97 81 {*movdi_internal}
     (nil))
(insn 87 86 88 4 (set (mem:SI (reg/f:DI 503) [12 *lconv_421(D)+0 S4 A32])
        (const_int 0 [0])) "../src/gvcalc.f":97 82 {*movsi_internal}
     (nil))
(insn 88 87 931 4 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -44 [0xffffffffffffffd4])) [2 iter+0 S4 A32])
        (const_int 1 [0x1])) "../src/gvcalc.f":98 82 {*movsi_internal}
     (nil))
;;  succ:       5 (FALLTHRU)

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              24 [100.0%] 
(code_label 931 88 89 5 19 (nil) [1 uses])
(note 89 931 90 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 91 5 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -44 [0xffffffffffffffd4])) [2 iter+0 S4 A32])
            (const_int 20 [0x14]))) "../src/gvcalc.f":98 7 {*cmpsi_1}
     (nil))
(insn 91 90 92 5 (set (reg:QI 448 [ _433 ])
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":98 613 {*setcc_qi}
     (nil))
(insn 92 91 93 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 448 [ _433 ])
            (const_int 0 [0]))) "../src/gvcalc.f":98 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 93 92 94 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1116)
            (pc))) "../src/gvcalc.f":98 617 {*jcc_1}
     (nil)
 -> 1116)
;;  succ:       27
;;              6 (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
(note 94 93 95 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 6 (set (reg:SF 504)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [1 psi+0 S4 A32])) "../src/gvcalc.f":99 127 {*movsf_internal}
     (nil))
(insn 96 95 97 6 (set (reg:SF 21 xmm0)
        (reg:SF 504)) "../src/gvcalc.f":99 127 {*movsf_internal}
     (nil))
(call_insn/u 97 96 98 6 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cosf") [flags 0x41]  <function_decl 0x14263a700 __builtin_cosf>) [0 __builtin_cosf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":99 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 98 97 99 6 (set (reg:SF 505)
        (reg:SF 21 xmm0)) "../src/gvcalc.f":99 127 {*movsf_internal}
     (nil))
(insn 99 98 100 6 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -148 [0xffffffffffffff6c])) [1 cosp+0 S4 A32])
        (reg:SF 505)) "../src/gvcalc.f":99 127 {*movsf_internal}
     (nil))
(insn 100 99 101 6 (set (reg:SF 506)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [1 psi+0 S4 A32])) "../src/gvcalc.f":100 127 {*movsf_internal}
     (nil))
(insn 101 100 102 6 (set (reg:SF 21 xmm0)
        (reg:SF 506)) "../src/gvcalc.f":100 127 {*movsf_internal}
     (nil))
(call_insn/u 102 101 103 6 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sinf") [flags 0x41]  <function_decl 0x14263c500 __builtin_sinf>) [0 __builtin_sinf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":100 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 103 102 104 6 (set (reg:SF 507)
        (reg:SF 21 xmm0)) "../src/gvcalc.f":100 127 {*movsf_internal}
     (nil))
(insn 104 103 105 6 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [1 sinp+0 S4 A32])
        (reg:SF 507)) "../src/gvcalc.f":100 127 {*movsf_internal}
     (nil))
(insn 105 104 106 6 (set (reg:SF 508)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [1 ua+0 S4 A32])) "../src/gvcalc.f":103 127 {*movsf_internal}
     (nil))
(insn 106 105 107 6 (set (reg:SF 509)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":103 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 107 106 108 6 (set (reg:SF 103 [ _17 ])
        (mult:SF (reg:SF 508)
            (reg:SF 509))) "../src/gvcalc.f":103 802 {*fop_sf_comm}
     (nil))
(insn 108 107 109 6 (set (reg:SF 510)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [1 wz+0 S4 A32])) "../src/gvcalc.f":103 127 {*movsf_internal}
     (nil))
(insn 109 108 110 6 (set (reg:SF 511)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":103 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 110 109 111 6 (set (reg:SF 104 [ _18 ])
        (mult:SF (reg:SF 510)
            (reg:SF 511))) "../src/gvcalc.f":103 802 {*fop_sf_comm}
     (nil))
(insn 111 110 112 6 (set (reg:SF 105 [ _19 ])
        (mult:SF (reg:SF 104 [ _18 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -152 [0xffffffffffffff68])) [1 sinp+0 S4 A32]))) "../src/gvcalc.f":103 802 {*fop_sf_comm}
     (nil))
(insn 112 111 113 6 (set (reg:SF 512)
        (plus:SF (reg:SF 103 [ _17 ])
            (reg:SF 105 [ _19 ]))) "../src/gvcalc.f":103 802 {*fop_sf_comm}
     (nil))
(insn 113 112 114 6 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])
        (reg:SF 512)) "../src/gvcalc.f":103 127 {*movsf_internal}
     (nil))
(insn 114 113 115 6 (set (reg:SF 513)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [1 wz+0 S4 A32])) "../src/gvcalc.f":104 127 {*movsf_internal}
     (nil))
(insn 115 114 116 6 (set (reg:SF 514)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":104 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 116 115 117 6 (set (reg:SF 106 [ _20 ])
        (mult:SF (reg:SF 513)
            (reg:SF 514))) "../src/gvcalc.f":104 802 {*fop_sf_comm}
     (nil))
(insn 117 116 118 6 (set (reg:SF 516)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -148 [0xffffffffffffff6c])) [1 cosp+0 S4 A32])) "../src/gvcalc.f":104 127 {*movsf_internal}
     (nil))
(insn 118 117 119 6 (set (reg:SF 515)
        (mult:SF (reg:SF 516)
            (reg:SF 106 [ _20 ]))) "../src/gvcalc.f":104 802 {*fop_sf_comm}
     (nil))
(insn 119 118 120 6 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [1 wa_psi+0 S4 A32])
        (reg:SF 515)) "../src/gvcalc.f":104 127 {*movsf_internal}
     (nil))
(insn 120 119 121 6 (set (reg:SF 517)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [1 ua_vel+0 S4 A32])) "../src/gvcalc.f":105 127 {*movsf_internal}
     (nil))
(insn 121 120 122 6 (set (reg:SF 518)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":105 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 122 121 123 6 (set (reg:SF 107 [ _21 ])
        (mult:SF (reg:SF 517)
            (reg:SF 518))) "../src/gvcalc.f":105 802 {*fop_sf_comm}
     (nil))
(insn 123 122 124 6 (set (reg:SF 519)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -132 [0xffffffffffffff7c])) [1 wz_vel+0 S4 A32])) "../src/gvcalc.f":105 127 {*movsf_internal}
     (nil))
(insn 124 123 125 6 (set (reg:SF 520)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":105 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 125 124 126 6 (set (reg:SF 108 [ _22 ])
        (mult:SF (reg:SF 519)
            (reg:SF 520))) "../src/gvcalc.f":105 802 {*fop_sf_comm}
     (nil))
(insn 126 125 127 6 (set (reg:SF 109 [ _23 ])
        (mult:SF (reg:SF 108 [ _22 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -152 [0xffffffffffffff68])) [1 sinp+0 S4 A32]))) "../src/gvcalc.f":105 802 {*fop_sf_comm}
     (nil))
(insn 127 126 128 6 (set (reg:SF 521)
        (plus:SF (reg:SF 107 [ _21 ])
            (reg:SF 109 [ _23 ]))) "../src/gvcalc.f":105 802 {*fop_sf_comm}
     (nil))
(insn 128 127 129 6 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -164 [0xffffffffffffff5c])) [1 wa_vel+0 S4 A32])
        (reg:SF 521)) "../src/gvcalc.f":105 127 {*movsf_internal}
     (nil))
(insn 129 128 130 6 (set (reg:SF 522)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [1 wz_omg+0 S4 A32])) "../src/gvcalc.f":106 127 {*movsf_internal}
     (nil))
(insn 130 129 131 6 (set (reg:SF 523)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":106 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 131 130 132 6 (set (reg:SF 110 [ _24 ])
        (mult:SF (reg:SF 522)
            (reg:SF 523))) "../src/gvcalc.f":106 802 {*fop_sf_comm}
     (nil))
(insn 132 131 133 6 (set (reg:SF 525)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -152 [0xffffffffffffff68])) [1 sinp+0 S4 A32])) "../src/gvcalc.f":106 127 {*movsf_internal}
     (nil))
(insn 133 132 134 6 (set (reg:SF 524)
        (mult:SF (reg:SF 525)
            (reg:SF 110 [ _24 ]))) "../src/gvcalc.f":106 802 {*fop_sf_comm}
     (nil))
(insn 134 133 135 6 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -168 [0xffffffffffffff58])) [1 wa_omg+0 S4 A32])
        (reg:SF 524)) "../src/gvcalc.f":106 127 {*movsf_internal}
     (nil))
(insn 135 134 136 6 (set (reg:SF 526)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -116 [0xffffffffffffff8c])) [1 ut+0 S4 A32])) "../src/gvcalc.f":108 127 {*movsf_internal}
     (nil))
(insn 136 135 137 6 (set (reg:SF 527)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":108 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 137 136 138 6 (set (reg:SF 111 [ _25 ])
        (mult:SF (reg:SF 526)
            (reg:SF 527))) "../src/gvcalc.f":108 802 {*fop_sf_comm}
     (nil))
(insn 138 137 139 6 (set (reg:SF 528)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [1 wz+0 S4 A32])) "../src/gvcalc.f":108 127 {*movsf_internal}
     (nil))
(insn 139 138 140 6 (set (reg:SF 529)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":108 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 140 139 141 6 (set (reg:SF 112 [ _26 ])
        (mult:SF (reg:SF 528)
            (reg:SF 529))) "../src/gvcalc.f":108 802 {*fop_sf_comm}
     (nil))
(insn 141 140 142 6 (set (reg:SF 113 [ _27 ])
        (mult:SF (reg:SF 112 [ _26 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -148 [0xffffffffffffff6c])) [1 cosp+0 S4 A32]))) "../src/gvcalc.f":108 802 {*fop_sf_comm}
     (nil))
(insn 142 141 143 6 (set (reg:SF 530)
        (plus:SF (reg:SF 111 [ _25 ])
            (reg:SF 113 [ _27 ]))) "../src/gvcalc.f":108 802 {*fop_sf_comm}
     (nil))
(insn 143 142 144 6 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])
        (reg:SF 530)) "../src/gvcalc.f":108 127 {*movsf_internal}
     (nil))
(insn 144 143 145 6 (set (reg:SF 531)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [1 wz+0 S4 A32])) "../src/gvcalc.f":109 127 {*movsf_internal}
     (nil))
(insn 145 144 146 6 (set (reg:SF 532)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":109 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 146 145 147 6 (set (reg:SF 114 [ _28 ])
        (mult:SF (reg:SF 531)
            (reg:SF 532))) "../src/gvcalc.f":109 802 {*fop_sf_comm}
     (nil))
(insn 147 146 148 6 (set (reg:SF 115 [ _29 ])
        (mult:SF (reg:SF 114 [ _28 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -152 [0xffffffffffffff68])) [1 sinp+0 S4 A32]))) "../src/gvcalc.f":109 802 {*fop_sf_comm}
     (nil))
(insn 148 147 149 6 (set (reg:V4SF 534)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":109 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 149 148 150 6 (parallel [
            (set (reg:SF 533)
                (neg:SF (reg:SF 115 [ _29 ])))
            (use (reg:V4SF 534))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":109 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 115 [ _29 ]))
        (nil)))
(insn 150 149 151 6 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50])) [1 wt_psi+0 S4 A32])
        (reg:SF 533)) "../src/gvcalc.f":109 127 {*movsf_internal}
     (nil))
(insn 151 150 152 6 (set (reg:SF 535)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -132 [0xffffffffffffff7c])) [1 wz_vel+0 S4 A32])) "../src/gvcalc.f":110 127 {*movsf_internal}
     (nil))
(insn 152 151 153 6 (set (reg:SF 536)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":110 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 153 152 154 6 (set (reg:SF 116 [ _30 ])
        (mult:SF (reg:SF 535)
            (reg:SF 536))) "../src/gvcalc.f":110 802 {*fop_sf_comm}
     (nil))
(insn 154 153 155 6 (set (reg:SF 538)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -148 [0xffffffffffffff6c])) [1 cosp+0 S4 A32])) "../src/gvcalc.f":110 127 {*movsf_internal}
     (nil))
(insn 155 154 156 6 (set (reg:SF 537)
        (mult:SF (reg:SF 538)
            (reg:SF 116 [ _30 ]))) "../src/gvcalc.f":110 802 {*fop_sf_comm}
     (nil))
(insn 156 155 157 6 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -180 [0xffffffffffffff4c])) [1 wt_vel+0 S4 A32])
        (reg:SF 537)) "../src/gvcalc.f":110 127 {*movsf_internal}
     (nil))
(insn 157 156 158 6 (set (reg:SF 539)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [1 ut_omg+0 S4 A32])) "../src/gvcalc.f":111 127 {*movsf_internal}
     (nil))
(insn 158 157 159 6 (set (reg:SF 540)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":111 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 159 158 160 6 (set (reg:SF 117 [ _31 ])
        (mult:SF (reg:SF 539)
            (reg:SF 540))) "../src/gvcalc.f":111 802 {*fop_sf_comm}
     (nil))
(insn 160 159 161 6 (set (reg:SF 541)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -136 [0xffffffffffffff78])) [1 wz_omg+0 S4 A32])) "../src/gvcalc.f":111 127 {*movsf_internal}
     (nil))
(insn 161 160 162 6 (set (reg:SF 542)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":111 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 162 161 163 6 (set (reg:SF 118 [ _32 ])
        (mult:SF (reg:SF 541)
            (reg:SF 542))) "../src/gvcalc.f":111 802 {*fop_sf_comm}
     (nil))
(insn 163 162 164 6 (set (reg:SF 119 [ _33 ])
        (mult:SF (reg:SF 118 [ _32 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -148 [0xffffffffffffff6c])) [1 cosp+0 S4 A32]))) "../src/gvcalc.f":111 802 {*fop_sf_comm}
     (nil))
(insn 164 163 165 6 (set (reg:SF 543)
        (plus:SF (reg:SF 117 [ _31 ])
            (reg:SF 119 [ _33 ]))) "../src/gvcalc.f":111 802 {*fop_sf_comm}
     (nil))
(insn 165 164 166 6 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -184 [0xffffffffffffff48])) [1 wt_omg+0 S4 A32])
        (reg:SF 543)) "../src/gvcalc.f":111 127 {*movsf_internal}
     (nil))
(insn 166 165 167 6 (set (reg:SF 544)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":114 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 167 166 168 6 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 544)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32]))) "../src/gvcalc.f":114 51 {*cmpiusf}
     (nil))
(jump_insn 168 167 1088 6 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 194)
            (pc))) "../src/gvcalc.f":114 617 {*jcc_1}
     (nil)
 -> 194)
;;  succ:       9
;;              7 (FALLTHRU)

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
(note 1088 168 169 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 169 1088 170 7 (set (reg:SF 545)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":114 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 170 169 171 7 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 545)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32]))) "../src/gvcalc.f":114 51 {*cmpiusf}
     (nil))
(jump_insn 171 170 175 7 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 194)
            (pc))) "../src/gvcalc.f":114 617 {*jcc_1}
     (nil)
 -> 194)
;;  succ:       8 (FALLTHRU)
;;              9

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
(note 175 171 176 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 176 175 177 8 (set (reg:SF 546)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":115 127 {*movsf_internal}
     (nil))
(insn 177 176 178 8 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32])
        (reg:SF 546)) "../src/gvcalc.f":115 127 {*movsf_internal}
     (nil))
(insn 178 177 179 8 (set (reg:SF 547)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":116 127 {*movsf_internal}
     (nil))
(insn 179 178 180 8 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [1 f_psi+0 S4 A32])
        (reg:SF 547)) "../src/gvcalc.f":116 127 {*movsf_internal}
     (nil))
(insn 180 179 181 8 (set (reg:SF 548)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":117 127 {*movsf_internal}
     (nil))
(insn 181 180 182 8 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [1 f_vel+0 S4 A32])
        (reg:SF 548)) "../src/gvcalc.f":117 127 {*movsf_internal}
     (nil))
(insn 182 181 183 8 (set (reg:SF 549)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":118 127 {*movsf_internal}
     (nil))
(insn 183 182 184 8 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [1 f_omg+0 S4 A32])
        (reg:SF 549)) "../src/gvcalc.f":118 127 {*movsf_internal}
     (nil))
(insn 184 183 185 8 (set (reg:SF 550)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":120 127 {*movsf_internal}
     (nil))
(insn 185 184 186 8 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [1 adw+0 S4 A32])
        (reg:SF 550)) "../src/gvcalc.f":120 127 {*movsf_internal}
     (nil))
(insn 186 185 187 8 (set (reg:SF 551)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":121 127 {*movsf_internal}
     (nil))
(insn 187 186 188 8 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [1 adw_psi+0 S4 A32])
        (reg:SF 551)) "../src/gvcalc.f":121 127 {*movsf_internal}
     (nil))
(insn 188 187 189 8 (set (reg:SF 552)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":122 127 {*movsf_internal}
     (nil))
(insn 189 188 190 8 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [1 adw_vel+0 S4 A32])
        (reg:SF 552)) "../src/gvcalc.f":122 127 {*movsf_internal}
     (nil))
(insn 190 189 191 8 (set (reg:SF 553)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":123 127 {*movsf_internal}
     (nil))
(insn 191 190 1105 8 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [1 adw_omg+0 S4 A32])
        (reg:SF 553)) "../src/gvcalc.f":123 127 {*movsf_internal}
     (nil))
(jump_insn 1105 191 1106 8 (set (pc)
        (label_ref 353)) -1
     (nil)
 -> 353)
;;  succ:       12 [100.0%] 

(barrier 1106 1105 194)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL)
;;  pred:       6
;;              7
(code_label 194 1106 195 9 4 (nil) [2 uses])
(note 195 194 196 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 196 195 197 9 (set (reg:SF 554)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":126 127 {*movsf_internal}
     (nil))
(insn 197 196 198 9 (set (reg:SF 120 [ _34 ])
        (div:SF (reg:SF 554)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32]))) "../src/gvcalc.f":126 805 {*fop_sf_1}
     (nil))
(insn 198 197 199 9 (set (reg/f:DI 555)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":126 81 {*movdi_internal}
     (nil))
(insn 199 198 200 9 (set (reg:SF 121 [ _35 ])
        (mem:SF (reg/f:DI 555) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":126 127 {*movsf_internal}
     (nil))
(insn 200 199 201 9 (set (reg:SF 122 [ _36 ])
        (mult:SF (reg:SF 120 [ _34 ])
            (reg:SF 121 [ _35 ]))) "../src/gvcalc.f":126 802 {*fop_sf_comm}
     (nil))
(insn 201 200 202 9 (set (reg/f:DI 556)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":126 81 {*movdi_internal}
     (nil))
(insn 202 201 203 9 (set (reg:SF 123 [ _37 ])
        (mem:SF (reg/f:DI 556) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":126 127 {*movsf_internal}
     (nil))
(insn 203 202 204 9 (set (reg:SF 557)
        (div:SF (reg:SF 122 [ _36 ])
            (reg:SF 123 [ _37 ]))) "../src/gvcalc.f":126 805 {*fop_sf_1}
     (nil))
(insn 204 203 205 9 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])
        (reg:SF 557)) "../src/gvcalc.f":126 127 {*movsf_internal}
     (nil))
(insn 205 204 206 9 (set (reg/f:DI 558)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":127 81 {*movdi_internal}
     (nil))
(insn 206 205 207 9 (set (reg:SF 124 [ _38 ])
        (mem:SF (reg/f:DI 558) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":127 127 {*movsf_internal}
     (nil))
(insn 207 206 208 9 (set (reg:SF 125 [ _39 ])
        (mult:SF (reg:SF 124 [ _38 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])) [1 wt_psi+0 S4 A32]))) "../src/gvcalc.f":127 802 {*fop_sf_comm}
     (nil))
(insn 208 207 209 9 (set (reg/f:DI 559)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":127 81 {*movdi_internal}
     (nil))
(insn 209 208 210 9 (set (reg:SF 126 [ _40 ])
        (mem:SF (reg/f:DI 559) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":127 127 {*movsf_internal}
     (nil))
(insn 210 209 211 9 (set (reg:SF 127 [ _41 ])
        (div:SF (reg:SF 125 [ _39 ])
            (reg:SF 126 [ _40 ]))) "../src/gvcalc.f":127 805 {*fop_sf_1}
     (nil))
(insn 211 210 212 9 (set (reg:SF 560)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])) "../src/gvcalc.f":127 127 {*movsf_internal}
     (nil))
(insn 212 211 213 9 (set (reg:SF 128 [ _42 ])
        (mult:SF (reg:SF 560)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -160 [0xffffffffffffff60])) [1 wa_psi+0 S4 A32]))) "../src/gvcalc.f":127 802 {*fop_sf_comm}
     (nil))
(insn 213 212 214 9 (set (reg:SF 129 [ _43 ])
        (minus:SF (reg:SF 127 [ _41 ])
            (reg:SF 128 [ _42 ]))) "../src/gvcalc.f":127 805 {*fop_sf_1}
     (nil))
(insn 214 213 215 9 (set (reg:SF 130 [ _44 ])
        (reg:SF 129 [ _43 ])) "../src/gvcalc.f":127 127 {*movsf_internal}
     (nil))
(insn 215 214 216 9 (set (reg:SF 561)
        (div:SF (reg:SF 130 [ _44 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32]))) "../src/gvcalc.f":127 805 {*fop_sf_1}
     (nil))
(insn 216 215 217 9 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -192 [0xffffffffffffff40])) [1 tsr_psi+0 S4 A32])
        (reg:SF 561)) "../src/gvcalc.f":127 127 {*movsf_internal}
     (nil))
(insn 217 216 218 9 (set (reg/f:DI 562)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":128 81 {*movdi_internal}
     (nil))
(insn 218 217 219 9 (set (reg:SF 131 [ _45 ])
        (mem:SF (reg/f:DI 562) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":128 127 {*movsf_internal}
     (nil))
(insn 219 218 220 9 (set (reg:SF 132 [ _46 ])
        (mult:SF (reg:SF 131 [ _45 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -180 [0xffffffffffffff4c])) [1 wt_vel+0 S4 A32]))) "../src/gvcalc.f":128 802 {*fop_sf_comm}
     (nil))
(insn 220 219 221 9 (set (reg/f:DI 563)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":128 81 {*movdi_internal}
     (nil))
(insn 221 220 222 9 (set (reg:SF 133 [ _47 ])
        (mem:SF (reg/f:DI 563) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":128 127 {*movsf_internal}
     (nil))
(insn 222 221 223 9 (set (reg:SF 134 [ _48 ])
        (div:SF (reg:SF 132 [ _46 ])
            (reg:SF 133 [ _47 ]))) "../src/gvcalc.f":128 805 {*fop_sf_1}
     (nil))
(insn 223 222 224 9 (set (reg:SF 564)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])) "../src/gvcalc.f":128 127 {*movsf_internal}
     (nil))
(insn 224 223 225 9 (set (reg:SF 135 [ _49 ])
        (mult:SF (reg:SF 564)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -164 [0xffffffffffffff5c])) [1 wa_vel+0 S4 A32]))) "../src/gvcalc.f":128 802 {*fop_sf_comm}
     (nil))
(insn 225 224 226 9 (set (reg:SF 136 [ _50 ])
        (minus:SF (reg:SF 134 [ _48 ])
            (reg:SF 135 [ _49 ]))) "../src/gvcalc.f":128 805 {*fop_sf_1}
     (nil))
(insn 226 225 227 9 (set (reg:SF 137 [ _51 ])
        (reg:SF 136 [ _50 ])) "../src/gvcalc.f":128 127 {*movsf_internal}
     (nil))
(insn 227 226 228 9 (set (reg:SF 565)
        (div:SF (reg:SF 137 [ _51 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32]))) "../src/gvcalc.f":128 805 {*fop_sf_1}
     (nil))
(insn 228 227 229 9 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -196 [0xffffffffffffff3c])) [1 tsr_vel+0 S4 A32])
        (reg:SF 565)) "../src/gvcalc.f":128 127 {*movsf_internal}
     (nil))
(insn 229 228 230 9 (set (reg/f:DI 566)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":129 81 {*movdi_internal}
     (nil))
(insn 230 229 231 9 (set (reg:SF 138 [ _52 ])
        (mem:SF (reg/f:DI 566) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":129 127 {*movsf_internal}
     (nil))
(insn 231 230 232 9 (set (reg:SF 139 [ _53 ])
        (mult:SF (reg:SF 138 [ _52 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -184 [0xffffffffffffff48])) [1 wt_omg+0 S4 A32]))) "../src/gvcalc.f":129 802 {*fop_sf_comm}
     (nil))
(insn 232 231 233 9 (set (reg/f:DI 567)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":129 81 {*movdi_internal}
     (nil))
(insn 233 232 234 9 (set (reg:SF 140 [ _54 ])
        (mem:SF (reg/f:DI 567) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":129 127 {*movsf_internal}
     (nil))
(insn 234 233 235 9 (set (reg:SF 141 [ _55 ])
        (div:SF (reg:SF 139 [ _53 ])
            (reg:SF 140 [ _54 ]))) "../src/gvcalc.f":129 805 {*fop_sf_1}
     (nil))
(insn 235 234 236 9 (set (reg:SF 568)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])) "../src/gvcalc.f":129 127 {*movsf_internal}
     (nil))
(insn 236 235 237 9 (set (reg:SF 142 [ _56 ])
        (mult:SF (reg:SF 568)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -168 [0xffffffffffffff58])) [1 wa_omg+0 S4 A32]))) "../src/gvcalc.f":129 802 {*fop_sf_comm}
     (nil))
(insn 237 236 238 9 (set (reg:SF 143 [ _57 ])
        (minus:SF (reg:SF 141 [ _55 ])
            (reg:SF 142 [ _56 ]))) "../src/gvcalc.f":129 805 {*fop_sf_1}
     (nil))
(insn 238 237 239 9 (set (reg:SF 144 [ _58 ])
        (reg:SF 143 [ _57 ])) "../src/gvcalc.f":129 127 {*movsf_internal}
     (nil))
(insn 239 238 240 9 (set (reg:SF 569)
        (div:SF (reg:SF 144 [ _58 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32]))) "../src/gvcalc.f":129 805 {*fop_sf_1}
     (nil))
(insn 240 239 241 9 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -200 [0xffffffffffffff38])) [1 tsr_omg+0 S4 A32])
        (reg:SF 569)) "../src/gvcalc.f":129 127 {*movsf_internal}
     (nil))
(insn 241 240 242 9 (set (reg/f:DI 570)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -848 [0xfffffffffffffcb0])) [10 blds+0 S8 A64])) "../src/gvcalc.f":131 81 {*movdi_internal}
     (nil))
(insn 242 241 243 9 (set (reg:SF 145 [ _59 ])
        (mem:SF (reg/f:DI 570) [1 *blds_449(D)+0 S4 A32])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (nil))
(insn 243 242 244 9 (set (reg:SF 571)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 244 243 245 9 (set (reg:SF 146 [ _60 ])
        (mult:SF (reg:SF 145 [ _59 ])
            (reg:SF 571))) "../src/gvcalc.f":131 802 {*fop_sf_comm}
     (nil))
(insn 245 244 246 9 (set (reg/f:DI 572)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":131 81 {*movdi_internal}
     (nil))
(insn 246 245 247 9 (set (reg:SF 147 [ _61 ])
        (mem:SF (reg/f:DI 572) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (nil))
(insn 247 246 248 9 (set (reg/f:DI 573)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":131 81 {*movdi_internal}
     (nil))
(insn 248 247 249 9 (set (reg:SF 148 [ _62 ])
        (mem:SF (reg/f:DI 573) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (nil))
(insn 249 248 250 9 (set (reg:SF 149 [ _63 ])
        (div:SF (reg:SF 147 [ _61 ])
            (reg:SF 148 [ _62 ]))) "../src/gvcalc.f":131 805 {*fop_sf_1}
     (nil))
(insn 250 249 251 9 (set (reg:SF 574)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 251 250 252 9 (set (reg:SF 150 [ _64 ])
        (minus:SF (reg:SF 574)
            (reg:SF 149 [ _63 ]))) "../src/gvcalc.f":131 805 {*fop_sf_1}
     (nil))
(insn 252 251 253 9 (set (reg:SF 151 [ _65 ])
        (reg:SF 150 [ _64 ])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (nil))
(insn 253 252 254 9 (set (reg:SF 152 [ _66 ])
        (mult:SF (reg:SF 146 [ _60 ])
            (reg:SF 151 [ _65 ]))) "../src/gvcalc.f":131 802 {*fop_sf_comm}
     (nil))
(insn 254 253 255 9 (set (reg:SF 576)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (nil))
(insn 255 254 256 9 (set (reg:SF 575)
        (mult:SF (reg:SF 576)
            (reg:SF 152 [ _66 ]))) "../src/gvcalc.f":131 802 {*fop_sf_comm}
     (nil))
(insn 256 255 257 9 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -204 [0xffffffffffffff34])) [1 farg+0 S4 A32])
        (reg:SF 575)) "../src/gvcalc.f":131 127 {*movsf_internal}
     (nil))
(insn 257 256 258 9 (set (reg/f:DI 577)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -848 [0xfffffffffffffcb0])) [10 blds+0 S8 A64])) "../src/gvcalc.f":132 81 {*movdi_internal}
     (nil))
(insn 258 257 259 9 (set (reg:SF 153 [ _67 ])
        (mem:SF (reg/f:DI 577) [1 *blds_449(D)+0 S4 A32])) "../src/gvcalc.f":132 127 {*movsf_internal}
     (nil))
(insn 259 258 260 9 (set (reg:SF 578)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":132 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 260 259 261 9 (set (reg:SF 154 [ _68 ])
        (mult:SF (reg:SF 153 [ _67 ])
            (reg:SF 578))) "../src/gvcalc.f":132 802 {*fop_sf_comm}
     (nil))
(insn 261 260 262 9 (set (reg/f:DI 579)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":132 81 {*movdi_internal}
     (nil))
(insn 262 261 263 9 (set (reg:SF 155 [ _69 ])
        (mem:SF (reg/f:DI 579) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":132 127 {*movsf_internal}
     (nil))
(insn 263 262 264 9 (set (reg/f:DI 580)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":132 81 {*movdi_internal}
     (nil))
(insn 264 263 265 9 (set (reg:SF 156 [ _70 ])
        (mem:SF (reg/f:DI 580) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":132 127 {*movsf_internal}
     (nil))
(insn 265 264 266 9 (set (reg:SF 157 [ _71 ])
        (div:SF (reg:SF 155 [ _69 ])
            (reg:SF 156 [ _70 ]))) "../src/gvcalc.f":132 805 {*fop_sf_1}
     (nil))
(insn 266 265 267 9 (set (reg:SF 581)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":132 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 267 266 268 9 (set (reg:SF 158 [ _72 ])
        (minus:SF (reg:SF 581)
            (reg:SF 157 [ _71 ]))) "../src/gvcalc.f":132 805 {*fop_sf_1}
     (nil))
(insn 268 267 269 9 (set (reg:SF 159 [ _73 ])
        (reg:SF 158 [ _72 ])) "../src/gvcalc.f":132 127 {*movsf_internal}
     (nil))
(insn 269 268 270 9 (set (reg:SF 582)
        (mult:SF (reg:SF 154 [ _68 ])
            (reg:SF 159 [ _73 ]))) "../src/gvcalc.f":132 802 {*fop_sf_comm}
     (nil))
(insn 270 269 271 9 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -208 [0xffffffffffffff30])) [1 farg_tsr+0 S4 A32])
        (reg:SF 582)) "../src/gvcalc.f":132 127 {*movsf_internal}
     (nil))
(insn 271 270 272 9 (set (reg:SF 441 [ M.1_388 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -204 [0xffffffffffffff34])) [1 farg+0 S4 A32])) "../src/gvcalc.f":133 127 {*movsf_internal}
     (nil))
(insn 272 271 273 9 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 441 [ M.1_388 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*lC5") [flags 0x2]) [1  S4 A32]))) "../src/gvcalc.f":133 51 {*cmpiusf}
     (nil))
(insn 273 272 274 9 (set (reg:QI 160 [ _74 ])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":133 613 {*setcc_qi}
     (nil))
(insn 274 273 275 9 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 441 [ M.1_388 ])
            (reg:SF 441 [ M.1_388 ]))) "../src/gvcalc.f":133 51 {*cmpiusf}
     (nil))
(insn 275 274 276 9 (set (reg:QI 161 [ _75 ])
        (unordered:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":133 613 {*setcc_qi}
     (nil))
(insn 276 275 277 9 (parallel [
            (set (reg:QI 162 [ _76 ])
                (ior:QI (reg:QI 160 [ _74 ])
                    (reg:QI 161 [ _75 ])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":133 423 {*iorqi_1}
     (nil))
(insn 277 276 278 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 162 [ _76 ])
            (const_int 0 [0]))) "../src/gvcalc.f":133 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 278 277 279 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 281)
            (pc))) "../src/gvcalc.f":133 617 {*jcc_1}
     (nil)
 -> 281)
;;  succ:       10 (FALLTHRU)
;;              11

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL)
;;  pred:       9 (FALLTHRU)
(note 279 278 280 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 280 279 281 10 (set (reg:SF 441 [ M.1_388 ])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC5") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":133 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 2.0e+1 [0x0.ap+5])
        (nil)))
;;  succ:       11 (FALLTHRU)

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL)
;;  pred:       9
;;              10 (FALLTHRU)
(code_label 281 280 282 11 7 (nil) [1 uses])
(note 282 281 283 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 283 282 284 11 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -204 [0xffffffffffffff34])) [1 farg+0 S4 A32])
        (reg:SF 441 [ M.1_388 ])) "../src/gvcalc.f":133 127 {*movsf_internal}
     (nil))
(insn 284 283 285 11 (set (reg:SF 583)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -204 [0xffffffffffffff34])) [1 farg+0 S4 A32])) "../src/gvcalc.f":135 127 {*movsf_internal}
     (nil))
(insn 285 284 286 11 (set (reg:V4SF 584)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":135 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 286 285 287 11 (parallel [
            (set (reg:SF 163 [ _77 ])
                (neg:SF (reg:SF 583)))
            (use (reg:V4SF 584))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":135 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 583))
        (nil)))
(insn 287 286 288 11 (set (reg:SF 21 xmm0)
        (reg:SF 163 [ _77 ])) "../src/gvcalc.f":135 127 {*movsf_internal}
     (nil))
(call_insn/u 288 287 289 11 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("expf") [flags 0x41]  <function_decl 0x14263b300 __builtin_expf>) [0 __builtin_expf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":135 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 289 288 290 11 (set (reg:SF 585)
        (reg:SF 21 xmm0)) "../src/gvcalc.f":135 127 {*movsf_internal}
     (nil))
(insn 290 289 291 11 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -212 [0xffffffffffffff2c])) [1 fexp+0 S4 A32])
        (reg:SF 585)) "../src/gvcalc.f":135 127 {*movsf_internal}
     (nil))
(insn 291 290 292 11 (set (reg:SF 586)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -212 [0xffffffffffffff2c])) [1 fexp+0 S4 A32])) "../src/gvcalc.f":136 127 {*movsf_internal}
     (nil))
(insn 292 291 293 11 (set (reg:SF 164 [ _78 ])
        (mult:SF (reg:SF 586)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -208 [0xffffffffffffff30])) [1 farg_tsr+0 S4 A32]))) "../src/gvcalc.f":136 802 {*fop_sf_comm}
     (nil))
(insn 293 292 294 11 (set (reg:V4SF 588)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":136 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 294 293 295 11 (parallel [
            (set (reg:SF 587)
                (neg:SF (reg:SF 164 [ _78 ])))
            (use (reg:V4SF 588))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":136 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 164 [ _78 ]))
        (nil)))
(insn 295 294 296 11 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -216 [0xffffffffffffff28])) [1 fexp_tsr+0 S4 A32])
        (reg:SF 587)) "../src/gvcalc.f":136 127 {*movsf_internal}
     (nil))
(insn 296 295 297 11 (set (reg:SF 165 [ pi.5_79 ])
        (mem/c:SF (symbol_ref:DI ("pi.3572") [flags 0x1c02]  <var_decl 0x1427ec000 pi>) [1 pi+0 S4 A32])) "../src/gvcalc.f":138 127 {*movsf_internal}
     (nil))
(insn 297 296 298 11 (set (reg:SF 589)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC6") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":138 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 2.0e+0 [0x0.8p+2])
        (nil)))
(insn 298 297 299 11 (set (reg:SF 166 [ _80 ])
        (div:SF (reg:SF 589)
            (reg:SF 165 [ pi.5_79 ]))) "../src/gvcalc.f":138 805 {*fop_sf_1}
     (nil))
(insn 299 298 300 11 (set (reg:SF 167 [ _81 ])
        (reg:SF 166 [ _80 ])) "../src/gvcalc.f":138 127 {*movsf_internal}
     (nil))
(insn 300 299 301 11 (set (reg:SF 590)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -212 [0xffffffffffffff2c])) [1 fexp+0 S4 A32])) "../src/gvcalc.f":138 127 {*movsf_internal}
     (nil))
(insn 301 300 302 11 (set (reg:SF 21 xmm0)
        (reg:SF 590)) "../src/gvcalc.f":138 127 {*movsf_internal}
     (nil))
(call_insn/u 302 301 303 11 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("acosf") [flags 0x41]  <function_decl 0x142637000 __builtin_acosf>) [0 __builtin_acosf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":138 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 303 302 304 11 (set (reg:SF 168 [ _82 ])
        (reg:SF 21 xmm0)) "../src/gvcalc.f":138 127 {*movsf_internal}
     (nil))
(insn 304 303 305 11 (set (reg:SF 591)
        (mult:SF (reg:SF 167 [ _81 ])
            (reg:SF 168 [ _82 ]))) "../src/gvcalc.f":138 802 {*fop_sf_comm}
     (nil))
(insn 305 304 306 11 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32])
        (reg:SF 591)) "../src/gvcalc.f":138 127 {*movsf_internal}
     (nil))
(insn 306 305 307 11 (set (reg:SF 449 [ _458 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -212 [0xffffffffffffff2c])) [1 fexp+0 S4 A32])) "../src/gvcalc.f":139 127 {*movsf_internal}
     (nil))
(insn 307 306 308 11 (set (reg:SF 450 [ _459 ])
        (mult:SF (reg:SF 449 [ _458 ])
            (reg:SF 449 [ _458 ]))) "../src/gvcalc.f":139 802 {*fop_sf_comm}
     (nil))
(insn 308 307 309 11 (set (reg:SF 169 [ pi.6_83 ])
        (mem/c:SF (symbol_ref:DI ("pi.3572") [flags 0x1c02]  <var_decl 0x1427ec000 pi>) [1 pi+0 S4 A32])) "../src/gvcalc.f":139 127 {*movsf_internal}
     (nil))
(insn 309 308 310 11 (set (reg:SF 592)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC6") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":139 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 2.0e+0 [0x0.8p+2])
        (nil)))
(insn 310 309 311 11 (set (reg:SF 170 [ _84 ])
        (div:SF (reg:SF 592)
            (reg:SF 169 [ pi.6_83 ]))) "../src/gvcalc.f":139 805 {*fop_sf_1}
     (nil))
(insn 311 310 312 11 (set (reg:SF 171 [ _85 ])
        (reg:SF 170 [ _84 ])) "../src/gvcalc.f":139 127 {*movsf_internal}
     (nil))
(insn 312 311 313 11 (set (reg:SF 593)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":139 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 313 312 314 11 (set (reg:SF 172 [ _86 ])
        (minus:SF (reg:SF 593)
            (reg:SF 450 [ _459 ]))) "../src/gvcalc.f":139 805 {*fop_sf_1}
     (nil))
(insn 314 313 315 11 (set (reg:SF 173 [ _87 ])
        (sqrt:SF (reg:SF 172 [ _86 ]))) "../src/gvcalc.f":139 836 {*sqrtsf2_sse}
     (nil))
(insn 315 314 316 11 (set (reg:SF 174 [ _88 ])
        (div:SF (reg:SF 171 [ _85 ])
            (reg:SF 173 [ _87 ]))) "../src/gvcalc.f":139 805 {*fop_sf_1}
     (nil))
(insn 316 315 317 11 (set (reg:SF 175 [ _89 ])
        (mult:SF (reg:SF 174 [ _88 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -216 [0xffffffffffffff28])) [1 fexp_tsr+0 S4 A32]))) "../src/gvcalc.f":139 802 {*fop_sf_comm}
     (nil))
(insn 317 316 318 11 (set (reg:V4SF 595)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":139 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 318 317 319 11 (parallel [
            (set (reg:SF 594)
                (neg:SF (reg:SF 175 [ _89 ])))
            (use (reg:V4SF 595))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":139 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 175 [ _89 ]))
        (nil)))
(insn 319 318 320 11 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -220 [0xffffffffffffff24])) [1 f_tsr+0 S4 A32])
        (reg:SF 594)) "../src/gvcalc.f":139 127 {*movsf_internal}
     (nil))
(insn 320 319 321 11 (set (reg:SF 597)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -220 [0xffffffffffffff24])) [1 f_tsr+0 S4 A32])) "../src/gvcalc.f":141 127 {*movsf_internal}
     (nil))
(insn 321 320 322 11 (set (reg:SF 596)
        (mult:SF (reg:SF 597)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -192 [0xffffffffffffff40])) [1 tsr_psi+0 S4 A32]))) "../src/gvcalc.f":141 802 {*fop_sf_comm}
     (nil))
(insn 322 321 323 11 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [1 f_psi+0 S4 A32])
        (reg:SF 596)) "../src/gvcalc.f":141 127 {*movsf_internal}
     (nil))
(insn 323 322 324 11 (set (reg:SF 599)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -220 [0xffffffffffffff24])) [1 f_tsr+0 S4 A32])) "../src/gvcalc.f":142 127 {*movsf_internal}
     (nil))
(insn 324 323 325 11 (set (reg:SF 598)
        (mult:SF (reg:SF 599)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -196 [0xffffffffffffff3c])) [1 tsr_vel+0 S4 A32]))) "../src/gvcalc.f":142 802 {*fop_sf_comm}
     (nil))
(insn 325 324 326 11 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [1 f_vel+0 S4 A32])
        (reg:SF 598)) "../src/gvcalc.f":142 127 {*movsf_internal}
     (nil))
(insn 326 325 327 11 (set (reg:SF 601)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -220 [0xffffffffffffff24])) [1 f_tsr+0 S4 A32])) "../src/gvcalc.f":143 127 {*movsf_internal}
     (nil))
(insn 327 326 328 11 (set (reg:SF 600)
        (mult:SF (reg:SF 601)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -200 [0xffffffffffffff38])) [1 tsr_omg+0 S4 A32]))) "../src/gvcalc.f":143 802 {*fop_sf_comm}
     (nil))
(insn 328 327 329 11 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [1 f_omg+0 S4 A32])
        (reg:SF 600)) "../src/gvcalc.f":143 127 {*movsf_internal}
     (nil))
(insn 329 328 330 11 (set (reg:SF 603)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":145 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 330 329 331 11 (set (reg:SF 602)
        (div:SF (reg:SF 603)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32]))) "../src/gvcalc.f":145 805 {*fop_sf_1}
     (nil))
(insn 331 330 332 11 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [1 adw+0 S4 A32])
        (reg:SF 602)) "../src/gvcalc.f":145 127 {*movsf_internal}
     (nil))
(insn 332 331 333 11 (set (reg:SF 451 [ _465 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])) "../src/gvcalc.f":146 127 {*movsf_internal}
     (nil))
(insn 333 332 334 11 (set (reg:SF 452 [ _466 ])
        (mult:SF (reg:SF 451 [ _465 ])
            (reg:SF 451 [ _465 ]))) "../src/gvcalc.f":146 802 {*fop_sf_comm}
     (nil))
(insn 334 333 335 11 (set (reg:SF 604)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -192 [0xffffffffffffff40])) [1 tsr_psi+0 S4 A32])) "../src/gvcalc.f":146 127 {*movsf_internal}
     (nil))
(insn 335 334 336 11 (set (reg:SF 176 [ _90 ])
        (div:SF (reg:SF 604)
            (reg:SF 452 [ _466 ]))) "../src/gvcalc.f":146 805 {*fop_sf_1}
     (nil))
(insn 336 335 337 11 (set (reg:V4SF 606)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":146 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 337 336 338 11 (parallel [
            (set (reg:SF 605)
                (neg:SF (reg:SF 176 [ _90 ])))
            (use (reg:V4SF 606))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":146 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 176 [ _90 ]))
        (nil)))
(insn 338 337 339 11 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [1 adw_psi+0 S4 A32])
        (reg:SF 605)) "../src/gvcalc.f":146 127 {*movsf_internal}
     (nil))
(insn 339 338 340 11 (set (reg:SF 453 [ _468 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])) "../src/gvcalc.f":147 127 {*movsf_internal}
     (nil))
(insn 340 339 341 11 (set (reg:SF 454 [ _469 ])
        (mult:SF (reg:SF 453 [ _468 ])
            (reg:SF 453 [ _468 ]))) "../src/gvcalc.f":147 802 {*fop_sf_comm}
     (nil))
(insn 341 340 342 11 (set (reg:SF 607)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -196 [0xffffffffffffff3c])) [1 tsr_vel+0 S4 A32])) "../src/gvcalc.f":147 127 {*movsf_internal}
     (nil))
(insn 342 341 343 11 (set (reg:SF 177 [ _91 ])
        (div:SF (reg:SF 607)
            (reg:SF 454 [ _469 ]))) "../src/gvcalc.f":147 805 {*fop_sf_1}
     (nil))
(insn 343 342 344 11 (set (reg:V4SF 609)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":147 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 344 343 345 11 (parallel [
            (set (reg:SF 608)
                (neg:SF (reg:SF 177 [ _91 ])))
            (use (reg:V4SF 609))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":147 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 177 [ _91 ]))
        (nil)))
(insn 345 344 346 11 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [1 adw_vel+0 S4 A32])
        (reg:SF 608)) "../src/gvcalc.f":147 127 {*movsf_internal}
     (nil))
(insn 346 345 347 11 (set (reg:SF 455 [ _471 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])) "../src/gvcalc.f":148 127 {*movsf_internal}
     (nil))
(insn 347 346 348 11 (set (reg:SF 456 [ _472 ])
        (mult:SF (reg:SF 455 [ _471 ])
            (reg:SF 455 [ _471 ]))) "../src/gvcalc.f":148 802 {*fop_sf_comm}
     (nil))
(insn 348 347 349 11 (set (reg:SF 610)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -200 [0xffffffffffffff38])) [1 tsr_omg+0 S4 A32])) "../src/gvcalc.f":148 127 {*movsf_internal}
     (nil))
(insn 349 348 350 11 (set (reg:SF 178 [ _92 ])
        (div:SF (reg:SF 610)
            (reg:SF 456 [ _472 ]))) "../src/gvcalc.f":148 805 {*fop_sf_1}
     (nil))
(insn 350 349 351 11 (set (reg:V4SF 612)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":148 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 351 350 352 11 (parallel [
            (set (reg:SF 611)
                (neg:SF (reg:SF 178 [ _92 ])))
            (use (reg:V4SF 612))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":148 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 178 [ _92 ]))
        (nil)))
(insn 352 351 353 11 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [1 adw_omg+0 S4 A32])
        (reg:SF 611)) "../src/gvcalc.f":148 127 {*movsf_internal}
     (nil))
;;  succ:       12 (FALLTHRU)

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;;              8 [100.0%] 
(code_label 353 352 354 12 6 (nil) [1 uses])
(note 354 353 355 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 355 354 356 12 (set (reg:SF 613)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":153 127 {*movsf_internal}
     (nil))
(insn 356 355 357 12 (set (reg:SF 179 [ _93 ])
        (minus:SF (reg:SF 613)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -104 [0xffffffffffffff98])) [1 ua+0 S4 A32]))) "../src/gvcalc.f":153 805 {*fop_sf_1}
     (nil))
(insn 357 356 358 12 (set (reg/f:DI 614)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 96 [0x60])) [10 va+0 S8 A64])) "../src/gvcalc.f":153 81 {*movdi_internal}
     (nil))
(insn 358 357 359 12 (set (mem:SF (reg/f:DI 614) [1 *va_482(D)+0 S4 A32])
        (reg:SF 179 [ _93 ])) "../src/gvcalc.f":153 127 {*movsf_internal}
     (nil))
(insn 359 358 360 12 (set (reg:SF 615)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -160 [0xffffffffffffff60])) [1 wa_psi+0 S4 A32])) "../src/gvcalc.f":154 127 {*movsf_internal}
     (nil))
(insn 360 359 361 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [1 va_psi+0 S4 A32])
        (reg:SF 615)) "../src/gvcalc.f":154 127 {*movsf_internal}
     (nil))
(insn 361 360 362 12 (set (reg:SF 616)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -164 [0xffffffffffffff5c])) [1 wa_vel+0 S4 A32])) "../src/gvcalc.f":155 127 {*movsf_internal}
     (nil))
(insn 362 361 363 12 (set (reg:SF 180 [ _94 ])
        (minus:SF (reg:SF 616)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -108 [0xffffffffffffff94])) [1 ua_vel+0 S4 A32]))) "../src/gvcalc.f":155 805 {*fop_sf_1}
     (nil))
(insn 363 362 364 12 (set (reg/f:DI 617)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 104 [0x68])) [10 va_vel+0 S8 A64])) "../src/gvcalc.f":155 81 {*movdi_internal}
     (nil))
(insn 364 363 365 12 (set (mem:SF (reg/f:DI 617) [1 *va_vel_485(D)+0 S4 A32])
        (reg:SF 180 [ _94 ])) "../src/gvcalc.f":155 127 {*movsf_internal}
     (nil))
(insn 365 364 366 12 (set (reg/f:DI 618)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 112 [0x70])) [10 va_omg+0 S8 A64])) "../src/gvcalc.f":156 81 {*movdi_internal}
     (nil))
(insn 366 365 367 12 (set (reg:SF 619)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -168 [0xffffffffffffff58])) [1 wa_omg+0 S4 A32])) "../src/gvcalc.f":156 127 {*movsf_internal}
     (nil))
(insn 367 366 368 12 (set (mem:SF (reg/f:DI 618) [1 *va_omg_487(D)+0 S4 A32])
        (reg:SF 619)) "../src/gvcalc.f":156 127 {*movsf_internal}
     (nil))
(insn 368 367 369 12 (set (reg:SF 620)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -116 [0xffffffffffffff8c])) [1 ut+0 S4 A32])) "../src/gvcalc.f":158 127 {*movsf_internal}
     (nil))
(insn 369 368 370 12 (set (reg:SF 181 [ _95 ])
        (minus:SF (reg:SF 620)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32]))) "../src/gvcalc.f":158 805 {*fop_sf_1}
     (nil))
(insn 370 369 371 12 (set (reg/f:DI 621)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 136 [0x88])) [10 vt+0 S8 A64])) "../src/gvcalc.f":158 81 {*movdi_internal}
     (nil))
(insn 371 370 372 12 (set (mem:SF (reg/f:DI 621) [1 *vt_489(D)+0 S4 A32])
        (reg:SF 181 [ _95 ])) "../src/gvcalc.f":158 127 {*movsf_internal}
     (nil))
(insn 372 371 373 12 (set (reg:SF 623)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -176 [0xffffffffffffff50])) [1 wt_psi+0 S4 A32])) "../src/gvcalc.f":159 127 {*movsf_internal}
     (nil))
(insn 373 372 374 12 (set (reg:V4SF 624)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":159 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 374 373 375 12 (parallel [
            (set (reg:SF 622)
                (neg:SF (reg:SF 623)))
            (use (reg:V4SF 624))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":159 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 623))
        (nil)))
(insn 375 374 376 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -92 [0xffffffffffffffa4])) [1 vt_psi+0 S4 A32])
        (reg:SF 622)) "../src/gvcalc.f":159 127 {*movsf_internal}
     (nil))
(insn 376 375 377 12 (set (reg:SF 625)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -180 [0xffffffffffffff4c])) [1 wt_vel+0 S4 A32])) "../src/gvcalc.f":160 127 {*movsf_internal}
     (nil))
(insn 377 376 378 12 (set (reg:V4SF 626)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":160 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 378 377 379 12 (parallel [
            (set (reg:SF 182 [ _96 ])
                (neg:SF (reg:SF 625)))
            (use (reg:V4SF 626))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":160 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 625))
        (nil)))
(insn 379 378 380 12 (set (reg/f:DI 627)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 144 [0x90])) [10 vt_vel+0 S8 A64])) "../src/gvcalc.f":160 81 {*movdi_internal}
     (nil))
(insn 380 379 381 12 (set (mem:SF (reg/f:DI 627) [1 *vt_vel_492(D)+0 S4 A32])
        (reg:SF 182 [ _96 ])) "../src/gvcalc.f":160 127 {*movsf_internal}
     (nil))
(insn 381 380 382 12 (set (reg:SF 628)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -120 [0xffffffffffffff88])) [1 ut_omg+0 S4 A32])) "../src/gvcalc.f":161 127 {*movsf_internal}
     (nil))
(insn 382 381 383 12 (set (reg:SF 183 [ _97 ])
        (minus:SF (reg:SF 628)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -184 [0xffffffffffffff48])) [1 wt_omg+0 S4 A32]))) "../src/gvcalc.f":161 805 {*fop_sf_1}
     (nil))
(insn 383 382 384 12 (set (reg/f:DI 629)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 152 [0x98])) [10 vt_omg+0 S8 A64])) "../src/gvcalc.f":161 81 {*movdi_internal}
     (nil))
(insn 384 383 385 12 (set (mem:SF (reg/f:DI 629) [1 *vt_omg_494(D)+0 S4 A32])
        (reg:SF 183 [ _97 ])) "../src/gvcalc.f":161 127 {*movsf_internal}
     (nil))
(insn 385 384 386 12 (set (reg/f:DI 630)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -848 [0xfffffffffffffcb0])) [10 blds+0 S8 A64])) "../src/gvcalc.f":164 81 {*movdi_internal}
     (nil))
(insn 386 385 387 12 (set (reg:SF 184 [ _98 ])
        (mem:SF (reg/f:DI 630) [1 *blds_449(D)+0 S4 A32])) "../src/gvcalc.f":164 127 {*movsf_internal}
     (nil))
(insn 387 386 388 12 (set (reg:SF 632)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC7") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":164 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 4.0e+0 [0x0.8p+3])
        (nil)))
(insn 388 387 389 12 (set (reg:SF 631)
        (div:SF (reg:SF 632)
            (reg:SF 184 [ _98 ]))) "../src/gvcalc.f":164 805 {*fop_sf_1}
     (nil))
(insn 389 388 390 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32])
        (reg:SF 631)) "../src/gvcalc.f":164 127 {*movsf_internal}
     (nil))
(insn 390 389 391 12 (set (reg/f:DI 633)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":165 81 {*movdi_internal}
     (nil))
(insn 391 390 392 12 (set (reg:SF 185 [ _99 ])
        (mem:SF (reg/f:DI 633) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 392 391 393 12 (set (reg:SF 186 [ pi.7_100 ])
        (mem/c:SF (symbol_ref:DI ("pi.3572") [flags 0x1c02]  <var_decl 0x1427ec000 pi>) [1 pi+0 S4 A32])) "../src/gvcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 393 392 394 12 (set (reg:SF 187 [ _101 ])
        (mult:SF (reg:SF 185 [ _99 ])
            (reg:SF 186 [ pi.7_100 ]))) "../src/gvcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 394 393 395 12 (set (reg:SF 457 [ _497 ])
        (reg:SF 187 [ _101 ])) "../src/gvcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 395 394 396 12 (set (reg:SF 458 [ _498 ])
        (mult:SF (reg:SF 457 [ _497 ])
            (reg:SF 457 [ _497 ]))) "../src/gvcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 396 395 397 12 (set (reg/f:DI 634)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":165 81 {*movdi_internal}
     (nil))
(insn 397 396 398 12 (set (reg:SF 188 [ _102 ])
        (mem:SF (reg/f:DI 634) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 398 397 399 12 (set (reg:SF 189 [ _103 ])
        (mult:SF (reg:SF 188 [ _102 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32]))) "../src/gvcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 399 398 400 12 (set (reg:SF 190 [ _104 ])
        (mult:SF (reg:SF 189 [ _103 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 adw+0 S4 A32]))) "../src/gvcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 400 399 401 12 (set (reg:SF 459 [ _499 ])
        (reg:SF 190 [ _104 ])) "../src/gvcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 401 400 402 12 (set (reg:SF 460 [ _500 ])
        (mult:SF (reg:SF 459 [ _499 ])
            (reg:SF 459 [ _499 ]))) "../src/gvcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 402 401 403 12 (set (reg:SF 191 [ _105 ])
        (plus:SF (reg:SF 458 [ _498 ])
            (reg:SF 460 [ _500 ]))) "../src/gvcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 403 402 404 12 (set (reg:SF 635)
        (sqrt:SF (reg:SF 191 [ _105 ]))) "../src/gvcalc.f":165 836 {*sqrtsf2_sse}
     (nil))
(insn 404 403 405 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -228 [0xffffffffffffff1c])) [1 pir+0 S4 A32])
        (reg:SF 635)) "../src/gvcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 405 404 406 12 (set (reg/f:DI 636)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":166 81 {*movdi_internal}
     (nil))
(insn 406 405 407 12 (set (reg:SF 192 [ _106 ])
        (mem:SF (reg/f:DI 636) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":166 127 {*movsf_internal}
     (nil))
(insn 407 406 408 12 (set (reg:SF 193 [ _107 ])
        (mult:SF (reg:SF 192 [ _106 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32]))) "../src/gvcalc.f":166 802 {*fop_sf_comm}
     (nil))
(insn 408 407 409 12 (set (reg:SF 461 [ _502 ])
        (reg:SF 193 [ _107 ])) "../src/gvcalc.f":166 127 {*movsf_internal}
     (nil))
(insn 409 408 410 12 (set (reg:SF 462 [ _503 ])
        (mult:SF (reg:SF 461 [ _502 ])
            (reg:SF 461 [ _502 ]))) "../src/gvcalc.f":166 802 {*fop_sf_comm}
     (nil))
(insn 410 409 411 12 (set (reg:SF 194 [ _108 ])
        (mult:SF (reg:SF 462 [ _503 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [1 adw+0 S4 A32]))) "../src/gvcalc.f":166 802 {*fop_sf_comm}
     (nil))
(insn 411 410 412 12 (set (reg:SF 637)
        (div:SF (reg:SF 194 [ _108 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -228 [0xffffffffffffff1c])) [1 pir+0 S4 A32]))) "../src/gvcalc.f":166 805 {*fop_sf_1}
     (nil))
(insn 412 411 413 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -232 [0xffffffffffffff18])) [1 pir_adw+0 S4 A32])
        (reg:SF 637)) "../src/gvcalc.f":166 127 {*movsf_internal}
     (nil))
(insn 413 412 414 12 (set (reg:SF 639)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -232 [0xffffffffffffff18])) [1 pir_adw+0 S4 A32])) "../src/gvcalc.f":167 127 {*movsf_internal}
     (nil))
(insn 414 413 415 12 (set (reg:SF 638)
        (mult:SF (reg:SF 639)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [1 adw_psi+0 S4 A32]))) "../src/gvcalc.f":167 802 {*fop_sf_comm}
     (nil))
(insn 415 414 416 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -236 [0xffffffffffffff14])) [1 pir_psi+0 S4 A32])
        (reg:SF 638)) "../src/gvcalc.f":167 127 {*movsf_internal}
     (nil))
(insn 416 415 417 12 (set (reg:SF 641)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -232 [0xffffffffffffff18])) [1 pir_adw+0 S4 A32])) "../src/gvcalc.f":168 127 {*movsf_internal}
     (nil))
(insn 417 416 418 12 (set (reg:SF 640)
        (mult:SF (reg:SF 641)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [1 adw_vel+0 S4 A32]))) "../src/gvcalc.f":168 802 {*fop_sf_comm}
     (nil))
(insn 418 417 419 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -240 [0xffffffffffffff10])) [1 pir_vel+0 S4 A32])
        (reg:SF 640)) "../src/gvcalc.f":168 127 {*movsf_internal}
     (nil))
(insn 419 418 420 12 (set (reg:SF 643)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -232 [0xffffffffffffff18])) [1 pir_adw+0 S4 A32])) "../src/gvcalc.f":169 127 {*movsf_internal}
     (nil))
(insn 420 419 421 12 (set (reg:SF 642)
        (mult:SF (reg:SF 643)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [1 adw_omg+0 S4 A32]))) "../src/gvcalc.f":169 802 {*fop_sf_comm}
     (nil))
(insn 421 420 422 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -244 [0xffffffffffffff0c])) [1 pir_omg+0 S4 A32])
        (reg:SF 642)) "../src/gvcalc.f":169 127 {*movsf_internal}
     (nil))
(insn 422 421 423 12 (set (reg:SF 644)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32])) "../src/gvcalc.f":171 127 {*movsf_internal}
     (nil))
(insn 423 422 424 12 (set (reg:SF 195 [ _109 ])
        (mult:SF (reg:SF 644)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32]))) "../src/gvcalc.f":171 802 {*fop_sf_comm}
     (nil))
(insn 424 423 425 12 (set (reg/f:DI 645)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 136 [0x88])) [10 vt+0 S8 A64])) "../src/gvcalc.f":171 81 {*movdi_internal}
     (nil))
(insn 425 424 426 12 (set (reg:SF 196 [ _110 ])
        (mem:SF (reg/f:DI 645) [1 *vt_489(D)+0 S4 A32])) "../src/gvcalc.f":171 127 {*movsf_internal}
     (nil))
(insn 426 425 427 12 (set (reg:SF 197 [ _111 ])
        (mult:SF (reg:SF 195 [ _109 ])
            (reg:SF 196 [ _110 ]))) "../src/gvcalc.f":171 802 {*fop_sf_comm}
     (nil))
(insn 427 426 428 12 (set (reg:SF 198 [ _112 ])
        (mult:SF (reg:SF 197 [ _111 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -228 [0xffffffffffffff1c])) [1 pir+0 S4 A32]))) "../src/gvcalc.f":171 802 {*fop_sf_comm}
     (nil))
(insn 428 427 429 12 (set (reg/f:DI 646)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 56 [0x38])) [10 gam+0 S8 A64])) "../src/gvcalc.f":171 81 {*movdi_internal}
     (nil))
(insn 429 428 430 12 (set (mem:SF (reg/f:DI 646) [1 *gam_508(D)+0 S4 A32])
        (reg:SF 198 [ _112 ])) "../src/gvcalc.f":171 127 {*movsf_internal}
     (nil))
(insn 430 429 431 12 (set (reg:SF 647)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32])) "../src/gvcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 431 430 432 12 (set (reg:SF 199 [ _113 ])
        (mult:SF (reg:SF 647)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -92 [0xffffffffffffffa4])) [1 vt_psi+0 S4 A32]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 432 431 433 12 (set (reg/f:DI 648)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 136 [0x88])) [10 vt+0 S8 A64])) "../src/gvcalc.f":172 81 {*movdi_internal}
     (nil))
(insn 433 432 434 12 (set (reg:SF 200 [ _114 ])
        (mem:SF (reg/f:DI 648) [1 *vt_489(D)+0 S4 A32])) "../src/gvcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 434 433 435 12 (set (reg:SF 201 [ _115 ])
        (mult:SF (reg:SF 200 [ _114 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [1 f_psi+0 S4 A32]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 435 434 436 12 (set (reg:SF 202 [ _116 ])
        (plus:SF (reg:SF 199 [ _113 ])
            (reg:SF 201 [ _115 ]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 436 435 437 12 (set (reg:SF 203 [ _117 ])
        (reg:SF 202 [ _116 ])) "../src/gvcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 437 436 438 12 (set (reg:SF 204 [ _118 ])
        (mult:SF (reg:SF 203 [ _117 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 438 437 439 12 (set (reg:SF 205 [ _119 ])
        (mult:SF (reg:SF 204 [ _118 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -228 [0xffffffffffffff1c])) [1 pir+0 S4 A32]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 439 438 440 12 (set (reg:SF 649)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32])) "../src/gvcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 440 439 441 12 (set (reg:SF 206 [ _120 ])
        (mult:SF (reg:SF 649)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 441 440 442 12 (set (reg/f:DI 650)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 136 [0x88])) [10 vt+0 S8 A64])) "../src/gvcalc.f":172 81 {*movdi_internal}
     (nil))
(insn 442 441 443 12 (set (reg:SF 207 [ _121 ])
        (mem:SF (reg/f:DI 650) [1 *vt_489(D)+0 S4 A32])) "../src/gvcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 443 442 444 12 (set (reg:SF 208 [ _122 ])
        (mult:SF (reg:SF 206 [ _120 ])
            (reg:SF 207 [ _121 ]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 444 443 445 12 (set (reg:SF 209 [ _123 ])
        (mult:SF (reg:SF 208 [ _122 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -236 [0xffffffffffffff14])) [1 pir_psi+0 S4 A32]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 445 444 446 12 (set (reg:SF 651)
        (plus:SF (reg:SF 205 [ _119 ])
            (reg:SF 209 [ _123 ]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 446 445 447 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [1 gam_psi+0 S4 A32])
        (reg:SF 651)) "../src/gvcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 447 446 448 12 (set (reg/f:DI 652)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 144 [0x90])) [10 vt_vel+0 S8 A64])) "../src/gvcalc.f":173 81 {*movdi_internal}
     (nil))
(insn 448 447 449 12 (set (reg:SF 210 [ _124 ])
        (mem:SF (reg/f:DI 652) [1 *vt_vel_492(D)+0 S4 A32])) "../src/gvcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 449 448 450 12 (set (reg:SF 211 [ _125 ])
        (mult:SF (reg:SF 210 [ _124 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 450 449 451 12 (set (reg/f:DI 653)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 136 [0x88])) [10 vt+0 S8 A64])) "../src/gvcalc.f":173 81 {*movdi_internal}
     (nil))
(insn 451 450 452 12 (set (reg:SF 212 [ _126 ])
        (mem:SF (reg/f:DI 653) [1 *vt_489(D)+0 S4 A32])) "../src/gvcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 452 451 453 12 (set (reg:SF 213 [ _127 ])
        (mult:SF (reg:SF 212 [ _126 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -36 [0xffffffffffffffdc])) [1 f_vel+0 S4 A32]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 453 452 454 12 (set (reg:SF 214 [ _128 ])
        (plus:SF (reg:SF 211 [ _125 ])
            (reg:SF 213 [ _127 ]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 454 453 455 12 (set (reg:SF 215 [ _129 ])
        (reg:SF 214 [ _128 ])) "../src/gvcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 455 454 456 12 (set (reg:SF 216 [ _130 ])
        (mult:SF (reg:SF 215 [ _129 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 456 455 457 12 (set (reg:SF 217 [ _131 ])
        (mult:SF (reg:SF 216 [ _130 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -228 [0xffffffffffffff1c])) [1 pir+0 S4 A32]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 457 456 458 12 (set (reg:SF 654)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32])) "../src/gvcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 458 457 459 12 (set (reg:SF 218 [ _132 ])
        (mult:SF (reg:SF 654)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 459 458 460 12 (set (reg/f:DI 655)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 136 [0x88])) [10 vt+0 S8 A64])) "../src/gvcalc.f":173 81 {*movdi_internal}
     (nil))
(insn 460 459 461 12 (set (reg:SF 219 [ _133 ])
        (mem:SF (reg/f:DI 655) [1 *vt_489(D)+0 S4 A32])) "../src/gvcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 461 460 462 12 (set (reg:SF 220 [ _134 ])
        (mult:SF (reg:SF 218 [ _132 ])
            (reg:SF 219 [ _133 ]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 462 461 463 12 (set (reg:SF 221 [ _135 ])
        (mult:SF (reg:SF 220 [ _134 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -240 [0xffffffffffffff10])) [1 pir_vel+0 S4 A32]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 463 462 464 12 (set (reg:SF 222 [ _136 ])
        (plus:SF (reg:SF 217 [ _131 ])
            (reg:SF 221 [ _135 ]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 464 463 465 12 (set (reg/f:DI 656)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 64 [0x40])) [10 gam_vel+0 S8 A64])) "../src/gvcalc.f":173 81 {*movdi_internal}
     (nil))
(insn 465 464 466 12 (set (mem:SF (reg/f:DI 656) [1 *gam_vel_511(D)+0 S4 A32])
        (reg:SF 222 [ _136 ])) "../src/gvcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 466 465 467 12 (set (reg/f:DI 657)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 152 [0x98])) [10 vt_omg+0 S8 A64])) "../src/gvcalc.f":174 81 {*movdi_internal}
     (nil))
(insn 467 466 468 12 (set (reg:SF 223 [ _137 ])
        (mem:SF (reg/f:DI 657) [1 *vt_omg_494(D)+0 S4 A32])) "../src/gvcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 468 467 469 12 (set (reg:SF 224 [ _138 ])
        (mult:SF (reg:SF 223 [ _137 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 469 468 470 12 (set (reg/f:DI 658)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 136 [0x88])) [10 vt+0 S8 A64])) "../src/gvcalc.f":174 81 {*movdi_internal}
     (nil))
(insn 470 469 471 12 (set (reg:SF 225 [ _139 ])
        (mem:SF (reg/f:DI 658) [1 *vt_489(D)+0 S4 A32])) "../src/gvcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 471 470 472 12 (set (reg:SF 226 [ _140 ])
        (mult:SF (reg:SF 225 [ _139 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [1 f_omg+0 S4 A32]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 472 471 473 12 (set (reg:SF 227 [ _141 ])
        (plus:SF (reg:SF 224 [ _138 ])
            (reg:SF 226 [ _140 ]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 473 472 474 12 (set (reg:SF 228 [ _142 ])
        (reg:SF 227 [ _141 ])) "../src/gvcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 474 473 475 12 (set (reg:SF 229 [ _143 ])
        (mult:SF (reg:SF 228 [ _142 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 475 474 476 12 (set (reg:SF 230 [ _144 ])
        (mult:SF (reg:SF 229 [ _143 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -228 [0xffffffffffffff1c])) [1 pir+0 S4 A32]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 476 475 477 12 (set (reg:SF 659)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32])) "../src/gvcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 477 476 478 12 (set (reg:SF 231 [ _145 ])
        (mult:SF (reg:SF 659)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 478 477 479 12 (set (reg/f:DI 660)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 136 [0x88])) [10 vt+0 S8 A64])) "../src/gvcalc.f":174 81 {*movdi_internal}
     (nil))
(insn 479 478 480 12 (set (reg:SF 232 [ _146 ])
        (mem:SF (reg/f:DI 660) [1 *vt_489(D)+0 S4 A32])) "../src/gvcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 480 479 481 12 (set (reg:SF 233 [ _147 ])
        (mult:SF (reg:SF 231 [ _145 ])
            (reg:SF 232 [ _146 ]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 481 480 482 12 (set (reg:SF 234 [ _148 ])
        (mult:SF (reg:SF 233 [ _147 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -244 [0xffffffffffffff0c])) [1 pir_omg+0 S4 A32]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 482 481 483 12 (set (reg:SF 235 [ _149 ])
        (plus:SF (reg:SF 230 [ _144 ])
            (reg:SF 234 [ _148 ]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 483 482 484 12 (set (reg/f:DI 661)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 72 [0x48])) [10 gam_omg+0 S8 A64])) "../src/gvcalc.f":174 81 {*movdi_internal}
     (nil))
(insn 484 483 485 12 (set (mem:SF (reg/f:DI 661) [1 *gam_omg_513(D)+0 S4 A32])
        (reg:SF 235 [ _149 ])) "../src/gvcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 485 484 486 12 (set (reg:SF 463 [ _515 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":177 127 {*movsf_internal}
     (nil))
(insn 486 485 487 12 (set (reg:SF 464 [ _516 ])
        (mult:SF (reg:SF 463 [ _515 ])
            (reg:SF 463 [ _515 ]))) "../src/gvcalc.f":177 802 {*fop_sf_comm}
     (nil))
(insn 487 486 488 12 (set (reg:SF 465 [ _517 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":177 127 {*movsf_internal}
     (nil))
(insn 488 487 489 12 (set (reg:SF 466 [ _518 ])
        (mult:SF (reg:SF 465 [ _517 ])
            (reg:SF 465 [ _517 ]))) "../src/gvcalc.f":177 802 {*fop_sf_comm}
     (nil))
(insn 489 488 490 12 (set (reg:SF 662)
        (plus:SF (reg:SF 464 [ _516 ])
            (reg:SF 466 [ _518 ]))) "../src/gvcalc.f":177 802 {*fop_sf_comm}
     (nil))
(insn 490 489 491 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -248 [0xffffffffffffff08])) [1 wsq+0 S4 A32])
        (reg:SF 662)) "../src/gvcalc.f":177 127 {*movsf_internal}
     (nil))
(insn 491 490 492 12 (set (reg:SF 663)
        (sqrt:SF (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -248 [0xffffffffffffff08])) [1 wsq+0 S4 A32]))) "../src/gvcalc.f":178 836 {*sqrtsf2_sse}
     (nil))
(insn 492 491 493 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32])
        (reg:SF 663)) "../src/gvcalc.f":178 127 {*movsf_internal}
     (nil))
(insn 493 492 494 12 (set (reg:SF 664)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":179 127 {*movsf_internal}
     (nil))
(insn 494 493 495 12 (set (reg:SF 236 [ _150 ])
        (mult:SF (reg:SF 664)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -160 [0xffffffffffffff60])) [1 wa_psi+0 S4 A32]))) "../src/gvcalc.f":179 802 {*fop_sf_comm}
     (nil))
(insn 495 494 496 12 (set (reg:SF 665)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":179 127 {*movsf_internal}
     (nil))
(insn 496 495 497 12 (set (reg:SF 237 [ _151 ])
        (mult:SF (reg:SF 665)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])) [1 wt_psi+0 S4 A32]))) "../src/gvcalc.f":179 802 {*fop_sf_comm}
     (nil))
(insn 497 496 498 12 (set (reg:SF 238 [ _152 ])
        (plus:SF (reg:SF 236 [ _150 ])
            (reg:SF 237 [ _151 ]))) "../src/gvcalc.f":179 802 {*fop_sf_comm}
     (nil))
(insn 498 497 499 12 (set (reg:SF 239 [ _153 ])
        (reg:SF 238 [ _152 ])) "../src/gvcalc.f":179 127 {*movsf_internal}
     (nil))
(insn 499 498 500 12 (set (reg:SF 666)
        (div:SF (reg:SF 239 [ _153 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":179 805 {*fop_sf_1}
     (nil))
(insn 500 499 501 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -256 [0xffffffffffffff00])) [1 w_psi+0 S4 A32])
        (reg:SF 666)) "../src/gvcalc.f":179 127 {*movsf_internal}
     (nil))
(insn 501 500 502 12 (set (reg:SF 667)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":180 127 {*movsf_internal}
     (nil))
(insn 502 501 503 12 (set (reg:SF 240 [ _154 ])
        (mult:SF (reg:SF 667)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -164 [0xffffffffffffff5c])) [1 wa_vel+0 S4 A32]))) "../src/gvcalc.f":180 802 {*fop_sf_comm}
     (nil))
(insn 503 502 504 12 (set (reg:SF 668)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":180 127 {*movsf_internal}
     (nil))
(insn 504 503 505 12 (set (reg:SF 241 [ _155 ])
        (mult:SF (reg:SF 668)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -180 [0xffffffffffffff4c])) [1 wt_vel+0 S4 A32]))) "../src/gvcalc.f":180 802 {*fop_sf_comm}
     (nil))
(insn 505 504 506 12 (set (reg:SF 242 [ _156 ])
        (plus:SF (reg:SF 240 [ _154 ])
            (reg:SF 241 [ _155 ]))) "../src/gvcalc.f":180 802 {*fop_sf_comm}
     (nil))
(insn 506 505 507 12 (set (reg:SF 243 [ _157 ])
        (reg:SF 242 [ _156 ])) "../src/gvcalc.f":180 127 {*movsf_internal}
     (nil))
(insn 507 506 508 12 (set (reg:SF 669)
        (div:SF (reg:SF 243 [ _157 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":180 805 {*fop_sf_1}
     (nil))
(insn 508 507 509 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -260 [0xfffffffffffffefc])) [1 w_vel+0 S4 A32])
        (reg:SF 669)) "../src/gvcalc.f":180 127 {*movsf_internal}
     (nil))
(insn 509 508 510 12 (set (reg:SF 670)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":181 127 {*movsf_internal}
     (nil))
(insn 510 509 511 12 (set (reg:SF 244 [ _158 ])
        (mult:SF (reg:SF 670)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -168 [0xffffffffffffff58])) [1 wa_omg+0 S4 A32]))) "../src/gvcalc.f":181 802 {*fop_sf_comm}
     (nil))
(insn 511 510 512 12 (set (reg:SF 671)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":181 127 {*movsf_internal}
     (nil))
(insn 512 511 513 12 (set (reg:SF 245 [ _159 ])
        (mult:SF (reg:SF 671)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -184 [0xffffffffffffff48])) [1 wt_omg+0 S4 A32]))) "../src/gvcalc.f":181 802 {*fop_sf_comm}
     (nil))
(insn 513 512 514 12 (set (reg:SF 246 [ _160 ])
        (plus:SF (reg:SF 244 [ _158 ])
            (reg:SF 245 [ _159 ]))) "../src/gvcalc.f":181 802 {*fop_sf_comm}
     (nil))
(insn 514 513 515 12 (set (reg:SF 247 [ _161 ])
        (reg:SF 246 [ _160 ])) "../src/gvcalc.f":181 127 {*movsf_internal}
     (nil))
(insn 515 514 516 12 (set (reg:SF 672)
        (div:SF (reg:SF 247 [ _161 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":181 805 {*fop_sf_1}
     (nil))
(insn 516 515 517 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -264 [0xfffffffffffffef8])) [1 w_omg+0 S4 A32])
        (reg:SF 672)) "../src/gvcalc.f":181 127 {*movsf_internal}
     (nil))
(insn 517 516 518 12 (set (reg/f:DI 673)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -832 [0xfffffffffffffcc0])) [10 beta+0 S8 A64])) "../src/gvcalc.f":184 81 {*movdi_internal}
     (nil))
(insn 518 517 519 12 (set (reg:SF 248 [ _162 ])
        (mem:SF (reg/f:DI 673) [1 *beta_414(D)+0 S4 A32])) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 519 518 520 12 (set (reg:SF 674)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 520 519 521 12 (set (reg:SF 675)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 521 520 522 12 (set (reg:SF 22 xmm1)
        (reg:SF 674)) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 522 521 523 12 (set (reg:SF 21 xmm0)
        (reg:SF 675)) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(call_insn/u 523 522 524 12 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2f") [flags 0x41]  <function_decl 0x14263a400 __builtin_atan2f>) [0 __builtin_atan2f S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":184 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (expr_list:SF (use (reg:SF 22 xmm1))
            (nil))))
(insn 524 523 525 12 (set (reg:SF 249 [ _163 ])
        (reg:SF 21 xmm0)) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 525 524 526 12 (set (reg:SF 250 [ _164 ])
        (minus:SF (reg:SF 248 [ _162 ])
            (reg:SF 249 [ _163 ]))) "../src/gvcalc.f":184 805 {*fop_sf_1}
     (nil))
(insn 526 525 527 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])
        (reg:SF 250 [ _164 ])) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 527 526 528 12 (set (reg:SF 676)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":185 127 {*movsf_internal}
     (nil))
(insn 528 527 529 12 (set (reg:SF 251 [ _165 ])
        (mult:SF (reg:SF 676)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])) [1 wt_psi+0 S4 A32]))) "../src/gvcalc.f":185 802 {*fop_sf_comm}
     (nil))
(insn 529 528 530 12 (set (reg:SF 677)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":185 127 {*movsf_internal}
     (nil))
(insn 530 529 531 12 (set (reg:SF 252 [ _166 ])
        (mult:SF (reg:SF 677)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -160 [0xffffffffffffff60])) [1 wa_psi+0 S4 A32]))) "../src/gvcalc.f":185 802 {*fop_sf_comm}
     (nil))
(insn 531 530 532 12 (set (reg:SF 253 [ _167 ])
        (minus:SF (reg:SF 251 [ _165 ])
            (reg:SF 252 [ _166 ]))) "../src/gvcalc.f":185 805 {*fop_sf_1}
     (nil))
(insn 532 531 533 12 (set (reg:SF 254 [ _168 ])
        (reg:SF 253 [ _167 ])) "../src/gvcalc.f":185 127 {*movsf_internal}
     (nil))
(insn 533 532 534 12 (set (reg:SF 678)
        (div:SF (reg:SF 254 [ _168 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -248 [0xffffffffffffff08])) [1 wsq+0 S4 A32]))) "../src/gvcalc.f":185 805 {*fop_sf_1}
     (nil))
(insn 534 533 535 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -268 [0xfffffffffffffef4])) [1 a_psi+0 S4 A32])
        (reg:SF 678)) "../src/gvcalc.f":185 127 {*movsf_internal}
     (nil))
(insn 535 534 536 12 (set (reg:SF 679)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":186 127 {*movsf_internal}
     (nil))
(insn 536 535 537 12 (set (reg:SF 255 [ _169 ])
        (mult:SF (reg:SF 679)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -180 [0xffffffffffffff4c])) [1 wt_vel+0 S4 A32]))) "../src/gvcalc.f":186 802 {*fop_sf_comm}
     (nil))
(insn 537 536 538 12 (set (reg:SF 680)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":186 127 {*movsf_internal}
     (nil))
(insn 538 537 539 12 (set (reg:SF 256 [ _170 ])
        (mult:SF (reg:SF 680)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -164 [0xffffffffffffff5c])) [1 wa_vel+0 S4 A32]))) "../src/gvcalc.f":186 802 {*fop_sf_comm}
     (nil))
(insn 539 538 540 12 (set (reg:SF 257 [ _171 ])
        (minus:SF (reg:SF 255 [ _169 ])
            (reg:SF 256 [ _170 ]))) "../src/gvcalc.f":186 805 {*fop_sf_1}
     (nil))
(insn 540 539 541 12 (set (reg:SF 258 [ _172 ])
        (reg:SF 257 [ _171 ])) "../src/gvcalc.f":186 127 {*movsf_internal}
     (nil))
(insn 541 540 542 12 (set (reg:SF 681)
        (div:SF (reg:SF 258 [ _172 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -248 [0xffffffffffffff08])) [1 wsq+0 S4 A32]))) "../src/gvcalc.f":186 805 {*fop_sf_1}
     (nil))
(insn 542 541 543 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -272 [0xfffffffffffffef0])) [1 a_vel+0 S4 A32])
        (reg:SF 681)) "../src/gvcalc.f":186 127 {*movsf_internal}
     (nil))
(insn 543 542 544 12 (set (reg:SF 682)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":187 127 {*movsf_internal}
     (nil))
(insn 544 543 545 12 (set (reg:SF 259 [ _173 ])
        (mult:SF (reg:SF 682)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -184 [0xffffffffffffff48])) [1 wt_omg+0 S4 A32]))) "../src/gvcalc.f":187 802 {*fop_sf_comm}
     (nil))
(insn 545 544 546 12 (set (reg:SF 683)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":187 127 {*movsf_internal}
     (nil))
(insn 546 545 547 12 (set (reg:SF 260 [ _174 ])
        (mult:SF (reg:SF 683)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -168 [0xffffffffffffff58])) [1 wa_omg+0 S4 A32]))) "../src/gvcalc.f":187 802 {*fop_sf_comm}
     (nil))
(insn 547 546 548 12 (set (reg:SF 261 [ _175 ])
        (minus:SF (reg:SF 259 [ _173 ])
            (reg:SF 260 [ _174 ]))) "../src/gvcalc.f":187 805 {*fop_sf_1}
     (nil))
(insn 548 547 549 12 (set (reg:SF 262 [ _176 ])
        (reg:SF 261 [ _175 ])) "../src/gvcalc.f":187 127 {*movsf_internal}
     (nil))
(insn 549 548 550 12 (set (reg:SF 684)
        (div:SF (reg:SF 262 [ _176 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -248 [0xffffffffffffff08])) [1 wsq+0 S4 A32]))) "../src/gvcalc.f":187 805 {*fop_sf_1}
     (nil))
(insn 550 549 551 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -276 [0xfffffffffffffeec])) [1 a_omg+0 S4 A32])
        (reg:SF 684)) "../src/gvcalc.f":187 127 {*movsf_internal}
     (nil))
(insn 551 550 552 12 (set (reg:SF 685)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":188 127 {*movsf_internal}
     (nil))
(insn 552 551 553 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -280 [0xfffffffffffffee8])) [1 a_be+0 S4 A32])
        (reg:SF 685)) "../src/gvcalc.f":188 127 {*movsf_internal}
     (nil))
(insn 553 552 554 12 (set (reg/f:DI 686)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [10 vso+0 S8 A64])) "../src/gvcalc.f":191 81 {*movdi_internal}
     (nil))
(insn 554 553 555 12 (set (reg:SF 467 [ _530 ])
        (mem:SF (reg/f:DI 686) [1 *vso_529(D)+0 S4 A32])) "../src/gvcalc.f":191 127 {*movsf_internal}
     (nil))
(insn 555 554 556 12 (set (reg:SF 468 [ _531 ])
        (mult:SF (reg:SF 467 [ _530 ])
            (reg:SF 467 [ _530 ]))) "../src/gvcalc.f":191 802 {*fop_sf_comm}
     (nil))
(insn 556 555 557 12 (set (reg:SF 688)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -248 [0xffffffffffffff08])) [1 wsq+0 S4 A32])) "../src/gvcalc.f":191 127 {*movsf_internal}
     (nil))
(insn 557 556 558 12 (set (reg:SF 687)
        (div:SF (reg:SF 688)
            (reg:SF 468 [ _531 ]))) "../src/gvcalc.f":191 805 {*fop_sf_1}
     (nil))
(insn 558 557 559 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [1 msq+0 S4 A32])
        (reg:SF 687)) "../src/gvcalc.f":191 127 {*movsf_internal}
     (nil))
(insn 559 558 560 12 (set (reg/f:DI 689)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [10 vso+0 S8 A64])) "../src/gvcalc.f":192 81 {*movdi_internal}
     (nil))
(insn 560 559 561 12 (set (reg:SF 469 [ _533 ])
        (mem:SF (reg/f:DI 689) [1 *vso_529(D)+0 S4 A32])) "../src/gvcalc.f":192 127 {*movsf_internal}
     (nil))
(insn 561 560 562 12 (set (reg:SF 470 [ _534 ])
        (mult:SF (reg:SF 469 [ _533 ])
            (reg:SF 469 [ _533 ]))) "../src/gvcalc.f":192 802 {*fop_sf_comm}
     (nil))
(insn 562 561 563 12 (set (reg:SF 690)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32])) "../src/gvcalc.f":192 127 {*movsf_internal}
     (nil))
(insn 563 562 564 12 (set (reg:SF 263 [ _177 ])
        (plus:SF (reg:SF 690)
            (reg:SF 690))) "../src/gvcalc.f":192 802 {*fop_sf_comm}
     (nil))
(insn 564 563 565 12 (set (reg:SF 264 [ _178 ])
        (mult:SF (reg:SF 263 [ _177 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])) [1 w_psi+0 S4 A32]))) "../src/gvcalc.f":192 802 {*fop_sf_comm}
     (nil))
(insn 565 564 566 12 (set (reg:SF 691)
        (div:SF (reg:SF 264 [ _178 ])
            (reg:SF 470 [ _534 ]))) "../src/gvcalc.f":192 805 {*fop_sf_1}
     (nil))
(insn 566 565 567 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [1 msq_psi+0 S4 A32])
        (reg:SF 691)) "../src/gvcalc.f":192 127 {*movsf_internal}
     (nil))
(insn 567 566 568 12 (set (reg/f:DI 692)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [10 vso+0 S8 A64])) "../src/gvcalc.f":193 81 {*movdi_internal}
     (nil))
(insn 568 567 569 12 (set (reg:SF 471 [ _536 ])
        (mem:SF (reg/f:DI 692) [1 *vso_529(D)+0 S4 A32])) "../src/gvcalc.f":193 127 {*movsf_internal}
     (nil))
(insn 569 568 570 12 (set (reg:SF 472 [ _537 ])
        (mult:SF (reg:SF 471 [ _536 ])
            (reg:SF 471 [ _536 ]))) "../src/gvcalc.f":193 802 {*fop_sf_comm}
     (nil))
(insn 570 569 571 12 (set (reg:SF 693)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32])) "../src/gvcalc.f":193 127 {*movsf_internal}
     (nil))
(insn 571 570 572 12 (set (reg:SF 265 [ _179 ])
        (plus:SF (reg:SF 693)
            (reg:SF 693))) "../src/gvcalc.f":193 802 {*fop_sf_comm}
     (nil))
(insn 572 571 573 12 (set (reg:SF 266 [ _180 ])
        (mult:SF (reg:SF 265 [ _179 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -260 [0xfffffffffffffefc])) [1 w_vel+0 S4 A32]))) "../src/gvcalc.f":193 802 {*fop_sf_comm}
     (nil))
(insn 573 572 574 12 (set (reg:SF 694)
        (div:SF (reg:SF 266 [ _180 ])
            (reg:SF 472 [ _537 ]))) "../src/gvcalc.f":193 805 {*fop_sf_1}
     (nil))
(insn 574 573 575 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -60 [0xffffffffffffffc4])) [1 msq_vel+0 S4 A32])
        (reg:SF 694)) "../src/gvcalc.f":193 127 {*movsf_internal}
     (nil))
(insn 575 574 576 12 (set (reg/f:DI 695)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [10 vso+0 S8 A64])) "../src/gvcalc.f":194 81 {*movdi_internal}
     (nil))
(insn 576 575 577 12 (set (reg:SF 473 [ _539 ])
        (mem:SF (reg/f:DI 695) [1 *vso_529(D)+0 S4 A32])) "../src/gvcalc.f":194 127 {*movsf_internal}
     (nil))
(insn 577 576 578 12 (set (reg:SF 474 [ _540 ])
        (mult:SF (reg:SF 473 [ _539 ])
            (reg:SF 473 [ _539 ]))) "../src/gvcalc.f":194 802 {*fop_sf_comm}
     (nil))
(insn 578 577 579 12 (set (reg:SF 696)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32])) "../src/gvcalc.f":194 127 {*movsf_internal}
     (nil))
(insn 579 578 580 12 (set (reg:SF 267 [ _181 ])
        (plus:SF (reg:SF 696)
            (reg:SF 696))) "../src/gvcalc.f":194 802 {*fop_sf_comm}
     (nil))
(insn 580 579 581 12 (set (reg:SF 268 [ _182 ])
        (mult:SF (reg:SF 267 [ _181 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -264 [0xfffffffffffffef8])) [1 w_omg+0 S4 A32]))) "../src/gvcalc.f":194 802 {*fop_sf_comm}
     (nil))
(insn 581 580 582 12 (set (reg:SF 697)
        (div:SF (reg:SF 268 [ _182 ])
            (reg:SF 474 [ _540 ]))) "../src/gvcalc.f":194 805 {*fop_sf_1}
     (nil))
(insn 582 581 583 12 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [1 msq_omg+0 S4 A32])
        (reg:SF 697)) "../src/gvcalc.f":194 127 {*movsf_internal}
     (nil))
(insn 583 582 584 12 (set (reg:SF 269 [ msqmax.8_183 ])
        (mem/c:SF (symbol_ref:DI ("msqmax.3566") [flags 0x1c02]  <var_decl 0x1427ebc60 msqmax>) [1 msqmax+0 S4 A32])) "../src/gvcalc.f":195 127 {*movsf_internal}
     (nil))
(insn 584 583 585 12 (set (reg:SF 698)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [1 msq+0 S4 A32])) "../src/gvcalc.f":195 127 {*movsf_internal}
     (nil))
(insn 585 584 586 12 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 698)
            (reg:SF 269 [ msqmax.8_183 ]))) "../src/gvcalc.f":195 51 {*cmpiusf}
     (nil))
(jump_insn 586 585 590 12 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 599)
            (pc))) "../src/gvcalc.f":195 617 {*jcc_1}
     (nil)
 -> 599)
;;  succ:       13 (FALLTHRU)
;;              14

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL)
;;  pred:       12 (FALLTHRU)
(note 590 586 591 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 591 590 592 13 (set (reg:SF 699)
        (mem/c:SF (symbol_ref:DI ("msqmax.3566") [flags 0x1c02]  <var_decl 0x1427ebc60 msqmax>) [1 msqmax+0 S4 A32])) "../src/gvcalc.f":196 127 {*movsf_internal}
     (nil))
(insn 592 591 593 13 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [1 msq+0 S4 A32])
        (reg:SF 699)) "../src/gvcalc.f":196 127 {*movsf_internal}
     (nil))
(insn 593 592 594 13 (set (reg:SF 700)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":197 127 {*movsf_internal}
     (nil))
(insn 594 593 595 13 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [1 msq_psi+0 S4 A32])
        (reg:SF 700)) "../src/gvcalc.f":197 127 {*movsf_internal}
     (nil))
(insn 595 594 596 13 (set (reg:SF 701)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":198 127 {*movsf_internal}
     (nil))
(insn 596 595 597 13 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -60 [0xffffffffffffffc4])) [1 msq_vel+0 S4 A32])
        (reg:SF 701)) "../src/gvcalc.f":198 127 {*movsf_internal}
     (nil))
(insn 597 596 598 13 (set (reg:SF 702)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":199 127 {*movsf_internal}
     (nil))
(insn 598 597 599 13 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [1 msq_omg+0 S4 A32])
        (reg:SF 702)) "../src/gvcalc.f":199 127 {*movsf_internal}
     (nil))
;;  succ:       14 (FALLTHRU)

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;;              12
(code_label 599 598 600 14 8 (nil) [1 uses])
(note 600 599 601 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 601 600 602 14 (set (reg:SF 703)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":202 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 602 601 603 14 (set (reg:SF 270 [ _184 ])
        (minus:SF (reg:SF 703)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [1 msq+0 S4 A32]))) "../src/gvcalc.f":202 805 {*fop_sf_1}
     (nil))
(insn 603 602 604 14 (set (reg:SF 271 [ _185 ])
        (sqrt:SF (reg:SF 270 [ _184 ]))) "../src/gvcalc.f":202 836 {*sqrtsf2_sse}
     (nil))
(insn 604 603 605 14 (set (reg:SF 705)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":202 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 605 604 606 14 (set (reg:SF 704)
        (div:SF (reg:SF 705)
            (reg:SF 271 [ _185 ]))) "../src/gvcalc.f":202 805 {*fop_sf_1}
     (nil))
(insn 606 605 607 14 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -284 [0xfffffffffffffee4])) [1 pg+0 S4 A32])
        (reg:SF 704)) "../src/gvcalc.f":202 127 {*movsf_internal}
     (nil))
(insn 607 606 608 14 (set (reg:SF 706)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -284 [0xfffffffffffffee4])) [1 pg+0 S4 A32])) "../src/gvcalc.f":203 127 {*movsf_internal}
     (nil))
(insn 608 607 609 14 (set (reg:SF 707)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":203 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 609 608 610 14 (set (reg:SF 272 [ _186 ])
        (mult:SF (reg:SF 706)
            (reg:SF 707))) "../src/gvcalc.f":203 802 {*fop_sf_comm}
     (nil))
(insn 610 609 611 14 (set (reg:SF 708)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":203 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 611 610 612 14 (set (reg:SF 273 [ _187 ])
        (minus:SF (reg:SF 708)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [1 msq+0 S4 A32]))) "../src/gvcalc.f":203 805 {*fop_sf_1}
     (nil))
(insn 612 611 613 14 (set (reg:SF 274 [ _188 ])
        (reg:SF 273 [ _187 ])) "../src/gvcalc.f":203 127 {*movsf_internal}
     (nil))
(insn 613 612 614 14 (set (reg:SF 709)
        (div:SF (reg:SF 272 [ _186 ])
            (reg:SF 274 [ _188 ]))) "../src/gvcalc.f":203 805 {*fop_sf_1}
     (nil))
(insn 614 613 615 14 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -288 [0xfffffffffffffee0])) [1 pg_msq+0 S4 A32])
        (reg:SF 709)) "../src/gvcalc.f":203 127 {*movsf_internal}
     (nil))
(insn 615 614 616 14 (set (reg:SF 711)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -288 [0xfffffffffffffee0])) [1 pg_msq+0 S4 A32])) "../src/gvcalc.f":205 127 {*movsf_internal}
     (nil))
(insn 616 615 617 14 (set (reg:SF 710)
        (mult:SF (reg:SF 711)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [1 msq_psi+0 S4 A32]))) "../src/gvcalc.f":205 802 {*fop_sf_comm}
     (nil))
(insn 617 616 618 14 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -292 [0xfffffffffffffedc])) [1 pg_psi+0 S4 A32])
        (reg:SF 710)) "../src/gvcalc.f":205 127 {*movsf_internal}
     (nil))
(insn 618 617 619 14 (set (reg:SF 713)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -288 [0xfffffffffffffee0])) [1 pg_msq+0 S4 A32])) "../src/gvcalc.f":206 127 {*movsf_internal}
     (nil))
(insn 619 618 620 14 (set (reg:SF 712)
        (mult:SF (reg:SF 713)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -60 [0xffffffffffffffc4])) [1 msq_vel+0 S4 A32]))) "../src/gvcalc.f":206 802 {*fop_sf_comm}
     (nil))
(insn 620 619 621 14 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -296 [0xfffffffffffffed8])) [1 pg_vel+0 S4 A32])
        (reg:SF 712)) "../src/gvcalc.f":206 127 {*movsf_internal}
     (nil))
(insn 621 620 622 14 (set (reg:SF 715)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -288 [0xfffffffffffffee0])) [1 pg_msq+0 S4 A32])) "../src/gvcalc.f":207 127 {*movsf_internal}
     (nil))
(insn 622 621 623 14 (set (reg:SF 714)
        (mult:SF (reg:SF 715)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -52 [0xffffffffffffffcc])) [1 msq_omg+0 S4 A32]))) "../src/gvcalc.f":207 802 {*fop_sf_comm}
     (nil))
(insn 623 622 624 14 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -300 [0xfffffffffffffed4])) [1 pg_omg+0 S4 A32])
        (reg:SF 714)) "../src/gvcalc.f":207 127 {*movsf_internal}
     (nil))
(insn 624 623 625 14 (set (reg/f:DI 716)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 24 [0x18])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":210 81 {*movdi_internal}
     (nil))
(insn 625 624 626 14 (set (reg:SF 275 [ _189 ])
        (mem:SF (reg/f:DI 716) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":210 127 {*movsf_internal}
     (nil))
(insn 626 625 627 14 (set (reg:SF 276 [ a.9_190 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":210 127 {*movsf_internal}
     (nil))
(insn 627 626 628 14 (set (reg:SF 277 [ _191 ])
        (mult:SF (reg:SF 275 [ _189 ])
            (reg:SF 276 [ a.9_190 ]))) "../src/gvcalc.f":210 802 {*fop_sf_comm}
     (nil))
(insn 628 627 629 14 (set (reg/f:DI 717)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 16 [0x10])) [10 cl0+0 S8 A64])) "../src/gvcalc.f":210 81 {*movdi_internal}
     (nil))
(insn 629 628 630 14 (set (reg:SF 278 [ _192 ])
        (mem:SF (reg/f:DI 717) [1 *cl0_415(D)+0 S4 A32])) "../src/gvcalc.f":210 127 {*movsf_internal}
     (nil))
(insn 630 629 631 14 (set (reg:SF 279 [ _193 ])
        (plus:SF (reg:SF 277 [ _191 ])
            (reg:SF 278 [ _192 ]))) "../src/gvcalc.f":210 802 {*fop_sf_comm}
     (nil))
(insn 631 630 632 14 (set (reg:SF 280 [ _194 ])
        (reg:SF 279 [ _193 ])) "../src/gvcalc.f":210 127 {*movsf_internal}
     (nil))
(insn 632 631 633 14 (set (reg:SF 281 [ _195 ])
        (mult:SF (reg:SF 280 [ _194 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -284 [0xfffffffffffffee4])) [1 pg+0 S4 A32]))) "../src/gvcalc.f":210 802 {*fop_sf_comm}
     (nil))
(insn 633 632 634 14 (set (reg/f:DI 718)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 176 [0xb0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":210 81 {*movdi_internal}
     (nil))
(insn 634 633 635 14 (set (mem:SF (reg/f:DI 718) [1 *cl_551(D)+0 S4 A32])
        (reg:SF 281 [ _195 ])) "../src/gvcalc.f":210 127 {*movsf_internal}
     (nil))
(insn 635 634 636 14 (set (reg/f:DI 719)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 24 [0x18])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":211 81 {*movdi_internal}
     (nil))
(insn 636 635 637 14 (set (reg:SF 282 [ _196 ])
        (mem:SF (reg/f:DI 719) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":211 127 {*movsf_internal}
     (nil))
(insn 637 636 638 14 (set (reg:SF 283 [ _197 ])
        (mult:SF (reg:SF 282 [ _196 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -268 [0xfffffffffffffef4])) [1 a_psi+0 S4 A32]))) "../src/gvcalc.f":211 802 {*fop_sf_comm}
     (nil))
(insn 638 637 639 14 (set (reg:SF 284 [ _198 ])
        (mult:SF (reg:SF 283 [ _197 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -284 [0xfffffffffffffee4])) [1 pg+0 S4 A32]))) "../src/gvcalc.f":211 802 {*fop_sf_comm}
     (nil))
(insn 639 638 640 14 (set (reg/f:DI 720)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 24 [0x18])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":211 81 {*movdi_internal}
     (nil))
(insn 640 639 641 14 (set (reg:SF 285 [ _199 ])
        (mem:SF (reg/f:DI 720) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":211 127 {*movsf_internal}
     (nil))
(insn 641 640 642 14 (set (reg:SF 286 [ a.10_200 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":211 127 {*movsf_internal}
     (nil))
(insn 642 641 643 14 (set (reg:SF 287 [ _201 ])
        (mult:SF (reg:SF 285 [ _199 ])
            (reg:SF 286 [ a.10_200 ]))) "../src/gvcalc.f":211 802 {*fop_sf_comm}
     (nil))
(insn 643 642 644 14 (set (reg/f:DI 721)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 16 [0x10])) [10 cl0+0 S8 A64])) "../src/gvcalc.f":211 81 {*movdi_internal}
     (nil))
(insn 644 643 645 14 (set (reg:SF 288 [ _202 ])
        (mem:SF (reg/f:DI 721) [1 *cl0_415(D)+0 S4 A32])) "../src/gvcalc.f":211 127 {*movsf_internal}
     (nil))
(insn 645 644 646 14 (set (reg:SF 289 [ _203 ])
        (plus:SF (reg:SF 287 [ _201 ])
            (reg:SF 288 [ _202 ]))) "../src/gvcalc.f":211 802 {*fop_sf_comm}
     (nil))
(insn 646 645 647 14 (set (reg:SF 290 [ _204 ])
        (reg:SF 289 [ _203 ])) "../src/gvcalc.f":211 127 {*movsf_internal}
     (nil))
(insn 647 646 648 14 (set (reg:SF 291 [ _205 ])
        (mult:SF (reg:SF 290 [ _204 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -292 [0xfffffffffffffedc])) [1 pg_psi+0 S4 A32]))) "../src/gvcalc.f":211 802 {*fop_sf_comm}
     (nil))
(insn 648 647 649 14 (set (reg:SF 722)
        (plus:SF (reg:SF 284 [ _198 ])
            (reg:SF 291 [ _205 ]))) "../src/gvcalc.f":211 802 {*fop_sf_comm}
     (nil))
(insn 649 648 650 14 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])
        (reg:SF 722)) "../src/gvcalc.f":211 127 {*movsf_internal}
     (nil))
(insn 650 649 651 14 (set (reg/f:DI 723)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 24 [0x18])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":212 81 {*movdi_internal}
     (nil))
(insn 651 650 652 14 (set (reg:SF 292 [ _206 ])
        (mem:SF (reg/f:DI 723) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":212 127 {*movsf_internal}
     (nil))
(insn 652 651 653 14 (set (reg:SF 293 [ _207 ])
        (mult:SF (reg:SF 292 [ _206 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -272 [0xfffffffffffffef0])) [1 a_vel+0 S4 A32]))) "../src/gvcalc.f":212 802 {*fop_sf_comm}
     (nil))
(insn 653 652 654 14 (set (reg:SF 294 [ _208 ])
        (mult:SF (reg:SF 293 [ _207 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -284 [0xfffffffffffffee4])) [1 pg+0 S4 A32]))) "../src/gvcalc.f":212 802 {*fop_sf_comm}
     (nil))
(insn 654 653 655 14 (set (reg/f:DI 724)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 24 [0x18])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":212 81 {*movdi_internal}
     (nil))
(insn 655 654 656 14 (set (reg:SF 295 [ _209 ])
        (mem:SF (reg/f:DI 724) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":212 127 {*movsf_internal}
     (nil))
(insn 656 655 657 14 (set (reg:SF 296 [ a.11_210 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":212 127 {*movsf_internal}
     (nil))
(insn 657 656 658 14 (set (reg:SF 297 [ _211 ])
        (mult:SF (reg:SF 295 [ _209 ])
            (reg:SF 296 [ a.11_210 ]))) "../src/gvcalc.f":212 802 {*fop_sf_comm}
     (nil))
(insn 658 657 659 14 (set (reg/f:DI 725)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 16 [0x10])) [10 cl0+0 S8 A64])) "../src/gvcalc.f":212 81 {*movdi_internal}
     (nil))
(insn 659 658 660 14 (set (reg:SF 298 [ _212 ])
        (mem:SF (reg/f:DI 725) [1 *cl0_415(D)+0 S4 A32])) "../src/gvcalc.f":212 127 {*movsf_internal}
     (nil))
(insn 660 659 661 14 (set (reg:SF 299 [ _213 ])
        (plus:SF (reg:SF 297 [ _211 ])
            (reg:SF 298 [ _212 ]))) "../src/gvcalc.f":212 802 {*fop_sf_comm}
     (nil))
(insn 661 660 662 14 (set (reg:SF 300 [ _214 ])
        (reg:SF 299 [ _213 ])) "../src/gvcalc.f":212 127 {*movsf_internal}
     (nil))
(insn 662 661 663 14 (set (reg:SF 301 [ _215 ])
        (mult:SF (reg:SF 300 [ _214 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -296 [0xfffffffffffffed8])) [1 pg_vel+0 S4 A32]))) "../src/gvcalc.f":212 802 {*fop_sf_comm}
     (nil))
(insn 663 662 664 14 (set (reg:SF 302 [ _216 ])
        (plus:SF (reg:SF 294 [ _208 ])
            (reg:SF 301 [ _215 ]))) "../src/gvcalc.f":212 802 {*fop_sf_comm}
     (nil))
(insn 664 663 665 14 (set (reg/f:DI 726)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 184 [0xb8])) [10 cl_vel+0 S8 A64])) "../src/gvcalc.f":212 81 {*movdi_internal}
     (nil))
(insn 665 664 666 14 (set (mem:SF (reg/f:DI 726) [1 *cl_vel_554(D)+0 S4 A32])
        (reg:SF 302 [ _216 ])) "../src/gvcalc.f":212 127 {*movsf_internal}
     (nil))
(insn 666 665 667 14 (set (reg/f:DI 727)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 24 [0x18])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":213 81 {*movdi_internal}
     (nil))
(insn 667 666 668 14 (set (reg:SF 303 [ _217 ])
        (mem:SF (reg/f:DI 727) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":213 127 {*movsf_internal}
     (nil))
(insn 668 667 669 14 (set (reg:SF 304 [ _218 ])
        (mult:SF (reg:SF 303 [ _217 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -276 [0xfffffffffffffeec])) [1 a_omg+0 S4 A32]))) "../src/gvcalc.f":213 802 {*fop_sf_comm}
     (nil))
(insn 669 668 670 14 (set (reg:SF 305 [ _219 ])
        (mult:SF (reg:SF 304 [ _218 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -284 [0xfffffffffffffee4])) [1 pg+0 S4 A32]))) "../src/gvcalc.f":213 802 {*fop_sf_comm}
     (nil))
(insn 670 669 671 14 (set (reg/f:DI 728)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 24 [0x18])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":213 81 {*movdi_internal}
     (nil))
(insn 671 670 672 14 (set (reg:SF 306 [ _220 ])
        (mem:SF (reg/f:DI 728) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":213 127 {*movsf_internal}
     (nil))
(insn 672 671 673 14 (set (reg:SF 307 [ a.12_221 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":213 127 {*movsf_internal}
     (nil))
(insn 673 672 674 14 (set (reg:SF 308 [ _222 ])
        (mult:SF (reg:SF 306 [ _220 ])
            (reg:SF 307 [ a.12_221 ]))) "../src/gvcalc.f":213 802 {*fop_sf_comm}
     (nil))
(insn 674 673 675 14 (set (reg/f:DI 729)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 16 [0x10])) [10 cl0+0 S8 A64])) "../src/gvcalc.f":213 81 {*movdi_internal}
     (nil))
(insn 675 674 676 14 (set (reg:SF 309 [ _223 ])
        (mem:SF (reg/f:DI 729) [1 *cl0_415(D)+0 S4 A32])) "../src/gvcalc.f":213 127 {*movsf_internal}
     (nil))
(insn 676 675 677 14 (set (reg:SF 310 [ _224 ])
        (plus:SF (reg:SF 308 [ _222 ])
            (reg:SF 309 [ _223 ]))) "../src/gvcalc.f":213 802 {*fop_sf_comm}
     (nil))
(insn 677 676 678 14 (set (reg:SF 311 [ _225 ])
        (reg:SF 310 [ _224 ])) "../src/gvcalc.f":213 127 {*movsf_internal}
     (nil))
(insn 678 677 679 14 (set (reg:SF 312 [ _226 ])
        (mult:SF (reg:SF 311 [ _225 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -300 [0xfffffffffffffed4])) [1 pg_omg+0 S4 A32]))) "../src/gvcalc.f":213 802 {*fop_sf_comm}
     (nil))
(insn 679 678 680 14 (set (reg:SF 313 [ _227 ])
        (plus:SF (reg:SF 305 [ _219 ])
            (reg:SF 312 [ _226 ]))) "../src/gvcalc.f":213 802 {*fop_sf_comm}
     (nil))
(insn 680 679 681 14 (set (reg/f:DI 730)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 192 [0xc0])) [10 cl_omg+0 S8 A64])) "../src/gvcalc.f":213 81 {*movdi_internal}
     (nil))
(insn 681 680 682 14 (set (mem:SF (reg/f:DI 730) [1 *cl_omg_556(D)+0 S4 A32])
        (reg:SF 313 [ _227 ])) "../src/gvcalc.f":213 127 {*movsf_internal}
     (nil))
(insn 682 681 683 14 (set (reg/f:DI 731)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 24 [0x18])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":214 81 {*movdi_internal}
     (nil))
(insn 683 682 684 14 (set (reg:SF 314 [ _228 ])
        (mem:SF (reg/f:DI 731) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":214 127 {*movsf_internal}
     (nil))
(insn 684 683 685 14 (set (reg:SF 315 [ _229 ])
        (mult:SF (reg:SF 314 [ _228 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -280 [0xfffffffffffffee8])) [1 a_be+0 S4 A32]))) "../src/gvcalc.f":214 802 {*fop_sf_comm}
     (nil))
(insn 685 684 686 14 (set (reg:SF 316 [ _230 ])
        (mult:SF (reg:SF 315 [ _229 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -284 [0xfffffffffffffee4])) [1 pg+0 S4 A32]))) "../src/gvcalc.f":214 802 {*fop_sf_comm}
     (nil))
(insn 686 685 687 14 (set (reg/f:DI 732)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 208 [0xd0])) [10 cl_be+0 S8 A64])) "../src/gvcalc.f":214 81 {*movdi_internal}
     (nil))
(insn 687 686 688 14 (set (mem:SF (reg/f:DI 732) [1 *cl_be_558(D)+0 S4 A32])
        (reg:SF 316 [ _230 ])) "../src/gvcalc.f":214 127 {*movsf_internal}
     (nil))
(insn 688 687 689 14 (set (reg/f:DI 733)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 216 [0xd8])) [11 stall+0 S8 A64])) "../src/gvcalc.f":216 81 {*movdi_internal}
     (nil))
(insn 689 688 690 14 (set (mem:SI (reg/f:DI 733) [12 *stall_560(D)+0 S4 A32])
        (const_int 0 [0])) "../src/gvcalc.f":216 82 {*movsi_internal}
     (nil))
(insn 690 689 691 14 (set (reg/f:DI 734)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 176 [0xb0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":217 81 {*movdi_internal}
     (nil))
(insn 691 690 692 14 (set (reg:SF 317 [ _231 ])
        (mem:SF (reg/f:DI 734) [1 *cl_551(D)+0 S4 A32])) "../src/gvcalc.f":217 127 {*movsf_internal}
     (nil))
(insn 692 691 693 14 (set (reg/f:DI 735)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 40 [0x28])) [10 clmax+0 S8 A64])) "../src/gvcalc.f":217 81 {*movdi_internal}
     (nil))
(insn 693 692 694 14 (set (reg:SF 318 [ _232 ])
        (mem:SF (reg/f:DI 735) [1 *clmax_562(D)+0 S4 A32])) "../src/gvcalc.f":217 127 {*movsf_internal}
     (nil))
(insn 694 693 695 14 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 317 [ _231 ])
            (reg:SF 318 [ _232 ]))) "../src/gvcalc.f":217 51 {*cmpiusf}
     (nil))
(jump_insn 695 694 699 14 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1107)
            (pc))) "../src/gvcalc.f":217 617 {*jcc_1}
     (nil)
 -> 1107)
;;  succ:       15 (FALLTHRU)
;;              16

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
(note 699 695 700 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 700 699 701 15 (set (reg/f:DI 736)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 216 [0xd8])) [11 stall+0 S8 A64])) "../src/gvcalc.f":218 81 {*movdi_internal}
     (nil))
(insn 701 700 702 15 (set (mem:SI (reg/f:DI 736) [12 *stall_560(D)+0 S4 A32])
        (const_int 1 [0x1])) "../src/gvcalc.f":218 82 {*movsi_internal}
     (nil))
(insn 702 701 703 15 (set (reg/f:DI 737)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 16 [0x10])) [10 cl0+0 S8 A64])) "../src/gvcalc.f":219 81 {*movdi_internal}
     (nil))
(insn 703 702 704 15 (set (reg:SF 319 [ _233 ])
        (mem:SF (reg/f:DI 737) [1 *cl0_415(D)+0 S4 A32])) "../src/gvcalc.f":219 127 {*movsf_internal}
     (nil))
(insn 704 703 705 15 (set (reg/f:DI 738)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 24 [0x18])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":219 81 {*movdi_internal}
     (nil))
(insn 705 704 706 15 (set (reg:SF 320 [ _234 ])
        (mem:SF (reg/f:DI 738) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":219 127 {*movsf_internal}
     (nil))
(insn 706 705 707 15 (set (reg:SF 739)
        (div:SF (reg:SF 319 [ _233 ])
            (reg:SF 320 [ _234 ]))) "../src/gvcalc.f":219 805 {*fop_sf_1}
     (nil))
(insn 707 706 708 15 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -304 [0xfffffffffffffed0])) [1 acl0+0 S4 A32])
        (reg:SF 739)) "../src/gvcalc.f":219 127 {*movsf_internal}
     (nil))
(insn 708 707 709 15 (set (reg/f:DI 740)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 40 [0x28])) [10 clmax+0 S8 A64])) "../src/gvcalc.f":221 81 {*movdi_internal}
     (nil))
(insn 709 708 710 15 (set (reg:SF 321 [ _235 ])
        (mem:SF (reg/f:DI 740) [1 *clmax_562(D)+0 S4 A32])) "../src/gvcalc.f":221 127 {*movsf_internal}
     (nil))
(insn 710 709 711 15 (set (reg:SF 322 [ a.13_236 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":221 127 {*movsf_internal}
     (nil))
(insn 711 710 712 15 (set (reg:SF 323 [ _237 ])
        (minus:SF (reg:SF 322 [ a.13_236 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -304 [0xfffffffffffffed0])) [1 acl0+0 S4 A32]))) "../src/gvcalc.f":221 805 {*fop_sf_1}
     (nil))
(insn 712 711 713 15 (set (reg:SF 21 xmm0)
        (reg:SF 323 [ _237 ])) "../src/gvcalc.f":221 127 {*movsf_internal}
     (nil))
(call_insn/u 713 712 714 15 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cosf") [flags 0x41]  <function_decl 0x14263a700 __builtin_cosf>) [0 __builtin_cosf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":221 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 714 713 715 15 (set (reg:SF 324 [ _238 ])
        (reg:SF 21 xmm0)) "../src/gvcalc.f":221 127 {*movsf_internal}
     (nil))
(insn 715 714 716 15 (set (reg:SF 325 [ _239 ])
        (mult:SF (reg:SF 321 [ _235 ])
            (reg:SF 324 [ _238 ]))) "../src/gvcalc.f":221 802 {*fop_sf_comm}
     (nil))
(insn 716 715 717 15 (set (reg/f:DI 741)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 176 [0xb0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":221 81 {*movdi_internal}
     (nil))
(insn 717 716 718 15 (set (mem:SF (reg/f:DI 741) [1 *cl_551(D)+0 S4 A32])
        (reg:SF 325 [ _239 ])) "../src/gvcalc.f":221 127 {*movsf_internal}
     (nil))
(insn 718 717 719 15 (set (reg/f:DI 742)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 40 [0x28])) [10 clmax+0 S8 A64])) "../src/gvcalc.f":222 81 {*movdi_internal}
     (nil))
(insn 719 718 720 15 (set (reg:SF 326 [ _240 ])
        (mem:SF (reg/f:DI 742) [1 *clmax_562(D)+0 S4 A32])) "../src/gvcalc.f":222 127 {*movsf_internal}
     (nil))
(insn 720 719 721 15 (set (reg:SF 327 [ a.14_241 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":222 127 {*movsf_internal}
     (nil))
(insn 721 720 722 15 (set (reg:SF 743)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -304 [0xfffffffffffffed0])) [1 acl0+0 S4 A32])) "../src/gvcalc.f":222 127 {*movsf_internal}
     (nil))
(insn 722 721 723 15 (set (reg:SF 328 [ _242 ])
        (minus:SF (reg:SF 743)
            (reg:SF 327 [ a.14_241 ]))) "../src/gvcalc.f":222 805 {*fop_sf_1}
     (nil))
(insn 723 722 724 15 (set (reg:SF 21 xmm0)
        (reg:SF 328 [ _242 ])) "../src/gvcalc.f":222 127 {*movsf_internal}
     (nil))
(call_insn/u 724 723 725 15 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sinf") [flags 0x41]  <function_decl 0x14263c500 __builtin_sinf>) [0 __builtin_sinf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":222 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 725 724 726 15 (set (reg:SF 329 [ _243 ])
        (reg:SF 21 xmm0)) "../src/gvcalc.f":222 127 {*movsf_internal}
     (nil))
(insn 726 725 727 15 (set (reg:SF 744)
        (mult:SF (reg:SF 326 [ _240 ])
            (reg:SF 329 [ _243 ]))) "../src/gvcalc.f":222 802 {*fop_sf_comm}
     (nil))
(insn 727 726 728 15 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])
        (reg:SF 744)) "../src/gvcalc.f":222 127 {*movsf_internal}
     (nil))
(insn 728 727 729 15 (set (reg:SF 746)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":224 127 {*movsf_internal}
     (nil))
(insn 729 728 730 15 (set (reg:SF 745)
        (mult:SF (reg:SF 746)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -268 [0xfffffffffffffef4])) [1 a_psi+0 S4 A32]))) "../src/gvcalc.f":224 802 {*fop_sf_comm}
     (nil))
(insn 730 729 731 15 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])
        (reg:SF 745)) "../src/gvcalc.f":224 127 {*movsf_internal}
     (nil))
(insn 731 730 732 15 (set (reg:SF 747)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":225 127 {*movsf_internal}
     (nil))
(insn 732 731 733 15 (set (reg:SF 330 [ _244 ])
        (mult:SF (reg:SF 747)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -272 [0xfffffffffffffef0])) [1 a_vel+0 S4 A32]))) "../src/gvcalc.f":225 802 {*fop_sf_comm}
     (nil))
(insn 733 732 734 15 (set (reg/f:DI 748)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 184 [0xb8])) [10 cl_vel+0 S8 A64])) "../src/gvcalc.f":225 81 {*movdi_internal}
     (nil))
(insn 734 733 735 15 (set (mem:SF (reg/f:DI 748) [1 *cl_vel_554(D)+0 S4 A32])
        (reg:SF 330 [ _244 ])) "../src/gvcalc.f":225 127 {*movsf_internal}
     (nil))
(insn 735 734 736 15 (set (reg:SF 749)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":226 127 {*movsf_internal}
     (nil))
(insn 736 735 737 15 (set (reg:SF 331 [ _245 ])
        (mult:SF (reg:SF 749)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -276 [0xfffffffffffffeec])) [1 a_omg+0 S4 A32]))) "../src/gvcalc.f":226 802 {*fop_sf_comm}
     (nil))
(insn 737 736 738 15 (set (reg/f:DI 750)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 192 [0xc0])) [10 cl_omg+0 S8 A64])) "../src/gvcalc.f":226 81 {*movdi_internal}
     (nil))
(insn 738 737 739 15 (set (mem:SF (reg/f:DI 750) [1 *cl_omg_556(D)+0 S4 A32])
        (reg:SF 331 [ _245 ])) "../src/gvcalc.f":226 127 {*movsf_internal}
     (nil))
(insn 739 738 740 15 (set (reg:SF 751)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":227 127 {*movsf_internal}
     (nil))
(insn 740 739 741 15 (set (reg:SF 332 [ _246 ])
        (mult:SF (reg:SF 751)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -280 [0xfffffffffffffee8])) [1 a_be+0 S4 A32]))) "../src/gvcalc.f":227 802 {*fop_sf_comm}
     (nil))
(insn 741 740 742 15 (set (reg/f:DI 752)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 208 [0xd0])) [10 cl_be+0 S8 A64])) "../src/gvcalc.f":227 81 {*movdi_internal}
     (nil))
(insn 742 741 1108 15 (set (mem:SF (reg/f:DI 752) [1 *cl_be_558(D)+0 S4 A32])
        (reg:SF 332 [ _246 ])) "../src/gvcalc.f":227 127 {*movsf_internal}
     (nil))
(jump_insn 1108 742 1109 15 (set (pc)
        (label_ref 800)) -1
     (nil)
 -> 800)
;;  succ:       18 [100.0%] 

(barrier 1109 1108 1107)
;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14
(code_label 1107 1109 746 16 26 (nil) [1 uses])
(note 746 1107 747 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 747 746 748 16 (set (reg/f:DI 753)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 176 [0xb0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":228 81 {*movdi_internal}
     (nil))
(insn 748 747 749 16 (set (reg:SF 333 [ _247 ])
        (mem:SF (reg/f:DI 753) [1 *cl_551(D)+0 S4 A32])) "../src/gvcalc.f":228 127 {*movsf_internal}
     (nil))
(insn 749 748 750 16 (set (reg/f:DI 754)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 32 [0x20])) [10 clmin+0 S8 A64])) "../src/gvcalc.f":228 81 {*movdi_internal}
     (nil))
(insn 750 749 751 16 (set (reg:SF 334 [ _248 ])
        (mem:SF (reg/f:DI 754) [1 *clmin_563(D)+0 S4 A32])) "../src/gvcalc.f":228 127 {*movsf_internal}
     (nil))
(insn 751 750 752 16 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 334 [ _248 ])
            (reg:SF 333 [ _247 ]))) "../src/gvcalc.f":228 51 {*cmpiusf}
     (nil))
(jump_insn 752 751 756 16 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 800)
            (pc))) "../src/gvcalc.f":228 617 {*jcc_1}
     (nil)
 -> 800)
;;  succ:       17 (FALLTHRU)
;;              18

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL)
;;  pred:       16 (FALLTHRU)
(note 756 752 757 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 757 756 758 17 (set (reg/f:DI 755)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 216 [0xd8])) [11 stall+0 S8 A64])) "../src/gvcalc.f":229 81 {*movdi_internal}
     (nil))
(insn 758 757 759 17 (set (mem:SI (reg/f:DI 755) [12 *stall_560(D)+0 S4 A32])
        (const_int 1 [0x1])) "../src/gvcalc.f":229 82 {*movsi_internal}
     (nil))
(insn 759 758 760 17 (set (reg/f:DI 756)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 16 [0x10])) [10 cl0+0 S8 A64])) "../src/gvcalc.f":230 81 {*movdi_internal}
     (nil))
(insn 760 759 761 17 (set (reg:SF 335 [ _249 ])
        (mem:SF (reg/f:DI 756) [1 *cl0_415(D)+0 S4 A32])) "../src/gvcalc.f":230 127 {*movsf_internal}
     (nil))
(insn 761 760 762 17 (set (reg/f:DI 757)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 24 [0x18])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":230 81 {*movdi_internal}
     (nil))
(insn 762 761 763 17 (set (reg:SF 336 [ _250 ])
        (mem:SF (reg/f:DI 757) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":230 127 {*movsf_internal}
     (nil))
(insn 763 762 764 17 (set (reg:SF 758)
        (div:SF (reg:SF 335 [ _249 ])
            (reg:SF 336 [ _250 ]))) "../src/gvcalc.f":230 805 {*fop_sf_1}
     (nil))
(insn 764 763 765 17 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -304 [0xfffffffffffffed0])) [1 acl0+0 S4 A32])
        (reg:SF 758)) "../src/gvcalc.f":230 127 {*movsf_internal}
     (nil))
(insn 765 764 766 17 (set (reg/f:DI 759)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 32 [0x20])) [10 clmin+0 S8 A64])) "../src/gvcalc.f":232 81 {*movdi_internal}
     (nil))
(insn 766 765 767 17 (set (reg:SF 337 [ _251 ])
        (mem:SF (reg/f:DI 759) [1 *clmin_563(D)+0 S4 A32])) "../src/gvcalc.f":232 127 {*movsf_internal}
     (nil))
(insn 767 766 768 17 (set (reg:SF 338 [ a.15_252 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":232 127 {*movsf_internal}
     (nil))
(insn 768 767 769 17 (set (reg:SF 339 [ _253 ])
        (minus:SF (reg:SF 338 [ a.15_252 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -304 [0xfffffffffffffed0])) [1 acl0+0 S4 A32]))) "../src/gvcalc.f":232 805 {*fop_sf_1}
     (nil))
(insn 769 768 770 17 (set (reg:SF 21 xmm0)
        (reg:SF 339 [ _253 ])) "../src/gvcalc.f":232 127 {*movsf_internal}
     (nil))
(call_insn/u 770 769 771 17 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cosf") [flags 0x41]  <function_decl 0x14263a700 __builtin_cosf>) [0 __builtin_cosf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":232 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 771 770 772 17 (set (reg:SF 340 [ _254 ])
        (reg:SF 21 xmm0)) "../src/gvcalc.f":232 127 {*movsf_internal}
     (nil))
(insn 772 771 773 17 (set (reg:SF 341 [ _255 ])
        (mult:SF (reg:SF 337 [ _251 ])
            (reg:SF 340 [ _254 ]))) "../src/gvcalc.f":232 802 {*fop_sf_comm}
     (nil))
(insn 773 772 774 17 (set (reg/f:DI 760)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 176 [0xb0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":232 81 {*movdi_internal}
     (nil))
(insn 774 773 775 17 (set (mem:SF (reg/f:DI 760) [1 *cl_551(D)+0 S4 A32])
        (reg:SF 341 [ _255 ])) "../src/gvcalc.f":232 127 {*movsf_internal}
     (nil))
(insn 775 774 776 17 (set (reg/f:DI 761)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 32 [0x20])) [10 clmin+0 S8 A64])) "../src/gvcalc.f":233 81 {*movdi_internal}
     (nil))
(insn 776 775 777 17 (set (reg:SF 342 [ _256 ])
        (mem:SF (reg/f:DI 761) [1 *clmin_563(D)+0 S4 A32])) "../src/gvcalc.f":233 127 {*movsf_internal}
     (nil))
(insn 777 776 778 17 (set (reg:SF 343 [ a.16_257 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":233 127 {*movsf_internal}
     (nil))
(insn 778 777 779 17 (set (reg:SF 762)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -304 [0xfffffffffffffed0])) [1 acl0+0 S4 A32])) "../src/gvcalc.f":233 127 {*movsf_internal}
     (nil))
(insn 779 778 780 17 (set (reg:SF 344 [ _258 ])
        (minus:SF (reg:SF 762)
            (reg:SF 343 [ a.16_257 ]))) "../src/gvcalc.f":233 805 {*fop_sf_1}
     (nil))
(insn 780 779 781 17 (set (reg:SF 21 xmm0)
        (reg:SF 344 [ _258 ])) "../src/gvcalc.f":233 127 {*movsf_internal}
     (nil))
(call_insn/u 781 780 782 17 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sinf") [flags 0x41]  <function_decl 0x14263c500 __builtin_sinf>) [0 __builtin_sinf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":233 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 782 781 783 17 (set (reg:SF 345 [ _259 ])
        (reg:SF 21 xmm0)) "../src/gvcalc.f":233 127 {*movsf_internal}
     (nil))
(insn 783 782 784 17 (set (reg:SF 763)
        (mult:SF (reg:SF 342 [ _256 ])
            (reg:SF 345 [ _259 ]))) "../src/gvcalc.f":233 802 {*fop_sf_comm}
     (nil))
(insn 784 783 785 17 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])
        (reg:SF 763)) "../src/gvcalc.f":233 127 {*movsf_internal}
     (nil))
(insn 785 784 786 17 (set (reg:SF 765)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":235 127 {*movsf_internal}
     (nil))
(insn 786 785 787 17 (set (reg:SF 764)
        (mult:SF (reg:SF 765)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -268 [0xfffffffffffffef4])) [1 a_psi+0 S4 A32]))) "../src/gvcalc.f":235 802 {*fop_sf_comm}
     (nil))
(insn 787 786 788 17 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])
        (reg:SF 764)) "../src/gvcalc.f":235 127 {*movsf_internal}
     (nil))
(insn 788 787 789 17 (set (reg:SF 766)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":236 127 {*movsf_internal}
     (nil))
(insn 789 788 790 17 (set (reg:SF 346 [ _260 ])
        (mult:SF (reg:SF 766)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -272 [0xfffffffffffffef0])) [1 a_vel+0 S4 A32]))) "../src/gvcalc.f":236 802 {*fop_sf_comm}
     (nil))
(insn 790 789 791 17 (set (reg/f:DI 767)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 184 [0xb8])) [10 cl_vel+0 S8 A64])) "../src/gvcalc.f":236 81 {*movdi_internal}
     (nil))
(insn 791 790 792 17 (set (mem:SF (reg/f:DI 767) [1 *cl_vel_554(D)+0 S4 A32])
        (reg:SF 346 [ _260 ])) "../src/gvcalc.f":236 127 {*movsf_internal}
     (nil))
(insn 792 791 793 17 (set (reg:SF 768)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":237 127 {*movsf_internal}
     (nil))
(insn 793 792 794 17 (set (reg:SF 347 [ _261 ])
        (mult:SF (reg:SF 768)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -276 [0xfffffffffffffeec])) [1 a_omg+0 S4 A32]))) "../src/gvcalc.f":237 802 {*fop_sf_comm}
     (nil))
(insn 794 793 795 17 (set (reg/f:DI 769)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 192 [0xc0])) [10 cl_omg+0 S8 A64])) "../src/gvcalc.f":237 81 {*movdi_internal}
     (nil))
(insn 795 794 796 17 (set (mem:SF (reg/f:DI 769) [1 *cl_omg_556(D)+0 S4 A32])
        (reg:SF 347 [ _261 ])) "../src/gvcalc.f":237 127 {*movsf_internal}
     (nil))
(insn 796 795 797 17 (set (reg:SF 770)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":238 127 {*movsf_internal}
     (nil))
(insn 797 796 798 17 (set (reg:SF 348 [ _262 ])
        (mult:SF (reg:SF 770)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -280 [0xfffffffffffffee8])) [1 a_be+0 S4 A32]))) "../src/gvcalc.f":238 802 {*fop_sf_comm}
     (nil))
(insn 798 797 799 17 (set (reg/f:DI 771)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 208 [0xd0])) [10 cl_be+0 S8 A64])) "../src/gvcalc.f":238 81 {*movdi_internal}
     (nil))
(insn 799 798 800 17 (set (mem:SF (reg/f:DI 771) [1 *cl_be_558(D)+0 S4 A32])
        (reg:SF 348 [ _262 ])) "../src/gvcalc.f":238 127 {*movsf_internal}
     (nil))
;;  succ:       18 (FALLTHRU)

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL)
;;  pred:       16
;;              17 (FALLTHRU)
;;              15 [100.0%] 
(code_label 800 799 801 18 12 (nil) [2 uses])
(note 801 800 802 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 802 801 803 18 (set (reg/f:DI 772)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 56 [0x38])) [10 gam+0 S8 A64])) "../src/gvcalc.f":242 81 {*movdi_internal}
     (nil))
(insn 803 802 804 18 (set (reg:SF 349 [ _263 ])
        (mem:SF (reg/f:DI 772) [1 *gam_508(D)+0 S4 A32])) "../src/gvcalc.f":242 127 {*movsf_internal}
     (nil))
(insn 804 803 805 18 (set (reg/f:DI 773)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -824 [0xfffffffffffffcc8])) [10 chord+0 S8 A64])) "../src/gvcalc.f":242 81 {*movdi_internal}
     (nil))
(insn 805 804 806 18 (set (reg:SF 350 [ _264 ])
        (mem:SF (reg/f:DI 773) [1 *chord_580(D)+0 S4 A32])) "../src/gvcalc.f":242 127 {*movsf_internal}
     (nil))
(insn 806 805 807 18 (set (reg:SF 774)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":242 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 807 806 808 18 (set (reg:SF 351 [ _265 ])
        (mult:SF (reg:SF 350 [ _264 ])
            (reg:SF 774))) "../src/gvcalc.f":242 802 {*fop_sf_comm}
     (nil))
(insn 808 807 809 18 (set (reg/f:DI 775)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 176 [0xb0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":242 81 {*movdi_internal}
     (nil))
(insn 809 808 810 18 (set (reg:SF 352 [ _266 ])
        (mem:SF (reg/f:DI 775) [1 *cl_551(D)+0 S4 A32])) "../src/gvcalc.f":242 127 {*movsf_internal}
     (nil))
(insn 810 809 811 18 (set (reg:SF 353 [ _267 ])
        (mult:SF (reg:SF 351 [ _265 ])
            (reg:SF 352 [ _266 ]))) "../src/gvcalc.f":242 802 {*fop_sf_comm}
     (nil))
(insn 811 810 812 18 (set (reg:SF 354 [ _268 ])
        (mult:SF (reg:SF 353 [ _267 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":242 802 {*fop_sf_comm}
     (nil))
(insn 812 811 813 18 (set (reg:SF 355 [ _269 ])
        (minus:SF (reg:SF 349 [ _263 ])
            (reg:SF 354 [ _268 ]))) "../src/gvcalc.f":242 805 {*fop_sf_1}
     (nil))
(insn 813 812 814 18 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -336 [0xfffffffffffffeb0])) [1 res+0 S4 A64])
        (reg:SF 355 [ _269 ])) "../src/gvcalc.f":242 127 {*movsf_internal}
     (nil))
(insn 814 813 815 18 (set (reg/f:DI 776)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -824 [0xfffffffffffffcc8])) [10 chord+0 S8 A64])) "../src/gvcalc.f":243 81 {*movdi_internal}
     (nil))
(insn 815 814 816 18 (set (reg:SF 356 [ _270 ])
        (mem:SF (reg/f:DI 776) [1 *chord_580(D)+0 S4 A32])) "../src/gvcalc.f":243 127 {*movsf_internal}
     (nil))
(insn 816 815 817 18 (set (reg:SF 777)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":243 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 817 816 818 18 (set (reg:SF 357 [ _271 ])
        (mult:SF (reg:SF 356 [ _270 ])
            (reg:SF 777))) "../src/gvcalc.f":243 802 {*fop_sf_comm}
     (nil))
(insn 818 817 819 18 (set (reg/f:DI 778)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 176 [0xb0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":243 81 {*movdi_internal}
     (nil))
(insn 819 818 820 18 (set (reg:SF 358 [ _272 ])
        (mem:SF (reg/f:DI 778) [1 *cl_551(D)+0 S4 A32])) "../src/gvcalc.f":243 127 {*movsf_internal}
     (nil))
(insn 820 819 821 18 (set (reg:SF 359 [ _273 ])
        (mult:SF (reg:SF 358 [ _272 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])) [1 w_psi+0 S4 A32]))) "../src/gvcalc.f":243 802 {*fop_sf_comm}
     (nil))
(insn 821 820 822 18 (set (reg:SF 779)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])) "../src/gvcalc.f":243 127 {*movsf_internal}
     (nil))
(insn 822 821 823 18 (set (reg:SF 360 [ _274 ])
        (mult:SF (reg:SF 779)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":243 802 {*fop_sf_comm}
     (nil))
(insn 823 822 824 18 (set (reg:SF 361 [ _275 ])
        (plus:SF (reg:SF 359 [ _273 ])
            (reg:SF 360 [ _274 ]))) "../src/gvcalc.f":243 802 {*fop_sf_comm}
     (nil))
(insn 824 823 825 18 (set (reg:SF 362 [ _276 ])
        (reg:SF 361 [ _275 ])) "../src/gvcalc.f":243 127 {*movsf_internal}
     (nil))
(insn 825 824 826 18 (set (reg:SF 363 [ _277 ])
        (mult:SF (reg:SF 357 [ _271 ])
            (reg:SF 362 [ _276 ]))) "../src/gvcalc.f":243 802 {*fop_sf_comm}
     (nil))
(insn 826 825 827 18 (set (reg:SF 781)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [1 gam_psi+0 S4 A32])) "../src/gvcalc.f":243 127 {*movsf_internal}
     (nil))
(insn 827 826 828 18 (set (reg:SF 780)
        (minus:SF (reg:SF 781)
            (reg:SF 363 [ _277 ]))) "../src/gvcalc.f":243 805 {*fop_sf_1}
     (nil))
(insn 828 827 829 18 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [1 res_psi+0 S4 A32])
        (reg:SF 780)) "../src/gvcalc.f":243 127 {*movsf_internal}
     (nil))
(insn 829 828 830 18 (set (reg/f:DI 782)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 64 [0x40])) [10 gam_vel+0 S8 A64])) "../src/gvcalc.f":244 81 {*movdi_internal}
     (nil))
(insn 830 829 831 18 (set (reg:SF 364 [ _278 ])
        (mem:SF (reg/f:DI 782) [1 *gam_vel_511(D)+0 S4 A32])) "../src/gvcalc.f":244 127 {*movsf_internal}
     (nil))
(insn 831 830 832 18 (set (reg/f:DI 783)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -824 [0xfffffffffffffcc8])) [10 chord+0 S8 A64])) "../src/gvcalc.f":244 81 {*movdi_internal}
     (nil))
(insn 832 831 833 18 (set (reg:SF 365 [ _279 ])
        (mem:SF (reg/f:DI 783) [1 *chord_580(D)+0 S4 A32])) "../src/gvcalc.f":244 127 {*movsf_internal}
     (nil))
(insn 833 832 834 18 (set (reg:SF 784)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":244 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 834 833 835 18 (set (reg:SF 366 [ _280 ])
        (mult:SF (reg:SF 365 [ _279 ])
            (reg:SF 784))) "../src/gvcalc.f":244 802 {*fop_sf_comm}
     (nil))
(insn 835 834 836 18 (set (reg/f:DI 785)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 176 [0xb0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":244 81 {*movdi_internal}
     (nil))
(insn 836 835 837 18 (set (reg:SF 367 [ _281 ])
        (mem:SF (reg/f:DI 785) [1 *cl_551(D)+0 S4 A32])) "../src/gvcalc.f":244 127 {*movsf_internal}
     (nil))
(insn 837 836 838 18 (set (reg:SF 368 [ _282 ])
        (mult:SF (reg:SF 367 [ _281 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -260 [0xfffffffffffffefc])) [1 w_vel+0 S4 A32]))) "../src/gvcalc.f":244 802 {*fop_sf_comm}
     (nil))
(insn 838 837 839 18 (set (reg/f:DI 786)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 184 [0xb8])) [10 cl_vel+0 S8 A64])) "../src/gvcalc.f":244 81 {*movdi_internal}
     (nil))
(insn 839 838 840 18 (set (reg:SF 369 [ _283 ])
        (mem:SF (reg/f:DI 786) [1 *cl_vel_554(D)+0 S4 A32])) "../src/gvcalc.f":244 127 {*movsf_internal}
     (nil))
(insn 840 839 841 18 (set (reg:SF 370 [ _284 ])
        (mult:SF (reg:SF 369 [ _283 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":244 802 {*fop_sf_comm}
     (nil))
(insn 841 840 842 18 (set (reg:SF 371 [ _285 ])
        (plus:SF (reg:SF 368 [ _282 ])
            (reg:SF 370 [ _284 ]))) "../src/gvcalc.f":244 802 {*fop_sf_comm}
     (nil))
(insn 842 841 843 18 (set (reg:SF 372 [ _286 ])
        (reg:SF 371 [ _285 ])) "../src/gvcalc.f":244 127 {*movsf_internal}
     (nil))
(insn 843 842 844 18 (set (reg:SF 373 [ _287 ])
        (mult:SF (reg:SF 366 [ _280 ])
            (reg:SF 372 [ _286 ]))) "../src/gvcalc.f":244 802 {*fop_sf_comm}
     (nil))
(insn 844 843 845 18 (set (reg:SF 787)
        (minus:SF (reg:SF 364 [ _278 ])
            (reg:SF 373 [ _287 ]))) "../src/gvcalc.f":244 805 {*fop_sf_1}
     (nil))
(insn 845 844 846 18 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [1 res_vel+0 S4 A32])
        (reg:SF 787)) "../src/gvcalc.f":244 127 {*movsf_internal}
     (nil))
(insn 846 845 847 18 (set (reg/f:DI 788)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 72 [0x48])) [10 gam_omg+0 S8 A64])) "../src/gvcalc.f":245 81 {*movdi_internal}
     (nil))
(insn 847 846 848 18 (set (reg:SF 374 [ _288 ])
        (mem:SF (reg/f:DI 788) [1 *gam_omg_513(D)+0 S4 A32])) "../src/gvcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 848 847 849 18 (set (reg/f:DI 789)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -824 [0xfffffffffffffcc8])) [10 chord+0 S8 A64])) "../src/gvcalc.f":245 81 {*movdi_internal}
     (nil))
(insn 849 848 850 18 (set (reg:SF 375 [ _289 ])
        (mem:SF (reg/f:DI 789) [1 *chord_580(D)+0 S4 A32])) "../src/gvcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 850 849 851 18 (set (reg:SF 790)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":245 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 851 850 852 18 (set (reg:SF 376 [ _290 ])
        (mult:SF (reg:SF 375 [ _289 ])
            (reg:SF 790))) "../src/gvcalc.f":245 802 {*fop_sf_comm}
     (nil))
(insn 852 851 853 18 (set (reg/f:DI 791)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 176 [0xb0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":245 81 {*movdi_internal}
     (nil))
(insn 853 852 854 18 (set (reg:SF 377 [ _291 ])
        (mem:SF (reg/f:DI 791) [1 *cl_551(D)+0 S4 A32])) "../src/gvcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 854 853 855 18 (set (reg:SF 378 [ _292 ])
        (mult:SF (reg:SF 377 [ _291 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -264 [0xfffffffffffffef8])) [1 w_omg+0 S4 A32]))) "../src/gvcalc.f":245 802 {*fop_sf_comm}
     (nil))
(insn 855 854 856 18 (set (reg/f:DI 792)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 192 [0xc0])) [10 cl_omg+0 S8 A64])) "../src/gvcalc.f":245 81 {*movdi_internal}
     (nil))
(insn 856 855 857 18 (set (reg:SF 379 [ _293 ])
        (mem:SF (reg/f:DI 792) [1 *cl_omg_556(D)+0 S4 A32])) "../src/gvcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 857 856 858 18 (set (reg:SF 380 [ _294 ])
        (mult:SF (reg:SF 379 [ _293 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":245 802 {*fop_sf_comm}
     (nil))
(insn 858 857 859 18 (set (reg:SF 381 [ _295 ])
        (plus:SF (reg:SF 378 [ _292 ])
            (reg:SF 380 [ _294 ]))) "../src/gvcalc.f":245 802 {*fop_sf_comm}
     (nil))
(insn 859 858 860 18 (set (reg:SF 382 [ _296 ])
        (reg:SF 381 [ _295 ])) "../src/gvcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 860 859 861 18 (set (reg:SF 383 [ _297 ])
        (mult:SF (reg:SF 376 [ _290 ])
            (reg:SF 382 [ _296 ]))) "../src/gvcalc.f":245 802 {*fop_sf_comm}
     (nil))
(insn 861 860 862 18 (set (reg:SF 793)
        (minus:SF (reg:SF 374 [ _288 ])
            (reg:SF 383 [ _297 ]))) "../src/gvcalc.f":245 805 {*fop_sf_1}
     (nil))
(insn 862 861 863 18 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -76 [0xffffffffffffffb4])) [1 res_omg+0 S4 A32])
        (reg:SF 793)) "../src/gvcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 863 862 864 18 (set (reg/f:DI 794)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 176 [0xb0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":246 81 {*movdi_internal}
     (nil))
(insn 864 863 865 18 (set (reg:SF 384 [ _298 ])
        (mem:SF (reg/f:DI 794) [1 *cl_551(D)+0 S4 A32])) "../src/gvcalc.f":246 127 {*movsf_internal}
     (nil))
(insn 865 864 866 18 (set (reg:SF 795)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":246 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 866 865 867 18 (set (reg:SF 385 [ _299 ])
        (mult:SF (reg:SF 384 [ _298 ])
            (reg:SF 795))) "../src/gvcalc.f":246 802 {*fop_sf_comm}
     (nil))
(insn 867 866 868 18 (set (reg:SF 386 [ _300 ])
        (mult:SF (reg:SF 385 [ _299 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":246 802 {*fop_sf_comm}
     (nil))
(insn 868 867 869 18 (set (reg:V4SF 797)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":246 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 869 868 870 18 (parallel [
            (set (reg:SF 796)
                (neg:SF (reg:SF 386 [ _300 ])))
            (use (reg:V4SF 797))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":246 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 386 [ _300 ]))
        (nil)))
(insn 870 869 871 18 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [1 res_ch+0 S4 A32])
        (reg:SF 796)) "../src/gvcalc.f":246 127 {*movsf_internal}
     (nil))
(insn 871 870 872 18 (set (reg/f:DI 798)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -824 [0xfffffffffffffcc8])) [10 chord+0 S8 A64])) "../src/gvcalc.f":247 81 {*movdi_internal}
     (nil))
(insn 872 871 873 18 (set (reg:SF 387 [ _301 ])
        (mem:SF (reg/f:DI 798) [1 *chord_580(D)+0 S4 A32])) "../src/gvcalc.f":247 127 {*movsf_internal}
     (nil))
(insn 873 872 874 18 (set (reg:SF 799)
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":247 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 874 873 875 18 (set (reg:SF 388 [ _302 ])
        (mult:SF (reg:SF 387 [ _301 ])
            (reg:SF 799))) "../src/gvcalc.f":247 802 {*fop_sf_comm}
     (nil))
(insn 875 874 876 18 (set (reg/f:DI 800)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 208 [0xd0])) [10 cl_be+0 S8 A64])) "../src/gvcalc.f":247 81 {*movdi_internal}
     (nil))
(insn 876 875 877 18 (set (reg:SF 389 [ _303 ])
        (mem:SF (reg/f:DI 800) [1 *cl_be_558(D)+0 S4 A32])) "../src/gvcalc.f":247 127 {*movsf_internal}
     (nil))
(insn 877 876 878 18 (set (reg:SF 390 [ _304 ])
        (mult:SF (reg:SF 388 [ _302 ])
            (reg:SF 389 [ _303 ]))) "../src/gvcalc.f":247 802 {*fop_sf_comm}
     (nil))
(insn 878 877 879 18 (set (reg:SF 391 [ _305 ])
        (mult:SF (reg:SF 390 [ _304 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":247 802 {*fop_sf_comm}
     (nil))
(insn 879 878 880 18 (set (reg:V4SF 802)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":247 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 880 879 881 18 (parallel [
            (set (reg:SF 801)
                (neg:SF (reg:SF 391 [ _305 ])))
            (use (reg:V4SF 802))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":247 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 391 [ _305 ]))
        (nil)))
(insn 881 880 882 18 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [1 res_be+0 S4 A32])
        (reg:SF 801)) "../src/gvcalc.f":247 127 {*movsf_internal}
     (nil))
(insn 882 881 883 18 (set (reg:SF 392 [ res.17_306 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -336 [0xfffffffffffffeb0])) [1 res+0 S4 A64])) "../src/gvcalc.f":258 127 {*movsf_internal}
     (nil))
(insn 883 882 884 18 (set (reg:SF 393 [ _307 ])
        (div:SF (reg:SF 392 [ res.17_306 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])) [1 res_psi+0 S4 A32]))) "../src/gvcalc.f":258 805 {*fop_sf_1}
     (nil))
(insn 884 883 885 18 (set (reg:V4SF 804)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":258 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 885 884 886 18 (parallel [
            (set (reg:SF 803)
                (neg:SF (reg:SF 393 [ _307 ])))
            (use (reg:V4SF 804))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":258 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 393 [ _307 ]))
        (nil)))
(insn 886 885 887 18 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -312 [0xfffffffffffffec8])) [1 dpsi+0 S4 A32])
        (reg:SF 803)) "../src/gvcalc.f":258 127 {*movsf_internal}
     (nil))
(insn 887 886 888 18 (set (reg:SF 442 [ M.2_389 ])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC8") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":259 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.00000001490116119384765625e-1 [0x0.cccccdp-3])
        (nil)))
(insn 888 887 889 18 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 442 [ M.2_389 ])
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -312 [0xfffffffffffffec8])) [1 dpsi+0 S4 A32]))) "../src/gvcalc.f":259 51 {*cmpiusf}
     (nil))
(insn 889 888 890 18 (set (reg:QI 394 [ _308 ])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":259 613 {*setcc_qi}
     (nil))
(insn 890 889 891 18 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 442 [ M.2_389 ])
            (reg:SF 442 [ M.2_389 ]))) "../src/gvcalc.f":259 51 {*cmpiusf}
     (nil))
(insn 891 890 892 18 (set (reg:QI 395 [ _309 ])
        (unordered:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":259 613 {*setcc_qi}
     (nil))
(insn 892 891 893 18 (parallel [
            (set (reg:QI 396 [ _310 ])
                (ior:QI (reg:QI 394 [ _308 ])
                    (reg:QI 395 [ _309 ])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":259 423 {*iorqi_1}
     (nil))
(insn 893 892 894 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 396 [ _310 ])
            (const_int 0 [0]))) "../src/gvcalc.f":259 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 894 893 895 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 897)
            (pc))) "../src/gvcalc.f":259 617 {*jcc_1}
     (nil)
 -> 897)
;;  succ:       19 (FALLTHRU)
;;              20

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL)
;;  pred:       18 (FALLTHRU)
(note 895 894 896 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 896 895 897 19 (set (reg:SF 442 [ M.2_389 ])
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -312 [0xfffffffffffffec8])) [1 dpsi+0 S4 A32])) "../src/gvcalc.f":259 127 {*movsf_internal}
     (nil))
;;  succ:       20 (FALLTHRU)

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL)
;;  pred:       18
;;              19 (FALLTHRU)
(code_label 897 896 898 20 14 (nil) [1 uses])
(note 898 897 899 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 899 898 900 20 (set (reg:SF 443 [ M.3_390 ])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC9") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":259 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF -1.00000001490116119384765625e-1 [-0x0.cccccdp-3])
        (nil)))
(insn 900 899 901 20 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 442 [ M.2_389 ])
            (reg:SF 443 [ M.3_390 ]))) "../src/gvcalc.f":259 51 {*cmpiusf}
     (nil))
(insn 901 900 902 20 (set (reg:QI 397 [ _311 ])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":259 613 {*setcc_qi}
     (nil))
(insn 902 901 903 20 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 443 [ M.3_390 ])
            (reg:SF 443 [ M.3_390 ]))) "../src/gvcalc.f":259 51 {*cmpiusf}
     (nil))
(insn 903 902 904 20 (set (reg:QI 398 [ _312 ])
        (unordered:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":259 613 {*setcc_qi}
     (nil))
(insn 904 903 905 20 (parallel [
            (set (reg:QI 399 [ _313 ])
                (ior:QI (reg:QI 397 [ _311 ])
                    (reg:QI 398 [ _312 ])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":259 423 {*iorqi_1}
     (nil))
(insn 905 904 906 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 399 [ _313 ])
            (const_int 0 [0]))) "../src/gvcalc.f":259 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 906 905 907 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 908)
            (pc))) "../src/gvcalc.f":259 617 {*jcc_1}
     (nil)
 -> 908)
;;  succ:       21 (FALLTHRU)
;;              22

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
(note 907 906 9 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 9 907 908 21 (set (reg:SF 443 [ M.3_390 ])
        (reg:SF 442 [ M.2_389 ])) "../src/gvcalc.f":259 127 {*movsf_internal}
     (nil))
;;  succ:       22 (FALLTHRU)

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20
;;              21 (FALLTHRU)
(code_label 908 9 909 22 15 (nil) [1 uses])
(note 909 908 910 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 910 909 911 22 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -312 [0xfffffffffffffec8])) [1 dpsi+0 S4 A32])
        (reg:SF 443 [ M.3_390 ])) "../src/gvcalc.f":259 127 {*movsf_internal}
     (nil))
(insn 911 910 912 22 (set (reg:SF 805)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -312 [0xfffffffffffffec8])) [1 dpsi+0 S4 A32])) "../src/gvcalc.f":267 127 {*movsf_internal}
     (nil))
(insn 912 911 913 22 (set (reg:V4SF 806)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC10") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":267 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 913 912 914 22 (parallel [
            (set (reg:SF 400 [ _314 ])
                (abs:SF (reg:SF 805)))
            (use (reg:V4SF 806))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":267 470 {*absnegsf2}
     (expr_list:REG_EQUAL (abs:SF (reg:SF 805))
        (nil)))
(insn 914 913 915 22 (set (reg:SF 401 [ eps.18_315 ])
        (mem/c:SF (symbol_ref:DI ("eps.3550") [flags 0x1c02]  <var_decl 0x1427eb360 eps>) [1 eps+0 S4 A32])) "../src/gvcalc.f":267 127 {*movsf_internal}
     (nil))
(insn 915 914 916 22 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 401 [ eps.18_315 ])
            (reg:SF 400 [ _314 ]))) "../src/gvcalc.f":267 51 {*cmpiusf}
     (nil))
(jump_insn 916 915 920 22 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1110)
            (pc))) "../src/gvcalc.f":267 617 {*jcc_1}
     (nil)
 -> 1110)
;;  succ:       23 (FALLTHRU)
;;              24

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
(note 920 916 921 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 921 920 922 23 (set (reg/f:DI 807)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 224 [0xe0])) [11 lconv+0 S8 A64])) "../src/gvcalc.f":268 81 {*movdi_internal}
     (nil))
(insn 922 921 1111 23 (set (mem:SI (reg/f:DI 807) [12 *lconv_421(D)+0 S4 A32])
        (const_int 1 [0x1])) "../src/gvcalc.f":268 82 {*movsi_internal}
     (nil))
(jump_insn 1111 922 1112 23 (set (pc)
        (label_ref 970)) "../src/gvcalc.f":269 -1
     (nil)
 -> 970)
;;  succ:       26 [100.0%] 

(barrier 1112 1111 1110)
;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22
(code_label 1110 1112 926 24 27 (nil) [1 uses])
(note 926 1110 927 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 927 926 928 24 (set (reg:SF 809)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [1 psi+0 S4 A32])) "../src/gvcalc.f":273 127 {*movsf_internal}
     (nil))
(insn 928 927 929 24 (set (reg:SF 808)
        (plus:SF (reg:SF 809)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -312 [0xfffffffffffffec8])) [1 dpsi+0 S4 A32]))) "../src/gvcalc.f":273 802 {*fop_sf_comm}
     (nil))
(insn 929 928 930 24 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [1 psi+0 S4 A32])
        (reg:SF 808)) "../src/gvcalc.f":273 127 {*movsf_internal}
     (nil))
(insn 930 929 1113 24 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -44 [0xffffffffffffffd4])) [2 iter+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -44 [0xffffffffffffffd4])) [2 iter+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":98 217 {*addsi_1}
     (nil))
(jump_insn 1113 930 1114 24 (set (pc)
        (label_ref 931)) "../src/gvcalc.f":98 -1
     (nil)
 -> 931)
;;  succ:       5 [100.0%] 

(barrier 1114 1113 1116)
;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 25, flags: (NEW, RTL)
;;  pred:       5
(code_label 1116 1114 1115 27 28 (nil) [1 uses])
(note 1115 1116 1117 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 1117 1115 934 27 (const_int 0 [0]) "../src/gvcalc.f":273 -1
     (nil))
;;  succ:       25 [100.0%]  (FALLTHRU)

;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 26, flags: (NEW, REACHABLE, RTL)
;;  pred:       27 [100.0%]  (FALLTHRU)
(code_label 934 1117 935 25 3 (nil) [0 uses])
(note 935 934 936 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 936 935 937 25 (set (reg/f:DI 810)
        (symbol_ref/f:DI ("*lC11") [flags 0x2]  <var_decl 0x1427f8cf0 *lC11>)) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 937 936 938 25 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -808 [0xfffffffffffffcd8])) [5 dt_parm.4.common.filename+0 S8 A64])
        (reg/f:DI 810)) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 938 937 939 25 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -800 [0xfffffffffffffce0])) [2 dt_parm.4.common.line+0 S4 A64])
        (const_int 275 [0x113])) "../src/gvcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 939 938 940 25 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -816 [0xfffffffffffffcd0])) [2 dt_parm.4.common.flags+0 S4 A64])
        (const_int 128 [0x80])) "../src/gvcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 940 939 941 25 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -812 [0xfffffffffffffcd4])) [2 dt_parm.4.common.unit+0 S4 A32])
        (const_int 6 [0x6])) "../src/gvcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 941 940 942 25 (parallel [
            (set (reg:DI 811)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -816 [0xfffffffffffffcd0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":275 218 {*adddi_1}
     (nil))
(insn 942 941 943 25 (set (reg:DI 5 di)
        (reg:DI 811)) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(call_insn 943 942 944 25 (call (mem:QI (symbol_ref:DI ("_gfortran_st_write") [flags 0x41]  <function_decl 0x1427e0800 _gfortran_st_write>) [0 _gfortran_st_write S1 A8])
        (const_int 0 [0])) "../src/gvcalc.f":275 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 944 943 945 25 (parallel [
            (set (reg:DI 812)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -816 [0xfffffffffffffcd0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":275 218 {*adddi_1}
     (nil))
(insn 945 944 946 25 (set (reg:SI 1 dx)
        (const_int 34 [0x22])) "../src/gvcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 946 945 947 25 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*lC12") [flags 0x2]  <var_decl 0x1427f8d80 *lC12>)) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 947 946 948 25 (set (reg:DI 5 di)
        (reg:DI 812)) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(call_insn 948 947 949 25 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_character_write") [flags 0x41]  <function_decl 0x1427d4900 _gfortran_transfer_character_write>) [0 _gfortran_transfer_character_write S1 A8])
        (const_int 0 [0])) "../src/gvcalc.f":275 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 949 948 950 25 (parallel [
            (set (reg:DI 813)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":275 218 {*adddi_1}
     (nil))
(insn 950 949 951 25 (parallel [
            (set (reg:DI 814)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -816 [0xfffffffffffffcd0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":275 218 {*adddi_1}
     (nil))
(insn 951 950 952 25 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/gvcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 952 951 953 25 (set (reg:DI 4 si)
        (reg:DI 813)) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 953 952 954 25 (set (reg:DI 5 di)
        (reg:DI 814)) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(call_insn 954 953 955 25 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real_write") [flags 0x41]  <function_decl 0x1427d4d00 _gfortran_transfer_real_write>) [0 _gfortran_transfer_real_write S1 A8])
        (const_int 0 [0])) "../src/gvcalc.f":275 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 955 954 956 25 (parallel [
            (set (reg:DI 815)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -332 [0xfffffffffffffeb4])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":275 218 {*adddi_1}
     (nil))
(insn 956 955 957 25 (parallel [
            (set (reg:DI 816)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -816 [0xfffffffffffffcd0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":275 218 {*adddi_1}
     (nil))
(insn 957 956 958 25 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/gvcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 958 957 959 25 (set (reg:DI 4 si)
        (reg:DI 815)) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 959 958 960 25 (set (reg:DI 5 di)
        (reg:DI 816)) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(call_insn 960 959 961 25 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real_write") [flags 0x41]  <function_decl 0x1427d4d00 _gfortran_transfer_real_write>) [0 _gfortran_transfer_real_write S1 A8])
        (const_int 0 [0])) "../src/gvcalc.f":275 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 961 960 962 25 (set (reg:DI 817)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 176 [0xb0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 962 961 963 25 (parallel [
            (set (reg:DI 818)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -816 [0xfffffffffffffcd0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":275 218 {*adddi_1}
     (nil))
(insn 963 962 964 25 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/gvcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 964 963 965 25 (set (reg:DI 4 si)
        (reg:DI 817)) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 965 964 966 25 (set (reg:DI 5 di)
        (reg:DI 818)) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(call_insn 966 965 967 25 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real_write") [flags 0x41]  <function_decl 0x1427d4d00 _gfortran_transfer_real_write>) [0 _gfortran_transfer_real_write S1 A8])
        (const_int 0 [0])) "../src/gvcalc.f":275 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 967 966 968 25 (parallel [
            (set (reg:DI 819)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -816 [0xfffffffffffffcd0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":275 218 {*adddi_1}
     (nil))
(insn 968 967 969 25 (set (reg:DI 5 di)
        (reg:DI 819)) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(call_insn 969 968 970 25 (call (mem:QI (symbol_ref:DI ("_gfortran_st_write_done") [flags 0x41]  <function_decl 0x1427e4300 _gfortran_st_write_done>) [0 _gfortran_st_write_done S1 A8])
        (const_int 0 [0])) "../src/gvcalc.f":275 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       26 (FALLTHRU)

;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       25 (FALLTHRU)
;;              23 [100.0%] 
(code_label 970 969 971 26 18 (nil) [1 uses])
(note 971 970 972 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 972 971 973 26 (set (reg:SF 820)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [1 res_vel+0 S4 A32])) "../src/gvcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 973 972 974 26 (set (reg:SF 402 [ _316 ])
        (div:SF (reg:SF 820)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])) [1 res_psi+0 S4 A32]))) "../src/gvcalc.f":281 805 {*fop_sf_1}
     (nil))
(insn 974 973 975 26 (set (reg:V4SF 822)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":281 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 975 974 976 26 (parallel [
            (set (reg:SF 821)
                (neg:SF (reg:SF 402 [ _316 ])))
            (use (reg:V4SF 822))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":281 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 402 [ _316 ]))
        (nil)))
(insn 976 975 977 26 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -316 [0xfffffffffffffec4])) [1 psi_vel+0 S4 A32])
        (reg:SF 821)) "../src/gvcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 977 976 978 26 (set (reg:SF 823)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -76 [0xffffffffffffffb4])) [1 res_omg+0 S4 A32])) "../src/gvcalc.f":282 127 {*movsf_internal}
     (nil))
(insn 978 977 979 26 (set (reg:SF 403 [ _317 ])
        (div:SF (reg:SF 823)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])) [1 res_psi+0 S4 A32]))) "../src/gvcalc.f":282 805 {*fop_sf_1}
     (nil))
(insn 979 978 980 26 (set (reg:V4SF 825)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":282 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 980 979 981 26 (parallel [
            (set (reg:SF 824)
                (neg:SF (reg:SF 403 [ _317 ])))
            (use (reg:V4SF 825))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":282 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 403 [ _317 ]))
        (nil)))
(insn 981 980 982 26 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -320 [0xfffffffffffffec0])) [1 psi_omg+0 S4 A32])
        (reg:SF 824)) "../src/gvcalc.f":282 127 {*movsf_internal}
     (nil))
(insn 982 981 983 26 (set (reg:SF 826)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [1 res_ch+0 S4 A32])) "../src/gvcalc.f":283 127 {*movsf_internal}
     (nil))
(insn 983 982 984 26 (set (reg:SF 404 [ _318 ])
        (div:SF (reg:SF 826)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])) [1 res_psi+0 S4 A32]))) "../src/gvcalc.f":283 805 {*fop_sf_1}
     (nil))
(insn 984 983 985 26 (set (reg:V4SF 828)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":283 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 985 984 986 26 (parallel [
            (set (reg:SF 827)
                (neg:SF (reg:SF 404 [ _318 ])))
            (use (reg:V4SF 828))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":283 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 404 [ _318 ]))
        (nil)))
(insn 986 985 987 26 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -324 [0xfffffffffffffebc])) [1 psi_ch+0 S4 A32])
        (reg:SF 827)) "../src/gvcalc.f":283 127 {*movsf_internal}
     (nil))
(insn 987 986 988 26 (set (reg:SF 829)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [1 res_be+0 S4 A32])) "../src/gvcalc.f":284 127 {*movsf_internal}
     (nil))
(insn 988 987 989 26 (set (reg:SF 405 [ _319 ])
        (div:SF (reg:SF 829)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])) [1 res_psi+0 S4 A32]))) "../src/gvcalc.f":284 805 {*fop_sf_1}
     (nil))
(insn 989 988 990 26 (set (reg:V4SF 831)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S16 A128])) "../src/gvcalc.f":284 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 990 989 991 26 (parallel [
            (set (reg:SF 830)
                (neg:SF (reg:SF 405 [ _319 ])))
            (use (reg:V4SF 831))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":284 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 405 [ _319 ]))
        (nil)))
(insn 991 990 992 26 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -328 [0xfffffffffffffeb8])) [1 psi_be+0 S4 A32])
        (reg:SF 830)) "../src/gvcalc.f":284 127 {*movsf_internal}
     (nil))
(insn 992 991 993 26 (set (reg/f:DI 832)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 64 [0x40])) [10 gam_vel+0 S8 A64])) "../src/gvcalc.f":287 81 {*movdi_internal}
     (nil))
(insn 993 992 994 26 (set (reg:SF 406 [ _320 ])
        (mem:SF (reg/f:DI 832) [1 *gam_vel_511(D)+0 S4 A32])) "../src/gvcalc.f":287 127 {*movsf_internal}
     (nil))
(insn 994 993 995 26 (set (reg:SF 833)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [1 gam_psi+0 S4 A32])) "../src/gvcalc.f":287 127 {*movsf_internal}
     (nil))
(insn 995 994 996 26 (set (reg:SF 407 [ _321 ])
        (mult:SF (reg:SF 833)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -316 [0xfffffffffffffec4])) [1 psi_vel+0 S4 A32]))) "../src/gvcalc.f":287 802 {*fop_sf_comm}
     (nil))
(insn 996 995 997 26 (set (reg:SF 408 [ _322 ])
        (plus:SF (reg:SF 406 [ _320 ])
            (reg:SF 407 [ _321 ]))) "../src/gvcalc.f":287 802 {*fop_sf_comm}
     (nil))
(insn 997 996 998 26 (set (reg/f:DI 834)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 64 [0x40])) [10 gam_vel+0 S8 A64])) "../src/gvcalc.f":287 81 {*movdi_internal}
     (nil))
(insn 998 997 999 26 (set (mem:SF (reg/f:DI 834) [1 *gam_vel_511(D)+0 S4 A32])
        (reg:SF 408 [ _322 ])) "../src/gvcalc.f":287 127 {*movsf_internal}
     (nil))
(insn 999 998 1000 26 (set (reg/f:DI 835)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 72 [0x48])) [10 gam_omg+0 S8 A64])) "../src/gvcalc.f":288 81 {*movdi_internal}
     (nil))
(insn 1000 999 1001 26 (set (reg:SF 409 [ _323 ])
        (mem:SF (reg/f:DI 835) [1 *gam_omg_513(D)+0 S4 A32])) "../src/gvcalc.f":288 127 {*movsf_internal}
     (nil))
(insn 1001 1000 1002 26 (set (reg:SF 836)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [1 gam_psi+0 S4 A32])) "../src/gvcalc.f":288 127 {*movsf_internal}
     (nil))
(insn 1002 1001 1003 26 (set (reg:SF 410 [ _324 ])
        (mult:SF (reg:SF 836)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -320 [0xfffffffffffffec0])) [1 psi_omg+0 S4 A32]))) "../src/gvcalc.f":288 802 {*fop_sf_comm}
     (nil))
(insn 1003 1002 1004 26 (set (reg:SF 411 [ _325 ])
        (plus:SF (reg:SF 409 [ _323 ])
            (reg:SF 410 [ _324 ]))) "../src/gvcalc.f":288 802 {*fop_sf_comm}
     (nil))
(insn 1004 1003 1005 26 (set (reg/f:DI 837)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 72 [0x48])) [10 gam_omg+0 S8 A64])) "../src/gvcalc.f":288 81 {*movdi_internal}
     (nil))
(insn 1005 1004 1006 26 (set (mem:SF (reg/f:DI 837) [1 *gam_omg_513(D)+0 S4 A32])
        (reg:SF 411 [ _325 ])) "../src/gvcalc.f":288 127 {*movsf_internal}
     (nil))
(insn 1006 1005 1007 26 (set (reg:SF 838)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [1 gam_psi+0 S4 A32])) "../src/gvcalc.f":289 127 {*movsf_internal}
     (nil))
(insn 1007 1006 1008 26 (set (reg:SF 412 [ _326 ])
        (mult:SF (reg:SF 838)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -324 [0xfffffffffffffebc])) [1 psi_ch+0 S4 A32]))) "../src/gvcalc.f":289 802 {*fop_sf_comm}
     (nil))
(insn 1008 1007 1009 26 (set (reg/f:DI 839)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 80 [0x50])) [10 gam_ch+0 S8 A64])) "../src/gvcalc.f":289 81 {*movdi_internal}
     (nil))
(insn 1009 1008 1010 26 (set (mem:SF (reg/f:DI 839) [1 *gam_ch_613(D)+0 S4 A32])
        (reg:SF 412 [ _326 ])) "../src/gvcalc.f":289 127 {*movsf_internal}
     (nil))
(insn 1010 1009 1011 26 (set (reg:SF 840)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [1 gam_psi+0 S4 A32])) "../src/gvcalc.f":290 127 {*movsf_internal}
     (nil))
(insn 1011 1010 1012 26 (set (reg:SF 413 [ _327 ])
        (mult:SF (reg:SF 840)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -328 [0xfffffffffffffeb8])) [1 psi_be+0 S4 A32]))) "../src/gvcalc.f":290 802 {*fop_sf_comm}
     (nil))
(insn 1012 1011 1013 26 (set (reg/f:DI 841)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 88 [0x58])) [10 gam_be+0 S8 A64])) "../src/gvcalc.f":290 81 {*movdi_internal}
     (nil))
(insn 1013 1012 1014 26 (set (mem:SF (reg/f:DI 841) [1 *gam_be_615(D)+0 S4 A32])
        (reg:SF 413 [ _327 ])) "../src/gvcalc.f":290 127 {*movsf_internal}
     (nil))
(insn 1014 1013 1015 26 (set (reg/f:DI 842)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 104 [0x68])) [10 va_vel+0 S8 A64])) "../src/gvcalc.f":292 81 {*movdi_internal}
     (nil))
(insn 1015 1014 1016 26 (set (reg:SF 414 [ _328 ])
        (mem:SF (reg/f:DI 842) [1 *va_vel_485(D)+0 S4 A32])) "../src/gvcalc.f":292 127 {*movsf_internal}
     (nil))
(insn 1016 1015 1017 26 (set (reg:SF 843)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [1 va_psi+0 S4 A32])) "../src/gvcalc.f":292 127 {*movsf_internal}
     (nil))
(insn 1017 1016 1018 26 (set (reg:SF 415 [ _329 ])
        (mult:SF (reg:SF 843)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -316 [0xfffffffffffffec4])) [1 psi_vel+0 S4 A32]))) "../src/gvcalc.f":292 802 {*fop_sf_comm}
     (nil))
(insn 1018 1017 1019 26 (set (reg:SF 416 [ _330 ])
        (plus:SF (reg:SF 414 [ _328 ])
            (reg:SF 415 [ _329 ]))) "../src/gvcalc.f":292 802 {*fop_sf_comm}
     (nil))
(insn 1019 1018 1020 26 (set (reg/f:DI 844)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 104 [0x68])) [10 va_vel+0 S8 A64])) "../src/gvcalc.f":292 81 {*movdi_internal}
     (nil))
(insn 1020 1019 1021 26 (set (mem:SF (reg/f:DI 844) [1 *va_vel_485(D)+0 S4 A32])
        (reg:SF 416 [ _330 ])) "../src/gvcalc.f":292 127 {*movsf_internal}
     (nil))
(insn 1021 1020 1022 26 (set (reg/f:DI 845)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 112 [0x70])) [10 va_omg+0 S8 A64])) "../src/gvcalc.f":293 81 {*movdi_internal}
     (nil))
(insn 1022 1021 1023 26 (set (reg:SF 417 [ _331 ])
        (mem:SF (reg/f:DI 845) [1 *va_omg_487(D)+0 S4 A32])) "../src/gvcalc.f":293 127 {*movsf_internal}
     (nil))
(insn 1023 1022 1024 26 (set (reg:SF 846)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [1 va_psi+0 S4 A32])) "../src/gvcalc.f":293 127 {*movsf_internal}
     (nil))
(insn 1024 1023 1025 26 (set (reg:SF 418 [ _332 ])
        (mult:SF (reg:SF 846)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -320 [0xfffffffffffffec0])) [1 psi_omg+0 S4 A32]))) "../src/gvcalc.f":293 802 {*fop_sf_comm}
     (nil))
(insn 1025 1024 1026 26 (set (reg:SF 419 [ _333 ])
        (plus:SF (reg:SF 417 [ _331 ])
            (reg:SF 418 [ _332 ]))) "../src/gvcalc.f":293 802 {*fop_sf_comm}
     (nil))
(insn 1026 1025 1027 26 (set (reg/f:DI 847)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 112 [0x70])) [10 va_omg+0 S8 A64])) "../src/gvcalc.f":293 81 {*movdi_internal}
     (nil))
(insn 1027 1026 1028 26 (set (mem:SF (reg/f:DI 847) [1 *va_omg_487(D)+0 S4 A32])
        (reg:SF 419 [ _333 ])) "../src/gvcalc.f":293 127 {*movsf_internal}
     (nil))
(insn 1028 1027 1029 26 (set (reg:SF 848)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [1 va_psi+0 S4 A32])) "../src/gvcalc.f":294 127 {*movsf_internal}
     (nil))
(insn 1029 1028 1030 26 (set (reg:SF 420 [ _334 ])
        (mult:SF (reg:SF 848)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -324 [0xfffffffffffffebc])) [1 psi_ch+0 S4 A32]))) "../src/gvcalc.f":294 802 {*fop_sf_comm}
     (nil))
(insn 1030 1029 1031 26 (set (reg/f:DI 849)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 120 [0x78])) [10 va_ch+0 S8 A64])) "../src/gvcalc.f":294 81 {*movdi_internal}
     (nil))
(insn 1031 1030 1032 26 (set (mem:SF (reg/f:DI 849) [1 *va_ch_619(D)+0 S4 A32])
        (reg:SF 420 [ _334 ])) "../src/gvcalc.f":294 127 {*movsf_internal}
     (nil))
(insn 1032 1031 1033 26 (set (reg:SF 850)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [1 va_psi+0 S4 A32])) "../src/gvcalc.f":295 127 {*movsf_internal}
     (nil))
(insn 1033 1032 1034 26 (set (reg:SF 421 [ _335 ])
        (mult:SF (reg:SF 850)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -328 [0xfffffffffffffeb8])) [1 psi_be+0 S4 A32]))) "../src/gvcalc.f":295 802 {*fop_sf_comm}
     (nil))
(insn 1034 1033 1035 26 (set (reg/f:DI 851)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 128 [0x80])) [10 va_be+0 S8 A64])) "../src/gvcalc.f":295 81 {*movdi_internal}
     (nil))
(insn 1035 1034 1036 26 (set (mem:SF (reg/f:DI 851) [1 *va_be_621(D)+0 S4 A32])
        (reg:SF 421 [ _335 ])) "../src/gvcalc.f":295 127 {*movsf_internal}
     (nil))
(insn 1036 1035 1037 26 (set (reg/f:DI 852)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 144 [0x90])) [10 vt_vel+0 S8 A64])) "../src/gvcalc.f":297 81 {*movdi_internal}
     (nil))
(insn 1037 1036 1038 26 (set (reg:SF 422 [ _336 ])
        (mem:SF (reg/f:DI 852) [1 *vt_vel_492(D)+0 S4 A32])) "../src/gvcalc.f":297 127 {*movsf_internal}
     (nil))
(insn 1038 1037 1039 26 (set (reg:SF 853)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -92 [0xffffffffffffffa4])) [1 vt_psi+0 S4 A32])) "../src/gvcalc.f":297 127 {*movsf_internal}
     (nil))
(insn 1039 1038 1040 26 (set (reg:SF 423 [ _337 ])
        (mult:SF (reg:SF 853)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -316 [0xfffffffffffffec4])) [1 psi_vel+0 S4 A32]))) "../src/gvcalc.f":297 802 {*fop_sf_comm}
     (nil))
(insn 1040 1039 1041 26 (set (reg:SF 424 [ _338 ])
        (plus:SF (reg:SF 422 [ _336 ])
            (reg:SF 423 [ _337 ]))) "../src/gvcalc.f":297 802 {*fop_sf_comm}
     (nil))
(insn 1041 1040 1042 26 (set (reg/f:DI 854)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 144 [0x90])) [10 vt_vel+0 S8 A64])) "../src/gvcalc.f":297 81 {*movdi_internal}
     (nil))
(insn 1042 1041 1043 26 (set (mem:SF (reg/f:DI 854) [1 *vt_vel_492(D)+0 S4 A32])
        (reg:SF 424 [ _338 ])) "../src/gvcalc.f":297 127 {*movsf_internal}
     (nil))
(insn 1043 1042 1044 26 (set (reg/f:DI 855)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 152 [0x98])) [10 vt_omg+0 S8 A64])) "../src/gvcalc.f":298 81 {*movdi_internal}
     (nil))
(insn 1044 1043 1045 26 (set (reg:SF 425 [ _339 ])
        (mem:SF (reg/f:DI 855) [1 *vt_omg_494(D)+0 S4 A32])) "../src/gvcalc.f":298 127 {*movsf_internal}
     (nil))
(insn 1045 1044 1046 26 (set (reg:SF 856)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -92 [0xffffffffffffffa4])) [1 vt_psi+0 S4 A32])) "../src/gvcalc.f":298 127 {*movsf_internal}
     (nil))
(insn 1046 1045 1047 26 (set (reg:SF 426 [ _340 ])
        (mult:SF (reg:SF 856)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -320 [0xfffffffffffffec0])) [1 psi_omg+0 S4 A32]))) "../src/gvcalc.f":298 802 {*fop_sf_comm}
     (nil))
(insn 1047 1046 1048 26 (set (reg:SF 427 [ _341 ])
        (plus:SF (reg:SF 425 [ _339 ])
            (reg:SF 426 [ _340 ]))) "../src/gvcalc.f":298 802 {*fop_sf_comm}
     (nil))
(insn 1048 1047 1049 26 (set (reg/f:DI 857)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 152 [0x98])) [10 vt_omg+0 S8 A64])) "../src/gvcalc.f":298 81 {*movdi_internal}
     (nil))
(insn 1049 1048 1050 26 (set (mem:SF (reg/f:DI 857) [1 *vt_omg_494(D)+0 S4 A32])
        (reg:SF 427 [ _341 ])) "../src/gvcalc.f":298 127 {*movsf_internal}
     (nil))
(insn 1050 1049 1051 26 (set (reg:SF 858)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -92 [0xffffffffffffffa4])) [1 vt_psi+0 S4 A32])) "../src/gvcalc.f":299 127 {*movsf_internal}
     (nil))
(insn 1051 1050 1052 26 (set (reg:SF 428 [ _342 ])
        (mult:SF (reg:SF 858)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -324 [0xfffffffffffffebc])) [1 psi_ch+0 S4 A32]))) "../src/gvcalc.f":299 802 {*fop_sf_comm}
     (nil))
(insn 1052 1051 1053 26 (set (reg/f:DI 859)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 160 [0xa0])) [10 vt_ch+0 S8 A64])) "../src/gvcalc.f":299 81 {*movdi_internal}
     (nil))
(insn 1053 1052 1054 26 (set (mem:SF (reg/f:DI 859) [1 *vt_ch_625(D)+0 S4 A32])
        (reg:SF 428 [ _342 ])) "../src/gvcalc.f":299 127 {*movsf_internal}
     (nil))
(insn 1054 1053 1055 26 (set (reg:SF 860)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -92 [0xffffffffffffffa4])) [1 vt_psi+0 S4 A32])) "../src/gvcalc.f":300 127 {*movsf_internal}
     (nil))
(insn 1055 1054 1056 26 (set (reg:SF 429 [ _343 ])
        (mult:SF (reg:SF 860)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -328 [0xfffffffffffffeb8])) [1 psi_be+0 S4 A32]))) "../src/gvcalc.f":300 802 {*fop_sf_comm}
     (nil))
(insn 1056 1055 1057 26 (set (reg/f:DI 861)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 168 [0xa8])) [10 vt_be+0 S8 A64])) "../src/gvcalc.f":300 81 {*movdi_internal}
     (nil))
(insn 1057 1056 1058 26 (set (mem:SF (reg/f:DI 861) [1 *vt_be_627(D)+0 S4 A32])
        (reg:SF 429 [ _343 ])) "../src/gvcalc.f":300 127 {*movsf_internal}
     (nil))
(insn 1058 1057 1059 26 (set (reg/f:DI 862)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 184 [0xb8])) [10 cl_vel+0 S8 A64])) "../src/gvcalc.f":302 81 {*movdi_internal}
     (nil))
(insn 1059 1058 1060 26 (set (reg:SF 430 [ _344 ])
        (mem:SF (reg/f:DI 862) [1 *cl_vel_554(D)+0 S4 A32])) "../src/gvcalc.f":302 127 {*movsf_internal}
     (nil))
(insn 1060 1059 1061 26 (set (reg:SF 863)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])) "../src/gvcalc.f":302 127 {*movsf_internal}
     (nil))
(insn 1061 1060 1062 26 (set (reg:SF 431 [ _345 ])
        (mult:SF (reg:SF 863)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -316 [0xfffffffffffffec4])) [1 psi_vel+0 S4 A32]))) "../src/gvcalc.f":302 802 {*fop_sf_comm}
     (nil))
(insn 1062 1061 1063 26 (set (reg:SF 432 [ _346 ])
        (plus:SF (reg:SF 430 [ _344 ])
            (reg:SF 431 [ _345 ]))) "../src/gvcalc.f":302 802 {*fop_sf_comm}
     (nil))
(insn 1063 1062 1064 26 (set (reg/f:DI 864)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 184 [0xb8])) [10 cl_vel+0 S8 A64])) "../src/gvcalc.f":302 81 {*movdi_internal}
     (nil))
(insn 1064 1063 1065 26 (set (mem:SF (reg/f:DI 864) [1 *cl_vel_554(D)+0 S4 A32])
        (reg:SF 432 [ _346 ])) "../src/gvcalc.f":302 127 {*movsf_internal}
     (nil))
(insn 1065 1064 1066 26 (set (reg/f:DI 865)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 192 [0xc0])) [10 cl_omg+0 S8 A64])) "../src/gvcalc.f":303 81 {*movdi_internal}
     (nil))
(insn 1066 1065 1067 26 (set (reg:SF 433 [ _347 ])
        (mem:SF (reg/f:DI 865) [1 *cl_omg_556(D)+0 S4 A32])) "../src/gvcalc.f":303 127 {*movsf_internal}
     (nil))
(insn 1067 1066 1068 26 (set (reg:SF 866)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])) "../src/gvcalc.f":303 127 {*movsf_internal}
     (nil))
(insn 1068 1067 1069 26 (set (reg:SF 434 [ _348 ])
        (mult:SF (reg:SF 866)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -320 [0xfffffffffffffec0])) [1 psi_omg+0 S4 A32]))) "../src/gvcalc.f":303 802 {*fop_sf_comm}
     (nil))
(insn 1069 1068 1070 26 (set (reg:SF 435 [ _349 ])
        (plus:SF (reg:SF 433 [ _347 ])
            (reg:SF 434 [ _348 ]))) "../src/gvcalc.f":303 802 {*fop_sf_comm}
     (nil))
(insn 1070 1069 1071 26 (set (reg/f:DI 867)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 192 [0xc0])) [10 cl_omg+0 S8 A64])) "../src/gvcalc.f":303 81 {*movdi_internal}
     (nil))
(insn 1071 1070 1072 26 (set (mem:SF (reg/f:DI 867) [1 *cl_omg_556(D)+0 S4 A32])
        (reg:SF 435 [ _349 ])) "../src/gvcalc.f":303 127 {*movsf_internal}
     (nil))
(insn 1072 1071 1073 26 (set (reg:SF 868)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])) "../src/gvcalc.f":304 127 {*movsf_internal}
     (nil))
(insn 1073 1072 1074 26 (set (reg:SF 436 [ _350 ])
        (mult:SF (reg:SF 868)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -324 [0xfffffffffffffebc])) [1 psi_ch+0 S4 A32]))) "../src/gvcalc.f":304 802 {*fop_sf_comm}
     (nil))
(insn 1074 1073 1075 26 (set (reg/f:DI 869)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 200 [0xc8])) [10 cl_ch+0 S8 A64])) "../src/gvcalc.f":304 81 {*movdi_internal}
     (nil))
(insn 1075 1074 1076 26 (set (mem:SF (reg/f:DI 869) [1 *cl_ch_631(D)+0 S4 A32])
        (reg:SF 436 [ _350 ])) "../src/gvcalc.f":304 127 {*movsf_internal}
     (nil))
(insn 1076 1075 1077 26 (set (reg/f:DI 870)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 208 [0xd0])) [10 cl_be+0 S8 A64])) "../src/gvcalc.f":305 81 {*movdi_internal}
     (nil))
(insn 1077 1076 1078 26 (set (reg:SF 437 [ _351 ])
        (mem:SF (reg/f:DI 870) [1 *cl_be_558(D)+0 S4 A32])) "../src/gvcalc.f":305 127 {*movsf_internal}
     (nil))
(insn 1078 1077 1079 26 (set (reg:SF 871)
        (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])) "../src/gvcalc.f":305 127 {*movsf_internal}
     (nil))
(insn 1079 1078 1080 26 (set (reg:SF 438 [ _352 ])
        (mult:SF (reg:SF 871)
            (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -328 [0xfffffffffffffeb8])) [1 psi_be+0 S4 A32]))) "../src/gvcalc.f":305 802 {*fop_sf_comm}
     (nil))
(insn 1080 1079 1081 26 (set (reg:SF 439 [ _353 ])
        (plus:SF (reg:SF 437 [ _351 ])
            (reg:SF 438 [ _352 ]))) "../src/gvcalc.f":305 802 {*fop_sf_comm}
     (nil))
(insn 1081 1080 1082 26 (set (reg/f:DI 872)
        (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                (const_int 208 [0xd0])) [10 cl_be+0 S8 A64])) "../src/gvcalc.f":305 81 {*movdi_internal}
     (nil))
(insn 1082 1081 1104 26 (set (mem:SF (reg/f:DI 872) [1 *cl_be_558(D)+0 S4 A32])
        (reg:SF 439 [ _353 ])) "../src/gvcalc.f":305 127 {*movsf_internal}
     (nil))
(insn 1104 1082 0 26 (const_int 0 [0]) "../src/gvcalc.f":307 682 {nop}
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)

