// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
// Date        : Sat Apr 15 15:45:20 2017
// Host        : skyworks running 64-bit Ubuntu 16.04.2 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/skyworks/ZynqDanmaku/ZynqDanmaku-HDL/ZynqDanmaku.srcs/sources_1/bd/top_blk/ip/top_blk_axi_dma_0_0/top_blk_axi_dma_0_0_sim_netlist.v
// Design      : top_blk_axi_dma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "top_blk_axi_dma_0_0,axi_dma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_dma,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module top_blk_axi_dma_0_0
   (s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    mm2s_introut,
    axi_dma_tstvec);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_CLK CLK" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [9:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [9:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) output [31:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [63:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 MM2S_PRMRY_RESET_OUT_N RST" *) output mm2s_prmry_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) output [63:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [7:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) output mm2s_introut;
  output [31:0]axi_dma_tstvec;

  wire [31:0]axi_dma_tstvec;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arcache;
  wire [7:0]m_axi_mm2s_arlen;
  wire [2:0]m_axi_mm2s_arprot;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire [63:0]m_axis_mm2s_tdata;
  wire [7:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_introut;
  wire mm2s_prmry_reset_out_n;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_bready_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_bready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_sg_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED;
  wire NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_introut_UNCONNECTED;
  wire NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_tready_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_s2mm_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awuser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_s2mm_wdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awuser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_wdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_wstrb_UNCONNECTED;
  wire [31:0]NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tdest_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tid_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tuser_UNCONNECTED;

  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_ENABLE_MULTI_CHANNEL = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "1" *) 
  (* C_INCLUDE_MM2S_SF = "1" *) 
  (* C_INCLUDE_S2MM = "0" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INSTANCE = "axi_dma" *) 
  (* C_MICRO_DMA = "0" *) 
  (* C_MM2S_BURST_SIZE = "32" *) 
  (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "64" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "64" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_MM2S_CHANNELS = "1" *) 
  (* C_NUM_S2MM_CHANNELS = "1" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "1" *) 
  (* C_S2MM_BURST_SIZE = "16" *) 
  (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
  (* C_SG_LENGTH_WIDTH = "22" *) 
  (* C_SG_USE_STSAPP_LENGTH = "0" *) 
  (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  top_blk_axi_dma_0_0_axi_dma U0
       (.axi_dma_tstvec(axi_dma_tstvec),
        .axi_resetn(axi_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arcache(m_axi_mm2s_arcache),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(m_axi_mm2s_arprot),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_aruser(NLW_U0_m_axi_mm2s_aruser_UNCONNECTED[3:0]),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(1'b0),
        .m_axi_s2mm_awaddr(NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED[31:0]),
        .m_axi_s2mm_awburst(NLW_U0_m_axi_s2mm_awburst_UNCONNECTED[1:0]),
        .m_axi_s2mm_awcache(NLW_U0_m_axi_s2mm_awcache_UNCONNECTED[3:0]),
        .m_axi_s2mm_awlen(NLW_U0_m_axi_s2mm_awlen_UNCONNECTED[7:0]),
        .m_axi_s2mm_awprot(NLW_U0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(1'b0),
        .m_axi_s2mm_awsize(NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[2:0]),
        .m_axi_s2mm_awuser(NLW_U0_m_axi_s2mm_awuser_UNCONNECTED[3:0]),
        .m_axi_s2mm_awvalid(NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED),
        .m_axi_s2mm_bready(NLW_U0_m_axi_s2mm_bready_UNCONNECTED),
        .m_axi_s2mm_bresp({1'b0,1'b0}),
        .m_axi_s2mm_bvalid(1'b0),
        .m_axi_s2mm_wdata(NLW_U0_m_axi_s2mm_wdata_UNCONNECTED[31:0]),
        .m_axi_s2mm_wlast(NLW_U0_m_axi_s2mm_wlast_UNCONNECTED),
        .m_axi_s2mm_wready(1'b0),
        .m_axi_s2mm_wstrb(NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED[3:0]),
        .m_axi_s2mm_wvalid(NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_aruser(NLW_U0_m_axi_sg_aruser_UNCONNECTED[3:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_awaddr(NLW_U0_m_axi_sg_awaddr_UNCONNECTED[31:0]),
        .m_axi_sg_awburst(NLW_U0_m_axi_sg_awburst_UNCONNECTED[1:0]),
        .m_axi_sg_awcache(NLW_U0_m_axi_sg_awcache_UNCONNECTED[3:0]),
        .m_axi_sg_awlen(NLW_U0_m_axi_sg_awlen_UNCONNECTED[7:0]),
        .m_axi_sg_awprot(NLW_U0_m_axi_sg_awprot_UNCONNECTED[2:0]),
        .m_axi_sg_awready(1'b0),
        .m_axi_sg_awsize(NLW_U0_m_axi_sg_awsize_UNCONNECTED[2:0]),
        .m_axi_sg_awuser(NLW_U0_m_axi_sg_awuser_UNCONNECTED[3:0]),
        .m_axi_sg_awvalid(NLW_U0_m_axi_sg_awvalid_UNCONNECTED),
        .m_axi_sg_bready(NLW_U0_m_axi_sg_bready_UNCONNECTED),
        .m_axi_sg_bresp({1'b0,1'b0}),
        .m_axi_sg_bvalid(1'b0),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axi_sg_wdata(NLW_U0_m_axi_sg_wdata_UNCONNECTED[31:0]),
        .m_axi_sg_wlast(NLW_U0_m_axi_sg_wlast_UNCONNECTED),
        .m_axi_sg_wready(1'b0),
        .m_axi_sg_wstrb(NLW_U0_m_axi_sg_wstrb_UNCONNECTED[3:0]),
        .m_axi_sg_wvalid(NLW_U0_m_axi_sg_wvalid_UNCONNECTED),
        .m_axis_mm2s_cntrl_tdata(NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED[31:0]),
        .m_axis_mm2s_cntrl_tkeep(NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED[3:0]),
        .m_axis_mm2s_cntrl_tlast(NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED),
        .m_axis_mm2s_cntrl_tready(1'b0),
        .m_axis_mm2s_cntrl_tvalid(NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tdest(NLW_U0_m_axis_mm2s_tdest_UNCONNECTED[4:0]),
        .m_axis_mm2s_tid(NLW_U0_m_axis_mm2s_tid_UNCONNECTED[4:0]),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(NLW_U0_m_axis_mm2s_tuser_UNCONNECTED[3:0]),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_cntrl_reset_out_n(NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .s2mm_introut(NLW_U0_s2mm_introut_UNCONNECTED),
        .s2mm_prmry_reset_out_n(NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED),
        .s2mm_sts_reset_out_n(NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_sts_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_sts_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_sts_tlast(1'b0),
        .s_axis_s2mm_sts_tready(NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED),
        .s_axis_s2mm_sts_tvalid(1'b0),
        .s_axis_s2mm_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tdest({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_tlast(1'b0),
        .s_axis_s2mm_tready(NLW_U0_s_axis_s2mm_tready_UNCONNECTED),
        .s_axis_s2mm_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tvalid(1'b0));
endmodule

(* ORIG_REF_NAME = "async_fifo_fg" *) 
module top_blk_axi_dma_0_0_async_fifo_fg
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_reg_reg,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    p_3_out,
    sig_fifo_ainit,
    hold_ff_q,
    sig_push_input_reg11_out,
    in,
    p_10_out,
    sig_inhibit_rdy_n,
    p_4_out,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output sig_cmd2mstr_cmd_valid;
  output sig_calc_error_reg_reg;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input [55:0]p_3_out;
  input sig_fifo_ainit;
  input hold_ff_q;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input p_10_out;
  input sig_inhibit_rdy_n;
  input p_4_out;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire p_10_out;
  wire [55:0]p_3_out;
  wire p_4_out;
  wire s_axi_lite_aclk;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;

  top_blk_axi_dma_0_0_fifo_generator_v13_1_3 \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM 
       (.\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q(hold_ff_q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_10_out(p_10_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "async_fifo_fg" *) 
module top_blk_axi_dma_0_0_async_fifo_fg__parameterized0
   (hold_ff_q_reg,
    sig_rd_sts_tag_reg0,
    mm2s_interr_i,
    mm2s_decerr_i,
    mm2s_slverr_i,
    sig_dqual_reg_empty_reg,
    hold_ff_q_reg_0,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit_0,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    sig_rsc2stat_status_valid,
    p_5_out,
    hold_ff_q_reg_1,
    p_2_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output hold_ff_q_reg;
  output sig_rd_sts_tag_reg0;
  output mm2s_interr_i;
  output mm2s_decerr_i;
  output mm2s_slverr_i;
  output sig_dqual_reg_empty_reg;
  output hold_ff_q_reg_0;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit_0;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input sig_rsc2stat_status_valid;
  input p_5_out;
  input hold_ff_q_reg_1;
  input p_2_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_mm2s_aclk;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire p_2_out;
  wire p_5_out;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_rd_sts_tag_reg0;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_fifo_generator_v13_1_3__parameterized0 \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .hold_ff_q_reg_1(hold_ff_q_reg_1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_2_out(p_2_out),
        .p_5_out(p_5_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module top_blk_axi_dma_0_0_axi_datamover
   (hold_ff_q_reg,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    hold_ff_q,
    prmry_in,
    sig_rst2all_stop_request,
    mm2s_interr_i,
    mm2s_decerr_i,
    mm2s_slverr_i,
    m_axi_mm2s_rready,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    p_3_out,
    m_axi_mm2s_rdata,
    out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GEN_ASYNC_RESET.halt_i_reg ,
    m_axi_mm2s_rlast,
    p_5_out,
    p_2_out,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    m_axis_mm2s_tready,
    m_axi_mm2s_arready,
    p_10_out,
    p_4_out);
  output hold_ff_q_reg;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output hold_ff_q;
  output prmry_in;
  output sig_rst2all_stop_request;
  output mm2s_interr_i;
  output mm2s_decerr_i;
  output mm2s_slverr_i;
  output m_axi_mm2s_rready;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  output [31:0]m_axi_mm2s_araddr;
  output [4:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  output [63:0]m_axis_mm2s_tdata;
  output [7:0]m_axis_mm2s_tkeep;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input [55:0]p_3_out;
  input [63:0]m_axi_mm2s_rdata;
  input out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input \GEN_ASYNC_RESET.halt_i_reg ;
  input m_axi_mm2s_rlast;
  input p_5_out;
  input p_2_out;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input m_axis_mm2s_tready;
  input m_axi_mm2s_arready;
  input p_10_out;
  input p_4_out;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [4:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire [63:0]m_axis_mm2s_tdata;
  wire [7:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire out;
  wire p_10_out;
  wire p_2_out;
  wire [55:0]p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire sig_rst2all_stop_request;

  top_blk_axi_dma_0_0_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_ASYNC_RESET.halt_i_reg (\GEN_ASYNC_RESET.halt_i_reg ),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .out(out),
        .p_10_out(p_10_out),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .prmry_in(prmry_in),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_rst2all_stop_request(sig_rst2all_stop_request));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module top_blk_axi_dma_0_0_axi_datamover_addr_cntl
   (out,
    \sig_addr_posted_cntr_reg[2] ,
    sig_addr_reg_empty,
    sig_addr2rsc_calc_error,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_init_done,
    sig_wr_fifo,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_mmap_reset_reg_reg,
    sig_mstr2addr_cmd_valid,
    m_axi_mm2s_arready,
    sig_data2addr_stop_req,
    sig_sf_allow_addr_req,
    in);
  output out;
  output \sig_addr_posted_cntr_reg[2] ;
  output sig_addr_reg_empty;
  output sig_addr2rsc_calc_error;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_init_done;
  output sig_wr_fifo;
  output [31:0]m_axi_mm2s_araddr;
  output [4:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_mstr2addr_cmd_valid;
  input m_axi_mm2s_arready;
  input sig_data2addr_stop_req;
  input sig_sf_allow_addr_req;
  input [38:0]in;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ;
  wire [38:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [4:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire p_0_in;
  wire [50:4]p_1_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_data2addr_stop_req;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi_2;
  assign \sig_addr_posted_cntr_reg[2]  = sig_posted_to_axi;
  top_blk_axi_dma_0_0_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({p_1_out[50],p_1_out[47],p_1_out[45:44],p_1_out[40:4]}),
        .p_0_in(p_0_in),
        .sel(sig_wr_fifo),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_done(sig_init_done),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_0_in),
        .Q(m_axi_mm2s_arvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(sig_stream_rst),
        .I1(m_axi_mm2s_arready),
        .I2(sig_addr_reg_full),
        .I3(sig_addr2rsc_calc_error),
        .O(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[47]),
        .Q(m_axi_mm2s_arburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[36]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[37]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[38]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[39]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[40]),
        .Q(m_axi_mm2s_arlen[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[44]),
        .Q(m_axi_mm2s_arsize[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[45]),
        .Q(m_axi_mm2s_arsize[1]),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_afifo_autord" *) 
module top_blk_axi_dma_0_0_axi_datamover_afifo_autord
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    hold_ff_q,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_reg_reg,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    p_3_out,
    sig_fifo_ainit,
    sig_sm_halt_reg_reg,
    sig_push_input_reg11_out,
    in,
    p_10_out,
    sig_inhibit_rdy_n,
    p_4_out,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output hold_ff_q;
  output sig_cmd2mstr_cmd_valid;
  output sig_calc_error_reg_reg;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input [55:0]p_3_out;
  input sig_fifo_ainit;
  input sig_sm_halt_reg_reg;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input p_10_out;
  input sig_inhibit_rdy_n;
  input p_4_out;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire p_10_out;
  wire [55:0]p_3_out;
  wire p_4_out;
  wire s_axi_lite_aclk;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;
  wire sig_sm_halt_reg_reg;

  top_blk_axi_dma_0_0_async_fifo_fg I_ASYNC_FIFOGEN_FIFO
       (.\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q(hold_ff_q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_10_out(p_10_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_reg_reg),
        .Q(hold_ff_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_afifo_autord" *) 
module top_blk_axi_dma_0_0_axi_datamover_afifo_autord__parameterized0
   (hold_ff_q_reg_0,
    hold_ff_q_reg_1,
    sig_rd_sts_tag_reg0,
    mm2s_interr_i,
    mm2s_decerr_i,
    mm2s_slverr_i,
    sig_dqual_reg_empty_reg,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit_0,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    sig_rsc2stat_status_valid,
    p_5_out,
    p_2_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output hold_ff_q_reg_0;
  output hold_ff_q_reg_1;
  output sig_rd_sts_tag_reg0;
  output mm2s_interr_i;
  output mm2s_decerr_i;
  output mm2s_slverr_i;
  output sig_dqual_reg_empty_reg;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit_0;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input sig_rsc2stat_status_valid;
  input p_5_out;
  input p_2_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire I_ASYNC_FIFOGEN_FIFO_n_6;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_mm2s_aclk;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire p_2_out;
  wire p_5_out;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_rd_sts_tag_reg0;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_async_fifo_fg__parameterized0 I_ASYNC_FIFOGEN_FIFO
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .hold_ff_q_reg(hold_ff_q_reg_0),
        .hold_ff_q_reg_0(I_ASYNC_FIFOGEN_FIFO_n_6),
        .hold_ff_q_reg_1(hold_ff_q_reg_1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_2_out(p_2_out),
        .p_5_out(p_5_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I_ASYNC_FIFOGEN_FIFO_n_6),
        .Q(hold_ff_q_reg_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module top_blk_axi_dma_0_0_axi_datamover_cmd_status
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    hold_ff_q_reg,
    hold_ff_q,
    hold_ff_q_reg_0,
    sig_init_done,
    sig_cmd2mstr_cmd_valid,
    sig_rd_sts_tag_reg0,
    mm2s_interr_i,
    mm2s_decerr_i,
    mm2s_slverr_i,
    sig_calc_error_reg_reg,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    sig_dqual_reg_empty_reg,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    p_3_out,
    sig_rsc2stat_status,
    sig_fifo_ainit,
    sig_cmd_stat_rst_user,
    sig_fifo_ainit_0,
    sig_sm_halt_reg_reg,
    sig_mmap_reset_reg_reg,
    sig_stream_rst,
    sig_rsc2stat_status_valid,
    p_5_out,
    p_2_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out,
    sig_push_input_reg11_out,
    in,
    p_10_out,
    p_4_out,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output hold_ff_q_reg;
  output hold_ff_q;
  output hold_ff_q_reg_0;
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output sig_rd_sts_tag_reg0;
  output mm2s_interr_i;
  output mm2s_decerr_i;
  output mm2s_slverr_i;
  output sig_calc_error_reg_reg;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  output sig_dqual_reg_empty_reg;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input [55:0]p_3_out;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit;
  input sig_cmd_stat_rst_user;
  input sig_fifo_ainit_0;
  input sig_sm_halt_reg_reg;
  input sig_mmap_reset_reg_reg;
  input sig_stream_rst;
  input sig_rsc2stat_status_valid;
  input p_5_out;
  input p_2_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input p_10_out;
  input p_4_out;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire p_10_out;
  wire p_2_out;
  wire [55:0]p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit;
  wire sig_fifo_ainit_0;
  wire sig_init_done;
  wire sig_input_reg_empty;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_input_reg11_out;
  wire sig_rd_sts_tag_reg0;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_sm_halt_reg;
  wire sig_sm_halt_reg_reg;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_2_out(p_2_out),
        .p_5_out(p_5_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_init_done(sig_init_done),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_dma_0_0_axi_datamover_fifo I_CMD_FIFO
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q(hold_ff_q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_10_out(p_10_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_halt_reg_reg(sig_sm_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module top_blk_axi_dma_0_0_axi_datamover_fifo
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    hold_ff_q,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_reg_reg,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    p_3_out,
    sig_fifo_ainit,
    sig_cmd_stat_rst_user,
    sig_sm_halt_reg_reg,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out,
    sig_push_input_reg11_out,
    in,
    p_10_out,
    p_4_out,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output hold_ff_q;
  output sig_cmd2mstr_cmd_valid;
  output sig_calc_error_reg_reg;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input [55:0]p_3_out;
  input sig_fifo_ainit;
  input sig_cmd_stat_rst_user;
  input sig_sm_halt_reg_reg;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input p_10_out;
  input p_4_out;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire p_10_out;
  wire [55:0]p_3_out;
  wire p_4_out;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;
  wire sig_sm_halt_reg_reg;

  top_blk_axi_dma_0_0_axi_datamover_afifo_autord \USE_ASYNC_FIFO.I_ASYNC_FIFO 
       (.\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q(hold_ff_q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_10_out(p_10_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_halt_reg_reg(sig_sm_halt_reg_reg));
  LUT4 #(
    .INIT(16'hE000)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_inhibit_rdy_n),
        .I1(sig_init_done),
        .I2(scndry_out),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_init_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I4(scndry_out),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_cmd_stat_rst_user));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module top_blk_axi_dma_0_0_axi_datamover_fifo__parameterized0
   (hold_ff_q_reg,
    hold_ff_q_reg_0,
    sig_init_done,
    sig_rd_sts_tag_reg0,
    mm2s_interr_i,
    mm2s_decerr_i,
    mm2s_slverr_i,
    sig_dqual_reg_empty_reg,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit_0,
    sig_mmap_reset_reg_reg,
    sig_stream_rst,
    sig_rsc2stat_status_valid,
    p_5_out,
    p_2_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output hold_ff_q_reg;
  output hold_ff_q_reg_0;
  output sig_init_done;
  output sig_rd_sts_tag_reg0;
  output mm2s_interr_i;
  output mm2s_decerr_i;
  output mm2s_slverr_i;
  output sig_dqual_reg_empty_reg;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit_0;
  input sig_mmap_reset_reg_reg;
  input sig_stream_rst;
  input sig_rsc2stat_status_valid;
  input p_5_out;
  input p_2_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_mm2s_aclk;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire p_2_out;
  wire p_5_out;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_rd_sts_tag_reg0;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_axi_datamover_afifo_autord__parameterized0 \USE_ASYNC_FIFO.I_ASYNC_FIFO 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .hold_ff_q_reg_0(hold_ff_q_reg),
        .hold_ff_q_reg_1(hold_ff_q_reg_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_2_out(p_2_out),
        .p_5_out(p_5_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module top_blk_axi_dma_0_0_axi_datamover_fifo__parameterized1
   (sig_init_done,
    sig_calc_error_reg_reg,
    sel,
    p_0_in,
    out,
    sig_posted_to_axi_2_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_mmap_reset_reg_reg,
    sig_mstr2addr_cmd_valid,
    sig_data2addr_stop_req,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    in);
  output sig_init_done;
  output sig_calc_error_reg_reg;
  output sel;
  output p_0_in;
  output [40:0]out;
  output sig_posted_to_axi_2_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input [38:0]in;

  wire [38:0]in;
  wire m_axi_mm2s_aclk;
  wire [40:0]out;
  wire p_0_in;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__1_n_0;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(sel),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module top_blk_axi_dma_0_0_axi_datamover_fifo__parameterized2
   (sig_init_done,
    SR,
    sig_push_dqual_reg17_out,
    sig_good_mmap_dbeat15_out__0,
    sel,
    D,
    out,
    E,
    sig_ld_new_cmd_reg_reg,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_mmap_reset_reg_reg,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    m_axi_mm2s_rlast,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[2] ,
    \sig_dbeat_cntr_reg[2]_0 ,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_rsc2stat_status_valid,
    sig_inhibit_rdy_n_reg_0,
    m_axi_mm2s_rvalid,
    sig_halt_reg_reg,
    ram_full_i_reg,
    sig_advance_pipe19_out__1,
    sig_addr_posted_cntr,
    sig_ld_new_cmd_reg,
    sig_first_dbeat1__0,
    sig_last_dbeat__1,
    sig_first_dbeat,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    in);
  output sig_init_done;
  output [0:0]SR;
  output sig_push_dqual_reg17_out;
  output sig_good_mmap_dbeat15_out__0;
  output sel;
  output [7:0]D;
  output [23:0]out;
  output [0:0]E;
  output sig_ld_new_cmd_reg_reg;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input m_axi_mm2s_rlast;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[2] ;
  input \sig_dbeat_cntr_reg[2]_0 ;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input sig_rsc2stat_status_valid;
  input sig_inhibit_rdy_n_reg_0;
  input m_axi_mm2s_rvalid;
  input sig_halt_reg_reg;
  input ram_full_i_reg;
  input sig_advance_pipe19_out__1;
  input [2:0]sig_addr_posted_cntr;
  input sig_ld_new_cmd_reg;
  input sig_first_dbeat1__0;
  input sig_last_dbeat__1;
  input sig_first_dbeat;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input [28:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [28:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [23:0]out;
  wire ram_full_i_reg;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_advance_pipe19_out__1;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[2]_0 ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_good_mmap_dbeat15_out__0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__2_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mmap_reset_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg17_out;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[2]_0 (\sig_dbeat_cntr_reg[2]_0 ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_push_dqual_reg17_out),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_good_mmap_dbeat15_out__0(sig_good_mmap_dbeat15_out__0),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_0),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sel),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__2
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__2_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module top_blk_axi_dma_0_0_axi_datamover_fifo__parameterized3
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_init_reg2,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    Q,
    sel,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_mmap_reset_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[2] ,
    p_7_out,
    sig_input_accept119_out,
    in);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_init_reg2;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  output [0:0]Q;
  output sel;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [5:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_mmap_reset_reg;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input p_7_out;
  input sig_input_accept119_out;
  input [6:0]in;

  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [6:0]in;
  wire m_axi_mm2s_aclk;
  wire [5:0]out;
  wire p_7_out;
  wire sel;
  wire sig_inhibit_rdy_n_i_1__3_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__3_n_0;
  wire sig_init_reg2;
  wire sig_input_accept119_out;
  wire sig_mmap_reset_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(sel),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__3
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(sig_inhibit_rdy_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__3_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0008)) 
    sig_init_done_i_1__3
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done),
        .I3(sig_stream_rst),
        .O(sig_init_done_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__3_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_dre" *) 
module top_blk_axi_dma_0_0_axi_datamover_mm2s_dre
   (sig_dre2skid_wvalid,
    sig_dre2skid_wlast,
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 ,
    sig_input_accept119_out,
    \GEN_MUXFARM_64.sig_cntl_state_64_reg ,
    \sig_strb_skid_reg_reg[0] ,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[3] ,
    \sig_strb_skid_reg_reg[2] ,
    \sig_strb_skid_reg_reg[4] ,
    \sig_strb_skid_reg_reg[7] ,
    \sig_strb_skid_reg_reg[6] ,
    \sig_strb_skid_reg_reg[5] ,
    sig_slast_with_stop,
    D,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    sig_current_dest_align,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_1 ,
    out,
    DOBDO,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ,
    p_3_out_3,
    p_7_out,
    Q,
    sig_sstrb_stop_mask,
    p_0_out,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0] ,
    p_8_out,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_5 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_7 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_8 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_9 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_10 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_11 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_12 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_13 );
  output sig_dre2skid_wvalid;
  output sig_dre2skid_wlast;
  output [1:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 ;
  output sig_input_accept119_out;
  output [1:0]\GEN_MUXFARM_64.sig_cntl_state_64_reg ;
  output [8:0]\sig_strb_skid_reg_reg[0] ;
  output [8:0]\sig_strb_skid_reg_reg[1] ;
  output [8:0]\sig_strb_skid_reg_reg[3] ;
  output [8:0]\sig_strb_skid_reg_reg[2] ;
  output [8:0]\sig_strb_skid_reg_reg[4] ;
  output [8:0]\sig_strb_skid_reg_reg[7] ;
  output [8:0]\sig_strb_skid_reg_reg[6] ;
  output [8:0]\sig_strb_skid_reg_reg[5] ;
  output sig_slast_with_stop;
  output [7:0]D;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output [0:0]sig_current_dest_align;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  input \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  input \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_1 ;
  input out;
  input [16:0]DOBDO;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input p_3_out_3;
  input p_7_out;
  input [1:0]Q;
  input [0:0]sig_sstrb_stop_mask;
  input p_0_out;
  input [0:0]\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0] ;
  input p_8_out;
  input [0:0]E;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_4 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_5 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_6 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_7 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_8 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_9 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_10 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_11 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_12 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_13 ;

  wire [7:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_10 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_11 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_12 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_13 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_4 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_5 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_6 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_7 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_8 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_9 ;
  wire [16:0]DOBDO;
  wire [0:0]E;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ;
  wire [9:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ;
  wire [9:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0 ;
  wire [9:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 ;
  wire [9:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ;
  wire [9:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 ;
  wire [9:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ;
  wire [9:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 ;
  wire [9:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0 ;
  wire [9:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 ;
  wire \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0 ;
  wire [9:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 ;
  wire \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0 ;
  wire [9:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 ;
  wire \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0 ;
  wire [9:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ;
  wire [9:0]\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y ;
  wire [9:0]\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y ;
  wire [9:0]\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y ;
  wire [9:9]\GEN_MUXFARM_64.I_MUX8_1_PASS_B6/Y__39 ;
  wire [7:0]\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y ;
  wire [1:0]\GEN_MUXFARM_64.sig_cntl_state_64_reg ;
  wire \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ;
  wire \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ;
  wire \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ;
  wire [1:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_1 ;
  wire [0:0]\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire [1:0]Q;
  wire g0_b0_n_0;
  wire g0_b0_rep__0_n_0;
  wire g0_b0_rep_n_0;
  wire g0_b2_i_10_n_0;
  wire g0_b2_i_12_n_0;
  wire g0_b2_i_13_n_0;
  wire g0_b2_i_14_n_0;
  wire g0_b2_i_15_n_0;
  wire g0_b2_i_16_n_0;
  wire g0_b2_i_18_n_0;
  wire g0_b2_i_4_n_0;
  wire g0_b2_i_5_n_0;
  wire g0_b2_i_7_n_0;
  wire g0_b2_i_9_n_0;
  wire m_axi_mm2s_aclk;
  wire out;
  wire p_0_in59_in;
  wire p_0_out;
  wire p_11_out;
  wire p_13_out;
  wire p_14_out;
  wire p_16_out;
  wire p_17_out__0;
  wire p_1_out;
  wire p_23_out__0;
  wire p_26_out27_out;
  wire p_36_out;
  wire p_3_out;
  wire p_3_out_3;
  wire p_40_out;
  wire p_44_out;
  wire p_48_out;
  wire p_52_out;
  wire p_56_out;
  wire p_5_out;
  wire p_60_out;
  wire p_64_out;
  wire p_68_out;
  wire p_72_out;
  wire p_76_out;
  wire p_7_out;
  wire p_7_out_0;
  wire p_80_out;
  wire p_84_out;
  wire p_8_out;
  wire p_9_out;
  wire sel00__5;
  wire sig_advance_pipe_data118_out;
  wire [0:0]sig_current_dest_align;
  wire [8:8]\sig_delay_mux_bus[0]_35 ;
  wire [8:8]\sig_delay_mux_bus[1]_32 ;
  wire [8:8]\sig_delay_mux_bus[2]_36 ;
  wire [8:8]\sig_delay_mux_bus[3]_41 ;
  wire [9:0]\sig_delay_mux_bus[3]__0 ;
  wire [8:8]\sig_delay_mux_bus[4]_42 ;
  wire [9:0]\sig_delay_mux_bus[4]__0 ;
  wire [9:0]\sig_delay_mux_bus[5]_43 ;
  wire [8:8]\sig_delay_mux_bus[5]__0 ;
  wire sig_dre2skid_wlast;
  wire sig_dre2skid_wvalid;
  wire sig_dre_tvalid_i_i_11_n_0;
  wire sig_dre_tvalid_i_i_13_n_0;
  wire sig_dre_tvalid_i_i_14_n_0;
  wire sig_dre_tvalid_i_i_15_n_0;
  wire sig_dre_tvalid_i_i_16_n_0;
  wire sig_dre_tvalid_i_i_19_n_0;
  wire sig_dre_tvalid_i_i_1_n_0;
  wire sig_dre_tvalid_i_i_20_n_0;
  wire sig_dre_tvalid_i_i_21_n_0;
  wire sig_dre_tvalid_i_i_22_n_0;
  wire sig_dre_tvalid_i_i_23_n_0;
  wire sig_dre_tvalid_i_i_3_n_0;
  wire sig_dre_tvalid_i_i_4_n_0;
  wire sig_dre_tvalid_i_i_5_n_0;
  wire sig_dre_tvalid_i_i_6_n_0;
  wire sig_dre_tvalid_i_i_8_n_0;
  wire sig_dre_tvalid_i_i_9_n_0;
  wire sig_enable_input_rdy;
  wire [7:0]\sig_final_mux_bus[0]_40 ;
  wire [8:8]\sig_final_mux_bus[0]__0 ;
  wire [8:8]\sig_final_mux_bus[1]_37 ;
  wire [7:0]\sig_final_mux_bus[1]__0 ;
  wire [9:9]\sig_final_mux_bus[1]__1 ;
  wire [8:8]\sig_final_mux_bus[2]_39 ;
  wire [7:0]\sig_final_mux_bus[2]__0 ;
  wire [8:8]\sig_final_mux_bus[3]_38 ;
  wire [7:0]\sig_final_mux_bus[3]__0 ;
  wire [8:8]\sig_final_mux_bus[4]_33 ;
  wire [7:0]\sig_final_mux_bus[4]__0 ;
  wire [8:8]\sig_final_mux_bus[5]_30 ;
  wire [7:0]\sig_final_mux_bus[5]__0 ;
  wire [8:8]\sig_final_mux_bus[6]_34 ;
  wire [7:0]\sig_final_mux_bus[6]__0 ;
  wire sig_final_mux_has_tlast;
  wire [6:0]sig_final_mux_sel__1;
  wire sig_flush_db1;
  wire sig_flush_db10;
  wire sig_flush_db1_i_1_n_0;
  wire sig_flush_db2;
  wire sig_flush_db2_i_1_n_0;
  wire sig_input_accept119_out;
  wire [8:8]\sig_pass_mux_bus[7]_31 ;
  wire [0:0]sig_shift_case_reg;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire [8:0]\sig_strb_skid_reg_reg[0] ;
  wire [8:0]\sig_strb_skid_reg_reg[1] ;
  wire [8:0]\sig_strb_skid_reg_reg[2] ;
  wire [8:0]\sig_strb_skid_reg_reg[3] ;
  wire [8:0]\sig_strb_skid_reg_reg[4] ;
  wire [8:0]\sig_strb_skid_reg_reg[5] ;
  wire [8:0]\sig_strb_skid_reg_reg[6] ;
  wire [8:0]\sig_strb_skid_reg_reg[7] ;
  wire sig_stream_rst;
  wire sig_tlast_out_i_1_n_0;

  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [0]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [0]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [0]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [1]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [1]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [1]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [2]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [2]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [3]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [3]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [3]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [4]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [4]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [5]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [5]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [6]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [6]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [7]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [7]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [8]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [8]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3 
       (.I0(p_0_in59_in),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [8]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [8]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1 
       (.I0(sig_stream_rst),
        .I1(\sig_delay_mux_bus[0]_35 ),
        .I2(sig_advance_pipe_data118_out),
        .O(p_14_out));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2 
       (.I0(\sig_delay_mux_bus[0]_35 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_84_out));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0D0D000)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4 
       (.I0(sig_dre2skid_wvalid),
        .I1(out),
        .I2(sig_enable_input_rdy),
        .I3(sig_flush_db1),
        .I4(sig_flush_db2),
        .I5(p_3_out_3),
        .O(sig_advance_pipe_data118_out));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [9]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [9]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [9]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [9]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [0]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [0]),
        .R(p_14_out));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [0]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [1]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [1]),
        .R(p_14_out));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [1]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [2]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [2]),
        .R(p_14_out));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [2]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [3]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [3]),
        .R(p_14_out));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [3]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [4]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [4]),
        .R(p_14_out));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [4]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [5]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [5]),
        .R(p_14_out));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [5]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [6]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [6]),
        .R(p_14_out));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [6]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [7]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [7]),
        .R(p_14_out));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [7]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_84_out),
        .D(\sig_delay_mux_bus[0]_35 ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [8]),
        .R(p_14_out));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[0]_35 ),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [9]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [9]),
        .R(p_14_out));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_i_3 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [9]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [0]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [0]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [0]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [0]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [1]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [1]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [1]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [1]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [2]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [2]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [2]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [2]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [3]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [3]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [3]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [3]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [4]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [4]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [4]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [4]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [4]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [5]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [5]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [5]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [5]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [5]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [6]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [6]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [6]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [6]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [6]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [7]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [7]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [7]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [7]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [7]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [8]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [8]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3 
       (.I0(p_0_in59_in),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [8]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 
       (.I0(sig_stream_rst),
        .I1(\sig_delay_mux_bus[1]_32 ),
        .I2(sig_advance_pipe_data118_out),
        .O(p_13_out));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2 
       (.I0(\sig_delay_mux_bus[1]_32 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_80_out));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [9]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [9]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [9]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [0]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [0]),
        .R(p_13_out));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [0]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [1]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [1]),
        .R(p_13_out));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [1]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [2]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [2]),
        .R(p_13_out));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [2]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [3]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [3]),
        .R(p_13_out));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [3]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [4]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [4]),
        .R(p_13_out));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [4]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [5]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [5]),
        .R(p_13_out));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [5]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [6]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [6]),
        .R(p_13_out));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [6]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [7]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [7]),
        .R(p_13_out));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [7]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_80_out),
        .D(\sig_delay_mux_bus[1]_32 ),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [8]),
        .R(p_13_out));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[1]_32 ),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [9]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [9]),
        .R(p_13_out));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [9]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [0]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [0]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [0]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [0]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [1]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [1]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [1]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [1]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [2]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [2]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [2]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [2]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [3]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [3]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [3]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [3]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [4]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [4]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [4]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [4]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [5]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [5]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [5]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [5]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [6]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [6]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [6]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [6]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [7]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [7]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [7]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [7]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(p_0_in59_in),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [8]),
        .O(\sig_delay_mux_bus[2]_36 ));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [8]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [8]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1 
       (.I0(sig_stream_rst),
        .I1(\sig_delay_mux_bus[2]_36 ),
        .I2(sig_advance_pipe_data118_out),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2 
       (.I0(\sig_delay_mux_bus[2]_36 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_76_out));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_3 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [9]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [9]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [9]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [9]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [0]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [0]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [1]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [1]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [2]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [2]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [3]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [3]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [4]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [4]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [5]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [5]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [6]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [6]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [7]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [7]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_76_out),
        .D(\sig_delay_mux_bus[2]_36 ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [8]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [9]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [9]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [0]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [0]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [0]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .I5(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[3]__0 [0]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [1]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [1]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [1]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .I5(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[3]__0 [1]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [2]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [2]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [2]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .I5(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[3]__0 [2]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [3]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [3]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [3]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .I5(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[3]__0 [3]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [4]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [4]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [4]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .I5(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[3]__0 [4]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [5]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [5]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [5]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .I5(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[3]__0 [5]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [6]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [6]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [6]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .I5(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[3]__0 [6]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [7]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [7]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [7]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .I5(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[3]__0 [7]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [8]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [8]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [8]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(p_0_in59_in),
        .I5(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[3]_41 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1 
       (.I0(sig_stream_rst),
        .I1(\sig_delay_mux_bus[3]_41 ),
        .I2(sig_advance_pipe_data118_out),
        .O(p_11_out));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_2 
       (.I0(\sig_delay_mux_bus[3]_41 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_72_out));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [9]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [9]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [9]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\sig_delay_mux_bus[3]__0 [9]));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]__0 [0]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [0]),
        .R(p_11_out));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]__0 [1]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [1]),
        .R(p_11_out));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]__0 [2]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [2]),
        .R(p_11_out));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]__0 [3]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [3]),
        .R(p_11_out));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]__0 [4]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [4]),
        .R(p_11_out));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]__0 [5]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [5]),
        .R(p_11_out));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]__0 [6]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [6]),
        .R(p_11_out));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]__0 [7]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [7]),
        .R(p_11_out));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]_41 ),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [8]),
        .R(p_11_out));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]__0 [9]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [9]),
        .R(p_11_out));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [0]),
        .I2(sig_shift_case_reg),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [0]),
        .O(\sig_delay_mux_bus[4]__0 [0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [1]),
        .I2(sig_shift_case_reg),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [1]),
        .O(\sig_delay_mux_bus[4]__0 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [2]),
        .I2(sig_shift_case_reg),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [2]),
        .O(\sig_delay_mux_bus[4]__0 [2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [3]),
        .I2(sig_shift_case_reg),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [3]),
        .O(\sig_delay_mux_bus[4]__0 [3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [4]),
        .I2(sig_shift_case_reg),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [4]),
        .O(\sig_delay_mux_bus[4]__0 [4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [5]),
        .I2(sig_shift_case_reg),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [5]),
        .O(\sig_delay_mux_bus[4]__0 [5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [6]),
        .I2(sig_shift_case_reg),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [6]),
        .O(\sig_delay_mux_bus[4]__0 [6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [7]),
        .I2(sig_shift_case_reg),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [7]),
        .O(\sig_delay_mux_bus[4]__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_1 
       (.I0(p_0_in59_in),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [8]),
        .I2(sig_shift_case_reg),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [8]),
        .O(\sig_delay_mux_bus[4]_42 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1 
       (.I0(sig_stream_rst),
        .I1(\sig_delay_mux_bus[4]_42 ),
        .I2(sig_advance_pipe_data118_out),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_2 
       (.I0(sig_advance_pipe_data118_out),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [8]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(sig_shift_case_reg),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [8]),
        .I5(p_0_in59_in),
        .O(p_68_out));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [9]),
        .I2(sig_shift_case_reg),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [9]),
        .O(\sig_delay_mux_bus[4]__0 [9]));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]__0 [0]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [0]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]__0 [1]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [1]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]__0 [2]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [2]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]__0 [3]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [3]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]__0 [4]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [4]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]__0 [5]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [5]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]__0 [6]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [6]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]__0 [7]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [7]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]_42 ),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [8]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]__0 [9]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [9]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [0]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .I2(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[5]_43 [0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [1]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .I2(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[5]_43 [1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [2]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .I2(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[5]_43 [2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [3]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .I2(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[5]_43 [3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [4]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .I2(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[5]_43 [4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [5]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .I2(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[5]_43 [5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [6]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .I2(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[5]_43 [6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [7]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .I2(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[5]_43 [7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [8]),
        .I1(p_0_in59_in),
        .I2(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[5]__0 ));
  LUT5 #(
    .INIT(32'hBBAFAAAA)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1 
       (.I0(sig_stream_rst),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [8]),
        .I2(p_0_in59_in),
        .I3(sig_shift_case_reg),
        .I4(sig_advance_pipe_data118_out),
        .O(p_9_out));
  LUT4 #(
    .INIT(16'hA820)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_2 
       (.I0(sig_advance_pipe_data118_out),
        .I1(sig_shift_case_reg),
        .I2(p_0_in59_in),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [8]),
        .O(p_64_out));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [9]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .I2(sig_shift_case_reg),
        .O(\sig_delay_mux_bus[5]_43 [9]));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_43 [0]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [0]),
        .R(p_9_out));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_43 [1]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [1]),
        .R(p_9_out));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_43 [2]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [2]),
        .R(p_9_out));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_43 [3]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [3]),
        .R(p_9_out));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_43 [4]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [4]),
        .R(p_9_out));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_43 [5]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [5]),
        .R(p_9_out));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_43 [6]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [6]),
        .R(p_9_out));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_43 [7]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [7]),
        .R(p_9_out));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]__0 ),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [8]),
        .R(p_9_out));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_43 [9]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [9]),
        .R(p_9_out));
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1 
       (.I0(sig_stream_rst),
        .I1(p_0_in59_in),
        .I2(sig_advance_pipe_data118_out),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_2 
       (.I0(p_0_in59_in),
        .I1(sig_advance_pipe_data118_out),
        .O(p_60_out));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [0]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [1]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [2]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [3]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [4]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [5]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [6]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [7]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_60_out),
        .D(p_0_in59_in),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [8]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [9]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF8AFFFFFF8AFF8A)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 
       (.I0(sig_flush_db1),
        .I1(out),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_stream_rst),
        .I4(DOBDO[8]),
        .I5(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [0]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [1]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [1]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [2]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [2]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [3]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [3]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [4]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [4]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [5]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [5]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [6]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [6]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [7]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [7]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .D(DOBDO[8]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [8]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [8]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [9]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF8AFFFFFF8AFF8A)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1 
       (.I0(sig_flush_db1),
        .I1(out),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_stream_rst),
        .I4(DOBDO[9]),
        .I5(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3 [0]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [0]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3 [1]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [1]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3 [2]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [2]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3 [3]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [3]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3 [4]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [4]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3 [5]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [5]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3 [6]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [6]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3 [7]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [7]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ),
        .D(DOBDO[9]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [8]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3 [8]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [9]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF8AFFFFFF8AFF8A)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1 
       (.I0(sig_flush_db1),
        .I1(out),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_stream_rst),
        .I4(DOBDO[10]),
        .I5(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .O(p_26_out27_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_4 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_5 [0]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [0]),
        .R(p_26_out27_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_4 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_5 [1]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [1]),
        .R(p_26_out27_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_4 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_5 [2]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [2]),
        .R(p_26_out27_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_4 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_5 [3]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [3]),
        .R(p_26_out27_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_4 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_5 [4]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [4]),
        .R(p_26_out27_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_4 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_5 [5]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [5]),
        .R(p_26_out27_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_4 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_5 [6]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [6]),
        .R(p_26_out27_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_4 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_5 [7]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [7]),
        .R(p_26_out27_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_4 ),
        .D(DOBDO[10]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [8]),
        .R(p_26_out27_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_4 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_5 [8]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [9]),
        .R(p_26_out27_out));
  LUT6 #(
    .INIT(64'hFF8AFFFFFF8AFF8A)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1 
       (.I0(sig_flush_db1),
        .I1(out),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_stream_rst),
        .I4(DOBDO[11]),
        .I5(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .O(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_6 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_7 [0]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [0]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_6 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_7 [1]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [1]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_6 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_7 [2]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [2]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_6 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_7 [3]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [3]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_6 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_7 [4]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [4]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_6 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_7 [5]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [5]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_6 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_7 [6]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [6]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_6 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_7 [7]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [7]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_6 ),
        .D(DOBDO[11]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [8]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_6 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_7 [8]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [9]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF8AFFFFFF8AFF8A)) 
    \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1 
       (.I0(sig_flush_db1),
        .I1(out),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_stream_rst),
        .I4(DOBDO[12]),
        .I5(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .O(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_8 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_9 [0]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [0]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_8 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_9 [1]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [1]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_8 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_9 [2]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [2]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_8 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_9 [3]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [3]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_8 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_9 [4]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [4]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_8 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_9 [5]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [5]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_8 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_9 [6]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [6]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_8 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_9 [7]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [7]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_8 ),
        .D(DOBDO[12]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [8]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_8 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_9 [8]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [9]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF8AFFFFFF8AFF8A)) 
    \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1 
       (.I0(sig_flush_db1),
        .I1(out),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_stream_rst),
        .I4(DOBDO[13]),
        .I5(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .O(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_10 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_11 [0]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [0]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_10 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_11 [1]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [1]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_10 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_11 [2]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [2]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_10 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_11 [3]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [3]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_10 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_11 [4]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [4]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_10 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_11 [5]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [5]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_10 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_11 [6]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [6]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_10 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_11 [7]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [7]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_10 ),
        .D(DOBDO[13]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [8]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_10 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_11 [8]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [9]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF8AFFFFFF8AFF8A)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1 
       (.I0(sig_flush_db1),
        .I1(out),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_stream_rst),
        .I4(DOBDO[14]),
        .I5(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .O(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_12 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_13 [0]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [0]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_12 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_13 [1]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [1]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_12 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_13 [2]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [2]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_12 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_13 [3]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [3]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_12 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_13 [4]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [4]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_12 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_13 [5]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [5]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_12 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_13 [6]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [6]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_12 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_13 [7]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [7]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_12 ),
        .D(DOBDO[14]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [8]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_12 ),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_13 [8]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [9]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF8AFFFFFF8AFF8A)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_1 
       (.I0(sig_flush_db1),
        .I1(out),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_stream_rst),
        .I4(DOBDO[15]),
        .I5(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .O(p_16_out));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(DOBDO[0]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .R(p_16_out));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(DOBDO[1]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .R(p_16_out));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(DOBDO[2]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .R(p_16_out));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(DOBDO[3]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .R(p_16_out));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(DOBDO[4]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .R(p_16_out));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(DOBDO[5]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .R(p_16_out));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(DOBDO[6]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .R(p_16_out));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(DOBDO[7]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .R(p_16_out));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(DOBDO[15]),
        .Q(p_0_in59_in),
        .R(p_16_out));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .R(p_16_out));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_64.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(g0_b0_n_0),
        .Q(sig_shift_case_reg),
        .R(sig_stream_rst));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_64.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(g0_b0_rep_n_0),
        .Q(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .R(sig_stream_rst));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_64.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(g0_b0_rep__0_n_0),
        .Q(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .R(sig_stream_rst));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_64.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .R(sig_stream_rst));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_64.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_1 ),
        .Q(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[0]_40 [0]));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[0]_40 [1]));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[0]_40 [2]));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[0]_40 [3]));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[0]_40 [4]));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[0]_40 [5]));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [6]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[0]_40 [6]));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [7]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[0]_40 [7]));
  LUT6 #(
    .INIT(64'hBBAFAAAAAAAAAAAA)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1 
       (.I0(sig_stream_rst),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [8]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [8]),
        .I3(sig_final_mux_sel__1[0]),
        .I4(out),
        .I5(sig_dre2skid_wvalid),
        .O(p_7_out_0));
  LUT6 #(
    .INIT(64'hFFFE010000000000)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [8]),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [8]),
        .I5(sig_advance_pipe_data118_out),
        .O(p_56_out));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[0]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4 
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(sig_final_mux_sel__1[0]));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_40 [0]),
        .Q(\sig_strb_skid_reg_reg[0] [0]),
        .R(p_7_out_0));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_40 [1]),
        .Q(\sig_strb_skid_reg_reg[0] [1]),
        .R(p_7_out_0));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_40 [2]),
        .Q(\sig_strb_skid_reg_reg[0] [2]),
        .R(p_7_out_0));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_40 [3]),
        .Q(\sig_strb_skid_reg_reg[0] [3]),
        .R(p_7_out_0));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_40 [4]),
        .Q(\sig_strb_skid_reg_reg[0] [4]),
        .R(p_7_out_0));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_40 [5]),
        .Q(\sig_strb_skid_reg_reg[0] [5]),
        .R(p_7_out_0));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_40 [6]),
        .Q(\sig_strb_skid_reg_reg[0] [6]),
        .R(p_7_out_0));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_40 [7]),
        .Q(\sig_strb_skid_reg_reg[0] [7]),
        .R(p_7_out_0));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]__0 ),
        .Q(\sig_strb_skid_reg_reg[0] [8]),
        .R(p_7_out_0));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [0]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[1]__0 [0]));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [1]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[1]__0 [1]));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [2]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[1]__0 [2]));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [3]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[1]__0 [3]));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [4]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[1]__0 [4]));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [5]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[1]__0 [5]));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [6]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [6]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[1]__0 [6]));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [7]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [7]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[1]__0 [7]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1 
       (.I0(sig_stream_rst),
        .I1(\sig_final_mux_bus[1]_37 ),
        .I2(out),
        .I3(sig_dre2skid_wvalid),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAE540400000000)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2 
       (.I0(sig_final_mux_sel__1[1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [8]),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [8]),
        .I5(sig_advance_pipe_data118_out),
        .O(p_52_out));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [8]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[1]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4 
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(sig_final_mux_sel__1[1]));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]__0 [0]),
        .Q(\sig_strb_skid_reg_reg[1] [0]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]__0 [1]),
        .Q(\sig_strb_skid_reg_reg[1] [1]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]__0 [2]),
        .Q(\sig_strb_skid_reg_reg[1] [2]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]__0 [3]),
        .Q(\sig_strb_skid_reg_reg[1] [3]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]__0 [4]),
        .Q(\sig_strb_skid_reg_reg[1] [4]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]__0 [5]),
        .Q(\sig_strb_skid_reg_reg[1] [5]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]__0 [6]),
        .Q(\sig_strb_skid_reg_reg[1] [6]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]__0 [7]),
        .Q(\sig_strb_skid_reg_reg[1] [7]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]_37 ),
        .Q(\sig_strb_skid_reg_reg[1] [8]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1 
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [0]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [0]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [0]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [0]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1 
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [1]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [1]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [1]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [1]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1 
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [2]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [2]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [2]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1 
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [3]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [3]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [3]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [3]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1 
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [4]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [4]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [4]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1 
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [5]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [5]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [5]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1 
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [6]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [6]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [6]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1 
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [7]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [7]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [7]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1 
       (.I0(sig_stream_rst),
        .I1(\sig_final_mux_bus[2]_39 ),
        .I2(out),
        .I3(sig_dre2skid_wvalid),
        .O(p_5_out));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2 
       (.I0(\sig_final_mux_bus[2]_39 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_48_out));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3 
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0 ),
        .O(\sig_final_mux_bus[2]_39 ));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [8]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [8]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]__0 [0]),
        .Q(\sig_strb_skid_reg_reg[2] [0]),
        .R(p_5_out));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]__0 [1]),
        .Q(\sig_strb_skid_reg_reg[2] [1]),
        .R(p_5_out));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]__0 [2]),
        .Q(\sig_strb_skid_reg_reg[2] [2]),
        .R(p_5_out));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]__0 [3]),
        .Q(\sig_strb_skid_reg_reg[2] [3]),
        .R(p_5_out));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]__0 [4]),
        .Q(\sig_strb_skid_reg_reg[2] [4]),
        .R(p_5_out));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]__0 [5]),
        .Q(\sig_strb_skid_reg_reg[2] [5]),
        .R(p_5_out));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]__0 [6]),
        .Q(\sig_strb_skid_reg_reg[2] [6]),
        .R(p_5_out));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]__0 [7]),
        .Q(\sig_strb_skid_reg_reg[2] [7]),
        .R(p_5_out));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]_39 ),
        .Q(\sig_strb_skid_reg_reg[2] [8]),
        .R(p_5_out));
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [0]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[3]__0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [0]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [0]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [1]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[3]__0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [1]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [1]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [2]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[3]__0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [2]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [3]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[3]__0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [3]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [3]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [4]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[3]__0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [4]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [5]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[3]__0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [5]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [6]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[3]__0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [6]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [6]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [7]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[3]__0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [7]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [7]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1 
       (.I0(sig_stream_rst),
        .I1(\sig_final_mux_bus[3]_38 ),
        .I2(out),
        .I3(sig_dre2skid_wvalid),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2 
       (.I0(\sig_final_mux_bus[3]_38 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_44_out));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [8]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(\sig_final_mux_bus[3]_38 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [8]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [8]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]__0 [0]),
        .Q(\sig_strb_skid_reg_reg[3] [0]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]__0 [1]),
        .Q(\sig_strb_skid_reg_reg[3] [1]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]__0 [2]),
        .Q(\sig_strb_skid_reg_reg[3] [2]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]__0 [3]),
        .Q(\sig_strb_skid_reg_reg[3] [3]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]__0 [4]),
        .Q(\sig_strb_skid_reg_reg[3] [4]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]__0 [5]),
        .Q(\sig_strb_skid_reg_reg[3] [5]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]__0 [6]),
        .Q(\sig_strb_skid_reg_reg[3] [6]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]__0 [7]),
        .Q(\sig_strb_skid_reg_reg[3] [7]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]_38 ),
        .Q(\sig_strb_skid_reg_reg[3] [8]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [0]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [0]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [0]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [0]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [0]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [1]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [1]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [1]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [1]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [1]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [2]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [2]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [2]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [2]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [2]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [3]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [3]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [3]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [3]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [3]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [4]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [4]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [4]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [4]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [4]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [5]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [5]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [5]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [5]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [5]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [6]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [6]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [6]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [6]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [6]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [7]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [7]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [7]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [7]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [7]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1 
       (.I0(sig_stream_rst),
        .I1(\sig_final_mux_bus[4]_33 ),
        .I2(out),
        .I3(sig_dre2skid_wvalid),
        .O(p_3_out));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_2 
       (.I0(\sig_final_mux_bus[4]_33 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_40_out));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_3 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [8]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [8]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0 ),
        .O(\sig_final_mux_bus[4]_33 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [8]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [8]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [8]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [8]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]__0 [0]),
        .Q(\sig_strb_skid_reg_reg[4] [0]),
        .R(p_3_out));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]__0 [1]),
        .Q(\sig_strb_skid_reg_reg[4] [1]),
        .R(p_3_out));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]__0 [2]),
        .Q(\sig_strb_skid_reg_reg[4] [2]),
        .R(p_3_out));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]__0 [3]),
        .Q(\sig_strb_skid_reg_reg[4] [3]),
        .R(p_3_out));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]__0 [4]),
        .Q(\sig_strb_skid_reg_reg[4] [4]),
        .R(p_3_out));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]__0 [5]),
        .Q(\sig_strb_skid_reg_reg[4] [5]),
        .R(p_3_out));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]__0 [6]),
        .Q(\sig_strb_skid_reg_reg[4] [6]),
        .R(p_3_out));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]__0 [7]),
        .Q(\sig_strb_skid_reg_reg[4] [7]),
        .R(p_3_out));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]_33 ),
        .Q(\sig_strb_skid_reg_reg[4] [8]),
        .R(p_3_out));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [0]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I5(sig_shift_case_reg),
        .O(\sig_final_mux_bus[5]__0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [0]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [0]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [0]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [0]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [0]),
        .I3(sig_shift_case_reg),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [1]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I5(sig_shift_case_reg),
        .O(\sig_final_mux_bus[5]__0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [1]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [1]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [1]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [1]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [1]),
        .I3(sig_shift_case_reg),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [2]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I5(sig_shift_case_reg),
        .O(\sig_final_mux_bus[5]__0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [2]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [2]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [2]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [2]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [2]),
        .I3(sig_shift_case_reg),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [3]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I5(sig_shift_case_reg),
        .O(\sig_final_mux_bus[5]__0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [3]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [3]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [3]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [3]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [3]),
        .I3(sig_shift_case_reg),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [4]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I5(sig_shift_case_reg),
        .O(\sig_final_mux_bus[5]__0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [4]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [4]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [4]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [4]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [4]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [4]),
        .I3(sig_shift_case_reg),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [5]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I5(sig_shift_case_reg),
        .O(\sig_final_mux_bus[5]__0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [5]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [5]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [5]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [5]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [5]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [5]),
        .I3(sig_shift_case_reg),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [6]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I5(sig_shift_case_reg),
        .O(\sig_final_mux_bus[5]__0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [6]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [6]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [6]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [6]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [6]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [6]),
        .I3(sig_shift_case_reg),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [7]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I5(sig_shift_case_reg),
        .O(\sig_final_mux_bus[5]__0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [7]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [7]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [7]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [7]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [7]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [7]),
        .I3(sig_shift_case_reg),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1 
       (.I0(sig_stream_rst),
        .I1(\sig_final_mux_bus[5]_30 ),
        .I2(out),
        .I3(sig_dre2skid_wvalid),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_2 
       (.I0(\sig_final_mux_bus[5]_30 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_36_out));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_3 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [8]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I5(sig_shift_case_reg),
        .O(\sig_final_mux_bus[5]_30 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [8]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [8]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [8]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [8]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [8]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [8]),
        .I3(sig_shift_case_reg),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]__0 [0]),
        .Q(\sig_strb_skid_reg_reg[5] [0]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]__0 [1]),
        .Q(\sig_strb_skid_reg_reg[5] [1]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]__0 [2]),
        .Q(\sig_strb_skid_reg_reg[5] [2]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]__0 [3]),
        .Q(\sig_strb_skid_reg_reg[5] [3]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]__0 [4]),
        .Q(\sig_strb_skid_reg_reg[5] [4]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]__0 [5]),
        .Q(\sig_strb_skid_reg_reg[5] [5]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]__0 [6]),
        .Q(\sig_strb_skid_reg_reg[5] [6]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]__0 [7]),
        .Q(\sig_strb_skid_reg_reg[5] [7]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]_30 ),
        .Q(\sig_strb_skid_reg_reg[5] [8]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [0]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .O(\sig_final_mux_bus[6]__0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [0]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [0]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [0]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [0]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [0]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [0]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [1]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .O(\sig_final_mux_bus[6]__0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [1]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [1]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [1]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [1]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [1]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [1]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [2]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .O(\sig_final_mux_bus[6]__0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [2]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [2]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [2]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [2]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [3]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[6]__0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [3]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [3]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [3]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [3]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [3]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [4]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[6]__0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [4]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [4]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [5]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[6]__0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [5]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [5]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [6]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[6]__0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [6]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [6]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [6]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [7]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[6]__0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [7]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [7]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [7]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1 
       (.I0(sig_stream_rst),
        .I1(\sig_final_mux_bus[6]_34 ),
        .I2(out),
        .I3(sig_dre2skid_wvalid),
        .O(p_1_out));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2 
       (.I0(\sig_final_mux_bus[6]_34 ),
        .I1(sig_advance_pipe_data118_out),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_3 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [8]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .O(\sig_final_mux_bus[6]_34 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [8]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [8]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [8]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [8]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [8]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [8]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]__0 [0]),
        .Q(\sig_strb_skid_reg_reg[6] [0]),
        .R(p_1_out));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]__0 [1]),
        .Q(\sig_strb_skid_reg_reg[6] [1]),
        .R(p_1_out));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]__0 [2]),
        .Q(\sig_strb_skid_reg_reg[6] [2]),
        .R(p_1_out));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]__0 [3]),
        .Q(\sig_strb_skid_reg_reg[6] [3]),
        .R(p_1_out));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]__0 [4]),
        .Q(\sig_strb_skid_reg_reg[6] [4]),
        .R(p_1_out));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]__0 [5]),
        .Q(\sig_strb_skid_reg_reg[6] [5]),
        .R(p_1_out));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]__0 [6]),
        .Q(\sig_strb_skid_reg_reg[6] [6]),
        .R(p_1_out));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]__0 [7]),
        .Q(\sig_strb_skid_reg_reg[6] [7]),
        .R(p_1_out));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]_34 ),
        .Q(\sig_strb_skid_reg_reg[6] [8]),
        .R(p_1_out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [0]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [0]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [0]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [0]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [0]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [0]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [0]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [1]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [1]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [1]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [1]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [1]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [1]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [2]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [2]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [2]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [2]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [2]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [3]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [3]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [3]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [3]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [3]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [3]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [3]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [4]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [4]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [4]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [4]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [4]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [5]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [5]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [5]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [5]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [5]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [6]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [6]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [6]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [6]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [6]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [7]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [7]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [7]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [7]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [7]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1 
       (.I0(sig_stream_rst),
        .I1(\sig_pass_mux_bus[7]_31 ),
        .I2(out),
        .I3(sig_dre2skid_wvalid),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2 
       (.I0(\sig_pass_mux_bus[7]_31 ),
        .I1(sig_advance_pipe_data118_out),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [8]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [8]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [8]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(p_0_in59_in),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [8]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [8]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [8]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [8]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [0]),
        .Q(\sig_strb_skid_reg_reg[7] [0]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [0]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [1]),
        .Q(\sig_strb_skid_reg_reg[7] [1]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [1]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [2]),
        .Q(\sig_strb_skid_reg_reg[7] [2]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [2]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [3]),
        .Q(\sig_strb_skid_reg_reg[7] [3]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [3]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [4]),
        .Q(\sig_strb_skid_reg_reg[7] [4]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [4]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [5]),
        .Q(\sig_strb_skid_reg_reg[7] [5]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [5]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [6]),
        .Q(\sig_strb_skid_reg_reg[7] [6]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [6]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [7]),
        .Q(\sig_strb_skid_reg_reg[7] [7]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [7]),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\sig_pass_mux_bus[7]_31 ),
        .Q(\sig_strb_skid_reg_reg[7] [8]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0 ),
        .O(\sig_pass_mux_bus[7]_31 ),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  LUT5 #(
    .INIT(32'h000000D0)) 
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_i_2 
       (.I0(sig_dre2skid_wvalid),
        .I1(out),
        .I2(sig_enable_input_rdy),
        .I3(sig_flush_db2),
        .I4(sig_flush_db1),
        .O(\OMIT_UNPACKING.lsig_cmd_loaded_reg ));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    g0_b0
       (.I0(\GEN_MUXFARM_64.sig_cntl_state_64_reg [0]),
        .I1(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0] ),
        .I2(p_8_out),
        .I3(sig_input_accept119_out),
        .I4(sig_shift_case_reg),
        .O(g0_b0_n_0));
  LUT6 #(
    .INIT(64'h1000101000000000)) 
    g0_b0_i_1
       (.I0(sig_flush_db1),
        .I1(sig_flush_db2),
        .I2(sig_enable_input_rdy),
        .I3(out),
        .I4(sig_dre2skid_wvalid),
        .I5(p_3_out_3),
        .O(sig_input_accept119_out));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    g0_b0_rep
       (.I0(\GEN_MUXFARM_64.sig_cntl_state_64_reg [0]),
        .I1(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0] ),
        .I2(p_8_out),
        .I3(sig_input_accept119_out),
        .I4(sig_shift_case_reg),
        .O(g0_b0_rep_n_0));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    g0_b0_rep__0
       (.I0(\GEN_MUXFARM_64.sig_cntl_state_64_reg [0]),
        .I1(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0] ),
        .I2(p_8_out),
        .I3(sig_input_accept119_out),
        .I4(sig_shift_case_reg),
        .O(g0_b0_rep__0_n_0));
  LUT4 #(
    .INIT(16'h1F10)) 
    g0_b2_i_1
       (.I0(g0_b2_i_4_n_0),
        .I1(g0_b2_i_5_n_0),
        .I2(p_7_out),
        .I3(Q[0]),
        .O(\GEN_MUXFARM_64.sig_cntl_state_64_reg [0]));
  LUT2 #(
    .INIT(4'hE)) 
    g0_b2_i_10
       (.I0(g0_b2_i_14_n_0),
        .I1(p_17_out__0),
        .O(g0_b2_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h57)) 
    g0_b2_i_11
       (.I0(\sig_strb_skid_reg_reg[7] [8]),
        .I1(\sig_strb_skid_reg_reg[2] [8]),
        .I2(g0_b2_i_18_n_0),
        .O(sel00__5));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    g0_b2_i_12
       (.I0(\sig_strb_skid_reg_reg[5] [8]),
        .I1(\sig_strb_skid_reg_reg[7] [8]),
        .I2(\sig_strb_skid_reg_reg[6] [8]),
        .I3(\sig_strb_skid_reg_reg[4] [8]),
        .O(g0_b2_i_12_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    g0_b2_i_13
       (.I0(\sig_strb_skid_reg_reg[2] [8]),
        .I1(\sig_strb_skid_reg_reg[4] [8]),
        .I2(\sig_strb_skid_reg_reg[6] [8]),
        .I3(\sig_strb_skid_reg_reg[7] [8]),
        .I4(\sig_strb_skid_reg_reg[5] [8]),
        .I5(\sig_strb_skid_reg_reg[3] [8]),
        .O(g0_b2_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h1)) 
    g0_b2_i_14
       (.I0(g0_b2_i_16_n_0),
        .I1(\sig_strb_skid_reg_reg[1] [8]),
        .O(g0_b2_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    g0_b2_i_15
       (.I0(sel00__5),
        .I1(g0_b2_i_16_n_0),
        .I2(\sig_strb_skid_reg_reg[1] [8]),
        .O(g0_b2_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    g0_b2_i_16
       (.I0(\sig_strb_skid_reg_reg[3] [8]),
        .I1(\sig_strb_skid_reg_reg[5] [8]),
        .I2(\sig_strb_skid_reg_reg[7] [8]),
        .I3(\sig_strb_skid_reg_reg[6] [8]),
        .I4(\sig_strb_skid_reg_reg[4] [8]),
        .I5(\sig_strb_skid_reg_reg[2] [8]),
        .O(g0_b2_i_16_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    g0_b2_i_17
       (.I0(\sig_strb_skid_reg_reg[3] [8]),
        .I1(\sig_strb_skid_reg_reg[5] [8]),
        .I2(\sig_strb_skid_reg_reg[7] [8]),
        .I3(\sig_strb_skid_reg_reg[6] [8]),
        .I4(\sig_strb_skid_reg_reg[4] [8]),
        .I5(\sig_strb_skid_reg_reg[2] [8]),
        .O(p_17_out__0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    g0_b2_i_18
       (.I0(\sig_strb_skid_reg_reg[4] [8]),
        .I1(\sig_strb_skid_reg_reg[6] [8]),
        .I2(\sig_strb_skid_reg_reg[7] [8]),
        .I3(\sig_strb_skid_reg_reg[5] [8]),
        .I4(\sig_strb_skid_reg_reg[3] [8]),
        .O(g0_b2_i_18_n_0));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    g0_b2_i_3
       (.I0(g0_b2_i_7_n_0),
        .I1(p_23_out__0),
        .I2(g0_b2_i_9_n_0),
        .I3(g0_b2_i_10_n_0),
        .I4(p_7_out),
        .I5(Q[1]),
        .O(\GEN_MUXFARM_64.sig_cntl_state_64_reg [1]));
  LUT6 #(
    .INIT(64'h33333333333333F7)) 
    g0_b2_i_4
       (.I0(\sig_strb_skid_reg_reg[0] [8]),
        .I1(sel00__5),
        .I2(\sig_strb_skid_reg_reg[1] [8]),
        .I3(\sig_strb_skid_reg_reg[3] [8]),
        .I4(g0_b2_i_12_n_0),
        .I5(\sig_strb_skid_reg_reg[2] [8]),
        .O(g0_b2_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000CF00CD)) 
    g0_b2_i_5
       (.I0(\sig_strb_skid_reg_reg[4] [8]),
        .I1(\sig_strb_skid_reg_reg[7] [8]),
        .I2(\sig_strb_skid_reg_reg[6] [8]),
        .I3(g0_b2_i_13_n_0),
        .I4(\sig_strb_skid_reg_reg[5] [8]),
        .I5(g0_b2_i_14_n_0),
        .O(g0_b2_i_5_n_0));
  LUT6 #(
    .INIT(64'h0F0C0F0D00000000)) 
    g0_b2_i_6
       (.I0(\sig_strb_skid_reg_reg[4] [8]),
        .I1(\sig_strb_skid_reg_reg[6] [8]),
        .I2(\sig_strb_skid_reg_reg[7] [8]),
        .I3(\sig_strb_skid_reg_reg[5] [8]),
        .I4(\sig_strb_skid_reg_reg[3] [8]),
        .I5(g0_b2_i_15_n_0),
        .O(sig_current_dest_align));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    g0_b2_i_7
       (.I0(\sig_strb_skid_reg_reg[4] [8]),
        .I1(\sig_strb_skid_reg_reg[6] [8]),
        .I2(\sig_strb_skid_reg_reg[7] [8]),
        .I3(\sig_strb_skid_reg_reg[5] [8]),
        .I4(\sig_strb_skid_reg_reg[3] [8]),
        .O(g0_b2_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h01)) 
    g0_b2_i_8
       (.I0(\sig_strb_skid_reg_reg[1] [8]),
        .I1(g0_b2_i_16_n_0),
        .I2(\sig_strb_skid_reg_reg[0] [8]),
        .O(p_23_out__0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hB)) 
    g0_b2_i_9
       (.I0(\sig_strb_skid_reg_reg[7] [8]),
        .I1(sel00__5),
        .O(g0_b2_i_9_n_0));
  LUT6 #(
    .INIT(64'h00000000EEEE00F0)) 
    sig_dre_tvalid_i_i_1
       (.I0(sig_final_mux_has_tlast),
        .I1(\sig_pass_mux_bus[7]_31 ),
        .I2(sig_dre2skid_wvalid),
        .I3(out),
        .I4(sig_advance_pipe_data118_out),
        .I5(sig_stream_rst),
        .O(sig_dre_tvalid_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h54)) 
    sig_dre_tvalid_i_i_10
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(sig_final_mux_sel__1[4]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    sig_dre_tvalid_i_i_11
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [9]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [9]),
        .O(sig_dre_tvalid_i_i_11_n_0));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    sig_dre_tvalid_i_i_12
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_52 [9]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [9]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[1]__1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_13
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [9]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [9]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .O(sig_dre_tvalid_i_i_13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_14
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [9]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [9]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [9]),
        .O(sig_dre_tvalid_i_i_14_n_0));
  LUT6 #(
    .INIT(64'h00005BFBFFFF5BFB)) 
    sig_dre_tvalid_i_i_15
       (.I0(sig_shift_case_reg),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [9]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I5(sig_dre_tvalid_i_i_21_n_0),
        .O(sig_dre_tvalid_i_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h06)) 
    sig_dre_tvalid_i_i_16
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(sig_shift_case_reg),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(sig_dre_tvalid_i_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_dre_tvalid_i_i_17
       (.I0(sig_shift_case_reg),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(sig_final_mux_sel__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_dre_tvalid_i_i_19
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [9]),
        .I1(sig_shift_case_reg),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [9]),
        .O(sig_dre_tvalid_i_i_19_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_dre_tvalid_i_i_2
       (.I0(sig_dre_tvalid_i_i_3_n_0),
        .I1(sig_dre_tvalid_i_i_4_n_0),
        .I2(sig_dre_tvalid_i_i_5_n_0),
        .I3(sig_dre_tvalid_i_i_6_n_0),
        .O(sig_final_mux_has_tlast));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_dre_tvalid_i_i_20
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [9]),
        .I1(sig_shift_case_reg),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [9]),
        .O(sig_dre_tvalid_i_i_20_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_21
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [9]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [9]),
        .O(sig_dre_tvalid_i_i_21_n_0));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    sig_dre_tvalid_i_i_22
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [9]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_50 [9]),
        .I4(sig_shift_case_reg),
        .O(sig_dre_tvalid_i_i_22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_23
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_49 [9]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [9]),
        .I4(sig_shift_case_reg),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [9]),
        .O(sig_dre_tvalid_i_i_23_n_0));
  LUT6 #(
    .INIT(64'hFFFFE4FFE4FFE4FF)) 
    sig_dre_tvalid_i_i_3
       (.I0(sig_final_mux_sel__1[3]),
        .I1(sig_dre_tvalid_i_i_8_n_0),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_54 [9]),
        .I3(sig_dre_tvalid_i_i_9_n_0),
        .I4(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_55 [9]),
        .I5(sig_final_mux_sel__1[4]),
        .O(sig_dre_tvalid_i_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5D5DDDD5)) 
    sig_dre_tvalid_i_i_4
       (.I0(sig_dre_tvalid_i_i_11_n_0),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_53 [9]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\sig_final_mux_bus[1]__1 ),
        .O(sig_dre_tvalid_i_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFE2E2FFE2E2)) 
    sig_dre_tvalid_i_i_5
       (.I0(sig_dre_tvalid_i_i_13_n_0),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I2(sig_dre_tvalid_i_i_14_n_0),
        .I3(sig_final_mux_sel__1[0]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [9]),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_51 [9]),
        .O(sig_dre_tvalid_i_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFD5D5FFD5D5)) 
    sig_dre_tvalid_i_i_6
       (.I0(sig_dre_tvalid_i_i_15_n_0),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_56 [9]),
        .I2(sig_dre_tvalid_i_i_16_n_0),
        .I3(sig_final_mux_sel__1[6]),
        .I4(\GEN_MUXFARM_64.I_MUX8_1_PASS_B6/Y__39 ),
        .I5(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_57 [9]),
        .O(sig_dre_tvalid_i_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    sig_dre_tvalid_i_i_7
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .O(sig_final_mux_sel__1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_8
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_46 [9]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_44 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_45 [9]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_47 [9]),
        .O(sig_dre_tvalid_i_i_8_n_0));
  LUT6 #(
    .INIT(64'h55FF33F055FF33FF)) 
    sig_dre_tvalid_i_i_9
       (.I0(sig_dre_tvalid_i_i_19_n_0),
        .I1(sig_dre_tvalid_i_i_20_n_0),
        .I2(sig_shift_case_reg),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [0]),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_48 [9]),
        .O(sig_dre_tvalid_i_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_tvalid_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_dre_tvalid_i_i_1_n_0),
        .Q(sig_dre2skid_wvalid),
        .R(1'b0));
  MUXF7 sig_dre_tvalid_i_reg_i_18
       (.I0(sig_dre_tvalid_i_i_22_n_0),
        .I1(sig_dre_tvalid_i_i_23_n_0),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B6/Y__39 ),
        .S(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 [1]));
  FDRE #(
    .INIT(1'b0)) 
    sig_enable_input_rdy_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_enable_input_rdy),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h0000EEE2)) 
    sig_flush_db1_i_1
       (.I0(sig_flush_db1),
        .I1(sig_input_accept119_out),
        .I2(p_0_out),
        .I3(DOBDO[16]),
        .I4(sig_flush_db10),
        .O(sig_flush_db1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    sig_flush_db1_i_2
       (.I0(sig_stream_rst),
        .I1(sig_dre2skid_wvalid),
        .I2(out),
        .I3(sig_flush_db2),
        .O(sig_flush_db10));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_flush_db1_i_1_n_0),
        .Q(sig_flush_db1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00002C22)) 
    sig_flush_db2_i_1
       (.I0(sig_flush_db1),
        .I1(sig_flush_db2),
        .I2(out),
        .I3(sig_dre2skid_wvalid),
        .I4(sig_stream_rst),
        .O(sig_flush_db2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_flush_db2_i_1_n_0),
        .Q(sig_flush_db2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_last_skid_reg_i_1
       (.I0(sig_dre2skid_wlast),
        .I1(sig_sstrb_stop_mask),
        .O(sig_slast_with_stop));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(\sig_strb_skid_reg_reg[0] [8]),
        .I1(sig_sstrb_stop_mask),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(\sig_strb_skid_reg_reg[1] [8]),
        .I1(sig_sstrb_stop_mask),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(\sig_strb_skid_reg_reg[2] [8]),
        .I1(sig_sstrb_stop_mask),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(\sig_strb_skid_reg_reg[3] [8]),
        .I1(sig_sstrb_stop_mask),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[4]_i_1 
       (.I0(\sig_strb_skid_reg_reg[4] [8]),
        .I1(sig_sstrb_stop_mask),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[5]_i_1 
       (.I0(\sig_strb_skid_reg_reg[5] [8]),
        .I1(sig_sstrb_stop_mask),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[6]_i_1 
       (.I0(\sig_strb_skid_reg_reg[6] [8]),
        .I1(sig_sstrb_stop_mask),
        .O(D[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[7]_i_1 
       (.I0(\sig_strb_skid_reg_reg[7] [8]),
        .I1(sig_sstrb_stop_mask),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00000000CCCC0AAA)) 
    sig_tlast_out_i_1
       (.I0(sig_dre2skid_wlast),
        .I1(sig_final_mux_has_tlast),
        .I2(sig_dre2skid_wvalid),
        .I3(out),
        .I4(sig_advance_pipe_data118_out),
        .I5(sig_stream_rst),
        .O(sig_tlast_out_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_tlast_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_tlast_out_i_1_n_0),
        .Q(sig_dre2skid_wlast),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module top_blk_axi_dma_0_0_axi_datamover_mm2s_full_wrap
   (hold_ff_q_reg,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    hold_ff_q_reg_0,
    prmry_in,
    sig_rst2all_stop_request,
    mm2s_interr_i,
    mm2s_decerr_i,
    mm2s_slverr_i,
    m_axi_mm2s_rready,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    p_3_out,
    m_axi_mm2s_rdata,
    out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GEN_ASYNC_RESET.halt_i_reg ,
    m_axi_mm2s_rlast,
    p_5_out,
    p_2_out,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    m_axis_mm2s_tready,
    m_axi_mm2s_arready,
    p_10_out,
    p_4_out);
  output hold_ff_q_reg;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output hold_ff_q_reg_0;
  output prmry_in;
  output sig_rst2all_stop_request;
  output mm2s_interr_i;
  output mm2s_decerr_i;
  output mm2s_slverr_i;
  output m_axi_mm2s_rready;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  output [31:0]m_axi_mm2s_araddr;
  output [4:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  output [63:0]m_axis_mm2s_tdata;
  output [7:0]m_axis_mm2s_tkeep;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input [55:0]p_3_out;
  input [63:0]m_axi_mm2s_rdata;
  input out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input \GEN_ASYNC_RESET.halt_i_reg ;
  input m_axi_mm2s_rlast;
  input p_5_out;
  input p_2_out;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input m_axis_mm2s_tready;
  input m_axi_mm2s_arready;
  input p_10_out;
  input p_4_out;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_88 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_100 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_101 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_102 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_103 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_104 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_74 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_fifo_ainit ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire [2:0]\GEN_MUXFARM_64.sig_cntl_state_64_reg ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ;
  wire I_ADDR_CNTL_n_0;
  wire \I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ;
  wire \I_CMD_FIFO/sig_fifo_ainit ;
  wire I_CMD_STATUS_n_64;
  wire I_CMD_STATUS_n_74;
  wire I_CMD_STATUS_n_76;
  wire I_MSTR_PCC_n_74;
  wire I_MSTR_PCC_n_75;
  wire I_MSTR_PCC_n_76;
  wire I_MSTR_PCC_n_77;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_27;
  wire I_RD_DATA_CNTL_n_28;
  wire I_RESET_n_9;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [4:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire [63:0]m_axis_mm2s_tdata;
  wire [7:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_decerr_i;
  wire mm2s_err;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_strm_wvalid0__1;
  wire out;
  wire p_0_in_2;
  wire p_0_out;
  wire p_100_out;
  wire p_104_out;
  wire p_108_out;
  wire p_10_out;
  wire p_112_out;
  wire p_115_out;
  wire [7:0]p_1_out;
  wire p_2_out;
  wire [63:0]p_2_out_0;
  wire [55:0]p_3_out;
  wire p_3_out_3;
  wire p_4_out;
  wire p_4_out_1;
  wire p_5_out;
  wire [2:0]p_5_out_4;
  wire [0:0]p_6_out;
  wire p_7_out;
  wire p_88_out;
  wire p_8_out;
  wire p_92_out;
  wire p_96_out;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_advance_pipe19_out__1;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire [67:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user;
  wire [1:1]sig_current_dest_align;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_slverr;
  wire [3:0]sig_data2rsc_tag;
  wire sig_data2sf_cmd_cmplt;
  wire [8:8]sig_data_fifo_wr_cnt;
  wire sig_data_reg_out0;
  wire [63:0]sig_dre2skid_wdata;
  wire sig_dre2skid_wlast;
  wire [7:0]sig_dre2skid_wstrb;
  wire sig_dre2skid_wvalid;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_input_accept119_out;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire [31:4]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [7:0]sig_mstr2data_last_strb;
  wire [4:0]sig_mstr2data_len;
  wire sig_mstr2data_sequential;
  wire [7:0]sig_mstr2data_strt_strb;
  wire sig_mstr2sf_cmd_valid;
  wire [2:0]sig_mstr2sf_dre_dest_align;
  wire [2:0]sig_mstr2sf_dre_src_align;
  wire sig_mstr2sf_drr;
  wire sig_mstr2sf_strt_offset;
  wire [3:0]sig_mstr2sf_tag;
  wire sig_mvalid_stop;
  wire sig_prim2sec_rst_reg2_n;
  wire sig_push_input_reg11_out;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rdc2dre_flush;
  wire sig_rdc2sf_wlast;
  wire [7:0]sig_rdc2sf_wstrb;
  wire sig_rsc2data_ready;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_sf_allow_addr_req;
  wire [2:1]sig_shift_case_reg;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_sm_halt_reg;
  wire [7:7]sig_sstrb_stop_mask;
  wire [7:0]sig_sstrb_with_stop;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;

  top_blk_axi_dma_0_0_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF 
       (.D(sig_sstrb_with_stop),
        .\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ({sig_dre2skid_wstrb[1],sig_dre2skid_wdata[15:8]}),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ({sig_dre2skid_wstrb[2],sig_dre2skid_wdata[23:16]}),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ({sig_dre2skid_wstrb[3],sig_dre2skid_wdata[31:24]}),
        .\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] ({sig_dre2skid_wstrb[4],sig_dre2skid_wdata[39:32]}),
        .\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] ({sig_dre2skid_wstrb[5],sig_dre2skid_wdata[47:40]}),
        .\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] ({sig_dre2skid_wstrb[6],sig_dre2skid_wdata[55:48]}),
        .\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] ({sig_dre2skid_wstrb[7],sig_dre2skid_wdata[63:56]}),
        .Q({sig_dre2skid_wstrb[0],sig_dre2skid_wdata[7:0]}),
        .SR(sig_data_reg_out0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .out(sig_skid2dre_wready),
        .sig_dre2skid_wlast(sig_dre2skid_wlast),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_dly3_reg(I_RD_DATA_CNTL_n_28),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_dma_0_0_axi_datamover_mm2s_dre \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64 
       (.D(sig_sstrb_with_stop),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_101 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (p_115_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ({sig_tlast_enables[0],p_2_out_0[7:0]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_10 (p_96_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_11 ({sig_tlast_enables[5],p_2_out_0[47:40]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_12 (p_92_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_13 ({sig_tlast_enables[6],p_2_out_0[55:48]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 (p_112_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3 ({sig_tlast_enables[1],p_2_out_0[15:8]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_4 (p_108_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_5 ({sig_tlast_enables[2],p_2_out_0[23:16]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_6 (p_104_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_7 ({sig_tlast_enables[3],p_2_out_0[31:24]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_8 (p_100_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_9 ({sig_tlast_enables[4],p_2_out_0[39:32]}),
        .DOBDO({p_4_out_1,p_1_out,p_2_out_0[63:56]}),
        .E(p_88_out),
        .\GEN_MUXFARM_64.sig_cntl_state_64_reg ({\GEN_MUXFARM_64.sig_cntl_state_64_reg [2],\GEN_MUXFARM_64.sig_cntl_state_64_reg [0]}),
        .\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0 (sig_shift_case_reg),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_102 ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_103 ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_104 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0] (p_6_out),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_88 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_100 ),
        .Q({p_5_out_4[2],p_5_out_4[0]}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(sig_skid2dre_wready),
        .p_0_out(p_0_out),
        .p_3_out_3(p_3_out_3),
        .p_7_out(p_7_out),
        .p_8_out(p_8_out),
        .sig_current_dest_align(sig_current_dest_align),
        .sig_dre2skid_wlast(sig_dre2skid_wlast),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_strb_skid_reg_reg[0] ({sig_dre2skid_wstrb[0],sig_dre2skid_wdata[7:0]}),
        .\sig_strb_skid_reg_reg[1] ({sig_dre2skid_wstrb[1],sig_dre2skid_wdata[15:8]}),
        .\sig_strb_skid_reg_reg[2] ({sig_dre2skid_wstrb[2],sig_dre2skid_wdata[23:16]}),
        .\sig_strb_skid_reg_reg[3] ({sig_dre2skid_wstrb[3],sig_dre2skid_wdata[31:24]}),
        .\sig_strb_skid_reg_reg[4] ({sig_dre2skid_wstrb[4],sig_dre2skid_wdata[39:32]}),
        .\sig_strb_skid_reg_reg[5] ({sig_dre2skid_wstrb[5],sig_dre2skid_wdata[47:40]}),
        .\sig_strb_skid_reg_reg[6] ({sig_dre2skid_wstrb[6],sig_dre2skid_wdata[55:48]}),
        .\sig_strb_skid_reg_reg[7] ({sig_dre2skid_wstrb[7],sig_dre2skid_wdata[63:56]}),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_dma_0_0_axi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.DIBDI({sig_rdc2dre_flush,sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .DOBDO({p_4_out_1,p_1_out}),
        .E(p_88_out),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (p_115_out),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (p_112_out),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (p_108_out),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (p_104_out),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (p_100_out),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (p_96_out),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_100 ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (p_92_out),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_101 ),
        .\GEN_MUXFARM_64.sig_shift_case_reg_reg[0] (p_6_out),
        .\GEN_MUXFARM_64.sig_shift_case_reg_reg[1] (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_103 ),
        .\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_104 ),
        .\GEN_MUXFARM_64.sig_shift_case_reg_reg[2] (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_102 ),
        .\GEN_MUXFARM_64.sig_shift_case_reg_reg[2]_0 (sig_shift_case_reg),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ({\GEN_MUXFARM_64.sig_cntl_state_64_reg [2],\GEN_MUXFARM_64.sig_cntl_state_64_reg [0]}),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_74 ),
        .Q({p_5_out_4[2],p_5_out_4[0]}),
        .in({sig_mstr2sf_drr,sig_mstr2sf_dre_dest_align,sig_mstr2sf_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_strm_wvalid0__1(mm2s_strm_wvalid0__1),
        .out(sig_data_fifo_wr_cnt),
        .p_0_out(p_0_out),
        .p_2_out_0(p_2_out_0),
        .p_3_out_3(p_3_out_3),
        .p_7_out(p_7_out),
        .p_8_out(p_8_out),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_current_dest_align(sig_current_dest_align),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_dre_tvalid_i_reg(\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_88 ),
        .sig_inhibit_rdy_n(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_last_mmap_dbeat_reg_reg(I_RD_DATA_CNTL_n_0),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_posted_to_axi_2_reg(I_ADDR_CNTL_n_0),
        .sig_s_ready_out_reg(sig_skid2dre_wready),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .sig_wr_fifo(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ));
  top_blk_axi_dma_0_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.in({mm2s_err,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_mstr2sf_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(I_ADDR_CNTL_n_0),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .\sig_addr_posted_cntr_reg[2] (sig_addr2data_addr_posted),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_mmap_reset_reg_reg(I_MSTR_PCC_n_75),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  top_blk_axi_dma_0_0_axi_datamover_cmd_status I_CMD_STATUS
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .\gv.ram_valid_d1_reg (I_CMD_STATUS_n_64),
        .hold_ff_q(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .in(mm2s_err),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_10_out(p_10_out),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(sig_prim2sec_rst_reg2_n),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(I_CMD_STATUS_n_74),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_dqual_reg_empty_reg(I_CMD_STATUS_n_76),
        .sig_fifo_ainit(\I_CMD_FIFO/sig_fifo_ainit ),
        .sig_fifo_ainit_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_fifo_ainit ),
        .sig_init_done(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] ({sig_cmd2mstr_command[67:30],sig_cmd2mstr_command[26:23],sig_cmd2mstr_command[21:0]}),
        .sig_mmap_reset_reg_reg(I_MSTR_PCC_n_74),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_halt_reg_reg(I_MSTR_PCC_n_77),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_dma_0_0_axi_datamover_pcc I_MSTR_PCC
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ({sig_cmd2mstr_command[67:30],sig_cmd2mstr_command[26:23],sig_cmd2mstr_command[21:0]}),
        .FIFO_Full_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_74 ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ({sig_mstr2sf_drr,sig_mstr2sf_dre_dest_align}),
        .\gv.ram_valid_d1_reg (I_CMD_STATUS_n_64),
        .hold_ff_q(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .hold_ff_q_reg(I_MSTR_PCC_n_77),
        .in({mm2s_err,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_mstr2sf_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg_0(I_CMD_STATUS_n_74),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_inhibit_rdy_n(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_2(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_3(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_MSTR_PCC_n_74),
        .sig_init_done_reg_0(I_MSTR_PCC_n_75),
        .sig_init_done_reg_1(I_MSTR_PCC_n_76),
        .sig_init_reg2(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_next_cmd_cmplt_reg_reg({sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2sf_tag}),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_1(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ));
  top_blk_axi_dma_0_0_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.DIBDI({sig_rdc2dre_flush,sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .Q(sig_data2rsc_tag),
        .in({mm2s_err,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_len,sig_mstr2sf_tag}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_strm_wvalid0__1(mm2s_strm_wvalid0__1),
        .out(sig_data_fifo_wr_cnt),
        .p_0_in_2(p_0_in_2),
        .prmry_in(prmry_in),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .\sig_addr_posted_cntr_reg[2]_0 (I_RD_DATA_CNTL_n_0),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_calc_err(sig_data2rsc_calc_err),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_halt_cmplt_reg(I_RD_DATA_CNTL_n_27),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_76),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_mmap_reset_reg_reg(I_MSTR_PCC_n_76),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_posted_to_axi_reg(sig_addr2data_addr_posted),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status[5:4]),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_s_h_halt_reg_reg(I_RESET_n_9),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_sstrb_stop_mask_reg[7] (I_RD_DATA_CNTL_n_28),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ));
  top_blk_axi_dma_0_0_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.D(sig_data2rsc_tag),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_0_in_2(p_0_in_2),
        .sig_data2rsc_calc_err(sig_data2rsc_calc_err),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  top_blk_axi_dma_0_0_axi_datamover_reset I_RESET
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_ASYNC_RESET.halt_i_reg (\GEN_ASYNC_RESET.halt_i_reg ),
        .SR(sig_data_reg_out0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .prmry_in(prmry_in),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(sig_prim2sec_rst_reg2_n),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_fifo_ainit(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_fifo_ainit ),
        .sig_fifo_ainit_0(\I_CMD_FIFO/sig_fifo_ainit ),
        .sig_halt_reg_reg(I_RESET_n_9),
        .sig_halt_reg_reg_0(I_RD_DATA_CNTL_n_27),
        .sig_init_reg2_reg(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module top_blk_axi_dma_0_0_axi_datamover_pcc
   (sig_mmap_reset_reg,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_push_input_reg11_out,
    in,
    sig_mstr2sf_cmd_valid,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_pushed,
    sig_next_cmd_cmplt_reg_reg,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    hold_ff_q_reg,
    m_axi_mm2s_aclk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_stream_rst,
    sig_calc_error_reg_reg_0,
    hold_ff_q,
    \gv.ram_valid_d1_reg ,
    sig_wr_fifo,
    sig_wr_fifo_0,
    sig_wr_fifo_1,
    sig_init_reg2,
    sig_init_done,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_init_done_2,
    sig_init_done_3,
    sig_cmd2mstr_cmd_valid);
  output sig_mmap_reset_reg;
  output sig_sm_halt_reg;
  output sig_input_reg_empty;
  output sig_push_input_reg11_out;
  output [38:0]in;
  output sig_mstr2sf_cmd_valid;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_calc_error_pushed;
  output [22:0]sig_next_cmd_cmplt_reg_reg;
  output [3:0]\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output hold_ff_q_reg;
  input m_axi_mm2s_aclk;
  input [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input sig_stream_rst;
  input sig_calc_error_reg_reg_0;
  input hold_ff_q;
  input \gv.ram_valid_d1_reg ;
  input sig_wr_fifo;
  input sig_wr_fifo_0;
  input sig_wr_fifo_1;
  input sig_init_reg2;
  input sig_init_done;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_cmd2mstr_cmd_valid;

  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire [3:0]\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INFERRED_GEN.data_reg[3][39]_srl4_i_2_n_0 ;
  wire [7:7]\I_STRT_STRB_GEN/lsig_end_vect ;
  wire [0:0]\I_STRT_STRB_GEN/lsig_start_vect ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [38:0]in;
  wire m_axi_mm2s_aclk;
  wire [15:0]p_1_in;
  wire p_1_in__0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire sig_addr_aligned_ireg1_i_2_n_0;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire [8:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[0] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[1] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[2] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[3] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[4] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[5] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire sig_addr_incr_ge_bpdb_im1;
  wire [7:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3_n_0;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_btt_cntr_im00_carry__0_i_1_n_0;
  wire sig_btt_cntr_im00_carry__0_i_2_n_0;
  wire sig_btt_cntr_im00_carry__0_i_3_n_0;
  wire sig_btt_cntr_im00_carry__0_i_4_n_0;
  wire sig_btt_cntr_im00_carry__0_n_0;
  wire sig_btt_cntr_im00_carry__0_n_1;
  wire sig_btt_cntr_im00_carry__0_n_2;
  wire sig_btt_cntr_im00_carry__0_n_3;
  wire sig_btt_cntr_im00_carry__1_i_1_n_0;
  wire sig_btt_cntr_im00_carry__1_i_2_n_0;
  wire sig_btt_cntr_im00_carry__1_i_3_n_0;
  wire sig_btt_cntr_im00_carry__1_i_4_n_0;
  wire sig_btt_cntr_im00_carry__1_n_0;
  wire sig_btt_cntr_im00_carry__1_n_1;
  wire sig_btt_cntr_im00_carry__1_n_2;
  wire sig_btt_cntr_im00_carry__1_n_3;
  wire sig_btt_cntr_im00_carry__2_i_1_n_0;
  wire sig_btt_cntr_im00_carry__2_i_2_n_0;
  wire sig_btt_cntr_im00_carry__2_i_3_n_0;
  wire sig_btt_cntr_im00_carry__2_i_4_n_0;
  wire sig_btt_cntr_im00_carry__2_n_0;
  wire sig_btt_cntr_im00_carry__2_n_1;
  wire sig_btt_cntr_im00_carry__2_n_2;
  wire sig_btt_cntr_im00_carry__2_n_3;
  wire sig_btt_cntr_im00_carry__3_i_1_n_0;
  wire sig_btt_cntr_im00_carry__3_i_2_n_0;
  wire sig_btt_cntr_im00_carry__3_i_3_n_0;
  wire sig_btt_cntr_im00_carry__3_i_4_n_0;
  wire sig_btt_cntr_im00_carry__3_n_0;
  wire sig_btt_cntr_im00_carry__3_n_1;
  wire sig_btt_cntr_im00_carry__3_n_2;
  wire sig_btt_cntr_im00_carry__3_n_3;
  wire sig_btt_cntr_im00_carry__4_i_1_n_0;
  wire sig_btt_cntr_im00_carry__4_i_2_n_0;
  wire sig_btt_cntr_im00_carry__4_n_3;
  wire sig_btt_cntr_im00_carry_i_1_n_0;
  wire sig_btt_cntr_im00_carry_i_2_n_0;
  wire sig_btt_cntr_im00_carry_i_3_n_0;
  wire sig_btt_cntr_im00_carry_i_4_n_0;
  wire sig_btt_cntr_im00_carry_n_0;
  wire sig_btt_cntr_im00_carry_n_1;
  wire sig_btt_cntr_im00_carry_n_2;
  wire sig_btt_cntr_im00_carry_n_3;
  wire \sig_btt_cntr_im0[0]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[10]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[12]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[13]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[14]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[16]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[17]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[18]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[1]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[20]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[21]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[2]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[4]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[5]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[6]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[8]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[9]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[16] ;
  wire \sig_btt_cntr_im0_reg_n_0_[17] ;
  wire \sig_btt_cntr_im0_reg_n_0_[18] ;
  wire \sig_btt_cntr_im0_reg_n_0_[19] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[20] ;
  wire \sig_btt_cntr_im0_reg_n_0_[21] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_im01;
  wire sig_btt_eq_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_n_2;
  wire sig_btt_eq_b2mbaa_im01_carry_n_3;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [8:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[6]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[7]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[8]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire [2:0]sig_finish_addr_offset_im1;
  wire [2:0]sig_finish_addr_offset_ireg2;
  wire \sig_finish_addr_offset_ireg2[1]_i_2_n_0 ;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_reg2;
  wire sig_input_cache_type_reg0;
  wire sig_input_drr_reg;
  wire sig_input_reg_empty;
  wire [2:2]sig_last_addr_offset_im2__0;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_mmap_reset_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_eof;
  wire [22:0]sig_next_cmd_cmplt_reg_reg;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_no_btt_residue_ireg1_i_2_n_0;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_pcc_sm_state;
  wire sig_pop_xfer_reg0_out;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [14:0]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire [15:15]sig_predict_addr_lsh_ireg3__0;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [2:0]sig_strbgen_addr_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire sig_wr_fifo_1;
  wire [7:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_1_n_0;
  wire sig_xfer_len_eq_0_ireg3_i_2_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [6:1]sig_xfer_strt_strb_im2;
  wire [7:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_adjusted_addr_incr_ireg2_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_sig_btt_cntr_im00_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_sig_btt_cntr_im00_carry__4_O_UNCONNECTED;
  wire [3:3]NLW_sig_btt_eq_b2mbaa_im01_carry_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:1]NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hDD3F00FFDD3F33FF)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_1 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_pcc_sm_state[1]),
        .I2(\FSM_sequential_sig_pcc_sm_state[0]_i_2_n_0 ),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .I5(sig_push_input_reg11_out),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_2 
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8A0A8A00AA000A0)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I1(sig_pop_xfer_reg0_out),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_push_input_reg11_out),
        .I5(sig_pcc_sm_state[2]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_2 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[0]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCF450000CF45CF44)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_3 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_wr_fifo),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_wr_fifo_0),
        .I4(sig_wr_fifo_1),
        .I5(sig_mstr2sf_cmd_valid),
        .O(sig_pop_xfer_reg0_out));
  LUT4 #(
    .INIT(16'hECAA)) 
    \FSM_sequential_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[1]),
        .O(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[0]),
        .R(sig_mmap_reset_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[1]),
        .R(sig_mmap_reset_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[2]),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(sig_input_drr_reg),
        .I1(sig_first_xfer_im0),
        .O(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg [3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_lsh_kh[6]),
        .I2(in[37]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(sig_addr_cntr_lsh_kh[7]),
        .I2(in[37]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(sig_addr_cntr_lsh_kh[8]),
        .I2(in[37]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(sig_addr_cntr_lsh_kh[9]),
        .I2(in[37]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(sig_addr_cntr_lsh_kh[10]),
        .I2(in[37]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(sig_addr_cntr_lsh_kh[11]),
        .I2(in[37]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(sig_addr_cntr_lsh_kh[12]),
        .I2(in[37]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(sig_addr_cntr_lsh_kh[13]),
        .I2(in[37]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(sig_addr_cntr_lsh_kh[14]),
        .I2(in[37]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(p_1_in__0),
        .I1(sig_addr_cntr_lsh_kh[15]),
        .I2(in[37]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_addr_cntr_lsh_kh[16]),
        .I2(in[37]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(sig_addr_cntr_lsh_kh[17]),
        .I2(in[37]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_addr_cntr_lsh_kh[18]),
        .I2(in[37]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[11]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_xfer_end_strb_ireg3[0]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_addr_cntr_lsh_kh[19]),
        .I2(in[37]),
        .O(in[19]));
  LUT6 #(
    .INIT(64'h8F808F808F808080)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_2 
       (.I0(sig_addr_aligned_ireg1),
        .I1(sig_brst_cnt_eq_one_ireg1),
        .I2(sig_no_btt_residue_ireg1),
        .I3(sig_brst_cnt_eq_zero_ireg1),
        .I4(sig_btt_eq_b2mbaa_ireg1),
        .I5(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_last_xfer_valid_im1));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_xfer_end_strb_ireg3[1]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_addr_cntr_lsh_kh[20]),
        .I2(in[37]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_xfer_end_strb_ireg3[2]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[14]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(sig_addr_cntr_lsh_kh[21]),
        .I2(in[37]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_xfer_end_strb_ireg3[3]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[15]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(sig_addr_cntr_lsh_kh[22]),
        .I2(in[37]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_xfer_end_strb_ireg3[4]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[16]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(sig_addr_cntr_lsh_kh[23]),
        .I2(in[37]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_xfer_end_strb_ireg3[5]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[17]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(sig_addr_cntr_lsh_kh[24]),
        .I2(in[37]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_xfer_end_strb_ireg3[6]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[18]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(sig_addr_cntr_lsh_kh[25]),
        .I2(in[37]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_xfer_end_strb_ireg3[7]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[19]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(sig_addr_cntr_lsh_kh[26]),
        .I2(in[37]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(sig_addr_cntr_lsh_kh[27]),
        .I2(in[37]),
        .O(in[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_mstr2sf_eof),
        .I1(sig_last_xfer_valid_im1),
        .O(sig_next_cmd_cmplt_reg_reg[20]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(sig_addr_cntr_lsh_kh[28]),
        .I2(in[37]),
        .O(in[28]));
  LUT6 #(
    .INIT(64'h001FFF1FFF1FFF1F)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_brst_cnt_eq_zero_ireg1),
        .I3(sig_no_btt_residue_ireg1),
        .I4(sig_brst_cnt_eq_one_ireg1),
        .I5(sig_addr_aligned_ireg1),
        .O(sig_next_cmd_cmplt_reg_reg[21]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(sig_addr_cntr_lsh_kh[29]),
        .I2(in[37]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_last_xfer_valid_im1),
        .I1(in[38]),
        .O(sig_next_cmd_cmplt_reg_reg[22]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(sig_addr_cntr_lsh_kh[30]),
        .I2(in[37]),
        .O(in[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(sig_addr_cntr_lsh_kh[31]),
        .I2(in[37]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[33]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I1(\INFERRED_GEN.data_reg[3][39]_srl4_i_2_n_0 ),
        .O(in[35]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(\INFERRED_GEN.data_reg[3][39]_srl4_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I1(\INFERRED_GEN.data_reg[3][39]_srl4_i_2_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_addr_cntr_lsh_kh[0]),
        .I2(in[37]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(sig_addr_cntr_lsh_kh[1]),
        .I2(in[37]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(sig_addr_cntr_lsh_kh[2]),
        .I2(in[37]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(sig_addr_cntr_lsh_kh[3]),
        .I2(in[37]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(sig_addr_cntr_lsh_kh[4]),
        .I2(in[37]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(sig_addr_cntr_lsh_kh[5]),
        .I2(in[37]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    hold_ff_q_i_1__0
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_stream_rst),
        .O(hold_ff_q_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(sig_addr_aligned_ireg1_i_2_n_0),
        .O(sig_addr_aligned_im0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_addr_aligned_ireg1_i_2
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_addr_aligned_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(p_1_in__0),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_predict_addr_lsh_ireg3__0),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [44]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [47]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [46]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [45]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [44]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [59]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [58]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [57]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [56]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [51]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [50]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [49]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [48]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [55]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [54]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [53]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [52]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[7]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[7]),
        .O(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \sig_addr_cntr_incr_ireg2[8]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_bytes_to_mbaa_ireg1[8]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[8]),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [28]),
        .I1(sig_predict_addr_lsh_ireg3[0]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [38]),
        .I1(sig_predict_addr_lsh_ireg3[10]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [39]),
        .I1(sig_predict_addr_lsh_ireg3[11]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [40]),
        .I1(sig_predict_addr_lsh_ireg3[12]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [41]),
        .I1(sig_predict_addr_lsh_ireg3[13]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [42]),
        .I1(sig_predict_addr_lsh_ireg3[14]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[14]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(sig_pop_xfer_reg0_out),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [43]),
        .I1(sig_predict_addr_lsh_ireg3__0),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [29]),
        .I1(sig_predict_addr_lsh_ireg3[1]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [30]),
        .I1(sig_predict_addr_lsh_ireg3[2]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [31]),
        .I1(sig_predict_addr_lsh_ireg3[3]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [32]),
        .I1(sig_predict_addr_lsh_ireg3[4]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [33]),
        .I1(sig_predict_addr_lsh_ireg3[5]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [34]),
        .I1(sig_predict_addr_lsh_ireg3[6]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [35]),
        .I1(sig_predict_addr_lsh_ireg3[7]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [36]),
        .I1(sig_predict_addr_lsh_ireg3[8]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [37]),
        .I1(sig_predict_addr_lsh_ireg3[9]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in__0),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [28]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [38]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [39]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [40]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [41]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [42]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [43]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [44]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [45]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [46]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [47]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [29]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [48]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [49]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [50]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [51]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [52]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [53]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [54]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [55]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [56]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [57]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [30]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [58]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [59]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [31]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [32]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [33]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [34]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [35]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [36]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [37]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_3 
       (.I0(sig_bytes_to_mbaa_ireg1[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_4 
       (.I0(sig_bytes_to_mbaa_ireg1[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_5 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[7]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[2] ,\sig_addr_cntr_lsh_im0_reg_n_0_[1] ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_adjusted_addr_incr_im1[3:0]),
        .S({\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[6]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[7]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[7]_i_1 
       (.CI(\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ),
        .CO({\NLW_sig_adjusted_addr_incr_ireg2_reg[7]_i_1_CO_UNCONNECTED [3],\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sig_adjusted_addr_incr_im1[7:4]),
        .S({\sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_mmap_reset_reg));
  CARRY4 sig_btt_cntr_im00_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_im00_carry_n_0,sig_btt_cntr_im00_carry_n_1,sig_btt_cntr_im00_carry_n_2,sig_btt_cntr_im00_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\sig_btt_cntr_im0_reg_n_0_[3] ,\sig_btt_cntr_im0_reg_n_0_[2] ,\sig_btt_cntr_im0_reg_n_0_[1] ,\sig_btt_cntr_im0_reg_n_0_[0] }),
        .O(sig_btt_cntr_im00[3:0]),
        .S({sig_btt_cntr_im00_carry_i_1_n_0,sig_btt_cntr_im00_carry_i_2_n_0,sig_btt_cntr_im00_carry_i_3_n_0,sig_btt_cntr_im00_carry_i_4_n_0}));
  CARRY4 sig_btt_cntr_im00_carry__0
       (.CI(sig_btt_cntr_im00_carry_n_0),
        .CO({sig_btt_cntr_im00_carry__0_n_0,sig_btt_cntr_im00_carry__0_n_1,sig_btt_cntr_im00_carry__0_n_2,sig_btt_cntr_im00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0_reg_n_0_[7] ,\sig_btt_cntr_im0_reg_n_0_[6] ,\sig_btt_cntr_im0_reg_n_0_[5] ,\sig_btt_cntr_im0_reg_n_0_[4] }),
        .O(sig_btt_cntr_im00[7:4]),
        .S({sig_btt_cntr_im00_carry__0_i_1_n_0,sig_btt_cntr_im00_carry__0_i_2_n_0,sig_btt_cntr_im00_carry__0_i_3_n_0,sig_btt_cntr_im00_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(sig_btt_cntr_im00_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(sig_btt_cntr_im00_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(sig_btt_cntr_im00_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(sig_btt_cntr_im00_carry__0_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__1
       (.CI(sig_btt_cntr_im00_carry__0_n_0),
        .CO({sig_btt_cntr_im00_carry__1_n_0,sig_btt_cntr_im00_carry__1_n_1,sig_btt_cntr_im00_carry__1_n_2,sig_btt_cntr_im00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0_reg_n_0_[11] ,\sig_btt_cntr_im0_reg_n_0_[10] ,\sig_btt_cntr_im0_reg_n_0_[9] ,\sig_btt_cntr_im0_reg_n_0_[8] }),
        .O(sig_btt_cntr_im00[11:8]),
        .S({sig_btt_cntr_im00_carry__1_i_1_n_0,sig_btt_cntr_im00_carry__1_i_2_n_0,sig_btt_cntr_im00_carry__1_i_3_n_0,sig_btt_cntr_im00_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .O(sig_btt_cntr_im00_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_btt_cntr_im00_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(sig_btt_cntr_im00_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__1_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(sig_btt_cntr_im00_carry__1_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__2
       (.CI(sig_btt_cntr_im00_carry__1_n_0),
        .CO({sig_btt_cntr_im00_carry__2_n_0,sig_btt_cntr_im00_carry__2_n_1,sig_btt_cntr_im00_carry__2_n_2,sig_btt_cntr_im00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0_reg_n_0_[15] ,\sig_btt_cntr_im0_reg_n_0_[14] ,\sig_btt_cntr_im0_reg_n_0_[13] ,\sig_btt_cntr_im0_reg_n_0_[12] }),
        .O(sig_btt_cntr_im00[15:12]),
        .S({sig_btt_cntr_im00_carry__2_i_1_n_0,sig_btt_cntr_im00_carry__2_i_2_n_0,sig_btt_cntr_im00_carry__2_i_3_n_0,sig_btt_cntr_im00_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .O(sig_btt_cntr_im00_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .O(sig_btt_cntr_im00_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .O(sig_btt_cntr_im00_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .O(sig_btt_cntr_im00_carry__2_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__3
       (.CI(sig_btt_cntr_im00_carry__2_n_0),
        .CO({sig_btt_cntr_im00_carry__3_n_0,sig_btt_cntr_im00_carry__3_n_1,sig_btt_cntr_im00_carry__3_n_2,sig_btt_cntr_im00_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0_reg_n_0_[19] ,\sig_btt_cntr_im0_reg_n_0_[18] ,\sig_btt_cntr_im0_reg_n_0_[17] ,\sig_btt_cntr_im0_reg_n_0_[16] }),
        .O(sig_btt_cntr_im00[19:16]),
        .S({sig_btt_cntr_im00_carry__3_i_1_n_0,sig_btt_cntr_im00_carry__3_i_2_n_0,sig_btt_cntr_im00_carry__3_i_3_n_0,sig_btt_cntr_im00_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .O(sig_btt_cntr_im00_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .O(sig_btt_cntr_im00_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .O(sig_btt_cntr_im00_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .O(sig_btt_cntr_im00_carry__3_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__4
       (.CI(sig_btt_cntr_im00_carry__3_n_0),
        .CO({NLW_sig_btt_cntr_im00_carry__4_CO_UNCONNECTED[3:1],sig_btt_cntr_im00_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_btt_cntr_im0_reg_n_0_[20] }),
        .O({NLW_sig_btt_cntr_im00_carry__4_O_UNCONNECTED[3:2],sig_btt_cntr_im00[21:20]}),
        .S({1'b0,1'b0,sig_btt_cntr_im00_carry__4_i_1_n_0,sig_btt_cntr_im00_carry__4_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__4_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .O(sig_btt_cntr_im00_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__4_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .O(sig_btt_cntr_im00_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(sig_btt_cntr_im00_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(sig_btt_cntr_im00_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(sig_btt_cntr_im00_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(sig_btt_cntr_im00_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I1(sig_btt_cntr_im00[0]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[10]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [10]),
        .I1(sig_btt_cntr_im00[10]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[11]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [11]),
        .I1(sig_btt_cntr_im00[11]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[12]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [12]),
        .I1(sig_btt_cntr_im00[12]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[13]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [13]),
        .I1(sig_btt_cntr_im00[13]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[14]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [14]),
        .I1(sig_btt_cntr_im00[14]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[15]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [15]),
        .I1(sig_btt_cntr_im00[15]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[16]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [16]),
        .I1(sig_btt_cntr_im00[16]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[17]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [17]),
        .I1(sig_btt_cntr_im00[17]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[18]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [18]),
        .I1(sig_btt_cntr_im00[18]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[19]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [19]),
        .I1(sig_btt_cntr_im00[19]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I1(sig_btt_cntr_im00[1]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[20]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [20]),
        .I1(sig_btt_cntr_im00[20]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[21]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [21]),
        .I1(sig_btt_cntr_im00[21]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I1(sig_btt_cntr_im00[2]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I1(sig_btt_cntr_im00[3]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .I1(sig_btt_cntr_im00[4]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[5]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I1(sig_btt_cntr_im00[5]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[6]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I1(sig_btt_cntr_im00[6]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[7]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .I1(sig_btt_cntr_im00[7]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[8]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .I1(sig_btt_cntr_im00[8]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[9]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [9]),
        .I1(sig_btt_cntr_im00[9]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[0]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[10]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[11]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[12]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[13]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[14]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[15]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[16]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[17]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[18]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[19]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[1]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[20]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[21]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[2]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[3]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[4]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[5]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[6]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[7]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[8]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[9]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_mmap_reset_reg));
  CARRY4 sig_btt_eq_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({NLW_sig_btt_eq_b2mbaa_im01_carry_CO_UNCONNECTED[3],sig_btt_eq_b2mbaa_im01,sig_btt_eq_b2mbaa_im01_carry_n_2,sig_btt_eq_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,sig_btt_eq_b2mbaa_im01_carry_i_1_n_0,sig_btt_eq_b2mbaa_im01_carry_i_2_n_0,sig_btt_eq_b2mbaa_im01_carry_i_3_n_0}));
  LUT5 #(
    .INIT(32'h10868600)) 
    sig_btt_eq_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_btt_eq_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ),
        .I2(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0120048020048001)) 
    sig_btt_eq_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_eq_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01_carry_n_0,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,sig_btt_lt_b2mbaa_im01_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0,sig_btt_lt_b2mbaa_im01_carry_i_8_n_0}));
  CARRY4 sig_btt_lt_b2mbaa_im01_carry__0
       (.CI(sig_btt_lt_b2mbaa_im01_carry_n_0),
        .CO({NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED[3:1],sig_btt_lt_b2mbaa_im01}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0}));
  LUT3 #(
    .INIT(8'hFB)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_1
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h13017037)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I3(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0101011337373770)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1370)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h10868610)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0001666866680001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h1881)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(\sig_bytes_to_mbaa_ireg1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sig_bytes_to_mbaa_ireg1[7]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(\sig_bytes_to_mbaa_ireg1[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_bytes_to_mbaa_ireg1[8]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(\sig_bytes_to_mbaa_ireg1[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_bytes_to_mbaa_ireg1[8]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[6]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[7]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[8]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[8]),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[38]),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_0),
        .Q(in[38]),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo_0),
        .I5(sig_mmap_reset_reg),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo),
        .I5(sig_mmap_reset_reg),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F808F8F8)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_first_xfer_im0),
        .I2(sig_mstr2sf_cmd_valid),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_mmap_reset_reg),
        .O(sig_cmd2dre_valid_i_1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    sig_cmd2dre_valid_i_2
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_xfer_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_mstr2sf_cmd_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_finish_addr_offset_ireg2[0]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_finish_addr_offset_im1[0]));
  LUT6 #(
    .INIT(64'h9A959595656A6A6A)) 
    \sig_finish_addr_offset_ireg2[1]_i_1 
       (.I0(\sig_finish_addr_offset_ireg2[1]_i_2_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[1]),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_finish_addr_offset_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_finish_addr_offset_ireg2[1]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_finish_addr_offset_ireg2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \sig_finish_addr_offset_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_finish_addr_offset_im1[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[0]),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[2]),
        .Q(sig_finish_addr_offset_ireg2[2]),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg11_out),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_mmap_reset_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    sig_init_done_i_1__0
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done),
        .I3(sig_stream_rst),
        .O(sig_init_done_reg));
  LUT4 #(
    .INIT(16'h0008)) 
    sig_init_done_i_1__1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done_2),
        .I3(sig_stream_rst),
        .O(sig_init_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    sig_init_done_i_1__2
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done_3),
        .I3(sig_stream_rst),
        .O(sig_init_done_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [22]),
        .Q(in[37]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_drr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [27]),
        .Q(sig_input_drr_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_dsa_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [23]),
        .Q(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg [0]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_dsa_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [24]),
        .Q(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg [1]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_dsa_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [25]),
        .Q(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg [2]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [26]),
        .Q(sig_mstr2sf_eof),
        .R(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_reg_empty_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_mmap_reset_reg),
        .I2(sig_sm_pop_input_reg),
        .O(sig_input_cache_type_reg0));
  LUT5 #(
    .INIT(32'h04040400)) 
    sig_input_reg_empty_i_2
       (.I0(in[38]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(hold_ff_q),
        .I4(\gv.ram_valid_d1_reg ),
        .O(sig_push_input_reg11_out));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [60]),
        .Q(sig_next_cmd_cmplt_reg_reg[0]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [61]),
        .Q(sig_next_cmd_cmplt_reg_reg[1]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [62]),
        .Q(sig_next_cmd_cmplt_reg_reg[2]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [63]),
        .Q(sig_next_cmd_cmplt_reg_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    sig_last_addr_offset_im2
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(sig_last_addr_offset_im2__0));
  LUT6 #(
    .INIT(64'h000000000002FF02)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_ld_xfer_reg),
        .I4(sig_xfer_reg_empty),
        .I5(sig_mmap_reset_reg),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pop_xfer_reg0_out),
        .I5(sig_mmap_reset_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_mmap_reset_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I4(sig_no_btt_residue_ireg1_i_2_n_0),
        .O(sig_no_btt_residue_im0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_no_btt_residue_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .O(sig_no_btt_residue_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_mmap_reset_reg));
  LUT5 #(
    .INIT(32'h000000E2)) 
    sig_parent_done_i_1
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_push_input_reg11_out),
        .I4(sig_mmap_reset_reg),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[11]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(p_1_in__0),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(sig_predict_addr_lsh_ireg3[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(sig_predict_addr_lsh_ireg3[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(sig_predict_addr_lsh_ireg3[11]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(sig_predict_addr_lsh_ireg3[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(sig_predict_addr_lsh_ireg3[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(sig_predict_addr_lsh_ireg3[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3__0),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(sig_predict_addr_lsh_ireg3[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(sig_predict_addr_lsh_ireg3[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(sig_predict_addr_lsh_ireg3[3]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[3] ,\sig_addr_cntr_lsh_im0_reg_n_0_[2] ,\sig_addr_cntr_lsh_im0_reg_n_0_[1] ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(sig_predict_addr_lsh_ireg3[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(sig_predict_addr_lsh_ireg3[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(sig_predict_addr_lsh_ireg3[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(sig_predict_addr_lsh_ireg3[7]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,\sig_addr_cntr_lsh_im0_reg_n_0_[5] ,\sig_addr_cntr_lsh_im0_reg_n_0_[4] }),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(sig_predict_addr_lsh_ireg3[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(sig_predict_addr_lsh_ireg3[9]),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hA181)) 
    sig_sm_halt_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_calc_error_pushed),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h0008000800083008)) 
    sig_sm_ld_calc1_reg_i_1
       (.I0(sig_push_input_reg11_out),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_parent_done),
        .I5(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc1_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_mmap_reset_reg));
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_calc2_reg_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(sig_sm_ld_calc2_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_mmap_reset_reg));
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_ld_calc3_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_calc3_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_mmap_reset_reg));
  LUT5 #(
    .INIT(32'h00200000)) 
    sig_sm_pop_input_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_parent_done),
        .I3(sig_calc_error_pushed),
        .I4(sig_pcc_sm_state[1]),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(sig_mmap_reset_reg));
  LUT5 #(
    .INIT(32'h15100500)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(sig_mmap_reset_reg),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(sig_sm_ld_calc2_reg),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h15100500)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(sig_mmap_reset_reg),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(sig_sm_ld_calc2_reg),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h15100500)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(sig_mmap_reset_reg),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(sig_sm_ld_calc2_reg),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBC8)) 
    \sig_strbgen_bytes_ireg2[3]_i_1 
       (.I0(sig_addr_incr_ge_bpdb_im1),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_strbgen_bytes_ireg2[3]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I1(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ),
        .O(sig_addr_incr_ge_bpdb_im1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA1)) 
    \sig_xfer_end_strb_ireg3[5]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \sig_xfer_end_strb_ireg3[6]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_end_strb_ireg3[7]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000000014)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(sig_xfer_len_eq_0_ireg3_i_2_n_0),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(sig_xfer_len_eq_0_ireg3_i_1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_xfer_len_eq_0_ireg3_i_2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(sig_xfer_len_eq_0_ireg3_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_len_eq_0_ireg3_i_1_n_0),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hFF2E)) 
    sig_xfer_reg_empty_i_1
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_mmap_reset_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(sig_strbgen_addr_ireg2[2]),
        .O(\I_STRT_STRB_GEN/lsig_start_vect ));
  LUT6 #(
    .INIT(64'h0000000033333332)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[1]));
  LUT6 #(
    .INIT(64'h000000000FFF0FA8)) 
    \sig_xfer_strt_strb_ireg3[2]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    \sig_xfer_strt_strb_ireg3[2]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000BFBC)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h37FF)) 
    \sig_xfer_strt_strb_ireg3[3]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hEA88)) 
    \sig_xfer_strt_strb_ireg3[3]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5757575746420202)) 
    \sig_xfer_strt_strb_ireg3[4]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h111555555757575E)) 
    \sig_xfer_strt_strb_ireg3[4]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777777762222020)) 
    \sig_xfer_strt_strb_ireg3[5]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(sig_strbgen_addr_ireg2[0]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h151515557776767E)) 
    \sig_xfer_strt_strb_ireg3[5]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5777FFFF76220000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h173717765676566E)) 
    \sig_xfer_strt_strb_ireg3[6]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h777FFFFFEA880000)) 
    \sig_xfer_strt_strb_ireg3[7]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h377636663666766E)) 
    \sig_xfer_strt_strb_ireg3[7]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\I_STRT_STRB_GEN/lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[2]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[2]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(sig_mmap_reset_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[4]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[4]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(sig_mmap_reset_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[5]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[5]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(sig_mmap_reset_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[6]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[6]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\I_STRT_STRB_GEN/lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(sig_mmap_reset_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[7]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ),
        .O(\I_STRT_STRB_GEN/lsig_end_vect ),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_sf" *) 
module top_blk_axi_dma_0_0_axi_datamover_rd_sf
   (p_2_out_0,
    DOBDO,
    out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_init_reg2,
    p_8_out,
    sig_inhibit_rdy_n,
    sig_sf_allow_addr_req,
    p_7_out,
    sig_wr_fifo,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    sig_tlast_enables,
    p_0_out,
    p_3_out_3,
    Q,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ,
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2] ,
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1] ,
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep ,
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0] ,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_mmap_reset_reg,
    sig_mstr2sf_cmd_valid,
    sig_input_accept119_out,
    sig_last_mmap_dbeat_reg_reg,
    sig_posted_to_axi_2_reg,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ,
    sig_current_dest_align,
    sig_dre_tvalid_i_reg,
    sig_s_ready_out_reg,
    sig_dre2skid_wvalid,
    mm2s_strm_wvalid0__1,
    sig_advance_pipe19_out__1,
    m_axi_mm2s_rvalid,
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]_0 ,
    in);
  output [63:0]p_2_out_0;
  output [8:0]DOBDO;
  output out;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_init_reg2;
  output p_8_out;
  output sig_inhibit_rdy_n;
  output sig_sf_allow_addr_req;
  output p_7_out;
  output sig_wr_fifo;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output [6:0]sig_tlast_enables;
  output p_0_out;
  output p_3_out_3;
  output [1:0]Q;
  output \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  output \GEN_MUXFARM_64.sig_shift_case_reg_reg[2] ;
  output \GEN_MUXFARM_64.sig_shift_case_reg_reg[1] ;
  output \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep ;
  output [0:0]\GEN_MUXFARM_64.sig_shift_case_reg_reg[0] ;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input [63:0]m_axi_mm2s_rdata;
  input [10:0]DIBDI;
  input sig_mmap_reset_reg;
  input sig_mstr2sf_cmd_valid;
  input sig_input_accept119_out;
  input sig_last_mmap_dbeat_reg_reg;
  input sig_posted_to_axi_2_reg;
  input [1:0]\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  input [0:0]sig_current_dest_align;
  input sig_dre_tvalid_i_reg;
  input sig_s_ready_out_reg;
  input sig_dre2skid_wvalid;
  input mm2s_strm_wvalid0__1;
  input sig_advance_pipe19_out__1;
  input m_axi_mm2s_rvalid;
  input [1:0]\GEN_MUXFARM_64.sig_shift_case_reg_reg[2]_0 ;
  input [6:0]in;

  wire [5:5]\BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg ;
  wire [10:0]DIBDI;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [1:1]\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_MUXFARM_64.sig_cntl_state_64_reg ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  wire [0:0]\GEN_MUXFARM_64.sig_shift_case_reg_reg[0] ;
  wire \GEN_MUXFARM_64.sig_shift_case_reg_reg[1] ;
  wire \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep ;
  wire \GEN_MUXFARM_64.sig_shift_case_reg_reg[2] ;
  wire [1:0]\GEN_MUXFARM_64.sig_shift_case_reg_reg[2]_0 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ;
  wire [1:0]\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire I_DATA_FIFO_n_100;
  wire I_DATA_FIFO_n_101;
  wire I_DATA_FIFO_n_102;
  wire I_DATA_FIFO_n_104;
  wire I_DATA_FIFO_n_105;
  wire I_DATA_FIFO_n_106;
  wire I_DATA_FIFO_n_107;
  wire I_DATA_FIFO_n_109;
  wire I_DATA_FIFO_n_110;
  wire I_DATA_FIFO_n_111;
  wire I_DATA_FIFO_n_112;
  wire I_DATA_FIFO_n_114;
  wire I_DATA_FIFO_n_115;
  wire I_DATA_FIFO_n_116;
  wire I_DATA_FIFO_n_117;
  wire I_DATA_FIFO_n_82;
  wire I_DATA_FIFO_n_83;
  wire I_DATA_FIFO_n_92;
  wire I_DATA_FIFO_n_93;
  wire I_DATA_FIFO_n_94;
  wire I_DATA_FIFO_n_95;
  wire I_DATA_FIFO_n_96;
  wire I_DATA_FIFO_n_97;
  wire I_DATA_FIFO_n_99;
  wire [1:0]Q;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire [6:0]in;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rvalid;
  wire mm2s_strm_wvalid0__1;
  wire out;
  wire p_0_out;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire [63:0]p_2_out_0;
  wire p_3_out_3;
  wire [1:1]p_5_out_4;
  wire [2:1]p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire sig_advance_pipe19_out__1;
  wire [9:4]sig_cmd_fifo_data_out;
  wire [0:0]sig_current_dest_align;
  wire sig_dre2skid_wvalid;
  wire sig_dre_tvalid_i_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_input_accept119_out;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_mmap_reset_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_ok_to_post_rd_addr_i_3_n_0;
  wire sig_posted_to_axi_2_reg;
  wire sig_rd_empty;
  wire sig_s_ready_out_reg;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;
  wire \sig_token_cntr[0]_i_1_n_0 ;
  wire \sig_token_cntr[1]_i_1_n_0 ;
  wire \sig_token_cntr[2]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_2_n_0 ;
  wire [3:0]sig_token_cntr_reg__0;
  wire sig_wr_fifo;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hBF80)) 
    \GEN_MUXFARM_64.sig_shift_case_reg[1]_i_1 
       (.I0(g0_b1_n_0),
        .I1(p_8_out),
        .I2(sig_input_accept119_out),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[2]_0 [0]),
        .O(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \GEN_MUXFARM_64.sig_shift_case_reg[1]_rep_i_1 
       (.I0(g0_b1_n_0),
        .I1(p_8_out),
        .I2(sig_input_accept119_out),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[2]_0 [0]),
        .O(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \GEN_MUXFARM_64.sig_shift_case_reg[2]_i_1 
       (.I0(g0_b2_n_0),
        .I1(p_8_out),
        .I2(sig_input_accept119_out),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[2]_0 [1]),
        .O(\GEN_MUXFARM_64.sig_shift_case_reg_reg[2] ));
  top_blk_axi_dma_0_0_axi_datamover_fifo__parameterized3 \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (sig_inhibit_rdy_n),
        .\INFERRED_GEN.cnt_i_reg[2] (I_DATA_FIFO_n_114),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (I_DATA_FIFO_n_83),
        .Q(sig_rd_empty),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(sig_cmd_fifo_data_out),
        .p_7_out(p_7_out),
        .sel(sig_wr_fifo),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_82),
        .D(I_DATA_FIFO_n_83),
        .Q(p_8_out),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_82),
        .D(I_DATA_FIFO_n_97),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_82),
        .D(I_DATA_FIFO_n_96),
        .Q(p_5_out_4),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_82),
        .D(I_DATA_FIFO_n_95),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_82),
        .D(I_DATA_FIFO_n_94),
        .Q(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_82),
        .D(I_DATA_FIFO_n_93),
        .Q(p_6_out[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(I_DATA_FIFO_n_82),
        .D(I_DATA_FIFO_n_92),
        .Q(p_6_out[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ),
        .Q(p_7_out),
        .R(1'b0));
  top_blk_axi_dma_0_0_axi_datamover_sfifo_autord I_DATA_FIFO
       (.D({I_DATA_FIFO_n_92,I_DATA_FIFO_n_93,I_DATA_FIFO_n_94}),
        .DI({I_DATA_FIFO_n_99,I_DATA_FIFO_n_100,I_DATA_FIFO_n_101,I_DATA_FIFO_n_102}),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 (p_0_out),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] (\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (I_DATA_FIFO_n_82),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 (I_DATA_FIFO_n_83),
        .\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ({I_DATA_FIFO_n_95,I_DATA_FIFO_n_96,I_DATA_FIFO_n_97}),
        .\INFERRED_GEN.cnt_i_reg[1] (I_DATA_FIFO_n_114),
        .\INFERRED_GEN.cnt_i_reg[2] (sig_rd_empty),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (I_DATA_FIFO_n_107),
        .Q({\BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg ,I_DATA_FIFO_n_104,I_DATA_FIFO_n_105}),
        .S({I_DATA_FIFO_n_109,I_DATA_FIFO_n_110,I_DATA_FIFO_n_111,I_DATA_FIFO_n_112}),
        .\count_reg[5] ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .\count_reg[7] ({I_DATA_FIFO_n_115,I_DATA_FIFO_n_116,I_DATA_FIFO_n_117}),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_strm_wvalid0__1(mm2s_strm_wvalid0__1),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .p_3_out_3(p_3_out_3),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .\sig_input_dsa_reg_reg[2] (sig_cmd_fifo_data_out),
        .sig_ok_to_post_rd_addr_reg(I_DATA_FIFO_n_106),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .\sig_token_cntr_reg[3] (sig_token_cntr_reg__0),
        .\sig_token_cntr_reg[3]_0 (sig_ok_to_post_rd_addr_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \OMIT_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_107),
        .Q(lsig_cmd_loaded),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h39C6)) 
    g0_b1
       (.I0(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 [0]),
        .I1(\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_MUXFARM_64.sig_cntl_state_64_reg ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0] ),
        .I3(p_6_out[1]),
        .O(g0_b1_n_0));
  LUT6 #(
    .INIT(64'h0F87C3E1F0783C1E)) 
    g0_b2
       (.I0(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 [0]),
        .I1(\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_MUXFARM_64.sig_cntl_state_64_reg ),
        .I2(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 [1]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0] ),
        .I4(p_6_out[1]),
        .I5(p_6_out[2]),
        .O(g0_b2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    g0_b2_i_2
       (.I0(sig_current_dest_align),
        .I1(p_7_out),
        .I2(p_5_out_4),
        .O(\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_MUXFARM_64.sig_cntl_state_64_reg ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(I_DATA_FIFO_n_105),
        .DI({I_DATA_FIFO_n_99,I_DATA_FIFO_n_100,I_DATA_FIFO_n_101,I_DATA_FIFO_n_102}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({I_DATA_FIFO_n_109,I_DATA_FIFO_n_110,I_DATA_FIFO_n_111,I_DATA_FIFO_n_112}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg ,I_DATA_FIFO_n_104}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,I_DATA_FIFO_n_115,I_DATA_FIFO_n_116,I_DATA_FIFO_n_117}));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00110001)) 
    sig_ok_to_post_rd_addr_i_3
       (.I0(sig_token_cntr_reg__0[3]),
        .I1(sig_token_cntr_reg__0[2]),
        .I2(sig_token_cntr_reg__0[0]),
        .I3(sig_token_cntr_reg__0[1]),
        .I4(sig_posted_to_axi_2_reg),
        .O(sig_ok_to_post_rd_addr_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_106),
        .Q(sig_sf_allow_addr_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg__0[0]),
        .O(\sig_token_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000FD55AAAA5D)) 
    \sig_token_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg_reg),
        .I1(sig_token_cntr_reg__0[3]),
        .I2(sig_token_cntr_reg__0[2]),
        .I3(sig_token_cntr_reg__0[0]),
        .I4(sig_token_cntr_reg__0[1]),
        .I5(sig_posted_to_axi_2_reg),
        .O(\sig_token_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF5F00A0F0FA0D0D)) 
    \sig_token_cntr[2]_i_1 
       (.I0(sig_last_mmap_dbeat_reg_reg),
        .I1(sig_token_cntr_reg__0[3]),
        .I2(sig_token_cntr_reg__0[0]),
        .I3(sig_posted_to_axi_2_reg),
        .I4(sig_token_cntr_reg__0[2]),
        .I5(sig_token_cntr_reg__0[1]),
        .O(\sig_token_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555576AAAAAA8A)) 
    \sig_token_cntr[3]_i_1 
       (.I0(sig_last_mmap_dbeat_reg_reg),
        .I1(sig_token_cntr_reg__0[1]),
        .I2(sig_token_cntr_reg__0[3]),
        .I3(sig_token_cntr_reg__0[2]),
        .I4(sig_token_cntr_reg__0[0]),
        .I5(sig_posted_to_axi_2_reg),
        .O(\sig_token_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFCC0003)) 
    \sig_token_cntr[3]_i_2 
       (.I0(sig_posted_to_axi_2_reg),
        .I1(sig_token_cntr_reg__0[0]),
        .I2(sig_last_mmap_dbeat_reg_reg),
        .I3(sig_token_cntr_reg__0[1]),
        .I4(sig_token_cntr_reg__0[3]),
        .I5(sig_token_cntr_reg__0[2]),
        .O(\sig_token_cntr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[0]_i_1_n_0 ),
        .Q(sig_token_cntr_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[1]_i_1_n_0 ),
        .Q(sig_token_cntr_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[2]_i_1_n_0 ),
        .Q(sig_token_cntr_reg__0[2]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[3]_i_2_n_0 ),
        .Q(sig_token_cntr_reg__0[3]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module top_blk_axi_dma_0_0_axi_datamover_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rsc2stat_status,
    sig_rd_sts_slverr_reg0,
    sig_rd_sts_tag_reg0,
    sig_push_rd_sts_reg,
    sig_rd_sts_reg_full0,
    m_axi_mm2s_aclk,
    p_0_in_2,
    sig_rd_sts_decerr_reg0,
    sig_rd_sts_okay_reg0,
    sig_data2rsc_calc_err,
    sig_data2rsc_slverr,
    D);
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [7:0]sig_rsc2stat_status;
  output sig_rd_sts_slverr_reg0;
  input sig_rd_sts_tag_reg0;
  input sig_push_rd_sts_reg;
  input sig_rd_sts_reg_full0;
  input m_axi_mm2s_aclk;
  input p_0_in_2;
  input sig_rd_sts_decerr_reg0;
  input sig_rd_sts_okay_reg0;
  input sig_data2rsc_calc_err;
  input sig_data2rsc_slverr;
  input [3:0]D;

  wire [3:0]D;
  wire m_axi_mm2s_aclk;
  wire p_0_in_2;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_slverr;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rsc2stat_status[5]),
        .R(sig_rd_sts_tag_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_rsc2stat_status[4]),
        .I1(sig_data2rsc_calc_err),
        .O(sig_rd_sts_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rsc2stat_status[4]),
        .R(sig_rd_sts_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_okay_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0),
        .Q(sig_rsc2stat_status[7]),
        .S(sig_rd_sts_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(p_0_in_2),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_tag_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_rsc2stat_status[6]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rsc2stat_status[6]),
        .R(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[0]),
        .Q(sig_rsc2stat_status[0]),
        .R(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[1]),
        .Q(sig_rsc2stat_status[1]),
        .R(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[2]),
        .Q(sig_rsc2stat_status[2]),
        .R(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[3]),
        .Q(sig_rsc2stat_status[3]),
        .R(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module top_blk_axi_dma_0_0_axi_datamover_rddata_cntl
   (\sig_addr_posted_cntr_reg[2]_0 ,
    sig_data2addr_stop_req,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_data2rsc_calc_err,
    sig_data2rsc_slverr,
    sig_init_done,
    sig_wr_fifo,
    p_0_in_2,
    sig_rd_sts_reg_full0,
    sig_rd_sts_okay_reg0,
    sig_rd_sts_decerr_reg0,
    sig_advance_pipe19_out__1,
    DIBDI,
    sig_push_rd_sts_reg,
    mm2s_strm_wvalid0__1,
    m_axi_mm2s_rready,
    sig_halt_cmplt_reg,
    \sig_sstrb_stop_mask_reg[7] ,
    Q,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_mmap_reset_reg_reg,
    sig_s_h_halt_reg_reg,
    m_axi_mm2s_rlast,
    sig_mstr2data_cmd_valid,
    sig_rsc2stat_status_valid,
    sig_inhibit_rdy_n_reg,
    sig_rsc2stat_status,
    sig_rd_sts_slverr_reg0,
    m_axi_mm2s_rvalid,
    out,
    m_axi_mm2s_rresp,
    sig_rsc2data_ready,
    sig_addr2rsc_calc_error,
    sig_addr_reg_empty,
    prmry_in,
    sig_sstrb_stop_mask,
    in,
    sig_posted_to_axi_reg);
  output \sig_addr_posted_cntr_reg[2]_0 ;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_data2rsc_calc_err;
  output sig_data2rsc_slverr;
  output sig_init_done;
  output sig_wr_fifo;
  output p_0_in_2;
  output sig_rd_sts_reg_full0;
  output sig_rd_sts_okay_reg0;
  output sig_rd_sts_decerr_reg0;
  output sig_advance_pipe19_out__1;
  output [10:0]DIBDI;
  output sig_push_rd_sts_reg;
  output mm2s_strm_wvalid0__1;
  output m_axi_mm2s_rready;
  output sig_halt_cmplt_reg;
  output \sig_sstrb_stop_mask_reg[7] ;
  output [3:0]Q;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_s_h_halt_reg_reg;
  input m_axi_mm2s_rlast;
  input sig_mstr2data_cmd_valid;
  input sig_rsc2stat_status_valid;
  input sig_inhibit_rdy_n_reg;
  input [1:0]sig_rsc2stat_status;
  input sig_rd_sts_slverr_reg0;
  input m_axi_mm2s_rvalid;
  input out;
  input [1:0]m_axi_mm2s_rresp;
  input sig_rsc2data_ready;
  input sig_addr2rsc_calc_error;
  input sig_addr_reg_empty;
  input prmry_in;
  input [0:0]sig_sstrb_stop_mask;
  input [28:0]in;
  input sig_posted_to_axi_reg;

  wire [10:0]DIBDI;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire [3:0]Q;
  wire [28:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire mm2s_strm_wvalid0__1;
  wire out;
  wire [4:0]p_0_in;
  wire p_0_in_2;
  wire prmry_in;
  wire sig_addr2rsc_calc_error;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire sig_addr_posted_cntr_eq_0__1;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_addr_reg_empty;
  wire sig_advance_pipe19_out__1;
  wire sig_clr_dqual_reg;
  wire sig_cmd_cmplt_last_dbeat;
  wire [35:0]sig_cmd_fifo_data_out;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_okay_reg_i_1_n_0;
  wire sig_coelsc_slverr_reg0;
  wire sig_coelsc_tag_reg0;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_data2rst_stop_cmplt;
  wire \sig_dbeat_cntr[4]_i_2_n_0 ;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire \sig_dbeat_cntr[7]_i_5_n_0 ;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_good_mmap_dbeat15_out__0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_done;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_ld_new_cmd_reg;
  wire sig_mmap_reset_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [7:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [7:0]sig_next_strt_strb_reg;
  wire [3:0]sig_next_tag_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg17_out;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_s_h_halt_reg_reg;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_sstrb_stop_mask_reg[7] ;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(sig_data2addr_stop_req),
        .O(mm2s_strm_wvalid0__1));
  LUT6 #(
    .INIT(64'h000000000000FE00)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(sig_data2rsc_valid),
        .O(sig_advance_pipe19_out__1));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[1]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[1]),
        .O(DIBDI[1]));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_11 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[0]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[0]),
        .O(DIBDI[0]));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0 
       (.I0(sig_next_sequential_reg),
        .I1(sig_next_eof_reg),
        .I2(m_axi_mm2s_rlast),
        .O(DIBDI[10]));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_addr_posted_cntr_eq_0__1),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(m_axi_mm2s_rlast),
        .O(DIBDI[9]));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_addr_posted_cntr_eq_0__1),
        .I4(m_axi_mm2s_rlast),
        .I5(sig_next_eof_reg),
        .O(DIBDI[8]));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[7]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[7]),
        .O(DIBDI[7]));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[6]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[6]),
        .O(DIBDI[6]));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_6 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[5]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[5]),
        .O(DIBDI[5]));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_7 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[4]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[4]),
        .O(DIBDI[4]));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[3]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[3]),
        .O(DIBDI[3]));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_9 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[2]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[2]),
        .O(DIBDI[2]));
  top_blk_axi_dma_0_0_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,p_0_in}),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .Q(sig_dbeat_cntr_reg__0),
        .SR(sig_clr_dqual_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out({sig_cmd_fifo_data_out[35:32],sig_cmd_fifo_data_out[30:15],sig_cmd_fifo_data_out[3:0]}),
        .ram_full_i_reg(out),
        .sel(sig_wr_fifo),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr[4]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[2]_0 (\sig_dbeat_cntr[7]_i_3_n_0 ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ),
        .sig_good_mmap_dbeat15_out__0(sig_good_mmap_dbeat15_out__0),
        .sig_halt_reg_reg(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg),
        .sig_init_done(sig_init_done),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg17_out(sig_push_dqual_reg17_out),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0010001000000010)) 
    m_axi_mm2s_rready_INST_0
       (.I0(sig_data2rsc_valid),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_addr_posted_cntr_eq_0__1),
        .I4(out),
        .I5(sig_data2addr_stop_req),
        .O(m_axi_mm2s_rready));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_addr_posted_cntr_eq_0__1));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hEA5555A8)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[2]_0 ),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_posted_to_axi_reg),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFA04DFA0)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hCCC8ECCC)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(m_axi_mm2s_rresp[1]),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[0]),
        .I3(sig_data2rsc_decerr),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_data2rsc_calc_err),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_tag_reg0));
  LUT3 #(
    .INIT(8'h15)) 
    sig_coelsc_okay_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .O(sig_coelsc_okay_reg_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    sig_coelsc_okay_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_okay_reg_i_1_n_0),
        .Q(sig_data2rsc_okay),
        .S(sig_coelsc_tag_reg0));
  LUT5 #(
    .INIT(32'hFF2AFF00)) 
    sig_coelsc_reg_full_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_next_calc_error_reg),
        .I3(sig_stream_rst),
        .I4(sig_rsc2data_ready),
        .O(sig_coelsc_tag_reg0));
  LUT4 #(
    .INIT(16'hF444)) 
    sig_coelsc_reg_full_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_good_mmap_dbeat15_out__0),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_next_calc_error_reg),
        .O(sig_push_coelsc_reg));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(m_axi_mm2s_rresp[0]),
        .I1(m_axi_mm2s_rresp[1]),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2rsc_slverr),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[0]),
        .Q(Q[0]),
        .R(sig_coelsc_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[1]),
        .Q(Q[1]),
        .R(sig_coelsc_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[2]),
        .Q(Q[2]),
        .R(sig_coelsc_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[3]),
        .Q(Q[3]),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[4]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .O(\sig_dbeat_cntr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(sig_good_mmap_dbeat15_out__0),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .I5(\sig_dbeat_cntr[7]_i_5_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[5]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_5 
       (.I0(sig_dbeat_cntr_reg__0[7]),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .O(\sig_dbeat_cntr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_push_dqual_reg17_out),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ),
        .Q(sig_first_dbeat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    sig_halt_cmplt_i_1
       (.I0(sig_data2rst_stop_cmplt),
        .I1(sig_data2addr_stop_req),
        .I2(sig_addr2rsc_calc_error),
        .I3(sig_addr_reg_empty),
        .I4(prmry_in),
        .O(sig_halt_cmplt_reg));
  LUT5 #(
    .INIT(32'h8888888A)) 
    sig_halt_cmplt_i_2
       (.I0(sig_halt_reg_dly3),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .O(sig_data2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg),
        .Q(sig_data2addr_stop_req),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    sig_last_dbeat_i_2
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(\sig_dbeat_cntr[7]_i_5_n_0 ),
        .I5(sig_good_mmap_dbeat15_out__0),
        .O(sig_first_dbeat1__0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    sig_last_dbeat_i_4
       (.I0(\sig_dbeat_cntr[7]_i_5_n_0 ),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(sig_good_mmap_dbeat15_out__0),
        .O(sig_last_dbeat__1));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(sig_good_mmap_dbeat15_out__0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(\sig_addr_posted_cntr_reg[2]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[32]),
        .Q(sig_next_eof_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_last_strb_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_last_strb_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_last_strb_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_last_strb_reg[3]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[27]),
        .Q(sig_next_last_strb_reg[4]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[28]),
        .Q(sig_next_last_strb_reg[5]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[29]),
        .Q(sig_next_last_strb_reg[6]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[30]),
        .Q(sig_next_last_strb_reg[7]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[22]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[0]),
        .Q(sig_next_tag_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[1]),
        .Q(sig_next_tag_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[2]),
        .Q(sig_next_tag_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[3]),
        .Q(sig_next_tag_reg[3]),
        .R(sig_clr_dqual_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rsc2stat_status[1]),
        .O(sig_rd_sts_decerr_reg0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    sig_rd_sts_okay_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rsc2stat_status[1]),
        .I2(sig_rsc2stat_status[0]),
        .I3(sig_data2rsc_calc_err),
        .I4(sig_data2rsc_okay),
        .I5(sig_rd_sts_slverr_reg0),
        .O(sig_rd_sts_okay_reg0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_rd_sts_reg_empty_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(p_0_in_2));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_reg_full_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_reg_full_i_3
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_sstrb_stop_mask[7]_i_1 
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_sstrb_stop_mask),
        .O(\sig_sstrb_stop_mask_reg[7] ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module top_blk_axi_dma_0_0_axi_datamover_reset
   (sig_init_reg2_reg,
    prmry_in,
    sig_stream_rst,
    sig_rst2all_stop_request,
    sig_fifo_ainit,
    scndry_out,
    sig_fifo_ainit_0,
    sig_cmd_stat_rst_user,
    SR,
    sig_halt_reg_reg,
    out,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s_axi_lite_aclk,
    sig_halt_reg_reg_0,
    \GEN_ASYNC_RESET.halt_i_reg ,
    sig_mvalid_stop,
    sig_data2addr_stop_req);
  output sig_init_reg2_reg;
  output prmry_in;
  output sig_stream_rst;
  output sig_rst2all_stop_request;
  output sig_fifo_ainit;
  output scndry_out;
  output sig_fifo_ainit_0;
  output sig_cmd_stat_rst_user;
  output [0:0]SR;
  output sig_halt_reg_reg;
  input out;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s_axi_lite_aclk;
  input sig_halt_reg_reg_0;
  input \GEN_ASYNC_RESET.halt_i_reg ;
  input sig_mvalid_stop;
  input sig_data2addr_stop_req;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1_n_0 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1_n_0 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire out;
  wire p_0_out;
  wire p_2_out;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire sig_cmd_stat_rst_user;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_n_0;
  wire sig_data2addr_stop_req;
  wire sig_fifo_ainit;
  wire sig_fifo_ainit_0;
  wire sig_halt_reg_reg;
  wire sig_halt_reg_reg_0;
  wire sig_init_reg2_reg;
  wire sig_mvalid_stop;
  wire sig_rst2all_stop_request;
  wire sig_sec_neg_edge_plus_delay;
  wire sig_secondary_dly1;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_cdc_sync_4 \GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .prmry_in(sig_sec_neg_edge_plus_delay),
        .scndry_out(p_2_out));
  top_blk_axi_dma_0_0_cdc_sync_5 \GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (p_2_out),
        .\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (sig_init_reg2_reg),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .prmry_in(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_n_0),
        .scndry_out(scndry_out),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_halt_cmplt_reg(sig_stream_rst),
        .sig_mvalid_stop(sig_mvalid_stop));
  top_blk_axi_dma_0_0_cdc_sync_6 \GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (sig_init_reg2_reg),
        .prmry_in(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_n_0),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_stream_rst),
        .sig_fifo_ainit(sig_fifo_ainit));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_i_1 
       (.I0(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .I1(sig_init_reg2_reg),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I3(sig_secondary_dly1),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(sig_sec_neg_edge_plus_delay),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(sig_init_reg2_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1 
       (.I0(sig_secondary_dly1),
        .I1(sig_init_reg2_reg),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .O(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1_n_0 ),
        .Q(sig_secondary_dly1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h2022)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1 
       (.I0(sig_secondary_dly1),
        .I1(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I3(sig_init_reg2_reg),
        .O(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1_n_0 ),
        .Q(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg_0),
        .Q(prmry_in),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.halt_i_reg ),
        .Q(sig_rst2all_stop_request),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module top_blk_axi_dma_0_0_axi_datamover_sfifo_autord
   (p_2_out_0,
    DOBDO,
    out,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ,
    sig_tlast_enables,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ,
    D,
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ,
    p_3_out_3,
    DI,
    Q,
    sig_ok_to_post_rd_addr_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ,
    S,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \count_reg[7] ,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_input_accept119_out,
    lsig_cmd_loaded,
    \sig_input_dsa_reg_reg[2] ,
    \sig_token_cntr_reg[3] ,
    \sig_token_cntr_reg[3]_0 ,
    sig_posted_to_axi_2_reg,
    sig_dre_tvalid_i_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    sig_dre2skid_wvalid,
    mm2s_strm_wvalid0__1,
    sig_advance_pipe19_out__1,
    m_axi_mm2s_rvalid,
    \count_reg[5] );
  output [63:0]p_2_out_0;
  output [8:0]DOBDO;
  output out;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  output \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  output [6:0]sig_tlast_enables;
  output \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  output [2:0]D;
  output [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  output p_3_out_3;
  output [3:0]DI;
  output [2:0]Q;
  output sig_ok_to_post_rd_addr_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  output [3:0]S;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [2:0]\count_reg[7] ;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input [63:0]m_axi_mm2s_rdata;
  input [10:0]DIBDI;
  input sig_input_accept119_out;
  input lsig_cmd_loaded;
  input [5:0]\sig_input_dsa_reg_reg[2] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input \sig_token_cntr_reg[3]_0 ;
  input sig_posted_to_axi_2_reg;
  input sig_dre_tvalid_i_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input sig_dre2skid_wvalid;
  input mm2s_strm_wvalid0__1;
  input sig_advance_pipe19_out__1;
  input m_axi_mm2s_rvalid;
  input [6:0]\count_reg[5] ;

  wire \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_106 ;
  wire [2:0]D;
  wire [3:0]DI;
  wire [10:0]DIBDI;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  wire \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  wire [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  wire [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [2:0]Q;
  wire [3:0]S;
  wire [6:0]\count_reg[5] ;
  wire [2:0]\count_reg[7] ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rvalid;
  wire mm2s_strm_wvalid0__1;
  wire out;
  wire [63:0]p_2_out_0;
  wire p_3_out_3;
  wire sig_advance_pipe19_out__1;
  wire sig_dre2skid_wvalid;
  wire sig_dre_tvalid_i_reg;
  wire sig_input_accept119_out;
  wire [5:0]\sig_input_dsa_reg_reg[2] ;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire \sig_token_cntr_reg[3]_0 ;

  top_blk_axi_dma_0_0_sync_fifo_fg \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .DI(DI),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] (\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] (\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .S(S),
        .\count_reg[5] (\count_reg[5] ),
        .\count_reg[7] (\count_reg[7] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(\BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_106 ),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_strm_wvalid0__1(mm2s_strm_wvalid0__1),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .p_3_out_3(p_3_out_3),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .\sig_input_dsa_reg_reg[2] (\sig_input_dsa_reg_reg[2] ),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .\sig_token_cntr_reg[3]_0 (\sig_token_cntr_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_106 ),
        .Q(hold_ff_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module top_blk_axi_dma_0_0_axi_datamover_skid_buf
   (out,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    sig_mvalid_stop,
    sig_sstrb_stop_mask,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    sig_slast_with_stop,
    SR,
    sig_halt_reg_dly3_reg,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_mmap_reset_reg,
    sig_dre2skid_wvalid,
    m_axis_mm2s_tready,
    sig_dre2skid_wlast,
    Q,
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] ,
    \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] ,
    \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] ,
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] ,
    D);
  output out;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output sig_mvalid_stop;
  output [0:0]sig_sstrb_stop_mask;
  output [63:0]m_axis_mm2s_tdata;
  output [7:0]m_axis_mm2s_tkeep;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input sig_slast_with_stop;
  input [0:0]SR;
  input sig_halt_reg_dly3_reg;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input sig_mmap_reset_reg;
  input sig_dre2skid_wvalid;
  input m_axis_mm2s_tready;
  input sig_dre2skid_wlast;
  input [8:0]Q;
  input [8:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ;
  input [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  input [8:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  input [8:0]\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] ;
  input [8:0]\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] ;
  input [8:0]\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] ;
  input [8:0]\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] ;
  input [7:0]D;

  wire [7:0]D;
  wire [8:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ;
  wire [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  wire [8:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire [8:0]\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] ;
  wire [8:0]\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] ;
  wire [8:0]\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] ;
  wire [8:0]\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] ;
  wire [8:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axis_mm2s_tdata;
  wire [7:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire \sig_data_reg_out[63]_i_2_n_0 ;
  wire [63:0]sig_data_skid_mux_out;
  wire [63:0]sig_data_skid_reg;
  wire sig_dre2skid_wlast;
  wire sig_dre2skid_wvalid;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  wire sig_m_valid_dup_i_3_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_mmap_reset_reg;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1_n_0;
  wire sig_mvalid_stop_set;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  wire sig_s_ready_dup_i_2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire [7:0]sig_strb_skid_mux_out;
  wire [7:0]sig_strb_skid_reg;
  wire sig_stream_rst;

  assign m_axis_mm2s_tvalid = sig_m_valid_out;
  assign out = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(Q[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(Q[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(Q[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(sig_data_skid_reg[31]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(sig_data_skid_reg[32]),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(sig_data_skid_reg[33]),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(sig_data_skid_reg[34]),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(sig_data_skid_reg[35]),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(sig_data_skid_reg[36]),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(sig_data_skid_reg[37]),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(sig_data_skid_reg[38]),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(sig_data_skid_reg[39]),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(Q[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(sig_data_skid_reg[40]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(sig_data_skid_reg[41]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(sig_data_skid_reg[42]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(sig_data_skid_reg[43]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(sig_data_skid_reg[44]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(sig_data_skid_reg[45]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(sig_data_skid_reg[46]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(sig_data_skid_reg[47]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(sig_data_skid_reg[48]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(sig_data_skid_reg[49]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(Q[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(sig_data_skid_reg[50]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(sig_data_skid_reg[51]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(sig_data_skid_reg[52]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(sig_data_skid_reg[53]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(sig_data_skid_reg[54]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(sig_data_skid_reg[55]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(sig_data_skid_reg[56]),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(sig_data_skid_reg[57]),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(sig_data_skid_reg[58]),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(sig_data_skid_reg[59]),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(Q[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(sig_data_skid_reg[60]),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(sig_data_skid_reg[61]),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(sig_data_skid_reg[62]),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[62]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[63]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .O(\sig_data_reg_out[63]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[63]_i_3 
       (.I0(sig_data_skid_reg[63]),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(Q[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(Q[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axis_mm2s_tdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axis_mm2s_tdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axis_mm2s_tdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axis_mm2s_tdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axis_mm2s_tdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axis_mm2s_tdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axis_mm2s_tdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axis_mm2s_tdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axis_mm2s_tdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axis_mm2s_tdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axis_mm2s_tdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axis_mm2s_tdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axis_mm2s_tdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axis_mm2s_tdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axis_mm2s_tdata[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axis_mm2s_tdata[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axis_mm2s_tdata[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axis_mm2s_tdata[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axis_mm2s_tdata[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axis_mm2s_tdata[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axis_mm2s_tdata[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axis_mm2s_tdata[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axis_mm2s_tdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axis_mm2s_tdata[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axis_mm2s_tdata[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axis_mm2s_tdata[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axis_mm2s_tdata[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axis_mm2s_tdata[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axis_mm2s_tdata[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axis_mm2s_tdata[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axis_mm2s_tdata[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axis_mm2s_tdata[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axis_mm2s_tdata[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axis_mm2s_tdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axis_mm2s_tdata[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axis_mm2s_tdata[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axis_mm2s_tdata[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axis_mm2s_tdata[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axis_mm2s_tdata[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axis_mm2s_tdata[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axis_mm2s_tdata[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axis_mm2s_tdata[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axis_mm2s_tdata[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axis_mm2s_tdata[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axis_mm2s_tdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axis_mm2s_tdata[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axis_mm2s_tdata[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axis_mm2s_tdata[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axis_mm2s_tdata[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axis_mm2s_tdata[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axis_mm2s_tdata[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axis_mm2s_tdata[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axis_mm2s_tdata[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axis_mm2s_tdata[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axis_mm2s_tdata[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axis_mm2s_tdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axis_mm2s_tdata[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axis_mm2s_tdata[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axis_mm2s_tdata[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axis_mm2s_tdata[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axis_mm2s_tdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axis_mm2s_tdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axis_mm2s_tdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axis_mm2s_tdata[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [2]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [3]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [4]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [5]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [6]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [7]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [0]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [1]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [2]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [3]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [4]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [5]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [6]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [7]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [0]),
        .Q(sig_data_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [1]),
        .Q(sig_data_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [2]),
        .Q(sig_data_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [3]),
        .Q(sig_data_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [4]),
        .Q(sig_data_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [5]),
        .Q(sig_data_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [6]),
        .Q(sig_data_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [7]),
        .Q(sig_data_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [0]),
        .Q(sig_data_skid_reg[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [1]),
        .Q(sig_data_skid_reg[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [2]),
        .Q(sig_data_skid_reg[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [3]),
        .Q(sig_data_skid_reg[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [4]),
        .Q(sig_data_skid_reg[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [5]),
        .Q(sig_data_skid_reg[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [6]),
        .Q(sig_data_skid_reg[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [7]),
        .Q(sig_data_skid_reg[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [0]),
        .Q(sig_data_skid_reg[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [1]),
        .Q(sig_data_skid_reg[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [2]),
        .Q(sig_data_skid_reg[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [3]),
        .Q(sig_data_skid_reg[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [4]),
        .Q(sig_data_skid_reg[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [5]),
        .Q(sig_data_skid_reg[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [6]),
        .Q(sig_data_skid_reg[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [7]),
        .Q(sig_data_skid_reg[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [0]),
        .Q(sig_data_skid_reg[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [1]),
        .Q(sig_data_skid_reg[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [2]),
        .Q(sig_data_skid_reg[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [3]),
        .Q(sig_data_skid_reg[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [4]),
        .Q(sig_data_skid_reg[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [5]),
        .Q(sig_data_skid_reg[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [6]),
        .Q(sig_data_skid_reg[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [7]),
        .Q(sig_data_skid_reg[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [0]),
        .Q(sig_data_skid_reg[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [1]),
        .Q(sig_data_skid_reg[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [2]),
        .Q(sig_data_skid_reg[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [3]),
        .Q(sig_data_skid_reg[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [4]),
        .Q(sig_data_skid_reg[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [5]),
        .Q(sig_data_skid_reg[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [6]),
        .Q(sig_data_skid_reg[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [7]),
        .Q(sig_data_skid_reg[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [0]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [1]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFE0)) 
    sig_last_reg_out_i_1
       (.I0(sig_dre2skid_wlast),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h00010000)) 
    sig_m_valid_dup_i_1
       (.I0(sig_mvalid_stop_set),
        .I1(sig_stream_rst),
        .I2(sig_mmap_reset_reg),
        .I3(sig_mvalid_stop),
        .I4(sig_m_valid_dup_i_3_n_0),
        .O(sig_m_valid_dup_i_1_n_0));
  LUT5 #(
    .INIT(32'h88A8CCCC)) 
    sig_m_valid_dup_i_2
       (.I0(m_axis_mm2s_tready),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_halt_reg_dly2),
        .I3(sig_halt_reg_dly3),
        .I4(sig_m_valid_dup),
        .O(sig_mvalid_stop_set));
  LUT4 #(
    .INIT(16'hBFAA)) 
    sig_m_valid_dup_i_3
       (.I0(sig_dre2skid_wvalid),
        .I1(m_axis_mm2s_tready),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .O(sig_m_valid_dup_i_3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF205500)) 
    sig_mvalid_stop_reg_i_1
       (.I0(sig_m_valid_dup),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_reg_dly2),
        .I3(sig_sstrb_stop_mask),
        .I4(m_axis_mm2s_tready),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1_n_0),
        .Q(sig_mvalid_stop),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h10100010)) 
    sig_s_ready_dup_i_1
       (.I0(sig_stream_rst),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_s_ready_dup_i_2_n_0),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .O(sig_s_ready_dup_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_2
       (.I0(sig_mmap_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(sig_dre2skid_wvalid),
        .I4(m_axis_mm2s_tready),
        .O(sig_s_ready_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sstrb_stop_mask_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly3_reg),
        .Q(sig_sstrb_stop_mask),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hFCAA)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(sig_strb_skid_reg[0]),
        .I1(Q[8]),
        .I2(sig_sstrb_stop_mask),
        .I3(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[0]));
  LUT4 #(
    .INIT(16'hFCAA)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(sig_strb_skid_reg[1]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] [8]),
        .I2(sig_sstrb_stop_mask),
        .I3(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[1]));
  LUT4 #(
    .INIT(16'hFCAA)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(sig_strb_skid_reg[2]),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] [8]),
        .I2(sig_sstrb_stop_mask),
        .I3(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[2]));
  LUT4 #(
    .INIT(16'hFCAA)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(sig_strb_skid_reg[3]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [8]),
        .I2(sig_sstrb_stop_mask),
        .I3(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[3]));
  LUT4 #(
    .INIT(16'hFCAA)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(sig_strb_skid_reg[4]),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] [8]),
        .I2(sig_sstrb_stop_mask),
        .I3(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[4]));
  LUT4 #(
    .INIT(16'hFCAA)) 
    \sig_strb_reg_out[5]_i_1 
       (.I0(sig_strb_skid_reg[5]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] [8]),
        .I2(sig_sstrb_stop_mask),
        .I3(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[5]));
  LUT4 #(
    .INIT(16'hFCAA)) 
    \sig_strb_reg_out[6]_i_1 
       (.I0(sig_strb_skid_reg[6]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] [8]),
        .I2(sig_sstrb_stop_mask),
        .I3(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[6]));
  LUT4 #(
    .INIT(16'hFCAA)) 
    \sig_strb_reg_out[7]_i_1 
       (.I0(sig_strb_skid_reg[7]),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] [8]),
        .I2(sig_sstrb_stop_mask),
        .I3(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[7]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_axis_mm2s_tkeep[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_axis_mm2s_tkeep[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_strb_skid_mux_out[2]),
        .Q(m_axis_mm2s_tkeep[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_strb_skid_mux_out[3]),
        .Q(m_axis_mm2s_tkeep[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_strb_skid_mux_out[4]),
        .Q(m_axis_mm2s_tkeep[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_strb_skid_mux_out[5]),
        .Q(m_axis_mm2s_tkeep[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_strb_skid_mux_out[6]),
        .Q(m_axis_mm2s_tkeep[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_data_reg_out[63]_i_2_n_0 ),
        .D(sig_strb_skid_mux_out[7]),
        .Q(m_axis_mm2s_tkeep[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_strb_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_strb_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_strb_skid_reg[7]),
        .R(sig_stream_rst));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_ENABLE_MULTI_CHANNEL = "0" *) (* C_FAMILY = "zynq" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_DRE = "1" *) (* C_INCLUDE_MM2S_SF = "1" *) 
(* C_INCLUDE_S2MM = "0" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "0" *) (* C_INSTANCE = "axi_dma" *) (* C_MICRO_DMA = "0" *) 
(* C_MM2S_BURST_SIZE = "32" *) (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) (* C_M_AXIS_MM2S_TDATA_WIDTH = "64" *) 
(* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_M_AXI_MM2S_DATA_WIDTH = "64" *) (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
(* C_M_AXI_S2MM_DATA_WIDTH = "32" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
(* C_NUM_MM2S_CHANNELS = "1" *) (* C_NUM_S2MM_CHANNELS = "1" *) (* C_PRMRY_IS_ACLK_ASYNC = "1" *) 
(* C_S2MM_BURST_SIZE = "16" *) (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) (* C_SG_LENGTH_WIDTH = "22" *) 
(* C_SG_USE_STSAPP_LENGTH = "0" *) (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
(* C_S_AXI_LITE_ADDR_WIDTH = "10" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) (* ORIG_REF_NAME = "axi_dma" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module top_blk_axi_dma_0_0_axi_dma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awuser,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_aruser,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tid,
    m_axis_mm2s_tdest,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tid,
    s_axis_s2mm_tdest,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [9:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [9:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  output [3:0]m_axi_sg_awuser;
  output m_axi_sg_awvalid;
  input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_wvalid;
  input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_bvalid;
  output m_axi_sg_bready;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output [3:0]m_axi_sg_aruser;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [63:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [63:0]m_axis_mm2s_tdata;
  output [7:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [3:0]m_axis_mm2s_tuser;
  output [4:0]m_axis_mm2s_tid;
  output [4:0]m_axis_mm2s_tdest;
  output mm2s_cntrl_reset_out_n;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tuser;
  input [4:0]s_axis_s2mm_tid;
  input [4:0]s_axis_s2mm_tdest;
  output s2mm_sts_reset_out_n;
  input [31:0]s_axis_s2mm_sts_tdata;
  input [3:0]s_axis_s2mm_sts_tkeep;
  input s_axis_s2mm_sts_tvalid;
  output s_axis_s2mm_sts_tready;
  input s_axis_s2mm_sts_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire \<const0> ;
  wire \<const1> ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/cmnds_queued ;
  wire [1:0]\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/smpl_cs ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/smpl_ns0__2 ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1 ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/p_0_out ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_13 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_14 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_15 ;
  wire I_AXI_DMA_REG_MODULE_n_10;
  wire I_AXI_DMA_REG_MODULE_n_6;
  wire I_AXI_DMA_REG_MODULE_n_67;
  wire I_AXI_DMA_REG_MODULE_n_69;
  wire I_AXI_DMA_REG_MODULE_n_7;
  wire I_AXI_DMA_REG_MODULE_n_8;
  wire I_PRMRY_DATAMOVER_n_0;
  wire I_PRMRY_DATAMOVER_n_12;
  wire I_RST_MODULE_n_10;
  wire I_RST_MODULE_n_12;
  wire I_RST_MODULE_n_13;
  wire I_RST_MODULE_n_14;
  wire I_RST_MODULE_n_15;
  wire [4:0]\^axi_dma_tstvec ;
  wire axi_lite_reset_n;
  wire axi_resetn;
  wire dm_mm2s_scndry_resetn;
  wire dma_mm2s_error;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire m_axi_mm2s_aresetn;
  wire [4:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:0]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_sg_aresetn;
  wire m_axi_sg_hrdresetn;
  wire [63:0]m_axis_mm2s_tdata;
  wire [7:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_cntrl_reset_out_n;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire [21:0]mm2s_length;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_prmry_resetn;
  wire [31:0]mm2s_sa;
  wire mm2s_stop_i;
  wire p_10_out;
  wire p_11_out;
  wire p_16_out;
  wire p_2_out;
  wire [63:0]p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire soft_reset;
  wire soft_reset_clr;

  assign axi_dma_tstvec[31] = \<const0> ;
  assign axi_dma_tstvec[30] = \<const0> ;
  assign axi_dma_tstvec[29] = \<const0> ;
  assign axi_dma_tstvec[28] = \<const0> ;
  assign axi_dma_tstvec[27] = \<const0> ;
  assign axi_dma_tstvec[26] = \<const0> ;
  assign axi_dma_tstvec[25] = \<const0> ;
  assign axi_dma_tstvec[24] = \<const0> ;
  assign axi_dma_tstvec[23] = \<const0> ;
  assign axi_dma_tstvec[22] = \<const0> ;
  assign axi_dma_tstvec[21] = \<const0> ;
  assign axi_dma_tstvec[20] = \<const0> ;
  assign axi_dma_tstvec[19] = \<const0> ;
  assign axi_dma_tstvec[18] = \<const0> ;
  assign axi_dma_tstvec[17] = \<const0> ;
  assign axi_dma_tstvec[16] = \<const0> ;
  assign axi_dma_tstvec[15] = \<const0> ;
  assign axi_dma_tstvec[14] = \<const0> ;
  assign axi_dma_tstvec[13] = \<const0> ;
  assign axi_dma_tstvec[12] = \<const0> ;
  assign axi_dma_tstvec[11] = \<const0> ;
  assign axi_dma_tstvec[10] = \<const0> ;
  assign axi_dma_tstvec[9] = \<const0> ;
  assign axi_dma_tstvec[8] = \<const0> ;
  assign axi_dma_tstvec[7] = \<const0> ;
  assign axi_dma_tstvec[6] = \<const0> ;
  assign axi_dma_tstvec[5] = \<const0> ;
  assign axi_dma_tstvec[4] = \^axi_dma_tstvec [4];
  assign axi_dma_tstvec[3] = \<const0> ;
  assign axi_dma_tstvec[2] = \<const0> ;
  assign axi_dma_tstvec[1:0] = \^axi_dma_tstvec [1:0];
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4:0] = \^m_axi_mm2s_arlen [4:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1:0] = \^m_axi_mm2s_arsize [1:0];
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_s2mm_awaddr[31] = \<const0> ;
  assign m_axi_s2mm_awaddr[30] = \<const0> ;
  assign m_axi_s2mm_awaddr[29] = \<const0> ;
  assign m_axi_s2mm_awaddr[28] = \<const0> ;
  assign m_axi_s2mm_awaddr[27] = \<const0> ;
  assign m_axi_s2mm_awaddr[26] = \<const0> ;
  assign m_axi_s2mm_awaddr[25] = \<const0> ;
  assign m_axi_s2mm_awaddr[24] = \<const0> ;
  assign m_axi_s2mm_awaddr[23] = \<const0> ;
  assign m_axi_s2mm_awaddr[22] = \<const0> ;
  assign m_axi_s2mm_awaddr[21] = \<const0> ;
  assign m_axi_s2mm_awaddr[20] = \<const0> ;
  assign m_axi_s2mm_awaddr[19] = \<const0> ;
  assign m_axi_s2mm_awaddr[18] = \<const0> ;
  assign m_axi_s2mm_awaddr[17] = \<const0> ;
  assign m_axi_s2mm_awaddr[16] = \<const0> ;
  assign m_axi_s2mm_awaddr[15] = \<const0> ;
  assign m_axi_s2mm_awaddr[14] = \<const0> ;
  assign m_axi_s2mm_awaddr[13] = \<const0> ;
  assign m_axi_s2mm_awaddr[12] = \<const0> ;
  assign m_axi_s2mm_awaddr[11] = \<const0> ;
  assign m_axi_s2mm_awaddr[10] = \<const0> ;
  assign m_axi_s2mm_awaddr[9] = \<const0> ;
  assign m_axi_s2mm_awaddr[8] = \<const0> ;
  assign m_axi_s2mm_awaddr[7] = \<const0> ;
  assign m_axi_s2mm_awaddr[6] = \<const0> ;
  assign m_axi_s2mm_awaddr[5] = \<const0> ;
  assign m_axi_s2mm_awaddr[4] = \<const0> ;
  assign m_axi_s2mm_awaddr[3] = \<const0> ;
  assign m_axi_s2mm_awaddr[2] = \<const0> ;
  assign m_axi_s2mm_awaddr[1] = \<const0> ;
  assign m_axi_s2mm_awaddr[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \<const0> ;
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const0> ;
  assign m_axi_s2mm_awcache[0] = \<const0> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3] = \<const0> ;
  assign m_axi_s2mm_awlen[2] = \<const0> ;
  assign m_axi_s2mm_awlen[1] = \<const0> ;
  assign m_axi_s2mm_awlen[0] = \<const0> ;
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \<const0> ;
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awuser[3] = \<const0> ;
  assign m_axi_s2mm_awuser[2] = \<const0> ;
  assign m_axi_s2mm_awuser[1] = \<const0> ;
  assign m_axi_s2mm_awuser[0] = \<const0> ;
  assign m_axi_s2mm_awvalid = \<const0> ;
  assign m_axi_s2mm_bready = \<const0> ;
  assign m_axi_s2mm_wdata[31] = \<const0> ;
  assign m_axi_s2mm_wdata[30] = \<const0> ;
  assign m_axi_s2mm_wdata[29] = \<const0> ;
  assign m_axi_s2mm_wdata[28] = \<const0> ;
  assign m_axi_s2mm_wdata[27] = \<const0> ;
  assign m_axi_s2mm_wdata[26] = \<const0> ;
  assign m_axi_s2mm_wdata[25] = \<const0> ;
  assign m_axi_s2mm_wdata[24] = \<const0> ;
  assign m_axi_s2mm_wdata[23] = \<const0> ;
  assign m_axi_s2mm_wdata[22] = \<const0> ;
  assign m_axi_s2mm_wdata[21] = \<const0> ;
  assign m_axi_s2mm_wdata[20] = \<const0> ;
  assign m_axi_s2mm_wdata[19] = \<const0> ;
  assign m_axi_s2mm_wdata[18] = \<const0> ;
  assign m_axi_s2mm_wdata[17] = \<const0> ;
  assign m_axi_s2mm_wdata[16] = \<const0> ;
  assign m_axi_s2mm_wdata[15] = \<const0> ;
  assign m_axi_s2mm_wdata[14] = \<const0> ;
  assign m_axi_s2mm_wdata[13] = \<const0> ;
  assign m_axi_s2mm_wdata[12] = \<const0> ;
  assign m_axi_s2mm_wdata[11] = \<const0> ;
  assign m_axi_s2mm_wdata[10] = \<const0> ;
  assign m_axi_s2mm_wdata[9] = \<const0> ;
  assign m_axi_s2mm_wdata[8] = \<const0> ;
  assign m_axi_s2mm_wdata[7] = \<const0> ;
  assign m_axi_s2mm_wdata[6] = \<const0> ;
  assign m_axi_s2mm_wdata[5] = \<const0> ;
  assign m_axi_s2mm_wdata[4] = \<const0> ;
  assign m_axi_s2mm_wdata[3] = \<const0> ;
  assign m_axi_s2mm_wdata[2] = \<const0> ;
  assign m_axi_s2mm_wdata[1] = \<const0> ;
  assign m_axi_s2mm_wdata[0] = \<const0> ;
  assign m_axi_s2mm_wlast = \<const0> ;
  assign m_axi_s2mm_wstrb[3] = \<const0> ;
  assign m_axi_s2mm_wstrb[2] = \<const0> ;
  assign m_axi_s2mm_wstrb[1] = \<const0> ;
  assign m_axi_s2mm_wstrb[0] = \<const0> ;
  assign m_axi_s2mm_wvalid = \<const0> ;
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_aruser[3] = \<const0> ;
  assign m_axi_sg_aruser[2] = \<const0> ;
  assign m_axi_sg_aruser[1] = \<const0> ;
  assign m_axi_sg_aruser[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_awaddr[31] = \<const0> ;
  assign m_axi_sg_awaddr[30] = \<const0> ;
  assign m_axi_sg_awaddr[29] = \<const0> ;
  assign m_axi_sg_awaddr[28] = \<const0> ;
  assign m_axi_sg_awaddr[27] = \<const0> ;
  assign m_axi_sg_awaddr[26] = \<const0> ;
  assign m_axi_sg_awaddr[25] = \<const0> ;
  assign m_axi_sg_awaddr[24] = \<const0> ;
  assign m_axi_sg_awaddr[23] = \<const0> ;
  assign m_axi_sg_awaddr[22] = \<const0> ;
  assign m_axi_sg_awaddr[21] = \<const0> ;
  assign m_axi_sg_awaddr[20] = \<const0> ;
  assign m_axi_sg_awaddr[19] = \<const0> ;
  assign m_axi_sg_awaddr[18] = \<const0> ;
  assign m_axi_sg_awaddr[17] = \<const0> ;
  assign m_axi_sg_awaddr[16] = \<const0> ;
  assign m_axi_sg_awaddr[15] = \<const0> ;
  assign m_axi_sg_awaddr[14] = \<const0> ;
  assign m_axi_sg_awaddr[13] = \<const0> ;
  assign m_axi_sg_awaddr[12] = \<const0> ;
  assign m_axi_sg_awaddr[11] = \<const0> ;
  assign m_axi_sg_awaddr[10] = \<const0> ;
  assign m_axi_sg_awaddr[9] = \<const0> ;
  assign m_axi_sg_awaddr[8] = \<const0> ;
  assign m_axi_sg_awaddr[7] = \<const0> ;
  assign m_axi_sg_awaddr[6] = \<const0> ;
  assign m_axi_sg_awaddr[5] = \<const0> ;
  assign m_axi_sg_awaddr[4] = \<const0> ;
  assign m_axi_sg_awaddr[3] = \<const0> ;
  assign m_axi_sg_awaddr[2] = \<const0> ;
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \<const0> ;
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const0> ;
  assign m_axi_sg_awcache[0] = \<const0> ;
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \<const0> ;
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \<const0> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \<const0> ;
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_awuser[3] = \<const0> ;
  assign m_axi_sg_awuser[2] = \<const0> ;
  assign m_axi_sg_awuser[1] = \<const0> ;
  assign m_axi_sg_awuser[0] = \<const0> ;
  assign m_axi_sg_awvalid = \<const0> ;
  assign m_axi_sg_bready = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign m_axi_sg_wdata[31] = \<const0> ;
  assign m_axi_sg_wdata[30] = \<const0> ;
  assign m_axi_sg_wdata[29] = \<const0> ;
  assign m_axi_sg_wdata[28] = \<const0> ;
  assign m_axi_sg_wdata[27] = \<const0> ;
  assign m_axi_sg_wdata[26] = \<const0> ;
  assign m_axi_sg_wdata[25] = \<const0> ;
  assign m_axi_sg_wdata[24] = \<const0> ;
  assign m_axi_sg_wdata[23] = \<const0> ;
  assign m_axi_sg_wdata[22] = \<const0> ;
  assign m_axi_sg_wdata[21] = \<const0> ;
  assign m_axi_sg_wdata[20] = \<const0> ;
  assign m_axi_sg_wdata[19] = \<const0> ;
  assign m_axi_sg_wdata[18] = \<const0> ;
  assign m_axi_sg_wdata[17] = \<const0> ;
  assign m_axi_sg_wdata[16] = \<const0> ;
  assign m_axi_sg_wdata[15] = \<const0> ;
  assign m_axi_sg_wdata[14] = \<const0> ;
  assign m_axi_sg_wdata[13] = \<const0> ;
  assign m_axi_sg_wdata[12] = \<const0> ;
  assign m_axi_sg_wdata[11] = \<const0> ;
  assign m_axi_sg_wdata[10] = \<const0> ;
  assign m_axi_sg_wdata[9] = \<const0> ;
  assign m_axi_sg_wdata[8] = \<const0> ;
  assign m_axi_sg_wdata[7] = \<const0> ;
  assign m_axi_sg_wdata[6] = \<const0> ;
  assign m_axi_sg_wdata[5] = \<const0> ;
  assign m_axi_sg_wdata[4] = \<const0> ;
  assign m_axi_sg_wdata[3] = \<const0> ;
  assign m_axi_sg_wdata[2] = \<const0> ;
  assign m_axi_sg_wdata[1] = \<const0> ;
  assign m_axi_sg_wdata[0] = \<const0> ;
  assign m_axi_sg_wlast = \<const0> ;
  assign m_axi_sg_wstrb[3] = \<const0> ;
  assign m_axi_sg_wstrb[2] = \<const0> ;
  assign m_axi_sg_wstrb[1] = \<const0> ;
  assign m_axi_sg_wstrb[0] = \<const0> ;
  assign m_axi_sg_wvalid = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[31] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[30] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[29] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[28] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[27] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[26] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[25] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[24] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[23] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[22] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[21] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[20] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[19] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[18] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[17] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[16] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[15] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[14] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[13] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[12] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[11] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[10] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[9] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[8] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[7] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[6] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[5] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[4] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tlast = \<const0> ;
  assign m_axis_mm2s_cntrl_tvalid = \<const0> ;
  assign m_axis_mm2s_tdest[4] = \<const0> ;
  assign m_axis_mm2s_tdest[3] = \<const0> ;
  assign m_axis_mm2s_tdest[2] = \<const0> ;
  assign m_axis_mm2s_tdest[1] = \<const0> ;
  assign m_axis_mm2s_tdest[0] = \<const0> ;
  assign m_axis_mm2s_tid[4] = \<const0> ;
  assign m_axis_mm2s_tid[3] = \<const0> ;
  assign m_axis_mm2s_tid[2] = \<const0> ;
  assign m_axis_mm2s_tid[1] = \<const0> ;
  assign m_axis_mm2s_tid[0] = \<const0> ;
  assign m_axis_mm2s_tuser[3] = \<const0> ;
  assign m_axis_mm2s_tuser[2] = \<const0> ;
  assign m_axis_mm2s_tuser[1] = \<const0> ;
  assign m_axis_mm2s_tuser[0] = \<const0> ;
  assign s2mm_introut = \<const0> ;
  assign s2mm_prmry_reset_out_n = \<const1> ;
  assign s2mm_sts_reset_out_n = \<const1> ;
  assign s_axi_lite_awready = s_axi_lite_wready;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axis_s2mm_sts_tready = \<const0> ;
  assign s_axis_s2mm_tready = \<const0> ;
  GND GND
       (.G(\<const0> ));
  top_blk_axi_dma_0_0_axi_dma_mm2s_mngr \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR 
       (.\GEN_ASYNC_RESET.scndry_resetn_reg (I_RST_MODULE_n_10),
        .\GEN_CMD_BTT_LESS_23.cmnd_wr_i_reg (I_PRMRY_DATAMOVER_n_12),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] (mm2s_length),
        .Q(mm2s_sa),
        .all_is_idle_d1(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1 ),
        .axi_dma_tstvec(\^axi_dma_tstvec [4]),
        .cmnds_queued(\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/cmnds_queued ),
        .dma_decerr_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_14 ),
        .dma_decerr_reg_0(I_AXI_DMA_REG_MODULE_n_8),
        .dma_interr_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_15 ),
        .dma_interr_reg_0(I_AXI_DMA_REG_MODULE_n_6),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_slverr_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_13 ),
        .dma_slverr_reg_0(I_AXI_DMA_REG_MODULE_n_7),
        .\dmacr_i_reg[0] (I_AXI_DMA_REG_MODULE_n_10),
        .\dmacr_i_reg[3] (I_AXI_DMA_REG_MODULE_n_67),
        .\gv.ram_valid_d1_reg (I_PRMRY_DATAMOVER_n_0),
        .halted_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12 ),
        .hold_ff_q(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_halted_set0(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .mm2s_stop_i(mm2s_stop_i),
        .out(m_axi_sg_aresetn),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_16_out(p_16_out),
        .p_2_out(p_2_out),
        .p_3_out({p_3_out[63:31],p_3_out[23],p_3_out[21:0]}),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .prmry_in(mm2s_halt_cmplt),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/p_0_out ),
        .smpl_cs(\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/smpl_cs ),
        .smpl_ns0__2(\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/smpl_ns0__2 ),
        .soft_reset(soft_reset));
  top_blk_axi_dma_0_0_axi_dma_sofeof_gen \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RST_MODULE_n_14),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (I_RST_MODULE_n_10),
        .axi_dma_tstvec(\^axi_dma_tstvec [1:0]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .out(mm2s_prmry_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_axi_dma_reg_module I_AXI_DMA_REG_MODULE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RST_MODULE_n_12),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (axi_lite_reset_n),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (m_axi_sg_hrdresetn),
        .\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg (I_AXI_DMA_REG_MODULE_n_10),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (I_RST_MODULE_n_10),
        .\GEN_ASYNC_WRITE.bvalid_i_reg (\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to ),
        .\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] (mm2s_length),
        .\GEN_CMD_BTT_LESS_23.cmnd_data_reg[23] (I_AXI_DMA_REG_MODULE_n_67),
        .Q(mm2s_sa),
        .SR(I_RST_MODULE_n_13),
        .all_is_idle_d1(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1 ),
        .axi_dma_tstvec(\^axi_dma_tstvec [4]),
        .cmnds_queued(\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/cmnds_queued ),
        .dma_mm2s_error(dma_mm2s_error),
        .error_d1_reg(I_AXI_DMA_REG_MODULE_n_6),
        .error_d1_reg_0(I_AXI_DMA_REG_MODULE_n_7),
        .error_d1_reg_1(I_AXI_DMA_REG_MODULE_n_8),
        .mm2s_decerr_i_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_14 ),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_halted_clr_reg(mm2s_dmacr),
        .mm2s_halted_clr_reg_0(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12 ),
        .mm2s_halted_set0(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ),
        .mm2s_interr_i_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_15 ),
        .mm2s_introut(mm2s_introut),
        .mm2s_slverr_i_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_13 ),
        .mm2s_stop_i(mm2s_stop_i),
        .out(m_axi_sg_aresetn),
        .p_11_out(p_11_out),
        .p_16_out(p_16_out),
        .rdy_to2(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[6:2]),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_out(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/p_0_out ),
        .smpl_cs(\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/smpl_cs ),
        .smpl_ns0__2(\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/smpl_ns0__2 ),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ),
        .soft_reset_re_reg(I_AXI_DMA_REG_MODULE_n_69));
  top_blk_axi_dma_0_0_axi_datamover I_PRMRY_DATAMOVER
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (dm_mm2s_scndry_resetn),
        .\GEN_ASYNC_RESET.halt_i_reg (I_RST_MODULE_n_15),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (I_PRMRY_DATAMOVER_n_12),
        .hold_ff_q(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .hold_ff_q_reg(I_PRMRY_DATAMOVER_n_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .out(m_axi_mm2s_aresetn),
        .p_10_out(p_10_out),
        .p_2_out(p_2_out),
        .p_3_out({p_3_out[63:31],p_3_out[23],p_3_out[21:0]}),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .prmry_in(mm2s_halt_cmplt),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ));
  top_blk_axi_dma_0_0_axi_dma_rst_module I_RST_MODULE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to ),
        .\GEN_ASYNC_READ.arready_d12_reg (I_RST_MODULE_n_12),
        .\GEN_ASYNC_RESET.scndry_resetn_i_reg (dm_mm2s_scndry_resetn),
        .\GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg (axi_lite_reset_n),
        .\GEN_FOR_ASYNC.p_last_d1_reg (I_RST_MODULE_n_14),
        .\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0 (m_axi_sg_hrdresetn),
        .SR(I_RST_MODULE_n_13),
        .axi_resetn(axi_resetn),
        .\dmacr_i_reg[0] (I_AXI_DMA_REG_MODULE_n_10),
        .\dmacr_i_reg[2] (I_AXI_DMA_REG_MODULE_n_69),
        .error_d1_reg(I_RST_MODULE_n_10),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_prmry_reset_out_n_0(mm2s_prmry_resetn),
        .mm2s_prmry_reset_out_n_1(m_axi_mm2s_aresetn),
        .out(m_axi_sg_aresetn),
        .p_11_out(p_11_out),
        .prmry_in(mm2s_halt_cmplt),
        .rdy_to2(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_15),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_dma_lite_if" *) 
module top_blk_axi_dma_0_0_axi_dma_lite_if
   (s_axi_lite_arready,
    s_axi_lite_rvalid,
    s_axi_lite_bvalid,
    \dmacr_i_reg[16] ,
    p_2_out,
    p_3_out,
    scndry_vect_out,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ,
    \GEN_ASYNC_WRITE.bvalid_i_reg_0 ,
    \dmacr_i_reg[2] ,
    s_axi_lite_wready,
    s_axi_lite_rdata,
    E,
    p_0_in1_in,
    rdy_to2,
    s_axi_lite_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s_axi_lite_arvalid,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    out,
    D,
    Q,
    \dmacr_i_reg[31] ,
    \dmacr_i_reg[23] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[21] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[20] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[19] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[18] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[17] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[16] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[15] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[13] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[6] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[5] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[3] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[2] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[1] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    s_axi_lite_bready,
    \dmacr_i_reg[2]_0 ,
    soft_reset_clr,
    s_axi_lite_rready,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr);
  output s_axi_lite_arready;
  output s_axi_lite_rvalid;
  output s_axi_lite_bvalid;
  output [0:0]\dmacr_i_reg[16] ;
  output [1:0]p_2_out;
  output p_3_out;
  output [31:0]scndry_vect_out;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ;
  output \GEN_ASYNC_WRITE.bvalid_i_reg_0 ;
  output \dmacr_i_reg[2] ;
  output s_axi_lite_wready;
  output [31:0]s_axi_lite_rdata;
  output [0:0]E;
  output p_0_in1_in;
  input rdy_to2;
  input s_axi_lite_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s_axi_lite_arvalid;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input out;
  input [3:0]D;
  input [15:0]Q;
  input [7:0]\dmacr_i_reg[31] ;
  input [1:0]\dmacr_i_reg[23] ;
  input \GEN_REG_FOR_SMPL.buffer_length_i_reg[21] ;
  input \GEN_REG_FOR_SMPL.buffer_length_i_reg[20] ;
  input \GEN_REG_FOR_SMPL.buffer_length_i_reg[19] ;
  input \GEN_REG_FOR_SMPL.buffer_length_i_reg[18] ;
  input \GEN_REG_FOR_SMPL.buffer_length_i_reg[17] ;
  input \GEN_REG_FOR_SMPL.buffer_length_i_reg[16] ;
  input [5:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[15] ;
  input \GEN_REG_FOR_SMPL.buffer_length_i_reg[13] ;
  input \GEN_REG_FOR_SMPL.buffer_length_i_reg[6] ;
  input \GEN_REG_FOR_SMPL.buffer_length_i_reg[5] ;
  input \GEN_REG_FOR_SMPL.buffer_length_i_reg[3] ;
  input \GEN_REG_FOR_SMPL.buffer_length_i_reg[2] ;
  input \GEN_REG_FOR_SMPL.buffer_length_i_reg[1] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input s_axi_lite_bready;
  input \dmacr_i_reg[2]_0 ;
  input soft_reset_clr;
  input s_axi_lite_rready;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input [4:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [9:0]s_axi_lite_araddr;

  wire [3:0]D;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ;
  wire \GEN_ASYNC_READ.arready_d10_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d10_reg_srl10___I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d10_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d11_reg_I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d11_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d11_reg_gate_n_0 ;
  wire \GEN_ASYNC_READ.arready_d11_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d1_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d2_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d3_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d4_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d5_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d6_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d7_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d8_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d9_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ;
  wire \GEN_ASYNC_READ.read_in_progress_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0 ;
  wire \GEN_ASYNC_WRITE.REG2_WREADY_n_0 ;
  wire \GEN_ASYNC_WRITE.REG3_WREADY_n_0 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ;
  wire \GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0 ;
  wire \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.bvalid_i_reg_0 ;
  wire \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ;
  wire \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_i_reg[13] ;
  wire [5:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[15] ;
  wire \GEN_REG_FOR_SMPL.buffer_length_i_reg[16] ;
  wire \GEN_REG_FOR_SMPL.buffer_length_i_reg[17] ;
  wire \GEN_REG_FOR_SMPL.buffer_length_i_reg[18] ;
  wire \GEN_REG_FOR_SMPL.buffer_length_i_reg[19] ;
  wire \GEN_REG_FOR_SMPL.buffer_length_i_reg[1] ;
  wire \GEN_REG_FOR_SMPL.buffer_length_i_reg[20] ;
  wire \GEN_REG_FOR_SMPL.buffer_length_i_reg[21] ;
  wire \GEN_REG_FOR_SMPL.buffer_length_i_reg[2] ;
  wire \GEN_REG_FOR_SMPL.buffer_length_i_reg[3] ;
  wire \GEN_REG_FOR_SMPL.buffer_length_i_reg[5] ;
  wire \GEN_REG_FOR_SMPL.buffer_length_i_reg[6] ;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [9:0]araddr_d3;
  wire arready_d12;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d1_i_1_n_0;
  wire arvalid_re__0;
  wire awvalid;
  wire awvalid_cdc_from;
  wire awvalid_d1;
  wire awvalid_to;
  wire awvalid_to2;
  wire [9:0]axi2ip_rdaddr_i;
  wire [0:0]\dmacr_i_reg[16] ;
  wire [1:0]\dmacr_i_reg[23] ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire [7:0]\dmacr_i_reg[31] ;
  wire [31:1]ip2axi_rddata1_out;
  wire ip_addr_cap;
  wire ip_arvalid_d2;
  wire ip_arvalid_d3;
  wire ip_data_cap;
  wire [31:0]lite_rdata_cdc_from;
  wire [31:0]lite_rdata_d2;
  wire out;
  wire p_0_in1_in;
  wire [1:0]p_2_out;
  wire p_3_out;
  wire rdy;
  wire rdy_back;
  wire rdy_back_to;
  wire rdy_cdc_from;
  wire rdy_to2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire rdy_to2_cdc_from;
  wire read_in_progress;
  wire rvalid;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [31:0]scndry_vect_out;
  wire soft_reset_clr;
  wire wvalid;
  wire wvalid_cdc_from;
  wire wvalid_d1;
  wire wvalid_to;
  wire wvalid_to2;

  top_blk_axi_dma_0_0_cdc_sync__parameterized3 \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK 
       (.E(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .ip_arvalid_d3(ip_arvalid_d3),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_arready(s_axi_lite_arready),
        .scndry_out(ip_arvalid_d2));
  top_blk_axi_dma_0_0_cdc_sync__parameterized4 \GEN_ASYNC_READ.REG_DATA2LITE_CLOCK 
       (.Q(lite_rdata_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_vect_out(lite_rdata_d2));
  top_blk_axi_dma_0_0_cdc_sync__parameterized2 \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK 
       (.s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .scndry_vect_out(araddr_d3));
  FDRE \GEN_ASYNC_READ.arready_d10_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d9_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d10_reg_r_n_0 ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  (* srl_name = "U0/\I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d10_reg_srl10___I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d10_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_ASYNC_READ.arready_d10_reg_srl10___I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d10_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(s_axi_lite_arready),
        .Q(\GEN_ASYNC_READ.arready_d10_reg_srl10___I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d10_reg_r_n_0 ));
  FDRE \GEN_ASYNC_READ.arready_d11_reg_I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d11_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d10_reg_srl10___I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d10_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d11_reg_I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d11_reg_r_n_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ASYNC_READ.arready_d11_reg_gate 
       (.I0(\GEN_ASYNC_READ.arready_d11_reg_I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d11_reg_r_n_0 ),
        .I1(\GEN_ASYNC_READ.arready_d11_reg_r_n_0 ),
        .O(\GEN_ASYNC_READ.arready_d11_reg_gate_n_0 ));
  FDRE \GEN_ASYNC_READ.arready_d11_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d10_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d11_reg_r_n_0 ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE \GEN_ASYNC_READ.arready_d12_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d11_reg_gate_n_0 ),
        .Q(arready_d12),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE \GEN_ASYNC_READ.arready_d1_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\GEN_ASYNC_READ.arready_d1_reg_r_n_0 ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE \GEN_ASYNC_READ.arready_d2_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d1_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d2_reg_r_n_0 ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE \GEN_ASYNC_READ.arready_d3_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d2_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d3_reg_r_n_0 ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE \GEN_ASYNC_READ.arready_d4_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d3_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d4_reg_r_n_0 ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE \GEN_ASYNC_READ.arready_d5_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d4_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d5_reg_r_n_0 ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE \GEN_ASYNC_READ.arready_d6_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d5_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d6_reg_r_n_0 ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE \GEN_ASYNC_READ.arready_d7_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d6_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d7_reg_r_n_0 ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE \GEN_ASYNC_READ.arready_d8_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d7_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d8_reg_r_n_0 ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE \GEN_ASYNC_READ.arready_d9_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d8_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d9_reg_r_n_0 ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .D(araddr_d3[0]),
        .Q(axi2ip_rdaddr_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .D(araddr_d3[1]),
        .Q(axi2ip_rdaddr_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .D(araddr_d3[2]),
        .Q(axi2ip_rdaddr_i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .D(araddr_d3[3]),
        .Q(axi2ip_rdaddr_i[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .D(araddr_d3[4]),
        .Q(axi2ip_rdaddr_i[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .D(araddr_d3[5]),
        .Q(axi2ip_rdaddr_i[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .D(araddr_d3[6]),
        .Q(axi2ip_rdaddr_i[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .D(araddr_d3[7]),
        .Q(axi2ip_rdaddr_i[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .D(araddr_d3[8]),
        .Q(axi2ip_rdaddr_i[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .D(araddr_d3[9]),
        .Q(axi2ip_rdaddr_i[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.ip_arvalid_d3_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip_arvalid_d2),
        .Q(ip_arvalid_d3),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000F0800080)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I1(Q[3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I4(\GEN_REG_FOR_SMPL.buffer_length_i_reg[15] [3]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[10]));
  LUT6 #(
    .INIT(64'h00000000F0800080)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I1(Q[4]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I4(\GEN_REG_FOR_SMPL.buffer_length_i_reg[15] [4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[13] ),
        .I1(axi2ip_rdaddr_i[9]),
        .I2(axi2ip_rdaddr_i[7]),
        .I3(axi2ip_rdaddr_i[8]),
        .O(ip2axi_rddata1_out[13]));
  LUT6 #(
    .INIT(64'h00000000F0800080)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I1(Q[5]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I4(\GEN_REG_FOR_SMPL.buffer_length_i_reg[15] [5]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[16] ),
        .I1(axi2ip_rdaddr_i[9]),
        .I2(axi2ip_rdaddr_i[7]),
        .I3(axi2ip_rdaddr_i[8]),
        .O(ip2axi_rddata1_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[17] ),
        .I1(axi2ip_rdaddr_i[9]),
        .I2(axi2ip_rdaddr_i[7]),
        .I3(axi2ip_rdaddr_i[8]),
        .O(ip2axi_rddata1_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[18] ),
        .I1(axi2ip_rdaddr_i[9]),
        .I2(axi2ip_rdaddr_i[7]),
        .I3(axi2ip_rdaddr_i[8]),
        .O(ip2axi_rddata1_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[19] ),
        .I1(axi2ip_rdaddr_i[9]),
        .I2(axi2ip_rdaddr_i[7]),
        .I3(axi2ip_rdaddr_i[8]),
        .O(ip2axi_rddata1_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[1] ),
        .I1(axi2ip_rdaddr_i[9]),
        .I2(axi2ip_rdaddr_i[7]),
        .I3(axi2ip_rdaddr_i[8]),
        .O(ip2axi_rddata1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[20] ),
        .I1(axi2ip_rdaddr_i[9]),
        .I2(axi2ip_rdaddr_i[7]),
        .I3(axi2ip_rdaddr_i[8]),
        .O(ip2axi_rddata1_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] ),
        .I1(axi2ip_rdaddr_i[9]),
        .I2(axi2ip_rdaddr_i[7]),
        .I3(axi2ip_rdaddr_i[8]),
        .O(ip2axi_rddata1_out[21]));
  LUT6 #(
    .INIT(64'h0000000040554000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I2(Q[6]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I4(\dmacr_i_reg[23] [0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[22]));
  LUT6 #(
    .INIT(64'h0000000040554000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I2(Q[7]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I4(\dmacr_i_reg[23] [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[23]));
  LUT6 #(
    .INIT(64'h0000000040554000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I2(Q[8]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I4(\dmacr_i_reg[31] [0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[24]));
  LUT6 #(
    .INIT(64'h0000000040554000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I2(Q[9]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I4(\dmacr_i_reg[31] [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[25]));
  LUT6 #(
    .INIT(64'h0000000040554000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I2(Q[10]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I4(\dmacr_i_reg[31] [2]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[26]));
  LUT6 #(
    .INIT(64'h0000000040554000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I2(Q[11]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I4(\dmacr_i_reg[31] [3]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[27]));
  LUT6 #(
    .INIT(64'h0000000040554000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I2(Q[12]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I4(\dmacr_i_reg[31] [4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[28]));
  LUT6 #(
    .INIT(64'h0000000040554000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I2(Q[13]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I4(\dmacr_i_reg[31] [5]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[2] ),
        .I1(axi2ip_rdaddr_i[9]),
        .I2(axi2ip_rdaddr_i[7]),
        .I3(axi2ip_rdaddr_i[8]),
        .O(ip2axi_rddata1_out[2]));
  LUT6 #(
    .INIT(64'h0000000040554000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I2(Q[14]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I4(\dmacr_i_reg[31] [6]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[30]));
  LUT6 #(
    .INIT(64'h0000000040554000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I2(Q[15]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I4(\dmacr_i_reg[31] [7]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFEFFE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2 
       (.I0(axi2ip_rdaddr_i[0]),
        .I1(axi2ip_rdaddr_i[1]),
        .I2(axi2ip_rdaddr_i[3]),
        .I3(axi2ip_rdaddr_i[4]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0 ),
        .I5(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h0001010000000001)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I1(axi2ip_rdaddr_i[2]),
        .I2(axi2ip_rdaddr_i[6]),
        .I3(axi2ip_rdaddr_i[4]),
        .I4(axi2ip_rdaddr_i[5]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h0000000100000440)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[4]),
        .I3(axi2ip_rdaddr_i[5]),
        .I4(axi2ip_rdaddr_i[6]),
        .I5(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5 
       (.I0(axi2ip_rdaddr_i[8]),
        .I1(axi2ip_rdaddr_i[7]),
        .I2(axi2ip_rdaddr_i[9]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6 
       (.I0(axi2ip_rdaddr_i[5]),
        .I1(axi2ip_rdaddr_i[6]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7 
       (.I0(axi2ip_rdaddr_i[1]),
        .I1(axi2ip_rdaddr_i[0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[3] ),
        .I1(axi2ip_rdaddr_i[9]),
        .I2(axi2ip_rdaddr_i[7]),
        .I3(axi2ip_rdaddr_i[8]),
        .O(ip2axi_rddata1_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[5] ),
        .I1(axi2ip_rdaddr_i[9]),
        .I2(axi2ip_rdaddr_i[7]),
        .I3(axi2ip_rdaddr_i[8]),
        .O(ip2axi_rddata1_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[6] ),
        .I1(axi2ip_rdaddr_i[9]),
        .I2(axi2ip_rdaddr_i[7]),
        .I3(axi2ip_rdaddr_i[8]),
        .O(ip2axi_rddata1_out[6]));
  LUT6 #(
    .INIT(64'h00000000F0800080)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I1(Q[0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I4(\GEN_REG_FOR_SMPL.buffer_length_i_reg[15] [0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[7]));
  LUT6 #(
    .INIT(64'h00000000F0800080)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I1(Q[1]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I4(\GEN_REG_FOR_SMPL.buffer_length_i_reg[15] [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[8]));
  LUT6 #(
    .INIT(64'h00000000F0800080)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ),
        .I1(Q[2]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ),
        .I4(\GEN_REG_FOR_SMPL.buffer_length_i_reg[15] [2]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ),
        .O(ip2axi_rddata1_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[0]),
        .Q(lite_rdata_cdc_from[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[10]),
        .Q(lite_rdata_cdc_from[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[11]),
        .Q(lite_rdata_cdc_from[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[2]),
        .Q(lite_rdata_cdc_from[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[13]),
        .Q(lite_rdata_cdc_from[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[3]),
        .Q(lite_rdata_cdc_from[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[15]),
        .Q(lite_rdata_cdc_from[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[16]),
        .Q(lite_rdata_cdc_from[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[17]),
        .Q(lite_rdata_cdc_from[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[18]),
        .Q(lite_rdata_cdc_from[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[19]),
        .Q(lite_rdata_cdc_from[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[1]),
        .Q(lite_rdata_cdc_from[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[20]),
        .Q(lite_rdata_cdc_from[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[21]),
        .Q(lite_rdata_cdc_from[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[22]),
        .Q(lite_rdata_cdc_from[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[23]),
        .Q(lite_rdata_cdc_from[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[24]),
        .Q(lite_rdata_cdc_from[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[25]),
        .Q(lite_rdata_cdc_from[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[26]),
        .Q(lite_rdata_cdc_from[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[27]),
        .Q(lite_rdata_cdc_from[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[28]),
        .Q(lite_rdata_cdc_from[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[29]),
        .Q(lite_rdata_cdc_from[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[2]),
        .Q(lite_rdata_cdc_from[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[30]),
        .Q(lite_rdata_cdc_from[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[31]),
        .Q(lite_rdata_cdc_from[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[3]),
        .Q(lite_rdata_cdc_from[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[1]),
        .Q(lite_rdata_cdc_from[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[5]),
        .Q(lite_rdata_cdc_from[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[6]),
        .Q(lite_rdata_cdc_from[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[7]),
        .Q(lite_rdata_cdc_from[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[8]),
        .Q(lite_rdata_cdc_from[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[9]),
        .Q(lite_rdata_cdc_from[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h0000BA00)) 
    \GEN_ASYNC_READ.read_in_progress_i_1 
       (.I0(read_in_progress),
        .I1(arvalid_d1),
        .I2(arvalid),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I4(s_axi_lite_rvalid),
        .O(\GEN_ASYNC_READ.read_in_progress_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.read_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.read_in_progress_i_1_n_0 ),
        .Q(read_in_progress),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.rvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .Q(rvalid),
        .R(SR));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(s_axi_lite_rready),
        .I1(s_axi_lite_rvalid),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(arready_d12),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I2(s_axi_lite_rvalid),
        .I3(s_axi_lite_rready),
        .O(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  top_blk_axi_dma_0_0_cdc_sync_70 \GEN_ASYNC_WRITE.AWVLD_CDC_TO 
       (.\GEN_ASYNC_WRITE.ip_addr_cap_reg (\GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0 ),
        .awvalid_to2(awvalid_to2),
        .ip_addr_cap(ip_addr_cap),
        .prmry_in(awvalid_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(awvalid_to));
  top_blk_axi_dma_0_0_cdc_sync_71 \GEN_ASYNC_WRITE.REG2_WREADY 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\GEN_ASYNC_WRITE.bvalid_i_reg (\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .\GEN_ASYNC_WRITE.bvalid_i_reg_0 (\GEN_ASYNC_WRITE.bvalid_i_reg_0 ),
        .\GEN_ASYNC_WRITE.rdy_to2_reg (\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .prmry_in(rdy_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_wready(s_axi_lite_wready));
  top_blk_axi_dma_0_0_cdc_sync_72 \GEN_ASYNC_WRITE.REG3_WREADY 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .\GEN_ASYNC_WRITE.ip_addr_cap_reg (\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ),
        .prmry_in(rdy_to2_cdc_from),
        .rdy_back(rdy_back),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(rdy_back_to));
  top_blk_axi_dma_0_0_cdc_sync__parameterized0 \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr));
  top_blk_axi_dma_0_0_cdc_sync__parameterized1 \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1 
       (.\dmacr_i_reg[16] (\dmacr_i_reg[16] ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_0 ),
        .out(out),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .scndry_vect_out(scndry_vect_out),
        .soft_reset_clr(soft_reset_clr));
  top_blk_axi_dma_0_0_cdc_sync_73 \GEN_ASYNC_WRITE.WVLD_CDC_TO 
       (.\GEN_ASYNC_WRITE.ip_data_cap_reg (\GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0 ),
        .ip_data_cap(ip_data_cap),
        .prmry_in(wvalid_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(wvalid_to),
        .wvalid_to2(wvalid_to2));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1 
       (.I0(awvalid_d1),
        .I1(awvalid),
        .I2(awvalid_cdc_from),
        .O(\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ),
        .Q(awvalid_cdc_from),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_ASYNC_WRITE.awvalid_d1_i_1 
       (.I0(s_axi_lite_bvalid),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(awvalid),
        .Q(awvalid_d1),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_to2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(awvalid_to),
        .Q(awvalid_to2),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1 
       (.I0(rdy),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ),
        .Q(p_2_out[0]),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ),
        .Q(p_2_out[1]),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ),
        .Q(p_0_in1_in),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ),
        .Q(E),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0 ),
        .Q(ip_addr_cap),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.ip_data_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0 ),
        .Q(ip_data_cap),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_back_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy_back_to),
        .Q(rdy_back),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_WRITE.rdy_cdc_from_i_1 
       (.I0(rdy),
        .I1(rdy_cdc_from),
        .O(\GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ),
        .Q(rdy_cdc_from),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_ASYNC_WRITE.rdy_i_1 
       (.I0(ip_addr_cap),
        .I1(ip_data_cap),
        .I2(rdy),
        .O(\GEN_ASYNC_WRITE.rdy_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_i_1_n_0 ),
        .Q(rdy),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy_to2),
        .Q(rdy_to2_cdc_from),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_to2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy_to2),
        .Q(\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1 
       (.I0(wvalid_d1),
        .I1(wvalid),
        .I2(wvalid_cdc_from),
        .O(\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ),
        .Q(wvalid_cdc_from),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(wvalid),
        .Q(wvalid_d1),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_to2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(wvalid_to),
        .Q(wvalid_to2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re__0),
        .Q(s_axi_lite_arready),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h08)) 
    arvalid_d1_i_1
       (.I0(arvalid),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I2(s_axi_lite_rvalid),
        .O(arvalid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_d1_i_1_n_0),
        .Q(arvalid_d1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010)) 
    arvalid_re
       (.I0(arvalid_d1),
        .I1(s_axi_lite_rvalid),
        .I2(arvalid),
        .I3(read_in_progress),
        .O(arvalid_re__0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_cmdsts_if" *) 
module top_blk_axi_dma_0_0_axi_dma_mm2s_cmdsts_if
   (p_4_out,
    sts_tready_reg_0,
    p_2_out,
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[0] ,
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]_0 ,
    dma_slverr_reg,
    dma_decerr_reg,
    dma_interr_reg,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    mm2s_interr_i,
    s_axi_lite_aclk,
    mm2s_slverr_i,
    mm2s_decerr_i,
    \GEN_CMD_BTT_LESS_23.cmnd_wr_i_reg ,
    \gv.ram_valid_d1_reg ,
    hold_ff_q,
    out,
    p_9_out,
    soft_reset,
    smpl_cs,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    dma_interr_reg_0);
  output p_4_out;
  output sts_tready_reg_0;
  output p_2_out;
  output \GEN_CMD_BTT_LESS_23.cmnd_data_reg[0] ;
  output \GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]_0 ;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output dma_interr_reg;
  input \GEN_ASYNC_RESET.scndry_resetn_reg ;
  input mm2s_interr_i;
  input s_axi_lite_aclk;
  input mm2s_slverr_i;
  input mm2s_decerr_i;
  input \GEN_CMD_BTT_LESS_23.cmnd_wr_i_reg ;
  input \gv.ram_valid_d1_reg ;
  input hold_ff_q;
  input out;
  input p_9_out;
  input soft_reset;
  input [1:0]smpl_cs;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input dma_interr_reg_0;

  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_CMD_BTT_LESS_23.cmnd_data_reg[0] ;
  wire \GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]_0 ;
  wire \GEN_CMD_BTT_LESS_23.cmnd_wr_i_reg ;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire mm2s_decerr_i;
  wire mm2s_error_i_1_n_0;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire out;
  wire p_2_out;
  wire p_4_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire p_9_out;
  wire s_axi_lite_aclk;
  wire [1:0]smpl_cs;
  wire soft_reset;
  wire sts_received_i_i_1_n_0;
  wire sts_tready_i_1_n_0;
  wire sts_tready_reg_0;

  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1 
       (.I0(p_4_out),
        .I1(soft_reset),
        .I2(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[0] ),
        .I3(smpl_cs[0]),
        .I4(smpl_cs[1]),
        .I5(out),
        .O(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]_0 ));
  FDRE \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_wr_i_reg ),
        .Q(p_4_out),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    dma_decerr_i_1
       (.I0(p_6_out),
        .I1(dma_decerr_reg_0),
        .O(dma_decerr_reg));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dma_interr_i_1
       (.I0(p_8_out),
        .I1(dma_interr_reg_0),
        .O(dma_interr_reg));
  LUT2 #(
    .INIT(4'hE)) 
    dma_slverr_i_1
       (.I0(p_7_out),
        .I1(dma_slverr_reg_0),
        .O(dma_slverr_reg));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_decerr_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_decerr_i),
        .Q(p_6_out),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mm2s_error_i_1
       (.I0(p_8_out),
        .I1(p_7_out),
        .I2(p_6_out),
        .I3(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[0] ),
        .O(mm2s_error_i_1_n_0));
  FDRE mm2s_error_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_error_i_1_n_0),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[0] ),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_interr_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_interr_i),
        .Q(p_8_out),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_slverr_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_slverr_i),
        .Q(p_7_out),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    sts_received_i_i_1
       (.I0(sts_tready_reg_0),
        .I1(\gv.ram_valid_d1_reg ),
        .I2(hold_ff_q),
        .I3(out),
        .I4(p_9_out),
        .O(sts_received_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_received_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_received_i_i_1_n_0),
        .Q(sts_tready_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h040404C4)) 
    sts_tready_i_1
       (.I0(sts_tready_reg_0),
        .I1(out),
        .I2(p_2_out),
        .I3(\gv.ram_valid_d1_reg ),
        .I4(hold_ff_q),
        .O(sts_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_tready_i_1_n_0),
        .Q(p_2_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_mngr" *) 
module top_blk_axi_dma_0_0_axi_dma_mm2s_mngr
   (p_16_out,
    all_is_idle_d1,
    p_10_out,
    p_11_out,
    p_4_out,
    p_5_out,
    p_2_out,
    dma_mm2s_error,
    cmnds_queued,
    smpl_cs,
    axi_dma_tstvec,
    halted_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    dma_interr_reg,
    scndry_out,
    p_3_out,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    mm2s_dmacr,
    s_axi_lite_aclk,
    mm2s_interr_i,
    mm2s_slverr_i,
    mm2s_decerr_i,
    mm2s_halted_set0,
    \dmacr_i_reg[0] ,
    mm2s_stop_i,
    \GEN_CMD_BTT_LESS_23.cmnd_wr_i_reg ,
    soft_reset,
    mm2s_dmasr,
    out,
    \gv.ram_valid_d1_reg ,
    hold_ff_q,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    dma_interr_reg_0,
    prmry_in,
    smpl_ns0__2,
    Q,
    \dmacr_i_reg[3] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[21] );
  output p_16_out;
  output all_is_idle_d1;
  output p_10_out;
  output p_11_out;
  output p_4_out;
  output p_5_out;
  output p_2_out;
  output dma_mm2s_error;
  output cmnds_queued;
  output [1:0]smpl_cs;
  output [0:0]axi_dma_tstvec;
  output halted_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output dma_interr_reg;
  output scndry_out;
  output [55:0]p_3_out;
  input \GEN_ASYNC_RESET.scndry_resetn_reg ;
  input [0:0]mm2s_dmacr;
  input s_axi_lite_aclk;
  input mm2s_interr_i;
  input mm2s_slverr_i;
  input mm2s_decerr_i;
  input mm2s_halted_set0;
  input \dmacr_i_reg[0] ;
  input mm2s_stop_i;
  input \GEN_CMD_BTT_LESS_23.cmnd_wr_i_reg ;
  input soft_reset;
  input mm2s_dmasr;
  input out;
  input \gv.ram_valid_d1_reg ;
  input hold_ff_q;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input dma_interr_reg_0;
  input prmry_in;
  input smpl_ns0__2;
  input [31:0]Q;
  input \dmacr_i_reg[3] ;
  input [21:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] ;

  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_CMD_BTT_LESS_23.cmnd_wr_i_reg ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_4 ;
  wire [21:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] ;
  wire [31:0]Q;
  wire all_is_idle_d1;
  wire [0:0]axi_dma_tstvec;
  wire cmnds_queued;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_mm2s_error;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[3] ;
  wire \gv.ram_valid_d1_reg ;
  wire halted_reg;
  wire hold_ff_q;
  wire mm2s_decerr_i;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_halted_set0;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_stop_i;
  wire out;
  wire p_10_out;
  wire p_11_out;
  wire p_16_out;
  wire p_2_out;
  wire [55:0]p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_9_out;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire [1:0]smpl_cs;
  wire smpl_ns0__2;
  wire soft_reset;

  top_blk_axi_dma_0_0_axi_dma_smple_sm \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM 
       (.\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (p_4_out),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 (\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_4 ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] (\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] ),
        .Q(Q),
        .cmnds_queued(cmnds_queued),
        .\dmacr_i_reg[3] (\dmacr_i_reg[3] ),
        .mm2s_error_reg(dma_mm2s_error),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_10_out(p_10_out),
        .p_3_out(p_3_out),
        .p_9_out(p_9_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .\smpl_cs_reg[1]_0 (smpl_cs[1]),
        .\smpl_cs_reg[1]_1 (smpl_cs[0]),
        .smpl_ns0__2(smpl_ns0__2),
        .soft_reset(soft_reset),
        .sts_received_i_reg(p_5_out));
  top_blk_axi_dma_0_0_axi_dma_mm2s_cmdsts_if \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS 
       (.\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\GEN_CMD_BTT_LESS_23.cmnd_data_reg[0] (dma_mm2s_error),
        .\GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]_0 (\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_4 ),
        .\GEN_CMD_BTT_LESS_23.cmnd_wr_i_reg (\GEN_CMD_BTT_LESS_23.cmnd_wr_i_reg ),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .dma_slverr_reg(dma_slverr_reg),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q(hold_ff_q),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .out(out),
        .p_2_out(p_2_out),
        .p_4_out(p_4_out),
        .p_9_out(p_9_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .smpl_cs(smpl_cs),
        .soft_reset(soft_reset),
        .sts_tready_reg_0(p_5_out));
  top_blk_axi_dma_0_0_axi_dma_mm2s_sts_mngr \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR 
       (.\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .all_is_idle_d1(all_is_idle_d1),
        .axi_dma_tstvec(axi_dma_tstvec),
        .dma_mm2s_error(dma_mm2s_error),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .halted_reg(halted_reg),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_halted_set0(mm2s_halted_set0),
        .out(out),
        .p_16_out(p_16_out),
        .p_9_out(p_9_out),
        .prmry_in(prmry_in),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out),
        .soft_reset(soft_reset));
  FDRE \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_stop_i),
        .Q(p_11_out),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_sts_mngr" *) 
module top_blk_axi_dma_0_0_axi_dma_mm2s_sts_mngr
   (p_16_out,
    all_is_idle_d1,
    axi_dma_tstvec,
    halted_reg,
    scndry_out,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    mm2s_dmacr,
    s_axi_lite_aclk,
    mm2s_halted_set0,
    \dmacr_i_reg[0] ,
    mm2s_dmasr,
    soft_reset,
    dma_mm2s_error,
    p_9_out,
    out,
    prmry_in);
  output p_16_out;
  output all_is_idle_d1;
  output [0:0]axi_dma_tstvec;
  output halted_reg;
  output scndry_out;
  input \GEN_ASYNC_RESET.scndry_resetn_reg ;
  input [0:0]mm2s_dmacr;
  input s_axi_lite_aclk;
  input mm2s_halted_set0;
  input \dmacr_i_reg[0] ;
  input mm2s_dmasr;
  input soft_reset;
  input dma_mm2s_error;
  input p_9_out;
  input out;
  input prmry_in;

  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire all_is_idle_d1;
  wire [0:0]axi_dma_tstvec;
  wire dma_mm2s_error;
  wire \dmacr_i_reg[0] ;
  wire halted_reg;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_halted_clr;
  wire mm2s_halted_set0;
  wire out;
  wire p_16_out;
  wire p_9_out;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire soft_reset;

  top_blk_axi_dma_0_0_cdc_sync_77 \GEN_FOR_ASYNC.AWVLD_CDC_TO 
       (.prmry_in(prmry_in),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out));
  FDRE #(
    .INIT(1'b0)) 
    all_is_idle_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0] ),
        .Q(all_is_idle_d1),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'h222F2220)) 
    \axi_dma_tstvec[4]_INST_0 
       (.I0(p_16_out),
        .I1(mm2s_dmasr),
        .I2(soft_reset),
        .I3(dma_mm2s_error),
        .I4(p_9_out),
        .O(axi_dma_tstvec));
  LUT4 #(
    .INIT(16'hFF4F)) 
    halted_i_1
       (.I0(mm2s_halted_clr),
        .I1(mm2s_dmasr),
        .I2(out),
        .I3(p_16_out),
        .O(halted_reg));
  FDRE mm2s_halted_clr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr),
        .Q(mm2s_halted_clr),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE mm2s_halted_set_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_halted_set0),
        .Q(p_16_out),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
endmodule

(* ORIG_REF_NAME = "axi_dma_reg_module" *) 
module top_blk_axi_dma_0_0_axi_dma_reg_module
   (mm2s_halted_clr_reg,
    soft_reset,
    s_axi_lite_arready,
    s_axi_lite_rvalid,
    s_axi_lite_bvalid,
    mm2s_dmasr,
    error_d1_reg,
    error_d1_reg_0,
    error_d1_reg_1,
    mm2s_halted_set0,
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg ,
    smpl_ns0__2,
    mm2s_stop_i,
    Q,
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] ,
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[23] ,
    \GEN_ASYNC_WRITE.bvalid_i_reg ,
    soft_reset_re_reg,
    s_axi_lite_wready,
    mm2s_introut,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    rdy_to2,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s_axi_lite_arvalid,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    mm2s_halted_clr_reg_0,
    mm2s_interr_i_reg,
    mm2s_slverr_i_reg,
    mm2s_decerr_i_reg,
    scndry_out,
    dma_mm2s_error,
    cmnds_queued,
    out,
    p_11_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    s_axi_lite_bready,
    all_is_idle_d1,
    p_16_out,
    smpl_cs,
    soft_reset_clr,
    s_axi_lite_rready,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    soft_reset_d1,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    axi_dma_tstvec);
  output [0:0]mm2s_halted_clr_reg;
  output soft_reset;
  output s_axi_lite_arready;
  output s_axi_lite_rvalid;
  output s_axi_lite_bvalid;
  output mm2s_dmasr;
  output error_d1_reg;
  output error_d1_reg_0;
  output error_d1_reg_1;
  output mm2s_halted_set0;
  output \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg ;
  output smpl_ns0__2;
  output mm2s_stop_i;
  output [31:0]Q;
  output [21:0]\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] ;
  output \GEN_CMD_BTT_LESS_23.cmnd_data_reg[23] ;
  output \GEN_ASYNC_WRITE.bvalid_i_reg ;
  output soft_reset_re_reg;
  output s_axi_lite_wready;
  output mm2s_introut;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input rdy_to2;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s_axi_lite_arvalid;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input \GEN_ASYNC_RESET.scndry_resetn_reg ;
  input mm2s_halted_clr_reg_0;
  input mm2s_interr_i_reg;
  input mm2s_slverr_i_reg;
  input mm2s_decerr_i_reg;
  input scndry_out;
  input dma_mm2s_error;
  input cmnds_queued;
  input out;
  input p_11_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input s_axi_lite_bready;
  input all_is_idle_d1;
  input p_16_out;
  input [1:0]smpl_cs;
  input soft_reset_clr;
  input s_axi_lite_rready;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input soft_reset_d1;
  input [4:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [9:0]s_axi_lite_araddr;
  input [0:0]axi_dma_tstvec;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_ASYNC_WRITE.bvalid_i_reg ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_3 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_39 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_40 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_41 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_42 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_44 ;
  wire [21:0]\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] ;
  wire \GEN_CMD_BTT_LESS_23.cmnd_data_reg[23] ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_70 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_71 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_72 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_73 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_74 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_75 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_76 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_77 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_78 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_79 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_80 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_83 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_84 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_85 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_86 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_87 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_88 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_89 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_90 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_91 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_92 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire all_is_idle_d1;
  wire [0:0]axi_dma_tstvec;
  wire cmnds_queued;
  wire dma_mm2s_error;
  wire error_d1_reg;
  wire error_d1_reg_0;
  wire error_d1_reg_1;
  wire [14:0]ip2axi_rddata1_out;
  wire mm2s_decerr_i_reg;
  wire mm2s_dmasr;
  wire [0:0]mm2s_halted_clr_reg;
  wire mm2s_halted_clr_reg_0;
  wire mm2s_halted_set0;
  wire mm2s_interr_i_reg;
  wire mm2s_introut;
  wire mm2s_slverr_i_reg;
  wire mm2s_stop_i;
  wire out;
  wire p_0_in1_in;
  wire p_10_out;
  wire p_11_out;
  wire p_16_out;
  wire p_1_in;
  wire [31:0]p_1_out;
  wire [10:0]p_2_out;
  wire p_3_out;
  wire rdy_to2;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire scndry_out;
  wire [1:0]smpl_cs;
  wire smpl_ns0__2;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re_reg;

  top_blk_axi_dma_0_0_axi_dma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D({ip2axi_rddata1_out[14],ip2axi_rddata1_out[12],ip2axi_rddata1_out[4],ip2axi_rddata1_out[0]}),
        .E(p_1_in),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_39 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_40 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_41 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_42 ),
        .\GEN_ASYNC_WRITE.bvalid_i_reg_0 (\GEN_ASYNC_WRITE.bvalid_i_reg ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[13] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37 ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[15] ({\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [15],\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [11:7]}),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[16] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_72 ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[17] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_73 ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[18] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_74 ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[19] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_75 ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[1] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_80 ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[20] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_76 ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_77 ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[2] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_70 ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[3] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_71 ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[5] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_79 ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[6] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_78 ),
        .Q({Q[31:22],Q[15],Q[11:7]}),
        .SR(SR),
        .\dmacr_i_reg[16] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_3 ),
        .\dmacr_i_reg[23] ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_83 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_84 }),
        .\dmacr_i_reg[2] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_44 ),
        .\dmacr_i_reg[2]_0 (soft_reset),
        .\dmacr_i_reg[31] ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_85 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_86 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_87 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_88 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_89 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_90 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_91 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_92 }),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_2_out({p_2_out[10],p_2_out[0]}),
        .p_3_out(p_3_out),
        .rdy_to2(rdy_to2),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_vect_out(p_1_out),
        .soft_reset_clr(soft_reset_clr));
  top_blk_axi_dma_0_0_cdc_sync_69 \GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE 
       (.mm2s_introut(mm2s_introut),
        .prmry_in(p_10_out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_axi_dma_register \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER 
       (.D(p_1_out),
        .E(p_1_in),
        .\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_39 ),
        .\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_40 ),
        .\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_41 ),
        .\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_42 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] ({ip2axi_rddata1_out[14],ip2axi_rddata1_out[12],ip2axi_rddata1_out[4],ip2axi_rddata1_out[0]}),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_72 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_73 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_74 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_75 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_80 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_76 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_77 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_83 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_84 }),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_70 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_85 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_86 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_87 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_88 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_89 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_90 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_91 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_92 }),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_71 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_79 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_78 ),
        .\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg (\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] ),
        .\GEN_CMD_BTT_LESS_23.cmnd_data_reg[23] (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[23] ),
        .Q(Q),
        .SR(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_3 ),
        .all_is_idle_d1(all_is_idle_d1),
        .axi_dma_tstvec(axi_dma_tstvec),
        .cmnds_queued(cmnds_queued),
        .dma_mm2s_error(dma_mm2s_error),
        .\dmacr_i_reg[2]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_44 ),
        .error_d1_reg_0(error_d1_reg),
        .error_d1_reg_1(error_d1_reg_0),
        .error_d1_reg_2(error_d1_reg_1),
        .mm2s_decerr_i_reg(mm2s_decerr_i_reg),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_halted_clr_reg(mm2s_halted_clr_reg),
        .mm2s_halted_clr_reg_0(mm2s_halted_clr_reg_0),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_interr_i_reg(mm2s_interr_i_reg),
        .mm2s_slverr_i_reg(mm2s_slverr_i_reg),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_11_out(p_11_out),
        .p_16_out(p_16_out),
        .p_2_out({p_2_out[10],p_2_out[0]}),
        .p_3_out(p_3_out),
        .prmry_in(p_10_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out),
        .smpl_cs(smpl_cs),
        .smpl_ns0__2(smpl_ns0__2),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d1_reg(soft_reset),
        .soft_reset_re_reg(soft_reset_re_reg));
endmodule

(* ORIG_REF_NAME = "axi_dma_register" *) 
module top_blk_axi_dma_0_0_axi_dma_register
   (mm2s_halted_clr_reg,
    soft_reset_d1_reg,
    mm2s_dmasr,
    error_d1_reg_0,
    error_d1_reg_1,
    error_d1_reg_2,
    prmry_in,
    mm2s_halted_set0,
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg ,
    smpl_ns0__2,
    mm2s_stop_i,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] ,
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] ,
    Q,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1] ,
    \GEN_CMD_BTT_LESS_23.cmnd_data_reg[23] ,
    soft_reset_re_reg,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] ,
    s_axi_lite_aclk,
    \dmacr_i_reg[2]_0 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    p_3_out,
    mm2s_halted_clr_reg_0,
    mm2s_interr_i_reg,
    mm2s_slverr_i_reg,
    mm2s_decerr_i_reg,
    scndry_out,
    dma_mm2s_error,
    cmnds_queued,
    p_11_out,
    p_2_out,
    D,
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ,
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ,
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8] ,
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ,
    all_is_idle_d1,
    p_16_out,
    out,
    smpl_cs,
    soft_reset_d1,
    SR,
    p_0_in1_in,
    axi_dma_tstvec,
    E);
  output mm2s_halted_clr_reg;
  output soft_reset_d1_reg;
  output mm2s_dmasr;
  output error_d1_reg_0;
  output error_d1_reg_1;
  output error_d1_reg_2;
  output prmry_in;
  output mm2s_halted_set0;
  output \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg ;
  output smpl_ns0__2;
  output mm2s_stop_i;
  output [3:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] ;
  output [21:0]\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] ;
  output [31:0]Q;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1] ;
  output \GEN_CMD_BTT_LESS_23.cmnd_data_reg[23] ;
  output soft_reset_re_reg;
  output [1:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ;
  output [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] ;
  input s_axi_lite_aclk;
  input \dmacr_i_reg[2]_0 ;
  input \GEN_ASYNC_RESET.scndry_resetn_reg ;
  input p_3_out;
  input mm2s_halted_clr_reg_0;
  input mm2s_interr_i_reg;
  input mm2s_slverr_i_reg;
  input mm2s_decerr_i_reg;
  input scndry_out;
  input dma_mm2s_error;
  input cmnds_queued;
  input p_11_out;
  input [1:0]p_2_out;
  input [31:0]D;
  input \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ;
  input \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ;
  input \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8] ;
  input \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ;
  input all_is_idle_d1;
  input p_16_out;
  input out;
  input [1:0]smpl_cs;
  input soft_reset_d1;
  input [0:0]SR;
  input p_0_in1_in;
  input [0:0]axi_dma_tstvec;
  input [0:0]E;

  wire [31:0]D;
  wire [0:0]E;
  wire \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ;
  wire \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ;
  wire \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ;
  wire \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] ;
  wire [3:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21] ;
  wire [1:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2] ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire [21:0]\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] ;
  wire \GEN_CMD_BTT_LESS_23.cmnd_data_reg[23] ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire all_is_idle_d1;
  wire [0:0]axi_dma_tstvec;
  wire cmnds_queued;
  wire dma_mm2s_error;
  wire \dmacr_i[0]_i_2_n_0 ;
  wire dmacr_i_reg0;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg_n_0_[12] ;
  wire \dmacr_i_reg_n_0_[13] ;
  wire \dmacr_i_reg_n_0_[14] ;
  wire \dmacr_i_reg_n_0_[16] ;
  wire \dmacr_i_reg_n_0_[17] ;
  wire \dmacr_i_reg_n_0_[18] ;
  wire \dmacr_i_reg_n_0_[19] ;
  wire \dmacr_i_reg_n_0_[20] ;
  wire \dmacr_i_reg_n_0_[21] ;
  wire \dmacr_i_reg_n_0_[4] ;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_n_0;
  wire error_d1;
  wire error_d1_i_1_n_0;
  wire error_d1_reg_0;
  wire error_d1_reg_1;
  wire error_d1_reg_2;
  wire idle;
  wire idle_i_1_n_0;
  wire introut_i_1_n_0;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_n_0;
  wire mm2s_decerr_i_reg;
  wire [3:3]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_halted_clr_reg;
  wire mm2s_halted_clr_reg_0;
  wire mm2s_halted_set0;
  wire mm2s_interr_i_reg;
  wire mm2s_length_wren;
  wire mm2s_slverr_i_reg;
  wire mm2s_stop_i;
  wire out;
  wire p_0_in1_in;
  wire p_11_out;
  wire p_16_out;
  wire [1:0]p_2_out;
  wire p_3_out;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire [1:0]smpl_cs;
  wire smpl_ns0__2;
  wire soft_reset_d1;
  wire soft_reset_d1_reg;
  wire soft_reset_re_reg;

  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_1 
       (.I0(mm2s_halted_clr_reg),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I4(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [0]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8] ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2 
       (.I0(Q[0]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I2(mm2s_dmasr),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_1 
       (.I0(\dmacr_i_reg_n_0_[12] ),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I4(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [12]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8] ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2 
       (.I0(Q[12]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I2(ioc_irq_reg_n_0),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8883333B8880000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2 
       (.I0(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [13]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I3(Q[13]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I5(\dmacr_i_reg_n_0_[13] ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_1 
       (.I0(\dmacr_i_reg_n_0_[14] ),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I4(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [14]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8] ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2 
       (.I0(Q[14]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I2(err_irq_reg_n_0),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8883333B8880000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2 
       (.I0(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [16]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I3(Q[16]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I5(\dmacr_i_reg_n_0_[16] ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16] ));
  LUT6 #(
    .INIT(64'hB8883333B8880000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2 
       (.I0(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [17]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I3(Q[17]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I5(\dmacr_i_reg_n_0_[17] ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17] ));
  LUT6 #(
    .INIT(64'hB8883333B8880000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2 
       (.I0(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [18]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I3(Q[18]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I5(\dmacr_i_reg_n_0_[18] ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18] ));
  LUT6 #(
    .INIT(64'hB8883333B8880000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2 
       (.I0(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [19]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I3(Q[19]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I5(\dmacr_i_reg_n_0_[19] ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19] ));
  LUT6 #(
    .INIT(64'hBBB888B833333333)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2 
       (.I0(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [1]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I2(idle),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1] ));
  LUT6 #(
    .INIT(64'hB8883333B8880000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2 
       (.I0(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [20]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I3(Q[20]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I5(\dmacr_i_reg_n_0_[20] ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20] ));
  LUT6 #(
    .INIT(64'hB8883333B8880000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2 
       (.I0(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [21]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I3(Q[21]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I5(\dmacr_i_reg_n_0_[21] ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21] ));
  LUT6 #(
    .INIT(64'hB8883333B8880000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2 
       (.I0(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [2]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I3(Q[2]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I5(soft_reset_d1_reg),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2] ));
  LUT6 #(
    .INIT(64'hB8883333B8880000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2 
       (.I0(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [3]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I3(Q[3]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I5(mm2s_dmacr),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_1 
       (.I0(\dmacr_i_reg_n_0_[4] ),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I4(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [4]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8] ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2 
       (.I0(Q[4]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I2(error_d1_reg_0),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2 
       (.I0(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [5]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I3(error_d1_reg_1),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I5(Q[5]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5] ));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2 
       (.I0(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [6]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] ),
        .I3(error_d1_reg_2),
        .I4(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .I5(Q[6]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000000000BF)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_2 
       (.I0(mm2s_stop_i),
        .I1(mm2s_halted_clr_reg),
        .I2(mm2s_length_wren),
        .I3(smpl_cs[1]),
        .I4(smpl_cs[0]),
        .I5(cmnds_queued),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data[23]_i_1 
       (.I0(mm2s_dmacr),
        .O(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[23] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1 
       (.I0(soft_reset_d1_reg),
        .I1(dma_mm2s_error),
        .O(mm2s_stop_i));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[31]),
        .Q(Q[31]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[0]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [0]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[10]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [10]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[11]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [11]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[12]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [12]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[13]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [13]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[14]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [14]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[15]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [15]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[16]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [16]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[17]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [17]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[18]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [18]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[19]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [19]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[1]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [1]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[20]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [20]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[21]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [21]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[2]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [2]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[3]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [3]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[4]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [4]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[5]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [5]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[6]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [6]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[7]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [7]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[8]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [8]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[1]),
        .D(D[9]),
        .Q(\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] [9]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_REG_FOR_SMPL.buffer_length_wren_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_3_out),
        .Q(mm2s_length_wren),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_decerr_i_reg),
        .Q(error_d1_reg_2),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_interr_i_reg),
        .Q(error_d1_reg_0),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_slverr_i_reg),
        .Q(error_d1_reg_1),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \dmacr_i[0]_i_1 
       (.I0(p_11_out),
        .I1(error_d1_i_1_n_0),
        .I2(\dmacr_i[0]_i_2_n_0 ),
        .I3(mm2s_halted_clr_reg),
        .I4(p_2_out[0]),
        .I5(D[0]),
        .O(dmacr_i_reg0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dmacr_i[0]_i_2 
       (.I0(soft_reset_d1_reg),
        .I1(out),
        .O(\dmacr_i[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dmacr_i_reg0),
        .Q(mm2s_halted_clr_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[12]),
        .Q(\dmacr_i_reg_n_0_[12] ),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[13]),
        .Q(\dmacr_i_reg_n_0_[13] ),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[14]),
        .Q(\dmacr_i_reg_n_0_[14] ),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[16]),
        .Q(\dmacr_i_reg_n_0_[16] ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[17]),
        .Q(\dmacr_i_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[18]),
        .Q(\dmacr_i_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[19]),
        .Q(\dmacr_i_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[20]),
        .Q(\dmacr_i_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[21]),
        .Q(\dmacr_i_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[22]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[23]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[24]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] [0]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[25]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] [1]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[26]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] [2]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[27]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] [3]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[28]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] [4]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[29]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] [5]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_0 ),
        .Q(soft_reset_d1_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[30]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] [6]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[31]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] [7]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[3]),
        .Q(mm2s_dmacr),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(p_2_out[0]),
        .D(D[4]),
        .Q(\dmacr_i_reg_n_0_[4] ),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'h77F700F0)) 
    err_irq_i_1
       (.I0(D[14]),
        .I1(p_0_in1_in),
        .I2(error_d1_i_1_n_0),
        .I3(error_d1),
        .I4(err_irq_reg_n_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_n_0),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  LUT3 #(
    .INIT(8'hFE)) 
    error_d1_i_1
       (.I0(error_d1_reg_0),
        .I1(error_d1_reg_1),
        .I2(error_d1_reg_2),
        .O(error_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(error_d1_i_1_n_0),
        .Q(error_d1),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_halted_clr_reg_0),
        .Q(mm2s_dmasr),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AE0A00000000)) 
    idle_i_1
       (.I0(idle),
        .I1(mm2s_halted_clr_reg),
        .I2(all_is_idle_d1),
        .I3(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg ),
        .I4(p_16_out),
        .I5(out),
        .O(idle_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(idle_i_1_n_0),
        .Q(idle),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F8880000)) 
    introut_i_1
       (.I0(err_irq_reg_n_0),
        .I1(\dmacr_i_reg_n_0_[14] ),
        .I2(ioc_irq_reg_n_0),
        .I3(\dmacr_i_reg_n_0_[12] ),
        .I4(out),
        .I5(soft_reset_d1_reg),
        .O(introut_i_1_n_0));
  FDRE introut_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(prmry_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    ioc_irq_i_1
       (.I0(D[12]),
        .I1(p_0_in1_in),
        .I2(axi_dma_tstvec),
        .I3(ioc_irq_reg_n_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_n_0),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h44450000)) 
    mm2s_halted_set_i_1
       (.I0(mm2s_halted_clr_reg),
        .I1(scndry_out),
        .I2(dma_mm2s_error),
        .I3(soft_reset_d1_reg),
        .I4(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg ),
        .O(mm2s_halted_set0));
  LUT5 #(
    .INIT(32'h01000000)) 
    \smpl_cs[0]_i_2 
       (.I0(cmnds_queued),
        .I1(soft_reset_d1_reg),
        .I2(dma_mm2s_error),
        .I3(mm2s_halted_clr_reg),
        .I4(mm2s_length_wren),
        .O(smpl_ns0__2));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    soft_reset_re_i_1
       (.I0(soft_reset_d1_reg),
        .I1(soft_reset_d1),
        .O(soft_reset_re_reg));
endmodule

(* ORIG_REF_NAME = "axi_dma_reset" *) 
module top_blk_axi_dma_0_0_axi_dma_reset
   (out,
    mm2s_prmry_reset_out_n_0,
    mm2s_prmry_reset_out_n_1,
    \GEN_ASYNC_RESET.scndry_resetn_i_reg_0 ,
    mm2s_prmry_reset_out_n,
    mm2s_cntrl_reset_out_n,
    soft_reset_d1,
    error_d1_reg,
    \GEN_FOR_ASYNC.p_last_d1_reg ,
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ,
    sig_s_h_halt_reg_reg,
    s_axi_lite_aclk,
    \dmacr_i_reg[0] ,
    prmry_in,
    m_axi_mm2s_aclk,
    soft_reset,
    \dmacr_i_reg[2] ,
    p_11_out,
    scndry_out,
    soft_reset_clr,
    sig_rst2all_stop_request);
  output out;
  output mm2s_prmry_reset_out_n_0;
  output mm2s_prmry_reset_out_n_1;
  output \GEN_ASYNC_RESET.scndry_resetn_i_reg_0 ;
  output mm2s_prmry_reset_out_n;
  output mm2s_cntrl_reset_out_n;
  output soft_reset_d1;
  output error_d1_reg;
  output \GEN_FOR_ASYNC.p_last_d1_reg ;
  output \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ;
  output sig_s_h_halt_reg_reg;
  input s_axi_lite_aclk;
  input \dmacr_i_reg[0] ;
  input prmry_in;
  input m_axi_mm2s_aclk;
  input soft_reset;
  input \dmacr_i_reg[2] ;
  input p_11_out;
  input scndry_out;
  input soft_reset_clr;
  input sig_rst2all_stop_request;

  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ;
  wire \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ;
  wire \GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_ASYNC_RESET.scndry_resetn_i_reg_0 ;
  wire \GEN_FOR_ASYNC.p_last_d1_reg ;
  wire \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire error_d1_reg;
  wire halt_cmplt_reg;
  wire m_axi_mm2s_aclk;
  wire min_assert_sftrst;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire mm2s_cntrl_reset_out_n;
  wire mm2s_halt;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire mm2s_prmry_reset_out_n;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire mm2s_prmry_reset_out_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire mm2s_prmry_reset_out_n_1;
  wire n_0_1124;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire out;
  wire p_11_out;
  wire p_1_out;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_halt;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire scndry_resetn_i;
  wire sft_rst_dly1;
  wire sft_rst_dly10;
  wire sft_rst_dly11;
  wire sft_rst_dly12;
  wire sft_rst_dly13;
  wire sft_rst_dly14;
  wire sft_rst_dly15;
  wire sft_rst_dly16;
  wire sft_rst_dly2;
  wire sft_rst_dly3;
  wire sft_rst_dly4;
  wire sft_rst_dly5;
  wire sft_rst_dly6;
  wire sft_rst_dly7;
  wire sft_rst_dly8;
  wire sft_rst_dly9;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re;

  top_blk_axi_dma_0_0_cdc_sync_1 \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .prmry_in(s_halt),
        .scndry_out(p_1_out));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1 
       (.I0(sft_rst_dly16),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1 
       (.I0(soft_reset_re),
        .I1(p_11_out),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0 ),
        .Q(s_halt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly9),
        .Q(sft_rst_dly10),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly10),
        .Q(sft_rst_dly11),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly11),
        .Q(sft_rst_dly12),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly12),
        .Q(sft_rst_dly13),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly13),
        .Q(sft_rst_dly14),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly14),
        .Q(sft_rst_dly15),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly15),
        .Q(sft_rst_dly16),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(1'b0),
        .Q(sft_rst_dly1),
        .S(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly1),
        .Q(sft_rst_dly2),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly2),
        .Q(sft_rst_dly3),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly3),
        .Q(sft_rst_dly4),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly4),
        .Q(sft_rst_dly5),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly5),
        .Q(sft_rst_dly6),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly6),
        .Q(sft_rst_dly7),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly7),
        .Q(sft_rst_dly8),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg 
       (.C(s_axi_lite_aclk),
        .CE(\dmacr_i_reg[0] ),
        .D(sft_rst_dly8),
        .Q(sft_rst_dly9),
        .R(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0 ));
  top_blk_axi_dma_0_0_cdc_sync_2 \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN 
       (.\GEN_ASYNC_RESET.s_soft_reset_i_reg (\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .prmry_in(halt_cmplt_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr));
  top_blk_axi_dma_0_0_cdc_sync_3 \GEN_ASYNC_RESET.REG_RESET_OUT 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (p_1_out),
        .\GEN_ASYNC_RESET.halt_i_reg (\GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .prmry_in(scndry_resetn_i),
        .scndry_out(mm2s_prmry_reset_out_n));
  FDRE \GEN_ASYNC_RESET.halt_cmplt_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(halt_cmplt_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.halt_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ),
        .Q(mm2s_halt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.s_soft_reset_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GEN_ASYNC_RESET.scndry_resetn_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.scndry_resetn_i_reg_0 ),
        .Q(scndry_resetn_i),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GEN_ASYNC_RESET.scndry_resetn_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.scndry_resetn_i_reg_0 ),
        .Q(out),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_FOR_ASYNC.p_ready_i_1 
       (.I0(mm2s_prmry_reset_out_n_0),
        .O(\GEN_FOR_ASYNC.p_last_d1_reg ));
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 
       (.I0(assert_sftrst_d1),
        .I1(min_assert_sftrst),
        .I2(scndry_out),
        .I3(soft_reset_clr),
        .O(\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    dm_scndry_resetn_inferred_i_1
       (.I0(scndry_out),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i),
        .O(\GEN_ASYNC_RESET.scndry_resetn_i_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dmacr_i[4]_i_1 
       (.I0(out),
        .O(error_d1_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(mm2s_prmry_reset_out_n),
        .O(mm2s_prmry_reset_out_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(mm2s_prmry_reset_out_n),
        .O(mm2s_prmry_reset_out_n_1));
  LUT1 #(
    .INIT(2'h1)) 
    i_1124
       (.I0(out),
        .O(n_0_1124));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(mm2s_cntrl_reset_out_n));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_s_h_halt_reg_i_1
       (.I0(mm2s_halt),
        .I1(sig_rst2all_stop_request),
        .O(sig_s_h_halt_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_re_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2] ),
        .Q(soft_reset_re),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_rst_module" *) 
module top_blk_axi_dma_0_0_axi_dma_rst_module
   (out,
    mm2s_prmry_reset_out_n_0,
    mm2s_prmry_reset_out_n_1,
    \GEN_ASYNC_RESET.scndry_resetn_i_reg ,
    mm2s_prmry_reset_out_n,
    mm2s_cntrl_reset_out_n,
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0 ,
    \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg ,
    soft_reset_d1,
    soft_reset_clr,
    error_d1_reg,
    rdy_to2,
    \GEN_ASYNC_READ.arready_d12_reg ,
    SR,
    \GEN_FOR_ASYNC.p_last_d1_reg ,
    sig_s_h_halt_reg_reg,
    s_axi_lite_aclk,
    \dmacr_i_reg[0] ,
    prmry_in,
    m_axi_mm2s_aclk,
    soft_reset,
    \dmacr_i_reg[2] ,
    p_11_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_rst2all_stop_request,
    axi_resetn);
  output out;
  output mm2s_prmry_reset_out_n_0;
  output mm2s_prmry_reset_out_n_1;
  output \GEN_ASYNC_RESET.scndry_resetn_i_reg ;
  output mm2s_prmry_reset_out_n;
  output mm2s_cntrl_reset_out_n;
  output \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0 ;
  output \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg ;
  output soft_reset_d1;
  output soft_reset_clr;
  output error_d1_reg;
  output rdy_to2;
  output \GEN_ASYNC_READ.arready_d12_reg ;
  output [0:0]SR;
  output \GEN_FOR_ASYNC.p_last_d1_reg ;
  output sig_s_h_halt_reg_reg;
  input s_axi_lite_aclk;
  input \dmacr_i_reg[0] ;
  input prmry_in;
  input m_axi_mm2s_aclk;
  input soft_reset;
  input \dmacr_i_reg[2] ;
  input p_11_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input sig_rst2all_stop_request;
  input axi_resetn;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_ASYNC_READ.arready_d12_reg ;
  wire \GEN_ASYNC_RESET.scndry_resetn_i_reg ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg ;
  wire \GEN_FOR_ASYNC.p_last_d1_reg ;
  wire \GEN_RESET_FOR_MM2S.RESET_I_n_9 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0 ;
  wire [0:0]SR;
  wire axi_resetn;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire error_d1_reg;
  wire m_axi_mm2s_aclk;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_prmry_reset_out_n_0;
  wire mm2s_prmry_reset_out_n_1;
  wire out;
  wire p_11_out;
  wire prmry_in;
  wire rdy_to2;
  wire s_axi_lite_aclk;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;

  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ASYNC_WRITE.awvalid_to2_i_1 
       (.I0(\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0 ),
        .O(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ASYNC_WRITE.rdy_to2_i_1 
       (.I0(\GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg ),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(rdy_to2));
  top_blk_axi_dma_0_0_axi_dma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.\GEN_ASYNC_RESET.scndry_resetn_i_reg_0 (\GEN_ASYNC_RESET.scndry_resetn_i_reg ),
        .\GEN_FOR_ASYNC.p_last_d1_reg (\GEN_FOR_ASYNC.p_last_d1_reg ),
        .\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg (\GEN_RESET_FOR_MM2S.RESET_I_n_9 ),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .error_d1_reg(error_d1_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_prmry_reset_out_n_0(mm2s_prmry_reset_out_n_0),
        .mm2s_prmry_reset_out_n_1(mm2s_prmry_reset_out_n_1),
        .out(out),
        .p_11_out(p_11_out),
        .prmry_in(prmry_in),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0 ),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(soft_reset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_MM2S.RESET_I_n_9 ),
        .Q(soft_reset_clr),
        .R(1'b0));
  top_blk_axi_dma_0_0_cdc_sync REG_HRD_RST
       (.axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0 ));
  top_blk_axi_dma_0_0_cdc_sync_0 REG_HRD_RST_OUT
       (.axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    arready_i_i_1
       (.I0(\GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg ),
        .O(\GEN_ASYNC_READ.arready_d12_reg ));
endmodule

(* ORIG_REF_NAME = "axi_dma_smple_sm" *) 
module top_blk_axi_dma_0_0_axi_dma_smple_sm
   (p_10_out,
    p_9_out,
    cmnds_queued,
    \smpl_cs_reg[1]_0 ,
    \smpl_cs_reg[1]_1 ,
    p_3_out,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    s_axi_lite_aclk,
    mm2s_error_reg,
    soft_reset,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    sts_received_i_reg,
    out,
    smpl_ns0__2,
    mm2s_stop_i,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ,
    Q,
    \dmacr_i_reg[3] ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[21] );
  output p_10_out;
  output p_9_out;
  output cmnds_queued;
  output \smpl_cs_reg[1]_0 ;
  output \smpl_cs_reg[1]_1 ;
  output [55:0]p_3_out;
  input \GEN_ASYNC_RESET.scndry_resetn_reg ;
  input s_axi_lite_aclk;
  input mm2s_error_reg;
  input soft_reset;
  input \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  input sts_received_i_reg;
  input out;
  input smpl_ns0__2;
  input mm2s_stop_i;
  input \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ;
  input [31:0]Q;
  input \dmacr_i_reg[3] ;
  input [21:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] ;

  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_CMD_BTT_LESS_23.cmnd_data[31]_i_1_n_0 ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ;
  wire [21:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] ;
  wire [31:0]Q;
  wire cmnds_queued;
  wire cmnds_queued_i_1_n_0;
  wire \dmacr_i_reg[3] ;
  wire mm2s_error_reg;
  wire mm2s_stop_i;
  wire out;
  wire p_10_out;
  wire [55:0]p_3_out;
  wire p_9_out;
  wire s_axi_lite_aclk;
  wire \smpl_cs[0]_i_1_n_0 ;
  wire \smpl_cs[1]_i_1_n_0 ;
  wire \smpl_cs_reg[1]_0 ;
  wire \smpl_cs_reg[1]_1 ;
  wire smpl_ns0__2;
  wire soft_reset;
  wire sts_received_clr_cmb;
  wire sts_received_i_reg;
  wire write_cmnd_cmb;

  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_CMD_BTT_LESS_23.cmnd_data[31]_i_1 
       (.I0(out),
        .I1(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .I2(p_3_out[23]),
        .O(\GEN_CMD_BTT_LESS_23.cmnd_data[31]_i_1_n_0 ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [0]),
        .Q(p_3_out[0]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [10]),
        .Q(p_3_out[10]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [11]),
        .Q(p_3_out[11]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [12]),
        .Q(p_3_out[12]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [13]),
        .Q(p_3_out[13]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [14]),
        .Q(p_3_out[14]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [15]),
        .Q(p_3_out[15]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [16]),
        .Q(p_3_out[16]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [17]),
        .Q(p_3_out[17]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [18]),
        .Q(p_3_out[18]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [19]),
        .Q(p_3_out[19]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [1]),
        .Q(p_3_out[1]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [20]),
        .Q(p_3_out[20]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [21]),
        .Q(p_3_out[21]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\dmacr_i_reg[3] ),
        .Q(p_3_out[22]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [2]),
        .Q(p_3_out[2]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_CMD_BTT_LESS_23.cmnd_data[31]_i_1_n_0 ),
        .Q(p_3_out[23]),
        .R(1'b0));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[32] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[0]),
        .Q(p_3_out[24]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[33] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[1]),
        .Q(p_3_out[25]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[34] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[2]),
        .Q(p_3_out[26]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[35] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[3]),
        .Q(p_3_out[27]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[36] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[4]),
        .Q(p_3_out[28]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[37] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[5]),
        .Q(p_3_out[29]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[38] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[6]),
        .Q(p_3_out[30]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[39] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[7]),
        .Q(p_3_out[31]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [3]),
        .Q(p_3_out[3]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[40] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[8]),
        .Q(p_3_out[32]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[41] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[9]),
        .Q(p_3_out[33]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[42] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[10]),
        .Q(p_3_out[34]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[43] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[11]),
        .Q(p_3_out[35]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[44] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[12]),
        .Q(p_3_out[36]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[45] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[13]),
        .Q(p_3_out[37]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[46] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[14]),
        .Q(p_3_out[38]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[47] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[15]),
        .Q(p_3_out[39]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[48] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[16]),
        .Q(p_3_out[40]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[49] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[17]),
        .Q(p_3_out[41]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [4]),
        .Q(p_3_out[4]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[50] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[18]),
        .Q(p_3_out[42]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[51] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[19]),
        .Q(p_3_out[43]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[52] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[20]),
        .Q(p_3_out[44]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[53] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[21]),
        .Q(p_3_out[45]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[54] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[22]),
        .Q(p_3_out[46]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[55] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[23]),
        .Q(p_3_out[47]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[56] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[24]),
        .Q(p_3_out[48]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[57] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[25]),
        .Q(p_3_out[49]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[58] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[26]),
        .Q(p_3_out[50]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[59] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[27]),
        .Q(p_3_out[51]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [5]),
        .Q(p_3_out[5]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[60] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[28]),
        .Q(p_3_out[52]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[61] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[29]),
        .Q(p_3_out[53]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[62] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[30]),
        .Q(p_3_out[54]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[63] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(Q[31]),
        .Q(p_3_out[55]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [6]),
        .Q(p_3_out[6]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [7]),
        .Q(p_3_out[7]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [8]),
        .Q(p_3_out[8]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \GEN_CMD_BTT_LESS_23.cmnd_data_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .D(\GEN_REG_FOR_SMPL.buffer_length_i_reg[21] [9]),
        .Q(p_3_out[9]),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_CMD_BTT_LESS_23.cmnd_wr_i_i_1 
       (.I0(\smpl_cs_reg[1]_0 ),
        .I1(\smpl_cs_reg[1]_1 ),
        .I2(mm2s_error_reg),
        .I3(soft_reset),
        .I4(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .O(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.cmnd_wr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(p_10_out),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  LUT6 #(
    .INIT(64'h000000000000F200)) 
    cmnds_queued_i_1
       (.I0(cmnds_queued),
        .I1(sts_received_i_reg),
        .I2(p_10_out),
        .I3(out),
        .I4(soft_reset),
        .I5(mm2s_error_reg),
        .O(cmnds_queued_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cmnds_queued_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(cmnds_queued_i_1_n_0),
        .Q(cmnds_queued),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h001000FF00100000)) 
    \smpl_cs[0]_i_1 
       (.I0(mm2s_error_reg),
        .I1(soft_reset),
        .I2(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .I3(\smpl_cs_reg[1]_0 ),
        .I4(\smpl_cs_reg[1]_1 ),
        .I5(smpl_ns0__2),
        .O(\smpl_cs[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00110300)) 
    \smpl_cs[1]_i_1 
       (.I0(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .I1(mm2s_stop_i),
        .I2(sts_received_i_reg),
        .I3(\smpl_cs_reg[1]_0 ),
        .I4(\smpl_cs_reg[1]_1 ),
        .O(\smpl_cs[1]_i_1_n_0 ));
  FDRE \smpl_cs_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\smpl_cs[0]_i_1_n_0 ),
        .Q(\smpl_cs_reg[1]_1 ),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE \smpl_cs_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\smpl_cs[1]_i_1_n_0 ),
        .Q(\smpl_cs_reg[1]_0 ),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  LUT5 #(
    .INIT(32'h55540000)) 
    sts_received_clr_i_1
       (.I0(\smpl_cs_reg[1]_1 ),
        .I1(sts_received_i_reg),
        .I2(mm2s_error_reg),
        .I3(soft_reset),
        .I4(\smpl_cs_reg[1]_0 ),
        .O(sts_received_clr_cmb));
  FDRE sts_received_clr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_received_clr_cmb),
        .Q(p_9_out),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
endmodule

(* ORIG_REF_NAME = "axi_dma_sofeof_gen" *) 
module top_blk_axi_dma_0_0_axi_dma_sofeof_gen
   (axi_dma_tstvec,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    s_axi_lite_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    m_axis_mm2s_tready,
    m_axi_mm2s_aclk,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    out);
  output [1:0]axi_dma_tstvec;
  input \GEN_ASYNC_RESET.scndry_resetn_reg ;
  input s_axi_lite_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input m_axis_mm2s_tready;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_tvalid;
  input m_axis_mm2s_tlast;
  input out;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_FOR_ASYNC.EOF_REG2PRMRY_n_0 ;
  wire \GEN_FOR_ASYNC.EOF_REG2PRMRY_n_2 ;
  wire \GEN_FOR_ASYNC.EOF_REG2SCNDRY_n_0 ;
  wire [1:0]axi_dma_tstvec;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire out;
  wire p_1_out;
  wire p_2_out;
  wire p_3_out;
  wire p_6_out__0;
  wire p_7_out;
  wire p_8_out;
  wire p_eof;
  wire p_eof_d3;
  wire p_last;
  wire p_last_d1;
  wire p_last_re;
  wire p_ready;
  wire p_sof;
  wire p_valid;
  wire p_valid_d1;
  wire s_axi_lite_aclk;
  wire s_eof_d3;
  wire s_eof_re_latch;
  wire s_sof_d3;

  top_blk_axi_dma_0_0_cdc_sync_74 \GEN_FOR_ASYNC.EOF_REG2PRMRY 
       (.\GEN_FOR_ASYNC.p_eof_reg (\GEN_FOR_ASYNC.EOF_REG2PRMRY_n_2 ),
        .\GEN_FOR_ASYNC.p_eof_reg_0 (p_eof),
        .\GEN_FOR_ASYNC.p_sof_reg (\GEN_FOR_ASYNC.EOF_REG2PRMRY_n_0 ),
        .\GEN_FOR_ASYNC.s_eof_re_latch_reg (s_eof_re_latch),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_8_out(p_8_out),
        .p_eof_d3(p_eof_d3),
        .p_last_re(p_last_re),
        .p_valid_d1(p_valid_d1),
        .prmry_in(p_sof),
        .scndry_out(p_1_out));
  top_blk_axi_dma_0_0_cdc_sync_75 \GEN_FOR_ASYNC.EOF_REG2SCNDRY 
       (.\GEN_FOR_ASYNC.s_eof_re_latch_reg (\GEN_FOR_ASYNC.EOF_REG2SCNDRY_n_0 ),
        .\GEN_FOR_ASYNC.s_eof_re_latch_reg_0 (s_eof_re_latch),
        .axi_dma_tstvec(axi_dma_tstvec[1]),
        .prmry_in(p_eof),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_eof_d3(s_eof_d3),
        .scndry_out(p_2_out));
  top_blk_axi_dma_0_0_cdc_sync_76 \GEN_FOR_ASYNC.SOF_REG2SCNDRY 
       (.axi_dma_tstvec(axi_dma_tstvec[0]),
        .prmry_in(p_sof),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_sof_d3(s_sof_d3),
        .scndry_out(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_eof_d3_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(p_eof_d3),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_eof_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_ASYNC.EOF_REG2PRMRY_n_2 ),
        .Q(p_eof),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_FOR_ASYNC.p_last_d1_i_1 
       (.I0(p_last),
        .I1(p_valid),
        .I2(p_ready),
        .O(p_7_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_last_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_7_out),
        .Q(p_last_d1),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_last_re_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_6_out__0),
        .Q(p_last_re),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_last_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tlast),
        .Q(p_last),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_ready_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tready),
        .Q(p_ready),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_sof_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_ASYNC.EOF_REG2PRMRY_n_0 ),
        .Q(p_sof),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_FOR_ASYNC.p_valid_d1_i_1 
       (.I0(p_valid),
        .I1(p_ready),
        .O(p_8_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_valid_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(p_valid_d1),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_valid_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tvalid),
        .Q(p_valid),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.s_eof_d3_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(s_eof_d3),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.s_eof_re_latch_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_ASYNC.EOF_REG2SCNDRY_n_0 ),
        .Q(s_eof_re_latch),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.s_sof_d3_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_3_out),
        .Q(s_sof_d3),
        .R(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    p_6_out
       (.I0(p_last_d1),
        .I1(p_last),
        .I2(p_valid),
        .I3(p_ready),
        .O(p_6_out__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync
   (scndry_out,
    axi_resetn,
    s_axi_lite_aclk);
  output scndry_out;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire axi_resetn;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_0
   (scndry_out,
    axi_resetn,
    s_axi_lite_aclk);
  output scndry_out;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire axi_resetn;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_1
   (scndry_out,
    prmry_in,
    m_axi_mm2s_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_mm2s_aclk;

  wire m_axi_mm2s_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_2
   (\GEN_ASYNC_RESET.s_soft_reset_i_reg ,
    soft_reset_clr,
    s_soft_reset_i,
    \dmacr_i_reg[0] ,
    soft_reset,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  input soft_reset_clr;
  input s_soft_reset_i;
  input \dmacr_i_reg[0] ;
  input soft_reset;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  wire \dmacr_i_reg[0] ;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_halt_cmplt;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire soft_reset;
  wire soft_reset_clr;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_halt_cmplt),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \GEN_ASYNC_RESET.s_soft_reset_i_i_1 
       (.I0(soft_reset_clr),
        .I1(s_soft_reset_i),
        .I2(\dmacr_i_reg[0] ),
        .I3(soft_reset),
        .I4(s_halt_cmplt),
        .O(\GEN_ASYNC_RESET.s_soft_reset_i_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_3
   (\GEN_ASYNC_RESET.halt_i_reg ,
    scndry_out,
    mm2s_halt,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    prmry_in,
    m_axi_mm2s_aclk);
  output \GEN_ASYNC_RESET.halt_i_reg ;
  output scndry_out;
  input mm2s_halt;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input prmry_in;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA8)) 
    \GEN_ASYNC_RESET.halt_i_i_1 
       (.I0(scndry_out),
        .I1(mm2s_halt),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(\GEN_ASYNC_RESET.halt_i_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_4
   (scndry_out,
    prmry_in,
    m_axi_mm2s_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_mm2s_aclk;

  wire m_axi_mm2s_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_5
   (sig_fifo_ainit_0,
    sig_halt_cmplt_reg,
    SR,
    scndry_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    sig_mvalid_stop,
    prmry_in,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    m_axi_mm2s_aclk);
  output sig_fifo_ainit_0;
  output sig_halt_cmplt_reg;
  output [0:0]SR;
  input scndry_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input sig_mvalid_stop;
  input prmry_in;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire p_1_out;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire sig_fifo_ainit_0;
  wire sig_halt_cmplt_reg;
  wire sig_mvalid_stop;
  wire sig_secondary_aresetn_reg_tmp;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_secondary_aresetn_reg_tmp),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O(sig_secondary_aresetn_reg_tmp));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(p_1_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFD)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(prmry_in),
        .I1(p_1_out),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(sig_halt_cmplt_reg));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0 
       (.I0(sig_halt_cmplt_reg),
        .I1(scndry_out),
        .I2(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O(sig_fifo_ainit_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(sig_halt_cmplt_reg),
        .I1(sig_mvalid_stop),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_6
   (sig_fifo_ainit,
    scndry_out,
    sig_cmd_stat_rst_user,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    prmry_in,
    s_axi_lite_aclk);
  output sig_fifo_ainit;
  output scndry_out;
  output sig_cmd_stat_rst_user;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire sig_cmd_stat_rst_user;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_fifo_ainit;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1 
       (.I0(scndry_out),
        .I1(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_fifo_ainit));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h7)) 
    sig_init_reg_i_1
       (.I0(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I1(scndry_out),
        .O(sig_cmd_stat_rst_user));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_69
   (mm2s_introut,
    prmry_in,
    s_axi_lite_aclk);
  output mm2s_introut;
  input prmry_in;
  input s_axi_lite_aclk;

  wire mm2s_introut;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mm2s_introut),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_70
   (\GEN_ASYNC_WRITE.ip_addr_cap_reg ,
    scndry_out,
    awvalid_to2,
    ip_addr_cap,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_ASYNC_WRITE.ip_addr_cap_reg ;
  output scndry_out;
  input awvalid_to2;
  input ip_addr_cap;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GEN_ASYNC_WRITE.ip_addr_cap_reg ;
  wire awvalid_to2;
  wire ip_addr_cap;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_i_2 
       (.I0(awvalid_to2),
        .I1(scndry_out),
        .I2(ip_addr_cap),
        .O(\GEN_ASYNC_WRITE.ip_addr_cap_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_71
   (\GEN_ASYNC_WRITE.bvalid_i_reg ,
    \GEN_ASYNC_WRITE.bvalid_i_reg_0 ,
    s_axi_lite_wready,
    \GEN_ASYNC_WRITE.rdy_to2_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_ASYNC_WRITE.bvalid_i_reg ;
  output \GEN_ASYNC_WRITE.bvalid_i_reg_0 ;
  output s_axi_lite_wready;
  input \GEN_ASYNC_WRITE.rdy_to2_reg ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_WRITE.bvalid_i_reg ;
  wire \GEN_ASYNC_WRITE.bvalid_i_reg_0 ;
  wire \GEN_ASYNC_WRITE.rdy_to2_reg ;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_wready;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GEN_ASYNC_WRITE.bvalid_i_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h0020F020)) 
    \GEN_ASYNC_WRITE.bvalid_i_i_1 
       (.I0(\GEN_ASYNC_WRITE.rdy_to2_reg ),
        .I1(\GEN_ASYNC_WRITE.bvalid_i_reg_0 ),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I3(s_axi_lite_bvalid),
        .I4(s_axi_lite_bready),
        .O(\GEN_ASYNC_WRITE.bvalid_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_lite_wready_INST_0
       (.I0(\GEN_ASYNC_WRITE.rdy_to2_reg ),
        .I1(\GEN_ASYNC_WRITE.bvalid_i_reg_0 ),
        .O(s_axi_lite_wready));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_72
   (\GEN_ASYNC_WRITE.ip_addr_cap_reg ,
    scndry_out,
    rdy_back,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_ASYNC_WRITE.ip_addr_cap_reg ;
  output scndry_out;
  input rdy_back;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_WRITE.ip_addr_cap_reg ;
  wire prmry_in;
  wire rdy_back;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_i_1 
       (.I0(rdy_back),
        .I1(scndry_out),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(\GEN_ASYNC_WRITE.ip_addr_cap_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_73
   (\GEN_ASYNC_WRITE.ip_data_cap_reg ,
    scndry_out,
    wvalid_to2,
    ip_data_cap,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_ASYNC_WRITE.ip_data_cap_reg ;
  output scndry_out;
  input wvalid_to2;
  input ip_data_cap;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GEN_ASYNC_WRITE.ip_data_cap_reg ;
  wire ip_data_cap;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire wvalid_to2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.ip_data_cap_i_1 
       (.I0(wvalid_to2),
        .I1(scndry_out),
        .I2(ip_data_cap),
        .O(\GEN_ASYNC_WRITE.ip_data_cap_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_74
   (\GEN_FOR_ASYNC.p_sof_reg ,
    scndry_out,
    \GEN_FOR_ASYNC.p_eof_reg ,
    prmry_in,
    p_8_out,
    p_valid_d1,
    out,
    p_eof_d3,
    \GEN_FOR_ASYNC.p_eof_reg_0 ,
    p_last_re,
    \GEN_FOR_ASYNC.s_eof_re_latch_reg ,
    m_axi_mm2s_aclk);
  output \GEN_FOR_ASYNC.p_sof_reg ;
  output scndry_out;
  output \GEN_FOR_ASYNC.p_eof_reg ;
  input prmry_in;
  input p_8_out;
  input p_valid_d1;
  input out;
  input p_eof_d3;
  input \GEN_FOR_ASYNC.p_eof_reg_0 ;
  input p_last_re;
  input \GEN_FOR_ASYNC.s_eof_re_latch_reg ;
  input m_axi_mm2s_aclk;

  wire \GEN_FOR_ASYNC.p_eof_reg ;
  wire \GEN_FOR_ASYNC.p_eof_reg_0 ;
  wire \GEN_FOR_ASYNC.p_sof_reg ;
  wire \GEN_FOR_ASYNC.s_eof_re_latch_reg ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire p_8_out;
  wire p_eof_d3;
  wire p_last_re;
  wire p_valid_d1;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_ASYNC.s_eof_re_latch_reg ),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE20000E200000000)) 
    \GEN_FOR_ASYNC.p_eof_i_1 
       (.I0(\GEN_FOR_ASYNC.p_eof_reg_0 ),
        .I1(p_last_re),
        .I2(prmry_in),
        .I3(p_eof_d3),
        .I4(scndry_out),
        .I5(out),
        .O(\GEN_FOR_ASYNC.p_eof_reg ));
  LUT6 #(
    .INIT(64'hAE0000000000AE00)) 
    \GEN_FOR_ASYNC.p_sof_i_1 
       (.I0(prmry_in),
        .I1(p_8_out),
        .I2(p_valid_d1),
        .I3(out),
        .I4(scndry_out),
        .I5(p_eof_d3),
        .O(\GEN_FOR_ASYNC.p_sof_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_75
   (\GEN_FOR_ASYNC.s_eof_re_latch_reg ,
    scndry_out,
    axi_dma_tstvec,
    s_eof_d3,
    \GEN_FOR_ASYNC.s_eof_re_latch_reg_0 ,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_FOR_ASYNC.s_eof_re_latch_reg ;
  output scndry_out;
  output [0:0]axi_dma_tstvec;
  input s_eof_d3;
  input \GEN_FOR_ASYNC.s_eof_re_latch_reg_0 ;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GEN_FOR_ASYNC.s_eof_re_latch_reg ;
  wire \GEN_FOR_ASYNC.s_eof_re_latch_reg_0 ;
  wire [0:0]axi_dma_tstvec;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_eof_d3;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \GEN_FOR_ASYNC.s_eof_re_latch_i_1 
       (.I0(s_eof_d3),
        .I1(scndry_out),
        .I2(\GEN_FOR_ASYNC.s_eof_re_latch_reg_0 ),
        .O(\GEN_FOR_ASYNC.s_eof_re_latch_reg ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_dma_tstvec[1]_INST_0 
       (.I0(scndry_out),
        .I1(s_eof_d3),
        .O(axi_dma_tstvec));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_76
   (axi_dma_tstvec,
    scndry_out,
    s_sof_d3,
    prmry_in,
    s_axi_lite_aclk);
  output [0:0]axi_dma_tstvec;
  output scndry_out;
  input s_sof_d3;
  input prmry_in;
  input s_axi_lite_aclk;

  wire [0:0]axi_dma_tstvec;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_sof_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \axi_dma_tstvec[0]_INST_0 
       (.I0(scndry_out),
        .I1(s_sof_d3),
        .O(axi_dma_tstvec));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync_77
   (scndry_out,
    prmry_in,
    s_axi_lite_aclk);
  output scndry_out;
  input prmry_in;
  input s_axi_lite_aclk;

  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync__parameterized0
   (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s_axi_lite_awaddr,
    s_axi_lite_aclk);
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] ;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [4:0]s_axi_lite_awaddr;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ;
  wire [6:2]awaddr_d1_cdc_tig;
  wire s_axi_lite_aclk;
  wire [4:0]s_axi_lite_awaddr;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr_d1_cdc_tig[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I2(awaddr_d1_cdc_tig[2]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(awaddr_d1_cdc_tig[4]),
        .I5(awaddr_d1_cdc_tig[6]),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I1(awaddr_d1_cdc_tig[3]),
        .I2(awaddr_d1_cdc_tig[5]),
        .I3(awaddr_d1_cdc_tig[6]),
        .I4(awaddr_d1_cdc_tig[2]),
        .I5(awaddr_d1_cdc_tig[4]),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I2(awaddr_d1_cdc_tig[2]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(awaddr_d1_cdc_tig[4]),
        .I5(awaddr_d1_cdc_tig[6]),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[6]_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I1(awaddr_d1_cdc_tig[3]),
        .I2(awaddr_d1_cdc_tig[4]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(awaddr_d1_cdc_tig[2]),
        .I5(awaddr_d1_cdc_tig[6]),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync__parameterized1
   (\dmacr_i_reg[16] ,
    p_3_out,
    scndry_vect_out,
    \dmacr_i_reg[2] ,
    out,
    p_2_out,
    \dmacr_i_reg[2]_0 ,
    soft_reset_clr,
    s_axi_lite_wdata,
    s_axi_lite_aclk);
  output [0:0]\dmacr_i_reg[16] ;
  output p_3_out;
  output [31:0]scndry_vect_out;
  output \dmacr_i_reg[2] ;
  input out;
  input [1:0]p_2_out;
  input \dmacr_i_reg[2]_0 ;
  input soft_reset_clr;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_aclk;

  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0 ;
  wire \dmacr_i[23]_i_2_n_0 ;
  wire \dmacr_i[23]_i_3_n_0 ;
  wire [0:0]\dmacr_i_reg[16] ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire out;
  wire [1:0]p_2_out;
  wire p_3_out;
  wire s_axi_lite_aclk;
  wire [31:0]s_axi_lite_wdata;
  wire [31:0]scndry_vect_out;
  wire soft_reset_clr;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(scndry_vect_out[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(scndry_vect_out[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(scndry_vect_out[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(scndry_vect_out[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(scndry_vect_out[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(scndry_vect_out[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(scndry_vect_out[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(scndry_vect_out[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(scndry_vect_out[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(scndry_vect_out[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(scndry_vect_out[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(scndry_vect_out[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(scndry_vect_out[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(scndry_vect_out[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(scndry_vect_out[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(scndry_vect_out[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_1 
       (.I0(p_2_out[1]),
        .I1(\GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0 ),
        .I2(\GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ),
        .I3(scndry_vect_out[21]),
        .I4(scndry_vect_out[20]),
        .I5(\dmacr_i[23]_i_3_n_0 ),
        .O(p_3_out));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_2 
       (.I0(scndry_vect_out[13]),
        .I1(scndry_vect_out[12]),
        .I2(scndry_vect_out[15]),
        .I3(scndry_vect_out[14]),
        .I4(\GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_3 
       (.I0(scndry_vect_out[5]),
        .I1(scndry_vect_out[4]),
        .I2(scndry_vect_out[7]),
        .I3(scndry_vect_out[6]),
        .I4(\GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0 ),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_4 
       (.I0(scndry_vect_out[10]),
        .I1(scndry_vect_out[11]),
        .I2(scndry_vect_out[8]),
        .I3(scndry_vect_out[9]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_5 
       (.I0(scndry_vect_out[2]),
        .I1(scndry_vect_out[3]),
        .I2(scndry_vect_out[0]),
        .I3(scndry_vect_out[1]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h555D)) 
    \dmacr_i[23]_i_1 
       (.I0(out),
        .I1(p_2_out[0]),
        .I2(\dmacr_i[23]_i_2_n_0 ),
        .I3(\dmacr_i[23]_i_3_n_0 ),
        .O(\dmacr_i_reg[16] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dmacr_i[23]_i_2 
       (.I0(scndry_vect_out[23]),
        .I1(scndry_vect_out[22]),
        .I2(scndry_vect_out[20]),
        .I3(scndry_vect_out[21]),
        .O(\dmacr_i[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dmacr_i[23]_i_3 
       (.I0(scndry_vect_out[18]),
        .I1(scndry_vect_out[19]),
        .I2(scndry_vect_out[16]),
        .I3(scndry_vect_out[17]),
        .O(\dmacr_i[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00EA)) 
    \dmacr_i[2]_i_1 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(p_2_out[0]),
        .I2(scndry_vect_out[2]),
        .I3(soft_reset_clr),
        .O(\dmacr_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync__parameterized2
   (scndry_vect_out,
    s_axi_lite_araddr,
    s_axi_lite_aclk);
  output [9:0]scndry_vect_out;
  input [9:0]s_axi_lite_araddr;
  input s_axi_lite_aclk;

  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d1_cdc_to_6;
  wire s_level_out_bus_d1_cdc_to_7;
  wire s_level_out_bus_d1_cdc_to_8;
  wire s_level_out_bus_d1_cdc_to_9;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d2_6;
  wire s_level_out_bus_d2_7;
  wire s_level_out_bus_d2_8;
  wire s_level_out_bus_d2_9;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;
  wire s_level_out_bus_d3_6;
  wire s_level_out_bus_d3_7;
  wire s_level_out_bus_d3_8;
  wire s_level_out_bus_d3_9;
  wire [9:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_6),
        .Q(s_level_out_bus_d2_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_7),
        .Q(s_level_out_bus_d2_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_8),
        .Q(s_level_out_bus_d2_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_9),
        .Q(s_level_out_bus_d2_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_6),
        .Q(s_level_out_bus_d3_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_7),
        .Q(s_level_out_bus_d3_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_8),
        .Q(s_level_out_bus_d3_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_9),
        .Q(s_level_out_bus_d3_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_6),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_7),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_8),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_9),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[6]),
        .Q(s_level_out_bus_d1_cdc_to_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[7]),
        .Q(s_level_out_bus_d1_cdc_to_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[8]),
        .Q(s_level_out_bus_d1_cdc_to_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[9]),
        .Q(s_level_out_bus_d1_cdc_to_9),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync__parameterized3
   (E,
    scndry_out,
    ip_arvalid_d3,
    s_axi_lite_arready,
    s_axi_lite_aclk);
  output [0:0]E;
  output scndry_out;
  input ip_arvalid_d3;
  input s_axi_lite_arready;
  input s_axi_lite_aclk;

  wire [0:0]E;
  wire ip_arvalid_d3;
  wire s_axi_lite_aclk;
  wire s_axi_lite_arready;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_READ.rvalid_i_1 
       (.I0(scndry_out),
        .I1(ip_arvalid_d3),
        .O(E));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_dma_0_0_cdc_sync__parameterized4
   (scndry_vect_out,
    Q,
    s_axi_lite_aclk);
  output [31:0]scndry_vect_out;
  input [31:0]Q;
  input s_axi_lite_aclk;

  wire [31:0]Q;
  wire s_axi_lite_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_10;
  wire s_level_out_bus_d1_cdc_to_11;
  wire s_level_out_bus_d1_cdc_to_12;
  wire s_level_out_bus_d1_cdc_to_13;
  wire s_level_out_bus_d1_cdc_to_14;
  wire s_level_out_bus_d1_cdc_to_15;
  wire s_level_out_bus_d1_cdc_to_16;
  wire s_level_out_bus_d1_cdc_to_17;
  wire s_level_out_bus_d1_cdc_to_18;
  wire s_level_out_bus_d1_cdc_to_19;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_20;
  wire s_level_out_bus_d1_cdc_to_21;
  wire s_level_out_bus_d1_cdc_to_22;
  wire s_level_out_bus_d1_cdc_to_23;
  wire s_level_out_bus_d1_cdc_to_24;
  wire s_level_out_bus_d1_cdc_to_25;
  wire s_level_out_bus_d1_cdc_to_26;
  wire s_level_out_bus_d1_cdc_to_27;
  wire s_level_out_bus_d1_cdc_to_28;
  wire s_level_out_bus_d1_cdc_to_29;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_30;
  wire s_level_out_bus_d1_cdc_to_31;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d1_cdc_to_6;
  wire s_level_out_bus_d1_cdc_to_7;
  wire s_level_out_bus_d1_cdc_to_8;
  wire s_level_out_bus_d1_cdc_to_9;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_10;
  wire s_level_out_bus_d2_11;
  wire s_level_out_bus_d2_12;
  wire s_level_out_bus_d2_13;
  wire s_level_out_bus_d2_14;
  wire s_level_out_bus_d2_15;
  wire s_level_out_bus_d2_16;
  wire s_level_out_bus_d2_17;
  wire s_level_out_bus_d2_18;
  wire s_level_out_bus_d2_19;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_20;
  wire s_level_out_bus_d2_21;
  wire s_level_out_bus_d2_22;
  wire s_level_out_bus_d2_23;
  wire s_level_out_bus_d2_24;
  wire s_level_out_bus_d2_25;
  wire s_level_out_bus_d2_26;
  wire s_level_out_bus_d2_27;
  wire s_level_out_bus_d2_28;
  wire s_level_out_bus_d2_29;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_30;
  wire s_level_out_bus_d2_31;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d2_6;
  wire s_level_out_bus_d2_7;
  wire s_level_out_bus_d2_8;
  wire s_level_out_bus_d2_9;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_10;
  wire s_level_out_bus_d3_11;
  wire s_level_out_bus_d3_12;
  wire s_level_out_bus_d3_13;
  wire s_level_out_bus_d3_14;
  wire s_level_out_bus_d3_15;
  wire s_level_out_bus_d3_16;
  wire s_level_out_bus_d3_17;
  wire s_level_out_bus_d3_18;
  wire s_level_out_bus_d3_19;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_20;
  wire s_level_out_bus_d3_21;
  wire s_level_out_bus_d3_22;
  wire s_level_out_bus_d3_23;
  wire s_level_out_bus_d3_24;
  wire s_level_out_bus_d3_25;
  wire s_level_out_bus_d3_26;
  wire s_level_out_bus_d3_27;
  wire s_level_out_bus_d3_28;
  wire s_level_out_bus_d3_29;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_30;
  wire s_level_out_bus_d3_31;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;
  wire s_level_out_bus_d3_6;
  wire s_level_out_bus_d3_7;
  wire s_level_out_bus_d3_8;
  wire s_level_out_bus_d3_9;
  wire [31:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_10),
        .Q(s_level_out_bus_d2_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_11),
        .Q(s_level_out_bus_d2_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_12),
        .Q(s_level_out_bus_d2_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_13),
        .Q(s_level_out_bus_d2_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_14),
        .Q(s_level_out_bus_d2_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_15),
        .Q(s_level_out_bus_d2_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_16),
        .Q(s_level_out_bus_d2_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_17),
        .Q(s_level_out_bus_d2_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_18),
        .Q(s_level_out_bus_d2_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_19),
        .Q(s_level_out_bus_d2_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_20),
        .Q(s_level_out_bus_d2_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_21),
        .Q(s_level_out_bus_d2_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_22),
        .Q(s_level_out_bus_d2_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_23),
        .Q(s_level_out_bus_d2_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_24),
        .Q(s_level_out_bus_d2_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_25),
        .Q(s_level_out_bus_d2_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_26),
        .Q(s_level_out_bus_d2_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_27),
        .Q(s_level_out_bus_d2_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_28),
        .Q(s_level_out_bus_d2_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_29),
        .Q(s_level_out_bus_d2_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_30),
        .Q(s_level_out_bus_d2_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_31),
        .Q(s_level_out_bus_d2_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_6),
        .Q(s_level_out_bus_d2_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_7),
        .Q(s_level_out_bus_d2_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_8),
        .Q(s_level_out_bus_d2_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_9),
        .Q(s_level_out_bus_d2_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_10),
        .Q(s_level_out_bus_d3_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_11),
        .Q(s_level_out_bus_d3_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_12),
        .Q(s_level_out_bus_d3_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_13),
        .Q(s_level_out_bus_d3_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_14),
        .Q(s_level_out_bus_d3_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_15),
        .Q(s_level_out_bus_d3_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_16),
        .Q(s_level_out_bus_d3_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_17),
        .Q(s_level_out_bus_d3_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_18),
        .Q(s_level_out_bus_d3_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_19),
        .Q(s_level_out_bus_d3_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_20),
        .Q(s_level_out_bus_d3_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_21),
        .Q(s_level_out_bus_d3_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_22),
        .Q(s_level_out_bus_d3_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_23),
        .Q(s_level_out_bus_d3_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_24),
        .Q(s_level_out_bus_d3_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_25),
        .Q(s_level_out_bus_d3_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_26),
        .Q(s_level_out_bus_d3_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_27),
        .Q(s_level_out_bus_d3_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_28),
        .Q(s_level_out_bus_d3_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_29),
        .Q(s_level_out_bus_d3_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_30),
        .Q(s_level_out_bus_d3_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_31),
        .Q(s_level_out_bus_d3_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_6),
        .Q(s_level_out_bus_d3_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_7),
        .Q(s_level_out_bus_d3_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_8),
        .Q(s_level_out_bus_d3_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_9),
        .Q(s_level_out_bus_d3_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_10),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_11),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_12),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_13),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_14),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_15),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_16),
        .Q(scndry_vect_out[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_17),
        .Q(scndry_vect_out[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_18),
        .Q(scndry_vect_out[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_19),
        .Q(scndry_vect_out[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_20),
        .Q(scndry_vect_out[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_21),
        .Q(scndry_vect_out[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_22),
        .Q(scndry_vect_out[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_23),
        .Q(scndry_vect_out[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_24),
        .Q(scndry_vect_out[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_25),
        .Q(scndry_vect_out[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_26),
        .Q(scndry_vect_out[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_27),
        .Q(scndry_vect_out[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_28),
        .Q(scndry_vect_out[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_29),
        .Q(scndry_vect_out[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_30),
        .Q(scndry_vect_out[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_31),
        .Q(scndry_vect_out[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_6),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_7),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_8),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_9),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(s_level_out_bus_d1_cdc_to_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(s_level_out_bus_d1_cdc_to_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(s_level_out_bus_d1_cdc_to_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(s_level_out_bus_d1_cdc_to_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(s_level_out_bus_d1_cdc_to_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(s_level_out_bus_d1_cdc_to_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(s_level_out_bus_d1_cdc_to_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(s_level_out_bus_d1_cdc_to_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(s_level_out_bus_d1_cdc_to_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(s_level_out_bus_d1_cdc_to_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(s_level_out_bus_d1_cdc_to_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(s_level_out_bus_d1_cdc_to_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(s_level_out_bus_d1_cdc_to_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(s_level_out_bus_d1_cdc_to_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(s_level_out_bus_d1_cdc_to_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(s_level_out_bus_d1_cdc_to_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(s_level_out_bus_d1_cdc_to_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(s_level_out_bus_d1_cdc_to_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(s_level_out_bus_d1_cdc_to_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(s_level_out_bus_d1_cdc_to_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(s_level_out_bus_d1_cdc_to_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(s_level_out_bus_d1_cdc_to_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(s_level_out_bus_d1_cdc_to_9),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module top_blk_axi_dma_0_0_cntr_incr_decr_addn_f
   (SR,
    sig_dqual_reg_empty_reg,
    sig_good_mmap_dbeat15_out__0,
    fifo_full_p1,
    Q,
    E,
    sig_ld_new_cmd_reg_reg,
    D,
    sig_stream_rst,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    m_axi_mm2s_rlast,
    sig_cmd2data_valid_reg,
    sig_mstr2data_cmd_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \sig_dbeat_cntr_reg[2] ,
    sig_next_sequential_reg,
    sig_last_dbeat_reg,
    sig_dqual_reg_empty,
    sig_rsc2stat_status_valid,
    sig_inhibit_rdy_n_reg,
    m_axi_mm2s_rvalid,
    sig_halt_reg_reg,
    ram_full_i_reg,
    sig_advance_pipe19_out__1,
    sig_addr_posted_cntr,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    m_axi_mm2s_aclk);
  output [0:0]SR;
  output sig_dqual_reg_empty_reg;
  output sig_good_mmap_dbeat15_out__0;
  output fifo_full_p1;
  output [1:0]Q;
  output [0:0]E;
  output sig_ld_new_cmd_reg_reg;
  output [2:0]D;
  input sig_stream_rst;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input m_axi_mm2s_rlast;
  input sig_cmd2data_valid_reg;
  input sig_mstr2data_cmd_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input \sig_dbeat_cntr_reg[2] ;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg;
  input sig_dqual_reg_empty;
  input sig_rsc2stat_status_valid;
  input sig_inhibit_rdy_n_reg;
  input m_axi_mm2s_rvalid;
  input sig_halt_reg_reg;
  input ram_full_i_reg;
  input sig_advance_pipe19_out__1;
  input [2:0]sig_addr_posted_cntr;
  input sig_ld_new_cmd_reg;
  input [2:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input m_axi_mm2s_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire ram_full_i_reg;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_addr_posted_cntr_max__1;
  wire sig_advance_pipe19_out__1;
  wire sig_cmd2data_valid_reg;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire [2:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_good_mmap_dbeat15_out__0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg_i_4_n_0;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1
       (.I0(sig_rd_empty),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_cmd2data_valid_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(sig_rd_empty),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_mstr2data_cmd_valid),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[0]),
        .I1(sig_cmd2data_valid_reg),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_rd_empty),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(sig_cmd2data_valid_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[3] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7] [1]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[2] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4441)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7] [2]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .I3(\sig_dbeat_cntr_reg[7] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_stream_rst),
        .O(sig_ld_new_cmd_reg_reg));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_stream_rst),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_next_calc_error_reg),
        .I3(sig_dqual_reg_full),
        .I4(sig_good_mmap_dbeat15_out__0),
        .I5(m_axi_mm2s_rlast),
        .O(SR));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    sig_next_cmd_cmplt_reg_i_2
       (.I0(sig_next_cmd_cmplt_reg_i_4_n_0),
        .I1(sig_good_mmap_dbeat15_out__0),
        .I2(sig_next_sequential_reg),
        .I3(sig_last_dbeat_reg),
        .I4(sig_dqual_reg_empty),
        .O(sig_dqual_reg_empty_reg));
  LUT4 #(
    .INIT(16'h8A00)) 
    sig_next_cmd_cmplt_reg_i_3
       (.I0(m_axi_mm2s_rvalid),
        .I1(sig_halt_reg_reg),
        .I2(ram_full_i_reg),
        .I3(sig_advance_pipe19_out__1),
        .O(sig_good_mmap_dbeat15_out__0));
  LUT5 #(
    .INIT(32'h0000000D)) 
    sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(sig_addr_posted_cntr_max__1),
        .I3(sig_rd_empty),
        .I4(sig_next_calc_error_reg),
        .O(sig_next_cmd_cmplt_reg_i_4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_cmd_cmplt_reg_i_6
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_addr_posted_cntr_max__1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module top_blk_axi_dma_0_0_cntr_incr_decr_addn_f_67
   (fifo_full_p1,
    sig_calc_error_reg_reg,
    Q,
    sig_posted_to_axi_2_reg,
    sig_cmd2addr_valid_reg,
    sig_mstr2addr_cmd_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_data2addr_stop_req,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output sig_calc_error_reg_reg;
  output [1:0]Q;
  output sig_posted_to_axi_2_reg;
  input sig_cmd2addr_valid_reg;
  input sig_mstr2addr_cmd_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2addr_valid_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_rd_empty;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h41100008)) 
    FIFO_Full_i_1__1
       (.I0(sig_rd_empty),
        .I1(sig_calc_error_reg_reg),
        .I2(sig_cmd2addr_valid_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(sig_calc_error_reg_reg),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_calc_error_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(sig_cmd2addr_valid_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_calc_error_reg_reg),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_sf_allow_addr_req),
        .I1(sig_addr_reg_empty),
        .I2(sig_data2addr_stop_req),
        .I3(sig_rd_empty),
        .O(sig_calc_error_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_rd_empty),
        .I1(sig_data2addr_stop_req),
        .I2(sig_addr_reg_empty),
        .I3(sig_sf_allow_addr_req),
        .I4(sig_stream_rst),
        .O(sig_posted_to_axi_2_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module top_blk_axi_dma_0_0_cntr_incr_decr_addn_f_68
   (fifo_full_p1,
    Q,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    sig_cmd2dre_valid_reg,
    sig_mstr2sf_cmd_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input sig_cmd2dre_valid_reg;
  input sig_mstr2sf_cmd_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_cmd2dre_valid_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__0
       (.I0(Q[2]),
        .I1(\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .I2(sig_cmd2dre_valid_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[2]),
        .I1(\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .I2(sig_mstr2sf_cmd_valid),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n_reg),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_mstr2sf_cmd_valid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(sig_cmd2dre_valid_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module top_blk_axi_dma_0_0_dynshreg_f
   (sig_calc_error_reg_reg,
    p_0_in,
    out,
    sig_mstr2addr_cmd_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_calc_error_reg_reg;
  output p_0_in;
  output [40:0]out;
  input sig_mstr2addr_cmd_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [38:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [38:0]in;
  wire m_axi_mm2s_aclk;
  wire [40:0]out;
  wire p_0_in;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1__0 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_calc_error_reg_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[40]),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module top_blk_axi_dma_0_0_dynshreg_f__parameterized0
   (D,
    sig_next_calc_error_reg_reg,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    out,
    sig_next_sequential_reg_reg,
    Q,
    \sig_dbeat_cntr_reg[2] ,
    sig_mstr2data_cmd_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_first_dbeat1__0,
    sig_stream_rst,
    sig_last_dbeat__1,
    sig_last_dbeat_reg_0,
    sig_first_dbeat,
    in,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_mm2s_aclk);
  output [4:0]D;
  output sig_next_calc_error_reg_reg;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output [23:0]out;
  input sig_next_sequential_reg_reg;
  input [4:0]Q;
  input \sig_dbeat_cntr_reg[2] ;
  input sig_mstr2data_cmd_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_first_dbeat1__0;
  input sig_stream_rst;
  input sig_last_dbeat__1;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat;
  input [28:0]in;
  input [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_mm2s_aclk;

  wire [4:0]D;
  wire FIFO_Full_reg;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [4:0]Q;
  wire [28:0]in;
  wire m_axi_mm2s_aclk;
  wire [23:0]out;
  wire [11:7]sig_cmd_fifo_data_out;
  wire \sig_dbeat_cntr_reg[2] ;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_inhibit_rdy_n;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_new_len_eq_0__3;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg_reg;
  wire sig_stream_rst;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][0]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_next_calc_error_reg_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(sig_cmd_fifo_data_out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_cmd_fifo_data_out[11]),
        .I1(sig_next_sequential_reg_reg),
        .I2(\sig_dbeat_cntr_reg[2] ),
        .I3(Q[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0000330A)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat),
        .I1(sig_new_len_eq_0__3),
        .I2(sig_last_dbeat__1),
        .I3(sig_next_sequential_reg_reg),
        .I4(sig_stream_rst),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'h00CA00CF00CA00C0)) 
    sig_last_dbeat_i_1
       (.I0(sig_first_dbeat1__0),
        .I1(sig_new_len_eq_0__3),
        .I2(sig_next_sequential_reg_reg),
        .I3(sig_stream_rst),
        .I4(sig_last_dbeat__1),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_last_dbeat_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_last_dbeat_i_3
       (.I0(sig_cmd_fifo_data_out[11]),
        .I1(sig_cmd_fifo_data_out[8]),
        .I2(sig_cmd_fifo_data_out[7]),
        .I3(sig_cmd_fifo_data_out[10]),
        .I4(sig_cmd_fifo_data_out[9]),
        .O(sig_new_len_eq_0__3));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module top_blk_axi_dma_0_0_dynshreg_f__parameterized1
   (FIFO_Full_reg,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    out,
    sig_mstr2sf_cmd_valid,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n_reg,
    p_7_out,
    sig_input_accept119_out,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    sig_stream_rst,
    in,
    Q,
    m_axi_mm2s_aclk);
  output FIFO_Full_reg;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [5:0]out;
  input sig_mstr2sf_cmd_valid;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n_reg;
  input p_7_out;
  input sig_input_accept119_out;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input sig_stream_rst;
  input [6:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [1:0]Q;
  wire [6:0]in;
  wire m_axi_mm2s_aclk;
  wire [5:0]out;
  wire p_7_out;
  wire [10:10]sig_cmd_fifo_data_out;
  wire sig_inhibit_rdy_n_reg;
  wire sig_input_accept119_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_stream_rst;

  LUT5 #(
    .INIT(32'h0000330A)) 
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_1 
       (.I0(p_7_out),
        .I1(sig_cmd_fifo_data_out),
        .I2(sig_input_accept119_out),
        .I3(\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .I4(sig_stream_rst),
        .O(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(sig_mstr2sf_cmd_valid),
        .I1(FIFO_Full_reg_0),
        .I2(sig_inhibit_rdy_n_reg),
        .O(FIFO_Full_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module top_blk_axi_dma_0_0_srl_fifo_f
   (sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    p_0_in,
    out,
    sig_posted_to_axi_2_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    sig_data2addr_stop_req,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    in);
  output sig_calc_error_reg_reg;
  output sig_calc_error_reg_reg_0;
  output p_0_in;
  output [40:0]out;
  output sig_posted_to_axi_2_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input [38:0]in;

  wire [38:0]in;
  wire m_axi_mm2s_aclk;
  wire [40:0]out;
  wire p_0_in;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sel(sig_calc_error_reg_reg_0),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module top_blk_axi_dma_0_0_srl_fifo_f__parameterized0
   (SR,
    sig_dqual_reg_empty_reg,
    sig_good_mmap_dbeat15_out__0,
    sig_next_calc_error_reg_reg,
    D,
    E,
    sig_ld_new_cmd_reg_reg,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    m_axi_mm2s_rlast,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n,
    Q,
    \sig_dbeat_cntr_reg[2] ,
    \sig_dbeat_cntr_reg[2]_0 ,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_rsc2stat_status_valid,
    sig_inhibit_rdy_n_reg,
    m_axi_mm2s_rvalid,
    sig_halt_reg_reg,
    ram_full_i_reg,
    sig_advance_pipe19_out__1,
    sig_addr_posted_cntr,
    sig_ld_new_cmd_reg,
    sig_first_dbeat1__0,
    sig_last_dbeat__1,
    sig_first_dbeat,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    in);
  output [0:0]SR;
  output sig_dqual_reg_empty_reg;
  output sig_good_mmap_dbeat15_out__0;
  output sig_next_calc_error_reg_reg;
  output [7:0]D;
  output [0:0]E;
  output sig_ld_new_cmd_reg_reg;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output [23:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input m_axi_mm2s_rlast;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[2] ;
  input \sig_dbeat_cntr_reg[2]_0 ;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input sig_rsc2stat_status_valid;
  input sig_inhibit_rdy_n_reg;
  input m_axi_mm2s_rvalid;
  input sig_halt_reg_reg;
  input ram_full_i_reg;
  input sig_advance_pipe19_out__1;
  input [2:0]sig_addr_posted_cntr;
  input sig_ld_new_cmd_reg;
  input sig_first_dbeat1__0;
  input sig_last_dbeat__1;
  input sig_first_dbeat;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input [28:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [28:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [23:0]out;
  wire ram_full_i_reg;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_advance_pipe19_out__1;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[2]_0 ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_good_mmap_dbeat15_out__0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .sel(sig_next_calc_error_reg_reg),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[2]_0 (\sig_dbeat_cntr_reg[2]_0 ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_good_mmap_dbeat15_out__0(sig_good_mmap_dbeat15_out__0),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module top_blk_axi_dma_0_0_srl_fifo_f__parameterized1
   (\INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    FIFO_Full_reg,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    sig_mstr2sf_cmd_valid,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    p_7_out,
    sig_input_accept119_out,
    in);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]Q;
  output FIFO_Full_reg;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [5:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input sig_mstr2sf_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input p_7_out;
  input sig_input_accept119_out;
  input [6:0]in;

  wire FIFO_Full_reg;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [6:0]in;
  wire m_axi_mm2s_aclk;
  wire [5:0]out;
  wire p_7_out;
  wire sig_inhibit_rdy_n_reg;
  wire sig_input_accept119_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .sel(FIFO_Full_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module top_blk_axi_dma_0_0_srl_fifo_rbu_f
   (sig_calc_error_reg_reg,
    sel,
    p_0_in,
    out,
    sig_posted_to_axi_2_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    sig_data2addr_stop_req,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    in);
  output sig_calc_error_reg_reg;
  output sel;
  output p_0_in;
  output [40:0]out;
  output sig_posted_to_axi_2_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input [38:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire fifo_full_p1;
  wire [38:0]in;
  wire m_axi_mm2s_aclk;
  wire [40:0]out;
  wire p_0_in;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_cntr_incr_decr_addn_f_67 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2addr_valid_reg(sel),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_dma_0_0_dynshreg_f DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_calc_error_reg_reg(sel),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module top_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized0
   (SR,
    sig_dqual_reg_empty_reg,
    sig_good_mmap_dbeat15_out__0,
    sel,
    D,
    E,
    sig_ld_new_cmd_reg_reg,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    m_axi_mm2s_rlast,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n,
    Q,
    \sig_dbeat_cntr_reg[2] ,
    \sig_dbeat_cntr_reg[2]_0 ,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_rsc2stat_status_valid,
    sig_inhibit_rdy_n_reg,
    m_axi_mm2s_rvalid,
    sig_halt_reg_reg,
    ram_full_i_reg,
    sig_advance_pipe19_out__1,
    sig_addr_posted_cntr,
    sig_ld_new_cmd_reg,
    sig_first_dbeat1__0,
    sig_last_dbeat__1,
    sig_first_dbeat,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    in);
  output [0:0]SR;
  output sig_dqual_reg_empty_reg;
  output sig_good_mmap_dbeat15_out__0;
  output sel;
  output [7:0]D;
  output [0:0]E;
  output sig_ld_new_cmd_reg_reg;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output [23:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input m_axi_mm2s_rlast;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[2] ;
  input \sig_dbeat_cntr_reg[2]_0 ;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input sig_rsc2stat_status_valid;
  input sig_inhibit_rdy_n_reg;
  input m_axi_mm2s_rvalid;
  input sig_halt_reg_reg;
  input ram_full_i_reg;
  input sig_advance_pipe19_out__1;
  input [2:0]sig_addr_posted_cntr;
  input sig_ld_new_cmd_reg;
  input sig_first_dbeat1__0;
  input sig_last_dbeat__1;
  input sig_first_dbeat;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input [28:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire [7:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [28:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [23:0]out;
  wire ram_full_i_reg;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_advance_pipe19_out__1;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[2]_0 ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_good_mmap_dbeat15_out__0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:5]),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_cmd2data_valid_reg(sel),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2]_0 ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[7] (Q[7:5]),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_good_mmap_dbeat15_out__0(sig_good_mmap_dbeat15_out__0),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_dma_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D[4:0]),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1] ({CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .Q(Q[4:0]),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sel),
        .sig_next_sequential_reg_reg(sig_dqual_reg_empty_reg),
        .sig_stream_rst(sig_stream_rst));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module top_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized1
   (\INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    sel,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    sig_mstr2sf_cmd_valid,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    p_7_out,
    sig_input_accept119_out,
    in);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]Q;
  output sel;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [5:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input sig_mstr2sf_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input p_7_out;
  input sig_input_accept119_out;
  input [6:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [6:0]in;
  wire m_axi_mm2s_aclk;
  wire [5:0]out;
  wire p_7_out;
  wire sel;
  wire sig_inhibit_rdy_n_reg;
  wire sig_input_accept119_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_cntr_incr_decr_addn_f_68 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd2dre_valid_reg(sel),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_dma_0_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module top_blk_axi_dma_0_0_sync_fifo_fg
   (p_2_out_0,
    DOBDO,
    out,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ,
    sig_tlast_enables,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ,
    D,
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ,
    p_3_out_3,
    DI,
    Q,
    hold_ff_q_reg,
    sig_ok_to_post_rd_addr_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ,
    S,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \count_reg[7] ,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_input_accept119_out,
    lsig_cmd_loaded,
    hold_ff_q,
    \sig_input_dsa_reg_reg[2] ,
    \sig_token_cntr_reg[3] ,
    \sig_token_cntr_reg[3]_0 ,
    sig_posted_to_axi_2_reg,
    sig_dre_tvalid_i_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    sig_dre2skid_wvalid,
    mm2s_strm_wvalid0__1,
    sig_advance_pipe19_out__1,
    m_axi_mm2s_rvalid,
    \count_reg[5] );
  output [63:0]p_2_out_0;
  output [8:0]DOBDO;
  output out;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  output \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  output [6:0]sig_tlast_enables;
  output \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  output [2:0]D;
  output [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  output p_3_out_3;
  output [3:0]DI;
  output [2:0]Q;
  output hold_ff_q_reg;
  output sig_ok_to_post_rd_addr_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  output [3:0]S;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [2:0]\count_reg[7] ;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input [63:0]m_axi_mm2s_rdata;
  input [10:0]DIBDI;
  input sig_input_accept119_out;
  input lsig_cmd_loaded;
  input hold_ff_q;
  input [5:0]\sig_input_dsa_reg_reg[2] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input \sig_token_cntr_reg[3]_0 ;
  input sig_posted_to_axi_2_reg;
  input sig_dre_tvalid_i_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input sig_dre2skid_wvalid;
  input mm2s_strm_wvalid0__1;
  input sig_advance_pipe19_out__1;
  input m_axi_mm2s_rvalid;
  input [6:0]\count_reg[5] ;

  wire [2:0]D;
  wire [3:0]DI;
  wire [10:0]DIBDI;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  wire \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  wire [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  wire [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [2:0]Q;
  wire [3:0]S;
  wire [6:0]\count_reg[5] ;
  wire [2:0]\count_reg[7] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rvalid;
  wire mm2s_strm_wvalid0__1;
  wire out;
  wire [63:0]p_2_out_0;
  wire p_3_out_3;
  wire sig_advance_pipe19_out__1;
  wire sig_dre2skid_wvalid;
  wire sig_dre_tvalid_i_reg;
  wire sig_input_accept119_out;
  wire [5:0]\sig_input_dsa_reg_reg[2] ;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire \sig_token_cntr_reg[3]_0 ;

  top_blk_axi_dma_0_0_fifo_generator_v13_1_3__parameterized1 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.D(D),
        .DI(DI),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] (\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] (\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .S(S),
        .\count_reg[5] (\count_reg[5] ),
        .\count_reg[7] (\count_reg[7] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_strm_wvalid0__1(mm2s_strm_wvalid0__1),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .p_3_out_3(p_3_out_3),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .\sig_input_dsa_reg_reg[2] (\sig_input_dsa_reg_reg[2] ),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .\sig_token_cntr_reg[3]_0 (\sig_token_cntr_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_generic_cstr
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    p_3_out,
    sig_push_input_reg11_out,
    in);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [55:0]p_3_out;
  input sig_push_input_reg11_out;
  input [0:0]in;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire out;
  wire [55:0]p_3_out;
  wire s_axi_lite_aclk;
  wire sig_calc_error_reg_reg;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_3_out(p_3_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_generic_cstr__parameterized0
   (DOBDO,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    sig_rsc2stat_status);
  output [2:0]DOBDO;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_rsc2stat_status;

  wire [2:0]DOBDO;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire s_axi_lite_aclk;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.DOBDO(DOBDO),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_generic_cstr__parameterized1
   (p_2_out_0,
    DOBDO,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    sig_tlast_enables,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_input_accept119_out,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    lsig_cmd_loaded,
    hold_ff_q,
    \gpregsm1.user_valid_reg );
  output [63:0]p_2_out_0;
  output [10:0]DOBDO;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output [6:0]sig_tlast_enables;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [63:0]m_axi_mm2s_rdata;
  input [10:0]DIBDI;
  input sig_input_accept119_out;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input lsig_cmd_loaded;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;

  wire [10:0]DIBDI;
  wire [10:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [7:0]Q;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire [63:0]p_2_out_0;
  wire ram_full_i_reg;
  wire sig_input_accept119_out;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_dma_0_0_blk_mem_gen_prim_width__parameterized1 \ramloop[0].ram.r 
       (.Q(Q),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata[35:0]),
        .p_2_out_0(p_2_out_0[35:0]),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
  top_blk_axi_dma_0_0_blk_mem_gen_prim_width__parameterized2 \ramloop[1].ram.r 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] (\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata[63:36]),
        .p_2_out_0(p_2_out_0[63:36]),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_prim_width
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    p_3_out,
    sig_push_input_reg11_out,
    in);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [55:0]p_3_out;
  input sig_push_input_reg11_out;
  input [0:0]in;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire out;
  wire [55:0]p_3_out;
  wire s_axi_lite_aclk;
  wire sig_calc_error_reg_reg;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_3_out(p_3_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_prim_width__parameterized0
   (DOBDO,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    sig_rsc2stat_status);
  output [2:0]DOBDO;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_rsc2stat_status;

  wire [2:0]DOBDO;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire s_axi_lite_aclk;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_prim_width__parameterized1
   (p_2_out_0,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    m_axi_mm2s_rdata);
  output [35:0]p_2_out_0;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [35:0]m_axi_mm2s_rdata;

  wire [7:0]Q;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire m_axi_mm2s_aclk;
  wire [35:0]m_axi_mm2s_rdata;
  wire [35:0]p_2_out_0;
  wire ram_full_i_reg;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_dma_0_0_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.Q(Q),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out_0(p_2_out_0),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_prim_width__parameterized2
   (p_2_out_0,
    DOBDO,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    sig_tlast_enables,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_input_accept119_out,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    lsig_cmd_loaded,
    hold_ff_q,
    \gpregsm1.user_valid_reg );
  output [27:0]p_2_out_0;
  output [10:0]DOBDO;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output [6:0]sig_tlast_enables;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [27:0]m_axi_mm2s_rdata;
  input [10:0]DIBDI;
  input sig_input_accept119_out;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input lsig_cmd_loaded;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;

  wire [10:0]DIBDI;
  wire [10:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [7:0]Q;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [27:0]m_axi_mm2s_rdata;
  wire [27:0]p_2_out_0;
  wire ram_full_i_reg;
  wire sig_input_accept119_out;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_dma_0_0_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] (\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out_0(p_2_out_0),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_prim_wrapper
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    p_3_out,
    sig_push_input_reg11_out,
    in);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [55:0]p_3_out;
  input sig_push_input_reg11_out;
  input [0:0]in;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire out;
  wire [55:0]p_3_out;
  wire s_axi_lite_aclk;
  wire sig_calc_error_reg_i_2_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire sig_calc_error_reg_i_6_n_0;
  wire sig_calc_error_reg_reg;
  wire [29:22]sig_cmd2mstr_command;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,\gic0.gc1.count_d3_reg[3] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(s_axi_lite_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({p_3_out[25:23],p_3_out[23],1'b0,1'b0,1'b0,1'b0,1'b0,p_3_out[22],1'b0,p_3_out[21:9],p_3_out[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,p_3_out[55:52],p_3_out[50:35],p_3_out[33:26]}),
        .DIPADIP({1'b0,1'b0,1'b0,p_3_out[8]}),
        .DIPBDIP({1'b0,p_3_out[51],1'b0,p_3_out[34]}),
        .DOADO({\sig_input_tag_reg_reg[3] [29:26],sig_cmd2mstr_command[29:27],\sig_input_tag_reg_reg[3] [25],\sig_input_tag_reg_reg[3] [23:22],sig_cmd2mstr_command[22],\sig_input_tag_reg_reg[3] [21:9],\sig_input_tag_reg_reg[3] [7:0]}),
        .DOBDO({\sig_input_tag_reg_reg[3] [63:56],\sig_input_tag_reg_reg[3] [54:39],\sig_input_tag_reg_reg[3] [37:30]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\sig_input_tag_reg_reg[3] [24],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\sig_input_tag_reg_reg[3] [8]}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\sig_input_tag_reg_reg[3] [55],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\sig_input_tag_reg_reg[3] [38]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(WEBWE),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    sig_calc_error_reg_i_1
       (.I0(sig_calc_error_reg_i_2_n_0),
        .I1(sig_calc_error_reg_i_3_n_0),
        .I2(sig_calc_error_reg_i_4_n_0),
        .I3(sig_push_input_reg11_out),
        .I4(in),
        .O(sig_calc_error_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_calc_error_reg_i_2
       (.I0(\sig_input_tag_reg_reg[3] [21]),
        .I1(\sig_input_tag_reg_reg[3] [20]),
        .I2(\sig_input_tag_reg_reg[3] [17]),
        .I3(\sig_input_tag_reg_reg[3] [16]),
        .I4(\sig_input_tag_reg_reg[3] [19]),
        .I5(\sig_input_tag_reg_reg[3] [18]),
        .O(sig_calc_error_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_calc_error_reg_i_3
       (.I0(\sig_input_tag_reg_reg[3] [5]),
        .I1(\sig_input_tag_reg_reg[3] [4]),
        .I2(\sig_input_tag_reg_reg[3] [7]),
        .I3(\sig_input_tag_reg_reg[3] [6]),
        .I4(sig_calc_error_reg_i_5_n_0),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_calc_error_reg_i_4
       (.I0(\sig_input_tag_reg_reg[3] [13]),
        .I1(\sig_input_tag_reg_reg[3] [12]),
        .I2(\sig_input_tag_reg_reg[3] [15]),
        .I3(\sig_input_tag_reg_reg[3] [14]),
        .I4(sig_calc_error_reg_i_6_n_0),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_5
       (.I0(\sig_input_tag_reg_reg[3] [2]),
        .I1(\sig_input_tag_reg_reg[3] [3]),
        .I2(\sig_input_tag_reg_reg[3] [0]),
        .I3(\sig_input_tag_reg_reg[3] [1]),
        .O(sig_calc_error_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_6
       (.I0(\sig_input_tag_reg_reg[3] [10]),
        .I1(\sig_input_tag_reg_reg[3] [11]),
        .I2(\sig_input_tag_reg_reg[3] [8]),
        .I3(\sig_input_tag_reg_reg[3] [9]),
        .O(sig_calc_error_reg_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_prim_wrapper__parameterized0
   (DOBDO,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    sig_rsc2stat_status);
  output [2:0]DOBDO;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_rsc2stat_status;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [2:0]DOBDO;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata_int;
  wire out;
  wire s_axi_lite_aclk;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,\gic0.gc1.count_d3_reg[3] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(s_axi_lite_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_rsc2stat_status[3:2],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_rsc2stat_status[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_rsc2stat_status[7:6],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_rsc2stat_status[5:4]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5 ,m_axis_mm2s_sts_tdata_int[3:2],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13 ,m_axis_mm2s_sts_tdata_int[1:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21 ,m_axis_mm2s_sts_tdata_int[7],DOBDO[2],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29 ,DOBDO[1:0]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_prim_wrapper__parameterized1
   (p_2_out_0,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    m_axi_mm2s_rdata);
  output [35:0]p_2_out_0;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [35:0]m_axi_mm2s_rdata;

  wire [7:0]Q;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire m_axi_mm2s_aclk;
  wire [35:0]m_axi_mm2s_rdata;
  wire [35:0]p_2_out_0;
  wire ram_full_i_reg;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,\gc1.count_d2_reg[7] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DIADI({m_axi_mm2s_rdata[16:9],m_axi_mm2s_rdata[7:0]}),
        .DIBDI({m_axi_mm2s_rdata[34:27],m_axi_mm2s_rdata[25:18]}),
        .DIPADIP({m_axi_mm2s_rdata[17],m_axi_mm2s_rdata[8]}),
        .DIPBDIP({m_axi_mm2s_rdata[35],m_axi_mm2s_rdata[26]}),
        .DOADO({p_2_out_0[16:9],p_2_out_0[7:0]}),
        .DOBDO({p_2_out_0[34:27],p_2_out_0[25:18]}),
        .DOPADOP({p_2_out_0[17],p_2_out_0[8]}),
        .DOPBDOP({p_2_out_0[35],p_2_out_0[26]}),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(ram_full_i_reg),
        .REGCEAREGCE(tmp_ram_regout_en),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(sig_stream_rst),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ram_full_i_reg,ram_full_i_reg,ram_full_i_reg,ram_full_i_reg}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_prim_wrapper__parameterized2
   (p_2_out_0,
    DOBDO,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    sig_tlast_enables,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_input_accept119_out,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    lsig_cmd_loaded,
    hold_ff_q,
    \gpregsm1.user_valid_reg );
  output [27:0]p_2_out_0;
  output [10:0]DOBDO;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output [6:0]sig_tlast_enables;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [27:0]m_axi_mm2s_rdata;
  input [10:0]DIBDI;
  input sig_input_accept119_out;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input lsig_cmd_loaded;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ;
  wire [10:0]DIBDI;
  wire [10:0]DOBDO;
  wire [0:0]E;
  wire \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [7:0]Q;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [27:0]m_axi_mm2s_rdata;
  wire [27:0]p_2_out_0;
  wire ram_full_i_reg;
  wire sig_input_accept119_out;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,\gc1.count_d2_reg[7] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,m_axi_mm2s_rdata[19:15],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[14:10],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[9:5],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[4:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,DIBDI[10:7],1'b0,1'b0,1'b0,DIBDI[6:2],1'b0,1'b0,1'b0,DIBDI[1:0],m_axi_mm2s_rdata[27:25],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[24:20]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ,p_2_out_0[19:15],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ,p_2_out_0[14:10],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ,p_2_out_0[9:5],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47 ,p_2_out_0[4:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56 ,DOBDO[10:7],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ,DOBDO[6:2],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ,DOBDO[1:0],p_2_out_0[27:25],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79 ,p_2_out_0[24:20]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(ram_full_i_reg),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(tmp_ram_regout_en),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(sig_stream_rst),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ram_full_i_reg,ram_full_i_reg,ram_full_i_reg,ram_full_i_reg,ram_full_i_reg,ram_full_i_reg,ram_full_i_reg,ram_full_i_reg}));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 
       (.I0(DOBDO[0]),
        .I1(sig_input_accept119_out),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0 ),
        .I1(DOBDO[6]),
        .I2(DOBDO[5]),
        .I3(\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .I4(DOBDO[7]),
        .O(sig_tlast_enables[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4 
       (.I0(DOBDO[2]),
        .I1(DOBDO[1]),
        .I2(DOBDO[3]),
        .I3(DOBDO[4]),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 
       (.I0(DOBDO[1]),
        .I1(sig_input_accept119_out),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0 ),
        .I1(DOBDO[3]),
        .I2(DOBDO[2]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0 ),
        .I4(\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .I5(DOBDO[1]),
        .O(sig_tlast_enables[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4 
       (.I0(DOBDO[5]),
        .I1(DOBDO[4]),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5 
       (.I0(DOBDO[7]),
        .I1(DOBDO[6]),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2 
       (.I0(DOBDO[2]),
        .I1(sig_input_accept119_out),
        .O(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3 
       (.I0(DOBDO[3]),
        .I1(DOBDO[5]),
        .I2(DOBDO[4]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0 ),
        .I4(\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .I5(DOBDO[2]),
        .O(sig_tlast_enables[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2 
       (.I0(DOBDO[3]),
        .I1(sig_input_accept119_out),
        .O(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3 
       (.I0(DOBDO[4]),
        .I1(DOBDO[6]),
        .I2(DOBDO[5]),
        .I3(DOBDO[7]),
        .I4(\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .I5(DOBDO[3]),
        .O(sig_tlast_enables[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2 
       (.I0(DOBDO[4]),
        .I1(sig_input_accept119_out),
        .O(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_3 
       (.I0(DOBDO[5]),
        .I1(DOBDO[6]),
        .I2(DOBDO[7]),
        .I3(\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .I4(DOBDO[4]),
        .O(sig_tlast_enables[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2 
       (.I0(DOBDO[5]),
        .I1(sig_input_accept119_out),
        .O(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_3 
       (.I0(DOBDO[6]),
        .I1(DOBDO[7]),
        .I2(DOBDO[5]),
        .I3(\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .O(sig_tlast_enables[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2 
       (.I0(DOBDO[6]),
        .I1(sig_input_accept119_out),
        .O(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ));
  LUT6 #(
    .INIT(64'h0000000088800000)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_3 
       (.I0(DOBDO[6]),
        .I1(lsig_cmd_loaded),
        .I2(hold_ff_q),
        .I3(\gpregsm1.user_valid_reg ),
        .I4(DOBDO[8]),
        .I5(DOBDO[7]),
        .O(sig_tlast_enables[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2 
       (.I0(DOBDO[7]),
        .I1(sig_input_accept119_out),
        .O(E));
  LUT5 #(
    .INIT(32'hA8000000)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_3 
       (.I0(DOBDO[8]),
        .I1(\gpregsm1.user_valid_reg ),
        .I2(hold_ff_q),
        .I3(lsig_cmd_loaded),
        .I4(DOBDO[7]),
        .O(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_top
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    p_3_out,
    sig_push_input_reg11_out,
    in);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [55:0]p_3_out;
  input sig_push_input_reg11_out;
  input [0:0]in;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire out;
  wire [55:0]p_3_out;
  wire s_axi_lite_aclk;
  wire sig_calc_error_reg_reg;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_3_out(p_3_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_top__parameterized0
   (DOBDO,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    sig_rsc2stat_status);
  output [2:0]DOBDO;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_rsc2stat_status;

  wire [2:0]DOBDO;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire s_axi_lite_aclk;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.DOBDO(DOBDO),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_top__parameterized1
   (p_2_out_0,
    DOBDO,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    sig_tlast_enables,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_input_accept119_out,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    lsig_cmd_loaded,
    hold_ff_q,
    \gpregsm1.user_valid_reg );
  output [63:0]p_2_out_0;
  output [10:0]DOBDO;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output [6:0]sig_tlast_enables;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [63:0]m_axi_mm2s_rdata;
  input [10:0]DIBDI;
  input sig_input_accept119_out;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input lsig_cmd_loaded;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;

  wire [10:0]DIBDI;
  wire [10:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [7:0]Q;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire [63:0]p_2_out_0;
  wire ram_full_i_reg;
  wire sig_input_accept119_out;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_dma_0_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] (\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out_0(p_2_out_0),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_v8_3_5
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    p_3_out,
    sig_push_input_reg11_out,
    in);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [55:0]p_3_out;
  input sig_push_input_reg11_out;
  input [0:0]in;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire out;
  wire [55:0]p_3_out;
  wire s_axi_lite_aclk;
  wire sig_calc_error_reg_reg;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_3_out(p_3_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_v8_3_5__parameterized1
   (DOBDO,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    sig_rsc2stat_status);
  output [2:0]DOBDO;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_rsc2stat_status;

  wire [2:0]DOBDO;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire s_axi_lite_aclk;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_blk_mem_gen_v8_3_5_synth__parameterized0 inst_blk_mem_gen
       (.DOBDO(DOBDO),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_v8_3_5__parameterized3
   (p_2_out_0,
    DOBDO,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    sig_tlast_enables,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_input_accept119_out,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    lsig_cmd_loaded,
    hold_ff_q,
    \gpregsm1.user_valid_reg );
  output [63:0]p_2_out_0;
  output [10:0]DOBDO;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output [6:0]sig_tlast_enables;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [63:0]m_axi_mm2s_rdata;
  input [10:0]DIBDI;
  input sig_input_accept119_out;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input lsig_cmd_loaded;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;

  wire [10:0]DIBDI;
  wire [10:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [7:0]Q;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire [63:0]p_2_out_0;
  wire ram_full_i_reg;
  wire sig_input_accept119_out;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_dma_0_0_blk_mem_gen_v8_3_5_synth__parameterized1 inst_blk_mem_gen
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] (\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out_0(p_2_out_0),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_v8_3_5_synth
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    p_3_out,
    sig_push_input_reg11_out,
    in);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [55:0]p_3_out;
  input sig_push_input_reg11_out;
  input [0:0]in;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire out;
  wire [55:0]p_3_out;
  wire s_axi_lite_aclk;
  wire sig_calc_error_reg_reg;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_3_out(p_3_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_v8_3_5_synth__parameterized0
   (DOBDO,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    sig_rsc2stat_status);
  output [2:0]DOBDO;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_rsc2stat_status;

  wire [2:0]DOBDO;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire s_axi_lite_aclk;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.DOBDO(DOBDO),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module top_blk_axi_dma_0_0_blk_mem_gen_v8_3_5_synth__parameterized1
   (p_2_out_0,
    DOBDO,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    sig_tlast_enables,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_input_accept119_out,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    lsig_cmd_loaded,
    hold_ff_q,
    \gpregsm1.user_valid_reg );
  output [63:0]p_2_out_0;
  output [10:0]DOBDO;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output [6:0]sig_tlast_enables;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [63:0]m_axi_mm2s_rdata;
  input [10:0]DIBDI;
  input sig_input_accept119_out;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input lsig_cmd_loaded;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;

  wire [10:0]DIBDI;
  wire [10:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [7:0]Q;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire [63:0]p_2_out_0;
  wire ram_full_i_reg;
  wire sig_input_accept119_out;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_dma_0_0_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] (\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out_0(p_2_out_0),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module top_blk_axi_dma_0_0_clk_x_pntrs
   (out,
    ram_empty_i0,
    ram_full_fb_i_reg,
    D,
    Q,
    \gc1.count_d1_reg[3] ,
    E,
    \gic0.gc1.count_d3_reg[3] ,
    s_axi_lite_aclk,
    SR,
    m_axi_mm2s_aclk,
    \Q_reg_reg[0] ,
    \gc1.count_d2_reg[2] );
  output [3:0]out;
  output ram_empty_i0;
  output [3:0]ram_full_fb_i_reg;
  input [0:0]D;
  input [3:0]Q;
  input [3:0]\gc1.count_d1_reg[3] ;
  input [0:0]E;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input \Q_reg_reg[0] ;
  input [2:0]\gc1.count_d2_reg[2] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [0:0]SR;
  wire \_inferred__2/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire [2:0]bin2gray;
  wire [3:0]\gc1.count_d1_reg[3] ;
  wire [2:0]\gc1.count_d2_reg[2] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire [1:1]gray2bin;
  wire m_axi_mm2s_aclk;
  wire [3:0]out;
  wire p_0_out;
  wire [3:0]p_24_out;
  wire [3:0]p_3_out;
  wire [3:0]p_4_out;
  wire [3:0]p_6_out;
  wire ram_empty_i0;
  wire ram_empty_i_i_2_n_0;
  wire ram_empty_i_i_3_n_0;
  wire ram_empty_i_i_4_n_0;
  wire [3:0]ram_full_fb_i_reg;
  wire [3:0]rd_pntr_gc;
  wire s_axi_lite_aclk;
  wire [3:0]wr_pntr_gc;

  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .O(gray2bin));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__2/i_ 
       (.I0(p_6_out[1]),
        .I1(p_6_out[0]),
        .I2(p_6_out[3]),
        .I3(p_6_out[2]),
        .O(\_inferred__2/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__3/i_ 
       (.I0(p_6_out[2]),
        .I1(p_6_out[1]),
        .I2(p_6_out[3]),
        .O(\_inferred__3/i__n_0 ));
  top_blk_axi_dma_0_0_synchronizer_ff__parameterized0 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff__parameterized1 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.D(p_4_out),
        .Q(rd_pntr_gc),
        .SR(SR),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff__parameterized2 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_0_out),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .\Q_reg_reg[3]_0 (p_3_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out));
  top_blk_axi_dma_0_0_synchronizer_ff__parameterized3 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_4_out),
        .SR(SR),
        .out(p_6_out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\_inferred__2/i__n_0 ),
        .Q(ram_full_fb_i_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_fb_i_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_fb_i_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(p_6_out[3]),
        .Q(ram_full_fb_i_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gc1.count_d2_reg[2] [0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gc1.count_d2_reg[2] [1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gc1.count_d2_reg[2] [2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(Q[3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D),
        .Q(p_24_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(gray2bin),
        .Q(p_24_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(p_0_out),
        .Q(p_24_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(out[3]),
        .Q(p_24_out[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [0]),
        .I1(\gic0.gc1.count_d3_reg[3] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [1]),
        .I1(\gic0.gc1.count_d3_reg[3] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [2]),
        .I1(\gic0.gc1.count_d3_reg[3] [3]),
        .O(bin2gray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\gic0.gc1.count_d3_reg[3] [3]),
        .Q(wr_pntr_gc[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF41000041)) 
    ram_empty_i_i_1
       (.I0(ram_empty_i_i_2_n_0),
        .I1(p_24_out[2]),
        .I2(Q[2]),
        .I3(p_24_out[3]),
        .I4(Q[3]),
        .I5(ram_empty_i_i_3_n_0),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_2
       (.I0(p_24_out[1]),
        .I1(Q[1]),
        .I2(p_24_out[0]),
        .I3(Q[0]),
        .O(ram_empty_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h4100004100000000)) 
    ram_empty_i_i_3
       (.I0(ram_empty_i_i_4_n_0),
        .I1(p_24_out[2]),
        .I2(\gc1.count_d1_reg[3] [2]),
        .I3(p_24_out[3]),
        .I4(\gc1.count_d1_reg[3] [3]),
        .I5(E),
        .O(ram_empty_i_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_4
       (.I0(p_24_out[1]),
        .I1(\gc1.count_d1_reg[3] [1]),
        .I2(p_24_out[0]),
        .I3(\gc1.count_d1_reg[3] [0]),
        .O(ram_empty_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module top_blk_axi_dma_0_0_clk_x_pntrs_30
   (out,
    ram_empty_i0,
    ram_full_fb_i_reg,
    Q,
    \gc1.count_d1_reg[3] ,
    E,
    \gic0.gc1.count_d3_reg[3] ,
    m_axi_mm2s_aclk,
    SR,
    s_axi_lite_aclk,
    \Q_reg_reg[0] ,
    D,
    \Q_reg_reg[1] );
  output [3:0]out;
  output ram_empty_i0;
  output [3:0]ram_full_fb_i_reg;
  input [3:0]Q;
  input [3:0]\gc1.count_d1_reg[3] ;
  input [0:0]E;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input \Q_reg_reg[0] ;
  input [2:0]D;
  input [0:0]\Q_reg_reg[1] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [0:0]\Q_reg_reg[1] ;
  wire [0:0]SR;
  wire \_inferred__0/i__n_0 ;
  wire \_inferred__2/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire [2:0]bin2gray;
  wire [3:0]\gc1.count_d1_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire \gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ;
  wire m_axi_mm2s_aclk;
  wire [3:0]out;
  wire [3:0]p_24_out;
  wire [3:0]p_3_out;
  wire [3:0]p_4_out;
  wire [3:0]p_6_out;
  wire ram_empty_i0;
  wire ram_empty_i_i_2__0_n_0;
  wire ram_empty_i_i_3__0_n_0;
  wire ram_empty_i_i_4__0_n_0;
  wire [3:0]ram_full_fb_i_reg;
  wire s_axi_lite_aclk;

  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .O(\_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__2/i_ 
       (.I0(p_6_out[1]),
        .I1(p_6_out[0]),
        .I2(p_6_out[3]),
        .I3(p_6_out[2]),
        .O(\_inferred__2/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__3/i_ 
       (.I0(p_6_out[2]),
        .I1(p_6_out[1]),
        .I2(p_6_out[3]),
        .O(\_inferred__3/i__n_0 ));
  top_blk_axi_dma_0_0_synchronizer_ff__parameterized0_63 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q({\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] }),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff__parameterized1_64 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.D(p_4_out),
        .Q({\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] }),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff__parameterized2_65 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .\Q_reg_reg[3]_0 (p_3_out),
        .out(out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff__parameterized3_66 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_4_out),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_6_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\_inferred__2/i__n_0 ),
        .Q(ram_full_fb_i_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_fb_i_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_fb_i_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(p_6_out[3]),
        .Q(ram_full_fb_i_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\Q_reg_reg[1] ),
        .Q(p_24_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\_inferred__0/i__n_0 ),
        .Q(p_24_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ),
        .Q(p_24_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(out[3]),
        .Q(p_24_out[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [0]),
        .I1(\gic0.gc1.count_d3_reg[3] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [1]),
        .I1(\gic0.gc1.count_d3_reg[3] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [2]),
        .I1(\gic0.gc1.count_d3_reg[3] [3]),
        .O(bin2gray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\gic0.gc1.count_d3_reg[3] [3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF41000041)) 
    ram_empty_i_i_1__0
       (.I0(ram_empty_i_i_2__0_n_0),
        .I1(p_24_out[2]),
        .I2(Q[2]),
        .I3(p_24_out[3]),
        .I4(Q[3]),
        .I5(ram_empty_i_i_3__0_n_0),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_2__0
       (.I0(p_24_out[1]),
        .I1(Q[1]),
        .I2(p_24_out[0]),
        .I3(Q[0]),
        .O(ram_empty_i_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h4100004100000000)) 
    ram_empty_i_i_3__0
       (.I0(ram_empty_i_i_4__0_n_0),
        .I1(p_24_out[2]),
        .I2(\gc1.count_d1_reg[3] [2]),
        .I3(p_24_out[3]),
        .I4(\gc1.count_d1_reg[3] [3]),
        .I5(E),
        .O(ram_empty_i_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_4__0
       (.I0(p_24_out[1]),
        .I1(\gc1.count_d1_reg[3] [1]),
        .I2(p_24_out[0]),
        .I3(\gc1.count_d1_reg[3] [0]),
        .O(ram_empty_i_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "dc_ss" *) 
module top_blk_axi_dma_0_0_dc_ss
   (DI,
    Q,
    sig_ok_to_post_rd_addr_reg,
    S,
    \count_reg[7] ,
    ram_full_i_reg,
    \sig_token_cntr_reg[3] ,
    \sig_token_cntr_reg[3]_0 ,
    sig_posted_to_axi_2_reg,
    sig_stream_rst,
    E,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \count_reg[5] ,
    m_axi_mm2s_aclk);
  output [3:0]DI;
  output [2:0]Q;
  output sig_ok_to_post_rd_addr_reg;
  output [3:0]S;
  output [2:0]\count_reg[7] ;
  input ram_full_i_reg;
  input [3:0]\sig_token_cntr_reg[3] ;
  input \sig_token_cntr_reg[3]_0 ;
  input sig_posted_to_axi_2_reg;
  input sig_stream_rst;
  input [0:0]E;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  input [6:0]\count_reg[5] ;
  input m_axi_mm2s_aclk;

  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [6:0]\count_reg[5] ;
  wire [2:0]\count_reg[7] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire m_axi_mm2s_aclk;
  wire ram_full_i_reg;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_stream_rst;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire \sig_token_cntr_reg[3]_0 ;

  top_blk_axi_dma_0_0_updn_cntr \gsym_dc.dc 
       (.DI(DI),
        .E(E),
        .Q(Q),
        .S(S),
        .\count_reg[5]_0 (\count_reg[5] ),
        .\count_reg[7]_0 (\count_reg[7] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_stream_rst(sig_stream_rst),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .\sig_token_cntr_reg[3]_0 (\sig_token_cntr_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module top_blk_axi_dma_0_0_fifo_generator_ramfifo
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_reg_reg,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    p_3_out,
    sig_fifo_ainit,
    hold_ff_q,
    sig_push_input_reg11_out,
    in,
    p_10_out,
    sig_inhibit_rdy_n,
    p_4_out,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output sig_cmd2mstr_cmd_valid;
  output sig_calc_error_reg_reg;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input [55:0]p_3_out;
  input sig_fifo_ainit;
  input hold_ff_q;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input p_10_out;
  input sig_inhibit_rdy_n;
  input p_4_out;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire \gras.rsts/ram_empty_i0 ;
  wire [0:0]gray2bin;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire [3:0]p_0_out_0;
  wire p_10_out;
  wire p_10_out_0;
  wire [3:0]p_13_out;
  wire [3:0]p_25_out;
  wire [55:0]p_3_out;
  wire p_4_out;
  wire [3:0]p_5_out;
  wire [3:0]rd_pntr_plus1;
  wire [2:2]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire rstblk_n_4;
  wire rstblk_n_6;
  wire s_axi_lite_aclk;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.D(gray2bin),
        .E(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .Q(p_0_out_0),
        .\Q_reg_reg[0] (rstblk_n_0),
        .SR(rstblk_n_4),
        .\gc1.count_d1_reg[3] (rd_pntr_plus1),
        .\gc1.count_d2_reg[2] ({\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .\gic0.gc1.count_d3_reg[3] (p_13_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_5_out),
        .ram_empty_i0(\gras.rsts/ram_empty_i0 ),
        .ram_full_fb_i_reg(p_25_out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  LUT4 #(
    .INIT(16'h6996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_5_out[1]),
        .I1(p_5_out[0]),
        .I2(p_5_out[3]),
        .I3(p_5_out[2]),
        .O(gray2bin));
  top_blk_axi_dma_0_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .Q(p_0_out_0),
        .\Q_reg_reg[0] (rstblk_n_0),
        .\gc1.count_d2_reg[3] (rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[2] ({\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(rd_rst_i),
        .ram_empty_i0(\gras.rsts/ram_empty_i0 ),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  top_blk_axi_dma_0_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .Q(p_13_out),
        .SR(rstblk_n_4),
        .WEBWE(rstblk_n_6),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (p_25_out),
        .\grstd1.grst_full.grst_f.rst_d2_reg (rst_full_ff_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .out(p_10_out_0),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_memory \gntv_or_sync_fifo.mem 
       (.Q(p_0_out_0),
        .WEBWE(rstblk_n_6),
        .\gic0.gc1.count_d3_reg[3] (p_13_out),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(rstblk_n_0),
        .p_3_out(p_3_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  top_blk_axi_dma_0_0_reset_blk_ramfifo rstblk
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (rst_full_gen_i),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .SR(rstblk_n_4),
        .WEBWE(rstblk_n_6),
        .\gv.ram_valid_d1_reg (rd_rst_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(rstblk_n_0),
        .p_10_out(p_10_out),
        .p_4_out(p_4_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_i_reg(rst_full_ff_i),
        .ram_full_i_reg_0(p_10_out_0),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module top_blk_axi_dma_0_0_fifo_generator_ramfifo__parameterized0
   (hold_ff_q_reg,
    sig_rd_sts_tag_reg0,
    mm2s_interr_i,
    mm2s_decerr_i,
    mm2s_slverr_i,
    sig_dqual_reg_empty_reg,
    hold_ff_q_reg_0,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit_0,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    sig_rsc2stat_status_valid,
    p_5_out,
    hold_ff_q_reg_1,
    p_2_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output hold_ff_q_reg;
  output sig_rd_sts_tag_reg0;
  output mm2s_interr_i;
  output mm2s_decerr_i;
  output mm2s_slverr_i;
  output sig_dqual_reg_empty_reg;
  output hold_ff_q_reg_0;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit_0;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input sig_rsc2stat_status_valid;
  input p_5_out;
  input hold_ff_q_reg_1;
  input p_2_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \gntv_or_sync_fifo.gcx.clkx/_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_12 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire \gras.rsts/ram_empty_i0 ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_mm2s_aclk;
  wire [6:4]m_axis_mm2s_sts_tdata_int;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire [3:0]p_0_out;
  wire p_10_out;
  wire [3:0]p_13_out;
  wire [3:0]p_25_out;
  wire p_2_out;
  wire p_5_out;
  wire [3:0]p_5_out_0;
  wire [3:0]rd_pntr_plus1;
  wire [2:2]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire rstblk_n_4;
  wire rstblk_n_6;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_rd_sts_tag_reg0;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_clk_x_pntrs_30 \gntv_or_sync_fifo.gcx.clkx 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 }),
        .E(\gntv_or_sync_fifo.gl0.rd_n_12 ),
        .Q(p_0_out),
        .\Q_reg_reg[0] (rstblk_n_0),
        .\Q_reg_reg[1] (\gntv_or_sync_fifo.gcx.clkx/_n_0 ),
        .SR(rstblk_n_4),
        .\gc1.count_d1_reg[3] (rd_pntr_plus1),
        .\gic0.gc1.count_d3_reg[3] (p_13_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_5_out_0),
        .ram_empty_i0(\gras.rsts/ram_empty_i0 ),
        .ram_full_fb_i_reg(p_25_out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  LUT4 #(
    .INIT(16'h6996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_5_out_0[1]),
        .I1(p_5_out_0[0]),
        .I2(p_5_out_0[3]),
        .I3(p_5_out_0[2]),
        .O(\gntv_or_sync_fifo.gcx.clkx/_n_0 ));
  top_blk_axi_dma_0_0_rd_logic_31 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 }),
        .DOBDO(m_axis_mm2s_sts_tdata_int),
        .E(\gntv_or_sync_fifo.gl0.rd_n_12 ),
        .\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .Q(p_0_out),
        .\Q_reg_reg[0] (rstblk_n_0),
        .\gc1.count_d2_reg[3] (rd_pntr_plus1),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .hold_ff_q_reg_1(hold_ff_q_reg_1),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .out(rd_rst_i),
        .p_2_out(p_2_out),
        .p_5_out(p_5_out),
        .ram_empty_i0(\gras.rsts/ram_empty_i0 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  top_blk_axi_dma_0_0_wr_logic_32 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .Q(p_13_out),
        .SR(rstblk_n_4),
        .WEBWE(rstblk_n_6),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (p_25_out),
        .\grstd1.grst_full.grst_f.rst_d2_reg (rst_full_ff_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_10_out));
  top_blk_axi_dma_0_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.DOBDO(m_axis_mm2s_sts_tdata_int),
        .Q(p_0_out),
        .WEBWE(rstblk_n_6),
        .\gic0.gc1.count_d3_reg[3] (p_13_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(rstblk_n_0),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  top_blk_axi_dma_0_0_reset_blk_ramfifo_33 rstblk
       (.SR(rstblk_n_4),
        .WEBWE(rstblk_n_6),
        .\gv.ram_valid_d1_reg (rd_rst_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(rstblk_n_0),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_i_reg(rst_full_ff_i),
        .ram_full_i_reg_0(p_10_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_sts_reg_full_reg(rst_full_gen_i),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module top_blk_axi_dma_0_0_fifo_generator_ramfifo__parameterized1
   (p_2_out_0,
    DOBDO,
    out,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ,
    sig_tlast_enables,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ,
    D,
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ,
    p_3_out_3,
    DI,
    Q,
    hold_ff_q_reg,
    sig_ok_to_post_rd_addr_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ,
    S,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \count_reg[7] ,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_input_accept119_out,
    lsig_cmd_loaded,
    hold_ff_q,
    \sig_input_dsa_reg_reg[2] ,
    \sig_token_cntr_reg[3] ,
    \sig_token_cntr_reg[3]_0 ,
    sig_posted_to_axi_2_reg,
    sig_dre_tvalid_i_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    sig_dre2skid_wvalid,
    mm2s_strm_wvalid0__1,
    sig_advance_pipe19_out__1,
    m_axi_mm2s_rvalid,
    \count_reg[5] );
  output [63:0]p_2_out_0;
  output [8:0]DOBDO;
  output out;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  output \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  output [6:0]sig_tlast_enables;
  output \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  output [2:0]D;
  output [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  output p_3_out_3;
  output [3:0]DI;
  output [2:0]Q;
  output hold_ff_q_reg;
  output sig_ok_to_post_rd_addr_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  output [3:0]S;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [2:0]\count_reg[7] ;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input [63:0]m_axi_mm2s_rdata;
  input [10:0]DIBDI;
  input sig_input_accept119_out;
  input lsig_cmd_loaded;
  input hold_ff_q;
  input [5:0]\sig_input_dsa_reg_reg[2] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input \sig_token_cntr_reg[3]_0 ;
  input sig_posted_to_axi_2_reg;
  input sig_dre_tvalid_i_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input sig_dre2skid_wvalid;
  input mm2s_strm_wvalid0__1;
  input sig_advance_pipe19_out__1;
  input m_axi_mm2s_rvalid;
  input [6:0]\count_reg[5] ;

  wire [2:0]D;
  wire [3:0]DI;
  wire [10:0]DIBDI;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  wire \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  wire [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  wire [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [2:0]Q;
  wire [3:0]S;
  wire [6:0]\count_reg[5] ;
  wire [2:0]\count_reg[7] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_2 ;
  wire \grss.rsts/ram_empty_i0__3 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rvalid;
  wire mm2s_strm_wvalid0__1;
  wire out;
  wire [7:0]p_0_out;
  wire [7:0]p_11_out;
  wire [63:0]p_2_out_0;
  wire p_2_out_1;
  wire p_3_out_3;
  wire p_7_out;
  wire [7:0]rd_pntr_plus1;
  wire sig_advance_pipe19_out__1;
  wire [73:72]sig_data_fifo_data_out;
  wire sig_dre2skid_wvalid;
  wire sig_dre_tvalid_i_reg;
  wire sig_input_accept119_out;
  wire [5:0]\sig_input_dsa_reg_reg[2] ;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire \sig_token_cntr_reg[3]_0 ;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_dma_0_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_0_out),
        .DI(DI),
        .DOBDO(sig_data_fifo_data_out),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_1 (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] (\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .S(S),
        .\count_reg[5] (\count_reg[5] ),
        .\count_reg[7] (\count_reg[7] ),
        .\gc1.count_d2_reg[7] (rd_pntr_plus1),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_2_out_1),
        .p_3_out_3(p_3_out_3),
        .p_7_out(p_7_out),
        .ram_empty_i0__3(\grss.rsts/ram_empty_i0__3 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .ram_full_i_reg_0(out),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .\sig_input_dsa_reg_reg[2] (\sig_input_dsa_reg_reg[2] ),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .\sig_token_cntr_reg[3]_0 (\sig_token_cntr_reg[3]_0 ),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
  top_blk_axi_dma_0_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.Q(p_11_out),
        .\gc1.count_d1_reg[7] (rd_pntr_plus1),
        .\gc1.count_d2_reg[7] (p_0_out),
        .\gcc0.gc0.count_d1_reg[7] (\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_strm_wvalid0__1(mm2s_strm_wvalid0__1),
        .out(out),
        .p_7_out(p_7_out),
        .ram_empty_fb_i_reg(p_2_out_1),
        .ram_empty_i0__3(\grss.rsts/ram_empty_i0__3 ),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_dma_0_0_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.DIBDI(DIBDI),
        .DOBDO({DOBDO[8],sig_data_fifo_data_out,DOBDO[7:0]}),
        .E(E),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] (\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ),
        .Q(p_11_out),
        .\gc1.count_d2_reg[7] (p_0_out),
        .\gpregsm1.user_valid_reg (\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out_0(p_2_out_0),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module top_blk_axi_dma_0_0_fifo_generator_top
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_reg_reg,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    p_3_out,
    sig_fifo_ainit,
    hold_ff_q,
    sig_push_input_reg11_out,
    in,
    p_10_out,
    sig_inhibit_rdy_n,
    p_4_out,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output sig_cmd2mstr_cmd_valid;
  output sig_calc_error_reg_reg;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input [55:0]p_3_out;
  input sig_fifo_ainit;
  input hold_ff_q;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input p_10_out;
  input sig_inhibit_rdy_n;
  input p_4_out;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire p_10_out;
  wire [55:0]p_3_out;
  wire p_4_out;
  wire s_axi_lite_aclk;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;

  top_blk_axi_dma_0_0_fifo_generator_ramfifo \grf.rf 
       (.\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q(hold_ff_q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_10_out(p_10_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module top_blk_axi_dma_0_0_fifo_generator_top__parameterized0
   (hold_ff_q_reg,
    sig_rd_sts_tag_reg0,
    mm2s_interr_i,
    mm2s_decerr_i,
    mm2s_slverr_i,
    sig_dqual_reg_empty_reg,
    hold_ff_q_reg_0,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit_0,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    sig_rsc2stat_status_valid,
    p_5_out,
    hold_ff_q_reg_1,
    p_2_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output hold_ff_q_reg;
  output sig_rd_sts_tag_reg0;
  output mm2s_interr_i;
  output mm2s_decerr_i;
  output mm2s_slverr_i;
  output sig_dqual_reg_empty_reg;
  output hold_ff_q_reg_0;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit_0;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input sig_rsc2stat_status_valid;
  input p_5_out;
  input hold_ff_q_reg_1;
  input p_2_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_mm2s_aclk;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire p_2_out;
  wire p_5_out;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_rd_sts_tag_reg0;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .hold_ff_q_reg_1(hold_ff_q_reg_1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_2_out(p_2_out),
        .p_5_out(p_5_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module top_blk_axi_dma_0_0_fifo_generator_top__parameterized1
   (p_2_out_0,
    DOBDO,
    out,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ,
    sig_tlast_enables,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ,
    D,
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ,
    p_3_out_3,
    DI,
    Q,
    hold_ff_q_reg,
    sig_ok_to_post_rd_addr_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ,
    S,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \count_reg[7] ,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_input_accept119_out,
    lsig_cmd_loaded,
    hold_ff_q,
    \sig_input_dsa_reg_reg[2] ,
    \sig_token_cntr_reg[3] ,
    \sig_token_cntr_reg[3]_0 ,
    sig_posted_to_axi_2_reg,
    sig_dre_tvalid_i_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    sig_dre2skid_wvalid,
    mm2s_strm_wvalid0__1,
    sig_advance_pipe19_out__1,
    m_axi_mm2s_rvalid,
    \count_reg[5] );
  output [63:0]p_2_out_0;
  output [8:0]DOBDO;
  output out;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  output \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  output [6:0]sig_tlast_enables;
  output \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  output [2:0]D;
  output [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  output p_3_out_3;
  output [3:0]DI;
  output [2:0]Q;
  output hold_ff_q_reg;
  output sig_ok_to_post_rd_addr_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  output [3:0]S;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [2:0]\count_reg[7] ;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input [63:0]m_axi_mm2s_rdata;
  input [10:0]DIBDI;
  input sig_input_accept119_out;
  input lsig_cmd_loaded;
  input hold_ff_q;
  input [5:0]\sig_input_dsa_reg_reg[2] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input \sig_token_cntr_reg[3]_0 ;
  input sig_posted_to_axi_2_reg;
  input sig_dre_tvalid_i_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input sig_dre2skid_wvalid;
  input mm2s_strm_wvalid0__1;
  input sig_advance_pipe19_out__1;
  input m_axi_mm2s_rvalid;
  input [6:0]\count_reg[5] ;

  wire [2:0]D;
  wire [3:0]DI;
  wire [10:0]DIBDI;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  wire \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  wire [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  wire [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [2:0]Q;
  wire [3:0]S;
  wire [6:0]\count_reg[5] ;
  wire [2:0]\count_reg[7] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rvalid;
  wire mm2s_strm_wvalid0__1;
  wire out;
  wire [63:0]p_2_out_0;
  wire p_3_out_3;
  wire sig_advance_pipe19_out__1;
  wire sig_dre2skid_wvalid;
  wire sig_dre_tvalid_i_reg;
  wire sig_input_accept119_out;
  wire [5:0]\sig_input_dsa_reg_reg[2] ;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire \sig_token_cntr_reg[3]_0 ;

  top_blk_axi_dma_0_0_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.D(D),
        .DI(DI),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] (\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] (\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .S(S),
        .\count_reg[5] (\count_reg[5] ),
        .\count_reg[7] (\count_reg[7] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_strm_wvalid0__1(mm2s_strm_wvalid0__1),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .p_3_out_3(p_3_out_3),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .\sig_input_dsa_reg_reg[2] (\sig_input_dsa_reg_reg[2] ),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .\sig_token_cntr_reg[3]_0 (\sig_token_cntr_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module top_blk_axi_dma_0_0_fifo_generator_v13_1_3
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_reg_reg,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    p_3_out,
    sig_fifo_ainit,
    hold_ff_q,
    sig_push_input_reg11_out,
    in,
    p_10_out,
    sig_inhibit_rdy_n,
    p_4_out,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output sig_cmd2mstr_cmd_valid;
  output sig_calc_error_reg_reg;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input [55:0]p_3_out;
  input sig_fifo_ainit;
  input hold_ff_q;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input p_10_out;
  input sig_inhibit_rdy_n;
  input p_4_out;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire p_10_out;
  wire [55:0]p_3_out;
  wire p_4_out;
  wire s_axi_lite_aclk;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;

  top_blk_axi_dma_0_0_fifo_generator_v13_1_3_synth inst_fifo_gen
       (.\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q(hold_ff_q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_10_out(p_10_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module top_blk_axi_dma_0_0_fifo_generator_v13_1_3__parameterized0
   (hold_ff_q_reg,
    sig_rd_sts_tag_reg0,
    mm2s_interr_i,
    mm2s_decerr_i,
    mm2s_slverr_i,
    sig_dqual_reg_empty_reg,
    hold_ff_q_reg_0,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit_0,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    sig_rsc2stat_status_valid,
    p_5_out,
    hold_ff_q_reg_1,
    p_2_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output hold_ff_q_reg;
  output sig_rd_sts_tag_reg0;
  output mm2s_interr_i;
  output mm2s_decerr_i;
  output mm2s_slverr_i;
  output sig_dqual_reg_empty_reg;
  output hold_ff_q_reg_0;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit_0;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input sig_rsc2stat_status_valid;
  input p_5_out;
  input hold_ff_q_reg_1;
  input p_2_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_mm2s_aclk;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire p_2_out;
  wire p_5_out;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_rd_sts_tag_reg0;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_fifo_generator_v13_1_3_synth__parameterized0 inst_fifo_gen
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .hold_ff_q_reg_1(hold_ff_q_reg_1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_2_out(p_2_out),
        .p_5_out(p_5_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module top_blk_axi_dma_0_0_fifo_generator_v13_1_3__parameterized1
   (p_2_out_0,
    DOBDO,
    out,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ,
    sig_tlast_enables,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ,
    D,
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ,
    p_3_out_3,
    DI,
    Q,
    hold_ff_q_reg,
    sig_ok_to_post_rd_addr_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ,
    S,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \count_reg[7] ,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_input_accept119_out,
    lsig_cmd_loaded,
    hold_ff_q,
    \sig_input_dsa_reg_reg[2] ,
    \sig_token_cntr_reg[3] ,
    \sig_token_cntr_reg[3]_0 ,
    sig_posted_to_axi_2_reg,
    sig_dre_tvalid_i_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    sig_dre2skid_wvalid,
    mm2s_strm_wvalid0__1,
    sig_advance_pipe19_out__1,
    m_axi_mm2s_rvalid,
    \count_reg[5] );
  output [63:0]p_2_out_0;
  output [8:0]DOBDO;
  output out;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  output \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  output [6:0]sig_tlast_enables;
  output \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  output [2:0]D;
  output [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  output p_3_out_3;
  output [3:0]DI;
  output [2:0]Q;
  output hold_ff_q_reg;
  output sig_ok_to_post_rd_addr_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  output [3:0]S;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [2:0]\count_reg[7] ;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input [63:0]m_axi_mm2s_rdata;
  input [10:0]DIBDI;
  input sig_input_accept119_out;
  input lsig_cmd_loaded;
  input hold_ff_q;
  input [5:0]\sig_input_dsa_reg_reg[2] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input \sig_token_cntr_reg[3]_0 ;
  input sig_posted_to_axi_2_reg;
  input sig_dre_tvalid_i_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input sig_dre2skid_wvalid;
  input mm2s_strm_wvalid0__1;
  input sig_advance_pipe19_out__1;
  input m_axi_mm2s_rvalid;
  input [6:0]\count_reg[5] ;

  wire [2:0]D;
  wire [3:0]DI;
  wire [10:0]DIBDI;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  wire \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  wire [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  wire [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [2:0]Q;
  wire [3:0]S;
  wire [6:0]\count_reg[5] ;
  wire [2:0]\count_reg[7] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rvalid;
  wire mm2s_strm_wvalid0__1;
  wire out;
  wire [63:0]p_2_out_0;
  wire p_3_out_3;
  wire sig_advance_pipe19_out__1;
  wire sig_dre2skid_wvalid;
  wire sig_dre_tvalid_i_reg;
  wire sig_input_accept119_out;
  wire [5:0]\sig_input_dsa_reg_reg[2] ;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire \sig_token_cntr_reg[3]_0 ;

  top_blk_axi_dma_0_0_fifo_generator_v13_1_3_synth__parameterized1 inst_fifo_gen
       (.D(D),
        .DI(DI),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] (\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] (\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .S(S),
        .\count_reg[5] (\count_reg[5] ),
        .\count_reg[7] (\count_reg[7] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_strm_wvalid0__1(mm2s_strm_wvalid0__1),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .p_3_out_3(p_3_out_3),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .\sig_input_dsa_reg_reg[2] (\sig_input_dsa_reg_reg[2] ),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .\sig_token_cntr_reg[3]_0 (\sig_token_cntr_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module top_blk_axi_dma_0_0_fifo_generator_v13_1_3_synth
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_reg_reg,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    p_3_out,
    sig_fifo_ainit,
    hold_ff_q,
    sig_push_input_reg11_out,
    in,
    p_10_out,
    sig_inhibit_rdy_n,
    p_4_out,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output sig_cmd2mstr_cmd_valid;
  output sig_calc_error_reg_reg;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input [55:0]p_3_out;
  input sig_fifo_ainit;
  input hold_ff_q;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input p_10_out;
  input sig_inhibit_rdy_n;
  input p_4_out;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire p_10_out;
  wire [55:0]p_3_out;
  wire p_4_out;
  wire s_axi_lite_aclk;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;

  top_blk_axi_dma_0_0_fifo_generator_top \gconvfifo.rf 
       (.\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q(hold_ff_q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_10_out(p_10_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module top_blk_axi_dma_0_0_fifo_generator_v13_1_3_synth__parameterized0
   (hold_ff_q_reg,
    sig_rd_sts_tag_reg0,
    mm2s_interr_i,
    mm2s_decerr_i,
    mm2s_slverr_i,
    sig_dqual_reg_empty_reg,
    hold_ff_q_reg_0,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit_0,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    sig_rsc2stat_status_valid,
    p_5_out,
    hold_ff_q_reg_1,
    p_2_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output hold_ff_q_reg;
  output sig_rd_sts_tag_reg0;
  output mm2s_interr_i;
  output mm2s_decerr_i;
  output mm2s_slverr_i;
  output sig_dqual_reg_empty_reg;
  output hold_ff_q_reg_0;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit_0;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input sig_rsc2stat_status_valid;
  input p_5_out;
  input hold_ff_q_reg_1;
  input p_2_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_mm2s_aclk;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire p_2_out;
  wire p_5_out;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_rd_sts_tag_reg0;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  top_blk_axi_dma_0_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .hold_ff_q_reg_1(hold_ff_q_reg_1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_2_out(p_2_out),
        .p_5_out(p_5_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module top_blk_axi_dma_0_0_fifo_generator_v13_1_3_synth__parameterized1
   (p_2_out_0,
    DOBDO,
    out,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ,
    sig_tlast_enables,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ,
    D,
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ,
    p_3_out_3,
    DI,
    Q,
    hold_ff_q_reg,
    sig_ok_to_post_rd_addr_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ,
    S,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \count_reg[7] ,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_input_accept119_out,
    lsig_cmd_loaded,
    hold_ff_q,
    \sig_input_dsa_reg_reg[2] ,
    \sig_token_cntr_reg[3] ,
    \sig_token_cntr_reg[3]_0 ,
    sig_posted_to_axi_2_reg,
    sig_dre_tvalid_i_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    sig_dre2skid_wvalid,
    mm2s_strm_wvalid0__1,
    sig_advance_pipe19_out__1,
    m_axi_mm2s_rvalid,
    \count_reg[5] );
  output [63:0]p_2_out_0;
  output [8:0]DOBDO;
  output out;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  output \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  output [6:0]sig_tlast_enables;
  output \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  output [2:0]D;
  output [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  output p_3_out_3;
  output [3:0]DI;
  output [2:0]Q;
  output hold_ff_q_reg;
  output sig_ok_to_post_rd_addr_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  output [3:0]S;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [2:0]\count_reg[7] ;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input [63:0]m_axi_mm2s_rdata;
  input [10:0]DIBDI;
  input sig_input_accept119_out;
  input lsig_cmd_loaded;
  input hold_ff_q;
  input [5:0]\sig_input_dsa_reg_reg[2] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input \sig_token_cntr_reg[3]_0 ;
  input sig_posted_to_axi_2_reg;
  input sig_dre_tvalid_i_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input sig_dre2skid_wvalid;
  input mm2s_strm_wvalid0__1;
  input sig_advance_pipe19_out__1;
  input m_axi_mm2s_rvalid;
  input [6:0]\count_reg[5] ;

  wire [2:0]D;
  wire [3:0]DI;
  wire [10:0]DIBDI;
  wire [8:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  wire \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  wire [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  wire [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [2:0]Q;
  wire [3:0]S;
  wire [6:0]\count_reg[5] ;
  wire [2:0]\count_reg[7] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rvalid;
  wire mm2s_strm_wvalid0__1;
  wire out;
  wire [63:0]p_2_out_0;
  wire p_3_out_3;
  wire sig_advance_pipe19_out__1;
  wire sig_dre2skid_wvalid;
  wire sig_dre_tvalid_i_reg;
  wire sig_input_accept119_out;
  wire [5:0]\sig_input_dsa_reg_reg[2] ;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire \sig_token_cntr_reg[3]_0 ;

  top_blk_axi_dma_0_0_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.D(D),
        .DI(DI),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] (\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] (\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .S(S),
        .\count_reg[5] (\count_reg[5] ),
        .\count_reg[7] (\count_reg[7] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_strm_wvalid0__1(mm2s_strm_wvalid0__1),
        .out(out),
        .p_2_out_0(p_2_out_0),
        .p_3_out_3(p_3_out_3),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .\sig_input_dsa_reg_reg[2] (\sig_input_dsa_reg_reg[2] ),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .\sig_token_cntr_reg[3]_0 (\sig_token_cntr_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module top_blk_axi_dma_0_0_memory
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    p_3_out,
    sig_push_input_reg11_out,
    in);
  output [63:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [55:0]p_3_out;
  input sig_push_input_reg11_out;
  input [0:0]in;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire out;
  wire [55:0]p_3_out;
  wire s_axi_lite_aclk;
  wire sig_calc_error_reg_reg;
  wire [63:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_blk_mem_gen_v8_3_5 \gbm.gbmg.gbmga.ngecc.bmg 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_3_out(p_3_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module top_blk_axi_dma_0_0_memory__parameterized0
   (DOBDO,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    sig_rsc2stat_status);
  output [2:0]DOBDO;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_rsc2stat_status;

  wire [2:0]DOBDO;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire s_axi_lite_aclk;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_blk_mem_gen_v8_3_5__parameterized1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.DOBDO(DOBDO),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module top_blk_axi_dma_0_0_memory__parameterized1
   (p_2_out_0,
    DOBDO,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    E,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    sig_tlast_enables,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_input_accept119_out,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    lsig_cmd_loaded,
    hold_ff_q,
    \gpregsm1.user_valid_reg );
  output [63:0]p_2_out_0;
  output [10:0]DOBDO;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output [6:0]sig_tlast_enables;
  output [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [63:0]m_axi_mm2s_rdata;
  input [10:0]DIBDI;
  input sig_input_accept119_out;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input lsig_cmd_loaded;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;

  wire [10:0]DIBDI;
  wire [10:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [7:0]Q;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire [63:0]p_2_out_0;
  wire ram_full_i_reg;
  wire sig_input_accept119_out;
  wire sig_stream_rst;
  wire [6:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_dma_0_0_blk_mem_gen_v8_3_5__parameterized3 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] (\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out_0(p_2_out_0),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module top_blk_axi_dma_0_0_rd_bin_cntr
   (\gnxpm_cdc.rd_pntr_gc_reg[2] ,
    Q,
    \gc1.count_d2_reg[3]_0 ,
    \Q_reg_reg[0] ,
    E,
    m_axi_mm2s_aclk);
  output [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  output [3:0]Q;
  output [3:0]\gc1.count_d2_reg[3]_0 ;
  input \Q_reg_reg[0] ;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [3:0]\gc1.count_d2_reg[3]_0 ;
  wire [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  wire m_axi_mm2s_aclk;
  wire [3:0]plusOp;
  wire [3:0]rd_pntr_plus2;

  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[2]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc1.count[3]_i_1 
       (.I0(rd_pntr_plus2[1]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[2]),
        .I3(rd_pntr_plus2[3]),
        .O(plusOp[3]));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(\gc1.count_d2_reg[3]_0 [0]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(\gc1.count_d2_reg[3]_0 [1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(\gc1.count_d2_reg[3]_0 [2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(\gc1.count_d2_reg[3]_0 [3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(rd_pntr_plus2[0]),
        .R(\Q_reg_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(rd_pntr_plus2[1]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(rd_pntr_plus2[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(rd_pntr_plus2[3]),
        .R(\Q_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [2]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module top_blk_axi_dma_0_0_rd_bin_cntr_62
   (D,
    Q,
    \gc1.count_d2_reg[3]_0 ,
    \Q_reg_reg[0] ,
    E,
    s_axi_lite_aclk);
  output [2:0]D;
  output [3:0]Q;
  output [3:0]\gc1.count_d2_reg[3]_0 ;
  input \Q_reg_reg[0] ;
  input [0:0]E;
  input s_axi_lite_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [3:0]\gc1.count_d2_reg[3]_0 ;
  wire [3:0]plusOp__0;
  wire [3:0]rd_pntr_plus2;
  wire s_axi_lite_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1__0 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1__0 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[2]_i_1__0 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc1.count[3]_i_1__0 
       (.I0(rd_pntr_plus2[1]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[2]),
        .I3(rd_pntr_plus2[3]),
        .O(plusOp__0[3]));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(\gc1.count_d2_reg[3]_0 [0]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(\gc1.count_d2_reg[3]_0 [1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(\gc1.count_d2_reg[3]_0 [2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(\gc1.count_d2_reg[3]_0 [3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(rd_pntr_plus2[0]),
        .R(\Q_reg_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(rd_pntr_plus2[1]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(rd_pntr_plus2[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(rd_pntr_plus2[3]),
        .R(\Q_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module top_blk_axi_dma_0_0_rd_bin_cntr__parameterized0
   (\gc1.count_d2_reg[7]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_stream_rst,
    E,
    m_axi_mm2s_aclk);
  output [7:0]\gc1.count_d2_reg[7]_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input sig_stream_rst;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire \gc1.count[7]_i_2_n_0 ;
  wire [7:0]\gc1.count_d2_reg[7]_0 ;
  wire m_axi_mm2s_aclk;
  wire [7:0]plusOp__3;
  wire [7:0]rd_pntr_plus2;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1__1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1__1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[2]_i_1__1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc1.count[3]_i_1__1 
       (.I0(rd_pntr_plus2[1]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[2]),
        .I3(rd_pntr_plus2[3]),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc1.count[4]_i_1 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[3]),
        .I4(rd_pntr_plus2[4]),
        .O(plusOp__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc1.count[5]_i_1 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[2]),
        .I4(rd_pntr_plus2[4]),
        .I5(rd_pntr_plus2[5]),
        .O(plusOp__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[6]_i_1 
       (.I0(\gc1.count[7]_i_2_n_0 ),
        .I1(rd_pntr_plus2[6]),
        .O(plusOp__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[7]_i_1 
       (.I0(\gc1.count[7]_i_2_n_0 ),
        .I1(rd_pntr_plus2[6]),
        .I2(rd_pntr_plus2[7]),
        .O(plusOp__3[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc1.count[7]_i_2 
       (.I0(rd_pntr_plus2[5]),
        .I1(rd_pntr_plus2[3]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[0]),
        .I4(rd_pntr_plus2[2]),
        .I5(rd_pntr_plus2[4]),
        .O(\gc1.count[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(\gc1.count_d2_reg[7]_0 [0]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(\gc1.count_d2_reg[7]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(\gc1.count_d2_reg[7]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(\gc1.count_d2_reg[7]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[4]),
        .Q(\gc1.count_d2_reg[7]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[5]),
        .Q(\gc1.count_d2_reg[7]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[6]),
        .Q(\gc1.count_d2_reg[7]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[7]),
        .Q(\gc1.count_d2_reg[7]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[7]_0 [0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[7]_0 [1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[7]_0 [2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[7]_0 [3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[7]_0 [4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[7]_0 [5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[7]_0 [6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[7]_0 [7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[0]),
        .Q(rd_pntr_plus2[0]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[1]),
        .Q(rd_pntr_plus2[1]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[2]),
        .Q(rd_pntr_plus2[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[3]),
        .Q(rd_pntr_plus2[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[4]),
        .Q(rd_pntr_plus2[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[5]),
        .Q(rd_pntr_plus2[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[6]),
        .Q(rd_pntr_plus2[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[7]),
        .Q(rd_pntr_plus2[7]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module top_blk_axi_dma_0_0_rd_fwft
   (out,
    tmp_ram_regout_en,
    E,
    \gc1.count_reg[7] ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    D,
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ,
    p_3_out_3,
    hold_ff_q_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_input_accept119_out,
    ram_full_i_reg,
    ram_empty_fb_i_reg,
    lsig_cmd_loaded,
    hold_ff_q,
    DOBDO,
    \sig_input_dsa_reg_reg[2] ,
    sig_dre_tvalid_i_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    sig_dre2skid_wvalid);
  output out;
  output tmp_ram_regout_en;
  output [0:0]E;
  output [0:0]\gc1.count_reg[7] ;
  output [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  output \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  output \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [2:0]D;
  output [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  output p_3_out_3;
  output hold_ff_q_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_input_accept119_out;
  input ram_full_i_reg;
  input ram_empty_fb_i_reg;
  input lsig_cmd_loaded;
  input hold_ff_q;
  input [1:0]DOBDO;
  input [5:0]\sig_input_dsa_reg_reg[2] ;
  input sig_dre_tvalid_i_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input sig_dre2skid_wvalid;

  wire [2:0]D;
  wire [1:0]DOBDO;
  wire [0:0]E;
  wire \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  wire [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  wire [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__6;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire [0:0]\gc1.count_reg[7] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [1:0]next_fwft_state;
  wire p_3_out_3;
  wire ram_empty_fb_i_reg;
  wire ram_full_i_reg;
  wire sig_dre2skid_wvalid;
  wire sig_dre_tvalid_i_reg;
  wire sig_input_accept119_out;
  wire [5:0]\sig_input_dsa_reg_reg[2] ;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire tmp_ram_regout_en;
  (* DONT_TOUCH *) wire user_valid;

  assign out = user_valid;
  LUT4 #(
    .INIT(16'hFFB0)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(sig_input_accept119_out),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(sig_stream_rst),
        .O(tmp_ram_regout_en));
  LUT4 #(
    .INIT(16'hA800)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5 
       (.I0(lsig_cmd_loaded),
        .I1(hold_ff_q),
        .I2(user_valid),
        .I3(DOBDO[0]),
        .O(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ));
  LUT5 #(
    .INIT(32'hA800A8A8)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4 
       (.I0(lsig_cmd_loaded),
        .I1(hold_ff_q),
        .I2(user_valid),
        .I3(sig_s_ready_out_reg),
        .I4(sig_dre2skid_wvalid),
        .O(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ));
  LUT6 #(
    .INIT(64'h00000000FD555555)) 
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_i_1 
       (.I0(lsig_cmd_loaded),
        .I1(hold_ff_q),
        .I2(user_valid),
        .I3(sig_dre_tvalid_i_reg),
        .I4(DOBDO[1]),
        .I5(\INFERRED_GEN.cnt_i_reg[2] ),
        .O(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg[0]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .I1(\sig_input_dsa_reg_reg[2] [3]),
        .O(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg[1]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .I1(\sig_input_dsa_reg_reg[2] [4]),
        .O(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg[2]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .I1(\sig_input_dsa_reg_reg[2] [5]),
        .O(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[0]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .I1(\sig_input_dsa_reg_reg[2] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .I1(\sig_input_dsa_reg_reg[2] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[2]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .I1(sig_input_accept119_out),
        .O(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[2]_i_2 
       (.I0(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .I1(\sig_input_dsa_reg_reg[2] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[2] ),
        .O(\INFERRED_GEN.cnt_i_reg[1] ));
  LUT6 #(
    .INIT(64'h02AAAAAAFFFFFFFF)) 
    \OMIT_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(lsig_cmd_loaded),
        .I1(hold_ff_q),
        .I2(user_valid),
        .I3(sig_dre_tvalid_i_reg),
        .I4(DOBDO[1]),
        .I5(\INFERRED_GEN.cnt_i_reg[2] ),
        .O(\OMIT_UNPACKING.lsig_cmd_loaded_reg ));
  LUT5 #(
    .INIT(32'hEEFD8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(curr_fwft_state[0]),
        .I1(ram_empty_fb_i_reg),
        .I2(sig_input_accept119_out),
        .I3(curr_fwft_state[1]),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__6));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__6),
        .Q(aempty_fwft_fb_i),
        .S(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__6),
        .Q(aempty_fwft_i),
        .S(sig_stream_rst));
  LUT2 #(
    .INIT(4'h6)) 
    \count[7]_i_1 
       (.I0(\gc1.count_reg[7] ),
        .I1(ram_full_i_reg),
        .O(E));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(sig_input_accept119_out),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(sig_stream_rst));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(sig_input_accept119_out),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'hE0)) 
    g0_b0_i_2
       (.I0(user_valid),
        .I1(hold_ff_q),
        .I2(lsig_cmd_loaded),
        .O(p_3_out_3));
  LUT4 #(
    .INIT(16'h00BF)) 
    \gc1.count_d1[7]_i_1 
       (.I0(sig_input_accept119_out),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .O(\gc1.count_reg[7] ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(sig_input_accept119_out),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(sig_input_accept119_out),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h000E)) 
    hold_ff_q_i_1
       (.I0(user_valid),
        .I1(hold_ff_q),
        .I2(sig_input_accept119_out),
        .I3(sig_stream_rst),
        .O(hold_ff_q_reg));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module top_blk_axi_dma_0_0_rd_handshaking_flags
   (\gv.ram_valid_d1_reg_0 ,
    sig_cmd2mstr_cmd_valid,
    m_axi_mm2s_aclk,
    out,
    hold_ff_q,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    ram_empty_i_reg);
  output \gv.ram_valid_d1_reg_0 ;
  output sig_cmd2mstr_cmd_valid;
  input m_axi_mm2s_aclk;
  input [0:0]out;
  input hold_ff_q;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input ram_empty_i_reg;

  wire \gv.ram_valid_d1_i_1_n_0 ;
  wire \gv.ram_valid_d1_reg_0 ;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [0:0]out;
  wire ram_empty_i_reg;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

  LUT2 #(
    .INIT(4'hE)) 
    \gc1.count_d1[3]_i_2 
       (.I0(hold_ff_q),
        .I1(\gv.ram_valid_d1_reg_0 ),
        .O(sig_cmd2mstr_cmd_valid));
  LUT6 #(
    .INIT(64'h0000000011111F11)) 
    \gv.ram_valid_d1_i_1 
       (.I0(\gv.ram_valid_d1_reg_0 ),
        .I1(hold_ff_q),
        .I2(sig_calc_error_pushed),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(ram_empty_i_reg),
        .O(\gv.ram_valid_d1_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gv.ram_valid_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gv.ram_valid_d1_i_1_n_0 ),
        .Q(\gv.ram_valid_d1_reg_0 ));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module top_blk_axi_dma_0_0_rd_handshaking_flags_61
   (hold_ff_q_reg,
    mm2s_interr_i,
    mm2s_decerr_i,
    mm2s_slverr_i,
    hold_ff_q_reg_0,
    s_axi_lite_aclk,
    out,
    p_5_out,
    hold_ff_q_reg_1,
    DOBDO,
    p_2_out,
    ram_empty_i_reg,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output hold_ff_q_reg;
  output mm2s_interr_i;
  output mm2s_decerr_i;
  output mm2s_slverr_i;
  output hold_ff_q_reg_0;
  input s_axi_lite_aclk;
  input [0:0]out;
  input p_5_out;
  input hold_ff_q_reg_1;
  input [2:0]DOBDO;
  input p_2_out;
  input ram_empty_i_reg;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire [2:0]DOBDO;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \gv.ram_valid_d1_i_1__0_n_0 ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire [0:0]out;
  wire p_2_out;
  wire p_5_out;
  wire ram_empty_i_reg;
  wire s_axi_lite_aclk;
  wire scndry_out;

  LUT4 #(
    .INIT(16'h00F1)) 
    \gv.ram_valid_d1_i_1__0 
       (.I0(hold_ff_q_reg),
        .I1(hold_ff_q_reg_1),
        .I2(p_2_out),
        .I3(ram_empty_i_reg),
        .O(\gv.ram_valid_d1_i_1__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gv.ram_valid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gv.ram_valid_d1_i_1__0_n_0 ),
        .Q(hold_ff_q_reg));
  LUT5 #(
    .INIT(32'h54000000)) 
    hold_ff_q_i_1__1
       (.I0(p_2_out),
        .I1(hold_ff_q_reg_1),
        .I2(hold_ff_q_reg),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I4(scndry_out),
        .O(hold_ff_q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    mm2s_decerr_i_i_1
       (.I0(p_5_out),
        .I1(hold_ff_q_reg_1),
        .I2(hold_ff_q_reg),
        .I3(DOBDO[1]),
        .O(mm2s_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    mm2s_interr_i_i_1
       (.I0(p_5_out),
        .I1(hold_ff_q_reg_1),
        .I2(hold_ff_q_reg),
        .I3(DOBDO[0]),
        .O(mm2s_interr_i));
  LUT4 #(
    .INIT(16'h5400)) 
    mm2s_slverr_i_i_1
       (.I0(p_5_out),
        .I1(hold_ff_q_reg_1),
        .I2(hold_ff_q_reg),
        .I3(DOBDO[2]),
        .O(mm2s_slverr_i));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module top_blk_axi_dma_0_0_rd_logic
   (\gv.ram_valid_d1_reg ,
    tmp_ram_rd_en,
    E,
    sig_cmd2mstr_cmd_valid,
    \gnxpm_cdc.rd_pntr_gc_reg[2] ,
    Q,
    \gc1.count_d2_reg[3] ,
    ram_empty_i0,
    m_axi_mm2s_aclk,
    out,
    \Q_reg_reg[0] ,
    hold_ff_q,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output \gv.ram_valid_d1_reg ;
  output tmp_ram_rd_en;
  output [0:0]E;
  output sig_cmd2mstr_cmd_valid;
  output [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  output [3:0]Q;
  output [3:0]\gc1.count_d2_reg[3] ;
  input ram_empty_i0;
  input m_axi_mm2s_aclk;
  input [0:0]out;
  input \Q_reg_reg[0] ;
  input hold_ff_q;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire [0:0]E;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [0:0]out;
  wire ram_empty_i0;
  wire sig_afifo_empty;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_rd_status_flags_as \gras.rsts 
       (.E(E),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out),
        .out(sig_afifo_empty),
        .ram_empty_i0(ram_empty_i0),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  top_blk_axi_dma_0_0_rd_handshaking_flags \grhf.rhf 
       (.\gv.ram_valid_d1_reg_0 (\gv.ram_valid_d1_reg ),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .ram_empty_i_reg(sig_afifo_empty),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
  top_blk_axi_dma_0_0_rd_bin_cntr rpntr
       (.E(E),
        .Q(Q),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .\gc1.count_d2_reg[3]_0 (\gc1.count_d2_reg[3] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[2] (\gnxpm_cdc.rd_pntr_gc_reg[2] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module top_blk_axi_dma_0_0_rd_logic_31
   (hold_ff_q_reg,
    mm2s_interr_i,
    mm2s_decerr_i,
    mm2s_slverr_i,
    tmp_ram_rd_en,
    D,
    Q,
    E,
    hold_ff_q_reg_0,
    \gc1.count_d2_reg[3] ,
    ram_empty_i0,
    s_axi_lite_aclk,
    out,
    \Q_reg_reg[0] ,
    p_5_out,
    hold_ff_q_reg_1,
    DOBDO,
    p_2_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output hold_ff_q_reg;
  output mm2s_interr_i;
  output mm2s_decerr_i;
  output mm2s_slverr_i;
  output tmp_ram_rd_en;
  output [2:0]D;
  output [3:0]Q;
  output [0:0]E;
  output hold_ff_q_reg_0;
  output [3:0]\gc1.count_d2_reg[3] ;
  input ram_empty_i0;
  input s_axi_lite_aclk;
  input [0:0]out;
  input \Q_reg_reg[0] ;
  input p_5_out;
  input hold_ff_q_reg_1;
  input [2:0]DOBDO;
  input p_2_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire [2:0]D;
  wire [2:0]DOBDO;
  wire [0:0]E;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire [0:0]out;
  wire p_2_out;
  wire p_5_out;
  wire ram_empty_i0;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire sig_afifo_empty;
  wire tmp_ram_rd_en;

  top_blk_axi_dma_0_0_rd_status_flags_as_60 \gras.rsts 
       (.E(E),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .\gv.ram_valid_d1_reg (hold_ff_q_reg),
        .hold_ff_q_reg(hold_ff_q_reg_1),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out),
        .out(sig_afifo_empty),
        .p_2_out(p_2_out),
        .ram_empty_i0(ram_empty_i0),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  top_blk_axi_dma_0_0_rd_handshaking_flags_61 \grhf.rhf 
       (.DOBDO(DOBDO),
        .\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .hold_ff_q_reg_1(hold_ff_q_reg_1),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .out(out),
        .p_2_out(p_2_out),
        .p_5_out(p_5_out),
        .ram_empty_i_reg(sig_afifo_empty),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out));
  top_blk_axi_dma_0_0_rd_bin_cntr_62 rpntr
       (.D(D),
        .E(E),
        .Q(Q),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .\gc1.count_d2_reg[3]_0 (\gc1.count_d2_reg[3] ),
        .s_axi_lite_aclk(s_axi_lite_aclk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module top_blk_axi_dma_0_0_rd_logic__parameterized0
   (out,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    tmp_ram_regout_en,
    p_7_out,
    tmp_ram_rd_en,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_1 ,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    D,
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ,
    p_3_out_3,
    DI,
    Q,
    hold_ff_q_reg,
    sig_ok_to_post_rd_addr_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ,
    S,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \count_reg[7] ,
    \gc1.count_d2_reg[7] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    ram_empty_i0__3,
    sig_input_accept119_out,
    ram_full_i_reg,
    lsig_cmd_loaded,
    hold_ff_q,
    DOBDO,
    \sig_input_dsa_reg_reg[2] ,
    ram_full_i_reg_0,
    \sig_token_cntr_reg[3] ,
    \sig_token_cntr_reg[3]_0 ,
    sig_posted_to_axi_2_reg,
    sig_dre_tvalid_i_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    sig_dre2skid_wvalid,
    \count_reg[5] );
  output out;
  output \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  output tmp_ram_regout_en;
  output p_7_out;
  output tmp_ram_rd_en;
  output [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  output \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_1 ;
  output \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [2:0]D;
  output [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  output p_3_out_3;
  output [3:0]DI;
  output [2:0]Q;
  output hold_ff_q_reg;
  output sig_ok_to_post_rd_addr_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  output [3:0]S;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [2:0]\count_reg[7] ;
  output [7:0]\gc1.count_d2_reg[7] ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input ram_empty_i0__3;
  input sig_input_accept119_out;
  input ram_full_i_reg;
  input lsig_cmd_loaded;
  input hold_ff_q;
  input [1:0]DOBDO;
  input [5:0]\sig_input_dsa_reg_reg[2] ;
  input ram_full_i_reg_0;
  input [3:0]\sig_token_cntr_reg[3] ;
  input \sig_token_cntr_reg[3]_0 ;
  input sig_posted_to_axi_2_reg;
  input sig_dre_tvalid_i_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input sig_dre2skid_wvalid;
  input [6:0]\count_reg[5] ;

  wire [2:0]D;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [3:0]DI;
  wire [1:0]DOBDO;
  wire \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire [0:0]\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_1 ;
  wire [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [2:0]Q;
  wire [3:0]S;
  wire cntr_en;
  wire [6:0]\count_reg[5] ;
  wire [2:0]\count_reg[7] ;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire out;
  wire p_3_out_3;
  wire p_7_out;
  wire ram_empty_i0__3;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_dre2skid_wvalid;
  wire sig_dre_tvalid_i_reg;
  wire sig_input_accept119_out;
  wire [5:0]\sig_input_dsa_reg_reg[2] ;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire \sig_token_cntr_reg[3]_0 ;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_dma_0_0_rd_fwft \gr1.gr1_int.rfwft 
       (.D(D),
        .DOBDO(DOBDO),
        .E(cntr_en),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] (\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_1 ),
        .\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] (\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .\gc1.count_reg[7] (p_7_out),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .p_3_out_3(p_3_out_3),
        .ram_empty_fb_i_reg(out),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_input_accept119_out(sig_input_accept119_out),
        .\sig_input_dsa_reg_reg[2] (\sig_input_dsa_reg_reg[2] ),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_regout_en(tmp_ram_regout_en));
  top_blk_axi_dma_0_0_dc_ss \grss.gdc.dc 
       (.DI(DI),
        .E(p_7_out),
        .Q(Q),
        .S(S),
        .\count_reg[5] (\count_reg[5] ),
        .\count_reg[7] (\count_reg[7] ),
        .\gpregsm1.curr_fwft_state_reg[0] (cntr_en),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_i_reg(ram_full_i_reg_0),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_stream_rst(sig_stream_rst),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .\sig_token_cntr_reg[3]_0 (\sig_token_cntr_reg[3]_0 ));
  top_blk_axi_dma_0_0_rd_status_flags_ss \grss.rsts 
       (.E(p_7_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .ram_empty_i0__3(ram_empty_i0__3),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  top_blk_axi_dma_0_0_rd_bin_cntr__parameterized0 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(p_7_out),
        .\gc1.count_d2_reg[7]_0 (\gc1.count_d2_reg[7] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module top_blk_axi_dma_0_0_rd_status_flags_as
   (out,
    tmp_ram_rd_en,
    E,
    ram_empty_i0,
    m_axi_mm2s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] ,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output out;
  output tmp_ram_rd_en;
  output [0:0]E;
  input ram_empty_i0;
  input m_axi_mm2s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;
  input sig_cmd2mstr_cmd_valid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire [0:0]E;
  wire \Q_reg_reg[0] ;
  wire m_axi_mm2s_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i0;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire tmp_ram_rd_en;

  assign out = ram_empty_i;
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1 
       (.I0(\Q_reg_reg[0] ),
        .I1(ram_empty_fb_i),
        .I2(E),
        .O(tmp_ram_rd_en));
  LUT6 #(
    .INIT(64'h0000000011111B11)) 
    \gc1.count_d1[3]_i_1 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(ram_empty_i),
        .I2(sig_calc_error_pushed),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(ram_empty_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_fb_i),
        .S(\Q_reg_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module top_blk_axi_dma_0_0_rd_status_flags_as_60
   (out,
    tmp_ram_rd_en,
    E,
    ram_empty_i0,
    s_axi_lite_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] ,
    \gv.ram_valid_d1_reg ,
    hold_ff_q_reg,
    p_2_out);
  output out;
  output tmp_ram_rd_en;
  output [0:0]E;
  input ram_empty_i0;
  input s_axi_lite_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;
  input \gv.ram_valid_d1_reg ;
  input hold_ff_q_reg;
  input p_2_out;

  wire [0:0]E;
  wire \Q_reg_reg[0] ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire p_2_out;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i0;
  wire s_axi_lite_aclk;
  wire tmp_ram_rd_en;

  assign out = ram_empty_i;
  LUT6 #(
    .INIT(64'hBBBABBBBAAAAAAAB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(\Q_reg_reg[0] ),
        .I1(ram_empty_fb_i),
        .I2(\gv.ram_valid_d1_reg ),
        .I3(hold_ff_q_reg),
        .I4(ram_empty_i),
        .I5(p_2_out),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'h0000EF01)) 
    \gc1.count_d1[3]_i_1__0 
       (.I0(\gv.ram_valid_d1_reg ),
        .I1(hold_ff_q_reg),
        .I2(ram_empty_i),
        .I3(p_2_out),
        .I4(ram_empty_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_fb_i),
        .S(\Q_reg_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module top_blk_axi_dma_0_0_rd_status_flags_ss
   (out,
    tmp_ram_rd_en,
    sig_stream_rst,
    ram_empty_i0__3,
    m_axi_mm2s_aclk,
    E);
  output out;
  output tmp_ram_rd_en;
  input sig_stream_rst;
  input ram_empty_i0__3;
  input m_axi_mm2s_aclk;
  input [0:0]E;

  wire [0:0]E;
  wire m_axi_mm2s_aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i0__3;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;

  assign out = ram_empty_fb_i;
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0 
       (.I0(sig_stream_rst),
        .I1(ram_empty_fb_i),
        .I2(E),
        .O(tmp_ram_rd_en));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_empty_i0__3),
        .Q(ram_empty_fb_i),
        .S(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_empty_i0__3),
        .Q(ram_empty_i),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module top_blk_axi_dma_0_0_reset_blk_ramfifo
   (out,
    \gv.ram_valid_d1_reg ,
    ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    SR,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    WEBWE,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    sig_fifo_ainit,
    p_10_out,
    ram_full_i_reg_0,
    sig_inhibit_rdy_n,
    p_4_out,
    ram_full_fb_i_reg);
  output out;
  output [0:0]\gv.ram_valid_d1_reg ;
  output ram_full_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [0:0]SR;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  output [0:0]WEBWE;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input sig_fifo_ainit;
  input p_10_out;
  input ram_full_i_reg_0;
  input sig_inhibit_rdy_n;
  input p_4_out;
  input ram_full_fb_i_reg;

  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \arst_sync_q[1]_2 ;
  wire \arst_sync_q[2]_3 ;
  wire \arst_sync_q[3]_4 ;
  wire \arst_sync_q[4]_5 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ;
  wire m_axi_mm2s_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ;
  wire out;
  wire p_10_out;
  wire p_10_out_0;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_4_out;
  wire p_8_out;
  wire p_9_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg_0;
  wire rd_rst_active;
  wire rd_rst_asreg;
  wire rd_rst_comb;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire \rrst_q[1]_6 ;
  wire \rrst_q[2]_7 ;
  wire \rrst_wr_q[2]_8 ;
  wire \rrst_wr_q[3]_10 ;
  wire \rrst_wr_q[4]_12 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_axi_lite_aclk;
  wire sckt_rd_rst_d1;
  wire sckt_wr_rst_i_q;
  wire sckt_wrst_i;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire wr_rst_asreg;
  wire wr_rst_busy_i2_out;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;
  wire \wrst_ext_q[2]_9 ;
  wire \wrst_ext_q[3]_11 ;
  wire \wrst_ext_q[4]_13 ;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = rst_d3;
  assign \gv.ram_valid_d1_reg [0] = rd_rst_reg[2];
  assign ram_full_i_reg = rst_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1 
       (.I0(rst_d2),
        .I1(SR),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  top_blk_axi_dma_0_0_synchronizer_ff \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_2 ),
        .out(rst_wr_reg2),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_7 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst 
       (.\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .\Q_reg_reg[0]_0 (\arst_sync_q[1]_2 ),
        .\Q_reg_reg[0]_1 (\arst_sync_q[4]_5 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[3]_4 ),
        .\Q_reg_reg[0]_3 (\wrst_ext_q[4]_13 ),
        .\Q_reg_reg[0]_4 (\rrst_wr_q[4]_12 ),
        .WEBWE(WEBWE),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_d3),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst_n_1 ),
        .out(\arst_sync_q[2]_3 ),
        .p_10_out(p_10_out),
        .p_4_out(p_4_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg_0),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sckt_wr_rst_i_q(sckt_wr_rst_i_q),
        .sckt_wrst_i(sckt_wrst_i),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
  top_blk_axi_dma_0_0_synchronizer_ff_8 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_4 ),
        .out(\arst_sync_q[2]_3 ),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_9 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_4 ),
        .out(\arst_sync_q[4]_5 ),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ),
        .Q(fifo_rrst_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_1 ),
        .Q(fifo_wrst_done),
        .R(1'b0));
  top_blk_axi_dma_0_0_synchronizer_ff_10 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\rrst_q[1]_6 ),
        .sckt_wrst_i(sckt_wrst_i));
  top_blk_axi_dma_0_0_synchronizer_ff_11 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (p_9_out),
        .out(out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_12 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst 
       (.out(p_8_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sckt_wrst_i(sckt_wrst_i));
  top_blk_axi_dma_0_0_synchronizer_ff_13 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_7 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\rrst_q[1]_6 ));
  top_blk_axi_dma_0_0_synchronizer_ff_14 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (p_9_out),
        .out(\rrst_wr_q[2]_8 ),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_15 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_9 ),
        .out(p_8_out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_16 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_7 ),
        .\Q_reg_reg[0]_1 (p_14_out),
        .\Q_reg_reg[0]_2 (p_12_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .out(out),
        .rd_rst_active(rd_rst_active),
        .sckt_rd_rst_d1(sckt_rd_rst_d1));
  top_blk_axi_dma_0_0_synchronizer_ff_17 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_10 ),
        .out(\rrst_wr_q[2]_8 ),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_18 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_9 ),
        .out(\wrst_ext_q[3]_11 ),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_19 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out));
  top_blk_axi_dma_0_0_synchronizer_ff_20 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_10 ),
        .\Q_reg_reg[0]_1 (\wrst_ext_q[4]_13 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[4]_5 ),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ),
        .out(\rrst_wr_q[4]_12 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sckt_wrst_i(sckt_wrst_i));
  top_blk_axi_dma_0_0_synchronizer_ff_21 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst 
       (.fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg (\wrst_ext_q[4]_13 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_1 ),
        .out(\wrst_ext_q[3]_11 ),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst_n_1 ),
        .Q(SR),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .Q(sckt_wr_rst_i_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ),
        .Q(sckt_wrst_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ),
        .Q(rd_rst_active),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sckt_rd_rst_d1),
        .R(1'b0));
  top_blk_axi_dma_0_0_synchronizer_ff_22 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_10_out_0));
  top_blk_axi_dma_0_0_synchronizer_ff_23 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .out(p_11_out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_24 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_10_out_0));
  top_blk_axi_dma_0_0_synchronizer_ff_25 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .out(p_11_out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_26 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .in0(rd_rst_asreg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ),
        .out(p_14_out));
  top_blk_axi_dma_0_0_synchronizer_ff_27 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .in0(wr_rst_asreg),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ),
        .out(p_15_out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_28 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst 
       (.AS(rd_rst_comb),
        .in0(rd_rst_asreg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_14_out),
        .rd_rst_active(rd_rst_active));
  top_blk_axi_dma_0_0_synchronizer_ff_29 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .in0(wr_rst_asreg),
        .out(p_15_out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sig_fifo_ainit),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(sig_fifo_ainit),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sig_fifo_ainit),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(sig_fifo_ainit),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module top_blk_axi_dma_0_0_reset_blk_ramfifo_33
   (out,
    \gv.ram_valid_d1_reg ,
    ram_full_i_reg,
    sig_rd_sts_reg_full_reg,
    SR,
    sig_rd_sts_tag_reg0,
    WEBWE,
    sig_dqual_reg_empty_reg,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    sig_fifo_ainit_0,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    ram_full_i_reg_0,
    sig_rsc2stat_status_valid,
    ram_full_fb_i_reg);
  output out;
  output [0:0]\gv.ram_valid_d1_reg ;
  output ram_full_i_reg;
  output sig_rd_sts_reg_full_reg;
  output [0:0]SR;
  output sig_rd_sts_tag_reg0;
  output [0:0]WEBWE;
  output sig_dqual_reg_empty_reg;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input sig_fifo_ainit_0;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input ram_full_i_reg_0;
  input sig_rsc2stat_status_valid;
  input ram_full_fb_i_reg;

  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \arst_sync_q[1]_17 ;
  wire \arst_sync_q[2]_18 ;
  wire \arst_sync_q[3]_19 ;
  wire \arst_sync_q[4]_20 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ;
  wire m_axi_mm2s_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst_n_3 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ;
  wire out;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_8_out;
  wire p_9_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg_0;
  wire rd_rst_active;
  wire rd_rst_asreg;
  wire rd_rst_comb;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire \rrst_q[1]_21 ;
  wire \rrst_q[2]_22 ;
  wire \rrst_wr_q[2]_23 ;
  wire \rrst_wr_q[3]_25 ;
  wire \rrst_wr_q[4]_27 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_axi_lite_aclk;
  wire sckt_rd_rst_d1;
  wire sckt_wr_rst_i_q;
  wire sckt_wrst_i;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire wr_rst_asreg;
  wire wr_rst_busy_i2_out;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;
  wire \wrst_ext_q[2]_24 ;
  wire \wrst_ext_q[3]_26 ;
  wire \wrst_ext_q[4]_28 ;

  assign \gv.ram_valid_d1_reg [0] = rd_rst_reg[2];
  assign ram_full_i_reg = rst_d2;
  assign sig_rd_sts_reg_full_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__0 
       (.I0(rst_d2),
        .I1(SR),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  top_blk_axi_dma_0_0_synchronizer_ff_34 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_17 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(rst_wr_reg2));
  top_blk_axi_dma_0_0_synchronizer_ff_35 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_17 ),
        .\Q_reg_reg[0]_1 (\arst_sync_q[4]_20 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[3]_19 ),
        .\Q_reg_reg[0]_3 (\wrst_ext_q[4]_28 ),
        .\Q_reg_reg[0]_4 (\rrst_wr_q[4]_27 ),
        .WEBWE(WEBWE),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_d3),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst_n_3 ),
        .out(\arst_sync_q[2]_18 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg_0),
        .sckt_wr_rst_i_q(sckt_wr_rst_i_q),
        .sckt_wrst_i(sckt_wrst_i),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
  top_blk_axi_dma_0_0_synchronizer_ff_36 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_19 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\arst_sync_q[2]_18 ));
  top_blk_axi_dma_0_0_synchronizer_ff_37 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_19 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\arst_sync_q[4]_20 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ),
        .Q(fifo_rrst_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_1 ),
        .Q(fifo_wrst_done),
        .R(1'b0));
  top_blk_axi_dma_0_0_synchronizer_ff_38 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst 
       (.out(\rrst_q[1]_21 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sckt_wrst_i(sckt_wrst_i));
  top_blk_axi_dma_0_0_synchronizer_ff_39 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (p_9_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out));
  top_blk_axi_dma_0_0_synchronizer_ff_40 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_8_out),
        .sckt_wrst_i(sckt_wrst_i));
  top_blk_axi_dma_0_0_synchronizer_ff_41 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_22 ),
        .out(\rrst_q[1]_21 ),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_42 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (p_9_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\rrst_wr_q[2]_23 ));
  top_blk_axi_dma_0_0_synchronizer_ff_43 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_24 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_8_out));
  top_blk_axi_dma_0_0_synchronizer_ff_44 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_22 ),
        .\Q_reg_reg[0]_1 (p_14_out),
        .\Q_reg_reg[0]_2 (p_12_out),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .out(out),
        .rd_rst_active(rd_rst_active),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sckt_rd_rst_d1(sckt_rd_rst_d1));
  top_blk_axi_dma_0_0_synchronizer_ff_45 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_25 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\rrst_wr_q[2]_23 ));
  top_blk_axi_dma_0_0_synchronizer_ff_46 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_24 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\wrst_ext_q[3]_26 ));
  top_blk_axi_dma_0_0_synchronizer_ff_47 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst 
       (.out(out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_48 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_25 ),
        .\Q_reg_reg[0]_1 (\wrst_ext_q[4]_28 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[4]_20 ),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ),
        .out(\rrst_wr_q[4]_27 ),
        .sckt_wrst_i(sckt_wrst_i));
  top_blk_axi_dma_0_0_synchronizer_ff_49 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst 
       (.fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg (\wrst_ext_q[4]_28 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_1 ),
        .out(\wrst_ext_q[3]_26 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst_n_3 ),
        .Q(SR),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .Q(sckt_wr_rst_i_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ),
        .Q(sckt_wrst_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ),
        .Q(rd_rst_active),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sckt_rd_rst_d1),
        .R(1'b0));
  top_blk_axi_dma_0_0_synchronizer_ff_50 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .out(p_10_out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_51 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_11_out));
  top_blk_axi_dma_0_0_synchronizer_ff_52 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .out(p_10_out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_53 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_11_out));
  top_blk_axi_dma_0_0_synchronizer_ff_54 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .in0(rd_rst_asreg),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ),
        .out(p_14_out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_55 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .in0(wr_rst_asreg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ),
        .out(p_15_out));
  top_blk_axi_dma_0_0_synchronizer_ff_56 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst 
       (.AS(rd_rst_comb),
        .in0(rd_rst_asreg),
        .out(p_14_out),
        .rd_rst_active(rd_rst_active),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_synchronizer_ff_57 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .in0(wr_rst_asreg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_15_out));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sig_fifo_ainit_0),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(sig_fifo_ainit_0),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sig_fifo_ainit_0),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(sig_fifo_ainit_0),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff
   (\Q_reg_reg[0]_0 ,
    out,
    s_axi_lite_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_axi_lite_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_10
   (out,
    sckt_wrst_i,
    m_axi_mm2s_aclk);
  output out;
  input sckt_wrst_i;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire sckt_wrst_i;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sckt_wrst_i),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_11
   (\Q_reg_reg[0]_0 ,
    out,
    s_axi_lite_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_axi_lite_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_12
   (out,
    sckt_wrst_i,
    s_axi_lite_aclk);
  output out;
  input sckt_wrst_i;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire s_axi_lite_aclk;
  wire sckt_wrst_i;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sckt_wrst_i),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_13
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_14
   (out,
    \Q_reg_reg[0]_0 ,
    s_axi_lite_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_axi_lite_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_15
   (\Q_reg_reg[0]_0 ,
    out,
    s_axi_lite_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_axi_lite_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_16
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk,
    rd_rst_active,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    sckt_rd_rst_d1);
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;
  input rd_rst_active;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input sckt_rd_rst_d1;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire m_axi_mm2s_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  wire rd_rst_active;
  wire sckt_rd_rst_d1;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h222F2222)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ));
  LUT5 #(
    .INIT(32'hD0DFD0D0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_i_1 
       (.I0(sckt_rd_rst_d1),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_17
   (\Q_reg_reg[0]_0 ,
    out,
    s_axi_lite_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_axi_lite_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_18
   (out,
    \Q_reg_reg[0]_0 ,
    s_axi_lite_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_axi_lite_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_19
   (out,
    m_axi_mm2s_aclk);
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_20
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ,
    \Q_reg_reg[0]_0 ,
    s_axi_lite_aclk,
    fifo_wrst_done,
    fifo_rrst_done,
    sckt_wrst_i,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 );
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  input \Q_reg_reg[0]_0 ;
  input s_axi_lite_aclk;
  input fifo_wrst_done;
  input fifo_rrst_done;
  input sckt_wrst_i;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  wire s_axi_lite_aclk;
  wire sckt_wrst_i;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(\Q_reg_reg[0]_0 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ));
  LUT6 #(
    .INIT(64'h7700770F77007700)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_i_1 
       (.I0(fifo_rrst_done),
        .I1(fifo_wrst_done),
        .I2(Q_reg),
        .I3(sckt_wrst_i),
        .I4(\Q_reg_reg[0]_1 ),
        .I5(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_21
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ,
    out,
    s_axi_lite_aclk,
    fifo_wrst_done,
    fifo_rrst_done);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ;
  input out;
  input s_axi_lite_aclk;
  input fifo_wrst_done;
  input fifo_rrst_done;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ;
  wire out;
  wire s_axi_lite_aclk;

  assign \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_i_1 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_22
   (out,
    in0,
    m_axi_mm2s_aclk);
  output out;
  input [0:0]in0;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_23
   (out,
    in0,
    s_axi_lite_aclk);
  output out;
  input [0:0]in0;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_axi_lite_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_24
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_25
   (\Q_reg_reg[0]_0 ,
    out,
    s_axi_lite_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_axi_lite_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_26
   (out,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_27
   (out,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    \Q_reg_reg[0]_0 ,
    s_axi_lite_aclk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input \Q_reg_reg[0]_0 ;
  input s_axi_lite_aclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  wire s_axi_lite_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_28
   (AS,
    out,
    m_axi_mm2s_aclk,
    rd_rst_active,
    in0);
  output [0:0]AS;
  input out;
  input m_axi_mm2s_aclk;
  input rd_rst_active;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire out;
  wire rd_rst_active;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(in0),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_29
   (AS,
    out,
    s_axi_lite_aclk,
    in0);
  output [0:0]AS;
  input out;
  input s_axi_lite_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire s_axi_lite_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_34
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_35
   (out,
    sig_rd_sts_tag_reg0,
    wr_rst_busy_i2_out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ,
    WEBWE,
    sig_dqual_reg_empty_reg,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    ram_full_i_reg,
    sig_rsc2stat_status_valid,
    sckt_wr_rst_i_q,
    sckt_wrst_i,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    \Q_reg_reg[0]_3 ,
    \Q_reg_reg[0]_4 ,
    ram_full_fb_i_reg);
  output out;
  output sig_rd_sts_tag_reg0;
  output wr_rst_busy_i2_out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  output [0:0]WEBWE;
  output sig_dqual_reg_empty_reg;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input ram_full_i_reg;
  input sig_rsc2stat_status_valid;
  input sckt_wr_rst_i_q;
  input sckt_wrst_i;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input \Q_reg_reg[0]_3 ;
  input \Q_reg_reg[0]_4 ;
  input ram_full_fb_i_reg;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire \Q_reg_reg[0]_3 ;
  wire \Q_reg_reg[0]_4 ;
  wire [0:0]WEBWE;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_mm2s_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire sckt_wr_rst_i_q;
  wire sckt_wrst_i;
  wire sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire wr_rst_busy_i2_out;

  assign out = Q_reg;
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(sig_inhibit_rdy_n),
        .I1(wr_rst_busy_i2_out),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_reg),
        .I4(sig_rsc2stat_status_valid),
        .I5(ram_full_fb_i_reg),
        .O(WEBWE));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1__0 
       (.I0(sckt_wr_rst_i_q),
        .I1(sckt_wrst_i),
        .I2(wr_rst_busy_i2_out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_1__0 
       (.I0(Q_reg),
        .I1(\Q_reg_reg[0]_1 ),
        .I2(\Q_reg_reg[0]_2 ),
        .I3(\Q_reg_reg[0]_3 ),
        .I4(sckt_wrst_i),
        .I5(\Q_reg_reg[0]_4 ),
        .O(wr_rst_busy_i2_out));
  LUT4 #(
    .INIT(16'h0002)) 
    sig_next_cmd_cmplt_reg_i_5
       (.I0(sig_inhibit_rdy_n),
        .I1(wr_rst_busy_i2_out),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_reg),
        .O(sig_dqual_reg_empty_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    sig_rd_sts_reg_full_i_1
       (.I0(sig_stream_rst),
        .I1(sig_inhibit_rdy_n),
        .I2(wr_rst_busy_i2_out),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(ram_full_i_reg),
        .I5(sig_rsc2stat_status_valid),
        .O(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_36
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_37
   (out,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axi_mm2s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_38
   (out,
    sckt_wrst_i,
    s_axi_lite_aclk);
  output out;
  input sckt_wrst_i;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire s_axi_lite_aclk;
  wire sckt_wrst_i;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sckt_wrst_i),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_39
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_40
   (out,
    sckt_wrst_i,
    m_axi_mm2s_aclk);
  output out;
  input sckt_wrst_i;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire sckt_wrst_i;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sckt_wrst_i),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_41
   (\Q_reg_reg[0]_0 ,
    out,
    s_axi_lite_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_axi_lite_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_42
   (out,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axi_mm2s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_43
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_44
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ,
    \Q_reg_reg[0]_0 ,
    s_axi_lite_aclk,
    rd_rst_active,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    sckt_rd_rst_d1);
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  input \Q_reg_reg[0]_0 ;
  input s_axi_lite_aclk;
  input rd_rst_active;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input sckt_rd_rst_d1;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  wire rd_rst_active;
  wire s_axi_lite_aclk;
  wire sckt_rd_rst_d1;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h222F2222)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1__0 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ));
  LUT5 #(
    .INIT(32'hD0DFD0D0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_i_1__0 
       (.I0(sckt_rd_rst_d1),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_45
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_46
   (out,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axi_mm2s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_47
   (out,
    s_axi_lite_aclk);
  input out;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_axi_lite_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_48
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk,
    fifo_wrst_done,
    fifo_rrst_done,
    sckt_wrst_i,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 );
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;
  input fifo_wrst_done;
  input fifo_rrst_done;
  input sckt_wrst_i;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire m_axi_mm2s_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  wire sckt_wrst_i;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1__0 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(\Q_reg_reg[0]_0 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ));
  LUT6 #(
    .INIT(64'h7700770F77007700)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_i_1__0 
       (.I0(fifo_rrst_done),
        .I1(fifo_wrst_done),
        .I2(Q_reg),
        .I3(sckt_wrst_i),
        .I4(\Q_reg_reg[0]_1 ),
        .I5(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_49
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ,
    out,
    m_axi_mm2s_aclk,
    fifo_wrst_done,
    fifo_rrst_done);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ;
  input out;
  input m_axi_mm2s_aclk;
  input fifo_wrst_done;
  input fifo_rrst_done;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire m_axi_mm2s_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ;
  wire out;

  assign \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_i_1__0 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_50
   (out,
    in0,
    s_axi_lite_aclk);
  output out;
  input [0:0]in0;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_axi_lite_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_51
   (out,
    in0,
    m_axi_mm2s_aclk);
  output out;
  input [0:0]in0;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_52
   (\Q_reg_reg[0]_0 ,
    out,
    s_axi_lite_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_axi_lite_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_53
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_54
   (out,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    \Q_reg_reg[0]_0 ,
    s_axi_lite_aclk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input \Q_reg_reg[0]_0 ;
  input s_axi_lite_aclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  wire s_axi_lite_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_55
   (out,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_56
   (AS,
    out,
    s_axi_lite_aclk,
    rd_rst_active,
    in0);
  output [0:0]AS;
  input out;
  input s_axi_lite_aclk;
  input rd_rst_active;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire rd_rst_active;
  wire s_axi_lite_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(in0),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_57
   (AS,
    out,
    m_axi_mm2s_aclk,
    in0);
  output [0:0]AS;
  input out;
  input m_axi_mm2s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_7
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ,
    wr_rst_busy_i2_out,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    WEBWE,
    \Q_reg_reg[0]_0 ,
    s_axi_lite_aclk,
    sckt_wr_rst_i_q,
    sckt_wrst_i,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    \Q_reg_reg[0]_3 ,
    \Q_reg_reg[0]_4 ,
    p_10_out,
    ram_full_i_reg,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    sig_inhibit_rdy_n,
    p_4_out,
    ram_full_fb_i_reg);
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  output wr_rst_busy_i2_out;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  output [0:0]WEBWE;
  input \Q_reg_reg[0]_0 ;
  input s_axi_lite_aclk;
  input sckt_wr_rst_i_q;
  input sckt_wrst_i;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input \Q_reg_reg[0]_3 ;
  input \Q_reg_reg[0]_4 ;
  input p_10_out;
  input ram_full_i_reg;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input sig_inhibit_rdy_n;
  input p_4_out;
  input ram_full_fb_i_reg;

  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire \Q_reg_reg[0]_3 ;
  wire \Q_reg_reg[0]_4 ;
  wire [0:0]WEBWE;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  wire p_10_out;
  wire p_4_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire s_axi_lite_aclk;
  wire sckt_wr_rst_i_q;
  wire sckt_wrst_i;
  wire sig_inhibit_rdy_n;
  wire wr_rst_busy_i2_out;

  assign out = Q_reg;
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0 
       (.I0(sig_inhibit_rdy_n),
        .I1(wr_rst_busy_i2_out),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_reg),
        .I4(p_4_out),
        .I5(ram_full_fb_i_reg),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1 
       (.I0(p_10_out),
        .I1(ram_full_i_reg),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(wr_rst_busy_i2_out),
        .I4(sig_inhibit_rdy_n),
        .I5(p_4_out),
        .O(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1 
       (.I0(sckt_wr_rst_i_q),
        .I1(sckt_wrst_i),
        .I2(wr_rst_busy_i2_out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_1 
       (.I0(Q_reg),
        .I1(\Q_reg_reg[0]_1 ),
        .I2(\Q_reg_reg[0]_2 ),
        .I3(\Q_reg_reg[0]_3 ),
        .I4(sckt_wrst_i),
        .I5(\Q_reg_reg[0]_4 ),
        .O(wr_rst_busy_i2_out));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_8
   (\Q_reg_reg[0]_0 ,
    out,
    s_axi_lite_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_axi_lite_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff_9
   (out,
    \Q_reg_reg[0]_0 ,
    s_axi_lite_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_axi_lite_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_axi_lite_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff__parameterized0
   (D,
    Q,
    m_axi_mm2s_aclk,
    \Q_reg_reg[0]_0 );
  output [3:0]D;
  input [3:0]Q;
  input m_axi_mm2s_aclk;
  input \Q_reg_reg[0]_0 ;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axi_mm2s_aclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff__parameterized0_63
   (D,
    Q,
    s_axi_lite_aclk,
    \Q_reg_reg[0]_0 );
  output [3:0]D;
  input [3:0]Q;
  input s_axi_lite_aclk;
  input \Q_reg_reg[0]_0 ;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_axi_lite_aclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff__parameterized1
   (D,
    Q,
    s_axi_lite_aclk,
    SR);
  output [3:0]D;
  input [3:0]Q;
  input s_axi_lite_aclk;
  input [0:0]SR;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [0:0]SR;
  wire s_axi_lite_aclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff__parameterized1_64
   (D,
    Q,
    m_axi_mm2s_aclk,
    SR);
  output [3:0]D;
  input [3:0]Q;
  input m_axi_mm2s_aclk;
  input [0:0]SR;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff__parameterized2
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    m_axi_mm2s_aclk,
    \Q_reg_reg[0]_0 );
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input m_axi_mm2s_aclk;
  input \Q_reg_reg[0]_0 ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire m_axi_mm2s_aclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff__parameterized2_65
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    s_axi_lite_aclk,
    \Q_reg_reg[0]_0 );
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input s_axi_lite_aclk;
  input \Q_reg_reg[0]_0 ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire s_axi_lite_aclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__0 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff__parameterized3
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    s_axi_lite_aclk,
    SR);
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input s_axi_lite_aclk;
  input [0:0]SR;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire [0:0]SR;
  wire s_axi_lite_aclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module top_blk_axi_dma_0_0_synchronizer_ff__parameterized3_66
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    m_axi_mm2s_aclk,
    SR);
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input m_axi_mm2s_aclk;
  input [0:0]SR;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__0 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module top_blk_axi_dma_0_0_updn_cntr
   (DI,
    Q,
    sig_ok_to_post_rd_addr_reg,
    S,
    \count_reg[7]_0 ,
    ram_full_i_reg,
    \sig_token_cntr_reg[3] ,
    \sig_token_cntr_reg[3]_0 ,
    sig_posted_to_axi_2_reg,
    sig_stream_rst,
    E,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \count_reg[5]_0 ,
    m_axi_mm2s_aclk);
  output [3:0]DI;
  output [2:0]Q;
  output sig_ok_to_post_rd_addr_reg;
  output [3:0]S;
  output [2:0]\count_reg[7]_0 ;
  input ram_full_i_reg;
  input [3:0]\sig_token_cntr_reg[3] ;
  input \sig_token_cntr_reg[3]_0 ;
  input sig_posted_to_axi_2_reg;
  input sig_stream_rst;
  input [0:0]E;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  input [6:0]\count_reg[5]_0 ;
  input m_axi_mm2s_aclk;

  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire \count[0]_i_1_n_0 ;
  wire [6:0]\count_reg[5]_0 ;
  wire [2:0]\count_reg[7]_0 ;
  wire [7:6]count_reg__0;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire m_axi_mm2s_aclk;
  wire ram_full_i_reg;
  wire sig_ok_to_post_rd_addr_i_2_n_0;
  wire sig_ok_to_post_rd_addr_i_4_n_0;
  wire sig_ok_to_post_rd_addr_i_5_n_0;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_stream_rst;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire \sig_token_cntr_reg[3]_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(Q[0]),
        .O(\count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\count[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\count_reg[5]_0 [0]),
        .Q(DI[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\count_reg[5]_0 [1]),
        .Q(DI[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\count_reg[5]_0 [2]),
        .Q(DI[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\count_reg[5]_0 [3]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\count_reg[5]_0 [4]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\count_reg[5]_0 [5]),
        .Q(count_reg__0[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(\count_reg[5]_0 [6]),
        .Q(count_reg__0[7]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(count_reg__0[6]),
        .I1(count_reg__0[7]),
        .O(\count_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[2]),
        .I1(count_reg__0[6]),
        .O(\count_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\count_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(DI[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(DI[3]),
        .I1(Q[1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_0_out_carry_i_5
       (.I0(DI[1]),
        .I1(E),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h00000010)) 
    sig_ok_to_post_rd_addr_i_1
       (.I0(sig_ok_to_post_rd_addr_i_2_n_0),
        .I1(\sig_token_cntr_reg[3]_0 ),
        .I2(sig_ok_to_post_rd_addr_i_4_n_0),
        .I3(sig_posted_to_axi_2_reg),
        .I4(sig_stream_rst),
        .O(sig_ok_to_post_rd_addr_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEEF)) 
    sig_ok_to_post_rd_addr_i_2
       (.I0(sig_ok_to_post_rd_addr_i_5_n_0),
        .I1(ram_full_i_reg),
        .I2(\sig_token_cntr_reg[3] [2]),
        .I3(\sig_token_cntr_reg[3] [0]),
        .I4(\sig_token_cntr_reg[3] [1]),
        .I5(\sig_token_cntr_reg[3] [3]),
        .O(sig_ok_to_post_rd_addr_i_2_n_0));
  LUT6 #(
    .INIT(64'hDBFFFDBFFFDBBFFD)) 
    sig_ok_to_post_rd_addr_i_4
       (.I0(\sig_token_cntr_reg[3] [0]),
        .I1(Q[2]),
        .I2(count_reg__0[6]),
        .I3(count_reg__0[7]),
        .I4(\sig_token_cntr_reg[3] [1]),
        .I5(\sig_token_cntr_reg[3] [2]),
        .O(sig_ok_to_post_rd_addr_i_4_n_0));
  LUT6 #(
    .INIT(64'hBBB82BB822B82228)) 
    sig_ok_to_post_rd_addr_i_5
       (.I0(count_reg__0[7]),
        .I1(\sig_token_cntr_reg[3] [2]),
        .I2(\sig_token_cntr_reg[3] [0]),
        .I3(\sig_token_cntr_reg[3] [1]),
        .I4(Q[2]),
        .I5(count_reg__0[6]),
        .O(sig_ok_to_post_rd_addr_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module top_blk_axi_dma_0_0_wr_bin_cntr
   (ram_full_fb_i_reg,
    Q,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    WEBWE,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    SR,
    s_axi_lite_aclk);
  output ram_full_fb_i_reg;
  output [3:0]Q;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]WEBWE;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]SR;
  input s_axi_lite_aclk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \gwas.wsts/comp1 ;
  wire \gwas.wsts/comp2 ;
  wire [3:0]p_14_out;
  wire [3:0]plusOp__1;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_4_n_0;
  wire ram_full_i_i_5_n_0;
  wire s_axi_lite_aclk;
  wire [3:0]wr_pntr_plus2;
  wire [3:0]wr_pntr_plus3;

  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc1.count[0]_i_1 
       (.I0(wr_pntr_plus3[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc1.count[1]_i_1 
       (.I0(wr_pntr_plus3[0]),
        .I1(wr_pntr_plus3[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc1.count[2]_i_1 
       (.I0(wr_pntr_plus3[0]),
        .I1(wr_pntr_plus3[1]),
        .I2(wr_pntr_plus3[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc1.count[3]_i_1 
       (.I0(wr_pntr_plus3[1]),
        .I1(wr_pntr_plus3[0]),
        .I2(wr_pntr_plus3[2]),
        .I3(wr_pntr_plus3[3]),
        .O(plusOp__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[0]),
        .Q(wr_pntr_plus2[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[1]),
        .Q(wr_pntr_plus2[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[2]),
        .Q(wr_pntr_plus2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[3]),
        .Q(wr_pntr_plus2[3]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d2_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[0]),
        .Q(p_14_out[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[1]),
        .Q(p_14_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[2]),
        .Q(p_14_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[3]),
        .Q(p_14_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(p_14_out[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(p_14_out[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(p_14_out[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(p_14_out[3]),
        .Q(Q[3]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(plusOp__1[0]),
        .Q(wr_pntr_plus3[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(plusOp__1[1]),
        .Q(wr_pntr_plus3[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(plusOp__1[2]),
        .Q(wr_pntr_plus3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(WEBWE),
        .D(plusOp__1[3]),
        .Q(wr_pntr_plus3[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h00F8)) 
    ram_full_i_i_1
       (.I0(\gwas.wsts/comp2 ),
        .I1(WEBWE),
        .I2(\gwas.wsts/comp1 ),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_fb_i_reg));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_2
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I1(wr_pntr_plus2[3]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I3(wr_pntr_plus2[2]),
        .I4(ram_full_i_i_4_n_0),
        .O(\gwas.wsts/comp2 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_3
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I1(p_14_out[3]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I3(p_14_out[2]),
        .I4(ram_full_i_i_5_n_0),
        .O(\gwas.wsts/comp1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_4
       (.I0(wr_pntr_plus2[1]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I2(wr_pntr_plus2[0]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .O(ram_full_i_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_5
       (.I0(p_14_out[1]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I2(p_14_out[0]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .O(ram_full_i_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module top_blk_axi_dma_0_0_wr_bin_cntr_59
   (ram_full_fb_i_reg,
    Q,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    WEBWE,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    SR,
    m_axi_mm2s_aclk);
  output ram_full_fb_i_reg;
  output [3:0]Q;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]WEBWE;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \gwas.wsts/comp1 ;
  wire \gwas.wsts/comp2 ;
  wire m_axi_mm2s_aclk;
  wire [3:0]p_14_out;
  wire [3:0]plusOp__2;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_4__0_n_0;
  wire ram_full_i_i_5__0_n_0;
  wire [3:0]wr_pntr_plus2;
  wire [3:0]wr_pntr_plus3;

  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc1.count[0]_i_1__0 
       (.I0(wr_pntr_plus3[0]),
        .O(plusOp__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc1.count[1]_i_1__0 
       (.I0(wr_pntr_plus3[0]),
        .I1(wr_pntr_plus3[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc1.count[2]_i_1__0 
       (.I0(wr_pntr_plus3[0]),
        .I1(wr_pntr_plus3[1]),
        .I2(wr_pntr_plus3[2]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc1.count[3]_i_1__0 
       (.I0(wr_pntr_plus3[1]),
        .I1(wr_pntr_plus3[0]),
        .I2(wr_pntr_plus3[2]),
        .I3(wr_pntr_plus3[3]),
        .O(plusOp__2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[0]),
        .Q(wr_pntr_plus2[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[1]),
        .Q(wr_pntr_plus2[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[2]),
        .Q(wr_pntr_plus2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[3]),
        .Q(wr_pntr_plus2[3]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[0]),
        .Q(p_14_out[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[1]),
        .Q(p_14_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[2]),
        .Q(p_14_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[3]),
        .Q(p_14_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(p_14_out[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(p_14_out[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(p_14_out[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(p_14_out[3]),
        .Q(Q[3]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(plusOp__2[0]),
        .Q(wr_pntr_plus3[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(plusOp__2[1]),
        .Q(wr_pntr_plus3[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(plusOp__2[2]),
        .Q(wr_pntr_plus3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(WEBWE),
        .D(plusOp__2[3]),
        .Q(wr_pntr_plus3[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h00F8)) 
    ram_full_i_i_1__0
       (.I0(\gwas.wsts/comp2 ),
        .I1(WEBWE),
        .I2(\gwas.wsts/comp1 ),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_fb_i_reg));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_2__0
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I1(wr_pntr_plus2[3]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I3(wr_pntr_plus2[2]),
        .I4(ram_full_i_i_4__0_n_0),
        .O(\gwas.wsts/comp2 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_3__0
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I1(p_14_out[3]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I3(p_14_out[2]),
        .I4(ram_full_i_i_5__0_n_0),
        .O(\gwas.wsts/comp1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_4__0
       (.I0(wr_pntr_plus2[1]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I2(wr_pntr_plus2[0]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .O(ram_full_i_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_5__0
       (.I0(p_14_out[1]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I2(p_14_out[0]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .O(ram_full_i_i_5__0_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module top_blk_axi_dma_0_0_wr_bin_cntr__parameterized0
   (ram_empty_i0__3,
    Q,
    ram_full_i_reg,
    p_7_out,
    E,
    ram_empty_fb_i_reg,
    \gc1.count_d2_reg[7] ,
    \gc1.count_d1_reg[7] ,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output ram_empty_i0__3;
  output [7:0]Q;
  output ram_full_i_reg;
  input p_7_out;
  input [0:0]E;
  input ram_empty_fb_i_reg;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]\gc1.count_d1_reg[7] ;
  input out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]\gc1.count_d1_reg[7] ;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire \gcc0.gc0.count[7]_i_2_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire [7:0]p_12_out;
  wire p_7_out;
  wire [7:0]plusOp__4;
  wire ram_empty_fb_i_i_3_n_0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i0__3;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_i_5_n_0;
  wire ram_full_fb_i_i_6_n_0;
  wire ram_full_fb_i_i_7_n_0;
  wire ram_full_fb_i_i_8_n_0;
  wire ram_full_fb_i_i_9_n_0;
  wire ram_full_i_reg;
  wire sig_stream_rst;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_12_out[0]),
        .O(plusOp__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .O(plusOp__4[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .I2(p_12_out[2]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_12_out[1]),
        .I1(p_12_out[0]),
        .I2(p_12_out[2]),
        .I3(p_12_out[3]),
        .O(plusOp__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_12_out[2]),
        .I1(p_12_out[0]),
        .I2(p_12_out[1]),
        .I3(p_12_out[3]),
        .I4(p_12_out[4]),
        .O(plusOp__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(p_12_out[3]),
        .I1(p_12_out[1]),
        .I2(p_12_out[0]),
        .I3(p_12_out[2]),
        .I4(p_12_out[4]),
        .I5(p_12_out[5]),
        .O(plusOp__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(\gcc0.gc0.count[7]_i_2_n_0 ),
        .I1(p_12_out[6]),
        .O(plusOp__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[7]_i_1 
       (.I0(\gcc0.gc0.count[7]_i_2_n_0 ),
        .I1(p_12_out[6]),
        .I2(p_12_out[7]),
        .O(plusOp__4[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc0.count[7]_i_2 
       (.I0(p_12_out[5]),
        .I1(p_12_out[3]),
        .I2(p_12_out[1]),
        .I3(p_12_out[0]),
        .I4(p_12_out[2]),
        .I5(p_12_out[4]),
        .O(\gcc0.gc0.count[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out[7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .Q(p_12_out[0]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[1]),
        .Q(p_12_out[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[2]),
        .Q(p_12_out[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[3]),
        .Q(p_12_out[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[4]),
        .Q(p_12_out[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[5]),
        .Q(p_12_out[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[6]),
        .Q(p_12_out[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[7]),
        .Q(p_12_out[7]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_empty_fb_i_i_1
       (.I0(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ),
        .I1(p_7_out),
        .I2(\gwss.wsts/comp0 ),
        .I3(E),
        .I4(ram_empty_fb_i_reg),
        .O(ram_empty_i0__3));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    ram_empty_fb_i_i_2
       (.I0(ram_empty_fb_i_i_3_n_0),
        .I1(Q[6]),
        .I2(\gc1.count_d1_reg[7] [6]),
        .I3(Q[7]),
        .I4(\gc1.count_d1_reg[7] [7]),
        .I5(ram_empty_fb_i_i_4_n_0),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_3
       (.I0(Q[5]),
        .I1(\gc1.count_d1_reg[7] [5]),
        .I2(Q[4]),
        .I3(\gc1.count_d1_reg[7] [4]),
        .O(ram_empty_fb_i_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_4
       (.I0(\gc1.count_d1_reg[7] [2]),
        .I1(Q[2]),
        .I2(\gc1.count_d1_reg[7] [3]),
        .I3(Q[3]),
        .I4(ram_empty_fb_i_i_5_n_0),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_5
       (.I0(Q[1]),
        .I1(\gc1.count_d1_reg[7] [1]),
        .I2(Q[0]),
        .I3(\gc1.count_d1_reg[7] [0]),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT5 #(
    .INIT(32'h5500FFC0)) 
    ram_full_fb_i_i_1
       (.I0(\gwss.wsts/comp0 ),
        .I1(E),
        .I2(\gwss.wsts/comp1 ),
        .I3(out),
        .I4(p_7_out),
        .O(ram_full_i_reg));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    ram_full_fb_i_i_2
       (.I0(ram_full_fb_i_i_4_n_0),
        .I1(Q[6]),
        .I2(\gc1.count_d2_reg[7] [6]),
        .I3(Q[7]),
        .I4(\gc1.count_d2_reg[7] [7]),
        .I5(ram_full_fb_i_i_5_n_0),
        .O(\gwss.wsts/comp0 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    ram_full_fb_i_i_3
       (.I0(ram_full_fb_i_i_6_n_0),
        .I1(p_12_out[6]),
        .I2(\gc1.count_d2_reg[7] [6]),
        .I3(p_12_out[7]),
        .I4(\gc1.count_d2_reg[7] [7]),
        .I5(ram_full_fb_i_i_7_n_0),
        .O(\gwss.wsts/comp1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_4
       (.I0(Q[5]),
        .I1(\gc1.count_d2_reg[7] [5]),
        .I2(Q[4]),
        .I3(\gc1.count_d2_reg[7] [4]),
        .O(ram_full_fb_i_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_fb_i_i_5
       (.I0(\gc1.count_d2_reg[7] [2]),
        .I1(Q[2]),
        .I2(\gc1.count_d2_reg[7] [3]),
        .I3(Q[3]),
        .I4(ram_full_fb_i_i_8_n_0),
        .O(ram_full_fb_i_i_5_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_6
       (.I0(p_12_out[5]),
        .I1(\gc1.count_d2_reg[7] [5]),
        .I2(p_12_out[4]),
        .I3(\gc1.count_d2_reg[7] [4]),
        .O(ram_full_fb_i_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_fb_i_i_7
       (.I0(\gc1.count_d2_reg[7] [2]),
        .I1(p_12_out[2]),
        .I2(\gc1.count_d2_reg[7] [3]),
        .I3(p_12_out[3]),
        .I4(ram_full_fb_i_i_9_n_0),
        .O(ram_full_fb_i_i_7_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_8
       (.I0(Q[1]),
        .I1(\gc1.count_d2_reg[7] [1]),
        .I2(Q[0]),
        .I3(\gc1.count_d2_reg[7] [0]),
        .O(ram_full_fb_i_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_9
       (.I0(p_12_out[1]),
        .I1(\gc1.count_d2_reg[7] [1]),
        .I2(p_12_out[0]),
        .I3(\gc1.count_d2_reg[7] [0]),
        .O(ram_full_fb_i_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module top_blk_axi_dma_0_0_wr_logic
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    Q,
    s_axi_lite_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    WEBWE,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [3:0]Q;
  input s_axi_lite_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]WEBWE;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  wire s_axi_lite_aclk;
  wire wpntr_n_0;

  top_blk_axi_dma_0_0_wr_status_flags_as \gwas.wsts 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .SR(SR),
        .\grstd1.grst_full.grst_f.rst_d2_reg (\grstd1.grst_full.grst_f.rst_d2_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (wpntr_n_0),
        .out(out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_dma_0_0_wr_bin_cntr wpntr
       (.Q(Q),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .ram_full_fb_i_reg(wpntr_n_0),
        .s_axi_lite_aclk(s_axi_lite_aclk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module top_blk_axi_dma_0_0_wr_logic_32
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    Q,
    m_axi_mm2s_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    WEBWE,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]Q;
  input m_axi_mm2s_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]WEBWE;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire wpntr_n_0;

  top_blk_axi_dma_0_0_wr_status_flags_as_58 \gwas.wsts 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .SR(SR),
        .\grstd1.grst_full.grst_f.rst_d2_reg (\grstd1.grst_full.grst_f.rst_d2_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (wpntr_n_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out));
  top_blk_axi_dma_0_0_wr_bin_cntr_59 wpntr
       (.Q(Q),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_fb_i_reg(wpntr_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module top_blk_axi_dma_0_0_wr_logic__parameterized0
   (out,
    ram_empty_i0__3,
    \gcc0.gc0.count_d1_reg[7] ,
    Q,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    p_7_out,
    ram_empty_fb_i_reg,
    \gc1.count_d2_reg[7] ,
    \gc1.count_d1_reg[7] ,
    mm2s_strm_wvalid0__1,
    sig_advance_pipe19_out__1,
    m_axi_mm2s_rvalid);
  output out;
  output ram_empty_i0__3;
  output \gcc0.gc0.count_d1_reg[7] ;
  output [7:0]Q;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input p_7_out;
  input ram_empty_fb_i_reg;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]\gc1.count_d1_reg[7] ;
  input mm2s_strm_wvalid0__1;
  input sig_advance_pipe19_out__1;
  input m_axi_mm2s_rvalid;

  wire [7:0]Q;
  wire [7:0]\gc1.count_d1_reg[7] ;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire \gcc0.gc0.count_d1_reg[7] ;
  wire \gwss.wsts_n_0 ;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rvalid;
  wire mm2s_strm_wvalid0__1;
  wire out;
  wire p_7_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i0__3;
  wire sig_advance_pipe19_out__1;
  wire sig_stream_rst;
  wire wpntr_n_9;

  top_blk_axi_dma_0_0_wr_status_flags_ss \gwss.wsts 
       (.E(\gcc0.gc0.count_d1_reg[7] ),
        .\gcc0.gc0.count_d1_reg[7] (out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_strm_wvalid0__1(mm2s_strm_wvalid0__1),
        .out(\gwss.wsts_n_0 ),
        .ram_full_fb_i_reg_0(wpntr_n_9),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_dma_0_0_wr_bin_cntr__parameterized0 wpntr
       (.E(\gcc0.gc0.count_d1_reg[7] ),
        .Q(Q),
        .\gc1.count_d1_reg[7] (\gc1.count_d1_reg[7] ),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\gwss.wsts_n_0 ),
        .p_7_out(p_7_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_i0__3(ram_empty_i0__3),
        .ram_full_i_reg(wpntr_n_9),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module top_blk_axi_dma_0_0_wr_status_flags_as
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    s_axi_lite_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input s_axi_lite_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;

  wire [0:0]SR;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_axi_lite_aclk;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = ram_full_fb_i;
  assign out = ram_full_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_fb_i),
        .S(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module top_blk_axi_dma_0_0_wr_status_flags_as_58
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_mm2s_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_mm2s_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;

  wire [0:0]SR;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_mm2s_aclk;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram  = ram_full_fb_i;
  assign out = ram_full_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_fb_i),
        .S(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module top_blk_axi_dma_0_0_wr_status_flags_ss
   (out,
    \gcc0.gc0.count_d1_reg[7] ,
    E,
    sig_stream_rst,
    ram_full_fb_i_reg_0,
    m_axi_mm2s_aclk,
    mm2s_strm_wvalid0__1,
    sig_advance_pipe19_out__1,
    m_axi_mm2s_rvalid);
  output out;
  output \gcc0.gc0.count_d1_reg[7] ;
  output [0:0]E;
  input sig_stream_rst;
  input ram_full_fb_i_reg_0;
  input m_axi_mm2s_aclk;
  input mm2s_strm_wvalid0__1;
  input sig_advance_pipe19_out__1;
  input m_axi_mm2s_rvalid;

  wire [0:0]E;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rvalid;
  wire mm2s_strm_wvalid0__1;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire sig_advance_pipe19_out__1;
  wire sig_stream_rst;

  assign \gcc0.gc0.count_d1_reg[7]  = ram_full_i;
  assign out = ram_full_fb_i;
  LUT5 #(
    .INIT(32'h00005444)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0 
       (.I0(ram_full_i),
        .I1(mm2s_strm_wvalid0__1),
        .I2(sig_advance_pipe19_out__1),
        .I3(m_axi_mm2s_rvalid),
        .I4(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i),
        .R(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i),
        .R(sig_stream_rst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
