
graphicDisplay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001bfc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  08001cbc  08001cbc  00011cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001ec4  08001ec4  00011ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001ecc  08001ecc  00011ecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001ed0  08001ed0  00011ed0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08001ed4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000024  2000000c  08001ee0  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000030  08001ee0  00020030  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000354b  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00000fd4  00000000  00000000  0002357f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000408  00000000  00000000  00024558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000370  00000000  00000000  00024960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000f838  00000000  00000000  00024cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00005175  00000000  00000000  00034508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0005d4ea  00000000  00000000  0003967d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  00096b67  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00000cf4  00000000  00000000  00096bbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001ca4 	.word	0x08001ca4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001ca4 	.word	0x08001ca4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <GLCD_InitalizePorts>:
unsigned char screen_y = 0;
unsigned char color = 1;


void GLCD_InitalizePorts(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
    // Assuming data pins are on port A, set them as outputs (PA0-PA7)
    GPIOA->MODER = 0xFFFFFFFF; // All pins on port A are set as outputs
 80004a0:	23a0      	movs	r3, #160	; 0xa0
 80004a2:	05db      	lsls	r3, r3, #23
 80004a4:	2201      	movs	r2, #1
 80004a6:	4252      	negs	r2, r2
 80004a8:	601a      	str	r2, [r3, #0]
    GPIOA->ODR = 0x00000000; // All pins on port A are set to 0 initially
 80004aa:	23a0      	movs	r3, #160	; 0xa0
 80004ac:	05db      	lsls	r3, r3, #23
 80004ae:	2200      	movs	r2, #0
 80004b0:	615a      	str	r2, [r3, #20]
    // Set GPIO pins for control lines and CS as outputs
    //KS0108_CS_CTRL_DIR |= ((GPIO_MODER_MODE10_0 | GPIO_MODER_MODE11_0) << (KS0108_CS2 * 2));
   // KS0108_CTRL_DIR |= ((GPIO_MODER_MODE8_0 | GPIO_MODER_MODE9_0) << (KS0108_RS * 2));

    // Set CS1 and CS2 pins as outputs
    KS0108_CS_CTRL_DIR |= ((GPIO_MODER_MODE11_0 | GPIO_MODER_MODE10_0) << (KS0108_CS1 * 2));
 80004b2:	23a0      	movs	r3, #160	; 0xa0
 80004b4:	05da      	lsls	r2, r3, #23
 80004b6:	23a0      	movs	r3, #160	; 0xa0
 80004b8:	05db      	lsls	r3, r3, #23
 80004ba:	6812      	ldr	r2, [r2, #0]
 80004bc:	601a      	str	r2, [r3, #0]
    KS0108_CS_CTRL_DIR |= ((GPIO_MODER_MODE11_0 | GPIO_MODER_MODE10_0) << (KS0108_CS2 * 2));
 80004be:	23a0      	movs	r3, #160	; 0xa0
 80004c0:	05da      	lsls	r2, r3, #23
 80004c2:	23a0      	movs	r3, #160	; 0xa0
 80004c4:	05db      	lsls	r3, r3, #23
 80004c6:	6812      	ldr	r2, [r2, #0]
 80004c8:	601a      	str	r2, [r3, #0]

    // Set RS and EN pins as outputs
    KS0108_CTRL_DIR |= ((GPIO_MODER_MODE9_0 | GPIO_MODER_MODE8_0) << (KS0108_RS * 2));
 80004ca:	23a0      	movs	r3, #160	; 0xa0
 80004cc:	05da      	lsls	r2, r3, #23
 80004ce:	23a0      	movs	r3, #160	; 0xa0
 80004d0:	05db      	lsls	r3, r3, #23
 80004d2:	6812      	ldr	r2, [r2, #0]
 80004d4:	601a      	str	r2, [r3, #0]
    KS0108_CTRL_DIR |= ((GPIO_MODER_MODE9_0 | GPIO_MODER_MODE8_0) << (KS0108_EN * 2));
 80004d6:	23a0      	movs	r3, #160	; 0xa0
 80004d8:	05da      	lsls	r2, r3, #23
 80004da:	23a0      	movs	r3, #160	; 0xa0
 80004dc:	05db      	lsls	r3, r3, #23
 80004de:	6812      	ldr	r2, [r2, #0]
 80004e0:	601a      	str	r2, [r3, #0]

    // Set GPIO pins for control lines and CS to initial states
    KS0108_CS_CTRL_PORT |= ((1 << KS0108_CS1) | (1 << KS0108_CS2));
 80004e2:	23a0      	movs	r3, #160	; 0xa0
 80004e4:	05db      	lsls	r3, r3, #23
 80004e6:	695a      	ldr	r2, [r3, #20]
 80004e8:	23a0      	movs	r3, #160	; 0xa0
 80004ea:	05db      	lsls	r3, r3, #23
 80004ec:	21c0      	movs	r1, #192	; 0xc0
 80004ee:	0109      	lsls	r1, r1, #4
 80004f0:	430a      	orrs	r2, r1
 80004f2:	615a      	str	r2, [r3, #20]
    KS0108_CTRL_PORT |= ((1 << KS0108_RS) | (1 << KS0108_EN));
 80004f4:	23a0      	movs	r3, #160	; 0xa0
 80004f6:	05db      	lsls	r3, r3, #23
 80004f8:	695a      	ldr	r2, [r3, #20]
 80004fa:	23a0      	movs	r3, #160	; 0xa0
 80004fc:	05db      	lsls	r3, r3, #23
 80004fe:	21c0      	movs	r1, #192	; 0xc0
 8000500:	0089      	lsls	r1, r1, #2
 8000502:	430a      	orrs	r2, r1
 8000504:	615a      	str	r2, [r3, #20]

}
 8000506:	46c0      	nop			; (mov r8, r8)
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}

0800050c <GLCD_EnableController>:

void GLCD_EnableController(unsigned char controller)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	0002      	movs	r2, r0
 8000514:	1dfb      	adds	r3, r7, #7
 8000516:	701a      	strb	r2, [r3, #0]
	switch(controller){
 8000518:	1dfb      	adds	r3, r7, #7
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	2b00      	cmp	r3, #0
 800051e:	d002      	beq.n	8000526 <GLCD_EnableController+0x1a>
 8000520:	2b01      	cmp	r3, #1
 8000522:	d009      	beq.n	8000538 <GLCD_EnableController+0x2c>
		case 0 : KS0108_CS_CTRL_PORT &= ~(1 << KS0108_CS1); break;
		case 1 : KS0108_CS_CTRL_PORT &= ~(1 << KS0108_CS2); break;
	}
}
 8000524:	e011      	b.n	800054a <GLCD_EnableController+0x3e>
		case 0 : KS0108_CS_CTRL_PORT &= ~(1 << KS0108_CS1); break;
 8000526:	23a0      	movs	r3, #160	; 0xa0
 8000528:	05db      	lsls	r3, r3, #23
 800052a:	695a      	ldr	r2, [r3, #20]
 800052c:	23a0      	movs	r3, #160	; 0xa0
 800052e:	05db      	lsls	r3, r3, #23
 8000530:	4908      	ldr	r1, [pc, #32]	; (8000554 <GLCD_EnableController+0x48>)
 8000532:	400a      	ands	r2, r1
 8000534:	615a      	str	r2, [r3, #20]
 8000536:	e008      	b.n	800054a <GLCD_EnableController+0x3e>
		case 1 : KS0108_CS_CTRL_PORT &= ~(1 << KS0108_CS2); break;
 8000538:	23a0      	movs	r3, #160	; 0xa0
 800053a:	05db      	lsls	r3, r3, #23
 800053c:	695a      	ldr	r2, [r3, #20]
 800053e:	23a0      	movs	r3, #160	; 0xa0
 8000540:	05db      	lsls	r3, r3, #23
 8000542:	4905      	ldr	r1, [pc, #20]	; (8000558 <GLCD_EnableController+0x4c>)
 8000544:	400a      	ands	r2, r1
 8000546:	615a      	str	r2, [r3, #20]
 8000548:	46c0      	nop			; (mov r8, r8)
}
 800054a:	46c0      	nop			; (mov r8, r8)
 800054c:	46bd      	mov	sp, r7
 800054e:	b002      	add	sp, #8
 8000550:	bd80      	pop	{r7, pc}
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	fffff7ff 	.word	0xfffff7ff
 8000558:	fffffbff 	.word	0xfffffbff

0800055c <GLCD_DisableController>:
//-------------------------------------------------------------------------------------------------
// Disable Controller (0-2)
//-------------------------------------------------------------------------------------------------
void GLCD_DisableController(unsigned char controller)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b082      	sub	sp, #8
 8000560:	af00      	add	r7, sp, #0
 8000562:	0002      	movs	r2, r0
 8000564:	1dfb      	adds	r3, r7, #7
 8000566:	701a      	strb	r2, [r3, #0]
	switch(controller){
 8000568:	1dfb      	adds	r3, r7, #7
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d002      	beq.n	8000576 <GLCD_DisableController+0x1a>
 8000570:	2b01      	cmp	r3, #1
 8000572:	d00a      	beq.n	800058a <GLCD_DisableController+0x2e>
		case 0 : KS0108_CS_CTRL_PORT |= (1 << KS0108_CS1); break;
		case 1 : KS0108_CS_CTRL_PORT |= (1 << KS0108_CS2); break;
	}
}
 8000574:	e013      	b.n	800059e <GLCD_DisableController+0x42>
		case 0 : KS0108_CS_CTRL_PORT |= (1 << KS0108_CS1); break;
 8000576:	23a0      	movs	r3, #160	; 0xa0
 8000578:	05db      	lsls	r3, r3, #23
 800057a:	695a      	ldr	r2, [r3, #20]
 800057c:	23a0      	movs	r3, #160	; 0xa0
 800057e:	05db      	lsls	r3, r3, #23
 8000580:	2180      	movs	r1, #128	; 0x80
 8000582:	0109      	lsls	r1, r1, #4
 8000584:	430a      	orrs	r2, r1
 8000586:	615a      	str	r2, [r3, #20]
 8000588:	e009      	b.n	800059e <GLCD_DisableController+0x42>
		case 1 : KS0108_CS_CTRL_PORT |= (1 << KS0108_CS2); break;
 800058a:	23a0      	movs	r3, #160	; 0xa0
 800058c:	05db      	lsls	r3, r3, #23
 800058e:	695a      	ldr	r2, [r3, #20]
 8000590:	23a0      	movs	r3, #160	; 0xa0
 8000592:	05db      	lsls	r3, r3, #23
 8000594:	2180      	movs	r1, #128	; 0x80
 8000596:	00c9      	lsls	r1, r1, #3
 8000598:	430a      	orrs	r2, r1
 800059a:	615a      	str	r2, [r3, #20]
 800059c:	46c0      	nop			; (mov r8, r8)
}
 800059e:	46c0      	nop			; (mov r8, r8)
 80005a0:	46bd      	mov	sp, r7
 80005a2:	b002      	add	sp, #8
 80005a4:	bd80      	pop	{r7, pc}
	...

080005a8 <GLCD_WriteCommand>:

void GLCD_WriteCommand(uint8_t commandToWrite, uint8_t controller)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	0002      	movs	r2, r0
 80005b0:	1dfb      	adds	r3, r7, #7
 80005b2:	701a      	strb	r2, [r3, #0]
 80005b4:	1dbb      	adds	r3, r7, #6
 80005b6:	1c0a      	adds	r2, r1, #0
 80005b8:	701a      	strb	r2, [r3, #0]
    KS0108_CTRL_PORT &= ~(1 << KS0108_RS);
 80005ba:	23a0      	movs	r3, #160	; 0xa0
 80005bc:	05db      	lsls	r3, r3, #23
 80005be:	695a      	ldr	r2, [r3, #20]
 80005c0:	23a0      	movs	r3, #160	; 0xa0
 80005c2:	05db      	lsls	r3, r3, #23
 80005c4:	4916      	ldr	r1, [pc, #88]	; (8000620 <GLCD_WriteCommand+0x78>)
 80005c6:	400a      	ands	r2, r1
 80005c8:	615a      	str	r2, [r3, #20]
    GLCD_EnableController(controller);
 80005ca:	1dbb      	adds	r3, r7, #6
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	0018      	movs	r0, r3
 80005d0:	f7ff ff9c 	bl	800050c <GLCD_EnableController>
    GPIOA->ODR = commandToWrite;
 80005d4:	23a0      	movs	r3, #160	; 0xa0
 80005d6:	05db      	lsls	r3, r3, #23
 80005d8:	1dfa      	adds	r2, r7, #7
 80005da:	7812      	ldrb	r2, [r2, #0]
 80005dc:	615a      	str	r2, [r3, #20]
    KS0108_CTRL_PORT |= (1 << KS0108_EN);
 80005de:	23a0      	movs	r3, #160	; 0xa0
 80005e0:	05db      	lsls	r3, r3, #23
 80005e2:	695a      	ldr	r2, [r3, #20]
 80005e4:	23a0      	movs	r3, #160	; 0xa0
 80005e6:	05db      	lsls	r3, r3, #23
 80005e8:	2180      	movs	r1, #128	; 0x80
 80005ea:	0089      	lsls	r1, r1, #2
 80005ec:	430a      	orrs	r2, r1
 80005ee:	615a      	str	r2, [r3, #20]
    delay_us(2);
 80005f0:	2002      	movs	r0, #2
 80005f2:	f000 f967 	bl	80008c4 <delay_us>
    KS0108_CTRL_PORT &= ~(1 << KS0108_EN);
 80005f6:	23a0      	movs	r3, #160	; 0xa0
 80005f8:	05db      	lsls	r3, r3, #23
 80005fa:	695a      	ldr	r2, [r3, #20]
 80005fc:	23a0      	movs	r3, #160	; 0xa0
 80005fe:	05db      	lsls	r3, r3, #23
 8000600:	4908      	ldr	r1, [pc, #32]	; (8000624 <GLCD_WriteCommand+0x7c>)
 8000602:	400a      	ands	r2, r1
 8000604:	615a      	str	r2, [r3, #20]
    GLCD_DisableController(controller);
 8000606:	1dbb      	adds	r3, r7, #6
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	0018      	movs	r0, r3
 800060c:	f7ff ffa6 	bl	800055c <GLCD_DisableController>
    delay_us(2);
 8000610:	2002      	movs	r0, #2
 8000612:	f000 f957 	bl	80008c4 <delay_us>
}
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	46bd      	mov	sp, r7
 800061a:	b002      	add	sp, #8
 800061c:	bd80      	pop	{r7, pc}
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	fffffeff 	.word	0xfffffeff
 8000624:	fffffdff 	.word	0xfffffdff

08000628 <GLCD_WriteData>:

void GLCD_WriteData(uint8_t dataToWrite)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	0002      	movs	r2, r0
 8000630:	1dfb      	adds	r3, r7, #7
 8000632:	701a      	strb	r2, [r3, #0]
    KS0108_CTRL_PORT |= (1 << KS0108_RS);
 8000634:	23a0      	movs	r3, #160	; 0xa0
 8000636:	05db      	lsls	r3, r3, #23
 8000638:	695a      	ldr	r2, [r3, #20]
 800063a:	23a0      	movs	r3, #160	; 0xa0
 800063c:	05db      	lsls	r3, r3, #23
 800063e:	2180      	movs	r1, #128	; 0x80
 8000640:	0049      	lsls	r1, r1, #1
 8000642:	430a      	orrs	r2, r1
 8000644:	615a      	str	r2, [r3, #20]
    GLCD_EnableController(screen_x / 64);
 8000646:	4b1e      	ldr	r3, [pc, #120]	; (80006c0 <GLCD_WriteData+0x98>)
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	099b      	lsrs	r3, r3, #6
 800064c:	b2db      	uxtb	r3, r3
 800064e:	0018      	movs	r0, r3
 8000650:	f7ff ff5c 	bl	800050c <GLCD_EnableController>
    GPIOA->ODR = dataToWrite; // Assuming data port is GPIOA
 8000654:	23a0      	movs	r3, #160	; 0xa0
 8000656:	05db      	lsls	r3, r3, #23
 8000658:	1dfa      	adds	r2, r7, #7
 800065a:	7812      	ldrb	r2, [r2, #0]
 800065c:	615a      	str	r2, [r3, #20]
    KS0108_CTRL_PORT |= (1 << KS0108_EN);
 800065e:	23a0      	movs	r3, #160	; 0xa0
 8000660:	05db      	lsls	r3, r3, #23
 8000662:	695a      	ldr	r2, [r3, #20]
 8000664:	23a0      	movs	r3, #160	; 0xa0
 8000666:	05db      	lsls	r3, r3, #23
 8000668:	2180      	movs	r1, #128	; 0x80
 800066a:	0089      	lsls	r1, r1, #2
 800066c:	430a      	orrs	r2, r1
 800066e:	615a      	str	r2, [r3, #20]

    delay_us(2);
 8000670:	2002      	movs	r0, #2
 8000672:	f000 f927 	bl	80008c4 <delay_us>
    KS0108_CTRL_PORT &= ~(1 << KS0108_EN);
 8000676:	23a0      	movs	r3, #160	; 0xa0
 8000678:	05db      	lsls	r3, r3, #23
 800067a:	695a      	ldr	r2, [r3, #20]
 800067c:	23a0      	movs	r3, #160	; 0xa0
 800067e:	05db      	lsls	r3, r3, #23
 8000680:	4910      	ldr	r1, [pc, #64]	; (80006c4 <GLCD_WriteData+0x9c>)
 8000682:	400a      	ands	r2, r1
 8000684:	615a      	str	r2, [r3, #20]
    GLCD_DisableController(screen_x / 64);
 8000686:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <GLCD_WriteData+0x98>)
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	099b      	lsrs	r3, r3, #6
 800068c:	b2db      	uxtb	r3, r3
 800068e:	0018      	movs	r0, r3
 8000690:	f7ff ff64 	bl	800055c <GLCD_DisableController>
    screen_x++;
 8000694:	4b0a      	ldr	r3, [pc, #40]	; (80006c0 <GLCD_WriteData+0x98>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	3301      	adds	r3, #1
 800069a:	b2da      	uxtb	r2, r3
 800069c:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <GLCD_WriteData+0x98>)
 800069e:	701a      	strb	r2, [r3, #0]
    if (screen_x >= KS0108_SCREEN_WIDTH)
 80006a0:	4b07      	ldr	r3, [pc, #28]	; (80006c0 <GLCD_WriteData+0x98>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	b25b      	sxtb	r3, r3
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	da02      	bge.n	80006b0 <GLCD_WriteData+0x88>
        screen_x = 0;
 80006aa:	4b05      	ldr	r3, [pc, #20]	; (80006c0 <GLCD_WriteData+0x98>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	701a      	strb	r2, [r3, #0]
    delay_us(2);
 80006b0:	2002      	movs	r0, #2
 80006b2:	f000 f907 	bl	80008c4 <delay_us>
}
 80006b6:	46c0      	nop			; (mov r8, r8)
 80006b8:	46bd      	mov	sp, r7
 80006ba:	b002      	add	sp, #8
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	20000028 	.word	0x20000028
 80006c4:	fffffdff 	.word	0xfffffdff

080006c8 <GLCD_Initalize>:

void GLCD_Initalize(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
	unsigned char i;
	GLCD_InitalizePorts();
 80006ce:	f7ff fee5 	bl	800049c <GLCD_InitalizePorts>

	for(i = 0; i < 2; i++)
 80006d2:	1dfb      	adds	r3, r7, #7
 80006d4:	2200      	movs	r2, #0
 80006d6:	701a      	strb	r2, [r3, #0]
 80006d8:	e00a      	b.n	80006f0 <GLCD_Initalize+0x28>
	{
		GLCD_WriteCommand((DISPLAY_ON_CMD | ON), i);
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	0019      	movs	r1, r3
 80006e0:	203f      	movs	r0, #63	; 0x3f
 80006e2:	f7ff ff61 	bl	80005a8 <GLCD_WriteCommand>
	for(i = 0; i < 2; i++)
 80006e6:	1dfb      	adds	r3, r7, #7
 80006e8:	781a      	ldrb	r2, [r3, #0]
 80006ea:	1dfb      	adds	r3, r7, #7
 80006ec:	3201      	adds	r2, #1
 80006ee:	701a      	strb	r2, [r3, #0]
 80006f0:	1dfb      	adds	r3, r7, #7
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b01      	cmp	r3, #1
 80006f6:	d9f0      	bls.n	80006da <GLCD_Initalize+0x12>
	}
}
 80006f8:	46c0      	nop			; (mov r8, r8)
 80006fa:	46c0      	nop			; (mov r8, r8)
 80006fc:	46bd      	mov	sp, r7
 80006fe:	b002      	add	sp, #8
 8000700:	bd80      	pop	{r7, pc}
	...

08000704 <GLCD_GoTo>:

void GLCD_GoTo(unsigned char x, unsigned char y)
{
 8000704:	b590      	push	{r4, r7, lr}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	0002      	movs	r2, r0
 800070c:	1dfb      	adds	r3, r7, #7
 800070e:	701a      	strb	r2, [r3, #0]
 8000710:	1dbb      	adds	r3, r7, #6
 8000712:	1c0a      	adds	r2, r1, #0
 8000714:	701a      	strb	r2, [r3, #0]
	unsigned char i;
	screen_x = x;
 8000716:	4b29      	ldr	r3, [pc, #164]	; (80007bc <GLCD_GoTo+0xb8>)
 8000718:	1dfa      	adds	r2, r7, #7
 800071a:	7812      	ldrb	r2, [r2, #0]
 800071c:	701a      	strb	r2, [r3, #0]
	screen_y = y;
 800071e:	4b28      	ldr	r3, [pc, #160]	; (80007c0 <GLCD_GoTo+0xbc>)
 8000720:	1dba      	adds	r2, r7, #6
 8000722:	7812      	ldrb	r2, [r2, #0]
 8000724:	701a      	strb	r2, [r3, #0]

	for(i = 0; i < (KS0108_SCREEN_WIDTH / 32); i++)//64
 8000726:	230f      	movs	r3, #15
 8000728:	18fb      	adds	r3, r7, r3
 800072a:	2200      	movs	r2, #0
 800072c:	701a      	strb	r2, [r3, #0]
 800072e:	e01d      	b.n	800076c <GLCD_GoTo+0x68>
	{
		GLCD_WriteCommand((DISPLAY_SET_Y | 0), i);
 8000730:	240f      	movs	r4, #15
 8000732:	193b      	adds	r3, r7, r4
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	0019      	movs	r1, r3
 8000738:	2040      	movs	r0, #64	; 0x40
 800073a:	f7ff ff35 	bl	80005a8 <GLCD_WriteCommand>
		GLCD_WriteCommand((DISPLAY_SET_X | y), i);
 800073e:	1dbb      	adds	r3, r7, #6
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	2248      	movs	r2, #72	; 0x48
 8000744:	4252      	negs	r2, r2
 8000746:	4313      	orrs	r3, r2
 8000748:	b2da      	uxtb	r2, r3
 800074a:	193b      	adds	r3, r7, r4
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	0019      	movs	r1, r3
 8000750:	0010      	movs	r0, r2
 8000752:	f7ff ff29 	bl	80005a8 <GLCD_WriteCommand>
		GLCD_WriteCommand((DISPLAY_START_LINE | 0), i);
 8000756:	193b      	adds	r3, r7, r4
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	0019      	movs	r1, r3
 800075c:	20c0      	movs	r0, #192	; 0xc0
 800075e:	f7ff ff23 	bl	80005a8 <GLCD_WriteCommand>
	for(i = 0; i < (KS0108_SCREEN_WIDTH / 32); i++)//64
 8000762:	193b      	adds	r3, r7, r4
 8000764:	781a      	ldrb	r2, [r3, #0]
 8000766:	193b      	adds	r3, r7, r4
 8000768:	3201      	adds	r2, #1
 800076a:	701a      	strb	r2, [r3, #0]
 800076c:	230f      	movs	r3, #15
 800076e:	18fb      	adds	r3, r7, r3
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	2b03      	cmp	r3, #3
 8000774:	d9dc      	bls.n	8000730 <GLCD_GoTo+0x2c>
	}
	GLCD_WriteCommand((DISPLAY_SET_Y | (x % 64)), (x / 64));
 8000776:	1dfb      	adds	r3, r7, #7
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	223f      	movs	r2, #63	; 0x3f
 800077c:	4013      	ands	r3, r2
 800077e:	b2db      	uxtb	r3, r3
 8000780:	2240      	movs	r2, #64	; 0x40
 8000782:	4313      	orrs	r3, r2
 8000784:	b2da      	uxtb	r2, r3
 8000786:	1dfb      	adds	r3, r7, #7
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	099b      	lsrs	r3, r3, #6
 800078c:	b2db      	uxtb	r3, r3
 800078e:	0019      	movs	r1, r3
 8000790:	0010      	movs	r0, r2
 8000792:	f7ff ff09 	bl	80005a8 <GLCD_WriteCommand>
	GLCD_WriteCommand((DISPLAY_SET_X | y), (x / 64));
 8000796:	1dbb      	adds	r3, r7, #6
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	2248      	movs	r2, #72	; 0x48
 800079c:	4252      	negs	r2, r2
 800079e:	4313      	orrs	r3, r2
 80007a0:	b2da      	uxtb	r2, r3
 80007a2:	1dfb      	adds	r3, r7, #7
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	099b      	lsrs	r3, r3, #6
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	0019      	movs	r1, r3
 80007ac:	0010      	movs	r0, r2
 80007ae:	f7ff fefb 	bl	80005a8 <GLCD_WriteCommand>

}
 80007b2:	46c0      	nop			; (mov r8, r8)
 80007b4:	46bd      	mov	sp, r7
 80007b6:	b005      	add	sp, #20
 80007b8:	bd90      	pop	{r4, r7, pc}
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	20000028 	.word	0x20000028
 80007c0:	20000029 	.word	0x20000029

080007c4 <GLCD_ClearScreen>:

void GLCD_ClearScreen(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
	unsigned char i, j;
	for(j = 0; j < (KS0108_SCREEN_HEIGHT / 8); j++)
 80007ca:	1dbb      	adds	r3, r7, #6
 80007cc:	2200      	movs	r2, #0
 80007ce:	701a      	strb	r2, [r3, #0]
 80007d0:	e01b      	b.n	800080a <GLCD_ClearScreen+0x46>
	{
		GLCD_GoTo(0,j);
 80007d2:	1dbb      	adds	r3, r7, #6
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	0019      	movs	r1, r3
 80007d8:	2000      	movs	r0, #0
 80007da:	f7ff ff93 	bl	8000704 <GLCD_GoTo>
		for(i = 0; i < KS0108_SCREEN_WIDTH; i++)
 80007de:	1dfb      	adds	r3, r7, #7
 80007e0:	2200      	movs	r2, #0
 80007e2:	701a      	strb	r2, [r3, #0]
 80007e4:	e007      	b.n	80007f6 <GLCD_ClearScreen+0x32>
			GLCD_WriteData(0x00);
 80007e6:	2000      	movs	r0, #0
 80007e8:	f7ff ff1e 	bl	8000628 <GLCD_WriteData>
		for(i = 0; i < KS0108_SCREEN_WIDTH; i++)
 80007ec:	1dfb      	adds	r3, r7, #7
 80007ee:	781a      	ldrb	r2, [r3, #0]
 80007f0:	1dfb      	adds	r3, r7, #7
 80007f2:	3201      	adds	r2, #1
 80007f4:	701a      	strb	r2, [r3, #0]
 80007f6:	1dfb      	adds	r3, r7, #7
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	b25b      	sxtb	r3, r3
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	daf2      	bge.n	80007e6 <GLCD_ClearScreen+0x22>
	for(j = 0; j < (KS0108_SCREEN_HEIGHT / 8); j++)
 8000800:	1dbb      	adds	r3, r7, #6
 8000802:	781a      	ldrb	r2, [r3, #0]
 8000804:	1dbb      	adds	r3, r7, #6
 8000806:	3201      	adds	r2, #1
 8000808:	701a      	strb	r2, [r3, #0]
 800080a:	1dbb      	adds	r3, r7, #6
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	2b07      	cmp	r3, #7
 8000810:	d9df      	bls.n	80007d2 <GLCD_ClearScreen+0xe>
	}
	//GLCD_GoTo(0, 0);
}
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	46c0      	nop			; (mov r8, r8)
 8000816:	46bd      	mov	sp, r7
 8000818:	b002      	add	sp, #8
 800081a:	bd80      	pop	{r7, pc}

0800081c <GLCD_WriteChar>:

void GLCD_WriteChar(char charToWrite)
{
 800081c:	b5b0      	push	{r4, r5, r7, lr}
 800081e:	b084      	sub	sp, #16
 8000820:	af00      	add	r7, sp, #0
 8000822:	0002      	movs	r2, r0
 8000824:	1dfb      	adds	r3, r7, #7
 8000826:	701a      	strb	r2, [r3, #0]
    int i;
    charToWrite -= ' ';     //' ' == 32
 8000828:	1dfb      	adds	r3, r7, #7
 800082a:	1dfa      	adds	r2, r7, #7
 800082c:	7812      	ldrb	r2, [r2, #0]
 800082e:	3a20      	subs	r2, #32
 8000830:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 5; i++) {
 8000832:	2300      	movs	r3, #0
 8000834:	60fb      	str	r3, [r7, #12]
 8000836:	e018      	b.n	800086a <GLCD_WriteChar+0x4e>
        uint8_t data = GLCD_ReadByteFromROMMemory((char *)(font5x8 + (5 * charToWrite) + i));
 8000838:	1dfb      	adds	r3, r7, #7
 800083a:	781a      	ldrb	r2, [r3, #0]
 800083c:	0013      	movs	r3, r2
 800083e:	009b      	lsls	r3, r3, #2
 8000840:	189b      	adds	r3, r3, r2
 8000842:	001a      	movs	r2, r3
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	18d2      	adds	r2, r2, r3
 8000848:	4b0d      	ldr	r3, [pc, #52]	; (8000880 <GLCD_WriteChar+0x64>)
 800084a:	18d3      	adds	r3, r2, r3
 800084c:	250b      	movs	r5, #11
 800084e:	197c      	adds	r4, r7, r5
 8000850:	0018      	movs	r0, r3
 8000852:	f000 f82c 	bl	80008ae <GLCD_ReadByteFromROMMemory>
 8000856:	0003      	movs	r3, r0
 8000858:	7023      	strb	r3, [r4, #0]
        GLCD_WriteData(data);
 800085a:	197b      	adds	r3, r7, r5
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	0018      	movs	r0, r3
 8000860:	f7ff fee2 	bl	8000628 <GLCD_WriteData>
    for (i = 0; i < 5; i++) {
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	3301      	adds	r3, #1
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	2b04      	cmp	r3, #4
 800086e:	dde3      	ble.n	8000838 <GLCD_WriteChar+0x1c>
    }
    GLCD_WriteData(0x00);
 8000870:	2000      	movs	r0, #0
 8000872:	f7ff fed9 	bl	8000628 <GLCD_WriteData>
}
 8000876:	46c0      	nop			; (mov r8, r8)
 8000878:	46bd      	mov	sp, r7
 800087a:	b004      	add	sp, #16
 800087c:	bdb0      	pop	{r4, r5, r7, pc}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	08001cc8 	.word	0x08001cc8

08000884 <GLCD_WriteString>:


void GLCD_WriteString(char * stringToWrite)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
	while(*stringToWrite)
 800088c:	e006      	b.n	800089c <GLCD_WriteString+0x18>
		GLCD_WriteChar(*stringToWrite++);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	1c5a      	adds	r2, r3, #1
 8000892:	607a      	str	r2, [r7, #4]
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	0018      	movs	r0, r3
 8000898:	f7ff ffc0 	bl	800081c <GLCD_WriteChar>
	while(*stringToWrite)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d1f4      	bne.n	800088e <GLCD_WriteString+0xa>
}
 80008a4:	46c0      	nop			; (mov r8, r8)
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	46bd      	mov	sp, r7
 80008aa:	b002      	add	sp, #8
 80008ac:	bd80      	pop	{r7, pc}

080008ae <GLCD_ReadByteFromROMMemory>:
uint8_t GLCD_ReadByteFromROMMemory(char *ptr)
{
 80008ae:	b580      	push	{r7, lr}
 80008b0:	b082      	sub	sp, #8
 80008b2:	af00      	add	r7, sp, #0
 80008b4:	6078      	str	r0, [r7, #4]
    return *ptr;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	781b      	ldrb	r3, [r3, #0]
}
 80008ba:	0018      	movs	r0, r3
 80008bc:	46bd      	mov	sp, r7
 80008be:	b002      	add	sp, #8
 80008c0:	bd80      	pop	{r7, pc}
	...

080008c4 <delay_us>:

void delay_us(uint32_t us)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
    uint32_t start = SysTick->VAL;
 80008cc:	4b0d      	ldr	r3, [pc, #52]	; (8000904 <delay_us+0x40>)
 80008ce:	689b      	ldr	r3, [r3, #8]
 80008d0:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = (SystemCoreClock / 1000000) * us;
 80008d2:	4b0d      	ldr	r3, [pc, #52]	; (8000908 <delay_us+0x44>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	490d      	ldr	r1, [pc, #52]	; (800090c <delay_us+0x48>)
 80008d8:	0018      	movs	r0, r3
 80008da:	f7ff fc15 	bl	8000108 <__udivsi3>
 80008de:	0003      	movs	r3, r0
 80008e0:	001a      	movs	r2, r3
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	4353      	muls	r3, r2
 80008e6:	60bb      	str	r3, [r7, #8]
    while ((start - SysTick->VAL) < ticks);
 80008e8:	46c0      	nop			; (mov r8, r8)
 80008ea:	4b06      	ldr	r3, [pc, #24]	; (8000904 <delay_us+0x40>)
 80008ec:	689b      	ldr	r3, [r3, #8]
 80008ee:	68fa      	ldr	r2, [r7, #12]
 80008f0:	1ad3      	subs	r3, r2, r3
 80008f2:	68ba      	ldr	r2, [r7, #8]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	d8f8      	bhi.n	80008ea <delay_us+0x26>
}
 80008f8:	46c0      	nop			; (mov r8, r8)
 80008fa:	46c0      	nop			; (mov r8, r8)
 80008fc:	46bd      	mov	sp, r7
 80008fe:	b004      	add	sp, #16
 8000900:	bd80      	pop	{r7, pc}
 8000902:	46c0      	nop			; (mov r8, r8)
 8000904:	e000e010 	.word	0xe000e010
 8000908:	20000000 	.word	0x20000000
 800090c:	000f4240 	.word	0x000f4240

08000910 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000914:	f000 f918 	bl	8000b48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000918:	f000 f824 	bl	8000964 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800091c:	f000 f876 	bl	8000a0c <MX_GPIO_Init>
  HAL_Delay(100);
 8000920:	2064      	movs	r0, #100	; 0x64
 8000922:	f000 f981 	bl	8000c28 <HAL_Delay>
  GLCD_Initalize();
 8000926:	f7ff fecf 	bl	80006c8 <GLCD_Initalize>
  HAL_Delay(100);
 800092a:	2064      	movs	r0, #100	; 0x64
 800092c:	f000 f97c 	bl	8000c28 <HAL_Delay>
  GLCD_ClearScreen();
 8000930:	f7ff ff48 	bl	80007c4 <GLCD_ClearScreen>
  while (1)
  {
    /* USER CODE END WHILE */
	 // HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
	 // delay_us(500);
	  GLCD_GoTo(0,0);
 8000934:	2100      	movs	r1, #0
 8000936:	2000      	movs	r0, #0
 8000938:	f7ff fee4 	bl	8000704 <GLCD_GoTo>
	  GLCD_WriteString("Hello World");
 800093c:	4b07      	ldr	r3, [pc, #28]	; (800095c <main+0x4c>)
 800093e:	0018      	movs	r0, r3
 8000940:	f7ff ffa0 	bl	8000884 <GLCD_WriteString>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8000944:	4b06      	ldr	r3, [pc, #24]	; (8000960 <main+0x50>)
 8000946:	2108      	movs	r1, #8
 8000948:	0018      	movs	r0, r3
 800094a:	f000 fbd0 	bl	80010ee <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 800094e:	23fa      	movs	r3, #250	; 0xfa
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	0018      	movs	r0, r3
 8000954:	f000 f968 	bl	8000c28 <HAL_Delay>
	  GLCD_GoTo(0,0);
 8000958:	e7ec      	b.n	8000934 <main+0x24>
 800095a:	46c0      	nop			; (mov r8, r8)
 800095c:	08001cbc 	.word	0x08001cbc
 8000960:	50000400 	.word	0x50000400

08000964 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000964:	b590      	push	{r4, r7, lr}
 8000966:	b093      	sub	sp, #76	; 0x4c
 8000968:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800096a:	2414      	movs	r4, #20
 800096c:	193b      	adds	r3, r7, r4
 800096e:	0018      	movs	r0, r3
 8000970:	2334      	movs	r3, #52	; 0x34
 8000972:	001a      	movs	r2, r3
 8000974:	2100      	movs	r1, #0
 8000976:	f001 f98d 	bl	8001c94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800097a:	003b      	movs	r3, r7
 800097c:	0018      	movs	r0, r3
 800097e:	2314      	movs	r3, #20
 8000980:	001a      	movs	r2, r3
 8000982:	2100      	movs	r1, #0
 8000984:	f001 f986 	bl	8001c94 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000988:	4b1e      	ldr	r3, [pc, #120]	; (8000a04 <SystemClock_Config+0xa0>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a1e      	ldr	r2, [pc, #120]	; (8000a08 <SystemClock_Config+0xa4>)
 800098e:	401a      	ands	r2, r3
 8000990:	4b1c      	ldr	r3, [pc, #112]	; (8000a04 <SystemClock_Config+0xa0>)
 8000992:	2180      	movs	r1, #128	; 0x80
 8000994:	0109      	lsls	r1, r1, #4
 8000996:	430a      	orrs	r2, r1
 8000998:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800099a:	0021      	movs	r1, r4
 800099c:	187b      	adds	r3, r7, r1
 800099e:	2210      	movs	r2, #16
 80009a0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2201      	movs	r2, #1
 80009a6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	22a0      	movs	r2, #160	; 0xa0
 80009b2:	0212      	lsls	r2, r2, #8
 80009b4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009b6:	187b      	adds	r3, r7, r1
 80009b8:	2200      	movs	r2, #0
 80009ba:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	0018      	movs	r0, r3
 80009c0:	f000 fbb0 	bl	8001124 <HAL_RCC_OscConfig>
 80009c4:	1e03      	subs	r3, r0, #0
 80009c6:	d001      	beq.n	80009cc <SystemClock_Config+0x68>
  {
    Error_Handler();
 80009c8:	f000 f888 	bl	8000adc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009cc:	003b      	movs	r3, r7
 80009ce:	220f      	movs	r2, #15
 80009d0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80009d2:	003b      	movs	r3, r7
 80009d4:	2200      	movs	r2, #0
 80009d6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009d8:	003b      	movs	r3, r7
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009de:	003b      	movs	r3, r7
 80009e0:	2200      	movs	r2, #0
 80009e2:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009e4:	003b      	movs	r3, r7
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009ea:	003b      	movs	r3, r7
 80009ec:	2100      	movs	r1, #0
 80009ee:	0018      	movs	r0, r3
 80009f0:	f000 ff14 	bl	800181c <HAL_RCC_ClockConfig>
 80009f4:	1e03      	subs	r3, r0, #0
 80009f6:	d001      	beq.n	80009fc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80009f8:	f000 f870 	bl	8000adc <Error_Handler>
  }
}
 80009fc:	46c0      	nop			; (mov r8, r8)
 80009fe:	46bd      	mov	sp, r7
 8000a00:	b013      	add	sp, #76	; 0x4c
 8000a02:	bd90      	pop	{r4, r7, pc}
 8000a04:	40007000 	.word	0x40007000
 8000a08:	ffffe7ff 	.word	0xffffe7ff

08000a0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a0c:	b590      	push	{r4, r7, lr}
 8000a0e:	b089      	sub	sp, #36	; 0x24
 8000a10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a12:	240c      	movs	r4, #12
 8000a14:	193b      	adds	r3, r7, r4
 8000a16:	0018      	movs	r0, r3
 8000a18:	2314      	movs	r3, #20
 8000a1a:	001a      	movs	r2, r3
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	f001 f939 	bl	8001c94 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a22:	4b2b      	ldr	r3, [pc, #172]	; (8000ad0 <MX_GPIO_Init+0xc4>)
 8000a24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a26:	4b2a      	ldr	r3, [pc, #168]	; (8000ad0 <MX_GPIO_Init+0xc4>)
 8000a28:	2101      	movs	r1, #1
 8000a2a:	430a      	orrs	r2, r1
 8000a2c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a2e:	4b28      	ldr	r3, [pc, #160]	; (8000ad0 <MX_GPIO_Init+0xc4>)
 8000a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a32:	2201      	movs	r2, #1
 8000a34:	4013      	ands	r3, r2
 8000a36:	60bb      	str	r3, [r7, #8]
 8000a38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a3a:	4b25      	ldr	r3, [pc, #148]	; (8000ad0 <MX_GPIO_Init+0xc4>)
 8000a3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a3e:	4b24      	ldr	r3, [pc, #144]	; (8000ad0 <MX_GPIO_Init+0xc4>)
 8000a40:	2102      	movs	r1, #2
 8000a42:	430a      	orrs	r2, r1
 8000a44:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a46:	4b22      	ldr	r3, [pc, #136]	; (8000ad0 <MX_GPIO_Init+0xc4>)
 8000a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a4a:	2202      	movs	r2, #2
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	607b      	str	r3, [r7, #4]
 8000a50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000a52:	4920      	ldr	r1, [pc, #128]	; (8000ad4 <MX_GPIO_Init+0xc8>)
 8000a54:	23a0      	movs	r3, #160	; 0xa0
 8000a56:	05db      	lsls	r3, r3, #23
 8000a58:	2200      	movs	r2, #0
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f000 fb2a 	bl	80010b4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 8000a60:	4b1d      	ldr	r3, [pc, #116]	; (8000ad8 <MX_GPIO_Init+0xcc>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	210b      	movs	r1, #11
 8000a66:	0018      	movs	r0, r3
 8000a68:	f000 fb24 	bl	80010b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000a6c:	193b      	adds	r3, r7, r4
 8000a6e:	4a19      	ldr	r2, [pc, #100]	; (8000ad4 <MX_GPIO_Init+0xc8>)
 8000a70:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a72:	193b      	adds	r3, r7, r4
 8000a74:	2201      	movs	r2, #1
 8000a76:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a78:	193b      	adds	r3, r7, r4
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7e:	193b      	adds	r3, r7, r4
 8000a80:	2200      	movs	r2, #0
 8000a82:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a84:	193a      	adds	r2, r7, r4
 8000a86:	23a0      	movs	r3, #160	; 0xa0
 8000a88:	05db      	lsls	r3, r3, #23
 8000a8a:	0011      	movs	r1, r2
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	f000 f9a3 	bl	8000dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8000a92:	0021      	movs	r1, r4
 8000a94:	187b      	adds	r3, r7, r1
 8000a96:	220b      	movs	r2, #11
 8000a98:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a9a:	187b      	adds	r3, r7, r1
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa6:	187b      	adds	r3, r7, r1
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	4a0a      	ldr	r2, [pc, #40]	; (8000ad8 <MX_GPIO_Init+0xcc>)
 8000ab0:	0019      	movs	r1, r3
 8000ab2:	0010      	movs	r0, r2
 8000ab4:	f000 f990 	bl	8000dd8 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(KS0108_DATA_PORT, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7, GPIO_PIN_RESET);
 8000ab8:	23a0      	movs	r3, #160	; 0xa0
 8000aba:	05db      	lsls	r3, r3, #23
 8000abc:	2200      	movs	r2, #0
 8000abe:	21ff      	movs	r1, #255	; 0xff
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	f000 faf7 	bl	80010b4 <HAL_GPIO_WritePin>
}
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	b009      	add	sp, #36	; 0x24
 8000acc:	bd90      	pop	{r4, r7, pc}
 8000ace:	46c0      	nop			; (mov r8, r8)
 8000ad0:	40021000 	.word	0x40021000
 8000ad4:	00001fff 	.word	0x00001fff
 8000ad8:	50000400 	.word	0x50000400

08000adc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ae0:	b672      	cpsid	i
}
 8000ae2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ae4:	e7fe      	b.n	8000ae4 <Error_Handler+0x8>
	...

08000ae8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aec:	4b07      	ldr	r3, [pc, #28]	; (8000b0c <HAL_MspInit+0x24>)
 8000aee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000af0:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <HAL_MspInit+0x24>)
 8000af2:	2101      	movs	r1, #1
 8000af4:	430a      	orrs	r2, r1
 8000af6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af8:	4b04      	ldr	r3, [pc, #16]	; (8000b0c <HAL_MspInit+0x24>)
 8000afa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000afc:	4b03      	ldr	r3, [pc, #12]	; (8000b0c <HAL_MspInit+0x24>)
 8000afe:	2180      	movs	r1, #128	; 0x80
 8000b00:	0549      	lsls	r1, r1, #21
 8000b02:	430a      	orrs	r2, r1
 8000b04:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	40021000 	.word	0x40021000

08000b10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b14:	e7fe      	b.n	8000b14 <NMI_Handler+0x4>

08000b16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b16:	b580      	push	{r7, lr}
 8000b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b1a:	e7fe      	b.n	8000b1a <HardFault_Handler+0x4>

08000b1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b20:	46c0      	nop			; (mov r8, r8)
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b34:	f000 f85c 	bl	8000bf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b38:	46c0      	nop			; (mov r8, r8)
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}

08000b3e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b3e:	b580      	push	{r7, lr}
 8000b40:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b4e:	1dfb      	adds	r3, r7, #7
 8000b50:	2200      	movs	r2, #0
 8000b52:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000b54:	4b0b      	ldr	r3, [pc, #44]	; (8000b84 <HAL_Init+0x3c>)
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	4b0a      	ldr	r3, [pc, #40]	; (8000b84 <HAL_Init+0x3c>)
 8000b5a:	2140      	movs	r1, #64	; 0x40
 8000b5c:	430a      	orrs	r2, r1
 8000b5e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b60:	2000      	movs	r0, #0
 8000b62:	f000 f811 	bl	8000b88 <HAL_InitTick>
 8000b66:	1e03      	subs	r3, r0, #0
 8000b68:	d003      	beq.n	8000b72 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	701a      	strb	r2, [r3, #0]
 8000b70:	e001      	b.n	8000b76 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b72:	f7ff ffb9 	bl	8000ae8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b76:	1dfb      	adds	r3, r7, #7
 8000b78:	781b      	ldrb	r3, [r3, #0]
}
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	b002      	add	sp, #8
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	46c0      	nop			; (mov r8, r8)
 8000b84:	40022000 	.word	0x40022000

08000b88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b88:	b590      	push	{r4, r7, lr}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b90:	4b14      	ldr	r3, [pc, #80]	; (8000be4 <HAL_InitTick+0x5c>)
 8000b92:	681c      	ldr	r4, [r3, #0]
 8000b94:	4b14      	ldr	r3, [pc, #80]	; (8000be8 <HAL_InitTick+0x60>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	0019      	movs	r1, r3
 8000b9a:	23fa      	movs	r3, #250	; 0xfa
 8000b9c:	0098      	lsls	r0, r3, #2
 8000b9e:	f7ff fab3 	bl	8000108 <__udivsi3>
 8000ba2:	0003      	movs	r3, r0
 8000ba4:	0019      	movs	r1, r3
 8000ba6:	0020      	movs	r0, r4
 8000ba8:	f7ff faae 	bl	8000108 <__udivsi3>
 8000bac:	0003      	movs	r3, r0
 8000bae:	0018      	movs	r0, r3
 8000bb0:	f000 f905 	bl	8000dbe <HAL_SYSTICK_Config>
 8000bb4:	1e03      	subs	r3, r0, #0
 8000bb6:	d001      	beq.n	8000bbc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	e00f      	b.n	8000bdc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2b03      	cmp	r3, #3
 8000bc0:	d80b      	bhi.n	8000bda <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bc2:	6879      	ldr	r1, [r7, #4]
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	425b      	negs	r3, r3
 8000bc8:	2200      	movs	r2, #0
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f000 f8e2 	bl	8000d94 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bd0:	4b06      	ldr	r3, [pc, #24]	; (8000bec <HAL_InitTick+0x64>)
 8000bd2:	687a      	ldr	r2, [r7, #4]
 8000bd4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	e000      	b.n	8000bdc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
}
 8000bdc:	0018      	movs	r0, r3
 8000bde:	46bd      	mov	sp, r7
 8000be0:	b003      	add	sp, #12
 8000be2:	bd90      	pop	{r4, r7, pc}
 8000be4:	20000000 	.word	0x20000000
 8000be8:	20000008 	.word	0x20000008
 8000bec:	20000004 	.word	0x20000004

08000bf0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bf4:	4b05      	ldr	r3, [pc, #20]	; (8000c0c <HAL_IncTick+0x1c>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	001a      	movs	r2, r3
 8000bfa:	4b05      	ldr	r3, [pc, #20]	; (8000c10 <HAL_IncTick+0x20>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	18d2      	adds	r2, r2, r3
 8000c00:	4b03      	ldr	r3, [pc, #12]	; (8000c10 <HAL_IncTick+0x20>)
 8000c02:	601a      	str	r2, [r3, #0]
}
 8000c04:	46c0      	nop			; (mov r8, r8)
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	46c0      	nop			; (mov r8, r8)
 8000c0c:	20000008 	.word	0x20000008
 8000c10:	2000002c 	.word	0x2000002c

08000c14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  return uwTick;
 8000c18:	4b02      	ldr	r3, [pc, #8]	; (8000c24 <HAL_GetTick+0x10>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
}
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	46c0      	nop			; (mov r8, r8)
 8000c24:	2000002c 	.word	0x2000002c

08000c28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c30:	f7ff fff0 	bl	8000c14 <HAL_GetTick>
 8000c34:	0003      	movs	r3, r0
 8000c36:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	d005      	beq.n	8000c4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c42:	4b0a      	ldr	r3, [pc, #40]	; (8000c6c <HAL_Delay+0x44>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	001a      	movs	r2, r3
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	189b      	adds	r3, r3, r2
 8000c4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c4e:	46c0      	nop			; (mov r8, r8)
 8000c50:	f7ff ffe0 	bl	8000c14 <HAL_GetTick>
 8000c54:	0002      	movs	r2, r0
 8000c56:	68bb      	ldr	r3, [r7, #8]
 8000c58:	1ad3      	subs	r3, r2, r3
 8000c5a:	68fa      	ldr	r2, [r7, #12]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d8f7      	bhi.n	8000c50 <HAL_Delay+0x28>
  {
  }
}
 8000c60:	46c0      	nop			; (mov r8, r8)
 8000c62:	46c0      	nop			; (mov r8, r8)
 8000c64:	46bd      	mov	sp, r7
 8000c66:	b004      	add	sp, #16
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	46c0      	nop			; (mov r8, r8)
 8000c6c:	20000008 	.word	0x20000008

08000c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c70:	b590      	push	{r4, r7, lr}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	0002      	movs	r2, r0
 8000c78:	6039      	str	r1, [r7, #0]
 8000c7a:	1dfb      	adds	r3, r7, #7
 8000c7c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c7e:	1dfb      	adds	r3, r7, #7
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b7f      	cmp	r3, #127	; 0x7f
 8000c84:	d828      	bhi.n	8000cd8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c86:	4a2f      	ldr	r2, [pc, #188]	; (8000d44 <__NVIC_SetPriority+0xd4>)
 8000c88:	1dfb      	adds	r3, r7, #7
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	b25b      	sxtb	r3, r3
 8000c8e:	089b      	lsrs	r3, r3, #2
 8000c90:	33c0      	adds	r3, #192	; 0xc0
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	589b      	ldr	r3, [r3, r2]
 8000c96:	1dfa      	adds	r2, r7, #7
 8000c98:	7812      	ldrb	r2, [r2, #0]
 8000c9a:	0011      	movs	r1, r2
 8000c9c:	2203      	movs	r2, #3
 8000c9e:	400a      	ands	r2, r1
 8000ca0:	00d2      	lsls	r2, r2, #3
 8000ca2:	21ff      	movs	r1, #255	; 0xff
 8000ca4:	4091      	lsls	r1, r2
 8000ca6:	000a      	movs	r2, r1
 8000ca8:	43d2      	mvns	r2, r2
 8000caa:	401a      	ands	r2, r3
 8000cac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	019b      	lsls	r3, r3, #6
 8000cb2:	22ff      	movs	r2, #255	; 0xff
 8000cb4:	401a      	ands	r2, r3
 8000cb6:	1dfb      	adds	r3, r7, #7
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	0018      	movs	r0, r3
 8000cbc:	2303      	movs	r3, #3
 8000cbe:	4003      	ands	r3, r0
 8000cc0:	00db      	lsls	r3, r3, #3
 8000cc2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cc4:	481f      	ldr	r0, [pc, #124]	; (8000d44 <__NVIC_SetPriority+0xd4>)
 8000cc6:	1dfb      	adds	r3, r7, #7
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	b25b      	sxtb	r3, r3
 8000ccc:	089b      	lsrs	r3, r3, #2
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	33c0      	adds	r3, #192	; 0xc0
 8000cd2:	009b      	lsls	r3, r3, #2
 8000cd4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000cd6:	e031      	b.n	8000d3c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cd8:	4a1b      	ldr	r2, [pc, #108]	; (8000d48 <__NVIC_SetPriority+0xd8>)
 8000cda:	1dfb      	adds	r3, r7, #7
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	0019      	movs	r1, r3
 8000ce0:	230f      	movs	r3, #15
 8000ce2:	400b      	ands	r3, r1
 8000ce4:	3b08      	subs	r3, #8
 8000ce6:	089b      	lsrs	r3, r3, #2
 8000ce8:	3306      	adds	r3, #6
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	18d3      	adds	r3, r2, r3
 8000cee:	3304      	adds	r3, #4
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	1dfa      	adds	r2, r7, #7
 8000cf4:	7812      	ldrb	r2, [r2, #0]
 8000cf6:	0011      	movs	r1, r2
 8000cf8:	2203      	movs	r2, #3
 8000cfa:	400a      	ands	r2, r1
 8000cfc:	00d2      	lsls	r2, r2, #3
 8000cfe:	21ff      	movs	r1, #255	; 0xff
 8000d00:	4091      	lsls	r1, r2
 8000d02:	000a      	movs	r2, r1
 8000d04:	43d2      	mvns	r2, r2
 8000d06:	401a      	ands	r2, r3
 8000d08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	019b      	lsls	r3, r3, #6
 8000d0e:	22ff      	movs	r2, #255	; 0xff
 8000d10:	401a      	ands	r2, r3
 8000d12:	1dfb      	adds	r3, r7, #7
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	0018      	movs	r0, r3
 8000d18:	2303      	movs	r3, #3
 8000d1a:	4003      	ands	r3, r0
 8000d1c:	00db      	lsls	r3, r3, #3
 8000d1e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d20:	4809      	ldr	r0, [pc, #36]	; (8000d48 <__NVIC_SetPriority+0xd8>)
 8000d22:	1dfb      	adds	r3, r7, #7
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	001c      	movs	r4, r3
 8000d28:	230f      	movs	r3, #15
 8000d2a:	4023      	ands	r3, r4
 8000d2c:	3b08      	subs	r3, #8
 8000d2e:	089b      	lsrs	r3, r3, #2
 8000d30:	430a      	orrs	r2, r1
 8000d32:	3306      	adds	r3, #6
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	18c3      	adds	r3, r0, r3
 8000d38:	3304      	adds	r3, #4
 8000d3a:	601a      	str	r2, [r3, #0]
}
 8000d3c:	46c0      	nop			; (mov r8, r8)
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	b003      	add	sp, #12
 8000d42:	bd90      	pop	{r4, r7, pc}
 8000d44:	e000e100 	.word	0xe000e100
 8000d48:	e000ed00 	.word	0xe000ed00

08000d4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	1e5a      	subs	r2, r3, #1
 8000d58:	2380      	movs	r3, #128	; 0x80
 8000d5a:	045b      	lsls	r3, r3, #17
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d301      	bcc.n	8000d64 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d60:	2301      	movs	r3, #1
 8000d62:	e010      	b.n	8000d86 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d64:	4b0a      	ldr	r3, [pc, #40]	; (8000d90 <SysTick_Config+0x44>)
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	3a01      	subs	r2, #1
 8000d6a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	425b      	negs	r3, r3
 8000d70:	2103      	movs	r1, #3
 8000d72:	0018      	movs	r0, r3
 8000d74:	f7ff ff7c 	bl	8000c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d78:	4b05      	ldr	r3, [pc, #20]	; (8000d90 <SysTick_Config+0x44>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d7e:	4b04      	ldr	r3, [pc, #16]	; (8000d90 <SysTick_Config+0x44>)
 8000d80:	2207      	movs	r2, #7
 8000d82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d84:	2300      	movs	r3, #0
}
 8000d86:	0018      	movs	r0, r3
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	b002      	add	sp, #8
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	46c0      	nop			; (mov r8, r8)
 8000d90:	e000e010 	.word	0xe000e010

08000d94 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	60b9      	str	r1, [r7, #8]
 8000d9c:	607a      	str	r2, [r7, #4]
 8000d9e:	210f      	movs	r1, #15
 8000da0:	187b      	adds	r3, r7, r1
 8000da2:	1c02      	adds	r2, r0, #0
 8000da4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000da6:	68ba      	ldr	r2, [r7, #8]
 8000da8:	187b      	adds	r3, r7, r1
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	b25b      	sxtb	r3, r3
 8000dae:	0011      	movs	r1, r2
 8000db0:	0018      	movs	r0, r3
 8000db2:	f7ff ff5d 	bl	8000c70 <__NVIC_SetPriority>
}
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	46bd      	mov	sp, r7
 8000dba:	b004      	add	sp, #16
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b082      	sub	sp, #8
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	0018      	movs	r0, r3
 8000dca:	f7ff ffbf 	bl	8000d4c <SysTick_Config>
 8000dce:	0003      	movs	r3, r0
}
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	b002      	add	sp, #8
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000de2:	2300      	movs	r3, #0
 8000de4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000dea:	2300      	movs	r3, #0
 8000dec:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000dee:	e149      	b.n	8001084 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	2101      	movs	r1, #1
 8000df6:	697a      	ldr	r2, [r7, #20]
 8000df8:	4091      	lsls	r1, r2
 8000dfa:	000a      	movs	r2, r1
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d100      	bne.n	8000e08 <HAL_GPIO_Init+0x30>
 8000e06:	e13a      	b.n	800107e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d00b      	beq.n	8000e28 <HAL_GPIO_Init+0x50>
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	2b02      	cmp	r3, #2
 8000e16:	d007      	beq.n	8000e28 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e1c:	2b11      	cmp	r3, #17
 8000e1e:	d003      	beq.n	8000e28 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	2b12      	cmp	r3, #18
 8000e26:	d130      	bne.n	8000e8a <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	2203      	movs	r2, #3
 8000e34:	409a      	lsls	r2, r3
 8000e36:	0013      	movs	r3, r2
 8000e38:	43da      	mvns	r2, r3
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	68da      	ldr	r2, [r3, #12]
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	409a      	lsls	r2, r3
 8000e4a:	0013      	movs	r3, r2
 8000e4c:	693a      	ldr	r2, [r7, #16]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	693a      	ldr	r2, [r7, #16]
 8000e56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e5e:	2201      	movs	r2, #1
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	409a      	lsls	r2, r3
 8000e64:	0013      	movs	r3, r2
 8000e66:	43da      	mvns	r2, r3
 8000e68:	693b      	ldr	r3, [r7, #16]
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	091b      	lsrs	r3, r3, #4
 8000e74:	2201      	movs	r2, #1
 8000e76:	401a      	ands	r2, r3
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	409a      	lsls	r2, r3
 8000e7c:	0013      	movs	r3, r2
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	2203      	movs	r2, #3
 8000e96:	409a      	lsls	r2, r3
 8000e98:	0013      	movs	r3, r2
 8000e9a:	43da      	mvns	r2, r3
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	689a      	ldr	r2, [r3, #8]
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	409a      	lsls	r2, r3
 8000eac:	0013      	movs	r3, r2
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d003      	beq.n	8000eca <HAL_GPIO_Init+0xf2>
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	2b12      	cmp	r3, #18
 8000ec8:	d123      	bne.n	8000f12 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	08da      	lsrs	r2, r3, #3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	3208      	adds	r2, #8
 8000ed2:	0092      	lsls	r2, r2, #2
 8000ed4:	58d3      	ldr	r3, [r2, r3]
 8000ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	2207      	movs	r2, #7
 8000edc:	4013      	ands	r3, r2
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	220f      	movs	r2, #15
 8000ee2:	409a      	lsls	r2, r3
 8000ee4:	0013      	movs	r3, r2
 8000ee6:	43da      	mvns	r2, r3
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	4013      	ands	r3, r2
 8000eec:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	691a      	ldr	r2, [r3, #16]
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	2107      	movs	r1, #7
 8000ef6:	400b      	ands	r3, r1
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	409a      	lsls	r2, r3
 8000efc:	0013      	movs	r3, r2
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	4313      	orrs	r3, r2
 8000f02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	08da      	lsrs	r2, r3, #3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3208      	adds	r2, #8
 8000f0c:	0092      	lsls	r2, r2, #2
 8000f0e:	6939      	ldr	r1, [r7, #16]
 8000f10:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	005b      	lsls	r3, r3, #1
 8000f1c:	2203      	movs	r2, #3
 8000f1e:	409a      	lsls	r2, r3
 8000f20:	0013      	movs	r3, r2
 8000f22:	43da      	mvns	r2, r3
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	4013      	ands	r3, r2
 8000f28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	2203      	movs	r2, #3
 8000f30:	401a      	ands	r2, r3
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	005b      	lsls	r3, r3, #1
 8000f36:	409a      	lsls	r2, r3
 8000f38:	0013      	movs	r3, r2
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685a      	ldr	r2, [r3, #4]
 8000f4a:	2380      	movs	r3, #128	; 0x80
 8000f4c:	055b      	lsls	r3, r3, #21
 8000f4e:	4013      	ands	r3, r2
 8000f50:	d100      	bne.n	8000f54 <HAL_GPIO_Init+0x17c>
 8000f52:	e094      	b.n	800107e <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f54:	4b51      	ldr	r3, [pc, #324]	; (800109c <HAL_GPIO_Init+0x2c4>)
 8000f56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f58:	4b50      	ldr	r3, [pc, #320]	; (800109c <HAL_GPIO_Init+0x2c4>)
 8000f5a:	2101      	movs	r1, #1
 8000f5c:	430a      	orrs	r2, r1
 8000f5e:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f60:	4a4f      	ldr	r2, [pc, #316]	; (80010a0 <HAL_GPIO_Init+0x2c8>)
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	089b      	lsrs	r3, r3, #2
 8000f66:	3302      	adds	r3, #2
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	589b      	ldr	r3, [r3, r2]
 8000f6c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	2203      	movs	r2, #3
 8000f72:	4013      	ands	r3, r2
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	220f      	movs	r2, #15
 8000f78:	409a      	lsls	r2, r3
 8000f7a:	0013      	movs	r3, r2
 8000f7c:	43da      	mvns	r2, r3
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	4013      	ands	r3, r2
 8000f82:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000f84:	687a      	ldr	r2, [r7, #4]
 8000f86:	23a0      	movs	r3, #160	; 0xa0
 8000f88:	05db      	lsls	r3, r3, #23
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	d013      	beq.n	8000fb6 <HAL_GPIO_Init+0x1de>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a44      	ldr	r2, [pc, #272]	; (80010a4 <HAL_GPIO_Init+0x2cc>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d00d      	beq.n	8000fb2 <HAL_GPIO_Init+0x1da>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4a43      	ldr	r2, [pc, #268]	; (80010a8 <HAL_GPIO_Init+0x2d0>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d007      	beq.n	8000fae <HAL_GPIO_Init+0x1d6>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a42      	ldr	r2, [pc, #264]	; (80010ac <HAL_GPIO_Init+0x2d4>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d101      	bne.n	8000faa <HAL_GPIO_Init+0x1d2>
 8000fa6:	2305      	movs	r3, #5
 8000fa8:	e006      	b.n	8000fb8 <HAL_GPIO_Init+0x1e0>
 8000faa:	2306      	movs	r3, #6
 8000fac:	e004      	b.n	8000fb8 <HAL_GPIO_Init+0x1e0>
 8000fae:	2302      	movs	r3, #2
 8000fb0:	e002      	b.n	8000fb8 <HAL_GPIO_Init+0x1e0>
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e000      	b.n	8000fb8 <HAL_GPIO_Init+0x1e0>
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	697a      	ldr	r2, [r7, #20]
 8000fba:	2103      	movs	r1, #3
 8000fbc:	400a      	ands	r2, r1
 8000fbe:	0092      	lsls	r2, r2, #2
 8000fc0:	4093      	lsls	r3, r2
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fc8:	4935      	ldr	r1, [pc, #212]	; (80010a0 <HAL_GPIO_Init+0x2c8>)
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	089b      	lsrs	r3, r3, #2
 8000fce:	3302      	adds	r3, #2
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fd6:	4b36      	ldr	r3, [pc, #216]	; (80010b0 <HAL_GPIO_Init+0x2d8>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	43da      	mvns	r2, r3
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685a      	ldr	r2, [r3, #4]
 8000fea:	2380      	movs	r3, #128	; 0x80
 8000fec:	025b      	lsls	r3, r3, #9
 8000fee:	4013      	ands	r3, r2
 8000ff0:	d003      	beq.n	8000ffa <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ffa:	4b2d      	ldr	r3, [pc, #180]	; (80010b0 <HAL_GPIO_Init+0x2d8>)
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001000:	4b2b      	ldr	r3, [pc, #172]	; (80010b0 <HAL_GPIO_Init+0x2d8>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	43da      	mvns	r2, r3
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	4013      	ands	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685a      	ldr	r2, [r3, #4]
 8001014:	2380      	movs	r3, #128	; 0x80
 8001016:	029b      	lsls	r3, r3, #10
 8001018:	4013      	ands	r3, r2
 800101a:	d003      	beq.n	8001024 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	4313      	orrs	r3, r2
 8001022:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001024:	4b22      	ldr	r3, [pc, #136]	; (80010b0 <HAL_GPIO_Init+0x2d8>)
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800102a:	4b21      	ldr	r3, [pc, #132]	; (80010b0 <HAL_GPIO_Init+0x2d8>)
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	43da      	mvns	r2, r3
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	4013      	ands	r3, r2
 8001038:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685a      	ldr	r2, [r3, #4]
 800103e:	2380      	movs	r3, #128	; 0x80
 8001040:	035b      	lsls	r3, r3, #13
 8001042:	4013      	ands	r3, r2
 8001044:	d003      	beq.n	800104e <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	4313      	orrs	r3, r2
 800104c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800104e:	4b18      	ldr	r3, [pc, #96]	; (80010b0 <HAL_GPIO_Init+0x2d8>)
 8001050:	693a      	ldr	r2, [r7, #16]
 8001052:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001054:	4b16      	ldr	r3, [pc, #88]	; (80010b0 <HAL_GPIO_Init+0x2d8>)
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	43da      	mvns	r2, r3
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	4013      	ands	r3, r2
 8001062:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685a      	ldr	r2, [r3, #4]
 8001068:	2380      	movs	r3, #128	; 0x80
 800106a:	039b      	lsls	r3, r3, #14
 800106c:	4013      	ands	r3, r2
 800106e:	d003      	beq.n	8001078 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	4313      	orrs	r3, r2
 8001076:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001078:	4b0d      	ldr	r3, [pc, #52]	; (80010b0 <HAL_GPIO_Init+0x2d8>)
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	3301      	adds	r3, #1
 8001082:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	40da      	lsrs	r2, r3
 800108c:	1e13      	subs	r3, r2, #0
 800108e:	d000      	beq.n	8001092 <HAL_GPIO_Init+0x2ba>
 8001090:	e6ae      	b.n	8000df0 <HAL_GPIO_Init+0x18>
  }
}
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	46c0      	nop			; (mov r8, r8)
 8001096:	46bd      	mov	sp, r7
 8001098:	b006      	add	sp, #24
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40021000 	.word	0x40021000
 80010a0:	40010000 	.word	0x40010000
 80010a4:	50000400 	.word	0x50000400
 80010a8:	50000800 	.word	0x50000800
 80010ac:	50001c00 	.word	0x50001c00
 80010b0:	40010400 	.word	0x40010400

080010b4 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	0008      	movs	r0, r1
 80010be:	0011      	movs	r1, r2
 80010c0:	1cbb      	adds	r3, r7, #2
 80010c2:	1c02      	adds	r2, r0, #0
 80010c4:	801a      	strh	r2, [r3, #0]
 80010c6:	1c7b      	adds	r3, r7, #1
 80010c8:	1c0a      	adds	r2, r1, #0
 80010ca:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010cc:	1c7b      	adds	r3, r7, #1
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d004      	beq.n	80010de <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010d4:	1cbb      	adds	r3, r7, #2
 80010d6:	881a      	ldrh	r2, [r3, #0]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80010dc:	e003      	b.n	80010e6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80010de:	1cbb      	adds	r3, r7, #2
 80010e0:	881a      	ldrh	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	46bd      	mov	sp, r7
 80010ea:	b002      	add	sp, #8
 80010ec:	bd80      	pop	{r7, pc}

080010ee <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	b084      	sub	sp, #16
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
 80010f6:	000a      	movs	r2, r1
 80010f8:	1cbb      	adds	r3, r7, #2
 80010fa:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	695b      	ldr	r3, [r3, #20]
 8001100:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001102:	1cbb      	adds	r3, r7, #2
 8001104:	881b      	ldrh	r3, [r3, #0]
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	4013      	ands	r3, r2
 800110a:	041a      	lsls	r2, r3, #16
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	43db      	mvns	r3, r3
 8001110:	1cb9      	adds	r1, r7, #2
 8001112:	8809      	ldrh	r1, [r1, #0]
 8001114:	400b      	ands	r3, r1
 8001116:	431a      	orrs	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	619a      	str	r2, [r3, #24]
}
 800111c:	46c0      	nop			; (mov r8, r8)
 800111e:	46bd      	mov	sp, r7
 8001120:	b004      	add	sp, #16
 8001122:	bd80      	pop	{r7, pc}

08001124 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001124:	b5b0      	push	{r4, r5, r7, lr}
 8001126:	b08a      	sub	sp, #40	; 0x28
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d102      	bne.n	8001138 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	f000 fb6c 	bl	8001810 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001138:	4bc8      	ldr	r3, [pc, #800]	; (800145c <HAL_RCC_OscConfig+0x338>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	220c      	movs	r2, #12
 800113e:	4013      	ands	r3, r2
 8001140:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001142:	4bc6      	ldr	r3, [pc, #792]	; (800145c <HAL_RCC_OscConfig+0x338>)
 8001144:	68da      	ldr	r2, [r3, #12]
 8001146:	2380      	movs	r3, #128	; 0x80
 8001148:	025b      	lsls	r3, r3, #9
 800114a:	4013      	ands	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2201      	movs	r2, #1
 8001154:	4013      	ands	r3, r2
 8001156:	d100      	bne.n	800115a <HAL_RCC_OscConfig+0x36>
 8001158:	e07d      	b.n	8001256 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	2b08      	cmp	r3, #8
 800115e:	d007      	beq.n	8001170 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	2b0c      	cmp	r3, #12
 8001164:	d112      	bne.n	800118c <HAL_RCC_OscConfig+0x68>
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	2380      	movs	r3, #128	; 0x80
 800116a:	025b      	lsls	r3, r3, #9
 800116c:	429a      	cmp	r2, r3
 800116e:	d10d      	bne.n	800118c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001170:	4bba      	ldr	r3, [pc, #744]	; (800145c <HAL_RCC_OscConfig+0x338>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	2380      	movs	r3, #128	; 0x80
 8001176:	029b      	lsls	r3, r3, #10
 8001178:	4013      	ands	r3, r2
 800117a:	d100      	bne.n	800117e <HAL_RCC_OscConfig+0x5a>
 800117c:	e06a      	b.n	8001254 <HAL_RCC_OscConfig+0x130>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d166      	bne.n	8001254 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	f000 fb42 	bl	8001810 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	685a      	ldr	r2, [r3, #4]
 8001190:	2380      	movs	r3, #128	; 0x80
 8001192:	025b      	lsls	r3, r3, #9
 8001194:	429a      	cmp	r2, r3
 8001196:	d107      	bne.n	80011a8 <HAL_RCC_OscConfig+0x84>
 8001198:	4bb0      	ldr	r3, [pc, #704]	; (800145c <HAL_RCC_OscConfig+0x338>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	4baf      	ldr	r3, [pc, #700]	; (800145c <HAL_RCC_OscConfig+0x338>)
 800119e:	2180      	movs	r1, #128	; 0x80
 80011a0:	0249      	lsls	r1, r1, #9
 80011a2:	430a      	orrs	r2, r1
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	e027      	b.n	80011f8 <HAL_RCC_OscConfig+0xd4>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	685a      	ldr	r2, [r3, #4]
 80011ac:	23a0      	movs	r3, #160	; 0xa0
 80011ae:	02db      	lsls	r3, r3, #11
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d10e      	bne.n	80011d2 <HAL_RCC_OscConfig+0xae>
 80011b4:	4ba9      	ldr	r3, [pc, #676]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4ba8      	ldr	r3, [pc, #672]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80011ba:	2180      	movs	r1, #128	; 0x80
 80011bc:	02c9      	lsls	r1, r1, #11
 80011be:	430a      	orrs	r2, r1
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	4ba6      	ldr	r3, [pc, #664]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	4ba5      	ldr	r3, [pc, #660]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80011c8:	2180      	movs	r1, #128	; 0x80
 80011ca:	0249      	lsls	r1, r1, #9
 80011cc:	430a      	orrs	r2, r1
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	e012      	b.n	80011f8 <HAL_RCC_OscConfig+0xd4>
 80011d2:	4ba2      	ldr	r3, [pc, #648]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	4ba1      	ldr	r3, [pc, #644]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80011d8:	49a1      	ldr	r1, [pc, #644]	; (8001460 <HAL_RCC_OscConfig+0x33c>)
 80011da:	400a      	ands	r2, r1
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	4b9f      	ldr	r3, [pc, #636]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	2380      	movs	r3, #128	; 0x80
 80011e4:	025b      	lsls	r3, r3, #9
 80011e6:	4013      	ands	r3, r2
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	4b9b      	ldr	r3, [pc, #620]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	4b9a      	ldr	r3, [pc, #616]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80011f2:	499c      	ldr	r1, [pc, #624]	; (8001464 <HAL_RCC_OscConfig+0x340>)
 80011f4:	400a      	ands	r2, r1
 80011f6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d014      	beq.n	800122a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001200:	f7ff fd08 	bl	8000c14 <HAL_GetTick>
 8001204:	0003      	movs	r3, r0
 8001206:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001208:	e008      	b.n	800121c <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800120a:	f7ff fd03 	bl	8000c14 <HAL_GetTick>
 800120e:	0002      	movs	r2, r0
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	2b64      	cmp	r3, #100	; 0x64
 8001216:	d901      	bls.n	800121c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001218:	2303      	movs	r3, #3
 800121a:	e2f9      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800121c:	4b8f      	ldr	r3, [pc, #572]	; (800145c <HAL_RCC_OscConfig+0x338>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	2380      	movs	r3, #128	; 0x80
 8001222:	029b      	lsls	r3, r3, #10
 8001224:	4013      	ands	r3, r2
 8001226:	d0f0      	beq.n	800120a <HAL_RCC_OscConfig+0xe6>
 8001228:	e015      	b.n	8001256 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122a:	f7ff fcf3 	bl	8000c14 <HAL_GetTick>
 800122e:	0003      	movs	r3, r0
 8001230:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001234:	f7ff fcee 	bl	8000c14 <HAL_GetTick>
 8001238:	0002      	movs	r2, r0
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b64      	cmp	r3, #100	; 0x64
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e2e4      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001246:	4b85      	ldr	r3, [pc, #532]	; (800145c <HAL_RCC_OscConfig+0x338>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	2380      	movs	r3, #128	; 0x80
 800124c:	029b      	lsls	r3, r3, #10
 800124e:	4013      	ands	r3, r2
 8001250:	d1f0      	bne.n	8001234 <HAL_RCC_OscConfig+0x110>
 8001252:	e000      	b.n	8001256 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001254:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	2202      	movs	r2, #2
 800125c:	4013      	ands	r3, r2
 800125e:	d100      	bne.n	8001262 <HAL_RCC_OscConfig+0x13e>
 8001260:	e099      	b.n	8001396 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126a:	2220      	movs	r2, #32
 800126c:	4013      	ands	r3, r2
 800126e:	d009      	beq.n	8001284 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001270:	4b7a      	ldr	r3, [pc, #488]	; (800145c <HAL_RCC_OscConfig+0x338>)
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	4b79      	ldr	r3, [pc, #484]	; (800145c <HAL_RCC_OscConfig+0x338>)
 8001276:	2120      	movs	r1, #32
 8001278:	430a      	orrs	r2, r1
 800127a:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800127c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800127e:	2220      	movs	r2, #32
 8001280:	4393      	bics	r3, r2
 8001282:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	2b04      	cmp	r3, #4
 8001288:	d005      	beq.n	8001296 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	2b0c      	cmp	r3, #12
 800128e:	d13e      	bne.n	800130e <HAL_RCC_OscConfig+0x1ea>
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d13b      	bne.n	800130e <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001296:	4b71      	ldr	r3, [pc, #452]	; (800145c <HAL_RCC_OscConfig+0x338>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2204      	movs	r2, #4
 800129c:	4013      	ands	r3, r2
 800129e:	d004      	beq.n	80012aa <HAL_RCC_OscConfig+0x186>
 80012a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d101      	bne.n	80012aa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e2b2      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012aa:	4b6c      	ldr	r3, [pc, #432]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	4a6e      	ldr	r2, [pc, #440]	; (8001468 <HAL_RCC_OscConfig+0x344>)
 80012b0:	4013      	ands	r3, r2
 80012b2:	0019      	movs	r1, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	691b      	ldr	r3, [r3, #16]
 80012b8:	021a      	lsls	r2, r3, #8
 80012ba:	4b68      	ldr	r3, [pc, #416]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80012bc:	430a      	orrs	r2, r1
 80012be:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80012c0:	4b66      	ldr	r3, [pc, #408]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2209      	movs	r2, #9
 80012c6:	4393      	bics	r3, r2
 80012c8:	0019      	movs	r1, r3
 80012ca:	4b64      	ldr	r3, [pc, #400]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80012cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012ce:	430a      	orrs	r2, r1
 80012d0:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80012d2:	f000 fbeb 	bl	8001aac <HAL_RCC_GetSysClockFreq>
 80012d6:	0001      	movs	r1, r0
 80012d8:	4b60      	ldr	r3, [pc, #384]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	091b      	lsrs	r3, r3, #4
 80012de:	220f      	movs	r2, #15
 80012e0:	4013      	ands	r3, r2
 80012e2:	4a62      	ldr	r2, [pc, #392]	; (800146c <HAL_RCC_OscConfig+0x348>)
 80012e4:	5cd3      	ldrb	r3, [r2, r3]
 80012e6:	000a      	movs	r2, r1
 80012e8:	40da      	lsrs	r2, r3
 80012ea:	4b61      	ldr	r3, [pc, #388]	; (8001470 <HAL_RCC_OscConfig+0x34c>)
 80012ec:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80012ee:	4b61      	ldr	r3, [pc, #388]	; (8001474 <HAL_RCC_OscConfig+0x350>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	2513      	movs	r5, #19
 80012f4:	197c      	adds	r4, r7, r5
 80012f6:	0018      	movs	r0, r3
 80012f8:	f7ff fc46 	bl	8000b88 <HAL_InitTick>
 80012fc:	0003      	movs	r3, r0
 80012fe:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001300:	197b      	adds	r3, r7, r5
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d046      	beq.n	8001396 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001308:	197b      	adds	r3, r7, r5
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	e280      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800130e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001310:	2b00      	cmp	r3, #0
 8001312:	d027      	beq.n	8001364 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001314:	4b51      	ldr	r3, [pc, #324]	; (800145c <HAL_RCC_OscConfig+0x338>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2209      	movs	r2, #9
 800131a:	4393      	bics	r3, r2
 800131c:	0019      	movs	r1, r3
 800131e:	4b4f      	ldr	r3, [pc, #316]	; (800145c <HAL_RCC_OscConfig+0x338>)
 8001320:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001322:	430a      	orrs	r2, r1
 8001324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001326:	f7ff fc75 	bl	8000c14 <HAL_GetTick>
 800132a:	0003      	movs	r3, r0
 800132c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800132e:	e008      	b.n	8001342 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001330:	f7ff fc70 	bl	8000c14 <HAL_GetTick>
 8001334:	0002      	movs	r2, r0
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	2b02      	cmp	r3, #2
 800133c:	d901      	bls.n	8001342 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800133e:	2303      	movs	r3, #3
 8001340:	e266      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001342:	4b46      	ldr	r3, [pc, #280]	; (800145c <HAL_RCC_OscConfig+0x338>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2204      	movs	r2, #4
 8001348:	4013      	ands	r3, r2
 800134a:	d0f1      	beq.n	8001330 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800134c:	4b43      	ldr	r3, [pc, #268]	; (800145c <HAL_RCC_OscConfig+0x338>)
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	4a45      	ldr	r2, [pc, #276]	; (8001468 <HAL_RCC_OscConfig+0x344>)
 8001352:	4013      	ands	r3, r2
 8001354:	0019      	movs	r1, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	691b      	ldr	r3, [r3, #16]
 800135a:	021a      	lsls	r2, r3, #8
 800135c:	4b3f      	ldr	r3, [pc, #252]	; (800145c <HAL_RCC_OscConfig+0x338>)
 800135e:	430a      	orrs	r2, r1
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	e018      	b.n	8001396 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001364:	4b3d      	ldr	r3, [pc, #244]	; (800145c <HAL_RCC_OscConfig+0x338>)
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	4b3c      	ldr	r3, [pc, #240]	; (800145c <HAL_RCC_OscConfig+0x338>)
 800136a:	2101      	movs	r1, #1
 800136c:	438a      	bics	r2, r1
 800136e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001370:	f7ff fc50 	bl	8000c14 <HAL_GetTick>
 8001374:	0003      	movs	r3, r0
 8001376:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001378:	e008      	b.n	800138c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800137a:	f7ff fc4b 	bl	8000c14 <HAL_GetTick>
 800137e:	0002      	movs	r2, r0
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d901      	bls.n	800138c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001388:	2303      	movs	r3, #3
 800138a:	e241      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800138c:	4b33      	ldr	r3, [pc, #204]	; (800145c <HAL_RCC_OscConfig+0x338>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2204      	movs	r2, #4
 8001392:	4013      	ands	r3, r2
 8001394:	d1f1      	bne.n	800137a <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	2210      	movs	r2, #16
 800139c:	4013      	ands	r3, r2
 800139e:	d100      	bne.n	80013a2 <HAL_RCC_OscConfig+0x27e>
 80013a0:	e0a1      	b.n	80014e6 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d140      	bne.n	800142a <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013a8:	4b2c      	ldr	r3, [pc, #176]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	2380      	movs	r3, #128	; 0x80
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	4013      	ands	r3, r2
 80013b2:	d005      	beq.n	80013c0 <HAL_RCC_OscConfig+0x29c>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	699b      	ldr	r3, [r3, #24]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d101      	bne.n	80013c0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e227      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013c0:	4b26      	ldr	r3, [pc, #152]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	4a2c      	ldr	r2, [pc, #176]	; (8001478 <HAL_RCC_OscConfig+0x354>)
 80013c6:	4013      	ands	r3, r2
 80013c8:	0019      	movs	r1, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6a1a      	ldr	r2, [r3, #32]
 80013ce:	4b23      	ldr	r3, [pc, #140]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80013d0:	430a      	orrs	r2, r1
 80013d2:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013d4:	4b21      	ldr	r3, [pc, #132]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	021b      	lsls	r3, r3, #8
 80013da:	0a19      	lsrs	r1, r3, #8
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	69db      	ldr	r3, [r3, #28]
 80013e0:	061a      	lsls	r2, r3, #24
 80013e2:	4b1e      	ldr	r3, [pc, #120]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80013e4:	430a      	orrs	r2, r1
 80013e6:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6a1b      	ldr	r3, [r3, #32]
 80013ec:	0b5b      	lsrs	r3, r3, #13
 80013ee:	3301      	adds	r3, #1
 80013f0:	2280      	movs	r2, #128	; 0x80
 80013f2:	0212      	lsls	r2, r2, #8
 80013f4:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80013f6:	4b19      	ldr	r3, [pc, #100]	; (800145c <HAL_RCC_OscConfig+0x338>)
 80013f8:	68db      	ldr	r3, [r3, #12]
 80013fa:	091b      	lsrs	r3, r3, #4
 80013fc:	210f      	movs	r1, #15
 80013fe:	400b      	ands	r3, r1
 8001400:	491a      	ldr	r1, [pc, #104]	; (800146c <HAL_RCC_OscConfig+0x348>)
 8001402:	5ccb      	ldrb	r3, [r1, r3]
 8001404:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001406:	4b1a      	ldr	r3, [pc, #104]	; (8001470 <HAL_RCC_OscConfig+0x34c>)
 8001408:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800140a:	4b1a      	ldr	r3, [pc, #104]	; (8001474 <HAL_RCC_OscConfig+0x350>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2513      	movs	r5, #19
 8001410:	197c      	adds	r4, r7, r5
 8001412:	0018      	movs	r0, r3
 8001414:	f7ff fbb8 	bl	8000b88 <HAL_InitTick>
 8001418:	0003      	movs	r3, r0
 800141a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800141c:	197b      	adds	r3, r7, r5
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d060      	beq.n	80014e6 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001424:	197b      	adds	r3, r7, r5
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	e1f2      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d03f      	beq.n	80014b2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001432:	4b0a      	ldr	r3, [pc, #40]	; (800145c <HAL_RCC_OscConfig+0x338>)
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	4b09      	ldr	r3, [pc, #36]	; (800145c <HAL_RCC_OscConfig+0x338>)
 8001438:	2180      	movs	r1, #128	; 0x80
 800143a:	0049      	lsls	r1, r1, #1
 800143c:	430a      	orrs	r2, r1
 800143e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001440:	f7ff fbe8 	bl	8000c14 <HAL_GetTick>
 8001444:	0003      	movs	r3, r0
 8001446:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001448:	e018      	b.n	800147c <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800144a:	f7ff fbe3 	bl	8000c14 <HAL_GetTick>
 800144e:	0002      	movs	r2, r0
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	2b02      	cmp	r3, #2
 8001456:	d911      	bls.n	800147c <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001458:	2303      	movs	r3, #3
 800145a:	e1d9      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
 800145c:	40021000 	.word	0x40021000
 8001460:	fffeffff 	.word	0xfffeffff
 8001464:	fffbffff 	.word	0xfffbffff
 8001468:	ffffe0ff 	.word	0xffffe0ff
 800146c:	08001ea8 	.word	0x08001ea8
 8001470:	20000000 	.word	0x20000000
 8001474:	20000004 	.word	0x20000004
 8001478:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800147c:	4bc9      	ldr	r3, [pc, #804]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	2380      	movs	r3, #128	; 0x80
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4013      	ands	r3, r2
 8001486:	d0e0      	beq.n	800144a <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001488:	4bc6      	ldr	r3, [pc, #792]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	4ac6      	ldr	r2, [pc, #792]	; (80017a8 <HAL_RCC_OscConfig+0x684>)
 800148e:	4013      	ands	r3, r2
 8001490:	0019      	movs	r1, r3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6a1a      	ldr	r2, [r3, #32]
 8001496:	4bc3      	ldr	r3, [pc, #780]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001498:	430a      	orrs	r2, r1
 800149a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800149c:	4bc1      	ldr	r3, [pc, #772]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	021b      	lsls	r3, r3, #8
 80014a2:	0a19      	lsrs	r1, r3, #8
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	69db      	ldr	r3, [r3, #28]
 80014a8:	061a      	lsls	r2, r3, #24
 80014aa:	4bbe      	ldr	r3, [pc, #760]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80014ac:	430a      	orrs	r2, r1
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	e019      	b.n	80014e6 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014b2:	4bbc      	ldr	r3, [pc, #752]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	4bbb      	ldr	r3, [pc, #748]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80014b8:	49bc      	ldr	r1, [pc, #752]	; (80017ac <HAL_RCC_OscConfig+0x688>)
 80014ba:	400a      	ands	r2, r1
 80014bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014be:	f7ff fba9 	bl	8000c14 <HAL_GetTick>
 80014c2:	0003      	movs	r3, r0
 80014c4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80014c6:	e008      	b.n	80014da <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014c8:	f7ff fba4 	bl	8000c14 <HAL_GetTick>
 80014cc:	0002      	movs	r2, r0
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e19a      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80014da:	4bb2      	ldr	r3, [pc, #712]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	2380      	movs	r3, #128	; 0x80
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4013      	ands	r3, r2
 80014e4:	d1f0      	bne.n	80014c8 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2208      	movs	r2, #8
 80014ec:	4013      	ands	r3, r2
 80014ee:	d036      	beq.n	800155e <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	695b      	ldr	r3, [r3, #20]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d019      	beq.n	800152c <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014f8:	4baa      	ldr	r3, [pc, #680]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80014fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014fc:	4ba9      	ldr	r3, [pc, #676]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80014fe:	2101      	movs	r1, #1
 8001500:	430a      	orrs	r2, r1
 8001502:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001504:	f7ff fb86 	bl	8000c14 <HAL_GetTick>
 8001508:	0003      	movs	r3, r0
 800150a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800150c:	e008      	b.n	8001520 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800150e:	f7ff fb81 	bl	8000c14 <HAL_GetTick>
 8001512:	0002      	movs	r2, r0
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d901      	bls.n	8001520 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e177      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001520:	4ba0      	ldr	r3, [pc, #640]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001522:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001524:	2202      	movs	r2, #2
 8001526:	4013      	ands	r3, r2
 8001528:	d0f1      	beq.n	800150e <HAL_RCC_OscConfig+0x3ea>
 800152a:	e018      	b.n	800155e <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800152c:	4b9d      	ldr	r3, [pc, #628]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 800152e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001530:	4b9c      	ldr	r3, [pc, #624]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001532:	2101      	movs	r1, #1
 8001534:	438a      	bics	r2, r1
 8001536:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001538:	f7ff fb6c 	bl	8000c14 <HAL_GetTick>
 800153c:	0003      	movs	r3, r0
 800153e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001540:	e008      	b.n	8001554 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001542:	f7ff fb67 	bl	8000c14 <HAL_GetTick>
 8001546:	0002      	movs	r2, r0
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	2b02      	cmp	r3, #2
 800154e:	d901      	bls.n	8001554 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001550:	2303      	movs	r3, #3
 8001552:	e15d      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001554:	4b93      	ldr	r3, [pc, #588]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001556:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001558:	2202      	movs	r2, #2
 800155a:	4013      	ands	r3, r2
 800155c:	d1f1      	bne.n	8001542 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2204      	movs	r2, #4
 8001564:	4013      	ands	r3, r2
 8001566:	d100      	bne.n	800156a <HAL_RCC_OscConfig+0x446>
 8001568:	e0ae      	b.n	80016c8 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800156a:	2023      	movs	r0, #35	; 0x23
 800156c:	183b      	adds	r3, r7, r0
 800156e:	2200      	movs	r2, #0
 8001570:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001572:	4b8c      	ldr	r3, [pc, #560]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001574:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001576:	2380      	movs	r3, #128	; 0x80
 8001578:	055b      	lsls	r3, r3, #21
 800157a:	4013      	ands	r3, r2
 800157c:	d109      	bne.n	8001592 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800157e:	4b89      	ldr	r3, [pc, #548]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001580:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001582:	4b88      	ldr	r3, [pc, #544]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001584:	2180      	movs	r1, #128	; 0x80
 8001586:	0549      	lsls	r1, r1, #21
 8001588:	430a      	orrs	r2, r1
 800158a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800158c:	183b      	adds	r3, r7, r0
 800158e:	2201      	movs	r2, #1
 8001590:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001592:	4b87      	ldr	r3, [pc, #540]	; (80017b0 <HAL_RCC_OscConfig+0x68c>)
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	2380      	movs	r3, #128	; 0x80
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	4013      	ands	r3, r2
 800159c:	d11a      	bne.n	80015d4 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800159e:	4b84      	ldr	r3, [pc, #528]	; (80017b0 <HAL_RCC_OscConfig+0x68c>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	4b83      	ldr	r3, [pc, #524]	; (80017b0 <HAL_RCC_OscConfig+0x68c>)
 80015a4:	2180      	movs	r1, #128	; 0x80
 80015a6:	0049      	lsls	r1, r1, #1
 80015a8:	430a      	orrs	r2, r1
 80015aa:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015ac:	f7ff fb32 	bl	8000c14 <HAL_GetTick>
 80015b0:	0003      	movs	r3, r0
 80015b2:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b4:	e008      	b.n	80015c8 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015b6:	f7ff fb2d 	bl	8000c14 <HAL_GetTick>
 80015ba:	0002      	movs	r2, r0
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	2b64      	cmp	r3, #100	; 0x64
 80015c2:	d901      	bls.n	80015c8 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80015c4:	2303      	movs	r3, #3
 80015c6:	e123      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015c8:	4b79      	ldr	r3, [pc, #484]	; (80017b0 <HAL_RCC_OscConfig+0x68c>)
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	2380      	movs	r3, #128	; 0x80
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	4013      	ands	r3, r2
 80015d2:	d0f0      	beq.n	80015b6 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689a      	ldr	r2, [r3, #8]
 80015d8:	2380      	movs	r3, #128	; 0x80
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	429a      	cmp	r2, r3
 80015de:	d107      	bne.n	80015f0 <HAL_RCC_OscConfig+0x4cc>
 80015e0:	4b70      	ldr	r3, [pc, #448]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80015e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015e4:	4b6f      	ldr	r3, [pc, #444]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80015e6:	2180      	movs	r1, #128	; 0x80
 80015e8:	0049      	lsls	r1, r1, #1
 80015ea:	430a      	orrs	r2, r1
 80015ec:	651a      	str	r2, [r3, #80]	; 0x50
 80015ee:	e031      	b.n	8001654 <HAL_RCC_OscConfig+0x530>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d10c      	bne.n	8001612 <HAL_RCC_OscConfig+0x4ee>
 80015f8:	4b6a      	ldr	r3, [pc, #424]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80015fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015fc:	4b69      	ldr	r3, [pc, #420]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80015fe:	496b      	ldr	r1, [pc, #428]	; (80017ac <HAL_RCC_OscConfig+0x688>)
 8001600:	400a      	ands	r2, r1
 8001602:	651a      	str	r2, [r3, #80]	; 0x50
 8001604:	4b67      	ldr	r3, [pc, #412]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001606:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001608:	4b66      	ldr	r3, [pc, #408]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 800160a:	496a      	ldr	r1, [pc, #424]	; (80017b4 <HAL_RCC_OscConfig+0x690>)
 800160c:	400a      	ands	r2, r1
 800160e:	651a      	str	r2, [r3, #80]	; 0x50
 8001610:	e020      	b.n	8001654 <HAL_RCC_OscConfig+0x530>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	689a      	ldr	r2, [r3, #8]
 8001616:	23a0      	movs	r3, #160	; 0xa0
 8001618:	00db      	lsls	r3, r3, #3
 800161a:	429a      	cmp	r2, r3
 800161c:	d10e      	bne.n	800163c <HAL_RCC_OscConfig+0x518>
 800161e:	4b61      	ldr	r3, [pc, #388]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001620:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001622:	4b60      	ldr	r3, [pc, #384]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001624:	2180      	movs	r1, #128	; 0x80
 8001626:	00c9      	lsls	r1, r1, #3
 8001628:	430a      	orrs	r2, r1
 800162a:	651a      	str	r2, [r3, #80]	; 0x50
 800162c:	4b5d      	ldr	r3, [pc, #372]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 800162e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001630:	4b5c      	ldr	r3, [pc, #368]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001632:	2180      	movs	r1, #128	; 0x80
 8001634:	0049      	lsls	r1, r1, #1
 8001636:	430a      	orrs	r2, r1
 8001638:	651a      	str	r2, [r3, #80]	; 0x50
 800163a:	e00b      	b.n	8001654 <HAL_RCC_OscConfig+0x530>
 800163c:	4b59      	ldr	r3, [pc, #356]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 800163e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001640:	4b58      	ldr	r3, [pc, #352]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001642:	495a      	ldr	r1, [pc, #360]	; (80017ac <HAL_RCC_OscConfig+0x688>)
 8001644:	400a      	ands	r2, r1
 8001646:	651a      	str	r2, [r3, #80]	; 0x50
 8001648:	4b56      	ldr	r3, [pc, #344]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 800164a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800164c:	4b55      	ldr	r3, [pc, #340]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 800164e:	4959      	ldr	r1, [pc, #356]	; (80017b4 <HAL_RCC_OscConfig+0x690>)
 8001650:	400a      	ands	r2, r1
 8001652:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d015      	beq.n	8001688 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800165c:	f7ff fada 	bl	8000c14 <HAL_GetTick>
 8001660:	0003      	movs	r3, r0
 8001662:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001664:	e009      	b.n	800167a <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001666:	f7ff fad5 	bl	8000c14 <HAL_GetTick>
 800166a:	0002      	movs	r2, r0
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	4a51      	ldr	r2, [pc, #324]	; (80017b8 <HAL_RCC_OscConfig+0x694>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d901      	bls.n	800167a <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e0ca      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800167a:	4b4a      	ldr	r3, [pc, #296]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 800167c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800167e:	2380      	movs	r3, #128	; 0x80
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	4013      	ands	r3, r2
 8001684:	d0ef      	beq.n	8001666 <HAL_RCC_OscConfig+0x542>
 8001686:	e014      	b.n	80016b2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001688:	f7ff fac4 	bl	8000c14 <HAL_GetTick>
 800168c:	0003      	movs	r3, r0
 800168e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001690:	e009      	b.n	80016a6 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001692:	f7ff fabf 	bl	8000c14 <HAL_GetTick>
 8001696:	0002      	movs	r2, r0
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	4a46      	ldr	r2, [pc, #280]	; (80017b8 <HAL_RCC_OscConfig+0x694>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e0b4      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016a6:	4b3f      	ldr	r3, [pc, #252]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80016a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016aa:	2380      	movs	r3, #128	; 0x80
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	4013      	ands	r3, r2
 80016b0:	d1ef      	bne.n	8001692 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016b2:	2323      	movs	r3, #35	; 0x23
 80016b4:	18fb      	adds	r3, r7, r3
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d105      	bne.n	80016c8 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016bc:	4b39      	ldr	r3, [pc, #228]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80016be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016c0:	4b38      	ldr	r3, [pc, #224]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80016c2:	493e      	ldr	r1, [pc, #248]	; (80017bc <HAL_RCC_OscConfig+0x698>)
 80016c4:	400a      	ands	r2, r1
 80016c6:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d100      	bne.n	80016d2 <HAL_RCC_OscConfig+0x5ae>
 80016d0:	e09d      	b.n	800180e <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	2b0c      	cmp	r3, #12
 80016d6:	d100      	bne.n	80016da <HAL_RCC_OscConfig+0x5b6>
 80016d8:	e076      	b.n	80017c8 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d145      	bne.n	800176e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016e2:	4b30      	ldr	r3, [pc, #192]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	4b2f      	ldr	r3, [pc, #188]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 80016e8:	4935      	ldr	r1, [pc, #212]	; (80017c0 <HAL_RCC_OscConfig+0x69c>)
 80016ea:	400a      	ands	r2, r1
 80016ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ee:	f7ff fa91 	bl	8000c14 <HAL_GetTick>
 80016f2:	0003      	movs	r3, r0
 80016f4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80016f6:	e008      	b.n	800170a <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016f8:	f7ff fa8c 	bl	8000c14 <HAL_GetTick>
 80016fc:	0002      	movs	r2, r0
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b02      	cmp	r3, #2
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e082      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800170a:	4b26      	ldr	r3, [pc, #152]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	2380      	movs	r3, #128	; 0x80
 8001710:	049b      	lsls	r3, r3, #18
 8001712:	4013      	ands	r3, r2
 8001714:	d1f0      	bne.n	80016f8 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001716:	4b23      	ldr	r3, [pc, #140]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	4a2a      	ldr	r2, [pc, #168]	; (80017c4 <HAL_RCC_OscConfig+0x6a0>)
 800171c:	4013      	ands	r3, r2
 800171e:	0019      	movs	r1, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001728:	431a      	orrs	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	431a      	orrs	r2, r3
 8001730:	4b1c      	ldr	r3, [pc, #112]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001732:	430a      	orrs	r2, r1
 8001734:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001736:	4b1b      	ldr	r3, [pc, #108]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	4b1a      	ldr	r3, [pc, #104]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 800173c:	2180      	movs	r1, #128	; 0x80
 800173e:	0449      	lsls	r1, r1, #17
 8001740:	430a      	orrs	r2, r1
 8001742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001744:	f7ff fa66 	bl	8000c14 <HAL_GetTick>
 8001748:	0003      	movs	r3, r0
 800174a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800174c:	e008      	b.n	8001760 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800174e:	f7ff fa61 	bl	8000c14 <HAL_GetTick>
 8001752:	0002      	movs	r2, r0
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d901      	bls.n	8001760 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e057      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001760:	4b10      	ldr	r3, [pc, #64]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	2380      	movs	r3, #128	; 0x80
 8001766:	049b      	lsls	r3, r3, #18
 8001768:	4013      	ands	r3, r2
 800176a:	d0f0      	beq.n	800174e <HAL_RCC_OscConfig+0x62a>
 800176c:	e04f      	b.n	800180e <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800176e:	4b0d      	ldr	r3, [pc, #52]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001774:	4912      	ldr	r1, [pc, #72]	; (80017c0 <HAL_RCC_OscConfig+0x69c>)
 8001776:	400a      	ands	r2, r1
 8001778:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800177a:	f7ff fa4b 	bl	8000c14 <HAL_GetTick>
 800177e:	0003      	movs	r3, r0
 8001780:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001782:	e008      	b.n	8001796 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001784:	f7ff fa46 	bl	8000c14 <HAL_GetTick>
 8001788:	0002      	movs	r2, r0
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b02      	cmp	r3, #2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e03c      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001796:	4b03      	ldr	r3, [pc, #12]	; (80017a4 <HAL_RCC_OscConfig+0x680>)
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	2380      	movs	r3, #128	; 0x80
 800179c:	049b      	lsls	r3, r3, #18
 800179e:	4013      	ands	r3, r2
 80017a0:	d1f0      	bne.n	8001784 <HAL_RCC_OscConfig+0x660>
 80017a2:	e034      	b.n	800180e <HAL_RCC_OscConfig+0x6ea>
 80017a4:	40021000 	.word	0x40021000
 80017a8:	ffff1fff 	.word	0xffff1fff
 80017ac:	fffffeff 	.word	0xfffffeff
 80017b0:	40007000 	.word	0x40007000
 80017b4:	fffffbff 	.word	0xfffffbff
 80017b8:	00001388 	.word	0x00001388
 80017bc:	efffffff 	.word	0xefffffff
 80017c0:	feffffff 	.word	0xfeffffff
 80017c4:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d101      	bne.n	80017d4 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e01d      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80017d4:	4b10      	ldr	r3, [pc, #64]	; (8001818 <HAL_RCC_OscConfig+0x6f4>)
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	2380      	movs	r3, #128	; 0x80
 80017de:	025b      	lsls	r3, r3, #9
 80017e0:	401a      	ands	r2, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d10f      	bne.n	800180a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80017ea:	69ba      	ldr	r2, [r7, #24]
 80017ec:	23f0      	movs	r3, #240	; 0xf0
 80017ee:	039b      	lsls	r3, r3, #14
 80017f0:	401a      	ands	r2, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d107      	bne.n	800180a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80017fa:	69ba      	ldr	r2, [r7, #24]
 80017fc:	23c0      	movs	r3, #192	; 0xc0
 80017fe:	041b      	lsls	r3, r3, #16
 8001800:	401a      	ands	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001806:	429a      	cmp	r2, r3
 8001808:	d001      	beq.n	800180e <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e000      	b.n	8001810 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800180e:	2300      	movs	r3, #0
}
 8001810:	0018      	movs	r0, r3
 8001812:	46bd      	mov	sp, r7
 8001814:	b00a      	add	sp, #40	; 0x28
 8001816:	bdb0      	pop	{r4, r5, r7, pc}
 8001818:	40021000 	.word	0x40021000

0800181c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800181c:	b5b0      	push	{r4, r5, r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d101      	bne.n	8001830 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e128      	b.n	8001a82 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001830:	4b96      	ldr	r3, [pc, #600]	; (8001a8c <HAL_RCC_ClockConfig+0x270>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2201      	movs	r2, #1
 8001836:	4013      	ands	r3, r2
 8001838:	683a      	ldr	r2, [r7, #0]
 800183a:	429a      	cmp	r2, r3
 800183c:	d91e      	bls.n	800187c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800183e:	4b93      	ldr	r3, [pc, #588]	; (8001a8c <HAL_RCC_ClockConfig+0x270>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	2201      	movs	r2, #1
 8001844:	4393      	bics	r3, r2
 8001846:	0019      	movs	r1, r3
 8001848:	4b90      	ldr	r3, [pc, #576]	; (8001a8c <HAL_RCC_ClockConfig+0x270>)
 800184a:	683a      	ldr	r2, [r7, #0]
 800184c:	430a      	orrs	r2, r1
 800184e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001850:	f7ff f9e0 	bl	8000c14 <HAL_GetTick>
 8001854:	0003      	movs	r3, r0
 8001856:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001858:	e009      	b.n	800186e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800185a:	f7ff f9db 	bl	8000c14 <HAL_GetTick>
 800185e:	0002      	movs	r2, r0
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	4a8a      	ldr	r2, [pc, #552]	; (8001a90 <HAL_RCC_ClockConfig+0x274>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d901      	bls.n	800186e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e109      	b.n	8001a82 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800186e:	4b87      	ldr	r3, [pc, #540]	; (8001a8c <HAL_RCC_ClockConfig+0x270>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2201      	movs	r2, #1
 8001874:	4013      	ands	r3, r2
 8001876:	683a      	ldr	r2, [r7, #0]
 8001878:	429a      	cmp	r2, r3
 800187a:	d1ee      	bne.n	800185a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2202      	movs	r2, #2
 8001882:	4013      	ands	r3, r2
 8001884:	d009      	beq.n	800189a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001886:	4b83      	ldr	r3, [pc, #524]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 8001888:	68db      	ldr	r3, [r3, #12]
 800188a:	22f0      	movs	r2, #240	; 0xf0
 800188c:	4393      	bics	r3, r2
 800188e:	0019      	movs	r1, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689a      	ldr	r2, [r3, #8]
 8001894:	4b7f      	ldr	r3, [pc, #508]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 8001896:	430a      	orrs	r2, r1
 8001898:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2201      	movs	r2, #1
 80018a0:	4013      	ands	r3, r2
 80018a2:	d100      	bne.n	80018a6 <HAL_RCC_ClockConfig+0x8a>
 80018a4:	e089      	b.n	80019ba <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d107      	bne.n	80018be <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80018ae:	4b79      	ldr	r3, [pc, #484]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	2380      	movs	r3, #128	; 0x80
 80018b4:	029b      	lsls	r3, r3, #10
 80018b6:	4013      	ands	r3, r2
 80018b8:	d120      	bne.n	80018fc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e0e1      	b.n	8001a82 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	2b03      	cmp	r3, #3
 80018c4:	d107      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80018c6:	4b73      	ldr	r3, [pc, #460]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	2380      	movs	r3, #128	; 0x80
 80018cc:	049b      	lsls	r3, r3, #18
 80018ce:	4013      	ands	r3, r2
 80018d0:	d114      	bne.n	80018fc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e0d5      	b.n	8001a82 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d106      	bne.n	80018ec <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018de:	4b6d      	ldr	r3, [pc, #436]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2204      	movs	r2, #4
 80018e4:	4013      	ands	r3, r2
 80018e6:	d109      	bne.n	80018fc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e0ca      	b.n	8001a82 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80018ec:	4b69      	ldr	r3, [pc, #420]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	4013      	ands	r3, r2
 80018f6:	d101      	bne.n	80018fc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e0c2      	b.n	8001a82 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018fc:	4b65      	ldr	r3, [pc, #404]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	2203      	movs	r2, #3
 8001902:	4393      	bics	r3, r2
 8001904:	0019      	movs	r1, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685a      	ldr	r2, [r3, #4]
 800190a:	4b62      	ldr	r3, [pc, #392]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 800190c:	430a      	orrs	r2, r1
 800190e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001910:	f7ff f980 	bl	8000c14 <HAL_GetTick>
 8001914:	0003      	movs	r3, r0
 8001916:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	2b02      	cmp	r3, #2
 800191e:	d111      	bne.n	8001944 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001920:	e009      	b.n	8001936 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001922:	f7ff f977 	bl	8000c14 <HAL_GetTick>
 8001926:	0002      	movs	r2, r0
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	4a58      	ldr	r2, [pc, #352]	; (8001a90 <HAL_RCC_ClockConfig+0x274>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e0a5      	b.n	8001a82 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001936:	4b57      	ldr	r3, [pc, #348]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	220c      	movs	r2, #12
 800193c:	4013      	ands	r3, r2
 800193e:	2b08      	cmp	r3, #8
 8001940:	d1ef      	bne.n	8001922 <HAL_RCC_ClockConfig+0x106>
 8001942:	e03a      	b.n	80019ba <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	2b03      	cmp	r3, #3
 800194a:	d111      	bne.n	8001970 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800194c:	e009      	b.n	8001962 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800194e:	f7ff f961 	bl	8000c14 <HAL_GetTick>
 8001952:	0002      	movs	r2, r0
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	4a4d      	ldr	r2, [pc, #308]	; (8001a90 <HAL_RCC_ClockConfig+0x274>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d901      	bls.n	8001962 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e08f      	b.n	8001a82 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001962:	4b4c      	ldr	r3, [pc, #304]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 8001964:	68db      	ldr	r3, [r3, #12]
 8001966:	220c      	movs	r2, #12
 8001968:	4013      	ands	r3, r2
 800196a:	2b0c      	cmp	r3, #12
 800196c:	d1ef      	bne.n	800194e <HAL_RCC_ClockConfig+0x132>
 800196e:	e024      	b.n	80019ba <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	2b01      	cmp	r3, #1
 8001976:	d11b      	bne.n	80019b0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001978:	e009      	b.n	800198e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800197a:	f7ff f94b 	bl	8000c14 <HAL_GetTick>
 800197e:	0002      	movs	r2, r0
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	4a42      	ldr	r2, [pc, #264]	; (8001a90 <HAL_RCC_ClockConfig+0x274>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d901      	bls.n	800198e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e079      	b.n	8001a82 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800198e:	4b41      	ldr	r3, [pc, #260]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	220c      	movs	r2, #12
 8001994:	4013      	ands	r3, r2
 8001996:	2b04      	cmp	r3, #4
 8001998:	d1ef      	bne.n	800197a <HAL_RCC_ClockConfig+0x15e>
 800199a:	e00e      	b.n	80019ba <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800199c:	f7ff f93a 	bl	8000c14 <HAL_GetTick>
 80019a0:	0002      	movs	r2, r0
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	4a3a      	ldr	r2, [pc, #232]	; (8001a90 <HAL_RCC_ClockConfig+0x274>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e068      	b.n	8001a82 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80019b0:	4b38      	ldr	r3, [pc, #224]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	220c      	movs	r2, #12
 80019b6:	4013      	ands	r3, r2
 80019b8:	d1f0      	bne.n	800199c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019ba:	4b34      	ldr	r3, [pc, #208]	; (8001a8c <HAL_RCC_ClockConfig+0x270>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	2201      	movs	r2, #1
 80019c0:	4013      	ands	r3, r2
 80019c2:	683a      	ldr	r2, [r7, #0]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d21e      	bcs.n	8001a06 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019c8:	4b30      	ldr	r3, [pc, #192]	; (8001a8c <HAL_RCC_ClockConfig+0x270>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2201      	movs	r2, #1
 80019ce:	4393      	bics	r3, r2
 80019d0:	0019      	movs	r1, r3
 80019d2:	4b2e      	ldr	r3, [pc, #184]	; (8001a8c <HAL_RCC_ClockConfig+0x270>)
 80019d4:	683a      	ldr	r2, [r7, #0]
 80019d6:	430a      	orrs	r2, r1
 80019d8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019da:	f7ff f91b 	bl	8000c14 <HAL_GetTick>
 80019de:	0003      	movs	r3, r0
 80019e0:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019e2:	e009      	b.n	80019f8 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019e4:	f7ff f916 	bl	8000c14 <HAL_GetTick>
 80019e8:	0002      	movs	r2, r0
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	4a28      	ldr	r2, [pc, #160]	; (8001a90 <HAL_RCC_ClockConfig+0x274>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d901      	bls.n	80019f8 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e044      	b.n	8001a82 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019f8:	4b24      	ldr	r3, [pc, #144]	; (8001a8c <HAL_RCC_ClockConfig+0x270>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2201      	movs	r2, #1
 80019fe:	4013      	ands	r3, r2
 8001a00:	683a      	ldr	r2, [r7, #0]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d1ee      	bne.n	80019e4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2204      	movs	r2, #4
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	d009      	beq.n	8001a24 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a10:	4b20      	ldr	r3, [pc, #128]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	4a20      	ldr	r2, [pc, #128]	; (8001a98 <HAL_RCC_ClockConfig+0x27c>)
 8001a16:	4013      	ands	r3, r2
 8001a18:	0019      	movs	r1, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	68da      	ldr	r2, [r3, #12]
 8001a1e:	4b1d      	ldr	r3, [pc, #116]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 8001a20:	430a      	orrs	r2, r1
 8001a22:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2208      	movs	r2, #8
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	d00a      	beq.n	8001a44 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a2e:	4b19      	ldr	r3, [pc, #100]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 8001a30:	68db      	ldr	r3, [r3, #12]
 8001a32:	4a1a      	ldr	r2, [pc, #104]	; (8001a9c <HAL_RCC_ClockConfig+0x280>)
 8001a34:	4013      	ands	r3, r2
 8001a36:	0019      	movs	r1, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	691b      	ldr	r3, [r3, #16]
 8001a3c:	00da      	lsls	r2, r3, #3
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 8001a40:	430a      	orrs	r2, r1
 8001a42:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a44:	f000 f832 	bl	8001aac <HAL_RCC_GetSysClockFreq>
 8001a48:	0001      	movs	r1, r0
 8001a4a:	4b12      	ldr	r3, [pc, #72]	; (8001a94 <HAL_RCC_ClockConfig+0x278>)
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	091b      	lsrs	r3, r3, #4
 8001a50:	220f      	movs	r2, #15
 8001a52:	4013      	ands	r3, r2
 8001a54:	4a12      	ldr	r2, [pc, #72]	; (8001aa0 <HAL_RCC_ClockConfig+0x284>)
 8001a56:	5cd3      	ldrb	r3, [r2, r3]
 8001a58:	000a      	movs	r2, r1
 8001a5a:	40da      	lsrs	r2, r3
 8001a5c:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <HAL_RCC_ClockConfig+0x288>)
 8001a5e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001a60:	4b11      	ldr	r3, [pc, #68]	; (8001aa8 <HAL_RCC_ClockConfig+0x28c>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	250b      	movs	r5, #11
 8001a66:	197c      	adds	r4, r7, r5
 8001a68:	0018      	movs	r0, r3
 8001a6a:	f7ff f88d 	bl	8000b88 <HAL_InitTick>
 8001a6e:	0003      	movs	r3, r0
 8001a70:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001a72:	197b      	adds	r3, r7, r5
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d002      	beq.n	8001a80 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001a7a:	197b      	adds	r3, r7, r5
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	e000      	b.n	8001a82 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	0018      	movs	r0, r3
 8001a84:	46bd      	mov	sp, r7
 8001a86:	b004      	add	sp, #16
 8001a88:	bdb0      	pop	{r4, r5, r7, pc}
 8001a8a:	46c0      	nop			; (mov r8, r8)
 8001a8c:	40022000 	.word	0x40022000
 8001a90:	00001388 	.word	0x00001388
 8001a94:	40021000 	.word	0x40021000
 8001a98:	fffff8ff 	.word	0xfffff8ff
 8001a9c:	ffffc7ff 	.word	0xffffc7ff
 8001aa0:	08001ea8 	.word	0x08001ea8
 8001aa4:	20000000 	.word	0x20000000
 8001aa8:	20000004 	.word	0x20000004

08001aac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001aac:	b5b0      	push	{r4, r5, r7, lr}
 8001aae:	b08e      	sub	sp, #56	; 0x38
 8001ab0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001ab2:	4b4c      	ldr	r3, [pc, #304]	; (8001be4 <HAL_RCC_GetSysClockFreq+0x138>)
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ab8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001aba:	230c      	movs	r3, #12
 8001abc:	4013      	ands	r3, r2
 8001abe:	2b0c      	cmp	r3, #12
 8001ac0:	d014      	beq.n	8001aec <HAL_RCC_GetSysClockFreq+0x40>
 8001ac2:	d900      	bls.n	8001ac6 <HAL_RCC_GetSysClockFreq+0x1a>
 8001ac4:	e07b      	b.n	8001bbe <HAL_RCC_GetSysClockFreq+0x112>
 8001ac6:	2b04      	cmp	r3, #4
 8001ac8:	d002      	beq.n	8001ad0 <HAL_RCC_GetSysClockFreq+0x24>
 8001aca:	2b08      	cmp	r3, #8
 8001acc:	d00b      	beq.n	8001ae6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001ace:	e076      	b.n	8001bbe <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001ad0:	4b44      	ldr	r3, [pc, #272]	; (8001be4 <HAL_RCC_GetSysClockFreq+0x138>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2210      	movs	r2, #16
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	d002      	beq.n	8001ae0 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001ada:	4b43      	ldr	r3, [pc, #268]	; (8001be8 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001adc:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001ade:	e07c      	b.n	8001bda <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001ae0:	4b42      	ldr	r3, [pc, #264]	; (8001bec <HAL_RCC_GetSysClockFreq+0x140>)
 8001ae2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ae4:	e079      	b.n	8001bda <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ae6:	4b42      	ldr	r3, [pc, #264]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0x144>)
 8001ae8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001aea:	e076      	b.n	8001bda <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aee:	0c9a      	lsrs	r2, r3, #18
 8001af0:	230f      	movs	r3, #15
 8001af2:	401a      	ands	r2, r3
 8001af4:	4b3f      	ldr	r3, [pc, #252]	; (8001bf4 <HAL_RCC_GetSysClockFreq+0x148>)
 8001af6:	5c9b      	ldrb	r3, [r3, r2]
 8001af8:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001afc:	0d9a      	lsrs	r2, r3, #22
 8001afe:	2303      	movs	r3, #3
 8001b00:	4013      	ands	r3, r2
 8001b02:	3301      	adds	r3, #1
 8001b04:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b06:	4b37      	ldr	r3, [pc, #220]	; (8001be4 <HAL_RCC_GetSysClockFreq+0x138>)
 8001b08:	68da      	ldr	r2, [r3, #12]
 8001b0a:	2380      	movs	r3, #128	; 0x80
 8001b0c:	025b      	lsls	r3, r3, #9
 8001b0e:	4013      	ands	r3, r2
 8001b10:	d01a      	beq.n	8001b48 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b14:	61bb      	str	r3, [r7, #24]
 8001b16:	2300      	movs	r3, #0
 8001b18:	61fb      	str	r3, [r7, #28]
 8001b1a:	4a35      	ldr	r2, [pc, #212]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0x144>)
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	69b8      	ldr	r0, [r7, #24]
 8001b20:	69f9      	ldr	r1, [r7, #28]
 8001b22:	f7fe fb9d 	bl	8000260 <__aeabi_lmul>
 8001b26:	0002      	movs	r2, r0
 8001b28:	000b      	movs	r3, r1
 8001b2a:	0010      	movs	r0, r2
 8001b2c:	0019      	movs	r1, r3
 8001b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	f7fe fb71 	bl	8000220 <__aeabi_uldivmod>
 8001b3e:	0002      	movs	r2, r0
 8001b40:	000b      	movs	r3, r1
 8001b42:	0013      	movs	r3, r2
 8001b44:	637b      	str	r3, [r7, #52]	; 0x34
 8001b46:	e037      	b.n	8001bb8 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001b48:	4b26      	ldr	r3, [pc, #152]	; (8001be4 <HAL_RCC_GetSysClockFreq+0x138>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2210      	movs	r2, #16
 8001b4e:	4013      	ands	r3, r2
 8001b50:	d01a      	beq.n	8001b88 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	2300      	movs	r3, #0
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	4a23      	ldr	r2, [pc, #140]	; (8001be8 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	68b8      	ldr	r0, [r7, #8]
 8001b60:	68f9      	ldr	r1, [r7, #12]
 8001b62:	f7fe fb7d 	bl	8000260 <__aeabi_lmul>
 8001b66:	0002      	movs	r2, r0
 8001b68:	000b      	movs	r3, r1
 8001b6a:	0010      	movs	r0, r2
 8001b6c:	0019      	movs	r1, r3
 8001b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b70:	603b      	str	r3, [r7, #0]
 8001b72:	2300      	movs	r3, #0
 8001b74:	607b      	str	r3, [r7, #4]
 8001b76:	683a      	ldr	r2, [r7, #0]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	f7fe fb51 	bl	8000220 <__aeabi_uldivmod>
 8001b7e:	0002      	movs	r2, r0
 8001b80:	000b      	movs	r3, r1
 8001b82:	0013      	movs	r3, r2
 8001b84:	637b      	str	r3, [r7, #52]	; 0x34
 8001b86:	e017      	b.n	8001bb8 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	0019      	movs	r1, r3
 8001b90:	4a16      	ldr	r2, [pc, #88]	; (8001bec <HAL_RCC_GetSysClockFreq+0x140>)
 8001b92:	2300      	movs	r3, #0
 8001b94:	f7fe fb64 	bl	8000260 <__aeabi_lmul>
 8001b98:	0002      	movs	r2, r0
 8001b9a:	000b      	movs	r3, r1
 8001b9c:	0010      	movs	r0, r2
 8001b9e:	0019      	movs	r1, r3
 8001ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba2:	001c      	movs	r4, r3
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	001d      	movs	r5, r3
 8001ba8:	0022      	movs	r2, r4
 8001baa:	002b      	movs	r3, r5
 8001bac:	f7fe fb38 	bl	8000220 <__aeabi_uldivmod>
 8001bb0:	0002      	movs	r2, r0
 8001bb2:	000b      	movs	r3, r1
 8001bb4:	0013      	movs	r3, r2
 8001bb6:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001bb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bba:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bbc:	e00d      	b.n	8001bda <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001bbe:	4b09      	ldr	r3, [pc, #36]	; (8001be4 <HAL_RCC_GetSysClockFreq+0x138>)
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	0b5b      	lsrs	r3, r3, #13
 8001bc4:	2207      	movs	r2, #7
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001bca:	6a3b      	ldr	r3, [r7, #32]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	2280      	movs	r2, #128	; 0x80
 8001bd0:	0212      	lsls	r2, r2, #8
 8001bd2:	409a      	lsls	r2, r3
 8001bd4:	0013      	movs	r3, r2
 8001bd6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bd8:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001bdc:	0018      	movs	r0, r3
 8001bde:	46bd      	mov	sp, r7
 8001be0:	b00e      	add	sp, #56	; 0x38
 8001be2:	bdb0      	pop	{r4, r5, r7, pc}
 8001be4:	40021000 	.word	0x40021000
 8001be8:	003d0900 	.word	0x003d0900
 8001bec:	00f42400 	.word	0x00f42400
 8001bf0:	007a1200 	.word	0x007a1200
 8001bf4:	08001eb8 	.word	0x08001eb8

08001bf8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001bf8:	480d      	ldr	r0, [pc, #52]	; (8001c30 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001bfa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bfc:	480d      	ldr	r0, [pc, #52]	; (8001c34 <LoopForever+0x6>)
  ldr r1, =_edata
 8001bfe:	490e      	ldr	r1, [pc, #56]	; (8001c38 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c00:	4a0e      	ldr	r2, [pc, #56]	; (8001c3c <LoopForever+0xe>)
  movs r3, #0
 8001c02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c04:	e002      	b.n	8001c0c <LoopCopyDataInit>

08001c06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c0a:	3304      	adds	r3, #4

08001c0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c10:	d3f9      	bcc.n	8001c06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c12:	4a0b      	ldr	r2, [pc, #44]	; (8001c40 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c14:	4c0b      	ldr	r4, [pc, #44]	; (8001c44 <LoopForever+0x16>)
  movs r3, #0
 8001c16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c18:	e001      	b.n	8001c1e <LoopFillZerobss>

08001c1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c1c:	3204      	adds	r2, #4

08001c1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c20:	d3fb      	bcc.n	8001c1a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001c22:	f7fe ff8c 	bl	8000b3e <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c26:	f000 f811 	bl	8001c4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c2a:	f7fe fe71 	bl	8000910 <main>

08001c2e <LoopForever>:

LoopForever:
    b LoopForever
 8001c2e:	e7fe      	b.n	8001c2e <LoopForever>
   ldr   r0, =_estack
 8001c30:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001c34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c38:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001c3c:	08001ed4 	.word	0x08001ed4
  ldr r2, =_sbss
 8001c40:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001c44:	20000030 	.word	0x20000030

08001c48 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c48:	e7fe      	b.n	8001c48 <ADC1_COMP_IRQHandler>
	...

08001c4c <__libc_init_array>:
 8001c4c:	b570      	push	{r4, r5, r6, lr}
 8001c4e:	2600      	movs	r6, #0
 8001c50:	4d0c      	ldr	r5, [pc, #48]	; (8001c84 <__libc_init_array+0x38>)
 8001c52:	4c0d      	ldr	r4, [pc, #52]	; (8001c88 <__libc_init_array+0x3c>)
 8001c54:	1b64      	subs	r4, r4, r5
 8001c56:	10a4      	asrs	r4, r4, #2
 8001c58:	42a6      	cmp	r6, r4
 8001c5a:	d109      	bne.n	8001c70 <__libc_init_array+0x24>
 8001c5c:	2600      	movs	r6, #0
 8001c5e:	f000 f821 	bl	8001ca4 <_init>
 8001c62:	4d0a      	ldr	r5, [pc, #40]	; (8001c8c <__libc_init_array+0x40>)
 8001c64:	4c0a      	ldr	r4, [pc, #40]	; (8001c90 <__libc_init_array+0x44>)
 8001c66:	1b64      	subs	r4, r4, r5
 8001c68:	10a4      	asrs	r4, r4, #2
 8001c6a:	42a6      	cmp	r6, r4
 8001c6c:	d105      	bne.n	8001c7a <__libc_init_array+0x2e>
 8001c6e:	bd70      	pop	{r4, r5, r6, pc}
 8001c70:	00b3      	lsls	r3, r6, #2
 8001c72:	58eb      	ldr	r3, [r5, r3]
 8001c74:	4798      	blx	r3
 8001c76:	3601      	adds	r6, #1
 8001c78:	e7ee      	b.n	8001c58 <__libc_init_array+0xc>
 8001c7a:	00b3      	lsls	r3, r6, #2
 8001c7c:	58eb      	ldr	r3, [r5, r3]
 8001c7e:	4798      	blx	r3
 8001c80:	3601      	adds	r6, #1
 8001c82:	e7f2      	b.n	8001c6a <__libc_init_array+0x1e>
 8001c84:	08001ecc 	.word	0x08001ecc
 8001c88:	08001ecc 	.word	0x08001ecc
 8001c8c:	08001ecc 	.word	0x08001ecc
 8001c90:	08001ed0 	.word	0x08001ed0

08001c94 <memset>:
 8001c94:	0003      	movs	r3, r0
 8001c96:	1882      	adds	r2, r0, r2
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d100      	bne.n	8001c9e <memset+0xa>
 8001c9c:	4770      	bx	lr
 8001c9e:	7019      	strb	r1, [r3, #0]
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	e7f9      	b.n	8001c98 <memset+0x4>

08001ca4 <_init>:
 8001ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ca6:	46c0      	nop			; (mov r8, r8)
 8001ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001caa:	bc08      	pop	{r3}
 8001cac:	469e      	mov	lr, r3
 8001cae:	4770      	bx	lr

08001cb0 <_fini>:
 8001cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cb2:	46c0      	nop			; (mov r8, r8)
 8001cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001cb6:	bc08      	pop	{r3}
 8001cb8:	469e      	mov	lr, r3
 8001cba:	4770      	bx	lr
