/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 464 192)
	(text "SM" (rect 5 0 19 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "address[ADDRESS_WIDTH-1..0]" (rect 0 0 141 12)(font "Arial" ))
		(text "address[ADDRESS_WIDTH-1..0]" (rect 21 27 162 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "instruction[INSTRUCTION_WIDTH-1..0]" (rect 0 0 165 12)(font "Arial" ))
		(text "instruction[INSTRUCTION_WIDTH-1..0]" (rect 21 43 186 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "bufferAddress[BUFFER_ADDRESS_WIDTH-1..0]" (rect 0 0 215 12)(font "Arial" ))
		(text "bufferAddress[BUFFER_ADDRESS_WIDTH-1..0]" (rect 21 59 236 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "wren" (rect 0 0 18 12)(font "Arial" ))
		(text "wren" (rect 21 75 39 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "coreEnable[CORE_NUM-1..0]" (rect 0 0 123 12)(font "Arial" ))
		(text "coreEnable[CORE_NUM-1..0]" (rect 21 91 144 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 107 31 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "clk_buffer" (rect 0 0 41 12)(font "Arial" ))
		(text "clk_buffer" (rect 21 123 62 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 448 48)
		(output)
		(text "bufferData[DATA_WIDTH-1..0]" (rect 0 0 133 12)(font "Arial" ))
		(text "bufferData[DATA_WIDTH-1..0]" (rect 294 43 427 55)(font "Arial" ))
		(line (pt 448 48)(pt 432 48)(line_width 3))
	)
	(port
		(pt 448 32)
		(bidir)
		(text "data[DATA_WIDTH-1..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "data[DATA_WIDTH-1..0]" (rect 321 27 427 39)(font "Arial" ))
		(line (pt 448 32)(pt 432 32)(line_width 3))
	)
	(parameter
		"DATA_WIDTH"
		"16"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ADDRESS_WIDTH"
		"16"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"BUFFER_ADDRESS_WIDTH"
		"19"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"INSTRUCTION_WIDTH"
		"15"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"CORE_NUM"
		"64"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"CORE_BUFFER_WIDTH"
		"13"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 432 160)(line_width 1))
	)
	(annotation_block (parameter)(rect 464 -64 564 16))
)
