# HDL_Practice
Some HDL Implementation Sample in Verilog

## Practice 1 - Half Adder

## Practice 2 - Full Adder

## License
MIT license
