// --- testbench ---
./sim/tb/fullchip_dual_tb.v

// --- top / core ---
./verilog/fullchip_dual.v
./verilog/core_dual.v
./verilog/sync.v
./verilog/sfp_row.v

// --- MAC ---
./verilog/mac/mac_col.v
./verilog/mac/mac_16in.v
./verilog/mac/mac_array.v

// --- memory / FIFO ---
./verilog/memory/sram_w16.v
./verilog/ofifo.v
./verilog/memory/fifo_depth16.v
./verilog/memory/fifo_mux_16_1.v
./verilog/memory/fifo_mux_8_1.v
./verilog/memory/fifo_mux_2_1.v
