

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Aug  6 21:08:17 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1201|     1201| 48.040 us | 48.040 us |  1201|  1201|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop            |     1200|     1200|       600|          -|          -|     2|    no    |
        | + Col_Loop           |      598|      598|       299|          -|          -|     2|    no    |
        |  ++ Filter1_Loop     |      297|      297|        99|          -|          -|     3|    no    |
        |   +++ W_Row_Loop     |       96|       96|        32|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |     +++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 11 6 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %input_r) nounwind, !map !7"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x float]* %conv_out) nounwind, !map !14"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.18ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 16 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.61ns)   --->   "%icmp_ln8 = icmp eq i2 %r_0, -2" [conv.cpp:8]   --->   Operation 17 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.00ns)   --->   "%r = add i2 %r_0, 1" [conv.cpp:8]   --->   Operation 19 'add' 'r' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %8, label %Row_Loop_begin" [conv.cpp:8]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv.cpp:9]   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv.cpp:9]   --->   Operation 22 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_8 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %r_0, i1 false)" [conv.cpp:34]   --->   Operation 23 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i3 %tmp_8 to i4" [conv.cpp:11]   --->   Operation 24 'zext' 'zext_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.18ns)   --->   "br label %2" [conv.cpp:11]   --->   Operation 25 'br' <Predicate = (!icmp_ln8)> <Delay = 1.18>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:41]   --->   Operation 26 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 27 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.61ns)   --->   "%icmp_ln11 = icmp eq i2 %c_0, -2" [conv.cpp:11]   --->   Operation 28 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 29 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.00ns)   --->   "%c = add i2 %c_0, 1" [conv.cpp:11]   --->   Operation 30 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv.cpp:11]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv.cpp:12]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv.cpp:12]   --->   Operation 33 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %c_0 to i4" [conv.cpp:34]   --->   Operation 34 'zext' 'zext_ln34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.18ns)   --->   "%add_ln34 = add i4 %zext_ln34, %zext_ln11" [conv.cpp:34]   --->   Operation 35 'add' 'add_ln34' <Predicate = (!icmp_ln11)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i4 %add_ln34 to i5" [conv.cpp:34]   --->   Operation 36 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %add_ln34 to i3" [conv.cpp:34]   --->   Operation 37 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl_cast = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln34, i2 0)" [conv.cpp:34]   --->   Operation 38 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.36ns)   --->   "%sub_ln34 = sub i5 %p_shl_cast, %zext_ln34_1" [conv.cpp:34]   --->   Operation 39 'sub' 'sub_ln34' <Predicate = (!icmp_ln11)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.18ns)   --->   "br label %3" [conv.cpp:14]   --->   Operation 40 'br' <Predicate = (!icmp_ln11)> <Delay = 1.18>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_2) nounwind" [conv.cpp:40]   --->   Operation 41 'specregionend' 'empty_14' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 42 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.36>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 43 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.61ns)   --->   "%icmp_ln14 = icmp eq i2 %f_0, -1" [conv.cpp:14]   --->   Operation 44 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 45 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.00ns)   --->   "%f = add i2 %f_0, 1" [conv.cpp:14]   --->   Operation 46 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [conv.cpp:14]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 49 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i2 %f_0 to i7" [conv.cpp:34]   --->   Operation 50 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i2 %f_0 to i5" [conv.cpp:34]   --->   Operation 51 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.36ns)   --->   "%add_ln34_1 = add i5 %sub_ln34, %zext_ln34_3" [conv.cpp:34]   --->   Operation 52 'add' 'add_ln34_1' <Predicate = (!icmp_ln14)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i5 %add_ln34_1 to i64" [conv.cpp:34]   --->   Operation 53 'zext' 'zext_ln34_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [12 x float]* %conv_out, i64 0, i64 %zext_ln34_4" [conv.cpp:34]   --->   Operation 54 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.18ns)   --->   "br label %4" [conv.cpp:18]   --->   Operation 55 'br' <Predicate = (!icmp_ln14)> <Delay = 1.18>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_3) nounwind" [conv.cpp:39]   --->   Operation 56 'specregionend' 'empty_13' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %2" [conv.cpp:11]   --->   Operation 57 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 17.2>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 58 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [conv.cpp:26]   --->   Operation 59 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.61ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv.cpp:18]   --->   Operation 60 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 61 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.00ns)   --->   "%wr = add i2 %wr_0, 1" [conv.cpp:18]   --->   Operation 62 'add' 'wr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Row_Loop_begin" [conv.cpp:18]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv.cpp:19]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv.cpp:19]   --->   Operation 65 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %wr_0 to i5" [conv.cpp:26]   --->   Operation 66 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv.cpp:26]   --->   Operation 67 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %tmp_s to i5" [conv.cpp:26]   --->   Operation 68 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.36ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_1, %zext_ln26" [conv.cpp:26]   --->   Operation 69 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv.cpp:26]   --->   Operation 70 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %wr_0, %r_0" [conv.cpp:26]   --->   Operation 71 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.18ns)   --->   "br label %5" [conv.cpp:21]   --->   Operation 72 'br' <Predicate = (!icmp_ln18)> <Delay = 1.18>
ST_5 : Operation 73 [1/1] (0.61ns)   --->   "%icmp_ln7 = icmp eq i2 %f_0, 0" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 73 'icmp' 'icmp_ln7' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.61ns)   --->   "%icmp_ln7_1 = icmp eq i2 %f_0, 1" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 74 'icmp' 'icmp_ln7_1' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln7_i = select i1 %icmp_ln7_1, float 2.000000e+00, float 1.000000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 75 'select' 'select_ln7_i' <Predicate = (icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%empty_11 = or i1 %icmp_ln7_1, %icmp_ln7" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 76 'or' 'empty_11' <Predicate = (icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.61ns) (out node of the LUT)   --->   "%merge_i = select i1 %empty_11, float %select_ln7_i, float 1.500000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 77 'select' 'merge_i' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [2/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_0, %merge_i" [conv.cpp:30]   --->   Operation 78 'fadd' 'w_sum' <Predicate = (icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.36>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_2, %W_Col_Loop_end ]" [conv.cpp:26]   --->   Operation 79 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 80 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.61ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [conv.cpp:21]   --->   Operation 81 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 82 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.00ns)   --->   "%wc = add i2 %wc_0, 1" [conv.cpp:21]   --->   Operation 83 'add' 'wc' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [conv.cpp:21]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv.cpp:22]   --->   Operation 85 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv.cpp:22]   --->   Operation 86 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i2 %wc_0 to i6" [conv.cpp:26]   --->   Operation 87 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.36ns)   --->   "%add_ln26_2 = add i6 %sext_ln26, %zext_ln26_2" [conv.cpp:26]   --->   Operation 88 'add' 'add_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_2, i1 false)" [conv.cpp:26]   --->   Operation 89 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i7 %tmp_9 to i64" [conv.cpp:26]   --->   Operation 90 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.00ns)   --->   "%add_ln26_1 = add i2 %wc_0, %c_0" [conv.cpp:26]   --->   Operation 91 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_10 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %add_ln26, i2 %add_ln26_1, i1 false)" [conv.cpp:26]   --->   Operation 92 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %tmp_10 to i6" [conv.cpp:24]   --->   Operation 93 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.18ns)   --->   "br label %6" [conv.cpp:24]   --->   Operation 94 'br' <Predicate = (!icmp_ln21)> <Delay = 1.18>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_6) nounwind" [conv.cpp:29]   --->   Operation 95 'specregionend' 'empty_10' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br label %4" [conv.cpp:18]   --->   Operation 96 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.39>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ %w_sum_1, %W_Col_Loop_begin ], [ %w_sum_3, %7 ]"   --->   Operation 97 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%ch_0 = phi i2 [ 0, %W_Col_Loop_begin ], [ %ch, %7 ]"   --->   Operation 98 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.61ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0, -2" [conv.cpp:24]   --->   Operation 99 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 100 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (1.00ns)   --->   "%ch = add i2 %ch_0, 1" [conv.cpp:24]   --->   Operation 101 'add' 'ch' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %7" [conv.cpp:24]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i2 %ch_0 to i64" [conv.cpp:26]   --->   Operation 103 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i2 %ch_0 to i6" [conv.cpp:26]   --->   Operation 104 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.38ns)   --->   "%add_ln26_3 = add i64 %zext_ln26_3, %sext_ln26_1" [conv.cpp:26]   --->   Operation 105 'add' 'add_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i64 %add_ln26_3 to i7" [conv.cpp:26]   --->   Operation 106 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i64 %add_ln26_3 to i5" [conv.cpp:26]   --->   Operation 107 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %trunc_ln26_1, i2 0)" [conv.cpp:26]   --->   Operation 108 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_1 = sub i7 %p_shl2_cast, %trunc_ln26" [conv.cpp:26]   --->   Operation 109 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 110 [1/1] (2.34ns) (root node of TernaryAdder)   --->   "%add_ln26_4 = add i7 %zext_ln34_2, %sub_ln26_1" [conv.cpp:26]   --->   Operation 110 'add' 'add_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 2.34> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %add_ln26_4 to i64" [conv.cpp:26]   --->   Operation 111 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%conv_weights_addr = getelementptr [54 x float]* @conv_weights, i64 0, i64 %zext_ln26_5" [conv.cpp:26]   --->   Operation 112 'getelementptr' 'conv_weights_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.36ns)   --->   "%add_ln26_5 = add i6 %zext_ln26_4, %zext_ln24" [conv.cpp:26]   --->   Operation 113 'add' 'add_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i6 %add_ln26_5 to i64" [conv.cpp:26]   --->   Operation 114 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_6" [conv.cpp:26]   --->   Operation 115 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 116 [2/2] (2.66ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv.cpp:26]   --->   Operation 116 'load' 'conv_weights_load' <Predicate = (!icmp_ln24)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_7 : Operation 117 [2/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 117 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_7) nounwind" [conv.cpp:28]   --->   Operation 118 'specregionend' 'empty_9' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "br label %5" [conv.cpp:21]   --->   Operation 119 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 12.7>
ST_8 : Operation 120 [1/2] (2.66ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv.cpp:26]   --->   Operation 120 'load' 'conv_weights_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_8 : Operation 121 [1/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 121 'load' 'input_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 122 [2/2] (10.1ns)   --->   "%tmp_1 = fmul float %conv_weights_load, %input_load" [conv.cpp:26]   --->   Operation 122 'fmul' 'tmp_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 26.1>
ST_9 : Operation 123 [1/2] (10.1ns)   --->   "%tmp_1 = fmul float %conv_weights_load, %input_load" [conv.cpp:26]   --->   Operation 123 'fmul' 'tmp_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv.cpp:26]   --->   Operation 124 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 15.9>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind" [conv.cpp:25]   --->   Operation 125 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv.cpp:26]   --->   Operation 126 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "br label %6" [conv.cpp:24]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 33.7>
ST_11 : Operation 128 [1/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_0, %merge_i" [conv.cpp:30]   --->   Operation 128 'fadd' 'w_sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %w_sum to i32" [conv.cpp:33]   --->   Operation 129 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 130 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [conv.cpp:33]   --->   Operation 131 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp, -1" [conv.cpp:33]   --->   Operation 132 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (1.48ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [conv.cpp:33]   --->   Operation 133 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [conv.cpp:33]   --->   Operation 134 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (15.7ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv.cpp:33]   --->   Operation 135 'fcmp' 'tmp_5' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_5" [conv.cpp:33]   --->   Operation 136 'and' 'and_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_4 = select i1 %and_ln33, float %w_sum, float 0.000000e+00" [conv.cpp:33]   --->   Operation 137 'select' 'w_sum_4' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (1.42ns)   --->   "store float %w_sum_4, float* %conv_out_addr, align 4" [conv.cpp:34]   --->   Operation 138 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_4) nounwind" [conv.cpp:38]   --->   Operation 139 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "br label %3" [conv.cpp:14]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000]
br_ln8            (br               ) [ 011111111111]
r_0               (phi              ) [ 001011111111]
icmp_ln8          (icmp             ) [ 001111111111]
empty             (speclooptripcount) [ 000000000000]
r                 (add              ) [ 011111111111]
br_ln8            (br               ) [ 000000000000]
specloopname_ln9  (specloopname     ) [ 000000000000]
tmp_2             (specregionbegin  ) [ 000111111111]
tmp_8             (bitconcatenate   ) [ 000000000000]
zext_ln11         (zext             ) [ 000111111111]
br_ln11           (br               ) [ 001111111111]
ret_ln41          (ret              ) [ 000000000000]
c_0               (phi              ) [ 000101111110]
icmp_ln11         (icmp             ) [ 001111111111]
empty_4           (speclooptripcount) [ 000000000000]
c                 (add              ) [ 001111111111]
br_ln11           (br               ) [ 000000000000]
specloopname_ln12 (specloopname     ) [ 000000000000]
tmp_3             (specregionbegin  ) [ 000011111111]
zext_ln34         (zext             ) [ 000000000000]
add_ln34          (add              ) [ 000000000000]
zext_ln34_1       (zext             ) [ 000000000000]
trunc_ln34        (trunc            ) [ 000000000000]
p_shl_cast        (bitconcatenate   ) [ 000000000000]
sub_ln34          (sub              ) [ 000011111111]
br_ln14           (br               ) [ 001111111111]
empty_14          (specregionend    ) [ 000000000000]
br_ln8            (br               ) [ 011111111111]
f_0               (phi              ) [ 000011111110]
icmp_ln14         (icmp             ) [ 001111111111]
empty_5           (speclooptripcount) [ 000000000000]
f                 (add              ) [ 001111111111]
br_ln14           (br               ) [ 000000000000]
specloopname_ln15 (specloopname     ) [ 000000000000]
tmp_4             (specregionbegin  ) [ 000001111111]
zext_ln34_2       (zext             ) [ 000001111110]
zext_ln34_3       (zext             ) [ 000000000000]
add_ln34_1        (add              ) [ 000000000000]
zext_ln34_4       (zext             ) [ 000000000000]
conv_out_addr     (getelementptr    ) [ 000001111111]
br_ln18           (br               ) [ 001111111111]
empty_13          (specregionend    ) [ 000000000000]
br_ln11           (br               ) [ 001111111111]
wr_0              (phi              ) [ 000001000000]
w_sum_0           (phi              ) [ 000001111111]
icmp_ln18         (icmp             ) [ 001111111111]
empty_6           (speclooptripcount) [ 000000000000]
wr                (add              ) [ 001111111111]
br_ln18           (br               ) [ 000000000000]
specloopname_ln19 (specloopname     ) [ 000000000000]
tmp_6             (specregionbegin  ) [ 000000111110]
zext_ln26         (zext             ) [ 000000000000]
tmp_s             (bitconcatenate   ) [ 000000000000]
zext_ln26_1       (zext             ) [ 000000000000]
sub_ln26          (sub              ) [ 000000000000]
sext_ln26         (sext             ) [ 000000111110]
add_ln26          (add              ) [ 000000111110]
br_ln21           (br               ) [ 001111111111]
icmp_ln7          (icmp             ) [ 000000000000]
icmp_ln7_1        (icmp             ) [ 000000000000]
select_ln7_i      (select           ) [ 000000000000]
empty_11          (or               ) [ 000000000000]
merge_i           (select           ) [ 000000000001]
w_sum_1           (phi              ) [ 001111111111]
wc_0              (phi              ) [ 000000100000]
icmp_ln21         (icmp             ) [ 001111111111]
empty_7           (speclooptripcount) [ 000000000000]
wc                (add              ) [ 001111111111]
br_ln21           (br               ) [ 000000000000]
specloopname_ln22 (specloopname     ) [ 000000000000]
tmp_7             (specregionbegin  ) [ 000000011110]
zext_ln26_2       (zext             ) [ 000000000000]
add_ln26_2        (add              ) [ 000000000000]
tmp_9             (bitconcatenate   ) [ 000000000000]
sext_ln26_1       (sext             ) [ 000000011110]
add_ln26_1        (add              ) [ 000000000000]
tmp_10            (bitconcatenate   ) [ 000000000000]
zext_ln24         (zext             ) [ 000000011110]
br_ln24           (br               ) [ 001111111111]
empty_10          (specregionend    ) [ 000000000000]
br_ln18           (br               ) [ 001111111111]
w_sum_2           (phi              ) [ 001111111111]
ch_0              (phi              ) [ 000000010000]
icmp_ln24         (icmp             ) [ 001111111111]
empty_8           (speclooptripcount) [ 000000000000]
ch                (add              ) [ 001111111111]
br_ln24           (br               ) [ 000000000000]
zext_ln26_3       (zext             ) [ 000000000000]
zext_ln26_4       (zext             ) [ 000000000000]
add_ln26_3        (add              ) [ 000000000000]
trunc_ln26        (trunc            ) [ 000000000000]
trunc_ln26_1      (trunc            ) [ 000000000000]
p_shl2_cast       (bitconcatenate   ) [ 000000000000]
sub_ln26_1        (sub              ) [ 000000000000]
add_ln26_4        (add              ) [ 000000000000]
zext_ln26_5       (zext             ) [ 000000000000]
conv_weights_addr (getelementptr    ) [ 000000001000]
add_ln26_5        (add              ) [ 000000000000]
zext_ln26_6       (zext             ) [ 000000000000]
input_addr        (getelementptr    ) [ 000000001000]
empty_9           (specregionend    ) [ 000000000000]
br_ln21           (br               ) [ 001111111111]
conv_weights_load (load             ) [ 000000000100]
input_load        (load             ) [ 000000000100]
tmp_1             (fmul             ) [ 000000000010]
specloopname_ln25 (specloopname     ) [ 000000000000]
w_sum_3           (fadd             ) [ 001111111111]
br_ln24           (br               ) [ 001111111111]
w_sum             (fadd             ) [ 000000000000]
bitcast_ln33      (bitcast          ) [ 000000000000]
tmp               (partselect       ) [ 000000000000]
trunc_ln33        (trunc            ) [ 000000000000]
icmp_ln33         (icmp             ) [ 000000000000]
icmp_ln33_1       (icmp             ) [ 000000000000]
or_ln33           (or               ) [ 000000000000]
tmp_5             (fcmp             ) [ 000000000000]
and_ln33          (and              ) [ 000000000000]
w_sum_4           (select           ) [ 000000000000]
store_ln34        (store            ) [ 000000000000]
empty_12          (specregionend    ) [ 000000000000]
br_ln14           (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="conv_out_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="conv_weights_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="7" slack="0"/>
<pin id="89" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_addr/7 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_load/7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln34_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="2"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/11 "/>
</bind>
</comp>

<comp id="116" class="1005" name="r_0_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="1"/>
<pin id="118" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="r_0_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="c_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="1"/>
<pin id="130" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="c_0_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="2" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="f_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="1"/>
<pin id="142" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="f_0_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="wr_0_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="1"/>
<pin id="154" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="wr_0_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="2" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="163" class="1005" name="w_sum_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="w_sum_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="32" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="175" class="1005" name="w_sum_1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="w_sum_1_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="32" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="187" class="1005" name="wc_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="wc_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="2" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="198" class="1005" name="w_sum_2_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="w_sum_2_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="32" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/7 "/>
</bind>
</comp>

<comp id="210" class="1005" name="ch_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="1"/>
<pin id="212" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="ch_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="2" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/5 w_sum_3/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_5_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln8_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="r_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_8_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln11_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln11_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="2" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="c_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln34_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln34_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="1"/>
<pin id="283" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln34_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln34_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_shl_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="3" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sub_ln34_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln14_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="f_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln34_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln34_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln34_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="1"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln34_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln18_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="wr_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln26_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_s_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="2" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln26_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sub_ln26_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="2" slack="0"/>
<pin id="368" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln26_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln26_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="3"/>
<pin id="378" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln7_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="1"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln7_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="1"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln7_i_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="32" slack="0"/>
<pin id="397" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_i/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="empty_11_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_11/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="merge_i_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="32" slack="0"/>
<pin id="411" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="merge_i/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln21_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="wc_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln26_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln26_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="1"/>
<pin id="434" dir="0" index="1" bw="2" slack="0"/>
<pin id="435" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_9_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="0" index="1" bw="6" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sext_ln26_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln26_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="3"/>
<pin id="452" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_10_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="2" slack="1"/>
<pin id="458" dir="0" index="2" bw="2" slack="0"/>
<pin id="459" dir="0" index="3" bw="1" slack="0"/>
<pin id="460" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln24_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln24_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="0" index="1" bw="2" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="ch_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln26_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln26_4_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln26_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="0" index="1" bw="7" slack="1"/>
<pin id="491" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln26_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln26_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="0"/>
<pin id="499" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_shl2_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="0" index="1" bw="5" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sub_ln26_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="7" slack="0"/>
<pin id="511" dir="0" index="1" bw="7" slack="0"/>
<pin id="512" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln26_4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="3"/>
<pin id="517" dir="0" index="1" bw="7" slack="0"/>
<pin id="518" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln26_5_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="0"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln26_5_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="0"/>
<pin id="527" dir="0" index="1" bw="5" slack="1"/>
<pin id="528" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln26_6_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="bitcast_ln33_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/11 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="6" slack="0"/>
<pin id="543" dir="0" index="3" bw="6" slack="0"/>
<pin id="544" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="549" class="1004" name="trunc_ln33_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/11 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln33_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/11 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln33_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="23" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/11 "/>
</bind>
</comp>

<comp id="565" class="1004" name="or_ln33_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/11 "/>
</bind>
</comp>

<comp id="571" class="1004" name="and_ln33_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/11 "/>
</bind>
</comp>

<comp id="577" class="1004" name="w_sum_4_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="0" index="2" bw="32" slack="0"/>
<pin id="581" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_4/11 "/>
</bind>
</comp>

<comp id="589" class="1005" name="r_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="0"/>
<pin id="591" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="594" class="1005" name="zext_ln11_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="1"/>
<pin id="596" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="602" class="1005" name="c_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="607" class="1005" name="sub_ln34_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="5" slack="1"/>
<pin id="609" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="615" class="1005" name="f_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="620" class="1005" name="zext_ln34_2_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="3"/>
<pin id="622" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln34_2 "/>
</bind>
</comp>

<comp id="625" class="1005" name="conv_out_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="2"/>
<pin id="627" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="633" class="1005" name="wr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="2" slack="0"/>
<pin id="635" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="638" class="1005" name="sext_ln26_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="6" slack="1"/>
<pin id="640" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="643" class="1005" name="add_ln26_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="1"/>
<pin id="645" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="648" class="1005" name="merge_i_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="656" class="1005" name="wc_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="0"/>
<pin id="658" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="661" class="1005" name="sext_ln26_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="1"/>
<pin id="663" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="zext_ln24_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="6" slack="1"/>
<pin id="668" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="674" class="1005" name="ch_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="0"/>
<pin id="676" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="679" class="1005" name="conv_weights_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="6" slack="1"/>
<pin id="681" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_addr "/>
</bind>
</comp>

<comp id="684" class="1005" name="input_addr_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="5" slack="1"/>
<pin id="686" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="689" class="1005" name="conv_weights_load_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_load "/>
</bind>
</comp>

<comp id="694" class="1005" name="input_load_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="w_sum_3_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="85" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="92" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="175" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="185"><net_src comp="163" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="208"><net_src comp="175" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="167" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="198" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="227" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="99" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="105" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="221" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="120" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="120" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="120" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="132" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="132" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="132" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="280" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="12" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="285" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="144" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="144" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="144" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="144" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="341"><net_src comp="156" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="38" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="156" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="20" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="156" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="50" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="156" pin="4"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="12" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="349" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="156" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="116" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="140" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="12" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="140" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="20" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="52" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="387" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="381" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="393" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="56" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="415"><net_src comp="407" pin="3"/><net_sink comp="221" pin=1"/></net>

<net id="420"><net_src comp="191" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="38" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="191" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="20" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="191" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="60" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="30" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="437" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="191" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="128" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="62" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="449" pin="2"/><net_sink comp="455" pin=2"/></net>

<net id="463"><net_src comp="30" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="467"><net_src comp="455" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="214" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="14" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="214" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="20" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="214" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="214" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="480" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="488" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="64" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="12" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="501" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="493" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="509" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="515" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="529"><net_src comp="484" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="538"><net_src comp="221" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="68" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="70" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="72" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="552"><net_src comp="535" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="539" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="74" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="549" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="76" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="553" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="234" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="221" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="46" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="585"><net_src comp="577" pin="3"/><net_sink comp="111" pin=1"/></net>

<net id="592"><net_src comp="246" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="597"><net_src comp="260" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="605"><net_src comp="270" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="610"><net_src comp="301" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="618"><net_src comp="313" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="623"><net_src comp="319" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="628"><net_src comp="78" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="636"><net_src comp="343" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="641"><net_src comp="371" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="646"><net_src comp="375" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="651"><net_src comp="407" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="659"><net_src comp="422" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="664"><net_src comp="445" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="669"><net_src comp="464" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="677"><net_src comp="474" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="682"><net_src comp="85" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="687"><net_src comp="92" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="692"><net_src comp="99" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="697"><net_src comp="105" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="702"><net_src comp="227" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="707"><net_src comp="221" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="202" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {11 }
 - Input state : 
	Port: conv_1 : input_r | {7 8 }
	Port: conv_1 : conv_weights | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		tmp_8 : 1
		zext_ln11 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln34 : 1
		add_ln34 : 2
		zext_ln34_1 : 3
		trunc_ln34 : 3
		p_shl_cast : 4
		sub_ln34 : 5
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln34_2 : 1
		zext_ln34_3 : 1
		add_ln34_1 : 2
		zext_ln34_4 : 3
		conv_out_addr : 4
	State 5
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln26 : 1
		tmp_s : 1
		zext_ln26_1 : 2
		sub_ln26 : 3
		sext_ln26 : 4
		add_ln26 : 1
		select_ln7_i : 1
		empty_11 : 1
		merge_i : 1
		w_sum : 2
	State 6
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln26_2 : 1
		add_ln26_2 : 2
		tmp_9 : 3
		sext_ln26_1 : 4
		add_ln26_1 : 1
		tmp_10 : 2
		zext_ln24 : 3
	State 7
		icmp_ln24 : 1
		ch : 1
		br_ln24 : 2
		zext_ln26_3 : 1
		zext_ln26_4 : 1
		add_ln26_3 : 2
		trunc_ln26 : 3
		trunc_ln26_1 : 3
		p_shl2_cast : 4
		sub_ln26_1 : 5
		add_ln26_4 : 6
		zext_ln26_5 : 7
		conv_weights_addr : 8
		add_ln26_5 : 2
		zext_ln26_6 : 3
		input_addr : 4
		conv_weights_load : 9
		input_load : 5
	State 8
		tmp_1 : 1
	State 9
		w_sum_3 : 1
	State 10
	State 11
		bitcast_ln33 : 1
		tmp : 2
		trunc_ln33 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		or_ln33 : 4
		tmp_5 : 1
		and_ln33 : 4
		w_sum_4 : 4
		store_ln34 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_221     |    2    |   177   |   198   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_227     |    3    |   128   |   138   |
|----------|---------------------|---------|---------|---------|
|          |       r_fu_246      |    0    |    0    |    10   |
|          |       c_fu_270      |    0    |    0    |    10   |
|          |   add_ln34_fu_280   |    0    |    0    |    12   |
|          |       f_fu_313      |    0    |    0    |    10   |
|          |  add_ln34_1_fu_327  |    0    |    0    |    15   |
|          |      wr_fu_343      |    0    |    0    |    10   |
|    add   |   add_ln26_fu_375   |    0    |    0    |    10   |
|          |      wc_fu_422      |    0    |    0    |    10   |
|          |  add_ln26_2_fu_432  |    0    |    0    |    15   |
|          |  add_ln26_1_fu_449  |    0    |    0    |    10   |
|          |      ch_fu_474      |    0    |    0    |    10   |
|          |  add_ln26_3_fu_488  |    0    |    0    |    15   |
|          |  add_ln26_4_fu_515  |    0    |    0    |    8    |
|          |  add_ln26_5_fu_525  |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|          | select_ln7_i_fu_393 |    0    |    0    |    32   |
|  select  |    merge_i_fu_407   |    0    |    0    |    32   |
|          |    w_sum_4_fu_577   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_240   |    0    |    0    |    8    |
|          |   icmp_ln11_fu_264  |    0    |    0    |    8    |
|          |   icmp_ln14_fu_307  |    0    |    0    |    8    |
|          |   icmp_ln18_fu_337  |    0    |    0    |    8    |
|   icmp   |   icmp_ln7_fu_381   |    0    |    0    |    8    |
|          |  icmp_ln7_1_fu_387  |    0    |    0    |    8    |
|          |   icmp_ln21_fu_416  |    0    |    0    |    8    |
|          |   icmp_ln24_fu_468  |    0    |    0    |    8    |
|          |   icmp_ln33_fu_553  |    0    |    0    |    11   |
|          |  icmp_ln33_1_fu_559 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_5_fu_234    |    0    |    0    |    66   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln34_fu_301   |    0    |    0    |    15   |
|    sub   |   sub_ln26_fu_365   |    0    |    0    |    13   |
|          |  sub_ln26_1_fu_509  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|    or    |   empty_11_fu_401   |    0    |    0    |    2    |
|          |    or_ln33_fu_565   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln33_fu_571   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_8_fu_252    |    0    |    0    |    0    |
|          |  p_shl_cast_fu_293  |    0    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_353    |    0    |    0    |    0    |
|          |     tmp_9_fu_437    |    0    |    0    |    0    |
|          |    tmp_10_fu_455    |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_501 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln11_fu_260  |    0    |    0    |    0    |
|          |   zext_ln34_fu_276  |    0    |    0    |    0    |
|          |  zext_ln34_1_fu_285 |    0    |    0    |    0    |
|          |  zext_ln34_2_fu_319 |    0    |    0    |    0    |
|          |  zext_ln34_3_fu_323 |    0    |    0    |    0    |
|          |  zext_ln34_4_fu_332 |    0    |    0    |    0    |
|   zext   |   zext_ln26_fu_349  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_361 |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_428 |    0    |    0    |    0    |
|          |   zext_ln24_fu_464  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_480 |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_484 |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_520 |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_530 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln34_fu_289  |    0    |    0    |    0    |
|   trunc  |  trunc_ln26_fu_493  |    0    |    0    |    0    |
|          | trunc_ln26_1_fu_497 |    0    |    0    |    0    |
|          |  trunc_ln33_fu_549  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_371  |    0    |    0    |    0    |
|          |  sext_ln26_1_fu_445 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_539     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   305   |   793   |
|----------|---------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|conv_weights|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln26_reg_643    |    2   |
|       c_0_reg_128       |    2   |
|        c_reg_602        |    2   |
|       ch_0_reg_210      |    2   |
|        ch_reg_674       |    2   |
|  conv_out_addr_reg_625  |    4   |
|conv_weights_addr_reg_679|    6   |
|conv_weights_load_reg_689|   32   |
|       f_0_reg_140       |    2   |
|        f_reg_615        |    2   |
|    input_addr_reg_684   |    5   |
|    input_load_reg_694   |   32   |
|     merge_i_reg_648     |   32   |
|       r_0_reg_116       |    2   |
|        r_reg_589        |    2   |
|   sext_ln26_1_reg_661   |   64   |
|    sext_ln26_reg_638    |    6   |
|     sub_ln34_reg_607    |    5   |
|      tmp_1_reg_699      |   32   |
|     w_sum_0_reg_163     |   32   |
|     w_sum_1_reg_175     |   32   |
|     w_sum_2_reg_198     |   32   |
|     w_sum_3_reg_704     |   32   |
|       wc_0_reg_187      |    2   |
|        wc_reg_656       |    2   |
|       wr_0_reg_152      |    2   |
|        wr_reg_633       |    2   |
|    zext_ln11_reg_594    |    4   |
|    zext_ln24_reg_666    |    6   |
|   zext_ln34_2_reg_620   |    7   |
+-------------------------+--------+
|          Total          |   389  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_105 |  p0  |   2  |   5  |   10   ||    9    |
|    r_0_reg_116    |  p0  |   2  |   2  |    4   ||    9    |
|    c_0_reg_128    |  p0  |   2  |   2  |    4   ||    9    |
|    f_0_reg_140    |  p0  |   2  |   2  |    4   ||    9    |
|  w_sum_0_reg_163  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_221    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_221    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_227    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_227    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   418  ||  11.943 ||   102   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   305  |   793  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   102  |
|  Register |    -   |    -   |    -   |   389  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   11   |   694  |   895  |
+-----------+--------+--------+--------+--------+--------+
