================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Nov 11 01:35:58 +0100 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         Direct_FIR_SRL
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xck26-sfvc784-2LV-c


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              5660
FF:               5574
DSP:              81
BRAM:             0
URAM:             0
SRL:              208


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 9.882       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+---------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                        | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+---------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                        | 5660 | 5574 | 81  |      |      |     |        |      |         |          |        |
|   (inst)                                    | 120  | 5500 |     |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_10ns_27_4_1_U25         |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_10ns_27_4_1_U34         |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_10ns_28_4_1_U22         |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_10s_27_4_1_U37          |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_11ns_28_4_1_U12         |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_11s_27_4_1_U31          |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_11s_28_4_1_U27          |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_11s_28_4_1_U29          |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_12s_29_4_1_U14          |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_12s_29_4_1_U16          |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_12s_29_4_1_U18          |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_13ns_30_4_1_U10         |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_13ns_31_4_1_U8          |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_8ns_26_4_1_U53          |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_8ns_26_4_1_U56          |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_8s_25_4_1_U61           |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_8s_25_4_1_U64           |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_9ns_27_4_1_U40          |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_9ns_27_4_1_U47          |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_9s_26_4_1_U42           |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_16s_16s_9s_26_4_1_U50           |      |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_17s_17s_9s_27_4_1_U59           | 1    |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_17s_18s_6ns_25_4_1_U74          | 1    |      | 1   |      |      |     |        |      |         |          |        |
|   am_addmul_18s_18s_7ns_27_4_1_U80          |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24 | 47   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_10s_26s_27_4_1_U36  | 17   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_10s_26s_27_4_1_U39  | 54   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_10s_27s_27_4_1_U32  | 116  |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_10s_27s_27_4_1_U38  | 27   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_10s_27s_28_4_1_U45  | 21   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_10s_28s_28_4_1_U28  | 28   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23 |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_11s_26s_28_4_1_U21  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_11s_28s_28_4_1_U30  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_11s_29s_29_4_1_U15  | 29   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11 | 33   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_12s_29s_29_4_1_U17  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_12s_29s_29_4_1_U19  | 31   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6  |      |      | 2   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75  | 77   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79  | 19   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62  | 27   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49  | 17   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46  | 78   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_8s_26s_26_4_1_U67   | 52   |      | 2   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33  | 69   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35  | 28   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41  | 57   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_9s_25s_26_4_1_U66   |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_9s_26s_26_4_1_U51   |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_9s_26s_26_4_1_U52   | 153  |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_16s_16s_9s_27s_27_4_1_U60   |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78  | 87   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_17s_17s_7s_22s_24_4_1_U70   | 1    |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_17s_17s_8s_25s_26_4_1_U69   | 1    |      | 2   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_17s_17s_9s_24s_26_4_1_U58   | 49   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_17s_17s_9s_26s_27_4_1_U55   | 1    |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68  | 25   |      | 2   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81  | 147  |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63  | 18   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48  |      |      | 1   |      |      |     |        |      |         |          |        |
|   ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72  | 21   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_submuladd_18s_16s_5ns_22s_23_4_1_U77  | 3    |      | 1   |      |      |     |        |      |         |          |        |
|   ama_submuladd_18s_16s_5ns_24s_24_4_1_U76  | 22   |      | 1   |      |      |     |        |      |         |          |        |
|   ama_submuladd_19s_16s_6ns_25s_25_4_1_U73  | 24   |      | 2   |      |      |     |        |      |         |          |        |
|   fir_shiftreg_V_U                          | 4118 |      |     |      |      |     |        |      |         |          |        |
|   regslice_both_input_r_U                   | 24   | 37   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_r_U                  | 27   | 37   |     |      |      |     |        |      |         |          |        |
+---------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 4.83%  | OK     |
| FD                                                        | 50%       | 2.38%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.36%  | OK     |
| CARRY8                                                    | 25%       | 4.58%  | OK     |
| MUXF7                                                     | 15%       | 0.16%  | OK     |
| DSP                                                       | 80%       | 6.49%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 6.49%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2196      | 256    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.09   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.263ns)         | 0         | 12     | REVIEW |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------+---------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN       | ENDPOINT PIN                    | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                      |                                 |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------+---------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.118 | ap_CS_fsm_reg[244]/C | add_ln18_85_reg_12248_reg[27]/D |           34 |        208 |          9.879 |          3.827 |        6.052 |
| Path2 | 0.127 | ap_CS_fsm_reg[244]/C | add_ln18_85_reg_12248_reg[25]/D |           34 |        208 |          9.870 |          3.819 |        6.051 |
| Path3 | 0.139 | ap_CS_fsm_reg[244]/C | add_ln18_85_reg_12248_reg[26]/D |           34 |        208 |          9.858 |          3.806 |        6.052 |
| Path4 | 0.157 | ap_CS_fsm_reg[244]/C | add_ln18_85_reg_12248_reg[24]/D |           34 |        208 |          9.841 |          3.791 |        6.050 |
| Path5 | 0.288 | ap_CS_fsm_reg[244]/C | add_ln18_85_reg_12248_reg[23]/D |           33 |        208 |          9.710 |          3.664 |        6.046 |
+-------+-------+----------------------+---------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------+-------------------+
    | Path1 Cells                                                                                           | Primitive Type    |
    +-------------------------------------------------------------------------------------------------------+-------------------+
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[27]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[25]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[26]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[24]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[23]                                                                         | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------------------------------------------+-------------------+
    | Path2 Cells                                                                                           | Primitive Type    |
    +-------------------------------------------------------------------------------------------------------+-------------------+
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[27]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[25]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[26]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[24]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[23]                                                                         | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------------------------------------------+-------------------+
    | Path3 Cells                                                                                           | Primitive Type    |
    +-------------------------------------------------------------------------------------------------------+-------------------+
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[27]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[25]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[26]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[24]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[23]                                                                         | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------------------------------------------+-------------------+
    | Path4 Cells                                                                                           | Primitive Type    |
    +-------------------------------------------------------------------------------------------------------+-------------------+
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[27]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[25]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[26]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[24]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[23]                                                                         | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------------------------------------------+-------------------+
    | Path5 Cells                                                                                           | Primitive Type    |
    +-------------------------------------------------------------------------------------------------------+-------------------+
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[27]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[25]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[26]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[24]                                                                         | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[244]                                                                                    | REGISTER.SDR.FDRE |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536 | CLB.LUT.LUT5      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169 | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27  | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5   | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11   | CLB.SRL.SRLC32E   |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2              | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1               | CLB.LUT.LUT6      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38      | CLB.LUT.LUT1      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30  | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19      | CLB.LUT.LUT3      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12      | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3   | CLB.CARRY.CARRY8  |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5       | CLB.LUT.LUT2      |
    | fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1   | CLB.CARRY.CARRY8  |
    | add_ln18_85_reg_12248_reg[23]                                                                         | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------------------------------------------+-------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------+
| Report Type              | Report Location                                                |
+--------------------------+----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/FIR_HLS_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/FIR_HLS_failfast_synth.rpt                 |
| power                    | impl/verilog/report/FIR_HLS_power_synth.rpt                    |
| timing                   | impl/verilog/report/FIR_HLS_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/FIR_HLS_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/FIR_HLS_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/FIR_HLS_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------+


