// Seed: 3230746625
`define pp_2 0
`define pp_3 0
`define pp_4 0
`default_nettype `pp_4 `timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1
);
  type_3(
      id_1, id_0, id_0
  );
  assign id_0 = 1;
  assign id_0 = id_1;
endmodule
