{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700521282501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700521282501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 17:01:22 2023 " "Processing started: Mon Nov 20 17:01:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700521282501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700521282501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Filtro-de-imagenes -c Filtro-de-imagenes --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Filtro-de-imagenes -c Filtro-de-imagenes --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700521282501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700521282815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700521282815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "main_tb.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/main_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/write_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/write_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_mem " "Found entity 1: write_mem" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/topram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/topram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topRam_tb " "Found entity 1: topRam_tb" {  } { { "Modulos/Procesador/topRam_tb.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/topram.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/topram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topRam " "Found entity 1: topRam" {  } { { "Modulos/Procesador/topRam.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288189 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_module.sv(38) " "Verilog HDL Module Instantiation warning at top_module.sv(38): ignored dangling comma in List of Port Connections" {  } { { "Modulos/Procesador/top_module.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/top_module.sv" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1700521288191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "Modulos/Procesador/top_module.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/top_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "Modulos/Procesador/sumador.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Modulos/Procesador/register_file.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/pc_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/pc_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_logic " "Found entity 1: PC_logic" {  } { { "Modulos/Procesador/PC_logic.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/PC_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Modulos/Procesador/mux2.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/mux_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/mux_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_21 " "Found entity 1: mux_21" {  } { { "Modulos/Procesador/mux_21.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "Modulos/Procesador/main_decoder.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/main_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "Modulos/Procesador/imem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/hhclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/hhclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hhclock " "Found entity 1: hhclock" {  } { { "Modulos/Procesador/hhclock.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/hhclock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "Modulos/Procesador/flopr.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "Modulos/Procesador/flopenr.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288205 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "Modulos/Procesador/extend.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700521288206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Modulos/Procesador/extend.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/dmem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/dmem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_tb " "Found entity 1: dmem_tb" {  } { { "Modulos/Procesador/dmem_tb.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/dmem_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "Modulos/Procesador/dmem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288209 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(27) " "Verilog HDL warning at decoder.sv(27): extended using \"x\" or \"z\"" {  } { { "Modulos/Procesador/decoder.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/decoder.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700521288210 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(40) " "Verilog HDL warning at decoder.sv(40): extended using \"x\" or \"z\"" {  } { { "Modulos/Procesador/decoder.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/decoder.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700521288210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Modulos/Procesador/decoder.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/deco_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/deco_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco_ALU " "Found entity 1: Deco_ALU" {  } { { "Modulos/Procesador/Deco_ALU.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/Deco_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Modulos/Procesador/datapath.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/d_fflopreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/d_fflopreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_fflopReg " "Found entity 1: D_fflopReg" {  } { { "Modulos/Procesador/D_fflopReg.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/D_fflopReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Modulos/Procesador/controller.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "Modulos/Procesador/control_unit.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/control_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/condition_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/condition_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condition_logic " "Found entity 1: condition_logic" {  } { { "Modulos/Procesador/condition_logic.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/condition_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CondEx condEX condition_check.sv(3) " "Verilog HDL Declaration information at condition_check.sv(3): object \"CondEx\" differs only in case from object \"condEX\" in the same scope" {  } { { "Modulos/Procesador/condition_check.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/condition_check.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700521288220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/condition_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/condition_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condition_check " "Found entity 1: condition_check" {  } { { "Modulos/Procesador/condition_check.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/condition_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/cond_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/cond_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "Modulos/Procesador/cond_logic.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/cond_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/cond_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/cond_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "Modulos/Procesador/cond_check.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/cond_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "Modulos/Procesador/arm.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/aluaritmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/aluaritmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AluAritmetic " "Found entity 1: AluAritmetic" {  } { { "Modulos/Procesador/AluAritmetic.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/AluAritmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Modulos/Procesador/alu.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Modulos/Procesador/adder.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/vga/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/vga/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Modulos/VGA/Counter.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/VGA/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288230 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 video_controller.sv(47) " "Verilog HDL Expression warning at video_controller.sv(47): truncated literal to match 2 bits" {  } { { "Modulos/VGA/video_controller.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/VGA/video_controller.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1700521288232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/vga/video_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/vga/video_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_controller " "Found entity 1: video_controller" {  } { { "Modulos/VGA/video_controller.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/VGA/video_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/vga/vga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/vga/vga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_tb " "Found entity 1: VGA_tb" {  } { { "Modulos/VGA/VGA_tb.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/VGA/VGA_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288233 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_pll.sv(14) " "Verilog HDL information at VGA_pll.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "Modulos/VGA/VGA_pll.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/VGA/VGA_pll.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1700521288234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/vga/vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/vga/vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_pll " "Found entity 1: VGA_pll" {  } { { "Modulos/VGA/VGA_pll.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/VGA/VGA_pll.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/vga/sincronizador_vertical.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/vga/sincronizador_vertical.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizador_vertical " "Found entity 1: sincronizador_vertical" {  } { { "Modulos/VGA/sincronizador_vertical.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/VGA/sincronizador_vertical.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/vga/sincronizador_horizontal.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/vga/sincronizador_horizontal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizador_horizontal " "Found entity 1: sincronizador_horizontal" {  } { { "Modulos/VGA/sincronizador_horizontal.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/VGA/sincronizador_horizontal.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/vga/counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/vga/counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_tb " "Found entity 1: Counter_tb" {  } { { "Modulos/VGA/Counter_tb.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/VGA/Counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/procesador.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/procesador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Procesador " "Found entity 1: Procesador" {  } { { "Modulos/Procesador/Procesador.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/Procesador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/procesador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/procesador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Procesador_tb " "Found entity 1: Procesador_tb" {  } { { "Modulos/Procesador/Procesador_tb.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/Procesador_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_cont top_module.sv(17) " "Verilog HDL Implicit Net warning at top_module.sv(17): created implicit net for \"addr_cont\"" {  } { { "Modulos/Procesador/top_module.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/top_module.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700521288242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Procesador " "Elaborating entity \"Procesador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700521288285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm " "Elaborating entity \"arm\" for hierarchy \"arm:arm\"" {  } { { "Modulos/Procesador/Procesador.sv" "arm" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/Procesador.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm\|controller:c\"" {  } { { "Modulos/Procesador/arm.sv" "c" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/arm.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:arm\|controller:c\|decoder:dec\"" {  } { { "Modulos/Procesador/controller.sv" "dec" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\"" {  } { { "Modulos/Procesador/controller.sv" "cl" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "Modulos/Procesador/cond_logic.sv" "flagreg1" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/cond_logic.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_check arm:arm\|controller:c\|condlogic:cl\|cond_check:cc " "Elaborating entity \"cond_check\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|cond_check:cc\"" {  } { { "Modulos/Procesador/cond_logic.sv" "cc" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/cond_logic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm\|datapath:dp\"" {  } { { "Modulos/Procesador/arm.sv" "dp" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/arm.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "Modulos/Procesador/datapath.sv" "pcmux" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "Modulos/Procesador/datapath.sv" "pcreg" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "Modulos/Procesador/datapath.sv" "pcadd1" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "Modulos/Procesador/datapath.sv" "ra1mux" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file arm:arm\|datapath:dp\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"arm:arm\|datapath:dp\|register_file:rf\"" {  } { { "Modulos/Procesador/datapath.sv" "rf" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm\|datapath:dp\|extend:ext\"" {  } { { "Modulos/Procesador/datapath.sv" "ext" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\"" {  } { { "Modulos/Procesador/datapath.sv" "alu" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluAritmetic arm:arm\|datapath:dp\|alu:alu\|AluAritmetic:arithmetics " "Elaborating entity \"AluAritmetic\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|AluAritmetic:arithmetics\"" {  } { { "Modulos/Procesador/alu.sv" "arithmetics" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "Modulos/Procesador/Procesador.sv" "imem" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/Procesador.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288302 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 63 imem.sv(6) " "Verilog HDL warning at imem.sv(6): number of words (6) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "Modulos/Procesador/imem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/imem.sv" 6 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1700521288303 "|main|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(3) " "Net \"RAM.data_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/Procesador/imem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700521288303 "|main|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(3) " "Net \"RAM.waddr_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/Procesador/imem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700521288303 "|main|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(3) " "Net \"RAM.we_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/Procesador/imem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700521288303 "|main|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "Modulos/Procesador/Procesador.sv" "dmem" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/Procesador.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram dmem:dmem\|ram:ram " "Elaborating entity \"ram\" for hierarchy \"dmem:dmem\|ram:ram\"" {  } { { "Modulos/Procesador/dmem.sv" "ram" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/dmem.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:dmem\|ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:dmem\|ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:dmem\|ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:dmem\|ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:dmem\|ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:dmem\|ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_data.mif " "Parameter \"init_file\" = \"ram_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288338 ""}  } { { "ram.v" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1700521288338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mpo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpo1 " "Found entity 1: altsyncram_mpo1" {  } { { "db/altsyncram_mpo1.tdf" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/db/altsyncram_mpo1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mpo1 dmem:dmem\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated " "Elaborating entity \"altsyncram_mpo1\" for hierarchy \"dmem:dmem\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla dmem:dmem\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"dmem:dmem\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_mpo1.tdf" "decode3" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/db/altsyncram_mpo1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a dmem:dmem\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"dmem:dmem\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_mpo1.tdf" "rden_decode" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/db/altsyncram_mpo1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700521288519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700521288519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb dmem:dmem\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"dmem:dmem\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_mpo1.tdf" "mux2" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/db/altsyncram_mpo1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700521288519 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1700521288643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/output_files/Filtro-de-imagenes.map.smsg " "Generated suppressed messages file C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/output_files/Filtro-de-imagenes.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1700521288672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700521288681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 17:01:28 2023 " "Processing ended: Mon Nov 20 17:01:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700521288681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700521288681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700521288681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700521288681 ""}
