(pcb E:\msx\vhd_if_c9c_cartversion\vhd_if_c9c.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  170994 -158052  159702 -158052  159702 -169736  94170.5 -169736
            94170.5 -158052  81915 -158052  81915 -149542  70994 -149542
            70994 -17686  170994 -17686  170994 -158052)
    )
    (keepout "" (polygon signal 0  154502 -151516  154210 -151586  153929 -151694  153666 -151838
            153424 -152017  153208 -152226  153022 -152462  152868 -152720
            152751 -152997  152672 -153287  152632 -153585  152632 -153885
            152672 -154183  152751 -154473  152868 -154750  153022 -155008
            153208 -155244  153424 -155453  153666 -155632  153929 -155776
            154210 -155884  154502 -155954  154801 -155984  155102 -155974
            155398 -155924  155685 -155835  155958 -155708  156211 -155546
            156441 -155352  156642 -155129  156812 -154882  156948 -154613
            157047 -154329  157106 -154035  157126 -153735  157106 -153435
            157047 -153141  156948 -152857  156812 -152588  156642 -152341
            156441 -152118  156211 -151924  155958 -151762  155685 -151635
            155398 -151546  155102 -151496  154801 -151486  154502 -151516))
    (keepout "" (polygon signal 0  98619.8 -146516  98327.4 -146586  98046.9 -146694  97783.3 -146838
            97541.3 -147017  97325.3 -147226  97139 -147462  96985.8 -147720
            96868.5 -147997  96789.1 -148287  96749 -148585  96749 -148885
            96789.1 -149183  96868.5 -149473  96985.8 -149750  97139 -150008
            97325.3 -150244  97541.3 -150453  97783.3 -150632  98046.9 -150776
            98327.4 -150884  98619.8 -150954  98918.8 -150984  99219.2 -150974
            99515.6 -150924  99802.7 -150835  100075 -150708  100329 -150546
            100558 -150352  100760 -150129  100930 -149882  101065 -149613
            101164 -149329  101224 -149035  101244 -148735  101224 -148435
            101164 -148141  101065 -147857  100930 -147588  100760 -147341
            100558 -147118  100329 -146924  100075 -146762  99802.7 -146635
            99515.6 -146546  99219.2 -146496  98918.8 -146486  98619.8 -146516))
    (via "Via[0-1]_800:400_um" "Via[0-1]_2000:1000_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place J10 119380 -43624.5 front 0 (PN CONN_01x04))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x15_P2.54mm_Vertical
      (place J2 80962.5 -62103 front 90 (PN CONN_01x15))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R30 131572 -27432 front 0 (PN 220R))
      (place R27 131636 -42926 front 0 (PN 220R))
      (place R24 137350 -91503.5 front 180 (PN 10K))
      (place R23 140716 -88011 front 180 (PN 10K))
      (place R20 73660 -112078 front 90 (PN 10K))
      (place R19 153098 -64135 front 0 (PN 1M))
      (place R18 133985 -64833.5 front 180 (PN 2K2))
      (place R17 140208 -59055 front 180 (PN 10K))
      (place R16 167640 -147955 front 180 (PN 47K))
      (place R15 151892 -107950 front 180 (PN 10K))
      (place R14 75120.5 -89090.5 front 0 (PN 10K))
      (place R11 139128 -32766 front 180 (PN 220R))
      (place R9 139256 -45466 front 180 (PN 220R))
      (place R8 128968 -48006 front 270 (PN 10K))
      (place R6 139128 -35179 front 180 (PN 220R))
      (place R2 139256 -30162.5 front 180 (PN 220R))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place JP5 74041 -80899 front 0 (PN Jumper))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place FL8 148463 -26352.5 front 90 (PN EMI_Filter_LCL))
      (place FL7 149352 -49339.5 front 90 (PN EMI_Filter_LCL))
      (place FL6 149098 -45529.5 front 90 (PN EMI_Filter_LCL))
      (place FL5 154114 -34163 front 270 (PN EMI_Filter_LCL))
      (place FL4 154432 -53149.5 front 270 (PN EMI_Filter_LCL))
      (place FL3 154114 -41783 front 270 (PN EMI_Filter_LCL))
      (place FL2 154114 -37909.5 front 270 (PN EMI_Filter_LCL))
      (place FL1 154114 -30289.5 front 270 (PN EMI_Filter_LCL))
    )
    (component "Diode_THT:D_A-405_P7.62mm_Horizontal"
      (place D14 131890 -23241 front 0 (PN D))
      (place D13 127698 -19875.5 front 0 (PN D))
      (place D12 123000 -43688 front 270 (PN 1N4148))
      (place D11 125857 -51308 front 90 (PN 1N4148))
      (place D10 112838 -30607 front 270 (PN 1N4148))
      (place D9 112712 -20320 front 270 (PN 1N4148))
      (place D8 124078 -30734 front 270 (PN 1N4148))
      (place D7 123952 -20193 front 270 (PN 1N4148))
      (place D6 116458 -30734 front 270 (PN 1N4148))
      (place D5 116586 -20320 front 270 (PN 1N4148))
      (place D4 120142 -30734 front 270 (PN 1N4148))
      (place D3 120142 -20320 front 270 (PN 1N4148))
      (place D2 109030 -30607 front 270 (PN 1N4148))
      (place D1 108902 -20320 front 270 (PN 1N4148))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place IC1 128778 -68453 front 270 (PN 80C49C))
      (place IC2 129286 -97028 front 270 (PN "NEC D8255AC-2"))
    )
    (component "Crystal:Crystal_HC18-U_Vertical"
      (place Y1 164846 -68961 front 270 (PN 6Mhz))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN2 142113 -47879 front 90 (PN 8x4K7))
      (place RN1 119698 -90551 front 180 (PN 8x10K))
    )
    (component "Package_TO_SOT_THT:TO-92S_Wide"
      (place Q2 128714 -40132 front 0 (PN "NPN (D637)"))
      (place Q1 73660 -115380 front 270 (PN "NPN (D637)"))
    )
    (component Inductor_THT:L_Axial_L5.0mm_D3.6mm_P10.00mm_Horizontal_Murata_BL01RN1A2A2
      (place L2 145796 -57721.5 front 0 (PN L))
    )
    (component "Connector_Dsub:DSUB-15_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm"
      (place J3 160464 -30607 front 90 (PN DB15_Female))
    )
    (component "msx cartridge:msx_cartridge"
      (place J1 127000 -164148 front 0 (PN Conn_02x25_Odd_Even))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place IC12 156782 -67881.5 front 270 (PN 74H004P))
      (place IC10 164465 -132588 front 270 (PN 74LS04))
      (place IC4 164084 -117920 front 270 (PN 74LS02))
      (place IC8 137795 -132588 front 270 (PN 74LS32))
      (place IC6 141796 -117602 front 270 (PN 74LS30))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place IC3 108585 -123508 front 270 (PN 27C256))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C122 164592 -79248 front 0 (PN 27pF))
      (place C121 164338 -63563.5 front 0 (PN 27pF))
      (place C12 160084 -75565 front 270 (PN 100nF))
      (place C10 168021 -140589 front 90 (PN 100nF))
      (place C9 168275 -125349 front 90 (PN 100nF))
      (place C8 141478 -140018 front 90 (PN 100nF))
      (place C6 144844 -124142 front 90 (PN 100nF))
      (place C3 112712 -138240 front 90 (PN 100nF))
      (place C2 133350 -111379 front 90 (PN 100nF))
      (place C1 132461 -76073 front 90 (PN 100nF))
    )
    (component Capacitor_THT:CP_Radial_D10.0mm_P5.00mm
      (place C4 86169.5 -151702 front 0 (PN 100uf/6.3V))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x15_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -37350  1800 1800))
      (outline (path signal 50  -1800 -37350  1800 -37350))
      (outline (path signal 50  -1800 1800  -1800 -37350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -36890))
      (outline (path signal 120  -1330 -1270  -1330 -36890))
      (outline (path signal 120  -1330 -36890  1330 -36890))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -36830  -1270 635))
      (outline (path signal 100  1270 -36830  -1270 -36830))
      (outline (path signal 100  1270 1270  1270 -36830))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  2010 800  2010 -800))
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Diode_THT:D_A-405_P7.62mm_Horizontal"
      (outline (path signal 50  8770 1600  -1150 1600))
      (outline (path signal 50  8770 -1600  8770 1600))
      (outline (path signal 50  -1150 -1600  8770 -1600))
      (outline (path signal 50  -1150 1600  -1150 -1600))
      (outline (path signal 120  1870 1470  1870 -1470))
      (outline (path signal 120  2110 1470  2110 -1470))
      (outline (path signal 120  1990 1470  1990 -1470))
      (outline (path signal 120  6530 -1470  6530 -1140))
      (outline (path signal 120  1090 -1470  6530 -1470))
      (outline (path signal 120  1090 -1140  1090 -1470))
      (outline (path signal 120  6530 1470  6530 1140))
      (outline (path signal 120  1090 1470  6530 1470))
      (outline (path signal 120  1090 1140  1090 1470))
      (outline (path signal 100  1890 1350  1890 -1350))
      (outline (path signal 100  2090 1350  2090 -1350))
      (outline (path signal 100  1990 1350  1990 -1350))
      (outline (path signal 100  7620 0  6410 0))
      (outline (path signal 100  0 0  1210 0))
      (outline (path signal 100  6410 1350  1210 1350))
      (outline (path signal 100  6410 -1350  6410 1350))
      (outline (path signal 100  1210 -1350  6410 -1350))
      (outline (path signal 100  1210 1350  1210 -1350))
      (pin Oval[A]Pad_1800x1800_um 2 7620 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Crystal:Crystal_HC18-U_Vertical"
      (outline (path signal 50  8400 2800  -3500 2800))
      (outline (path signal 50  8400 -2800  8400 2800))
      (outline (path signal 50  -3500 -2800  8400 -2800))
      (outline (path signal 50  -3500 2800  -3500 -2800))
      (outline (path signal 120  -675 -2525  5575 -2525))
      (outline (path signal 120  -675 2525  5575 2525))
      (outline (path signal 100  -550 -2000  5450 -2000))
      (outline (path signal 100  -550 2000  5450 2000))
      (outline (path signal 100  -675 -2325  5575 -2325))
      (outline (path signal 100  -675 2325  5575 2325))
      (pin Round[A]Pad_1500_um 2 4900 0)
      (pin Round[A]Pad_1500_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92S_Wide"
      (outline (path signal 120  670 -750  4420 -750))
      (outline (path signal 120  4420 -750  4570 0))
      (outline (path signal 120  4570 0  3970 1550))
      (outline (path signal 120  670 -750  520 0))
      (outline (path signal 120  520 0  1120 1550))
      (outline (path signal 120  1120 1550  3970 1550))
      (outline (path signal 120  620 -850  4470 -850))
      (outline (path signal 120  4470 -850  4500 -700))
      (outline (path signal 120  4350 700  4020 1600))
      (outline (path signal 120  4020 1600  1070 1600))
      (outline (path signal 120  1070 1600  700 700))
      (outline (path signal 50  520 -1000  4570 -1000))
      (outline (path signal 50  4570 -1000  4650 -850))
      (outline (path signal 50  4500 850  4120 1800))
      (outline (path signal 50  4120 1800  970 1800))
      (outline (path signal 50  4500 850  5850 850))
      (outline (path signal 50  5850 850  5850 -850))
      (outline (path signal 50  5850 -850  4650 -850))
      (outline (path signal 50  510 -1000  430 -850))
      (outline (path signal 50  580 850  960 1800))
      (outline (path signal 50  580 850  -700 850))
      (outline (path signal 50  -700 850  -700 -850))
      (outline (path signal 50  -700 -850  430 -850))
      (pin Rect[A]Pad_1050x1300_um (rotate 180) 1 0 0)
      (pin Oval[A]Pad_1050x1300_um (rotate 180) 3 5080 0)
      (pin Oval[A]Pad_1050x1300_um (rotate 180) 2 2540 0)
    )
    (image Inductor_THT:L_Axial_L5.0mm_D3.6mm_P10.00mm_Horizontal_Murata_BL01RN1A2A2
      (outline (path signal 50  11050 2050  -1050 2050))
      (outline (path signal 50  11050 -2050  11050 2050))
      (outline (path signal 50  -1050 -2050  11050 -2050))
      (outline (path signal 50  -1050 2050  -1050 -2050))
      (outline (path signal 120  9000 0  7620 0))
      (outline (path signal 120  1000 0  2380 0))
      (outline (path signal 120  7620 1920  2380 1920))
      (outline (path signal 120  7620 -1920  7620 1920))
      (outline (path signal 120  2380 -1920  7620 -1920))
      (outline (path signal 120  2380 1920  2380 -1920))
      (outline (path signal 100  10000 0  7500 0))
      (outline (path signal 100  0 0  2500 0))
      (outline (path signal 100  7500 1800  2500 1800))
      (outline (path signal 100  7500 -1800  7500 1800))
      (outline (path signal 100  2500 -1800  7500 -1800))
      (outline (path signal 100  2500 1800  2500 -1800))
      (pin Oval[A]Pad_1600x1600_um 2 10000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Connector_Dsub:DSUB-15_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm"
      (outline (path signal 50  10450 2350  -29800 2350))
      (outline (path signal 50  10450 -17650  10450 2350))
      (outline (path signal 50  -29800 -17650  10450 -17650))
      (outline (path signal 50  -29800 2350  -29800 -17650))
      (outline (path signal 120  0 2321.32  -250 2754.34))
      (outline (path signal 120  250 2754.34  0 2321.32))
      (outline (path signal 120  -250 2754.34  250 2754.34))
      (outline (path signal 120  9965 1860  9965 -10480))
      (outline (path signal 120  -29355 1860  9965 1860))
      (outline (path signal 120  -29355 -10480  -29355 1860))
      (outline (path signal 100  8555 -10540  8555 -1420))
      (outline (path signal 100  5355 -10540  5355 -1420))
      (outline (path signal 100  -24745 -10540  -24745 -1420))
      (outline (path signal 100  -27945 -10540  -27945 -1420))
      (outline (path signal 100  9455 -10940  4455 -10940))
      (outline (path signal 100  9455 -15940  9455 -10940))
      (outline (path signal 100  4455 -15940  9455 -15940))
      (outline (path signal 100  4455 -10940  4455 -15940))
      (outline (path signal 100  -23845 -10940  -28845 -10940))
      (outline (path signal 100  -23845 -15940  -23845 -10940))
      (outline (path signal 100  -28845 -15940  -23845 -15940))
      (outline (path signal 100  -28845 -10940  -28845 -15940))
      (outline (path signal 100  2605 -10940  -21995 -10940))
      (outline (path signal 100  2605 -17110  2605 -10940))
      (outline (path signal 100  -21995 -17110  2605 -17110))
      (outline (path signal 100  -21995 -10940  -21995 -17110))
      (outline (path signal 100  9905 -10540  -29295 -10540))
      (outline (path signal 100  9905 -10940  9905 -10540))
      (outline (path signal 100  -29295 -10940  9905 -10940))
      (outline (path signal 100  -29295 -10540  -29295 -10940))
      (outline (path signal 100  9905 1800  -29295 1800))
      (outline (path signal 100  9905 -10540  9905 1800))
      (outline (path signal 100  -29295 -10540  9905 -10540))
      (outline (path signal 100  -29295 1800  -29295 -10540))
      (pin Round[A]Pad_4000_um 0 6955 -1420)
      (pin Round[A]Pad_4000_um 0@1 -26345 -1420)
      (pin Round[A]Pad_1600_um 15 -18005 -2840)
      (pin Round[A]Pad_1600_um 14 -15235 -2840)
      (pin Round[A]Pad_1600_um 13 -12465 -2840)
      (pin Round[A]Pad_1600_um 12 -9695 -2840)
      (pin Round[A]Pad_1600_um 11 -6925 -2840)
      (pin Round[A]Pad_1600_um 10 -4155 -2840)
      (pin Round[A]Pad_1600_um 9 -1385 -2840)
      (pin Round[A]Pad_1600_um 8 -19390 0)
      (pin Round[A]Pad_1600_um 7 -16620 0)
      (pin Round[A]Pad_1600_um 6 -13850 0)
      (pin Round[A]Pad_1600_um 5 -11080 0)
      (pin Round[A]Pad_1600_um 4 -8310 0)
      (pin Round[A]Pad_1600_um 3 -5540 0)
      (pin Round[A]Pad_1600_um 2 -2770 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "msx cartridge:msx_cartridge"
      (pin Rect[T]Pad_1500x11000_um 8 22860 127)
      (pin Rect[T]Pad_1500x11000_um 6 25400 127)
      (pin Rect[T]Pad_1500x11000_um 4 27940 127)
      (pin Rect[T]Pad_1500x11000_um 2 30480 127)
      (pin Rect[T]Pad_1500x11000_um 10 20320 127)
      (pin Rect[T]Pad_1500x11000_um 12 17780 127)
      (pin Rect[T]Pad_1500x11000_um 14 15240 127)
      (pin Rect[T]Pad_1500x11000_um 16 12700 127)
      (pin Rect[T]Pad_1500x11000_um 18 10160 127)
      (pin Rect[T]Pad_1500x11000_um 20 7620 127)
      (pin Rect[T]Pad_1500x11000_um 22 5080 127)
      (pin Rect[T]Pad_1500x11000_um 24 2540 127)
      (pin Rect[T]Pad_1500x11000_um 26 0 127)
      (pin Rect[T]Pad_1500x11000_um 28 -2540 127)
      (pin Rect[T]Pad_1500x11000_um 30 -5080 127)
      (pin Rect[T]Pad_1500x11000_um 32 -7620 127)
      (pin Rect[T]Pad_1500x11000_um 34 -10160 127)
      (pin Rect[T]Pad_1500x11000_um 36 -12700 127)
      (pin Rect[T]Pad_1500x11000_um 38 -15240 127)
      (pin Rect[T]Pad_1500x11000_um 40 -17780 127)
      (pin Rect[T]Pad_1500x11000_um 42 -20320 127)
      (pin Rect[T]Pad_1500x11000_um 44 -22860 523.24)
      (pin Rect[T]Pad_1500x11000_um 46 -25400 127)
      (pin Rect[T]Pad_1500x11000_um 48 -27940 127)
      (pin Rect[T]Pad_1500x11000_um 50 -30480 127)
      (pin Rect[B]Pad_1500x11000_um 49 -30480 127)
      (pin Rect[B]Pad_1500x11000_um 47 -27940 127)
      (pin Rect[B]Pad_1500x11000_um 45 -25400 127)
      (pin Rect[B]Pad_1500x11000_um 43 -22860 127)
      (pin Rect[B]Pad_1500x11000_um 41 -20320 127)
      (pin Rect[B]Pad_1500x11000_um 39 -17780 127)
      (pin Rect[B]Pad_1500x11000_um 37 -15240 127)
      (pin Rect[B]Pad_1500x11000_um 35 -12700 127)
      (pin Rect[B]Pad_1500x11000_um 33 -10160 127)
      (pin Rect[B]Pad_1500x11000_um 31 -7620 127)
      (pin Rect[B]Pad_1500x11000_um 29 -5080 127)
      (pin Rect[B]Pad_1500x11000_um 27 -2540 127)
      (pin Rect[B]Pad_1500x11000_um 25 0 127)
      (pin Rect[B]Pad_1500x11000_um 23 2540 127)
      (pin Rect[B]Pad_1500x11000_um 21 5080 127)
      (pin Rect[B]Pad_1500x11000_um 19 7620 127)
      (pin Rect[B]Pad_1500x11000_um 17 10160 127)
      (pin Rect[B]Pad_1500x11000_um 15 12700 127)
      (pin Rect[B]Pad_1500x11000_um 13 15240 127)
      (pin Rect[B]Pad_1500x11000_um 11 17780 127)
      (pin Rect[B]Pad_1500x11000_um 9 20320 127)
      (pin Rect[B]Pad_1500x11000_um 7 22860 127)
      (pin Rect[B]Pad_1500x11000_um 5 25400 127)
      (pin Rect[B]Pad_1500x11000_um 3 27940 127)
      (pin Rect[B]Pad_1500x11000_um 1 30480 127)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D10.0mm_P5.00mm
      (outline (path signal 120  -2479.65 3375  -2479.65 2375))
      (outline (path signal 120  -2979.65 2875  -1979.65 2875))
      (outline (path signal 120  7581 599  7581 -599))
      (outline (path signal 120  7541 862  7541 -862))
      (outline (path signal 120  7501 1062  7501 -1062))
      (outline (path signal 120  7461 1230  7461 -1230))
      (outline (path signal 120  7421 1378  7421 -1378))
      (outline (path signal 120  7381 1510  7381 -1510))
      (outline (path signal 120  7341 1630  7341 -1630))
      (outline (path signal 120  7301 1742  7301 -1742))
      (outline (path signal 120  7261 1846  7261 -1846))
      (outline (path signal 120  7221 1944  7221 -1944))
      (outline (path signal 120  7181 2037  7181 -2037))
      (outline (path signal 120  7141 2125  7141 -2125))
      (outline (path signal 120  7101 2209  7101 -2209))
      (outline (path signal 120  7061 2289  7061 -2289))
      (outline (path signal 120  7021 2365  7021 -2365))
      (outline (path signal 120  6981 2439  6981 -2439))
      (outline (path signal 120  6941 2510  6941 -2510))
      (outline (path signal 120  6901 2579  6901 -2579))
      (outline (path signal 120  6861 2645  6861 -2645))
      (outline (path signal 120  6821 2709  6821 -2709))
      (outline (path signal 120  6781 2770  6781 -2770))
      (outline (path signal 120  6741 2830  6741 -2830))
      (outline (path signal 120  6701 2889  6701 -2889))
      (outline (path signal 120  6661 2945  6661 -2945))
      (outline (path signal 120  6621 3000  6621 -3000))
      (outline (path signal 120  6581 3054  6581 -3054))
      (outline (path signal 120  6541 3106  6541 -3106))
      (outline (path signal 120  6501 3156  6501 -3156))
      (outline (path signal 120  6461 3206  6461 -3206))
      (outline (path signal 120  6421 3254  6421 -3254))
      (outline (path signal 120  6381 3301  6381 -3301))
      (outline (path signal 120  6341 3347  6341 -3347))
      (outline (path signal 120  6301 3392  6301 -3392))
      (outline (path signal 120  6261 3436  6261 -3436))
      (outline (path signal 120  6221 -1241  6221 -3478))
      (outline (path signal 120  6221 3478  6221 1241))
      (outline (path signal 120  6181 -1241  6181 -3520))
      (outline (path signal 120  6181 3520  6181 1241))
      (outline (path signal 120  6141 -1241  6141 -3561))
      (outline (path signal 120  6141 3561  6141 1241))
      (outline (path signal 120  6101 -1241  6101 -3601))
      (outline (path signal 120  6101 3601  6101 1241))
      (outline (path signal 120  6061 -1241  6061 -3640))
      (outline (path signal 120  6061 3640  6061 1241))
      (outline (path signal 120  6021 -1241  6021 -3679))
      (outline (path signal 120  6021 3679  6021 1241))
      (outline (path signal 120  5981 -1241  5981 -3716))
      (outline (path signal 120  5981 3716  5981 1241))
      (outline (path signal 120  5941 -1241  5941 -3753))
      (outline (path signal 120  5941 3753  5941 1241))
      (outline (path signal 120  5901 -1241  5901 -3789))
      (outline (path signal 120  5901 3789  5901 1241))
      (outline (path signal 120  5861 -1241  5861 -3824))
      (outline (path signal 120  5861 3824  5861 1241))
      (outline (path signal 120  5821 -1241  5821 -3858))
      (outline (path signal 120  5821 3858  5821 1241))
      (outline (path signal 120  5781 -1241  5781 -3892))
      (outline (path signal 120  5781 3892  5781 1241))
      (outline (path signal 120  5741 -1241  5741 -3925))
      (outline (path signal 120  5741 3925  5741 1241))
      (outline (path signal 120  5701 -1241  5701 -3957))
      (outline (path signal 120  5701 3957  5701 1241))
      (outline (path signal 120  5661 -1241  5661 -3989))
      (outline (path signal 120  5661 3989  5661 1241))
      (outline (path signal 120  5621 -1241  5621 -4020))
      (outline (path signal 120  5621 4020  5621 1241))
      (outline (path signal 120  5581 -1241  5581 -4050))
      (outline (path signal 120  5581 4050  5581 1241))
      (outline (path signal 120  5541 -1241  5541 -4080))
      (outline (path signal 120  5541 4080  5541 1241))
      (outline (path signal 120  5501 -1241  5501 -4110))
      (outline (path signal 120  5501 4110  5501 1241))
      (outline (path signal 120  5461 -1241  5461 -4138))
      (outline (path signal 120  5461 4138  5461 1241))
      (outline (path signal 120  5421 -1241  5421 -4166))
      (outline (path signal 120  5421 4166  5421 1241))
      (outline (path signal 120  5381 -1241  5381 -4194))
      (outline (path signal 120  5381 4194  5381 1241))
      (outline (path signal 120  5341 -1241  5341 -4221))
      (outline (path signal 120  5341 4221  5341 1241))
      (outline (path signal 120  5301 -1241  5301 -4247))
      (outline (path signal 120  5301 4247  5301 1241))
      (outline (path signal 120  5261 -1241  5261 -4273))
      (outline (path signal 120  5261 4273  5261 1241))
      (outline (path signal 120  5221 -1241  5221 -4298))
      (outline (path signal 120  5221 4298  5221 1241))
      (outline (path signal 120  5181 -1241  5181 -4323))
      (outline (path signal 120  5181 4323  5181 1241))
      (outline (path signal 120  5141 -1241  5141 -4347))
      (outline (path signal 120  5141 4347  5141 1241))
      (outline (path signal 120  5101 -1241  5101 -4371))
      (outline (path signal 120  5101 4371  5101 1241))
      (outline (path signal 120  5061 -1241  5061 -4395))
      (outline (path signal 120  5061 4395  5061 1241))
      (outline (path signal 120  5021 -1241  5021 -4417))
      (outline (path signal 120  5021 4417  5021 1241))
      (outline (path signal 120  4981 -1241  4981 -4440))
      (outline (path signal 120  4981 4440  4981 1241))
      (outline (path signal 120  4941 -1241  4941 -4462))
      (outline (path signal 120  4941 4462  4941 1241))
      (outline (path signal 120  4901 -1241  4901 -4483))
      (outline (path signal 120  4901 4483  4901 1241))
      (outline (path signal 120  4861 -1241  4861 -4504))
      (outline (path signal 120  4861 4504  4861 1241))
      (outline (path signal 120  4821 -1241  4821 -4525))
      (outline (path signal 120  4821 4525  4821 1241))
      (outline (path signal 120  4781 -1241  4781 -4545))
      (outline (path signal 120  4781 4545  4781 1241))
      (outline (path signal 120  4741 -1241  4741 -4564))
      (outline (path signal 120  4741 4564  4741 1241))
      (outline (path signal 120  4701 -1241  4701 -4584))
      (outline (path signal 120  4701 4584  4701 1241))
      (outline (path signal 120  4661 -1241  4661 -4603))
      (outline (path signal 120  4661 4603  4661 1241))
      (outline (path signal 120  4621 -1241  4621 -4621))
      (outline (path signal 120  4621 4621  4621 1241))
      (outline (path signal 120  4581 -1241  4581 -4639))
      (outline (path signal 120  4581 4639  4581 1241))
      (outline (path signal 120  4541 -1241  4541 -4657))
      (outline (path signal 120  4541 4657  4541 1241))
      (outline (path signal 120  4501 -1241  4501 -4674))
      (outline (path signal 120  4501 4674  4501 1241))
      (outline (path signal 120  4461 -1241  4461 -4690))
      (outline (path signal 120  4461 4690  4461 1241))
      (outline (path signal 120  4421 -1241  4421 -4707))
      (outline (path signal 120  4421 4707  4421 1241))
      (outline (path signal 120  4381 -1241  4381 -4723))
      (outline (path signal 120  4381 4723  4381 1241))
      (outline (path signal 120  4341 -1241  4341 -4738))
      (outline (path signal 120  4341 4738  4341 1241))
      (outline (path signal 120  4301 -1241  4301 -4754))
      (outline (path signal 120  4301 4754  4301 1241))
      (outline (path signal 120  4261 -1241  4261 -4768))
      (outline (path signal 120  4261 4768  4261 1241))
      (outline (path signal 120  4221 -1241  4221 -4783))
      (outline (path signal 120  4221 4783  4221 1241))
      (outline (path signal 120  4181 -1241  4181 -4797))
      (outline (path signal 120  4181 4797  4181 1241))
      (outline (path signal 120  4141 -1241  4141 -4811))
      (outline (path signal 120  4141 4811  4141 1241))
      (outline (path signal 120  4101 -1241  4101 -4824))
      (outline (path signal 120  4101 4824  4101 1241))
      (outline (path signal 120  4061 -1241  4061 -4837))
      (outline (path signal 120  4061 4837  4061 1241))
      (outline (path signal 120  4021 -1241  4021 -4850))
      (outline (path signal 120  4021 4850  4021 1241))
      (outline (path signal 120  3981 -1241  3981 -4862))
      (outline (path signal 120  3981 4862  3981 1241))
      (outline (path signal 120  3941 -1241  3941 -4874))
      (outline (path signal 120  3941 4874  3941 1241))
      (outline (path signal 120  3901 -1241  3901 -4885))
      (outline (path signal 120  3901 4885  3901 1241))
      (outline (path signal 120  3861 -1241  3861 -4897))
      (outline (path signal 120  3861 4897  3861 1241))
      (outline (path signal 120  3821 -1241  3821 -4907))
      (outline (path signal 120  3821 4907  3821 1241))
      (outline (path signal 120  3781 -1241  3781 -4918))
      (outline (path signal 120  3781 4918  3781 1241))
      (outline (path signal 120  3741 4928  3741 -4928))
      (outline (path signal 120  3701 4938  3701 -4938))
      (outline (path signal 120  3661 4947  3661 -4947))
      (outline (path signal 120  3621 4956  3621 -4956))
      (outline (path signal 120  3581 4965  3581 -4965))
      (outline (path signal 120  3541 4974  3541 -4974))
      (outline (path signal 120  3501 4982  3501 -4982))
      (outline (path signal 120  3461 4990  3461 -4990))
      (outline (path signal 120  3421 4997  3421 -4997))
      (outline (path signal 120  3381 5004  3381 -5004))
      (outline (path signal 120  3341 5011  3341 -5011))
      (outline (path signal 120  3301 5018  3301 -5018))
      (outline (path signal 120  3261 5024  3261 -5024))
      (outline (path signal 120  3221 5030  3221 -5030))
      (outline (path signal 120  3180 5035  3180 -5035))
      (outline (path signal 120  3140 5040  3140 -5040))
      (outline (path signal 120  3100 5045  3100 -5045))
      (outline (path signal 120  3060 5050  3060 -5050))
      (outline (path signal 120  3020 5054  3020 -5054))
      (outline (path signal 120  2980 5058  2980 -5058))
      (outline (path signal 120  2940 5062  2940 -5062))
      (outline (path signal 120  2900 5065  2900 -5065))
      (outline (path signal 120  2860 5068  2860 -5068))
      (outline (path signal 120  2820 5070  2820 -5070))
      (outline (path signal 120  2780 5073  2780 -5073))
      (outline (path signal 120  2740 5075  2740 -5075))
      (outline (path signal 120  2700 5077  2700 -5077))
      (outline (path signal 120  2660 5078  2660 -5078))
      (outline (path signal 120  2620 5079  2620 -5079))
      (outline (path signal 120  2580 5080  2580 -5080))
      (outline (path signal 120  2540 5080  2540 -5080))
      (outline (path signal 120  2500 5080  2500 -5080))
      (outline (path signal 100  -1288.86 2687.5  -1288.86 1687.5))
      (outline (path signal 100  -1788.86 2187.5  -788.861 2187.5))
      (outline (path signal 50  7750 0  7670.24 -911.653  7433.39 -1795.61  7046.63 -2625
            6521.73 -3374.64  5874.64 -4021.73  5125 -4546.63  4295.61 -4933.39
            3411.65 -5170.24  2500 -5250  1588.35 -5170.24  704.394 -4933.39
            -125 -4546.63  -874.635 -4021.73  -1521.73 -3374.64  -2046.63 -2625
            -2433.39 -1795.61  -2670.24 -911.653  -2750 0  -2670.24 911.653
            -2433.39 1795.61  -2046.63 2625  -1521.73 3374.64  -874.635 4021.73
            -125 4546.63  704.394 4933.39  1588.35 5170.24  2500 5250  3411.65 5170.24
            4295.61 4933.39  5125 4546.63  5874.64 4021.73  6521.73 3374.64
            7046.63 2625  7433.39 1795.61  7670.24 911.653  7750 0))
      (outline (path signal 120  7620 0  7542.22 -889.079  7311.23 -1751.14  6934.05 -2560
            6422.15 -3291.07  5791.07 -3922.15  5060 -4434.05  4251.14 -4811.23
            3389.08 -5042.22  2500 -5120  1610.92 -5042.22  748.857 -4811.23
            -60 -4434.05  -791.073 -3922.15  -1422.15 -3291.07  -1934.05 -2560
            -2311.23 -1751.14  -2542.22 -889.079  -2620 0  -2542.22 889.079
            -2311.23 1751.14  -1934.05 2560  -1422.15 3291.07  -791.073 3922.15
            -60 4434.05  748.857 4811.23  1610.92 5042.22  2500 5120  3389.08 5042.22
            4251.14 4811.23  5060 4434.05  5791.07 3922.15  6422.15 3291.07
            6934.05 2560  7311.23 1751.14  7542.22 889.079  7620 0))
      (outline (path signal 100  7500 0  7419.65 -892.784  7181.17 -1756.87  6792.24 -2564.5
            6265.36 -3289.69  5617.45 -3909.16  4869.34 -4402.98  4045.09 -4755.28
            3171.17 -4954.75  2275.68 -4994.97  1387.39 -4874.64  534.875 -4597.64
            -254.485 -4172.87  -955.313 -3613.97  -1545.09 -2938.93  -2004.84 -2169.42
            -2319.81 -1330.18  -2479.87 -448.197  -2479.87 448.197  -2319.81 1330.18
            -2004.84 2169.42  -1545.09 2938.93  -955.313 3613.97  -254.485 4172.87
            534.875 4597.64  1387.39 4874.64  2275.68 4994.97  3171.17 4954.75
            4045.09 4755.28  4869.34 4402.98  5617.45 3909.16  6265.36 3289.69
            6792.24 2564.5  7181.17 1756.87  7419.65 892.784  7500 0))
      (pin Round[A]Pad_2000_um 2 5000 0)
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1300_um
      (shape (path F.Cu 1050  0 -125  0 125))
      (shape (path B.Cu 1050  0 -125  0 125))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_1500x11000_um
      (shape (rect B.Cu -750 -5500 750 5500))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1300_um
      (shape (rect F.Cu -525 -650 525 650))
      (shape (rect B.Cu -525 -650 525 650))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x11000_um
      (shape (rect F.Cu -750 -5500 750 5500))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack "Via[0-1]_2000:1000_um"
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
  )
  (network
    (net A6
      (pins J1-22 IC10-5 IC3-4)
    )
    (net A2
      (pins J1-30 IC6-11 IC3-8)
    )
    (net A4
      (pins J1-32 IC6-3 IC3-6)
    )
    (net 5V
      (pins J2-1 D13-1 D11-1 IC1-40 IC1-26 RN2-1 RN1-1 R24-1 R23-1 R18-1 R17-1 R16-1
        R15-1 R14-1 J1-47 J1-45 IC12-14 IC10-14 IC4-14 IC8-14 IC6-14 IC3-28 IC3-1
        IC2-26 D9-1 D7-1 D5-1 D3-1 D1-1 C12-1 C10-1 C9-1 C8-1 C6-1 C4-1 C3-1 C2-1
        C1-1)
    )
    (net GND
      (pins J10-1 J2-14 JP5-1 FL8-2 D14-2 D12-2 IC1-20 IC1-7 Q2-3 Q1-3 L2-1 J1-43
        J1-41 IC12-7 IC12-5 IC10-7 IC10-13 IC10-9 IC10-1 IC4-7 IC4-6 IC4-3 IC4-2 IC4-8
        IC8-7 IC6-7 IC3-14 IC2-7 FL7-2 FL6-2 FL5-2 FL4-2 FL3-2 FL2-2 FL1-2 D10-2 D8-2
        D6-2 D4-2 D2-2 C122-2 C121-2 C12-2 C10-2 C9-2 C8-2 C6-2 C4-2 C3-2 C2-2 C1-2)
    )
    (net A5
      (pins J1-31 IC6-2 IC3-5)
    )
    (net A3
      (pins J1-29 IC6-4 IC3-7)
    )
    (net A7
      (pins J1-21 IC6-1 IC3-3)
    )
    (net CLK
      (pins J2-15 IC1-2 R18-2 IC12-4)
    )
    (net BUSDIR
      (pins J1-10 IC10-10)
    )
    (net "Net-(C121-Pad1)"
      (pins Y1-1 R19-1 IC12-3 IC12-2 C121-1)
    )
    (net "Net-(C122-Pad1)"
      (pins Y1-2 R19-2 IC12-1 C122-1)
    )
    (net "Net-(D1-Pad2)"
      (pins IC1-37 R2-2 D2-1 D1-2)
    )
    (net VHD4PULLUP
      (pins RN2-6 Q2-2 FL2-3 D4-1 D3-2)
    )
    (net "Net-(D5-Pad2)"
      (pins IC1-38 R6-2 D6-1 D5-2)
    )
    (net "Net-(D7-Pad2)"
      (pins IC1-36 R9-2 D8-1 D7-2)
    )
    (net "Net-(D10-Pad1)"
      (pins R11-2 IC12-11 D10-1 D9-2)
    )
    (net VHD10PULLUP
      (pins RN2-8 R2-1 FL1-3)
    )
    (net VHD10
      (pins J3-10 FL1-1)
    )
    (net VHD4
      (pins J3-4 FL2-1)
    )
    (net VHD12PULLUP
      (pins RN2-5 R6-1 FL3-3)
    )
    (net VHD12
      (pins J3-12 FL3-1)
    )
    (net VHD8PULLUP
      (pins RN2-2 R9-1 FL4-3)
    )
    (net VHD8
      (pins J3-8 FL4-1)
    )
    (net VHD3PULLUP
      (pins RN2-7 R11-1 FL5-3)
    )
    (net VHD3
      (pins J3-3 FL5-1)
    )
    (net "Net-(FL6-Pad3)"
      (pins J3-6 FL6-3)
    )
    (net "Net-(FL7-Pad3)"
      (pins J3-7 FL7-3)
    )
    (net T1_PC7
      (pins IC1-39 R24-2 IC2-10)
    )
    (net "Net-(IC1-Pad19)"
      (pins IC1-19 RN1-9 IC2-37)
    )
    (net "Net-(IC1-Pad18)"
      (pins IC1-18 RN1-8 IC2-38)
    )
    (net "Net-(IC1-Pad17)"
      (pins IC1-17 RN1-7 IC2-39)
    )
    (net "Net-(IC1-Pad16)"
      (pins IC1-16 RN1-6 IC2-40)
    )
    (net "Net-(IC1-Pad35)"
      (pins IC1-35 IC12-13)
    )
    (net "Net-(IC1-Pad15)"
      (pins IC1-15 RN1-5 IC2-1)
    )
    (net "Net-(IC1-Pad14)"
      (pins IC1-14 RN1-4 IC2-2)
    )
    (net "Net-(IC1-Pad13)"
      (pins IC1-13 RN1-3 IC2-3)
    )
    (net "Net-(IC1-Pad12)"
      (pins IC1-12 RN1-2 IC2-4)
    )
    (net WR_PC4
      (pins IC1-10 IC2-13)
    )
    (net RD_PC6
      (pins IC1-8 IC2-11)
    )
    (net "Net-(IC1-Pad6)"
      (pins IC1-6 IC12-10)
    )
    (net "Net-(IC1-Pad25)"
      (pins IC1-25 R14-2)
    )
    (net "Net-(IC1-Pad5)"
      (pins IC1-5 R17-2)
    )
    (net P2.0_PC0
      (pins IC1-21 IC2-14)
    )
    (net T0_PC5
      (pins IC1-1 R23-2 IC2-12)
    )
    (net "Net-(IC2-Pad17)"
      (pins R20-2 IC2-17)
    )
    (net "Net-(IC2-Pad36)"
      (pins IC8-8 IC2-36)
    )
    (net "Net-(IC12-Pad8)"
      (pins IC12-8 IC2-35)
    )
    (net "Net-(IC2-Pad6)"
      (pins IC4-11 IC4-4 IC2-6)
    )
    (net "Net-(IC2-Pad5)"
      (pins IC4-12 IC8-6 IC2-5)
    )
    (net "Net-(IC3-Pad20)"
      (pins IC8-3 IC3-20)
    )
    (net "Net-(IC6-Pad5)"
      (pins R15-2 IC6-6 IC6-5)
    )
    (net "Net-(IC10-Pad6)"
      (pins IC10-6 IC6-12)
    )
    (net IOE_
      (pins J1-11 IC8-13)
    )
    (net "Net-(IC10-Pad4)"
      (pins IC10-4 IC8-12)
    )
    (net RD_
      (pins J1-14 IC8-5 IC8-1)
    )
    (net "Net-(IC8-Pad10)"
      (pins IC8-11 IC8-4 IC8-10)
    )
    (net WR_
      (pins J1-13 IC8-9)
    )
    (net "Net-(IC10-Pad11)"
      (pins IC10-11 IC4-13)
    )
    (net LIR_
      (pins J1-9 IC10-3)
    )
    (net "Net-(IC12-Pad12)"
      (pins R8-2 IC12-12)
    )
    (net "Net-(J1-Pad44)"
      (pins J1-44 J1-46)
    )
    (net "Net-(J3-Pad14)"
      (pins L2-2 J3-15 J3-14)
    )
    (net "Net-(Q1-Pad1)"
      (pins R20-1 Q1-1)
    )
    (net "Net-(Q2-Pad1)"
      (pins R8-1 Q2-1)
    )
    (net RESET_
      (pins IC1-4 R16-2 J1-15 IC12-9)
    )
    (net D0
      (pins J1-34 IC3-11 IC2-34)
    )
    (net D1
      (pins J1-33 IC3-12 IC2-33)
    )
    (net D2
      (pins J1-36 IC3-13 IC2-32)
    )
    (net D3
      (pins J1-35 IC3-15 IC2-31)
    )
    (net D4
      (pins J1-38 IC3-16 IC2-30)
    )
    (net D5
      (pins J1-37 IC3-17 IC2-29)
    )
    (net A0
      (pins J1-28 IC3-10 IC2-9)
    )
    (net D6
      (pins J1-40 IC3-18 IC2-28)
    )
    (net A1
      (pins J1-27 IC3-9 IC2-8)
    )
    (net D7
      (pins J1-39 IC3-19 IC2-27)
    )
    (net A14
      (pins J1-25 IC3-27)
    )
    (net A13
      (pins J1-26 IC3-26)
    )
    (net A8
      (pins J1-24 IC3-25)
    )
    (net A9
      (pins J1-17 IC3-24)
    )
    (net A11
      (pins J1-19 IC3-23)
    )
    (net SLOT_
      (pins J1-4 IC3-22)
    )
    (net A10
      (pins J1-20 IC3-21)
    )
    (net A12
      (pins J1-23 IC3-2)
    )
    (net A15
      (pins J1-18 IC8-2)
    )
    (net INT01_
      (pins Q1-2 J1-8)
    )
    (net "Net-(IC4-Pad10)"
      (pins IC4-5 IC4-10)
    )
    (net "Net-(IC4-Pad9)"
      (pins IC4-9 IC6-8)
    )
    (net VHD9
      (pins FL8-3 J3-9)
    )
    (net P1.7_CPU2_P2.7
      (pins J2-9 IC1-34)
    )
    (net P1.6_CPU2_P2.6
      (pins J2-8 IC1-33)
    )
    (net P1.5_CPU2_P2.5
      (pins J2-7 IC1-32)
    )
    (net P1.4_CPU2_P2.4
      (pins J2-6 IC1-31)
    )
    (net P1.3_CPU2_P2.3
      (pins J2-5 IC1-30)
    )
    (net P1.2_CPU2_P2.2
      (pins J2-4 IC1-29)
    )
    (net P1.1_CPU2_P2.1
      (pins J2-3 IC1-28)
    )
    (net P1.0_CPU2_P2.0
      (pins J2-2 IC1-27)
    )
    (net P2.3_CPU2_P1.4
      (pins J2-12 IC1-24)
    )
    (net P2.2_CPU2_P1.5
      (pins J2-11 JP5-2 IC1-23)
    )
    (net P7
      (pins J10-3 R27-1 D12-1 D11-2)
    )
    (net P9
      (pins J10-2 R30-1 D14-1 D13-2)
    )
    (net P6
      (pins J10-4 FL6-1)
    )
    (net VHD7PULLUP
      (pins R27-2 RN2-3 FL7-1)
    )
    (net VHD9PULLUP
      (pins R30-2 FL8-1 RN2-9)
    )
    (net CPU2_P1.6
      (pins J2-10 IC1-22 IC2-15)
    )
    (class kicad_default "" A0 A1 A10 A11 A12 A13 A14 A15 A2 A3 A4 A5 A6 A7
      A8 A9 BUSDIR CLK CPU2_P1.6 CS12_ CS1_ CS2_ D0 D1 D2 D3 D4 D5 D6 D7 INT01_
      IOE_ LIR_ MERQ_ "Net-(C121-Pad1)" "Net-(C122-Pad1)" "Net-(D1-Pad2)"
      "Net-(D10-Pad1)" "Net-(D5-Pad2)" "Net-(D7-Pad2)" "Net-(FL6-Pad3)" "Net-(FL7-Pad3)"
      "Net-(IC1-Pad11)" "Net-(IC1-Pad12)" "Net-(IC1-Pad13)" "Net-(IC1-Pad14)"
      "Net-(IC1-Pad15)" "Net-(IC1-Pad16)" "Net-(IC1-Pad17)" "Net-(IC1-Pad18)"
      "Net-(IC1-Pad19)" "Net-(IC1-Pad25)" "Net-(IC1-Pad3)" "Net-(IC1-Pad35)"
      "Net-(IC1-Pad5)" "Net-(IC1-Pad6)" "Net-(IC1-Pad9)" "Net-(IC10-Pad11)"
      "Net-(IC10-Pad12)" "Net-(IC10-Pad2)" "Net-(IC10-Pad4)" "Net-(IC10-Pad6)"
      "Net-(IC10-Pad8)" "Net-(IC12-Pad12)" "Net-(IC12-Pad6)" "Net-(IC12-Pad8)"
      "Net-(IC2-Pad16)" "Net-(IC2-Pad17)" "Net-(IC2-Pad18)" "Net-(IC2-Pad19)"
      "Net-(IC2-Pad20)" "Net-(IC2-Pad21)" "Net-(IC2-Pad22)" "Net-(IC2-Pad23)"
      "Net-(IC2-Pad24)" "Net-(IC2-Pad25)" "Net-(IC2-Pad36)" "Net-(IC2-Pad5)"
      "Net-(IC2-Pad6)" "Net-(IC3-Pad20)" "Net-(IC4-Pad1)" "Net-(IC4-Pad10)"
      "Net-(IC4-Pad9)" "Net-(IC6-Pad5)" "Net-(IC8-Pad10)" "Net-(J1-Pad16)"
      "Net-(J1-Pad42)" "Net-(J1-Pad44)" "Net-(J1-Pad48)" "Net-(J1-Pad49)"
      "Net-(J1-Pad5)" "Net-(J1-Pad50)" "Net-(J2-Pad13)" "Net-(J3-Pad1)" "Net-(J3-Pad11)"
      "Net-(J3-Pad13)" "Net-(J3-Pad2)" "Net-(J3-Pad5)" "Net-(Q1-Pad1)" "Net-(Q2-Pad1)"
      "Net-(RN2-Pad4)" P1.0_CPU2_P2.0 P1.1_CPU2_P2.1 P1.2_CPU2_P2.2 P1.3_CPU2_P2.3
      P1.4_CPU2_P2.4 P1.5_CPU2_P2.5 P1.6_CPU2_P2.6 P1.7_CPU2_P2.7 P2.0_PC0
      P2.2_CPU2_P1.5 P2.3_CPU2_P1.4 P6 P7 P9 RD_ RD_PC6 RESET_ RFSH_ SLOT_
      T0_PC5 T1_PC7 VHD10 VHD10PULLUP VHD12 VHD12PULLUP VHD3 VHD3PULLUP VHD4
      VHD4PULLUP VHD7PULLUP VHD8 VHD8PULLUP VHD9 VHD9PULLUP WAIT_ WR_ WR_PC4
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power 5V GND "Net-(J3-Pad14)"
      (circuit
        (use_via Via[0-1]_2000:1000_um)
      )
      (rule
        (width 1500)
        (clearance 400.1)
      )
    )
  )
  (wiring
  )
)
