0 1 1
3 n1 ~ 2 1884 1778 0 0 ~
3 n5 ~ 2 1724 1220 0 0 ~
3 n29 ~ 2 3164 790 0 0 ~
3 n30 ~ 2 2724 758 0 0 ~
3 N20 ~ 2 3484 264 0 0 ~
3 N22 ~ 2 2844 1252 0 0 ~
3 n34 ~ 2 3244 1252 0 0 ~
3 n4 ~ 2 2124 758 0 0 ~
3 n36 ~ 2 2764 1220 0 0 ~
3 n41 ~ 2 3044 1220 0 0 ~
3 N19 ~ 2 2524 1252 0 0 ~
3 n33 ~ 2 3364 1778 0 0 ~
3 mem_addr_enable ~ 2 1964 400 0 0 ~
3 n35 ~ 2 3164 1252 0 0 ~
3 n7 ~ 2 3564 790 0 0 ~
3 n39 ~ 2 2964 232 0 0 ~
3 n9 ~ 2 2044 1778 0 0 ~
3 n40 ~ 2 2884 56 0 0 ~
3 n8 ~ 2 1004 1044 0 0 ~
3 n6 ~ 2 1004 1954 0 0 ~
3 n31 ~ 2 2764 1778 0 0 ~
3 n44 ~ 2 3604 1746 0 0 ~
3 n28 ~ 2 2844 790 0 0 ~
3 n2 ~ 2 1764 1746 0 0 ~
3 n42 ~ 2 3444 1220 0 0 ~
3 n38 ~ 2 3604 1220 0 0 ~
3 counter_state_3_port ~ 2 2604 1220 0 0 ~
3 n3 ~ 2 2964 1778 0 0 ~
3 counter_state_1_port ~ 2 2284 1778 0 0 ~
3 n27 ~ 2 3564 1220 0 0 ~
3 N21 ~ 2 3044 264 0 0 ~
3 n45 ~ 2 3324 56 0 0 ~
3 n32 ~ 2 2684 790 0 0 ~
3 n37 ~ 2 3004 790 0 0 ~
3 N23 ~ 2 1844 1778 0 0 ~
3 n43 ~ 2 2964 1220 0 0 ~
3 n10 ~ 2 2484 758 0 0 ~
3 counter_state_2_port ~ 2 2364 1778 0 0 ~
3 counter_state_0_port ~ 2 2284 1220 0 0 ~
3 counter_state_4_port ~ 2 2604 1778 0 0 ~
