{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718795247125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718795247126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 04:07:26 2024 " "Processing started: Wed Jun 19 04:07:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718795247126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718795247126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70_Ethernet -c DE2_70_Ethernet " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_Ethernet -c DE2_70_Ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718795247126 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718795247545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/de2_70_ethernet.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/de2_70_ethernet.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet " "Found entity 1: DE2_70_Ethernet" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_avalon_st_adapter " "Found entity 1: DE2_70_Ethernet_avalon_st_adapter" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_avalon_st_adapter_timing_adapter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_avalon_st_adapter_timing_adapter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0 " "Found entity 1: DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_avalon_st_adapter_timing_adapter_0_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_avalon_st_adapter_timing_adapter_0_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_avalon_st_adapter_error_adapter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_avalon_st_adapter_error_adapter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE2_70_Ethernet_avalon_st_adapter_error_adapter_0" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_error_adapter_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_error_adapter_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_irq_mapper " "Found entity 1: DE2_70_Ethernet_irq_mapper" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_irq_mapper.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_70_ethernet/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248087 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_rsp_xbar_mux_001 " "Found entity 1: DE2_70_Ethernet_rsp_xbar_mux_001" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_mux_001.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_rsp_xbar_mux " "Found entity 1: DE2_70_Ethernet_rsp_xbar_mux" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_mux.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_rsp_xbar_demux_002 " "Found entity 1: DE2_70_Ethernet_rsp_xbar_demux_002" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_demux_002.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_rsp_xbar_demux " "Found entity 1: DE2_70_Ethernet_rsp_xbar_demux" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_demux.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_cmd_xbar_mux " "Found entity 1: DE2_70_Ethernet_cmd_xbar_mux" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_cmd_xbar_mux.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_cmd_xbar_demux_001 " "Found entity 1: DE2_70_Ethernet_cmd_xbar_demux_001" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_cmd_xbar_demux_001.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_cmd_xbar_demux " "Found entity 1: DE2_70_Ethernet_cmd_xbar_demux" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_cmd_xbar_demux.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_70_Ethernet_id_router_002.sv(48) " "Verilog HDL Declaration information at DE2_70_Ethernet_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router_002.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718795248243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_70_Ethernet_id_router_002.sv(49) " "Verilog HDL Declaration information at DE2_70_Ethernet_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router_002.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718795248243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_id_router_002_default_decode " "Found entity 1: DE2_70_Ethernet_id_router_002_default_decode" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router_002.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248243 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_70_Ethernet_id_router_002 " "Found entity 2: DE2_70_Ethernet_id_router_002" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router_002.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_70_Ethernet_id_router.sv(48) " "Verilog HDL Declaration information at DE2_70_Ethernet_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718795248254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_70_Ethernet_id_router.sv(49) " "Verilog HDL Declaration information at DE2_70_Ethernet_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718795248254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_id_router_default_decode " "Found entity 1: DE2_70_Ethernet_id_router_default_decode" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248254 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_70_Ethernet_id_router " "Found entity 2: DE2_70_Ethernet_id_router" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_70_Ethernet_addr_router_001.sv(48) " "Verilog HDL Declaration information at DE2_70_Ethernet_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router_001.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718795248265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_70_Ethernet_addr_router_001.sv(49) " "Verilog HDL Declaration information at DE2_70_Ethernet_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router_001.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718795248265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_addr_router_001_default_decode " "Found entity 1: DE2_70_Ethernet_addr_router_001_default_decode" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router_001.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248266 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_70_Ethernet_addr_router_001 " "Found entity 2: DE2_70_Ethernet_addr_router_001" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router_001.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_70_Ethernet_addr_router.sv(48) " "Verilog HDL Declaration information at DE2_70_Ethernet_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718795248274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_70_Ethernet_addr_router.sv(49) " "Verilog HDL Declaration information at DE2_70_Ethernet_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718795248274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_addr_router_default_decode " "Found entity 1: DE2_70_Ethernet_addr_router_default_decode" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248275 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_70_Ethernet_addr_router " "Found entity 2: DE2_70_Ethernet_addr_router" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_altpll_0.v 3 3 " "Found 3 design units, including 3 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_altpll_0_dffpipe_l2c " "Found entity 1: DE2_70_Ethernet_altpll_0_dffpipe_l2c" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248332 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_70_Ethernet_altpll_0_stdsync_sv6 " "Found entity 2: DE2_70_Ethernet_altpll_0_stdsync_sv6" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248332 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_70_Ethernet_altpll_0 " "Found entity 3: DE2_70_Ethernet_altpll_0" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_lcd_16207_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_lcd_16207_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_lcd_16207_0 " "Found entity 1: DE2_70_Ethernet_lcd_16207_0" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_eth_tse_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_eth_tse_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_eth_tse_0 " "Found entity 1: DE2_70_Ethernet_eth_tse_0" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_clk_cntl.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_crc328checker.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_crc328generator.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_crc32ctl8.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_crc32galois8.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_gmii_io.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_lb_read_cntl.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_lb_wrt_cntl.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_hashing.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_host_control.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_host_control_small.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_control.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map_small.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795248976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795248976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_shared_mac_control.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_shared_register_map.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_lfsr_10.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altshifttaps.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_fifoless_mac_rx.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_fifoless_mac_tx.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_magic_detection.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mdio.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mii_rx_if.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795249988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795249988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mii_tx_if.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_pipeline_base.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_pipeline_stage.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_quad_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_quad_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_quad_16x32 " "Found entity 1: altera_tse_quad_16x32" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_quad_16x32.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_quad_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_quad_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_quad_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_quad_8x32 " "Found entity 1: altera_tse_quad_8x32" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_quad_8x32.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_quad_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_retransmit_cntl.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rgmii_module.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_ff_length.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_stat_extract.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_timing_adapter32.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_timing_adapter8.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_1geth.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_fifoless_1geth.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_wo_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_mac_woff.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mac_woff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_woff " "Found entity 1: altera_tse_mac_woff" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_woff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_woff.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795250920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795250920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_ff_length.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_stat_extract.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_false_path_marker.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_clock_crosser.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_13.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_gray_cnt.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_bin_cnt.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_ph_calculator.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_ph_calculator.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_sdpm_gen.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/altera_tse_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dc_fifo " "Found entity 1: altera_tse_dc_fifo" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_dc_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_dc_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_jtag_uart_0_sim_scfifo_w " "Found entity 1: DE2_70_Ethernet_jtag_uart_0_sim_scfifo_w" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251489 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_70_Ethernet_jtag_uart_0_scfifo_w " "Found entity 2: DE2_70_Ethernet_jtag_uart_0_scfifo_w" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251489 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_70_Ethernet_jtag_uart_0_sim_scfifo_r " "Found entity 3: DE2_70_Ethernet_jtag_uart_0_sim_scfifo_r" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251489 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_70_Ethernet_jtag_uart_0_scfifo_r " "Found entity 4: DE2_70_Ethernet_jtag_uart_0_scfifo_r" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251489 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_70_Ethernet_jtag_uart_0 " "Found entity 5: DE2_70_Ethernet_jtag_uart_0" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_onchip_memory2_0 " "Found entity 1: DE2_70_Ethernet_onchip_memory2_0" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_onchip_memory2_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_nios2_qsys_0_ic_data_module " "Found entity 1: DE2_70_Ethernet_nios2_qsys_0_ic_data_module" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_70_Ethernet_nios2_qsys_0_ic_tag_module " "Found entity 2: DE2_70_Ethernet_nios2_qsys_0_ic_tag_module" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_70_Ethernet_nios2_qsys_0_bht_module " "Found entity 3: DE2_70_Ethernet_nios2_qsys_0_bht_module" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module " "Found entity 4: DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module " "Found entity 5: DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_70_Ethernet_nios2_qsys_0_dc_tag_module " "Found entity 6: DE2_70_Ethernet_nios2_qsys_0_dc_tag_module" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE2_70_Ethernet_nios2_qsys_0_dc_data_module " "Found entity 7: DE2_70_Ethernet_nios2_qsys_0_dc_data_module" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE2_70_Ethernet_nios2_qsys_0_dc_victim_module " "Found entity 8: DE2_70_Ethernet_nios2_qsys_0_dc_victim_module" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug " "Found entity 9: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem " "Found entity 11: DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break " "Found entity 13: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE2_70_Ethernet_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_td_mode" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE2_70_Ethernet_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 19: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 20: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 21: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE2_70_Ethernet_nios2_qsys_0_nios2_oci_pib " "Found entity 23: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_pib" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im " "Found entity 24: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE2_70_Ethernet_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: DE2_70_Ethernet_nios2_qsys_0_nios2_performance_monitors" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE2_70_Ethernet_nios2_qsys_0_nios2_oci " "Found entity 26: DE2_70_Ethernet_nios2_qsys_0_nios2_oci" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE2_70_Ethernet_nios2_qsys_0 " "Found entity 27: DE2_70_Ethernet_nios2_qsys_0" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795251998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795251998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795252000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795252000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_nios2_qsys_0_mult_cell " "Found entity 1: DE2_70_Ethernet_nios2_qsys_0_mult_cell" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_mult_cell.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795252003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795252003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_nios2_qsys_0_oci_test_bench " "Found entity 1: DE2_70_Ethernet_nios2_qsys_0_oci_test_bench" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795252005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795252005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_Ethernet_nios2_qsys_0_test_bench " "Found entity 1: DE2_70_Ethernet_nios2_qsys_0_test_bench" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_test_bench.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795252007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795252007 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_70_Ethernet_nios2_qsys_0.v(2074) " "Verilog HDL or VHDL warning at DE2_70_Ethernet_nios2_qsys_0.v(2074): conditional expression evaluates to a constant" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718795252023 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_70_Ethernet_nios2_qsys_0.v(2076) " "Verilog HDL or VHDL warning at DE2_70_Ethernet_nios2_qsys_0.v(2076): conditional expression evaluates to a constant" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718795252023 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_70_Ethernet_nios2_qsys_0.v(2232) " "Verilog HDL or VHDL warning at DE2_70_Ethernet_nios2_qsys_0.v(2232): conditional expression evaluates to a constant" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718795252024 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_70_Ethernet_nios2_qsys_0.v(3060) " "Verilog HDL or VHDL warning at DE2_70_Ethernet_nios2_qsys_0.v(3060): conditional expression evaluates to a constant" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718795252026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_70_Ethernet " "Elaborating entity \"DE2_70_Ethernet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718795252196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0 DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "nios2_qsys_0" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795252402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_test_bench DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_test_bench:the_DE2_70_Ethernet_nios2_qsys_0_test_bench " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_test_bench\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_test_bench:the_DE2_70_Ethernet_nios2_qsys_0_test_bench\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_test_bench" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 6041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795252833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_ic_data_module DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_ic_data_module:DE2_70_Ethernet_nios2_qsys_0_ic_data " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_ic_data_module\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_ic_data_module:DE2_70_Ethernet_nios2_qsys_0_ic_data\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "DE2_70_Ethernet_nios2_qsys_0_ic_data" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 7066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795252866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_ic_data_module:DE2_70_Ethernet_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_ic_data_module:DE2_70_Ethernet_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795253455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795253635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795253635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_ic_data_module:DE2_70_Ethernet_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_ic_data_module:DE2_70_Ethernet_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795253637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_ic_tag_module DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_ic_tag_module:DE2_70_Ethernet_nios2_qsys_0_ic_tag " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_ic_tag_module\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_ic_tag_module:DE2_70_Ethernet_nios2_qsys_0_ic_tag\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "DE2_70_Ethernet_nios2_qsys_0_ic_tag" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 7132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795253819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_ic_tag_module:DE2_70_Ethernet_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_ic_tag_module:DE2_70_Ethernet_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795253864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bi1 " "Found entity 1: altsyncram_7bi1" {  } { { "db/altsyncram_7bi1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_7bi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795253935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795253935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bi1 DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_ic_tag_module:DE2_70_Ethernet_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7bi1:auto_generated " "Elaborating entity \"altsyncram_7bi1\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_ic_tag_module:DE2_70_Ethernet_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7bi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795253937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_bht_module DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_bht_module:DE2_70_Ethernet_nios2_qsys_0_bht " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_bht_module\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_bht_module:DE2_70_Ethernet_nios2_qsys_0_bht\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "DE2_70_Ethernet_nios2_qsys_0_bht" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 7336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_bht_module:DE2_70_Ethernet_nios2_qsys_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_bht_module:DE2_70_Ethernet_nios2_qsys_0_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ouh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ouh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ouh1 " "Found entity 1: altsyncram_ouh1" {  } { { "db/altsyncram_ouh1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_ouh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795254087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795254087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ouh1 DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_bht_module:DE2_70_Ethernet_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_ouh1:auto_generated " "Elaborating entity \"altsyncram_ouh1\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_bht_module:DE2_70_Ethernet_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_ouh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_a " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_a\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "DE2_70_Ethernet_nios2_qsys_0_register_bank_a" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 7482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_och1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_och1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_och1 " "Found entity 1: altsyncram_och1" {  } { { "db/altsyncram_och1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_och1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795254204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795254204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_och1 DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_och1:auto_generated " "Elaborating entity \"altsyncram_och1\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_och1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_b " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_b\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "DE2_70_Ethernet_nios2_qsys_0_register_bank_b" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 7503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pch1 " "Found entity 1: altsyncram_pch1" {  } { { "db/altsyncram_pch1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_pch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795254412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795254412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pch1 DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_pch1:auto_generated " "Elaborating entity \"altsyncram_pch1\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_pch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_dc_tag_module DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_tag_module:DE2_70_Ethernet_nios2_qsys_0_dc_tag " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_dc_tag_module\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_tag_module:DE2_70_Ethernet_nios2_qsys_0_dc_tag\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "DE2_70_Ethernet_nios2_qsys_0_dc_tag" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 8104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_tag_module:DE2_70_Ethernet_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_tag_module:DE2_70_Ethernet_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ajh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ajh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ajh1 " "Found entity 1: altsyncram_ajh1" {  } { { "db/altsyncram_ajh1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_ajh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795254612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795254612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ajh1 DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_tag_module:DE2_70_Ethernet_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ajh1:auto_generated " "Elaborating entity \"altsyncram_ajh1\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_tag_module:DE2_70_Ethernet_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ajh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_dc_data_module DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_data_module:DE2_70_Ethernet_nios2_qsys_0_dc_data " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_dc_data_module\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_data_module:DE2_70_Ethernet_nios2_qsys_0_dc_data\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "DE2_70_Ethernet_nios2_qsys_0_dc_data" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 8158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_data_module:DE2_70_Ethernet_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_data_module:DE2_70_Ethernet_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29f1 " "Found entity 1: altsyncram_29f1" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_29f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795254770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795254770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29f1 DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_data_module:DE2_70_Ethernet_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated " "Elaborating entity \"altsyncram_29f1\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_data_module:DE2_70_Ethernet_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_dc_victim_module DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_victim_module:DE2_70_Ethernet_nios2_qsys_0_dc_victim " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_dc_victim_module\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_victim_module:DE2_70_Ethernet_nios2_qsys_0_dc_victim\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "DE2_70_Ethernet_nios2_qsys_0_dc_victim" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 8285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_victim_module:DE2_70_Ethernet_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_victim_module:DE2_70_Ethernet_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vc1 " "Found entity 1: altsyncram_9vc1" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795254931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795254931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vc1 DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_victim_module:DE2_70_Ethernet_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated " "Elaborating entity \"altsyncram_9vc1\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_dc_victim_module:DE2_70_Ethernet_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_mult_cell DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_mult_cell\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_mult_cell" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 9878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795254967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795255192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795255192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255284 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1718795255295 "|DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795255993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795256051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795256051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256077 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1718795256090 "|DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_oci\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 10118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem\|DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module:DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem\|DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module:DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem\|DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module:DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem\|DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module:DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jt81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jt81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jt81 " "Found entity 1: altsyncram_jt81" {  } { { "db/altsyncram_jt81.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_jt81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795256701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795256701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jt81 DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem\|DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module:DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_jt81:auto_generated " "Elaborating entity \"altsyncram_jt81\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem\|DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module:DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_jt81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_td_mode DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_td_mode:DE2_70_Ethernet_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_td_mode:DE2_70_Ethernet_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_compute_tm_count DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_compute_tm_count:DE2_70_Ethernet_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_compute_tm_count:DE2_70_Ethernet_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifowp_inc DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifowp_inc:DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifowp_inc:DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifocount_inc DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifocount_inc:DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifocount_inc:DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_oci_test_bench DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo\|DE2_70_Ethernet_nios2_qsys_0_oci_test_bench:the_DE2_70_Ethernet_nios2_qsys_0_oci_test_bench " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_oci_test_bench\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo\|DE2_70_Ethernet_nios2_qsys_0_oci_test_bench:the_DE2_70_Ethernet_nios2_qsys_0_oci_test_bench\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_oci_test_bench" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256960 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE2_70_Ethernet_nios2_qsys_0_oci_test_bench " "Entity \"DE2_70_Ethernet_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_oci_test_bench" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 2582 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1718795256961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_pib DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_pib:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_pib:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_pib\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_pib" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795256992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper\|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper\|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795257005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper\|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper\|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795257061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper.v" "DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795257127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci\|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795257135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_onchip_memory2_0 DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"DE2_70_Ethernet_onchip_memory2_0\" for hierarchy \"DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "onchip_memory2_0" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795257144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795258085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_onchip_memory2_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795258095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE2_70_Ethernet_onchip_memory2_0.hex " "Parameter \"init_file\" = \"DE2_70_Ethernet_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 128000 " "Parameter \"maximum_depth\" = \"128000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128000 " "Parameter \"numwords_a\" = \"128000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795258122 ""}  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_onchip_memory2_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718795258122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sod1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sod1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sod1 " "Found entity 1: altsyncram_sod1" {  } { { "db/altsyncram_sod1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_sod1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795258272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795258272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sod1 DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sod1:auto_generated " "Elaborating entity \"altsyncram_sod1\" for hierarchy \"DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sod1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795258275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_opa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_opa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_opa " "Found entity 1: decode_opa" {  } { { "db/decode_opa.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/decode_opa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795262810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795262810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_opa DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sod1:auto_generated\|decode_opa:decode3 " "Elaborating entity \"decode_opa\" for hierarchy \"DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sod1:auto_generated\|decode_opa:decode3\"" {  } { { "db/altsyncram_sod1.tdf" "decode3" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_sod1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795262812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_llb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_llb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_llb " "Found entity 1: mux_llb" {  } { { "db/mux_llb.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/mux_llb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795262898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795262898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_llb DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sod1:auto_generated\|mux_llb:mux2 " "Elaborating entity \"mux_llb\" for hierarchy \"DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sod1:auto_generated\|mux_llb:mux2\"" {  } { { "db/altsyncram_sod1.tdf" "mux2" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_sod1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795262901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_jtag_uart_0 DE2_70_Ethernet_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"DE2_70_Ethernet_jtag_uart_0\" for hierarchy \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "jtag_uart_0" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_jtag_uart_0_scfifo_w DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w " "Elaborating entity \"DE2_70_Ethernet_jtag_uart_0_scfifo_w\" for hierarchy \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "the_DE2_70_Ethernet_jtag_uart_0_scfifo_w" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "wfifo" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795264436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264436 ""}  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718795264436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795264491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795264491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795264507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795264507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795264525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795264525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795264583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795264583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795264671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795264671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795264725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795264725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795264797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795264797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_jtag_uart_0_scfifo_r DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r " "Elaborating entity \"DE2_70_Ethernet_jtag_uart_0_scfifo_r\" for hierarchy \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "the_DE2_70_Ethernet_jtag_uart_0_scfifo_r" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795264967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"DE2_70_Ethernet_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264968 ""}  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718795264968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_eth_tse_0 DE2_70_Ethernet_eth_tse_0:eth_tse_0 " "Elaborating entity \"DE2_70_Ethernet_eth_tse_0\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "eth_tse_0" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "i_tse_mac" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795264995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "reset_sync_0" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_control.v" "U_REG" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1 " "Elaborated megafunction instantiation \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" 439 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795265183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1 " "Instantiated megafunction \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1\" with the following parameter:" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" 439 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718795265183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_6" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" "U_RXCNT" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1 " "Elaborated megafunction instantiation \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v" 151 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795265327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1 " "Instantiated megafunction \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\" with the following parameter:" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v" 151 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718795265327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265329 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\|altera_std_synchronizer:sync\[0\].u DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1 " "Elaborated megafunction instantiation \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v" 151 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265371 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_ARMSTRONG_INPUT_CLEAR_INVALID" "" "Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone II of altsyncram megafunction cannot use input registers with clear signals" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1718795265409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795265425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265426 ""}  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718795265426 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone II of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone II of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_52k1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_52k1.tdf" 1046 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1718795265483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52k1 " "Found entity 1: altsyncram_52k1" {  } { { "db/altsyncram_52k1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_52k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795265483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795265483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52k1 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_52k1:auto_generated " "Elaborating entity \"altsyncram_52k1\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_52k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" "U_TXCNT" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_counter_cntl.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265566 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_ARMSTRONG_INPUT_CLEAR_INVALID" "" "Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone II of altsyncram megafunction cannot use input registers with clear signals" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1718795265601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265619 ""}  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718795265619 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone II of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone II of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_5vj1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_5vj1.tdf" 1046 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1718795265669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5vj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5vj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5vj1 " "Found entity 1: altsyncram_5vj1" {  } { { "db/altsyncram_5vj1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_5vj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795265669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795265669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5vj1 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_5vj1:auto_generated " "Elaborating entity \"altsyncram_5vj1\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_5vj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_8" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_control.v" "U_CTRL" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_control.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "U_GETH" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_1geth.v" "U_RXSTAT" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_1geth.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_1geth.v" "U_RX" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_1geth.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795265978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_rx.v" "U_CRC" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_rx.v" 2676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_crc328checker.v" "U_GALS" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_rx.v" 3112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_1geth.v" "U_TXSTAT" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_1geth.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_1geth.v" "U_TX" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_1geth.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" "U_SYNC_3" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" "U_CRC" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" 2321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_crc328generator.v" "U_CTL" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_magic_detection DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC " "Elaborating entity \"altera_tse_magic_detection\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "U_MAGIC" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "U_RXFF" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "RX_DATA" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qag1 " "Found entity 1: altsyncram_qag1" {  } { { "db/altsyncram_qag1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_qag1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795266712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795266712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qag1 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_qag1:auto_generated " "Elaborating entity \"altsyncram_qag1\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_qag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vdn1 " "Found entity 1: altsyncram_vdn1" {  } { { "db/altsyncram_vdn1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_vdn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795266770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795266770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vdn1 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_qag1:auto_generated\|altsyncram_vdn1:altsyncram1 " "Elaborating entity \"altsyncram_vdn1\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_qag1:auto_generated\|altsyncram_vdn1:altsyncram1\"" {  } { { "db/altsyncram_qag1.tdf" "altsyncram1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_qag1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "U_RAM" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795266982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u4g1 " "Found entity 1: altsyncram_u4g1" {  } { { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795267077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795267077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u4g1 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated " "Elaborating entity \"altsyncram_u4g1\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_38n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38n1 " "Found entity 1: altsyncram_38n1" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795267131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795267131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38n1 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1 " "Elaborating entity \"altsyncram_38n1\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\"" {  } { { "db/altsyncram_u4g1.tdf" "altsyncram1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "U_WRT" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "U_RD" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "U_TXFF" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_retransmit_cntl DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR " "Elaborating entity \"altera_tse_retransmit_cntl\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "U_RETR" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lfsr_10 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR " "Elaborating entity \"altera_tse_lfsr_10\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_retransmit_cntl.v" "U_LFSR" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_retransmit_cntl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "U_RTSM" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o4g1 " "Found entity 1: altsyncram_o4g1" {  } { { "db/altsyncram_o4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_o4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795267401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795267401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o4g1 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_o4g1:auto_generated " "Elaborating entity \"altsyncram_o4g1\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_o4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "TX_DATA" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4bg1 " "Found entity 1: altsyncram_4bg1" {  } { { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795267567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795267567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4bg1 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated " "Elaborating entity \"altsyncram_4bg1\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9en1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9en1 " "Found entity 1: altsyncram_9en1" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795267626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795267626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9en1 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1 " "Elaborating entity \"altsyncram_9en1\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\"" {  } { { "db/altsyncram_4bg1.tdf" "altsyncram1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_13.v" "U_RAM" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o1g1 " "Found entity 1: altsyncram_o1g1" {  } { { "db/altsyncram_o1g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_o1g1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795267906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795267906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o1g1 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_o1g1:auto_generated " "Elaborating entity \"altsyncram_o1g1\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_o1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t4n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t4n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t4n1 " "Found entity 1: altsyncram_t4n1" {  } { { "db/altsyncram_t4n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_t4n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795267958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795267958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t4n1 DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_o1g1:auto_generated\|altsyncram_t4n1:altsyncram1 " "Elaborating entity \"altsyncram_t4n1\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_o1g1:auto_generated\|altsyncram_t4n1:altsyncram1\"" {  } { { "db/altsyncram_o1g1.tdf" "altsyncram1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_o1g1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795267974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_lcd_16207_0 DE2_70_Ethernet_lcd_16207_0:lcd_16207_0 " "Elaborating entity \"DE2_70_Ethernet_lcd_16207_0\" for hierarchy \"DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "lcd_16207_0" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_altpll_0 DE2_70_Ethernet_altpll_0:altpll_0 " "Elaborating entity \"DE2_70_Ethernet_altpll_0\" for hierarchy \"DE2_70_Ethernet_altpll_0:altpll_0\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "altpll_0" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_altpll_0_stdsync_sv6 DE2_70_Ethernet_altpll_0:altpll_0\|DE2_70_Ethernet_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"DE2_70_Ethernet_altpll_0_stdsync_sv6\" for hierarchy \"DE2_70_Ethernet_altpll_0:altpll_0\|DE2_70_Ethernet_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" "stdsync2" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_altpll_0_dffpipe_l2c DE2_70_Ethernet_altpll_0:altpll_0\|DE2_70_Ethernet_altpll_0_stdsync_sv6:stdsync2\|DE2_70_Ethernet_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE2_70_Ethernet_altpll_0_dffpipe_l2c\" for hierarchy \"DE2_70_Ethernet_altpll_0:altpll_0\|DE2_70_Ethernet_altpll_0_stdsync_sv6:stdsync2\|DE2_70_Ethernet_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" "dffpipe3" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE2_70_Ethernet_altpll_0:altpll_0\|altpll:sd1 " "Elaborating entity \"altpll\" for hierarchy \"DE2_70_Ethernet_altpll_0:altpll_0\|altpll:sd1\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" "sd1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_Ethernet_altpll_0:altpll_0\|altpll:sd1 " "Elaborated megafunction instantiation \"DE2_70_Ethernet_altpll_0:altpll_0\|altpll:sd1\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_70_Ethernet_altpll_0:altpll_0\|altpll:sd1 " "Instantiated megafunction \"DE2_70_Ethernet_altpll_0:altpll_0\|altpll:sd1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268317 ""}  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718795268317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "nios2_qsys_0_data_master_translator" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "onchip_memory2_0_s1_translator" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:eth_tse_0_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:eth_tse_0_control_port_translator\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "eth_tse_0_control_port_translator" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 1015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "altpll_0_pll_slave_translator" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:lcd_16207_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "lcd_16207_0_control_slave_translator" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_addr_router DE2_70_Ethernet_addr_router:addr_router " "Elaborating entity \"DE2_70_Ethernet_addr_router\" for hierarchy \"DE2_70_Ethernet_addr_router:addr_router\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "addr_router" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_addr_router_default_decode DE2_70_Ethernet_addr_router:addr_router\|DE2_70_Ethernet_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE2_70_Ethernet_addr_router_default_decode\" for hierarchy \"DE2_70_Ethernet_addr_router:addr_router\|DE2_70_Ethernet_addr_router_default_decode:the_default_decode\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router.sv" "the_default_decode" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_addr_router_001 DE2_70_Ethernet_addr_router_001:addr_router_001 " "Elaborating entity \"DE2_70_Ethernet_addr_router_001\" for hierarchy \"DE2_70_Ethernet_addr_router_001:addr_router_001\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "addr_router_001" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_addr_router_001_default_decode DE2_70_Ethernet_addr_router_001:addr_router_001\|DE2_70_Ethernet_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE2_70_Ethernet_addr_router_001_default_decode\" for hierarchy \"DE2_70_Ethernet_addr_router_001:addr_router_001\|DE2_70_Ethernet_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router_001.sv" "the_default_decode" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_id_router DE2_70_Ethernet_id_router:id_router " "Elaborating entity \"DE2_70_Ethernet_id_router\" for hierarchy \"DE2_70_Ethernet_id_router:id_router\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "id_router" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_id_router_default_decode DE2_70_Ethernet_id_router:id_router\|DE2_70_Ethernet_id_router_default_decode:the_default_decode " "Elaborating entity \"DE2_70_Ethernet_id_router_default_decode\" for hierarchy \"DE2_70_Ethernet_id_router:id_router\|DE2_70_Ethernet_id_router_default_decode:the_default_decode\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router.sv" "the_default_decode" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_id_router_002 DE2_70_Ethernet_id_router_002:id_router_002 " "Elaborating entity \"DE2_70_Ethernet_id_router_002\" for hierarchy \"DE2_70_Ethernet_id_router_002:id_router_002\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "id_router_002" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_id_router_002_default_decode DE2_70_Ethernet_id_router_002:id_router_002\|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode " "Elaborating entity \"DE2_70_Ethernet_id_router_002_default_decode\" for hierarchy \"DE2_70_Ethernet_id_router_002:id_router_002\|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router_002.sv" "the_default_decode" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"altera_merlin_traffic_limiter:limiter\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "limiter" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "rst_controller" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_cmd_xbar_demux DE2_70_Ethernet_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE2_70_Ethernet_cmd_xbar_demux\" for hierarchy \"DE2_70_Ethernet_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "cmd_xbar_demux" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_cmd_xbar_demux_001 DE2_70_Ethernet_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE2_70_Ethernet_cmd_xbar_demux_001\" for hierarchy \"DE2_70_Ethernet_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "cmd_xbar_demux_001" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_cmd_xbar_mux DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE2_70_Ethernet_cmd_xbar_mux\" for hierarchy \"DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "cmd_xbar_mux" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_cmd_xbar_mux.sv" "arb" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_rsp_xbar_demux DE2_70_Ethernet_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE2_70_Ethernet_rsp_xbar_demux\" for hierarchy \"DE2_70_Ethernet_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "rsp_xbar_demux" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_rsp_xbar_demux_002 DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"DE2_70_Ethernet_rsp_xbar_demux_002\" for hierarchy \"DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "rsp_xbar_demux_002" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_rsp_xbar_mux DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE2_70_Ethernet_rsp_xbar_mux\" for hierarchy \"DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "rsp_xbar_mux" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_mux.sv" "arb" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_rsp_xbar_mux_001 DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"DE2_70_Ethernet_rsp_xbar_mux_001\" for hierarchy \"DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "rsp_xbar_mux_001" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795268926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_mux_001.sv" "arb" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795269057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795269109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_irq_mapper DE2_70_Ethernet_irq_mapper:irq_mapper " "Elaborating entity \"DE2_70_Ethernet_irq_mapper\" for hierarchy \"DE2_70_Ethernet_irq_mapper:irq_mapper\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "irq_mapper" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795269115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_avalon_st_adapter DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE2_70_Ethernet_avalon_st_adapter\" for hierarchy \"DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "avalon_st_adapter" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 2626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795269122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_avalon_st_adapter_error_adapter_0 DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter\|DE2_70_Ethernet_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE2_70_Ethernet_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter\|DE2_70_Ethernet_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795269132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 DE2_70_Ethernet_avalon_st_adapter_error_adapter_0.v(51) " "Verilog HDL assignment warning at DE2_70_Ethernet_avalon_st_adapter_error_adapter_0.v(51): truncated value with size 6 to match size of target (1)" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_error_adapter_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_error_adapter_0.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718795269132 "|DE2_70_Ethernet|DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0 DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0\" for hierarchy \"DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter.v" "timing_adapter_0" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795269138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0.v" "DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795269147 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1718795270721 "|DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[4\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[4\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 162 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[5\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[5\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 192 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[6\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[6\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 222 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[7\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[7\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 252 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[8\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[8\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 282 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[9\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[9\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 312 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[10\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[10\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 342 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[11\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[11\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 372 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[12\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[12\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 402 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[13\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[13\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 432 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[14\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[14\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 462 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[15\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[15\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 492 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[16\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[16\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 522 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[17\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[17\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 552 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[18\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[18\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 582 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[19\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[19\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 612 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[20\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[20\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 642 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[22\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_u4g1:auto_generated\|altsyncram_38n1:altsyncram1\|q_a\[22\]\"" {  } { { "db/altsyncram_38n1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf" 702 2 0 } } { "db/altsyncram_u4g1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 785 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ram_block2a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_qag1:auto_generated\|altsyncram_vdn1:altsyncram1\|q_a\[34\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_qag1:auto_generated\|altsyncram_vdn1:altsyncram1\|q_a\[34\]\"" {  } { { "db/altsyncram_vdn1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_vdn1.tdf" 1062 2 0 } } { "db/altsyncram_qag1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_qag1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 379 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qag1:auto_generated|altsyncram_vdn1:altsyncram1|ram_block2a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_qag1:auto_generated\|altsyncram_vdn1:altsyncram1\|q_a\[35\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_qag1:auto_generated\|altsyncram_vdn1:altsyncram1\|q_a\[35\]\"" {  } { { "db/altsyncram_vdn1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_vdn1.tdf" 1092 2 0 } } { "db/altsyncram_qag1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_qag1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 379 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qag1:auto_generated|altsyncram_vdn1:altsyncram1|ram_block2a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_qag1:auto_generated\|altsyncram_vdn1:altsyncram1\|q_a\[36\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_qag1:auto_generated\|altsyncram_vdn1:altsyncram1\|q_a\[36\]\"" {  } { { "db/altsyncram_vdn1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_vdn1.tdf" 1122 2 0 } } { "db/altsyncram_qag1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_qag1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 379 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qag1:auto_generated|altsyncram_vdn1:altsyncram1|ram_block2a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_qag1:auto_generated\|altsyncram_vdn1:altsyncram1\|q_a\[37\] " "Synthesized away node \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_qag1:auto_generated\|altsyncram_vdn1:altsyncram1\|q_a\[37\]\"" {  } { { "db/altsyncram_vdn1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_vdn1.tdf" 1152 2 0 } } { "db/altsyncram_qag1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_qag1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v" 379 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 625 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795273044 "|DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qag1:auto_generated|altsyncram_vdn1:altsyncram1|ram_block2a37"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1718795273044 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1718795273044 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 37 " "Parameter WIDTH_A set to 37" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 37 " "Parameter WIDTH_B set to 37" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1718795281323 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1718795281323 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1718795281323 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|Add25\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "Add25" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 8869 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795281324 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795281324 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795281324 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1718795281324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795281405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 37 " "Parameter \"WIDTH_A\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 37 " "Parameter \"WIDTH_B\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281406 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718795281406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8og1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8og1 " "Found entity 1: altsyncram_8og1" {  } { { "db/altsyncram_8og1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_8og1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795281468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795281468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add25 " "Elaborated megafunction instantiation \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add25\"" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 8869 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795281649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add25 " "Instantiated megafunction \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281649 ""}  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 8869 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718795281649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795281738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795281738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795281874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281874 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718795281874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795281936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795281936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795281961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0\|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795281961 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718795281961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795282005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795282005 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ALTSYNCRAM 512 " "Converted the following logical RAM block \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ALTSYNCRAM\" slices to smaller maximum block depth of 512" { { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a33 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a33\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 1032 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a34 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a34\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 1062 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a35 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a35\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 1092 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a32 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a32\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 1002 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a31 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a31\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 972 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a30 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a30\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 942 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a29 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a29\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 912 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a28 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a28\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 882 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a27 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a27\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 852 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a26 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a26\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 822 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a25 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a25\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 792 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a24 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a24\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 762 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a23 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a23\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 732 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a22 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a22\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 702 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a21 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a21\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 672 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a20 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a20\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 642 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a19 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a19\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 612 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a18 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a18\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 582 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a17 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a17\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 552 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a16 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a16\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 522 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a15 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 492 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a14 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 462 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a13 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 432 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a12 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 402 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a11 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 372 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a10 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 342 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a9 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 312 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a8 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 282 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a7 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 252 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a6 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 222 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a5 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 192 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a4 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 162 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a3 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 132 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a2 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 102 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a1 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 72 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""} { "Info" "IBAL_BAL_RAM_SLICE" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a0 " "RAM block slice \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 42 2 0 } } { "db/altsyncram_4bg1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v" 674 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v" 1090 0 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v" 176 0 0 } } { "DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v" 597 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795282913 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1718795282913 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Quartus II" 0 -1 1718795282913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|altsyncram:ram_block2a0 " "Elaborated megafunction instantiation \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|altsyncram:ram_block2a0\"" {  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 42 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795283093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|altsyncram:ram_block2a0 " "Instantiated megafunction \"DE2_70_Ethernet_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_4bg1:auto_generated\|altsyncram_9en1:altsyncram1\|altsyncram:ram_block2a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 512 " "Parameter \"MAXIMUM_DEPTH\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B NORMAL " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718795283094 ""}  } { { "db/altsyncram_9en1.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf" 42 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718795283094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u4c3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u4c3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u4c3 " "Found entity 1: altsyncram_u4c3" {  } { { "db/altsyncram_u4c3.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4c3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795283163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795283163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795283340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795283340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5kb " "Found entity 1: mux_5kb" {  } { { "db/mux_5kb.tdf" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/mux_5kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718795283405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718795283405 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1718795284582 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "Triple-Speed Ethernet " "\"Triple-Speed Ethernet\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1718795284582 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1718795284582 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "TSE_MAC " "Messages from megafunction that supports OpenCore Plus feature TSE_MAC" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached " "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1718795284820 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1718795284820 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1718795284820 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1718795284820 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1718795284820 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1718795284821 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1718795284821 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1718795284853 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[2\] altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[2\] " "Converted the fan-out from the tri-state buffer \"DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[2\]\" to the node \"altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[2\]\" into an OR gate" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1718795285158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[1\] altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[1\] " "Converted the fan-out from the tri-state buffer \"DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[1\]\" to the node \"altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[1\]\" into an OR gate" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1718795285158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[0\] altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[0\] " "Converted the fan-out from the tri-state buffer \"DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[0\]\" to the node \"altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[0\]\" into an OR gate" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1718795285158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[3\] altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[3\] " "Converted the fan-out from the tri-state buffer \"DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[3\]\" to the node \"altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[3\]\" into an OR gate" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1718795285158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[4\] altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[4\] " "Converted the fan-out from the tri-state buffer \"DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[4\]\" to the node \"altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[4\]\" into an OR gate" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1718795285158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[5\] altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[5\] " "Converted the fan-out from the tri-state buffer \"DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[5\]\" to the node \"altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[5\]\" into an OR gate" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1718795285158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[6\] altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[6\] " "Converted the fan-out from the tri-state buffer \"DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[6\]\" to the node \"altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[6\]\" into an OR gate" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1718795285158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[7\] altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[7\] " "Converted the fan-out from the tri-state buffer \"DE2_70_Ethernet_lcd_16207_0:lcd_16207_0\|LCD_data\[7\]\" to the node \"altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\|av_readdata_pre\[7\]\" into an OR gate" {  } { { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1718795285158 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1718795285158 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 5940 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 5543 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v" 348 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 9462 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 5972 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 9313 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v" 5903 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v" 160 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" 849 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" 2114 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v" 2151 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v" 192 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" 271 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 366 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" 155 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_13.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_13.v" 245 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" 183 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 125 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v" 507 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" 193 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo.v" 38 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_lfsr_10.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_lfsr_10.v" 67 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v" 795 -1 0 } } { "DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 412 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1718795285307 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1718795285308 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "450 " "450 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1718795294201 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1718795294694 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1718795294694 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718795294759 "|DE2_70_Ethernet|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718795294759 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/output_files/DE2_70_Ethernet.map.smsg " "Generated suppressed messages file D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/output_files/DE2_70_Ethernet.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1718795295315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718795297686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718795297686 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9436 " "Implemented 9436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718795298909 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718795298909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7800 " "Implemented 7800 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1718795298909 ""} { "Info" "ICUT_CUT_TM_RAMS" "1625 " "Implemented 1625 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1718795298909 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1718795298909 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1718795298909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718795298909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718795299094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 04:08:19 2024 " "Processing ended: Wed Jun 19 04:08:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718795299094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718795299094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718795299094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718795299094 ""}
