/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  reg [8:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [12:0] celloutsig_0_29z;
  reg [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [40:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [7:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = celloutsig_0_21z ? celloutsig_0_39z[5] : celloutsig_0_24z;
  assign celloutsig_0_9z = celloutsig_0_2z[6] ? celloutsig_0_0z : celloutsig_0_3z;
  assign celloutsig_0_17z = celloutsig_0_4z[3] ? celloutsig_0_1z : celloutsig_0_2z[7];
  assign celloutsig_0_56z = ~(celloutsig_0_24z | celloutsig_0_17z);
  assign celloutsig_1_7z = ~(celloutsig_1_1z | celloutsig_1_3z);
  assign celloutsig_0_10z = ~(celloutsig_0_4z[0] | celloutsig_0_3z);
  assign celloutsig_0_1z = ~in_data[79];
  assign celloutsig_0_44z = ~((celloutsig_0_39z[2] | celloutsig_0_17z) & celloutsig_0_1z);
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[10] | celloutsig_1_0z[24]) & in_data[121]);
  assign celloutsig_0_15z = ~((celloutsig_0_13z | celloutsig_0_6z) & celloutsig_0_11z[3]);
  assign celloutsig_0_38z = ~((celloutsig_0_12z | celloutsig_0_13z) & (celloutsig_0_24z | celloutsig_0_30z));
  assign celloutsig_1_2z = ~((celloutsig_1_0z[17] | celloutsig_1_1z) & (celloutsig_1_0z[2] | in_data[118]));
  assign celloutsig_0_35z = celloutsig_0_31z | ~(celloutsig_0_11z[2]);
  assign celloutsig_0_41z = celloutsig_0_13z | ~(celloutsig_0_40z);
  assign celloutsig_0_5z = celloutsig_0_2z[4] | ~(celloutsig_0_3z);
  assign celloutsig_0_13z = celloutsig_0_12z | ~(celloutsig_0_5z);
  assign celloutsig_0_52z = { celloutsig_0_25z[1], celloutsig_0_36z } & { celloutsig_0_18z[2:1], celloutsig_0_49z, celloutsig_0_27z };
  assign celloutsig_0_32z = { celloutsig_0_4z[2:1], celloutsig_0_30z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_17z } / { 1'h1, celloutsig_0_25z, celloutsig_0_6z };
  assign celloutsig_0_49z = { celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_6z } / { 1'h1, celloutsig_0_36z[1:0] };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z } / { 1'h1, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_8z = { in_data[147:144], celloutsig_1_3z } / { 1'h1, celloutsig_1_0z[36:33] };
  assign celloutsig_0_11z = { celloutsig_0_2z[9:4], celloutsig_0_8z, celloutsig_0_5z } / { 1'h1, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z } / { 1'h1, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_31z = celloutsig_0_29z[12:5] == { celloutsig_0_8z[5:0], celloutsig_0_12z, celloutsig_0_27z };
  assign celloutsig_1_12z = { celloutsig_1_4z[3:0], celloutsig_1_2z } == { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_1_16z = { celloutsig_1_0z[8:6], celloutsig_1_2z } == { celloutsig_1_15z[1:0], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_17z = celloutsig_1_8z == { celloutsig_1_5z[2], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_0_12z = { in_data[23:21], celloutsig_0_0z } == { celloutsig_0_8z[1:0], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_28z = { celloutsig_0_26z[5:1], celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_23z } == { in_data[32:27], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_3z };
  assign celloutsig_0_46z = { celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_28z } >= { celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_47z = { celloutsig_0_8z[5:1], celloutsig_0_25z } >= { in_data[74:72], celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_38z, celloutsig_0_37z, celloutsig_0_46z, celloutsig_0_35z, celloutsig_0_34z, celloutsig_0_41z, celloutsig_0_44z };
  assign celloutsig_0_21z = in_data[55:46] >= { celloutsig_0_4z[2:1], celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_7z[4:0], celloutsig_0_19z, celloutsig_0_22z } >= { celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_12z } && { celloutsig_0_11z[10:8], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_2z[10:7], celloutsig_0_18z } && celloutsig_0_2z[10:4];
  assign celloutsig_0_24z = celloutsig_0_22z & ~(celloutsig_0_3z);
  assign celloutsig_0_55z = { celloutsig_0_10z, celloutsig_0_34z, celloutsig_0_13z, celloutsig_0_52z, celloutsig_0_47z, celloutsig_0_40z } != { celloutsig_0_35z, celloutsig_0_32z, celloutsig_0_12z };
  assign celloutsig_1_3z = { in_data[187:161], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } != celloutsig_1_0z[34:5];
  assign celloutsig_0_3z = { in_data[90:85], celloutsig_0_0z, celloutsig_0_2z } != { in_data[52:38], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_4z[6:5], celloutsig_1_3z } !== { celloutsig_1_4z[2:1], celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_5z !== { celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_14z };
  assign celloutsig_1_0z = in_data[138:98] | in_data[155:115];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } | in_data[188:186];
  assign celloutsig_0_0z = | in_data[16:9];
  assign celloutsig_0_22z = | { celloutsig_0_11z[8:3], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_39z = celloutsig_0_32z[6:1] << celloutsig_0_7z;
  assign celloutsig_0_8z = in_data[14:8] << { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_36z = celloutsig_0_2z[4:0] <<< { in_data[77:74], celloutsig_0_0z };
  assign celloutsig_0_33z = celloutsig_0_29z[10:7] ~^ in_data[74:71];
  assign celloutsig_0_4z = { celloutsig_0_2z[7:6], celloutsig_0_1z, celloutsig_0_1z } ~^ celloutsig_0_2z[9:6];
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z } ~^ { in_data[165:164], celloutsig_1_1z };
  assign celloutsig_1_15z = in_data[151:144] ~^ { in_data[112:108], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_18z = celloutsig_0_11z[10:8] ~^ celloutsig_0_7z[4:2];
  assign celloutsig_0_34z = ~((celloutsig_0_32z[4] & celloutsig_0_32z[3]) | celloutsig_0_13z);
  assign celloutsig_0_37z = ~((celloutsig_0_5z & celloutsig_0_4z[2]) | celloutsig_0_34z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[5] & celloutsig_1_1z) | in_data[111]);
  assign celloutsig_1_10z = ~((celloutsig_1_6z & celloutsig_1_4z[5]) | celloutsig_1_2z);
  assign celloutsig_1_14z = ~((celloutsig_1_11z[0] & celloutsig_1_4z[3]) | celloutsig_1_10z);
  assign celloutsig_0_16z = ~((celloutsig_0_0z & celloutsig_0_1z) | celloutsig_0_14z);
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_4z = { in_data[172:166], celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 11'h000;
    else if (!celloutsig_1_19z) celloutsig_0_2z = { in_data[93:86], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_26z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_26z = { celloutsig_0_18z[2], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_13z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_29z = 13'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_29z = { celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_30z = ~((celloutsig_0_15z & celloutsig_0_13z) | (celloutsig_0_25z[4] & celloutsig_0_21z));
  assign celloutsig_1_19z = ~((celloutsig_1_3z & celloutsig_1_2z) | (celloutsig_1_16z & celloutsig_1_16z));
  assign celloutsig_0_20z = ~((celloutsig_0_18z[2] & celloutsig_0_0z) | (celloutsig_0_4z[0] & celloutsig_0_5z));
  assign celloutsig_0_27z = ~((celloutsig_0_24z & celloutsig_0_14z) | (celloutsig_0_9z & celloutsig_0_22z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
