# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.gen/sources_1/bd/Ultrasonic_module/ipshared/30ef" \
"../../../../project_1.ip_user_files/bd/Simulation/ip/Simulation_sim_clk_gen_0_0/sim/Simulation_sim_clk_gen_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
