{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1387579894734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1387579894739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:51:34 2013 " "Processing started: Fri Dec 20 20:51:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1387579894739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1387579894739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1387579894741 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1387579895522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_multiciclo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_multiciclo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_multiciclo-test_multiciclo " "Found design unit 1: testbench_multiciclo-test_multiciclo" {  } { { "testbench_multiciclo.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/testbench_multiciclo.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896944 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_multiciclo " "Found entity 1: testbench_multiciclo" {  } { { "testbench_multiciclo.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/testbench_multiciclo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387579896944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulaMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulaMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaMIPS-behavior " "Found design unit 1: ulaMIPS-behavior" {  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896948 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulaMIPS " "Found entity 1: ulaMIPS" {  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387579896948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operativaMIPSpkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file operativaMIPSpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operativaMIPSpkg " "Found design unit 1: operativaMIPSpkg" {  } { { "operativaMIPSpkg.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPSpkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387579896951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operativaMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operativaMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operativaMIPS-behavior " "Found design unit 1: operativaMIPS-behavior" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896955 ""} { "Info" "ISGN_ENTITY_NAME" "1 operativaMIPS " "Found entity 1: operativaMIPS" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387579896955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicicloMIPSpkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file multicicloMIPSpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multicicloMIPSpkg " "Found design unit 1: multicicloMIPSpkg" {  } { { "multicicloMIPSpkg.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSpkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387579896958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicicloMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicicloMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multicicloMIPS-behavior " "Found design unit 1: multicicloMIPS-behavior" {  } { { "multicicloMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPS.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896961 ""} { "Info" "ISGN_ENTITY_NAME" "1 multicicloMIPS " "Found entity 1: multicicloMIPS" {  } { { "multicicloMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387579896961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriamips-SYN " "Found design unit 1: memoriamips-SYN" {  } { { "memoriaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/memoriaMIPS.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896966 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaMIPS " "Found entity 1: memoriaMIPS" {  } { { "memoriaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/memoriaMIPS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387579896966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controleMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleMIPS-behavior " "Found design unit 1: controleMIPS-behavior" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896971 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleMIPS " "Found entity 1: controleMIPS" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387579896971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bregMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bregMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregMIPS-behavior " "Found design unit 1: bregMIPS-behavior" {  } { { "bregMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/bregMIPS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896974 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregMIPS " "Found entity 1: bregMIPS" {  } { { "bregMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/bregMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387579896974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicicloMIPSFPGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicicloMIPSFPGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multicicloMIPSFPGA-behavior " "Found design unit 1: multicicloMIPSFPGA-behavior" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896979 ""} { "Info" "ISGN_ENTITY_NAME" "1 multicicloMIPSFPGA " "Found entity 1: multicicloMIPSFPGA" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387579896979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seteSegm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seteSegm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seteSegm-behavior " "Found design unit 1: seteSegm-behavior" {  } { { "seteSegm.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/seteSegm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896982 ""} { "Info" "ISGN_ENTITY_NAME" "1 seteSegm " "Found entity 1: seteSegm" {  } { { "seteSegm.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/seteSegm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579896982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387579896982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicicloMIPSFPGA " "Elaborating entity \"multicicloMIPSFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1387579897202 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "oLEDG\[7..4\] multicicloMIPSFPGA.vhd(11) " "Using initial value X (don't care) for net \"oLEDG\[7..4\]\" at multicicloMIPSFPGA.vhd(11)" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579897244 "|multicicloMIPSFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multicicloMIPS multicicloMIPS:multicicloMIPS0 A:behavior " "Elaborating entity \"multicicloMIPS\" using architecture \"A:behavior\" for hierarchy \"multicicloMIPS:multicicloMIPS0\"" {  } { { "multicicloMIPSFPGA.vhd" "multicicloMIPS0" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579897341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operativaMIPS multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa " "Elaborating entity \"operativaMIPS\" for hierarchy \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\"" {  } { { "multicicloMIPS.vhd" "operativa" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPS.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579897391 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "escrevePC operativaMIPS.vhd(120) " "VHDL Process Statement warning at operativaMIPS.vhd(120): signal \"escrevePC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1387579897401 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saidaCntrALU operativaMIPS.vhd(244) " "VHDL Process Statement warning at operativaMIPS.vhd(244): inferring latch(es) for signal or variable \"saidaCntrALU\", which holds its previous value in one or more paths through the process" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579897413 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaCntrALU\[0\] operativaMIPS.vhd(244) " "Inferred latch for \"saidaCntrALU\[0\]\" at operativaMIPS.vhd(244)" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579897431 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaCntrALU\[1\] operativaMIPS.vhd(244) " "Inferred latch for \"saidaCntrALU\[1\]\" at operativaMIPS.vhd(244)" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579897432 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaCntrALU\[2\] operativaMIPS.vhd(244) " "Inferred latch for \"saidaCntrALU\[2\]\" at operativaMIPS.vhd(244)" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579897432 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaCntrALU\[3\] operativaMIPS.vhd(244) " "Inferred latch for \"saidaCntrALU\[3\]\" at operativaMIPS.vhd(244)" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579897433 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaMIPS multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem " "Elaborating entity \"memoriaMIPS\" for hierarchy \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\"" {  } { { "operativaMIPS.vhd" "mem" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579897552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\"" {  } { { "memoriaMIPS.vhd" "altsyncram_component" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/memoriaMIPS.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\"" {  } { { "memoriaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/memoriaMIPS.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579898472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoriaMIPS.mif " "Parameter \"init_file\" = \"memoriaMIPS.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898473 ""}  } { { "memoriaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/memoriaMIPS.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1387579898473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ufd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ufd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ufd1 " "Found entity 1: altsyncram_ufd1" {  } { { "db/altsyncram_ufd1.tdf" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/db/altsyncram_ufd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387579898677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387579898677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ufd1 multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated " "Elaborating entity \"altsyncram_ufd1\" for hierarchy \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andressa/Programas/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bregMIPS multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|bregMIPS:breg " "Elaborating entity \"bregMIPS\" for hierarchy \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|bregMIPS:breg\"" {  } { { "operativaMIPS.vhd" "breg" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579898935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaMIPS multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula " "Elaborating entity \"ulaMIPS\" for hierarchy \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\"" {  } { { "operativaMIPS.vhd" "ula" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579899344 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt ulaMIPS.vhd(77) " "VHDL Process Statement warning at ulaMIPS.vhd(77): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1387579899351 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt ulaMIPS.vhd(81) " "VHDL Process Statement warning at ulaMIPS.vhd(81): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1387579899352 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt ulaMIPS.vhd(85) " "VHDL Process Statement warning at ulaMIPS.vhd(85): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1387579899352 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_var ulaMIPS.vhd(16) " "VHDL Process Statement warning at ulaMIPS.vhd(16): inferring latch(es) for signal or variable \"Z_var\", which holds its previous value in one or more paths through the process" {  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899354 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleMIPS multicicloMIPS:multicicloMIPS0\|controleMIPS:controle " "Elaborating entity \"controleMIPS\" for hierarchy \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\"" {  } { { "multicicloMIPS.vhd" "controle" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPS.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579899388 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opALU controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"opALU\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899393 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "orgAALU controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"orgAALU\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899393 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "orgBALU controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"orgBALU\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899394 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readBREG controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"readBREG\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899394 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeBREG controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"writeBREG\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899395 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regDst controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"regDst\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899395 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem2Reg controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"Mem2Reg\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899396 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readMem controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"readMem\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899396 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeMem controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"writeMem\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899397 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iorD controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"iorD\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899397 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escreveIR controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"escreveIR\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899398 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "orgPC controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"orgPC\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899398 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escrevePC controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"escrevePC\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899399 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escrevePCCond controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"escrevePCCond\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899399 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escrevePCCondN controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"escrevePCCondN\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899400 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cntrEnd_signal controleMIPS.vhd(35) " "VHDL Process Statement warning at controleMIPS.vhd(35): inferring latch(es) for signal or variable \"cntrEnd_signal\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387579899400 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrEnd_signal\[0\] controleMIPS.vhd(35) " "Inferred latch for \"cntrEnd_signal\[0\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899404 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrEnd_signal\[1\] controleMIPS.vhd(35) " "Inferred latch for \"cntrEnd_signal\[1\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899404 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrevePCCondN controleMIPS.vhd(35) " "Inferred latch for \"escrevePCCondN\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899404 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrevePCCond controleMIPS.vhd(35) " "Inferred latch for \"escrevePCCond\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899405 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrevePC controleMIPS.vhd(35) " "Inferred latch for \"escrevePC\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899405 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orgPC\[0\] controleMIPS.vhd(35) " "Inferred latch for \"orgPC\[0\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899406 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orgPC\[1\] controleMIPS.vhd(35) " "Inferred latch for \"orgPC\[1\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899406 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escreveIR controleMIPS.vhd(35) " "Inferred latch for \"escreveIR\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899406 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iorD controleMIPS.vhd(35) " "Inferred latch for \"iorD\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899407 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeMem controleMIPS.vhd(35) " "Inferred latch for \"writeMem\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899407 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMem controleMIPS.vhd(35) " "Inferred latch for \"readMem\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899408 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem2Reg controleMIPS.vhd(35) " "Inferred latch for \"Mem2Reg\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899408 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst controleMIPS.vhd(35) " "Inferred latch for \"regDst\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899408 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBREG controleMIPS.vhd(35) " "Inferred latch for \"writeBREG\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899408 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readBREG controleMIPS.vhd(35) " "Inferred latch for \"readBREG\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899409 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orgBALU\[0\] controleMIPS.vhd(35) " "Inferred latch for \"orgBALU\[0\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899409 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orgBALU\[1\] controleMIPS.vhd(35) " "Inferred latch for \"orgBALU\[1\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899409 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orgAALU controleMIPS.vhd(35) " "Inferred latch for \"orgAALU\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899410 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opALU\[0\] controleMIPS.vhd(35) " "Inferred latch for \"opALU\[0\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899410 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opALU\[1\] controleMIPS.vhd(35) " "Inferred latch for \"opALU\[1\]\" at controleMIPS.vhd(35)" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387579899411 "|multicicloMIPSFPGA|multicicloMIPS:multicicloMIPS0|controleMIPS:controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seteSegm seteSegm:seteSegm0 A:behavior " "Elaborating entity \"seteSegm\" using architecture \"A:behavior\" for hierarchy \"seteSegm:seteSegm0\"" {  } { { "multicicloMIPSFPGA.vhd" "seteSegm0" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579899429 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgPC\[0\] multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " "Duplicate LATCH primitive \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgPC\[0\]\" merged with LATCH primitive \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]\"" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387579906470 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1387579906470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906475 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\] " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906476 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgAALU " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgAALU has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[1\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[1\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906476 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[0\] " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[1\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[1\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906477 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[1\] " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906477 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|writeBREG " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|writeBREG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906478 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|regDst " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|regDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906478 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mem2Reg " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mem2Reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906478 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|writeMem " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|writeMem has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906479 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|iorD " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|iorD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906479 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escreveIR " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escreveIR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906480 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgPC\[1\] " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgPC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906480 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePC " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906481 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePCCond " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePCCond has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906481 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePCCondN " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePCCondN has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906482 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|cntrEnd_signal\[0\] " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|cntrEnd_signal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906482 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|cntrEnd_signal\[1\] " "Latch multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|cntrEnd_signal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906483 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\] " "Latch multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906483 ""}  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[1\] " "Latch multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906484 ""}  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[2\] " "Latch multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[1\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[1\]" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906484 ""}  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[3\] " "Latch multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[5\] " "Ports D and ENA on the latch are fed by the same signal multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[5\]" {  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1387579906485 ""}  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1387579906485 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1387579913589 "|multicicloMIPSFPGA|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1387579913589 "|multicicloMIPSFPGA|oLEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1387579913589 "|multicicloMIPSFPGA|oLEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[7\] GND " "Pin \"oLEDG\[7\]\" is stuck at GND" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1387579913589 "|multicicloMIPSFPGA|oLEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1387579913589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1387579930671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579930671 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[1\] " "No output dependent on input pin \"iKEY\[1\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932525 "|multicicloMIPSFPGA|iKEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[2\] " "No output dependent on input pin \"iKEY\[2\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932525 "|multicicloMIPSFPGA|iKEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[3\] " "No output dependent on input pin \"iKEY\[3\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932525 "|multicicloMIPSFPGA|iKEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[4\] " "No output dependent on input pin \"iSW\[4\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932525 "|multicicloMIPSFPGA|iSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[5\] " "No output dependent on input pin \"iSW\[5\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932525 "|multicicloMIPSFPGA|iSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[6\] " "No output dependent on input pin \"iSW\[6\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932525 "|multicicloMIPSFPGA|iSW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[7\] " "No output dependent on input pin \"iSW\[7\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932525 "|multicicloMIPSFPGA|iSW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[8\] " "No output dependent on input pin \"iSW\[8\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932525 "|multicicloMIPSFPGA|iSW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[9\] " "No output dependent on input pin \"iSW\[9\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932525 "|multicicloMIPSFPGA|iSW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[10\] " "No output dependent on input pin \"iSW\[10\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932525 "|multicicloMIPSFPGA|iSW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[11\] " "No output dependent on input pin \"iSW\[11\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932525 "|multicicloMIPSFPGA|iSW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[12\] " "No output dependent on input pin \"iSW\[12\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932525 "|multicicloMIPSFPGA|iSW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[13\] " "No output dependent on input pin \"iSW\[13\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932525 "|multicicloMIPSFPGA|iSW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[14\] " "No output dependent on input pin \"iSW\[14\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932526 "|multicicloMIPSFPGA|iSW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[15\] " "No output dependent on input pin \"iSW\[15\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932526 "|multicicloMIPSFPGA|iSW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[16\] " "No output dependent on input pin \"iSW\[16\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932526 "|multicicloMIPSFPGA|iSW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[17\] " "No output dependent on input pin \"iSW\[17\]\"" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579932526 "|multicicloMIPSFPGA|iSW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1387579932525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4022 " "Implemented 4022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1387579932529 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1387579932529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3885 " "Implemented 3885 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1387579932529 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1387579932529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1387579932529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1387579932576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:52:12 2013 " "Processing ended: Fri Dec 20 20:52:12 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1387579932576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1387579932576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1387579932576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1387579932576 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1387579953156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1387579953160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:52:32 2013 " "Processing started: Fri Dec 20 20:52:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1387579953160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1387579953160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1387579953162 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1387579953371 ""}
{ "Info" "0" "" "Project  = multicicloMIPSFPGA" {  } {  } 0 0 "Project  = multicicloMIPSFPGA" 0 0 "Fitter" 0 0 1387579953375 ""}
{ "Info" "0" "" "Revision = multicicloMIPSFPGA" {  } {  } 0 0 "Revision = multicicloMIPSFPGA" 0 0 "Fitter" 0 0 1387579953386 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1387579953812 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "multicicloMIPSFPGA EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"multicicloMIPSFPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1387579953875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1387579954042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1387579954043 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1387579956104 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1387579956203 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1387579959818 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/andressa/Programas/altera/13.1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/andressa/Programas/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/andressa/Programas/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/" { { 0 { 0 ""} 0 5413 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1387579959926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/andressa/Programas/altera/13.1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/andressa/Programas/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/andressa/Programas/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/" { { 0 { 0 ""} 0 5414 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1387579959926 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1387579959926 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1387579960008 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1387579962100 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multicicloMIPSFPGA.sdc " "Synopsys Design Constraints File file not found: 'multicicloMIPSFPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1387579962115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1387579962143 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~17\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962209 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~14\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962209 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~14\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962209 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~17\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962209 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~12\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962209 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~12\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962209 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~13\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962209 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~13\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962209 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~14\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962209 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962209 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~5\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~5\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~8\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~2\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~4\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~4\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~5\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962211 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962211 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux29~18\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux29~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux29~18\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux29~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962213 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962213 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux28~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962214 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux28~8\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux28~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962214 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962214 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962215 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~2\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962215 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962215 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~3\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962215 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962215 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962215 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962215 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~12\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962216 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962216 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962216 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~8\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962216 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962216 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~12\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962216 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962216 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962218 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~2\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962218 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962218 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~3\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962218 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962218 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962218 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962218 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962219 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~2\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962219 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962219 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~3\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962219 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962219 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962219 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962219 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux23~9\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux23~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962221 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux23~8\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux23~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962221 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux23~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962221 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux23~9\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux23~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962221 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962221 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux22~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962222 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux22~6\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux22~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962222 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux22~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962222 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux22~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux22~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962222 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962222 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux21~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962223 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux21~6\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux21~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962223 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux21~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962223 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux21~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux21~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962223 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962223 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux20~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962224 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux20~6\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux20~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962224 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux20~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962224 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux20~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux20~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962224 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962224 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux19~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962225 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux19~6\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux19~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962225 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux19~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962225 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux19~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux19~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962225 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962225 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux18~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962226 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux18~6\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux18~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962226 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux18~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962226 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux18~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux18~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962226 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962226 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux17~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux17~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962227 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux17~6\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux17~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962227 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux17~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux17~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962227 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux17~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux17~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962227 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962227 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux16~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux16~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962228 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux16~6\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux16~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962228 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux16~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux16~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962228 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux16~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux16~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962228 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962228 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~10\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962230 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962230 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962230 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~10\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962230 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~0\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962230 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~0\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962230 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~6\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962230 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962230 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~7\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962230 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962230 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux14~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux14~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962232 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux14~3\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux14~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962232 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux14~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962232 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux14~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux14~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962232 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962232 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962233 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~2\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962233 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962233 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~3\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962233 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962233 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962233 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962233 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux12~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux12~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962234 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux12~3\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux12~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962234 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux12~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962234 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux12~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux12~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962234 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962234 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962235 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~2\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962235 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962235 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~3\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962235 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962235 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962235 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962235 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux10~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962236 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux10~3\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux10~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962237 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux10~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux10~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962237 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux10~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux10~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962237 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962236 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962238 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~2\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962238 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962238 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~3\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962238 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962238 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~6\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962238 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962238 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~7\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962238 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962238 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux8~11\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux8~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962239 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux8~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux8~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962239 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux8~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux8~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962239 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux8~11\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux8~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962239 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962239 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux7~13\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962241 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux7~13\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux7~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962241 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962241 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux6~10\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux6~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962241 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux6~10\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux6~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962241 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962241 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux5~11\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux5~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962242 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux5~11\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux5~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962242 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962242 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux4~11\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux4~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962243 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux4~11\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux4~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962243 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962243 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux3~12\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux3~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962244 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux3~11\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux3~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962244 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux3~11\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux3~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962244 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux3~12\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux3~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962244 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962244 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux2~13\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux2~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962245 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux2~12\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux2~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962245 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux2~12\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962245 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux2~13\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux2~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962245 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962245 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~16\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962246 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~2\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962246 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962246 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~14\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962246 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~14\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962246 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~16\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962246 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~15\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962246 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~15\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962246 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~16\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962246 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962246 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux0~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962248 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux0~5\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962248 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux0~5\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962248 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux0~8\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387579962248 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1387579962248 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1387579962343 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_28 (placed in PIN E16 (CLK8, LVDSCLK4n, Input)) " "Automatically promoted node iCLK_28 (placed in PIN E16 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1387579962899 ""}  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/andressa/Programas/altera/13.1/quartus/linux/pin_planner.ppl" { iCLK_28 } } } { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iCLK_28" } } } } { "multicicloMIPSFPGA.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 8 0 0 } } { "/home/andressa/Programas/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/andressa/Programas/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { iCLK_28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1387579962899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux31~0  " "Automatically promoted node multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux31~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1387579962900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\] " "Destination node multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\]" {  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } } { "/home/andressa/Programas/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/andressa/Programas/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1387579962900 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1387579962900 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 41 -1 0 } } { "/home/andressa/Programas/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/andressa/Programas/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/" { { 0 { 0 ""} 0 2743 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1387579962900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~0  " "Automatically promoted node multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1387579962901 ""}  } { { "operativaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/operativaMIPS.vhd" 246 -1 0 } } { "/home/andressa/Programas/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/andressa/Programas/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/" { { 0 { 0 ""} 0 3619 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1387579962901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux28~0  " "Automatically promoted node multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux28~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1387579962901 ""}  } { { "controleMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/controleMIPS.vhd" 41 -1 0 } } { "/home/andressa/Programas/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/andressa/Programas/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/" { { 0 { 0 ""} 0 2746 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1387579962901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1387579964235 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1387579964253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1387579964255 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1387579964277 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1387579964302 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1387579964321 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1387579964321 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1387579964363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1387579964376 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1387579964395 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1387579964395 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[0\] " "Node \"ENET_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[10\] " "Node \"ENET_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[11\] " "Node \"ENET_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[12\] " "Node \"ENET_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[13\] " "Node \"ENET_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[14\] " "Node \"ENET_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[15\] " "Node \"ENET_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[1\] " "Node \"ENET_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[2\] " "Node \"ENET_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[3\] " "Node \"ENET_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[4\] " "Node \"ENET_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[5\] " "Node \"ENET_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[6\] " "Node \"ENET_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[7\] " "Node \"ENET_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[8\] " "Node \"ENET_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[9\] " "Node \"ENET_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ15_AM1 " "Node \"FLASH_DQ15_AM1\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ15_AM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[0\] " "Node \"FLASH_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[10\] " "Node \"FLASH_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[11\] " "Node \"FLASH_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[12\] " "Node \"FLASH_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[13\] " "Node \"FLASH_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[14\] " "Node \"FLASH_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[1\] " "Node \"FLASH_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[2\] " "Node \"FLASH_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[3\] " "Node \"FLASH_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[4\] " "Node \"FLASH_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[5\] " "Node \"FLASH_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[6\] " "Node \"FLASH_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[7\] " "Node \"FLASH_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[8\] " "Node \"FLASH_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[9\] " "Node \"FLASH_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N0 " "Node \"GPIO_CLKIN_N0\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N1 " "Node \"GPIO_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P0 " "Node \"GPIO_CLKIN_P0\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P1 " "Node \"GPIO_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N0 " "Node \"GPIO_CLKOUT_N0\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N1 " "Node \"GPIO_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P0 " "Node \"GPIO_CLKOUT_P0\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P1 " "Node \"GPIO_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[0\] " "Node \"LCD_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[1\] " "Node \"LCD_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[2\] " "Node \"LCD_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[3\] " "Node \"LCD_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[4\] " "Node \"LCD_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[5\] " "Node \"LCD_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[6\] " "Node \"LCD_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[7\] " "Node \"LCD_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[0\] " "Node \"OTG_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[10\] " "Node \"OTG_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[11\] " "Node \"OTG_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[12\] " "Node \"OTG_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[13\] " "Node \"OTG_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[14\] " "Node \"OTG_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[15\] " "Node \"OTG_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[1\] " "Node \"OTG_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[2\] " "Node \"OTG_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[3\] " "Node \"OTG_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[4\] " "Node \"OTG_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[5\] " "Node \"OTG_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[6\] " "Node \"OTG_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[7\] " "Node \"OTG_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[8\] " "Node \"OTG_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[9\] " "Node \"OTG_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[0\] " "Node \"SRAM_DPA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[1\] " "Node \"SRAM_DPA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[2\] " "Node \"SRAM_DPA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[3\] " "Node \"SRAM_DPA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[16\] " "Node \"SRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[17\] " "Node \"SRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[18\] " "Node \"SRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[19\] " "Node \"SRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[20\] " "Node \"SRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[21\] " "Node \"SRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[22\] " "Node \"SRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[23\] " "Node \"SRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[24\] " "Node \"SRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[25\] " "Node \"SRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[26\] " "Node \"SRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[27\] " "Node \"SRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[28\] " "Node \"SRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[29\] " "Node \"SRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[30\] " "Node \"SRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[31\] " "Node \"SRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iAUD_ADCDAT " "Node \"iAUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iAUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_50 " "Node \"iCLK_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_50_2 " "Node \"iCLK_50_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iCLK_50_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_50_3 " "Node \"iCLK_50_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iCLK_50_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_50_4 " "Node \"iCLK_50_4\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iCLK_50_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iENET_INT " "Node \"iENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iEXT_CLOCK " "Node \"iEXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iEXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iFLASH_RY_N " "Node \"iFLASH_RY_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iFLASH_RY_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iIRDA_RXD " "Node \"iIRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iIRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_DREQ0 " "Node \"iOTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iOTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_DREQ1 " "Node \"iOTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iOTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_INT0 " "Node \"iOTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iOTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_INT1 " "Node \"iOTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iOTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_CLK27 " "Node \"iTD1_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD1_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[0\] " "Node \"iTD1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[1\] " "Node \"iTD1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[2\] " "Node \"iTD1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[3\] " "Node \"iTD1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[4\] " "Node \"iTD1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[5\] " "Node \"iTD1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[6\] " "Node \"iTD1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[7\] " "Node \"iTD1_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD1_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_HS " "Node \"iTD1_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD1_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_VS " "Node \"iTD1_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD1_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_CLK27 " "Node \"iTD2_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD2_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[0\] " "Node \"iTD2_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD2_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[1\] " "Node \"iTD2_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD2_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[2\] " "Node \"iTD2_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD2_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[3\] " "Node \"iTD2_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD2_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[4\] " "Node \"iTD2_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD2_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[5\] " "Node \"iTD2_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD2_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[6\] " "Node \"iTD2_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD2_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[7\] " "Node \"iTD2_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD2_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_HS " "Node \"iTD2_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD2_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_VS " "Node \"iTD2_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iTD2_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUART_RTS " "Node \"iUART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iUART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUART_RXD " "Node \"iUART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "iUART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oAUD_DACDAT " "Node \"oAUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oAUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oAUD_XCK " "Node \"oAUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oAUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[0\] " "Node \"oDRAM0_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[10\] " "Node \"oDRAM0_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[11\] " "Node \"oDRAM0_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[12\] " "Node \"oDRAM0_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[1\] " "Node \"oDRAM0_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[2\] " "Node \"oDRAM0_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[3\] " "Node \"oDRAM0_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[4\] " "Node \"oDRAM0_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[5\] " "Node \"oDRAM0_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[6\] " "Node \"oDRAM0_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[7\] " "Node \"oDRAM0_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[8\] " "Node \"oDRAM0_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[9\] " "Node \"oDRAM0_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_BA\[0\] " "Node \"oDRAM0_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_BA\[1\] " "Node \"oDRAM0_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CAS_N " "Node \"oDRAM0_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CKE " "Node \"oDRAM0_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CLK " "Node \"oDRAM0_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CS_N " "Node \"oDRAM0_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_LDQM0 " "Node \"oDRAM0_LDQM0\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_LDQM0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_RAS_N " "Node \"oDRAM0_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_UDQM1 " "Node \"oDRAM0_UDQM1\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_UDQM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_WE_N " "Node \"oDRAM0_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM0_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[0\] " "Node \"oDRAM1_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[10\] " "Node \"oDRAM1_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[11\] " "Node \"oDRAM1_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[12\] " "Node \"oDRAM1_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[1\] " "Node \"oDRAM1_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[2\] " "Node \"oDRAM1_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[3\] " "Node \"oDRAM1_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[4\] " "Node \"oDRAM1_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[5\] " "Node \"oDRAM1_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[6\] " "Node \"oDRAM1_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[7\] " "Node \"oDRAM1_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[8\] " "Node \"oDRAM1_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[9\] " "Node \"oDRAM1_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_BA\[0\] " "Node \"oDRAM1_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_BA\[1\] " "Node \"oDRAM1_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CAS_N " "Node \"oDRAM1_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CKE " "Node \"oDRAM1_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CLK " "Node \"oDRAM1_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CS_N " "Node \"oDRAM1_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_LDQM0 " "Node \"oDRAM1_LDQM0\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_LDQM0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_RAS_N " "Node \"oDRAM1_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_UDQM1 " "Node \"oDRAM1_UDQM1\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_UDQM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_WE_N " "Node \"oDRAM1_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oDRAM1_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CLK " "Node \"oENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CMD " "Node \"oENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CS_N " "Node \"oENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_IOR_N " "Node \"oENET_IOR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oENET_IOR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_IOW_N " "Node \"oENET_IOW_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oENET_IOW_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_RESET_N " "Node \"oENET_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oENET_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[0\] " "Node \"oFLASH_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[10\] " "Node \"oFLASH_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[11\] " "Node \"oFLASH_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[12\] " "Node \"oFLASH_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[13\] " "Node \"oFLASH_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[14\] " "Node \"oFLASH_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[15\] " "Node \"oFLASH_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[16\] " "Node \"oFLASH_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[17\] " "Node \"oFLASH_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[18\] " "Node \"oFLASH_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[19\] " "Node \"oFLASH_A\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[1\] " "Node \"oFLASH_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[20\] " "Node \"oFLASH_A\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[21\] " "Node \"oFLASH_A\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[2\] " "Node \"oFLASH_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[3\] " "Node \"oFLASH_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[4\] " "Node \"oFLASH_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[5\] " "Node \"oFLASH_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[6\] " "Node \"oFLASH_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[7\] " "Node \"oFLASH_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[8\] " "Node \"oFLASH_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[9\] " "Node \"oFLASH_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_BYTE_N " "Node \"oFLASH_BYTE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_BYTE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_CE_N " "Node \"oFLASH_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_OE_N " "Node \"oFLASH_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_RST_N " "Node \"oFLASH_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_WE_N " "Node \"oFLASH_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_WP_N " "Node \"oFLASH_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oFLASH_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX0_DP " "Node \"oHEX0_DP\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oHEX0_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX1_DP " "Node \"oHEX1_DP\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oHEX1_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX2_DP " "Node \"oHEX2_DP\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oHEX2_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX3_DP " "Node \"oHEX3_DP\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oHEX3_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX4_DP " "Node \"oHEX4_DP\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oHEX4_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX5_DP " "Node \"oHEX5_DP\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oHEX5_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX6_DP " "Node \"oHEX6_DP\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oHEX6_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oHEX7_DP " "Node \"oHEX7_DP\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oHEX7_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oI2C_SCLK " "Node \"oI2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oI2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oIRDA_TXD " "Node \"oIRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oIRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_BLON " "Node \"oLCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oLCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_EN " "Node \"oLCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oLCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_ON " "Node \"oLCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oLCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_RS " "Node \"oLCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oLCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_RW " "Node \"oLCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oLCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLEDG\[8\] " "Node \"oLEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oLEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_A\[0\] " "Node \"oOTG_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oOTG_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_A\[1\] " "Node \"oOTG_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oOTG_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_CS_N " "Node \"oOTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oOTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_DACK0_N " "Node \"oOTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oOTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_DACK1_N " "Node \"oOTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oOTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_OE_N " "Node \"oOTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oOTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_RESET_N " "Node \"oOTG_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oOTG_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_WE_N " "Node \"oOTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oOTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSD_CLK " "Node \"oSD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADSC_N " "Node \"oSRAM_ADSC_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_ADSC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADSP_N " "Node \"oSRAM_ADSP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_ADSP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADV_N " "Node \"oSRAM_ADV_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_ADV_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[0\] " "Node \"oSRAM_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[10\] " "Node \"oSRAM_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[11\] " "Node \"oSRAM_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[12\] " "Node \"oSRAM_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[13\] " "Node \"oSRAM_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[14\] " "Node \"oSRAM_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[15\] " "Node \"oSRAM_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[16\] " "Node \"oSRAM_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[17\] " "Node \"oSRAM_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[18\] " "Node \"oSRAM_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[1\] " "Node \"oSRAM_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[2\] " "Node \"oSRAM_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[3\] " "Node \"oSRAM_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[4\] " "Node \"oSRAM_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[5\] " "Node \"oSRAM_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[6\] " "Node \"oSRAM_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[7\] " "Node \"oSRAM_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[8\] " "Node \"oSRAM_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[9\] " "Node \"oSRAM_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[0\] " "Node \"oSRAM_BE_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[1\] " "Node \"oSRAM_BE_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[2\] " "Node \"oSRAM_BE_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[3\] " "Node \"oSRAM_BE_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE1_N " "Node \"oSRAM_CE1_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_CE1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE2 " "Node \"oSRAM_CE2\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_CE2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE3_N " "Node \"oSRAM_CE3_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_CE3_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CLK " "Node \"oSRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_GW_N " "Node \"oSRAM_GW_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_GW_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_OE_N " "Node \"oSRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_WE_N " "Node \"oSRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oSRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oTD1_RESET_N " "Node \"oTD1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oTD1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oTD2_RESET_N " "Node \"oTD2_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oTD2_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUART_CTS " "Node \"oUART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oUART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUART_TXD " "Node \"oUART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oUART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_BLANK_N " "Node \"oVGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[0\] " "Node \"oVGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[1\] " "Node \"oVGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[2\] " "Node \"oVGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[3\] " "Node \"oVGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[4\] " "Node \"oVGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[5\] " "Node \"oVGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[6\] " "Node \"oVGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[7\] " "Node \"oVGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[8\] " "Node \"oVGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[9\] " "Node \"oVGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_CLOCK " "Node \"oVGA_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[0\] " "Node \"oVGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[1\] " "Node \"oVGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[2\] " "Node \"oVGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[3\] " "Node \"oVGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[4\] " "Node \"oVGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[5\] " "Node \"oVGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[6\] " "Node \"oVGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[7\] " "Node \"oVGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[8\] " "Node \"oVGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[9\] " "Node \"oVGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_HS " "Node \"oVGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[0\] " "Node \"oVGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[1\] " "Node \"oVGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[2\] " "Node \"oVGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[3\] " "Node \"oVGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[4\] " "Node \"oVGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[5\] " "Node \"oVGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[6\] " "Node \"oVGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[7\] " "Node \"oVGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[8\] " "Node \"oVGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[9\] " "Node \"oVGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_SYNC_N " "Node \"oVGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_VS " "Node \"oVGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/andressa/Programas/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "oVGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1387579964728 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1387579964727 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1387579964800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1387579975646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1387579980997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1387579981113 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1387580023389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:42 " "Fitter placement operations ending: elapsed time is 00:00:42" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1387580023389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1387580025074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X60_Y13 X71_Y25 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X60_Y13 to location X71_Y25" {  } { { "loc" "" { Generic "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X60_Y13 to location X71_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X60_Y13 to location X71_Y25"} 60 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1387580050585 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1387580050585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:58 " "Fitter routing operations ending: elapsed time is 00:00:58" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1387580087313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1387580087322 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1387580087322 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "18.88 " "Total time spent on timing analysis during the Fitter is 18.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1387580087718 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1387580087755 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "82 " "Found 82 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[0\] 0 " "Pin \"oLEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[1\] 0 " "Pin \"oLEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[2\] 0 " "Pin \"oLEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[3\] 0 " "Pin \"oLEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[4\] 0 " "Pin \"oLEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[5\] 0 " "Pin \"oLEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[6\] 0 " "Pin \"oLEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[7\] 0 " "Pin \"oLEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[8\] 0 " "Pin \"oLEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[9\] 0 " "Pin \"oLEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[10\] 0 " "Pin \"oLEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[11\] 0 " "Pin \"oLEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[12\] 0 " "Pin \"oLEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[13\] 0 " "Pin \"oLEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[14\] 0 " "Pin \"oLEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[15\] 0 " "Pin \"oLEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[16\] 0 " "Pin \"oLEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[17\] 0 " "Pin \"oLEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[0\] 0 " "Pin \"oLEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[1\] 0 " "Pin \"oLEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[2\] 0 " "Pin \"oLEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[3\] 0 " "Pin \"oLEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[4\] 0 " "Pin \"oLEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[5\] 0 " "Pin \"oLEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[6\] 0 " "Pin \"oLEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[7\] 0 " "Pin \"oLEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[0\] 0 " "Pin \"oHEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[1\] 0 " "Pin \"oHEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[2\] 0 " "Pin \"oHEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[3\] 0 " "Pin \"oHEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[4\] 0 " "Pin \"oHEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[5\] 0 " "Pin \"oHEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[6\] 0 " "Pin \"oHEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[0\] 0 " "Pin \"oHEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[1\] 0 " "Pin \"oHEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[2\] 0 " "Pin \"oHEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[3\] 0 " "Pin \"oHEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[4\] 0 " "Pin \"oHEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[5\] 0 " "Pin \"oHEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[6\] 0 " "Pin \"oHEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[0\] 0 " "Pin \"oHEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[1\] 0 " "Pin \"oHEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[2\] 0 " "Pin \"oHEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[3\] 0 " "Pin \"oHEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[4\] 0 " "Pin \"oHEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[5\] 0 " "Pin \"oHEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[6\] 0 " "Pin \"oHEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[0\] 0 " "Pin \"oHEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[1\] 0 " "Pin \"oHEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[2\] 0 " "Pin \"oHEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[3\] 0 " "Pin \"oHEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[4\] 0 " "Pin \"oHEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[5\] 0 " "Pin \"oHEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[6\] 0 " "Pin \"oHEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[0\] 0 " "Pin \"oHEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[1\] 0 " "Pin \"oHEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[2\] 0 " "Pin \"oHEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[3\] 0 " "Pin \"oHEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[4\] 0 " "Pin \"oHEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[5\] 0 " "Pin \"oHEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[6\] 0 " "Pin \"oHEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[0\] 0 " "Pin \"oHEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[1\] 0 " "Pin \"oHEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[2\] 0 " "Pin \"oHEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[3\] 0 " "Pin \"oHEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[4\] 0 " "Pin \"oHEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[5\] 0 " "Pin \"oHEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[6\] 0 " "Pin \"oHEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[0\] 0 " "Pin \"oHEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[1\] 0 " "Pin \"oHEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[2\] 0 " "Pin \"oHEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[3\] 0 " "Pin \"oHEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[4\] 0 " "Pin \"oHEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[5\] 0 " "Pin \"oHEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[6\] 0 " "Pin \"oHEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[0\] 0 " "Pin \"oHEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[1\] 0 " "Pin \"oHEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[2\] 0 " "Pin \"oHEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[3\] 0 " "Pin \"oHEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[4\] 0 " "Pin \"oHEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[5\] 0 " "Pin \"oHEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[6\] 0 " "Pin \"oHEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1387580088120 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1387580088120 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1387580092657 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1387580093314 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1387580098353 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1387580101028 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1387580101213 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1387580101482 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1387580101529 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/output_files/multicicloMIPSFPGA.fit.smsg " "Generated suppressed messages file /home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/output_files/multicicloMIPSFPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1387580103087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 617 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 617 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "587 " "Peak virtual memory: 587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1387580105659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:55:05 2013 " "Processing ended: Fri Dec 20 20:55:05 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1387580105659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1387580105659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1387580105659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1387580105659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1387580114947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1387580114952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:55:14 2013 " "Processing started: Fri Dec 20 20:55:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1387580114952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1387580114952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1387580114953 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1387580122904 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1387580123264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1387580126039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:55:26 2013 " "Processing ended: Fri Dec 20 20:55:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1387580126039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1387580126039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1387580126039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1387580126039 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1387580126833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1387580132041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1387580132045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:55:30 2013 " "Processing started: Fri Dec 20 20:55:30 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1387580132045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1387580132045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multicicloMIPSFPGA -c multicicloMIPSFPGA " "Command: quartus_sta multicicloMIPSFPGA -c multicicloMIPSFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1387580132047 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1387580132249 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1387580132950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1387580133125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1387580133125 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1387580133971 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multicicloMIPSFPGA.sdc " "Synopsys Design Constraints File file not found: 'multicicloMIPSFPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1387580134120 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1387580134121 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "create_clock -period 1.000 -name multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134166 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iKEY\[0\] iKEY\[0\] " "create_clock -period 1.000 -name iKEY\[0\] iKEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134166 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iCLK_28 iCLK_28 " "create_clock -period 1.000 -name iCLK_28 iCLK_28" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134166 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " "create_clock -period 1.000 -name multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134166 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134166 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux3~12\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux3~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134184 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux3~11\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux3~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134184 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux3~11\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux3~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134184 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux3~12\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux3~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134184 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134184 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux0~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134185 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux0~5\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134185 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux0~5\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134185 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux0~8\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134185 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134185 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~16\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~15\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~15\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~16\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~2\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~14\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~14\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~16\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134186 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux2~13\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux2~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134187 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux2~12\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134187 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux2~12\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134187 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux2~13\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux2~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134187 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux5~11\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux5~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134188 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux5~11\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux5~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134188 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux7~13\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134189 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux7~13\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux7~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134189 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux4~11\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux4~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134190 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux4~11\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux4~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134190 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux6~10\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux6~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134190 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux6~10\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux6~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134190 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134190 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux8~11\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux8~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134191 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux8~7\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux8~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134191 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux8~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux8~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134191 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux8~11\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux8~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134191 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134191 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux10~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134192 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux10~3\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux10~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134192 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux10~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux10~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134192 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux10~7\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux10~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134192 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134192 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134193 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~2\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134193 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134193 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~3\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134193 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134193 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134193 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134193 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~2\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~3\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~6\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134194 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux14~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux14~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134195 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux14~3\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux14~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134195 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux14~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134195 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux14~7\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux14~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134195 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134195 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134196 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~2\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134196 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134196 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~3\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134196 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134196 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134196 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134196 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~10\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~0\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~0\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~6\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~7\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~10\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~7\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134197 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134199 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~2\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134199 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134199 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~3\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134199 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134199 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134199 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134199 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134200 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~2\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134200 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134200 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~3\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134200 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134200 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134200 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134200 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134201 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~2\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134201 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134201 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~3\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134201 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134201 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134201 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134201 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~12\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134202 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134202 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134202 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~8\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134202 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134202 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~12\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134202 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134202 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux22~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134203 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux22~6\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux22~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134203 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux22~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134203 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux22~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux22~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134203 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux20~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134204 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux20~6\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux20~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134204 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux20~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134204 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux20~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux20~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134204 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134204 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux23~9\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux23~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134205 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux23~8\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux23~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134205 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux23~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134205 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux23~9\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux23~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134205 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134205 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux21~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134206 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux21~6\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux21~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134206 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux21~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134206 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux21~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux21~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134206 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134206 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux16~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux16~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux16~6\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux16~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux16~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux16~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux16~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux16~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134207 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux19~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux19~6\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux19~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux19~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux19~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux19~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134207 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux18~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134208 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux18~6\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux18~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134208 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux18~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134208 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux18~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux18~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134208 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134208 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux17~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux17~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134209 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux17~6\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux17~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134209 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux17~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux17~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134209 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux17~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux17~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134209 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134209 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux29~18\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux29~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134210 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux29~18\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux29~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134210 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134210 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux28~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux28~8\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux28~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134211 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~5\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~5\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~8\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~2\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~4\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~4\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~5\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134211 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~17\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~14\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~14\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~17\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~12\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~12\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~13\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~13\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~14\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134213 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux12~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux12~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134215 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux12~3\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux12~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134215 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux12~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134215 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux12~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux12~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134215 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134215 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1387580134324 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1387580134380 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1387580134555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.126 " "Worst-case setup slack is -15.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.126     -7352.322 iKEY\[0\]  " "  -15.126     -7352.322 iKEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.426       -24.786 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]  " "   -3.426       -24.786 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.078      -130.773 iCLK_28  " "   -3.078      -130.773 iCLK_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.442        -2.662 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]  " "   -1.442        -2.662 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1387580134557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.175 " "Worst-case hold slack is -3.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.175       -19.307 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]  " "   -3.175       -19.307 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.785        -7.115 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]  " "   -2.785        -7.115 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.753       -59.114 iKEY\[0\]  " "   -2.753       -59.114 iKEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027         0.000 iCLK_28  " "    1.027         0.000 iCLK_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1387580134612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1387580134616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1387580134619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -329.380 iCLK_28  " "   -2.000      -329.380 iCLK_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222     -1189.222 iKEY\[0\]  " "   -1.222     -1189.222 iKEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]  " "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]  " "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1387580134624 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1387580136297 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1387580136303 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1387580136724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.393 " "Worst-case setup slack is -6.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.393     -2977.303 iKEY\[0\]  " "   -6.393     -2977.303 iKEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -55.483 iCLK_28  " "   -1.460       -55.483 iCLK_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.315        -2.916 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]  " "   -1.315        -2.916 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]  " "    0.036         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1387580136738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.829 " "Worst-case hold slack is -1.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.829       -12.617 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]  " "   -1.829       -12.617 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.632        -4.781 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]  " "   -1.632        -4.781 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.570       -38.415 iKEY\[0\]  " "   -1.570       -38.415 iKEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214         0.000 iCLK_28  " "    0.214         0.000 iCLK_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1387580136802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1387580136817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1387580136833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -329.380 iCLK_28  " "   -2.000      -329.380 iCLK_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222     -1189.222 iKEY\[0\]  " "   -1.222     -1189.222 iKEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]  " "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]  " "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1387580136851 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1387580138597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1387580138921 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1387580138947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 189 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1387580139440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:55:39 2013 " "Processing ended: Fri Dec 20 20:55:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1387580139440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1387580139440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1387580139440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1387580139440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1387580148680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1387580148684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:55:48 2013 " "Processing started: Fri Dec 20 20:55:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1387580148684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1387580148684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1387580148686 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "multicicloMIPSFPGA.vho\", \"multicicloMIPSFPGA_fast.vho multicicloMIPSFPGA_vhd.sdo multicicloMIPSFPGA_vhd_fast.sdo /home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/simulation/modelsim/ simulation " "Generated files \"multicicloMIPSFPGA.vho\", \"multicicloMIPSFPGA_fast.vho\", \"multicicloMIPSFPGA_vhd.sdo\" and \"multicicloMIPSFPGA_vhd_fast.sdo\" in directory \"/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1387580155602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1387580155891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:55:55 2013 " "Processing ended: Fri Dec 20 20:55:55 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1387580155891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1387580155891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1387580155891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1387580155891 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 895 s " "Quartus II Full Compilation was successful. 0 errors, 895 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1387580156248 ""}
