
TIM_Capture_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b84  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08004d64  08004d64  00014d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e5c  08004e5c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004e5c  08004e5c  00014e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e64  08004e64  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e64  08004e64  00014e64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e68  08004e68  00014e68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004e6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000070  08004edc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000018c  08004edc  0002018c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001314b  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002517  00000000  00000000  000331eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001098  00000000  00000000  00035708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fb0  00000000  00000000  000367a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f224  00000000  00000000  00037750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012d09  00000000  00000000  00056974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c760a  00000000  00000000  0006967d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00130c87  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ddc  00000000  00000000  00130cd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004d4c 	.word	0x08004d4c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08004d4c 	.word	0x08004d4c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d013      	beq.n	8000604 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005e0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005e4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d00b      	beq.n	8000604 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005ec:	e000      	b.n	80005f0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005ee:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d0f9      	beq.n	80005ee <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005fa:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	b2d2      	uxtb	r2, r2
 8000602:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000604:	687b      	ldr	r3, [r7, #4]
}
 8000606:	4618      	mov	r0, r3
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr

08000612 <_write>:

extern UART_HandleTypeDef huart1;

#ifdef SWV_CONSOLE
	int _write(int file, char *ptr, int len)
	{
 8000612:	b580      	push	{r7, lr}
 8000614:	b086      	sub	sp, #24
 8000616:	af00      	add	r7, sp, #0
 8000618:	60f8      	str	r0, [r7, #12]
 800061a:	60b9      	str	r1, [r7, #8]
 800061c:	607a      	str	r2, [r7, #4]
		(void)file;
		int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]
 8000622:	e009      	b.n	8000638 <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	1c5a      	adds	r2, r3, #1
 8000628:	60ba      	str	r2, [r7, #8]
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	4618      	mov	r0, r3
 800062e:	f7ff ffc9 	bl	80005c4 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	3301      	adds	r3, #1
 8000636:	617b      	str	r3, [r7, #20]
 8000638:	697a      	ldr	r2, [r7, #20]
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	429a      	cmp	r2, r3
 800063e:	dbf1      	blt.n	8000624 <_write+0x12>
		}
		return len;
 8000640:	687b      	ldr	r3, [r7, #4]
	}
 8000642:	4618      	mov	r0, r3
 8000644:	3718      	adds	r7, #24
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
	...

0800064c <TIM3_IRQ>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void TIM3_IRQ(void) {
 800064c:	b598      	push	{r3, r4, r7, lr}
 800064e:	af00      	add	r7, sp, #0
	if (__HAL_TIM_GET_IT_SOURCE(&htim3, TIM_IT_CC1) != RESET)
 8000650:	4b2b      	ldr	r3, [pc, #172]	; (8000700 <TIM3_IRQ+0xb4>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	68db      	ldr	r3, [r3, #12]
 8000656:	f003 0302 	and.w	r3, r3, #2
 800065a:	2b02      	cmp	r3, #2
 800065c:	d110      	bne.n	8000680 <TIM3_IRQ+0x34>
	{
	  if (__HAL_TIM_GET_FLAG(&htim3, TIM_FLAG_CC1) != RESET)
 800065e:	4b28      	ldr	r3, [pc, #160]	; (8000700 <TIM3_IRQ+0xb4>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	691b      	ldr	r3, [r3, #16]
 8000664:	f003 0302 	and.w	r3, r3, #2
 8000668:	2b02      	cmp	r3, #2
 800066a:	d104      	bne.n	8000676 <TIM3_IRQ+0x2a>
	  {
		  __HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_CC1);
 800066c:	4b24      	ldr	r3, [pc, #144]	; (8000700 <TIM3_IRQ+0xb4>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	f06f 0202 	mvn.w	r2, #2
 8000674:	611a      	str	r2, [r3, #16]

	  }
	  __HAL_TIM_CLEAR_IT(&htim3, TIM_IT_CC1);
 8000676:	4b22      	ldr	r3, [pc, #136]	; (8000700 <TIM3_IRQ+0xb4>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f06f 0202 	mvn.w	r2, #2
 800067e:	611a      	str	r2, [r3, #16]
	}

	if (__HAL_TIM_GET_IT_SOURCE(&htim3, TIM_IT_CC2) != RESET)
 8000680:	4b1f      	ldr	r3, [pc, #124]	; (8000700 <TIM3_IRQ+0xb4>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	68db      	ldr	r3, [r3, #12]
 8000686:	f003 0304 	and.w	r3, r3, #4
 800068a:	2b04      	cmp	r3, #4
 800068c:	d135      	bne.n	80006fa <TIM3_IRQ+0xae>
	{
		if (__HAL_TIM_GET_FLAG(&htim3, TIM_FLAG_CC2) != RESET)
 800068e:	4b1c      	ldr	r3, [pc, #112]	; (8000700 <TIM3_IRQ+0xb4>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	691b      	ldr	r3, [r3, #16]
 8000694:	f003 0304 	and.w	r3, r3, #4
 8000698:	2b04      	cmp	r3, #4
 800069a:	d129      	bne.n	80006f0 <TIM3_IRQ+0xa4>
		{
			__HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_CC2);
 800069c:	4b18      	ldr	r3, [pc, #96]	; (8000700 <TIM3_IRQ+0xb4>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f06f 0204 	mvn.w	r2, #4
 80006a4:	611a      	str	r2, [r3, #16]

			if (HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2) > 0) {
 80006a6:	2104      	movs	r1, #4
 80006a8:	4815      	ldr	r0, [pc, #84]	; (8000700 <TIM3_IRQ+0xb4>)
 80006aa:	f002 fa33 	bl	8002b14 <HAL_TIM_ReadCapturedValue>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d01a      	beq.n	80006ea <TIM3_IRQ+0x9e>
				Frequency = 1000000 / HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2);
 80006b4:	2104      	movs	r1, #4
 80006b6:	4812      	ldr	r0, [pc, #72]	; (8000700 <TIM3_IRQ+0xb4>)
 80006b8:	f002 fa2c 	bl	8002b14 <HAL_TIM_ReadCapturedValue>
 80006bc:	4603      	mov	r3, r0
 80006be:	4a11      	ldr	r2, [pc, #68]	; (8000704 <TIM3_IRQ+0xb8>)
 80006c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80006c4:	4a10      	ldr	r2, [pc, #64]	; (8000708 <TIM3_IRQ+0xbc>)
 80006c6:	6013      	str	r3, [r2, #0]
				Duty = 100 * HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1) / HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2);
 80006c8:	2100      	movs	r1, #0
 80006ca:	480d      	ldr	r0, [pc, #52]	; (8000700 <TIM3_IRQ+0xb4>)
 80006cc:	f002 fa22 	bl	8002b14 <HAL_TIM_ReadCapturedValue>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2264      	movs	r2, #100	; 0x64
 80006d4:	fb02 f403 	mul.w	r4, r2, r3
 80006d8:	2104      	movs	r1, #4
 80006da:	4809      	ldr	r0, [pc, #36]	; (8000700 <TIM3_IRQ+0xb4>)
 80006dc:	f002 fa1a 	bl	8002b14 <HAL_TIM_ReadCapturedValue>
 80006e0:	4603      	mov	r3, r0
 80006e2:	fbb4 f3f3 	udiv	r3, r4, r3
 80006e6:	4a09      	ldr	r2, [pc, #36]	; (800070c <TIM3_IRQ+0xc0>)
 80006e8:	6013      	str	r3, [r2, #0]
			}

			TIM3->CNT = 0;
 80006ea:	4b09      	ldr	r3, [pc, #36]	; (8000710 <TIM3_IRQ+0xc4>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	625a      	str	r2, [r3, #36]	; 0x24
		}
		__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_CC2);
 80006f0:	4b03      	ldr	r3, [pc, #12]	; (8000700 <TIM3_IRQ+0xb4>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f06f 0204 	mvn.w	r2, #4
 80006f8:	611a      	str	r2, [r3, #16]
	 }
}
 80006fa:	bf00      	nop
 80006fc:	bd98      	pop	{r3, r4, r7, pc}
 80006fe:	bf00      	nop
 8000700:	2000008c 	.word	0x2000008c
 8000704:	000f4240 	.word	0x000f4240
 8000708:	2000016c 	.word	0x2000016c
 800070c:	20000170 	.word	0x20000170
 8000710:	40000400 	.word	0x40000400

08000714 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000718:	f000 fb67 	bl	8000dea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800071c:	f000 f824 	bl	8000768 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000720:	f000 f91c 	bl	800095c <MX_GPIO_Init>
  MX_TIM3_Init();
 8000724:	f000 f86a 	bl	80007fc <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000728:	f000 f8cc 	bl	80008c4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 800072c:	2104      	movs	r1, #4
 800072e:	480a      	ldr	r0, [pc, #40]	; (8000758 <main+0x44>)
 8000730:	f001 fec2 	bl	80024b8 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000734:	2100      	movs	r1, #0
 8000736:	4808      	ldr	r0, [pc, #32]	; (8000758 <main+0x44>)
 8000738:	f001 febe 	bl	80024b8 <HAL_TIM_IC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("Frequency: %ld Hz, Duty: %ld\r\n", Frequency, Duty);
 800073c:	4b07      	ldr	r3, [pc, #28]	; (800075c <main+0x48>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a07      	ldr	r2, [pc, #28]	; (8000760 <main+0x4c>)
 8000742:	6812      	ldr	r2, [r2, #0]
 8000744:	4619      	mov	r1, r3
 8000746:	4807      	ldr	r0, [pc, #28]	; (8000764 <main+0x50>)
 8000748:	f003 fb72 	bl	8003e30 <iprintf>
	  HAL_Delay(1000);
 800074c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000750:	f000 fbbc 	bl	8000ecc <HAL_Delay>
	  printf("Frequency: %ld Hz, Duty: %ld\r\n", Frequency, Duty);
 8000754:	e7f2      	b.n	800073c <main+0x28>
 8000756:	bf00      	nop
 8000758:	2000008c 	.word	0x2000008c
 800075c:	2000016c 	.word	0x2000016c
 8000760:	20000170 	.word	0x20000170
 8000764:	08004d64 	.word	0x08004d64

08000768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b094      	sub	sp, #80	; 0x50
 800076c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076e:	f107 0318 	add.w	r3, r7, #24
 8000772:	2238      	movs	r2, #56	; 0x38
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f003 fb52 	bl	8003e20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800077c:	1d3b      	adds	r3, r7, #4
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
 8000788:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800078a:	2000      	movs	r0, #0
 800078c:	f000 fe6a 	bl	8001464 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000790:	2301      	movs	r3, #1
 8000792:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000794:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000798:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800079a:	2302      	movs	r3, #2
 800079c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800079e:	2303      	movs	r3, #3
 80007a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80007a2:	2302      	movs	r3, #2
 80007a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80007a6:	2355      	movs	r3, #85	; 0x55
 80007a8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007aa:	2302      	movs	r3, #2
 80007ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007ae:	2302      	movs	r3, #2
 80007b0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007b2:	2302      	movs	r3, #2
 80007b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b6:	f107 0318 	add.w	r3, r7, #24
 80007ba:	4618      	mov	r0, r3
 80007bc:	f000 ff06 	bl	80015cc <HAL_RCC_OscConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <SystemClock_Config+0x62>
  {
    Error_Handler();
 80007c6:	f000 f92d 	bl	8000a24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ca:	230f      	movs	r3, #15
 80007cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ce:	2303      	movs	r3, #3
 80007d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007d6:	2300      	movs	r3, #0
 80007d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007da:	2300      	movs	r3, #0
 80007dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007de:	1d3b      	adds	r3, r7, #4
 80007e0:	2104      	movs	r1, #4
 80007e2:	4618      	mov	r0, r3
 80007e4:	f001 fa04 	bl	8001bf0 <HAL_RCC_ClockConfig>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80007ee:	f000 f919 	bl	8000a24 <Error_Handler>
  }
}
 80007f2:	bf00      	nop
 80007f4:	3750      	adds	r7, #80	; 0x50
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
	...

080007fc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b088      	sub	sp, #32
 8000800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000802:	f107 0314 	add.w	r3, r7, #20
 8000806:	2200      	movs	r2, #0
 8000808:	601a      	str	r2, [r3, #0]
 800080a:	605a      	str	r2, [r3, #4]
 800080c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	605a      	str	r2, [r3, #4]
 8000816:	609a      	str	r2, [r3, #8]
 8000818:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800081a:	4b28      	ldr	r3, [pc, #160]	; (80008bc <MX_TIM3_Init+0xc0>)
 800081c:	4a28      	ldr	r2, [pc, #160]	; (80008c0 <MX_TIM3_Init+0xc4>)
 800081e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 170-1;
 8000820:	4b26      	ldr	r3, [pc, #152]	; (80008bc <MX_TIM3_Init+0xc0>)
 8000822:	22a9      	movs	r2, #169	; 0xa9
 8000824:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000826:	4b25      	ldr	r3, [pc, #148]	; (80008bc <MX_TIM3_Init+0xc0>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800082c:	4b23      	ldr	r3, [pc, #140]	; (80008bc <MX_TIM3_Init+0xc0>)
 800082e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000832:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000834:	4b21      	ldr	r3, [pc, #132]	; (80008bc <MX_TIM3_Init+0xc0>)
 8000836:	2200      	movs	r2, #0
 8000838:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800083a:	4b20      	ldr	r3, [pc, #128]	; (80008bc <MX_TIM3_Init+0xc0>)
 800083c:	2200      	movs	r2, #0
 800083e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8000840:	481e      	ldr	r0, [pc, #120]	; (80008bc <MX_TIM3_Init+0xc0>)
 8000842:	f001 fde1 	bl	8002408 <HAL_TIM_IC_Init>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800084c:	f000 f8ea 	bl	8000a24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000850:	2300      	movs	r3, #0
 8000852:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000854:	2300      	movs	r3, #0
 8000856:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000858:	f107 0314 	add.w	r3, r7, #20
 800085c:	4619      	mov	r1, r3
 800085e:	4817      	ldr	r0, [pc, #92]	; (80008bc <MX_TIM3_Init+0xc0>)
 8000860:	f002 fbae 	bl	8002fc0 <HAL_TIMEx_MasterConfigSynchronization>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 800086a:	f000 f8db 	bl	8000a24 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800086e:	2302      	movs	r3, #2
 8000870:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000872:	2302      	movs	r3, #2
 8000874:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000876:	2300      	movs	r3, #0
 8000878:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800087e:	1d3b      	adds	r3, r7, #4
 8000880:	2200      	movs	r2, #0
 8000882:	4619      	mov	r1, r3
 8000884:	480d      	ldr	r0, [pc, #52]	; (80008bc <MX_TIM3_Init+0xc0>)
 8000886:	f002 f8a8 	bl	80029da <HAL_TIM_IC_ConfigChannel>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000890:	f000 f8c8 	bl	8000a24 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000894:	2300      	movs	r3, #0
 8000896:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000898:	2301      	movs	r3, #1
 800089a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800089c:	1d3b      	adds	r3, r7, #4
 800089e:	2204      	movs	r2, #4
 80008a0:	4619      	mov	r1, r3
 80008a2:	4806      	ldr	r0, [pc, #24]	; (80008bc <MX_TIM3_Init+0xc0>)
 80008a4:	f002 f899 	bl	80029da <HAL_TIM_IC_ConfigChannel>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 80008ae:	f000 f8b9 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80008b2:	bf00      	nop
 80008b4:	3720      	adds	r7, #32
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	2000008c 	.word	0x2000008c
 80008c0:	40000400 	.word	0x40000400

080008c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008c8:	4b22      	ldr	r3, [pc, #136]	; (8000954 <MX_USART1_UART_Init+0x90>)
 80008ca:	4a23      	ldr	r2, [pc, #140]	; (8000958 <MX_USART1_UART_Init+0x94>)
 80008cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008ce:	4b21      	ldr	r3, [pc, #132]	; (8000954 <MX_USART1_UART_Init+0x90>)
 80008d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008d6:	4b1f      	ldr	r3, [pc, #124]	; (8000954 <MX_USART1_UART_Init+0x90>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008dc:	4b1d      	ldr	r3, [pc, #116]	; (8000954 <MX_USART1_UART_Init+0x90>)
 80008de:	2200      	movs	r2, #0
 80008e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008e2:	4b1c      	ldr	r3, [pc, #112]	; (8000954 <MX_USART1_UART_Init+0x90>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008e8:	4b1a      	ldr	r3, [pc, #104]	; (8000954 <MX_USART1_UART_Init+0x90>)
 80008ea:	220c      	movs	r2, #12
 80008ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ee:	4b19      	ldr	r3, [pc, #100]	; (8000954 <MX_USART1_UART_Init+0x90>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008f4:	4b17      	ldr	r3, [pc, #92]	; (8000954 <MX_USART1_UART_Init+0x90>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008fa:	4b16      	ldr	r3, [pc, #88]	; (8000954 <MX_USART1_UART_Init+0x90>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000900:	4b14      	ldr	r3, [pc, #80]	; (8000954 <MX_USART1_UART_Init+0x90>)
 8000902:	2200      	movs	r2, #0
 8000904:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000906:	4b13      	ldr	r3, [pc, #76]	; (8000954 <MX_USART1_UART_Init+0x90>)
 8000908:	2200      	movs	r2, #0
 800090a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800090c:	4811      	ldr	r0, [pc, #68]	; (8000954 <MX_USART1_UART_Init+0x90>)
 800090e:	f002 fc1f 	bl	8003150 <HAL_UART_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000918:	f000 f884 	bl	8000a24 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800091c:	2100      	movs	r1, #0
 800091e:	480d      	ldr	r0, [pc, #52]	; (8000954 <MX_USART1_UART_Init+0x90>)
 8000920:	f003 f98a 	bl	8003c38 <HAL_UARTEx_SetTxFifoThreshold>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800092a:	f000 f87b 	bl	8000a24 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800092e:	2100      	movs	r1, #0
 8000930:	4808      	ldr	r0, [pc, #32]	; (8000954 <MX_USART1_UART_Init+0x90>)
 8000932:	f003 f9bf 	bl	8003cb4 <HAL_UARTEx_SetRxFifoThreshold>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800093c:	f000 f872 	bl	8000a24 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000940:	4804      	ldr	r0, [pc, #16]	; (8000954 <MX_USART1_UART_Init+0x90>)
 8000942:	f003 f940 	bl	8003bc6 <HAL_UARTEx_DisableFifoMode>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800094c:	f000 f86a 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000950:	bf00      	nop
 8000952:	bd80      	pop	{r7, pc}
 8000954:	200000d8 	.word	0x200000d8
 8000958:	40013800 	.word	0x40013800

0800095c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b08a      	sub	sp, #40	; 0x28
 8000960:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	605a      	str	r2, [r3, #4]
 800096c:	609a      	str	r2, [r3, #8]
 800096e:	60da      	str	r2, [r3, #12]
 8000970:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000972:	4b2a      	ldr	r3, [pc, #168]	; (8000a1c <MX_GPIO_Init+0xc0>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000976:	4a29      	ldr	r2, [pc, #164]	; (8000a1c <MX_GPIO_Init+0xc0>)
 8000978:	f043 0304 	orr.w	r3, r3, #4
 800097c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800097e:	4b27      	ldr	r3, [pc, #156]	; (8000a1c <MX_GPIO_Init+0xc0>)
 8000980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000982:	f003 0304 	and.w	r3, r3, #4
 8000986:	613b      	str	r3, [r7, #16]
 8000988:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800098a:	4b24      	ldr	r3, [pc, #144]	; (8000a1c <MX_GPIO_Init+0xc0>)
 800098c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800098e:	4a23      	ldr	r2, [pc, #140]	; (8000a1c <MX_GPIO_Init+0xc0>)
 8000990:	f043 0320 	orr.w	r3, r3, #32
 8000994:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000996:	4b21      	ldr	r3, [pc, #132]	; (8000a1c <MX_GPIO_Init+0xc0>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800099a:	f003 0320 	and.w	r3, r3, #32
 800099e:	60fb      	str	r3, [r7, #12]
 80009a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a2:	4b1e      	ldr	r3, [pc, #120]	; (8000a1c <MX_GPIO_Init+0xc0>)
 80009a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009a6:	4a1d      	ldr	r2, [pc, #116]	; (8000a1c <MX_GPIO_Init+0xc0>)
 80009a8:	f043 0301 	orr.w	r3, r3, #1
 80009ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009ae:	4b1b      	ldr	r3, [pc, #108]	; (8000a1c <MX_GPIO_Init+0xc0>)
 80009b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b2:	f003 0301 	and.w	r3, r3, #1
 80009b6:	60bb      	str	r3, [r7, #8]
 80009b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ba:	4b18      	ldr	r3, [pc, #96]	; (8000a1c <MX_GPIO_Init+0xc0>)
 80009bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009be:	4a17      	ldr	r2, [pc, #92]	; (8000a1c <MX_GPIO_Init+0xc0>)
 80009c0:	f043 0302 	orr.w	r3, r3, #2
 80009c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009c6:	4b15      	ldr	r3, [pc, #84]	; (8000a1c <MX_GPIO_Init+0xc0>)
 80009c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ca:	f003 0302 	and.w	r3, r3, #2
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2140      	movs	r1, #64	; 0x40
 80009d6:	4812      	ldr	r0, [pc, #72]	; (8000a20 <MX_GPIO_Init+0xc4>)
 80009d8:	f000 fd2c 	bl	8001434 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 80009dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009e2:	2300      	movs	r3, #0
 80009e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009e6:	2302      	movs	r3, #2
 80009e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 80009ea:	f107 0314 	add.w	r3, r7, #20
 80009ee:	4619      	mov	r1, r3
 80009f0:	480b      	ldr	r0, [pc, #44]	; (8000a20 <MX_GPIO_Init+0xc4>)
 80009f2:	f000 fb9d 	bl	8001130 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80009f6:	2340      	movs	r3, #64	; 0x40
 80009f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009fa:	2301      	movs	r3, #1
 80009fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fe:	2300      	movs	r3, #0
 8000a00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a02:	2300      	movs	r3, #0
 8000a04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000a06:	f107 0314 	add.w	r3, r7, #20
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4804      	ldr	r0, [pc, #16]	; (8000a20 <MX_GPIO_Init+0xc4>)
 8000a0e:	f000 fb8f 	bl	8001130 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a12:	bf00      	nop
 8000a14:	3728      	adds	r7, #40	; 0x28
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40021000 	.word	0x40021000
 8000a20:	48000800 	.word	0x48000800

08000a24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a28:	b672      	cpsid	i
}
 8000a2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a2c:	e7fe      	b.n	8000a2c <Error_Handler+0x8>
	...

08000a30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a36:	4b0f      	ldr	r3, [pc, #60]	; (8000a74 <HAL_MspInit+0x44>)
 8000a38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a3a:	4a0e      	ldr	r2, [pc, #56]	; (8000a74 <HAL_MspInit+0x44>)
 8000a3c:	f043 0301 	orr.w	r3, r3, #1
 8000a40:	6613      	str	r3, [r2, #96]	; 0x60
 8000a42:	4b0c      	ldr	r3, [pc, #48]	; (8000a74 <HAL_MspInit+0x44>)
 8000a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a46:	f003 0301 	and.w	r3, r3, #1
 8000a4a:	607b      	str	r3, [r7, #4]
 8000a4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a4e:	4b09      	ldr	r3, [pc, #36]	; (8000a74 <HAL_MspInit+0x44>)
 8000a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a52:	4a08      	ldr	r2, [pc, #32]	; (8000a74 <HAL_MspInit+0x44>)
 8000a54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a58:	6593      	str	r3, [r2, #88]	; 0x58
 8000a5a:	4b06      	ldr	r3, [pc, #24]	; (8000a74 <HAL_MspInit+0x44>)
 8000a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a62:	603b      	str	r3, [r7, #0]
 8000a64:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a66:	f000 fda1 	bl	80015ac <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a6a:	bf00      	nop
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40021000 	.word	0x40021000

08000a78 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08a      	sub	sp, #40	; 0x28
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a80:	f107 0314 	add.w	r3, r7, #20
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
 8000a8e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a1b      	ldr	r2, [pc, #108]	; (8000b04 <HAL_TIM_IC_MspInit+0x8c>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d130      	bne.n	8000afc <HAL_TIM_IC_MspInit+0x84>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a9a:	4b1b      	ldr	r3, [pc, #108]	; (8000b08 <HAL_TIM_IC_MspInit+0x90>)
 8000a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a9e:	4a1a      	ldr	r2, [pc, #104]	; (8000b08 <HAL_TIM_IC_MspInit+0x90>)
 8000aa0:	f043 0302 	orr.w	r3, r3, #2
 8000aa4:	6593      	str	r3, [r2, #88]	; 0x58
 8000aa6:	4b18      	ldr	r3, [pc, #96]	; (8000b08 <HAL_TIM_IC_MspInit+0x90>)
 8000aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aaa:	f003 0302 	and.w	r3, r3, #2
 8000aae:	613b      	str	r3, [r7, #16]
 8000ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab2:	4b15      	ldr	r3, [pc, #84]	; (8000b08 <HAL_TIM_IC_MspInit+0x90>)
 8000ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab6:	4a14      	ldr	r2, [pc, #80]	; (8000b08 <HAL_TIM_IC_MspInit+0x90>)
 8000ab8:	f043 0301 	orr.w	r3, r3, #1
 8000abc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000abe:	4b12      	ldr	r3, [pc, #72]	; (8000b08 <HAL_TIM_IC_MspInit+0x90>)
 8000ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ac2:	f003 0301 	and.w	r3, r3, #1
 8000ac6:	60fb      	str	r3, [r7, #12]
 8000ac8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000aca:	2310      	movs	r3, #16
 8000acc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ada:	2302      	movs	r3, #2
 8000adc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ade:	f107 0314 	add.w	r3, r7, #20
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ae8:	f000 fb22 	bl	8001130 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000aec:	2200      	movs	r2, #0
 8000aee:	2100      	movs	r1, #0
 8000af0:	201d      	movs	r0, #29
 8000af2:	f000 fae8 	bl	80010c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000af6:	201d      	movs	r0, #29
 8000af8:	f000 faff 	bl	80010fa <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000afc:	bf00      	nop
 8000afe:	3728      	adds	r7, #40	; 0x28
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	40000400 	.word	0x40000400
 8000b08:	40021000 	.word	0x40021000

08000b0c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b09c      	sub	sp, #112	; 0x70
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b14:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
 8000b22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b24:	f107 0318 	add.w	r3, r7, #24
 8000b28:	2244      	movs	r2, #68	; 0x44
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f003 f977 	bl	8003e20 <memset>
  if(huart->Instance==USART1)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4a2d      	ldr	r2, [pc, #180]	; (8000bec <HAL_UART_MspInit+0xe0>)
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d153      	bne.n	8000be4 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000b40:	2300      	movs	r3, #0
 8000b42:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b44:	f107 0318 	add.w	r3, r7, #24
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f001 fa6d 	bl	8002028 <HAL_RCCEx_PeriphCLKConfig>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b54:	f7ff ff66 	bl	8000a24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b58:	4b25      	ldr	r3, [pc, #148]	; (8000bf0 <HAL_UART_MspInit+0xe4>)
 8000b5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b5c:	4a24      	ldr	r2, [pc, #144]	; (8000bf0 <HAL_UART_MspInit+0xe4>)
 8000b5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b62:	6613      	str	r3, [r2, #96]	; 0x60
 8000b64:	4b22      	ldr	r3, [pc, #136]	; (8000bf0 <HAL_UART_MspInit+0xe4>)
 8000b66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b6c:	617b      	str	r3, [r7, #20]
 8000b6e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b70:	4b1f      	ldr	r3, [pc, #124]	; (8000bf0 <HAL_UART_MspInit+0xe4>)
 8000b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b74:	4a1e      	ldr	r2, [pc, #120]	; (8000bf0 <HAL_UART_MspInit+0xe4>)
 8000b76:	f043 0304 	orr.w	r3, r3, #4
 8000b7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b7c:	4b1c      	ldr	r3, [pc, #112]	; (8000bf0 <HAL_UART_MspInit+0xe4>)
 8000b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b80:	f003 0304 	and.w	r3, r3, #4
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b88:	4b19      	ldr	r3, [pc, #100]	; (8000bf0 <HAL_UART_MspInit+0xe4>)
 8000b8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b8c:	4a18      	ldr	r2, [pc, #96]	; (8000bf0 <HAL_UART_MspInit+0xe4>)
 8000b8e:	f043 0301 	orr.w	r3, r3, #1
 8000b92:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b94:	4b16      	ldr	r3, [pc, #88]	; (8000bf0 <HAL_UART_MspInit+0xe4>)
 8000b96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b98:	f003 0301 	and.w	r3, r3, #1
 8000b9c:	60fb      	str	r3, [r7, #12]
 8000b9e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ba0:	2310      	movs	r3, #16
 8000ba2:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bac:	2300      	movs	r3, #0
 8000bae:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000bb0:	2307      	movs	r3, #7
 8000bb2:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bb4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000bb8:	4619      	mov	r1, r3
 8000bba:	480e      	ldr	r0, [pc, #56]	; (8000bf4 <HAL_UART_MspInit+0xe8>)
 8000bbc:	f000 fab8 	bl	8001130 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bc4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000bd2:	2307      	movs	r3, #7
 8000bd4:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000bda:	4619      	mov	r1, r3
 8000bdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000be0:	f000 faa6 	bl	8001130 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000be4:	bf00      	nop
 8000be6:	3770      	adds	r7, #112	; 0x70
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	40013800 	.word	0x40013800
 8000bf0:	40021000 	.word	0x40021000
 8000bf4:	48000800 	.word	0x48000800

08000bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bfc:	e7fe      	b.n	8000bfc <NMI_Handler+0x4>

08000bfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c02:	e7fe      	b.n	8000c02 <HardFault_Handler+0x4>

08000c04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c08:	e7fe      	b.n	8000c08 <MemManage_Handler+0x4>

08000c0a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c0e:	e7fe      	b.n	8000c0e <BusFault_Handler+0x4>

08000c10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c14:	e7fe      	b.n	8000c14 <UsageFault_Handler+0x4>

08000c16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c16:	b480      	push	{r7}
 8000c18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c1a:	bf00      	nop
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr

08000c24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c32:	b480      	push	{r7}
 8000c34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c44:	f000 f924 	bl	8000e90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c48:	bf00      	nop
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  TIM3_IRQ();
 8000c50:	f7ff fcfc 	bl	800064c <TIM3_IRQ>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000c54:	4802      	ldr	r0, [pc, #8]	; (8000c60 <TIM3_IRQHandler+0x14>)
 8000c56:	f001 fd71 	bl	800273c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	2000008c 	.word	0x2000008c

08000c64 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b086      	sub	sp, #24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c70:	2300      	movs	r3, #0
 8000c72:	617b      	str	r3, [r7, #20]
 8000c74:	e00a      	b.n	8000c8c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c76:	f3af 8000 	nop.w
 8000c7a:	4601      	mov	r1, r0
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	1c5a      	adds	r2, r3, #1
 8000c80:	60ba      	str	r2, [r7, #8]
 8000c82:	b2ca      	uxtb	r2, r1
 8000c84:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	3301      	adds	r3, #1
 8000c8a:	617b      	str	r3, [r7, #20]
 8000c8c:	697a      	ldr	r2, [r7, #20]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	dbf0      	blt.n	8000c76 <_read+0x12>
  }

  return len;
 8000c94:	687b      	ldr	r3, [r7, #4]
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	3718      	adds	r7, #24
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <_close>:
  }
  return len;
}

int _close(int file)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	b083      	sub	sp, #12
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ca6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	370c      	adds	r7, #12
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr

08000cb6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	b083      	sub	sp, #12
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	6078      	str	r0, [r7, #4]
 8000cbe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cc6:	605a      	str	r2, [r3, #4]
  return 0;
 8000cc8:	2300      	movs	r3, #0
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <_isatty>:

int _isatty(int file)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	b083      	sub	sp, #12
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cde:	2301      	movs	r3, #1
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr

08000cec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b085      	sub	sp, #20
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3714      	adds	r7, #20
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
	...

08000d08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b086      	sub	sp, #24
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d10:	4a14      	ldr	r2, [pc, #80]	; (8000d64 <_sbrk+0x5c>)
 8000d12:	4b15      	ldr	r3, [pc, #84]	; (8000d68 <_sbrk+0x60>)
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d1c:	4b13      	ldr	r3, [pc, #76]	; (8000d6c <_sbrk+0x64>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d102      	bne.n	8000d2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d24:	4b11      	ldr	r3, [pc, #68]	; (8000d6c <_sbrk+0x64>)
 8000d26:	4a12      	ldr	r2, [pc, #72]	; (8000d70 <_sbrk+0x68>)
 8000d28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d2a:	4b10      	ldr	r3, [pc, #64]	; (8000d6c <_sbrk+0x64>)
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4413      	add	r3, r2
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	429a      	cmp	r2, r3
 8000d36:	d207      	bcs.n	8000d48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d38:	f003 f848 	bl	8003dcc <__errno>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	220c      	movs	r2, #12
 8000d40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d46:	e009      	b.n	8000d5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d48:	4b08      	ldr	r3, [pc, #32]	; (8000d6c <_sbrk+0x64>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d4e:	4b07      	ldr	r3, [pc, #28]	; (8000d6c <_sbrk+0x64>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4413      	add	r3, r2
 8000d56:	4a05      	ldr	r2, [pc, #20]	; (8000d6c <_sbrk+0x64>)
 8000d58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3718      	adds	r7, #24
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	20008000 	.word	0x20008000
 8000d68:	00000400 	.word	0x00000400
 8000d6c:	20000174 	.word	0x20000174
 8000d70:	20000190 	.word	0x20000190

08000d74 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d78:	4b06      	ldr	r3, [pc, #24]	; (8000d94 <SystemInit+0x20>)
 8000d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d7e:	4a05      	ldr	r2, [pc, #20]	; (8000d94 <SystemInit+0x20>)
 8000d80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	e000ed00 	.word	0xe000ed00

08000d98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d98:	480d      	ldr	r0, [pc, #52]	; (8000dd0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d9a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d9c:	f7ff ffea 	bl	8000d74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000da0:	480c      	ldr	r0, [pc, #48]	; (8000dd4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000da2:	490d      	ldr	r1, [pc, #52]	; (8000dd8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000da4:	4a0d      	ldr	r2, [pc, #52]	; (8000ddc <LoopForever+0xe>)
  movs r3, #0
 8000da6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000da8:	e002      	b.n	8000db0 <LoopCopyDataInit>

08000daa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000daa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dae:	3304      	adds	r3, #4

08000db0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000db0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000db2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000db4:	d3f9      	bcc.n	8000daa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000db6:	4a0a      	ldr	r2, [pc, #40]	; (8000de0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000db8:	4c0a      	ldr	r4, [pc, #40]	; (8000de4 <LoopForever+0x16>)
  movs r3, #0
 8000dba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dbc:	e001      	b.n	8000dc2 <LoopFillZerobss>

08000dbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dc0:	3204      	adds	r2, #4

08000dc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dc4:	d3fb      	bcc.n	8000dbe <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000dc6:	f003 f807 	bl	8003dd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000dca:	f7ff fca3 	bl	8000714 <main>

08000dce <LoopForever>:

LoopForever:
    b LoopForever
 8000dce:	e7fe      	b.n	8000dce <LoopForever>
  ldr   r0, =_estack
 8000dd0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000dd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dd8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ddc:	08004e6c 	.word	0x08004e6c
  ldr r2, =_sbss
 8000de0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000de4:	2000018c 	.word	0x2000018c

08000de8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000de8:	e7fe      	b.n	8000de8 <ADC1_2_IRQHandler>

08000dea <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b082      	sub	sp, #8
 8000dee:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000df0:	2300      	movs	r3, #0
 8000df2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000df4:	2003      	movs	r0, #3
 8000df6:	f000 f95b 	bl	80010b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dfa:	200f      	movs	r0, #15
 8000dfc:	f000 f80e 	bl	8000e1c <HAL_InitTick>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d002      	beq.n	8000e0c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e06:	2301      	movs	r3, #1
 8000e08:	71fb      	strb	r3, [r7, #7]
 8000e0a:	e001      	b.n	8000e10 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e0c:	f7ff fe10 	bl	8000a30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e10:	79fb      	ldrb	r3, [r7, #7]

}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
	...

08000e1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e24:	2300      	movs	r3, #0
 8000e26:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000e28:	4b16      	ldr	r3, [pc, #88]	; (8000e84 <HAL_InitTick+0x68>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d022      	beq.n	8000e76 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000e30:	4b15      	ldr	r3, [pc, #84]	; (8000e88 <HAL_InitTick+0x6c>)
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	4b13      	ldr	r3, [pc, #76]	; (8000e84 <HAL_InitTick+0x68>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e44:	4618      	mov	r0, r3
 8000e46:	f000 f966 	bl	8001116 <HAL_SYSTICK_Config>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d10f      	bne.n	8000e70 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2b0f      	cmp	r3, #15
 8000e54:	d809      	bhi.n	8000e6a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e56:	2200      	movs	r2, #0
 8000e58:	6879      	ldr	r1, [r7, #4]
 8000e5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e5e:	f000 f932 	bl	80010c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e62:	4a0a      	ldr	r2, [pc, #40]	; (8000e8c <HAL_InitTick+0x70>)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6013      	str	r3, [r2, #0]
 8000e68:	e007      	b.n	8000e7a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	73fb      	strb	r3, [r7, #15]
 8000e6e:	e004      	b.n	8000e7a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e70:	2301      	movs	r3, #1
 8000e72:	73fb      	strb	r3, [r7, #15]
 8000e74:	e001      	b.n	8000e7a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e76:	2301      	movs	r3, #1
 8000e78:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3710      	adds	r7, #16
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20000008 	.word	0x20000008
 8000e88:	20000000 	.word	0x20000000
 8000e8c:	20000004 	.word	0x20000004

08000e90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e94:	4b05      	ldr	r3, [pc, #20]	; (8000eac <HAL_IncTick+0x1c>)
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	4b05      	ldr	r3, [pc, #20]	; (8000eb0 <HAL_IncTick+0x20>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4413      	add	r3, r2
 8000e9e:	4a03      	ldr	r2, [pc, #12]	; (8000eac <HAL_IncTick+0x1c>)
 8000ea0:	6013      	str	r3, [r2, #0]
}
 8000ea2:	bf00      	nop
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	20000178 	.word	0x20000178
 8000eb0:	20000008 	.word	0x20000008

08000eb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb8:	4b03      	ldr	r3, [pc, #12]	; (8000ec8 <HAL_GetTick+0x14>)
 8000eba:	681b      	ldr	r3, [r3, #0]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	20000178 	.word	0x20000178

08000ecc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ed4:	f7ff ffee 	bl	8000eb4 <HAL_GetTick>
 8000ed8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000ee4:	d004      	beq.n	8000ef0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ee6:	4b09      	ldr	r3, [pc, #36]	; (8000f0c <HAL_Delay+0x40>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	68fa      	ldr	r2, [r7, #12]
 8000eec:	4413      	add	r3, r2
 8000eee:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ef0:	bf00      	nop
 8000ef2:	f7ff ffdf 	bl	8000eb4 <HAL_GetTick>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	68fa      	ldr	r2, [r7, #12]
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d8f7      	bhi.n	8000ef2 <HAL_Delay+0x26>
  {
  }
}
 8000f02:	bf00      	nop
 8000f04:	bf00      	nop
 8000f06:	3710      	adds	r7, #16
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	20000008 	.word	0x20000008

08000f10 <__NVIC_SetPriorityGrouping>:
{
 8000f10:	b480      	push	{r7}
 8000f12:	b085      	sub	sp, #20
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	f003 0307 	and.w	r3, r3, #7
 8000f1e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f20:	4b0c      	ldr	r3, [pc, #48]	; (8000f54 <__NVIC_SetPriorityGrouping+0x44>)
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f26:	68ba      	ldr	r2, [r7, #8]
 8000f28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f42:	4a04      	ldr	r2, [pc, #16]	; (8000f54 <__NVIC_SetPriorityGrouping+0x44>)
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	60d3      	str	r3, [r2, #12]
}
 8000f48:	bf00      	nop
 8000f4a:	3714      	adds	r7, #20
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	e000ed00 	.word	0xe000ed00

08000f58 <__NVIC_GetPriorityGrouping>:
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f5c:	4b04      	ldr	r3, [pc, #16]	; (8000f70 <__NVIC_GetPriorityGrouping+0x18>)
 8000f5e:	68db      	ldr	r3, [r3, #12]
 8000f60:	0a1b      	lsrs	r3, r3, #8
 8000f62:	f003 0307 	and.w	r3, r3, #7
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr
 8000f70:	e000ed00 	.word	0xe000ed00

08000f74 <__NVIC_EnableIRQ>:
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	db0b      	blt.n	8000f9e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	f003 021f 	and.w	r2, r3, #31
 8000f8c:	4907      	ldr	r1, [pc, #28]	; (8000fac <__NVIC_EnableIRQ+0x38>)
 8000f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f92:	095b      	lsrs	r3, r3, #5
 8000f94:	2001      	movs	r0, #1
 8000f96:	fa00 f202 	lsl.w	r2, r0, r2
 8000f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	e000e100 	.word	0xe000e100

08000fb0 <__NVIC_SetPriority>:
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	6039      	str	r1, [r7, #0]
 8000fba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	db0a      	blt.n	8000fda <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	b2da      	uxtb	r2, r3
 8000fc8:	490c      	ldr	r1, [pc, #48]	; (8000ffc <__NVIC_SetPriority+0x4c>)
 8000fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fce:	0112      	lsls	r2, r2, #4
 8000fd0:	b2d2      	uxtb	r2, r2
 8000fd2:	440b      	add	r3, r1
 8000fd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000fd8:	e00a      	b.n	8000ff0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	4908      	ldr	r1, [pc, #32]	; (8001000 <__NVIC_SetPriority+0x50>)
 8000fe0:	79fb      	ldrb	r3, [r7, #7]
 8000fe2:	f003 030f 	and.w	r3, r3, #15
 8000fe6:	3b04      	subs	r3, #4
 8000fe8:	0112      	lsls	r2, r2, #4
 8000fea:	b2d2      	uxtb	r2, r2
 8000fec:	440b      	add	r3, r1
 8000fee:	761a      	strb	r2, [r3, #24]
}
 8000ff0:	bf00      	nop
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	e000e100 	.word	0xe000e100
 8001000:	e000ed00 	.word	0xe000ed00

08001004 <NVIC_EncodePriority>:
{
 8001004:	b480      	push	{r7}
 8001006:	b089      	sub	sp, #36	; 0x24
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	f003 0307 	and.w	r3, r3, #7
 8001016:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	f1c3 0307 	rsb	r3, r3, #7
 800101e:	2b04      	cmp	r3, #4
 8001020:	bf28      	it	cs
 8001022:	2304      	movcs	r3, #4
 8001024:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	3304      	adds	r3, #4
 800102a:	2b06      	cmp	r3, #6
 800102c:	d902      	bls.n	8001034 <NVIC_EncodePriority+0x30>
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	3b03      	subs	r3, #3
 8001032:	e000      	b.n	8001036 <NVIC_EncodePriority+0x32>
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001038:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	fa02 f303 	lsl.w	r3, r2, r3
 8001042:	43da      	mvns	r2, r3
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	401a      	ands	r2, r3
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800104c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	fa01 f303 	lsl.w	r3, r1, r3
 8001056:	43d9      	mvns	r1, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800105c:	4313      	orrs	r3, r2
}
 800105e:	4618      	mov	r0, r3
 8001060:	3724      	adds	r7, #36	; 0x24
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
	...

0800106c <SysTick_Config>:
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	3b01      	subs	r3, #1
 8001078:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800107c:	d301      	bcc.n	8001082 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800107e:	2301      	movs	r3, #1
 8001080:	e00f      	b.n	80010a2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001082:	4a0a      	ldr	r2, [pc, #40]	; (80010ac <SysTick_Config+0x40>)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	3b01      	subs	r3, #1
 8001088:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800108a:	210f      	movs	r1, #15
 800108c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001090:	f7ff ff8e 	bl	8000fb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001094:	4b05      	ldr	r3, [pc, #20]	; (80010ac <SysTick_Config+0x40>)
 8001096:	2200      	movs	r2, #0
 8001098:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800109a:	4b04      	ldr	r3, [pc, #16]	; (80010ac <SysTick_Config+0x40>)
 800109c:	2207      	movs	r2, #7
 800109e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80010a0:	2300      	movs	r3, #0
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	e000e010 	.word	0xe000e010

080010b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f7ff ff29 	bl	8000f10 <__NVIC_SetPriorityGrouping>
}
 80010be:	bf00      	nop
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b086      	sub	sp, #24
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	4603      	mov	r3, r0
 80010ce:	60b9      	str	r1, [r7, #8]
 80010d0:	607a      	str	r2, [r7, #4]
 80010d2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010d4:	f7ff ff40 	bl	8000f58 <__NVIC_GetPriorityGrouping>
 80010d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	68b9      	ldr	r1, [r7, #8]
 80010de:	6978      	ldr	r0, [r7, #20]
 80010e0:	f7ff ff90 	bl	8001004 <NVIC_EncodePriority>
 80010e4:	4602      	mov	r2, r0
 80010e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ea:	4611      	mov	r1, r2
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ff5f 	bl	8000fb0 <__NVIC_SetPriority>
}
 80010f2:	bf00      	nop
 80010f4:	3718      	adds	r7, #24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b082      	sub	sp, #8
 80010fe:	af00      	add	r7, sp, #0
 8001100:	4603      	mov	r3, r0
 8001102:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff ff33 	bl	8000f74 <__NVIC_EnableIRQ>
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b082      	sub	sp, #8
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f7ff ffa4 	bl	800106c <SysTick_Config>
 8001124:	4603      	mov	r3, r0
}
 8001126:	4618      	mov	r0, r3
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
	...

08001130 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001130:	b480      	push	{r7}
 8001132:	b087      	sub	sp, #28
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800113a:	2300      	movs	r3, #0
 800113c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800113e:	e15a      	b.n	80013f6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	2101      	movs	r1, #1
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	fa01 f303 	lsl.w	r3, r1, r3
 800114c:	4013      	ands	r3, r2
 800114e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	2b00      	cmp	r3, #0
 8001154:	f000 814c 	beq.w	80013f0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f003 0303 	and.w	r3, r3, #3
 8001160:	2b01      	cmp	r3, #1
 8001162:	d005      	beq.n	8001170 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800116c:	2b02      	cmp	r3, #2
 800116e:	d130      	bne.n	80011d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	2203      	movs	r2, #3
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	43db      	mvns	r3, r3
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	4013      	ands	r3, r2
 8001186:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	68da      	ldr	r2, [r3, #12]
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	693a      	ldr	r2, [r7, #16]
 8001196:	4313      	orrs	r3, r2
 8001198:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011a6:	2201      	movs	r2, #1
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	43db      	mvns	r3, r3
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	4013      	ands	r3, r2
 80011b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	091b      	lsrs	r3, r3, #4
 80011bc:	f003 0201 	and.w	r2, r3, #1
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f003 0303 	and.w	r3, r3, #3
 80011da:	2b03      	cmp	r3, #3
 80011dc:	d017      	beq.n	800120e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	68db      	ldr	r3, [r3, #12]
 80011e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	2203      	movs	r2, #3
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	43db      	mvns	r3, r3
 80011f0:	693a      	ldr	r2, [r7, #16]
 80011f2:	4013      	ands	r3, r2
 80011f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	689a      	ldr	r2, [r3, #8]
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	4313      	orrs	r3, r2
 8001206:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f003 0303 	and.w	r3, r3, #3
 8001216:	2b02      	cmp	r3, #2
 8001218:	d123      	bne.n	8001262 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	08da      	lsrs	r2, r3, #3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	3208      	adds	r2, #8
 8001222:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001226:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	f003 0307 	and.w	r3, r3, #7
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	220f      	movs	r2, #15
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	43db      	mvns	r3, r3
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	4013      	ands	r3, r2
 800123c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	691a      	ldr	r2, [r3, #16]
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	f003 0307 	and.w	r3, r3, #7
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	fa02 f303 	lsl.w	r3, r2, r3
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	4313      	orrs	r3, r2
 8001252:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	08da      	lsrs	r2, r3, #3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	3208      	adds	r2, #8
 800125c:	6939      	ldr	r1, [r7, #16]
 800125e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	2203      	movs	r2, #3
 800126e:	fa02 f303 	lsl.w	r3, r2, r3
 8001272:	43db      	mvns	r3, r3
 8001274:	693a      	ldr	r2, [r7, #16]
 8001276:	4013      	ands	r3, r2
 8001278:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f003 0203 	and.w	r2, r3, #3
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	4313      	orrs	r3, r2
 800128e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	693a      	ldr	r2, [r7, #16]
 8001294:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	f000 80a6 	beq.w	80013f0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a4:	4b5b      	ldr	r3, [pc, #364]	; (8001414 <HAL_GPIO_Init+0x2e4>)
 80012a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012a8:	4a5a      	ldr	r2, [pc, #360]	; (8001414 <HAL_GPIO_Init+0x2e4>)
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	6613      	str	r3, [r2, #96]	; 0x60
 80012b0:	4b58      	ldr	r3, [pc, #352]	; (8001414 <HAL_GPIO_Init+0x2e4>)
 80012b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012b4:	f003 0301 	and.w	r3, r3, #1
 80012b8:	60bb      	str	r3, [r7, #8]
 80012ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012bc:	4a56      	ldr	r2, [pc, #344]	; (8001418 <HAL_GPIO_Init+0x2e8>)
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	089b      	lsrs	r3, r3, #2
 80012c2:	3302      	adds	r3, #2
 80012c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	f003 0303 	and.w	r3, r3, #3
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	220f      	movs	r2, #15
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	4013      	ands	r3, r2
 80012de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80012e6:	d01f      	beq.n	8001328 <HAL_GPIO_Init+0x1f8>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4a4c      	ldr	r2, [pc, #304]	; (800141c <HAL_GPIO_Init+0x2ec>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d019      	beq.n	8001324 <HAL_GPIO_Init+0x1f4>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	4a4b      	ldr	r2, [pc, #300]	; (8001420 <HAL_GPIO_Init+0x2f0>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d013      	beq.n	8001320 <HAL_GPIO_Init+0x1f0>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	4a4a      	ldr	r2, [pc, #296]	; (8001424 <HAL_GPIO_Init+0x2f4>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d00d      	beq.n	800131c <HAL_GPIO_Init+0x1ec>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4a49      	ldr	r2, [pc, #292]	; (8001428 <HAL_GPIO_Init+0x2f8>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d007      	beq.n	8001318 <HAL_GPIO_Init+0x1e8>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4a48      	ldr	r2, [pc, #288]	; (800142c <HAL_GPIO_Init+0x2fc>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d101      	bne.n	8001314 <HAL_GPIO_Init+0x1e4>
 8001310:	2305      	movs	r3, #5
 8001312:	e00a      	b.n	800132a <HAL_GPIO_Init+0x1fa>
 8001314:	2306      	movs	r3, #6
 8001316:	e008      	b.n	800132a <HAL_GPIO_Init+0x1fa>
 8001318:	2304      	movs	r3, #4
 800131a:	e006      	b.n	800132a <HAL_GPIO_Init+0x1fa>
 800131c:	2303      	movs	r3, #3
 800131e:	e004      	b.n	800132a <HAL_GPIO_Init+0x1fa>
 8001320:	2302      	movs	r3, #2
 8001322:	e002      	b.n	800132a <HAL_GPIO_Init+0x1fa>
 8001324:	2301      	movs	r3, #1
 8001326:	e000      	b.n	800132a <HAL_GPIO_Init+0x1fa>
 8001328:	2300      	movs	r3, #0
 800132a:	697a      	ldr	r2, [r7, #20]
 800132c:	f002 0203 	and.w	r2, r2, #3
 8001330:	0092      	lsls	r2, r2, #2
 8001332:	4093      	lsls	r3, r2
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	4313      	orrs	r3, r2
 8001338:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800133a:	4937      	ldr	r1, [pc, #220]	; (8001418 <HAL_GPIO_Init+0x2e8>)
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	089b      	lsrs	r3, r3, #2
 8001340:	3302      	adds	r3, #2
 8001342:	693a      	ldr	r2, [r7, #16]
 8001344:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001348:	4b39      	ldr	r3, [pc, #228]	; (8001430 <HAL_GPIO_Init+0x300>)
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	43db      	mvns	r3, r3
 8001352:	693a      	ldr	r2, [r7, #16]
 8001354:	4013      	ands	r3, r2
 8001356:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d003      	beq.n	800136c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001364:	693a      	ldr	r2, [r7, #16]
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	4313      	orrs	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800136c:	4a30      	ldr	r2, [pc, #192]	; (8001430 <HAL_GPIO_Init+0x300>)
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001372:	4b2f      	ldr	r3, [pc, #188]	; (8001430 <HAL_GPIO_Init+0x300>)
 8001374:	68db      	ldr	r3, [r3, #12]
 8001376:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	43db      	mvns	r3, r3
 800137c:	693a      	ldr	r2, [r7, #16]
 800137e:	4013      	ands	r3, r2
 8001380:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	4313      	orrs	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001396:	4a26      	ldr	r2, [pc, #152]	; (8001430 <HAL_GPIO_Init+0x300>)
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800139c:	4b24      	ldr	r3, [pc, #144]	; (8001430 <HAL_GPIO_Init+0x300>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	43db      	mvns	r3, r3
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	4013      	ands	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d003      	beq.n	80013c0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80013b8:	693a      	ldr	r2, [r7, #16]
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	4313      	orrs	r3, r2
 80013be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013c0:	4a1b      	ldr	r2, [pc, #108]	; (8001430 <HAL_GPIO_Init+0x300>)
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80013c6:	4b1a      	ldr	r3, [pc, #104]	; (8001430 <HAL_GPIO_Init+0x300>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	43db      	mvns	r3, r3
 80013d0:	693a      	ldr	r2, [r7, #16]
 80013d2:	4013      	ands	r3, r2
 80013d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d003      	beq.n	80013ea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80013e2:	693a      	ldr	r2, [r7, #16]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80013ea:	4a11      	ldr	r2, [pc, #68]	; (8001430 <HAL_GPIO_Init+0x300>)
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	3301      	adds	r3, #1
 80013f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001400:	2b00      	cmp	r3, #0
 8001402:	f47f ae9d 	bne.w	8001140 <HAL_GPIO_Init+0x10>
  }
}
 8001406:	bf00      	nop
 8001408:	bf00      	nop
 800140a:	371c      	adds	r7, #28
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	40021000 	.word	0x40021000
 8001418:	40010000 	.word	0x40010000
 800141c:	48000400 	.word	0x48000400
 8001420:	48000800 	.word	0x48000800
 8001424:	48000c00 	.word	0x48000c00
 8001428:	48001000 	.word	0x48001000
 800142c:	48001400 	.word	0x48001400
 8001430:	40010400 	.word	0x40010400

08001434 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	460b      	mov	r3, r1
 800143e:	807b      	strh	r3, [r7, #2]
 8001440:	4613      	mov	r3, r2
 8001442:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001444:	787b      	ldrb	r3, [r7, #1]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d003      	beq.n	8001452 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800144a:	887a      	ldrh	r2, [r7, #2]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001450:	e002      	b.n	8001458 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001452:	887a      	ldrh	r2, [r7, #2]
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001458:	bf00      	nop
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d141      	bne.n	80014f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001472:	4b4b      	ldr	r3, [pc, #300]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800147a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800147e:	d131      	bne.n	80014e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001480:	4b47      	ldr	r3, [pc, #284]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001482:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001486:	4a46      	ldr	r2, [pc, #280]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001488:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800148c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001490:	4b43      	ldr	r3, [pc, #268]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001498:	4a41      	ldr	r2, [pc, #260]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800149a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800149e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80014a0:	4b40      	ldr	r3, [pc, #256]	; (80015a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2232      	movs	r2, #50	; 0x32
 80014a6:	fb02 f303 	mul.w	r3, r2, r3
 80014aa:	4a3f      	ldr	r2, [pc, #252]	; (80015a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80014ac:	fba2 2303 	umull	r2, r3, r2, r3
 80014b0:	0c9b      	lsrs	r3, r3, #18
 80014b2:	3301      	adds	r3, #1
 80014b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014b6:	e002      	b.n	80014be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	3b01      	subs	r3, #1
 80014bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014be:	4b38      	ldr	r3, [pc, #224]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014c0:	695b      	ldr	r3, [r3, #20]
 80014c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014ca:	d102      	bne.n	80014d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d1f2      	bne.n	80014b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014d2:	4b33      	ldr	r3, [pc, #204]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014d4:	695b      	ldr	r3, [r3, #20]
 80014d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014de:	d158      	bne.n	8001592 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80014e0:	2303      	movs	r3, #3
 80014e2:	e057      	b.n	8001594 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80014e4:	4b2e      	ldr	r3, [pc, #184]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80014ea:	4a2d      	ldr	r2, [pc, #180]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80014f4:	e04d      	b.n	8001592 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014fc:	d141      	bne.n	8001582 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80014fe:	4b28      	ldr	r3, [pc, #160]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001506:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800150a:	d131      	bne.n	8001570 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800150c:	4b24      	ldr	r3, [pc, #144]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800150e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001512:	4a23      	ldr	r2, [pc, #140]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001514:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001518:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800151c:	4b20      	ldr	r3, [pc, #128]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001524:	4a1e      	ldr	r2, [pc, #120]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001526:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800152a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800152c:	4b1d      	ldr	r3, [pc, #116]	; (80015a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2232      	movs	r2, #50	; 0x32
 8001532:	fb02 f303 	mul.w	r3, r2, r3
 8001536:	4a1c      	ldr	r2, [pc, #112]	; (80015a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001538:	fba2 2303 	umull	r2, r3, r2, r3
 800153c:	0c9b      	lsrs	r3, r3, #18
 800153e:	3301      	adds	r3, #1
 8001540:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001542:	e002      	b.n	800154a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	3b01      	subs	r3, #1
 8001548:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001552:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001556:	d102      	bne.n	800155e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d1f2      	bne.n	8001544 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800155e:	4b10      	ldr	r3, [pc, #64]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001560:	695b      	ldr	r3, [r3, #20]
 8001562:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001566:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800156a:	d112      	bne.n	8001592 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e011      	b.n	8001594 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001570:	4b0b      	ldr	r3, [pc, #44]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001572:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001576:	4a0a      	ldr	r2, [pc, #40]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001578:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800157c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001580:	e007      	b.n	8001592 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001582:	4b07      	ldr	r3, [pc, #28]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800158a:	4a05      	ldr	r2, [pc, #20]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800158c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001590:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001592:	2300      	movs	r3, #0
}
 8001594:	4618      	mov	r0, r3
 8001596:	3714      	adds	r7, #20
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	40007000 	.word	0x40007000
 80015a4:	20000000 	.word	0x20000000
 80015a8:	431bde83 	.word	0x431bde83

080015ac <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80015b0:	4b05      	ldr	r3, [pc, #20]	; (80015c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	4a04      	ldr	r2, [pc, #16]	; (80015c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80015b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015ba:	6093      	str	r3, [r2, #8]
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	40007000 	.word	0x40007000

080015cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b088      	sub	sp, #32
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d101      	bne.n	80015de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e2fe      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d075      	beq.n	80016d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015ea:	4b97      	ldr	r3, [pc, #604]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	f003 030c 	and.w	r3, r3, #12
 80015f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015f4:	4b94      	ldr	r3, [pc, #592]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	f003 0303 	and.w	r3, r3, #3
 80015fc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	2b0c      	cmp	r3, #12
 8001602:	d102      	bne.n	800160a <HAL_RCC_OscConfig+0x3e>
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	2b03      	cmp	r3, #3
 8001608:	d002      	beq.n	8001610 <HAL_RCC_OscConfig+0x44>
 800160a:	69bb      	ldr	r3, [r7, #24]
 800160c:	2b08      	cmp	r3, #8
 800160e:	d10b      	bne.n	8001628 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001610:	4b8d      	ldr	r3, [pc, #564]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001618:	2b00      	cmp	r3, #0
 800161a:	d05b      	beq.n	80016d4 <HAL_RCC_OscConfig+0x108>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d157      	bne.n	80016d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	e2d9      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001630:	d106      	bne.n	8001640 <HAL_RCC_OscConfig+0x74>
 8001632:	4b85      	ldr	r3, [pc, #532]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a84      	ldr	r2, [pc, #528]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001638:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800163c:	6013      	str	r3, [r2, #0]
 800163e:	e01d      	b.n	800167c <HAL_RCC_OscConfig+0xb0>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001648:	d10c      	bne.n	8001664 <HAL_RCC_OscConfig+0x98>
 800164a:	4b7f      	ldr	r3, [pc, #508]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a7e      	ldr	r2, [pc, #504]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001650:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001654:	6013      	str	r3, [r2, #0]
 8001656:	4b7c      	ldr	r3, [pc, #496]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a7b      	ldr	r2, [pc, #492]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 800165c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001660:	6013      	str	r3, [r2, #0]
 8001662:	e00b      	b.n	800167c <HAL_RCC_OscConfig+0xb0>
 8001664:	4b78      	ldr	r3, [pc, #480]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a77      	ldr	r2, [pc, #476]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 800166a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800166e:	6013      	str	r3, [r2, #0]
 8001670:	4b75      	ldr	r3, [pc, #468]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a74      	ldr	r2, [pc, #464]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001676:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800167a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d013      	beq.n	80016ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001684:	f7ff fc16 	bl	8000eb4 <HAL_GetTick>
 8001688:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800168a:	e008      	b.n	800169e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800168c:	f7ff fc12 	bl	8000eb4 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2b64      	cmp	r3, #100	; 0x64
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e29e      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800169e:	4b6a      	ldr	r3, [pc, #424]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d0f0      	beq.n	800168c <HAL_RCC_OscConfig+0xc0>
 80016aa:	e014      	b.n	80016d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ac:	f7ff fc02 	bl	8000eb4 <HAL_GetTick>
 80016b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016b2:	e008      	b.n	80016c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016b4:	f7ff fbfe 	bl	8000eb4 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	2b64      	cmp	r3, #100	; 0x64
 80016c0:	d901      	bls.n	80016c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e28a      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016c6:	4b60      	ldr	r3, [pc, #384]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d1f0      	bne.n	80016b4 <HAL_RCC_OscConfig+0xe8>
 80016d2:	e000      	b.n	80016d6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d075      	beq.n	80017ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016e2:	4b59      	ldr	r3, [pc, #356]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f003 030c 	and.w	r3, r3, #12
 80016ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016ec:	4b56      	ldr	r3, [pc, #344]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	f003 0303 	and.w	r3, r3, #3
 80016f4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	2b0c      	cmp	r3, #12
 80016fa:	d102      	bne.n	8001702 <HAL_RCC_OscConfig+0x136>
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	2b02      	cmp	r3, #2
 8001700:	d002      	beq.n	8001708 <HAL_RCC_OscConfig+0x13c>
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	2b04      	cmp	r3, #4
 8001706:	d11f      	bne.n	8001748 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001708:	4b4f      	ldr	r3, [pc, #316]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001710:	2b00      	cmp	r3, #0
 8001712:	d005      	beq.n	8001720 <HAL_RCC_OscConfig+0x154>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d101      	bne.n	8001720 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e25d      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001720:	4b49      	ldr	r3, [pc, #292]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	691b      	ldr	r3, [r3, #16]
 800172c:	061b      	lsls	r3, r3, #24
 800172e:	4946      	ldr	r1, [pc, #280]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001730:	4313      	orrs	r3, r2
 8001732:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001734:	4b45      	ldr	r3, [pc, #276]	; (800184c <HAL_RCC_OscConfig+0x280>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff fb6f 	bl	8000e1c <HAL_InitTick>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d043      	beq.n	80017cc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	e249      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d023      	beq.n	8001798 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001750:	4b3d      	ldr	r3, [pc, #244]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a3c      	ldr	r2, [pc, #240]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001756:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800175a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800175c:	f7ff fbaa 	bl	8000eb4 <HAL_GetTick>
 8001760:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001762:	e008      	b.n	8001776 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001764:	f7ff fba6 	bl	8000eb4 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b02      	cmp	r3, #2
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e232      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001776:	4b34      	ldr	r3, [pc, #208]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800177e:	2b00      	cmp	r3, #0
 8001780:	d0f0      	beq.n	8001764 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001782:	4b31      	ldr	r3, [pc, #196]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	691b      	ldr	r3, [r3, #16]
 800178e:	061b      	lsls	r3, r3, #24
 8001790:	492d      	ldr	r1, [pc, #180]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001792:	4313      	orrs	r3, r2
 8001794:	604b      	str	r3, [r1, #4]
 8001796:	e01a      	b.n	80017ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001798:	4b2b      	ldr	r3, [pc, #172]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a2a      	ldr	r2, [pc, #168]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 800179e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a4:	f7ff fb86 	bl	8000eb4 <HAL_GetTick>
 80017a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017ac:	f7ff fb82 	bl	8000eb4 <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e20e      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017be:	4b22      	ldr	r3, [pc, #136]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1f0      	bne.n	80017ac <HAL_RCC_OscConfig+0x1e0>
 80017ca:	e000      	b.n	80017ce <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0308 	and.w	r3, r3, #8
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d041      	beq.n	800185e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	695b      	ldr	r3, [r3, #20]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d01c      	beq.n	800181c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017e2:	4b19      	ldr	r3, [pc, #100]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 80017e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017e8:	4a17      	ldr	r2, [pc, #92]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 80017ea:	f043 0301 	orr.w	r3, r3, #1
 80017ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017f2:	f7ff fb5f 	bl	8000eb4 <HAL_GetTick>
 80017f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017f8:	e008      	b.n	800180c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017fa:	f7ff fb5b 	bl	8000eb4 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b02      	cmp	r3, #2
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e1e7      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800180c:	4b0e      	ldr	r3, [pc, #56]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 800180e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001812:	f003 0302 	and.w	r3, r3, #2
 8001816:	2b00      	cmp	r3, #0
 8001818:	d0ef      	beq.n	80017fa <HAL_RCC_OscConfig+0x22e>
 800181a:	e020      	b.n	800185e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800181c:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 800181e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001822:	4a09      	ldr	r2, [pc, #36]	; (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001824:	f023 0301 	bic.w	r3, r3, #1
 8001828:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800182c:	f7ff fb42 	bl	8000eb4 <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001832:	e00d      	b.n	8001850 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001834:	f7ff fb3e 	bl	8000eb4 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b02      	cmp	r3, #2
 8001840:	d906      	bls.n	8001850 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e1ca      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
 8001846:	bf00      	nop
 8001848:	40021000 	.word	0x40021000
 800184c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001850:	4b8c      	ldr	r3, [pc, #560]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 8001852:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	2b00      	cmp	r3, #0
 800185c:	d1ea      	bne.n	8001834 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0304 	and.w	r3, r3, #4
 8001866:	2b00      	cmp	r3, #0
 8001868:	f000 80a6 	beq.w	80019b8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800186c:	2300      	movs	r3, #0
 800186e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001870:	4b84      	ldr	r3, [pc, #528]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 8001872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001878:	2b00      	cmp	r3, #0
 800187a:	d101      	bne.n	8001880 <HAL_RCC_OscConfig+0x2b4>
 800187c:	2301      	movs	r3, #1
 800187e:	e000      	b.n	8001882 <HAL_RCC_OscConfig+0x2b6>
 8001880:	2300      	movs	r3, #0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d00d      	beq.n	80018a2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001886:	4b7f      	ldr	r3, [pc, #508]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 8001888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800188a:	4a7e      	ldr	r2, [pc, #504]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 800188c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001890:	6593      	str	r3, [r2, #88]	; 0x58
 8001892:	4b7c      	ldr	r3, [pc, #496]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 8001894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800189e:	2301      	movs	r3, #1
 80018a0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018a2:	4b79      	ldr	r3, [pc, #484]	; (8001a88 <HAL_RCC_OscConfig+0x4bc>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d118      	bne.n	80018e0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018ae:	4b76      	ldr	r3, [pc, #472]	; (8001a88 <HAL_RCC_OscConfig+0x4bc>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a75      	ldr	r2, [pc, #468]	; (8001a88 <HAL_RCC_OscConfig+0x4bc>)
 80018b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018ba:	f7ff fafb 	bl	8000eb4 <HAL_GetTick>
 80018be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018c0:	e008      	b.n	80018d4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018c2:	f7ff faf7 	bl	8000eb4 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e183      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018d4:	4b6c      	ldr	r3, [pc, #432]	; (8001a88 <HAL_RCC_OscConfig+0x4bc>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d0f0      	beq.n	80018c2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d108      	bne.n	80018fa <HAL_RCC_OscConfig+0x32e>
 80018e8:	4b66      	ldr	r3, [pc, #408]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 80018ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018ee:	4a65      	ldr	r2, [pc, #404]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80018f8:	e024      	b.n	8001944 <HAL_RCC_OscConfig+0x378>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	2b05      	cmp	r3, #5
 8001900:	d110      	bne.n	8001924 <HAL_RCC_OscConfig+0x358>
 8001902:	4b60      	ldr	r3, [pc, #384]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 8001904:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001908:	4a5e      	ldr	r2, [pc, #376]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 800190a:	f043 0304 	orr.w	r3, r3, #4
 800190e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001912:	4b5c      	ldr	r3, [pc, #368]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 8001914:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001918:	4a5a      	ldr	r2, [pc, #360]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 800191a:	f043 0301 	orr.w	r3, r3, #1
 800191e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001922:	e00f      	b.n	8001944 <HAL_RCC_OscConfig+0x378>
 8001924:	4b57      	ldr	r3, [pc, #348]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 8001926:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800192a:	4a56      	ldr	r2, [pc, #344]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 800192c:	f023 0301 	bic.w	r3, r3, #1
 8001930:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001934:	4b53      	ldr	r3, [pc, #332]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 8001936:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800193a:	4a52      	ldr	r2, [pc, #328]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 800193c:	f023 0304 	bic.w	r3, r3, #4
 8001940:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d016      	beq.n	800197a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800194c:	f7ff fab2 	bl	8000eb4 <HAL_GetTick>
 8001950:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001952:	e00a      	b.n	800196a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001954:	f7ff faae 	bl	8000eb4 <HAL_GetTick>
 8001958:	4602      	mov	r2, r0
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001962:	4293      	cmp	r3, r2
 8001964:	d901      	bls.n	800196a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e138      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800196a:	4b46      	ldr	r3, [pc, #280]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 800196c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001970:	f003 0302 	and.w	r3, r3, #2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d0ed      	beq.n	8001954 <HAL_RCC_OscConfig+0x388>
 8001978:	e015      	b.n	80019a6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800197a:	f7ff fa9b 	bl	8000eb4 <HAL_GetTick>
 800197e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001980:	e00a      	b.n	8001998 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001982:	f7ff fa97 	bl	8000eb4 <HAL_GetTick>
 8001986:	4602      	mov	r2, r0
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001990:	4293      	cmp	r3, r2
 8001992:	d901      	bls.n	8001998 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001994:	2303      	movs	r3, #3
 8001996:	e121      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001998:	4b3a      	ldr	r3, [pc, #232]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 800199a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d1ed      	bne.n	8001982 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80019a6:	7ffb      	ldrb	r3, [r7, #31]
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d105      	bne.n	80019b8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019ac:	4b35      	ldr	r3, [pc, #212]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 80019ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019b0:	4a34      	ldr	r2, [pc, #208]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 80019b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019b6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0320 	and.w	r3, r3, #32
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d03c      	beq.n	8001a3e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	699b      	ldr	r3, [r3, #24]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d01c      	beq.n	8001a06 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80019cc:	4b2d      	ldr	r3, [pc, #180]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 80019ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80019d2:	4a2c      	ldr	r2, [pc, #176]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 80019d4:	f043 0301 	orr.w	r3, r3, #1
 80019d8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019dc:	f7ff fa6a 	bl	8000eb4 <HAL_GetTick>
 80019e0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80019e2:	e008      	b.n	80019f6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019e4:	f7ff fa66 	bl	8000eb4 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e0f2      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80019f6:	4b23      	ldr	r3, [pc, #140]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 80019f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80019fc:	f003 0302 	and.w	r3, r3, #2
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d0ef      	beq.n	80019e4 <HAL_RCC_OscConfig+0x418>
 8001a04:	e01b      	b.n	8001a3e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001a06:	4b1f      	ldr	r3, [pc, #124]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 8001a08:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a0c:	4a1d      	ldr	r2, [pc, #116]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 8001a0e:	f023 0301 	bic.w	r3, r3, #1
 8001a12:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a16:	f7ff fa4d 	bl	8000eb4 <HAL_GetTick>
 8001a1a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001a1c:	e008      	b.n	8001a30 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a1e:	f7ff fa49 	bl	8000eb4 <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d901      	bls.n	8001a30 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e0d5      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001a30:	4b14      	ldr	r3, [pc, #80]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 8001a32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1ef      	bne.n	8001a1e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	f000 80c9 	beq.w	8001bda <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a48:	4b0e      	ldr	r3, [pc, #56]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	f003 030c 	and.w	r3, r3, #12
 8001a50:	2b0c      	cmp	r3, #12
 8001a52:	f000 8083 	beq.w	8001b5c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d15e      	bne.n	8001b1c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a5e:	4b09      	ldr	r3, [pc, #36]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a08      	ldr	r2, [pc, #32]	; (8001a84 <HAL_RCC_OscConfig+0x4b8>)
 8001a64:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6a:	f7ff fa23 	bl	8000eb4 <HAL_GetTick>
 8001a6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a70:	e00c      	b.n	8001a8c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a72:	f7ff fa1f 	bl	8000eb4 <HAL_GetTick>
 8001a76:	4602      	mov	r2, r0
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	1ad3      	subs	r3, r2, r3
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d905      	bls.n	8001a8c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e0ab      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
 8001a84:	40021000 	.word	0x40021000
 8001a88:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a8c:	4b55      	ldr	r3, [pc, #340]	; (8001be4 <HAL_RCC_OscConfig+0x618>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d1ec      	bne.n	8001a72 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a98:	4b52      	ldr	r3, [pc, #328]	; (8001be4 <HAL_RCC_OscConfig+0x618>)
 8001a9a:	68da      	ldr	r2, [r3, #12]
 8001a9c:	4b52      	ldr	r3, [pc, #328]	; (8001be8 <HAL_RCC_OscConfig+0x61c>)
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	6a11      	ldr	r1, [r2, #32]
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001aa8:	3a01      	subs	r2, #1
 8001aaa:	0112      	lsls	r2, r2, #4
 8001aac:	4311      	orrs	r1, r2
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001ab2:	0212      	lsls	r2, r2, #8
 8001ab4:	4311      	orrs	r1, r2
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001aba:	0852      	lsrs	r2, r2, #1
 8001abc:	3a01      	subs	r2, #1
 8001abe:	0552      	lsls	r2, r2, #21
 8001ac0:	4311      	orrs	r1, r2
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001ac6:	0852      	lsrs	r2, r2, #1
 8001ac8:	3a01      	subs	r2, #1
 8001aca:	0652      	lsls	r2, r2, #25
 8001acc:	4311      	orrs	r1, r2
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001ad2:	06d2      	lsls	r2, r2, #27
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	4943      	ldr	r1, [pc, #268]	; (8001be4 <HAL_RCC_OscConfig+0x618>)
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001adc:	4b41      	ldr	r3, [pc, #260]	; (8001be4 <HAL_RCC_OscConfig+0x618>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a40      	ldr	r2, [pc, #256]	; (8001be4 <HAL_RCC_OscConfig+0x618>)
 8001ae2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ae6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ae8:	4b3e      	ldr	r3, [pc, #248]	; (8001be4 <HAL_RCC_OscConfig+0x618>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	4a3d      	ldr	r2, [pc, #244]	; (8001be4 <HAL_RCC_OscConfig+0x618>)
 8001aee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001af2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af4:	f7ff f9de 	bl	8000eb4 <HAL_GetTick>
 8001af8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001afa:	e008      	b.n	8001b0e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001afc:	f7ff f9da 	bl	8000eb4 <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e066      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b0e:	4b35      	ldr	r3, [pc, #212]	; (8001be4 <HAL_RCC_OscConfig+0x618>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d0f0      	beq.n	8001afc <HAL_RCC_OscConfig+0x530>
 8001b1a:	e05e      	b.n	8001bda <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b1c:	4b31      	ldr	r3, [pc, #196]	; (8001be4 <HAL_RCC_OscConfig+0x618>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a30      	ldr	r2, [pc, #192]	; (8001be4 <HAL_RCC_OscConfig+0x618>)
 8001b22:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b28:	f7ff f9c4 	bl	8000eb4 <HAL_GetTick>
 8001b2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b2e:	e008      	b.n	8001b42 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b30:	f7ff f9c0 	bl	8000eb4 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d901      	bls.n	8001b42 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	e04c      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b42:	4b28      	ldr	r3, [pc, #160]	; (8001be4 <HAL_RCC_OscConfig+0x618>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d1f0      	bne.n	8001b30 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001b4e:	4b25      	ldr	r3, [pc, #148]	; (8001be4 <HAL_RCC_OscConfig+0x618>)
 8001b50:	68da      	ldr	r2, [r3, #12]
 8001b52:	4924      	ldr	r1, [pc, #144]	; (8001be4 <HAL_RCC_OscConfig+0x618>)
 8001b54:	4b25      	ldr	r3, [pc, #148]	; (8001bec <HAL_RCC_OscConfig+0x620>)
 8001b56:	4013      	ands	r3, r2
 8001b58:	60cb      	str	r3, [r1, #12]
 8001b5a:	e03e      	b.n	8001bda <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	69db      	ldr	r3, [r3, #28]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d101      	bne.n	8001b68 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e039      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001b68:	4b1e      	ldr	r3, [pc, #120]	; (8001be4 <HAL_RCC_OscConfig+0x618>)
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	f003 0203 	and.w	r2, r3, #3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6a1b      	ldr	r3, [r3, #32]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d12c      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b86:	3b01      	subs	r3, #1
 8001b88:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d123      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b98:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d11b      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d113      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb8:	085b      	lsrs	r3, r3, #1
 8001bba:	3b01      	subs	r3, #1
 8001bbc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d109      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bcc:	085b      	lsrs	r3, r3, #1
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d001      	beq.n	8001bda <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e000      	b.n	8001bdc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3720      	adds	r7, #32
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40021000 	.word	0x40021000
 8001be8:	019f800c 	.word	0x019f800c
 8001bec:	feeefffc 	.word	0xfeeefffc

08001bf0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d101      	bne.n	8001c08 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e11e      	b.n	8001e46 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c08:	4b91      	ldr	r3, [pc, #580]	; (8001e50 <HAL_RCC_ClockConfig+0x260>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 030f 	and.w	r3, r3, #15
 8001c10:	683a      	ldr	r2, [r7, #0]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d910      	bls.n	8001c38 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c16:	4b8e      	ldr	r3, [pc, #568]	; (8001e50 <HAL_RCC_ClockConfig+0x260>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f023 020f 	bic.w	r2, r3, #15
 8001c1e:	498c      	ldr	r1, [pc, #560]	; (8001e50 <HAL_RCC_ClockConfig+0x260>)
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c26:	4b8a      	ldr	r3, [pc, #552]	; (8001e50 <HAL_RCC_ClockConfig+0x260>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 030f 	and.w	r3, r3, #15
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d001      	beq.n	8001c38 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e106      	b.n	8001e46 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d073      	beq.n	8001d2c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	2b03      	cmp	r3, #3
 8001c4a:	d129      	bne.n	8001ca0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c4c:	4b81      	ldr	r3, [pc, #516]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d101      	bne.n	8001c5c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e0f4      	b.n	8001e46 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001c5c:	f000 f99e 	bl	8001f9c <RCC_GetSysClockFreqFromPLLSource>
 8001c60:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	4a7c      	ldr	r2, [pc, #496]	; (8001e58 <HAL_RCC_ClockConfig+0x268>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d93f      	bls.n	8001cea <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001c6a:	4b7a      	ldr	r3, [pc, #488]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d009      	beq.n	8001c8a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d033      	beq.n	8001cea <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d12f      	bne.n	8001cea <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c8a:	4b72      	ldr	r3, [pc, #456]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c92:	4a70      	ldr	r2, [pc, #448]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001c94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c98:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c9a:	2380      	movs	r3, #128	; 0x80
 8001c9c:	617b      	str	r3, [r7, #20]
 8001c9e:	e024      	b.n	8001cea <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d107      	bne.n	8001cb8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ca8:	4b6a      	ldr	r3, [pc, #424]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d109      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e0c6      	b.n	8001e46 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cb8:	4b66      	ldr	r3, [pc, #408]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d101      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e0be      	b.n	8001e46 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001cc8:	f000 f8ce 	bl	8001e68 <HAL_RCC_GetSysClockFreq>
 8001ccc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	4a61      	ldr	r2, [pc, #388]	; (8001e58 <HAL_RCC_ClockConfig+0x268>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d909      	bls.n	8001cea <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001cd6:	4b5f      	ldr	r3, [pc, #380]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001cde:	4a5d      	ldr	r2, [pc, #372]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001ce0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ce4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001cea:	4b5a      	ldr	r3, [pc, #360]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	f023 0203 	bic.w	r2, r3, #3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	4957      	ldr	r1, [pc, #348]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001cfc:	f7ff f8da 	bl	8000eb4 <HAL_GetTick>
 8001d00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d02:	e00a      	b.n	8001d1a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d04:	f7ff f8d6 	bl	8000eb4 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e095      	b.n	8001e46 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d1a:	4b4e      	ldr	r3, [pc, #312]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	f003 020c 	and.w	r2, r3, #12
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d1eb      	bne.n	8001d04 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 0302 	and.w	r3, r3, #2
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d023      	beq.n	8001d80 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0304 	and.w	r3, r3, #4
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d005      	beq.n	8001d50 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d44:	4b43      	ldr	r3, [pc, #268]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	4a42      	ldr	r2, [pc, #264]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001d4a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d4e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0308 	and.w	r3, r3, #8
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d007      	beq.n	8001d6c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001d5c:	4b3d      	ldr	r3, [pc, #244]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001d64:	4a3b      	ldr	r2, [pc, #236]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001d66:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d6a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d6c:	4b39      	ldr	r3, [pc, #228]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	4936      	ldr	r1, [pc, #216]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	608b      	str	r3, [r1, #8]
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	2b80      	cmp	r3, #128	; 0x80
 8001d84:	d105      	bne.n	8001d92 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001d86:	4b33      	ldr	r3, [pc, #204]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	4a32      	ldr	r2, [pc, #200]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001d8c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001d90:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d92:	4b2f      	ldr	r3, [pc, #188]	; (8001e50 <HAL_RCC_ClockConfig+0x260>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 030f 	and.w	r3, r3, #15
 8001d9a:	683a      	ldr	r2, [r7, #0]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d21d      	bcs.n	8001ddc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001da0:	4b2b      	ldr	r3, [pc, #172]	; (8001e50 <HAL_RCC_ClockConfig+0x260>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f023 020f 	bic.w	r2, r3, #15
 8001da8:	4929      	ldr	r1, [pc, #164]	; (8001e50 <HAL_RCC_ClockConfig+0x260>)
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001db0:	f7ff f880 	bl	8000eb4 <HAL_GetTick>
 8001db4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001db6:	e00a      	b.n	8001dce <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001db8:	f7ff f87c 	bl	8000eb4 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e03b      	b.n	8001e46 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dce:	4b20      	ldr	r3, [pc, #128]	; (8001e50 <HAL_RCC_ClockConfig+0x260>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 030f 	and.w	r3, r3, #15
 8001dd6:	683a      	ldr	r2, [r7, #0]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d1ed      	bne.n	8001db8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0304 	and.w	r3, r3, #4
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d008      	beq.n	8001dfa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001de8:	4b1a      	ldr	r3, [pc, #104]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	4917      	ldr	r1, [pc, #92]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001df6:	4313      	orrs	r3, r2
 8001df8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0308 	and.w	r3, r3, #8
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d009      	beq.n	8001e1a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e06:	4b13      	ldr	r3, [pc, #76]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	691b      	ldr	r3, [r3, #16]
 8001e12:	00db      	lsls	r3, r3, #3
 8001e14:	490f      	ldr	r1, [pc, #60]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001e16:	4313      	orrs	r3, r2
 8001e18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e1a:	f000 f825 	bl	8001e68 <HAL_RCC_GetSysClockFreq>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <HAL_RCC_ClockConfig+0x264>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	091b      	lsrs	r3, r3, #4
 8001e26:	f003 030f 	and.w	r3, r3, #15
 8001e2a:	490c      	ldr	r1, [pc, #48]	; (8001e5c <HAL_RCC_ClockConfig+0x26c>)
 8001e2c:	5ccb      	ldrb	r3, [r1, r3]
 8001e2e:	f003 031f 	and.w	r3, r3, #31
 8001e32:	fa22 f303 	lsr.w	r3, r2, r3
 8001e36:	4a0a      	ldr	r2, [pc, #40]	; (8001e60 <HAL_RCC_ClockConfig+0x270>)
 8001e38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <HAL_RCC_ClockConfig+0x274>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7fe ffec 	bl	8000e1c <HAL_InitTick>
 8001e44:	4603      	mov	r3, r0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3718      	adds	r7, #24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	40022000 	.word	0x40022000
 8001e54:	40021000 	.word	0x40021000
 8001e58:	04c4b400 	.word	0x04c4b400
 8001e5c:	08004d84 	.word	0x08004d84
 8001e60:	20000000 	.word	0x20000000
 8001e64:	20000004 	.word	0x20000004

08001e68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b087      	sub	sp, #28
 8001e6c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001e6e:	4b2c      	ldr	r3, [pc, #176]	; (8001f20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	f003 030c 	and.w	r3, r3, #12
 8001e76:	2b04      	cmp	r3, #4
 8001e78:	d102      	bne.n	8001e80 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001e7a:	4b2a      	ldr	r3, [pc, #168]	; (8001f24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e7c:	613b      	str	r3, [r7, #16]
 8001e7e:	e047      	b.n	8001f10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001e80:	4b27      	ldr	r3, [pc, #156]	; (8001f20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	f003 030c 	and.w	r3, r3, #12
 8001e88:	2b08      	cmp	r3, #8
 8001e8a:	d102      	bne.n	8001e92 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e8c:	4b26      	ldr	r3, [pc, #152]	; (8001f28 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e8e:	613b      	str	r3, [r7, #16]
 8001e90:	e03e      	b.n	8001f10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001e92:	4b23      	ldr	r3, [pc, #140]	; (8001f20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f003 030c 	and.w	r3, r3, #12
 8001e9a:	2b0c      	cmp	r3, #12
 8001e9c:	d136      	bne.n	8001f0c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e9e:	4b20      	ldr	r3, [pc, #128]	; (8001f20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	f003 0303 	and.w	r3, r3, #3
 8001ea6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ea8:	4b1d      	ldr	r3, [pc, #116]	; (8001f20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	091b      	lsrs	r3, r3, #4
 8001eae:	f003 030f 	and.w	r3, r3, #15
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2b03      	cmp	r3, #3
 8001eba:	d10c      	bne.n	8001ed6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ebc:	4a1a      	ldr	r2, [pc, #104]	; (8001f28 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec4:	4a16      	ldr	r2, [pc, #88]	; (8001f20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ec6:	68d2      	ldr	r2, [r2, #12]
 8001ec8:	0a12      	lsrs	r2, r2, #8
 8001eca:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001ece:	fb02 f303 	mul.w	r3, r2, r3
 8001ed2:	617b      	str	r3, [r7, #20]
      break;
 8001ed4:	e00c      	b.n	8001ef0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ed6:	4a13      	ldr	r2, [pc, #76]	; (8001f24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ede:	4a10      	ldr	r2, [pc, #64]	; (8001f20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ee0:	68d2      	ldr	r2, [r2, #12]
 8001ee2:	0a12      	lsrs	r2, r2, #8
 8001ee4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001ee8:	fb02 f303 	mul.w	r3, r2, r3
 8001eec:	617b      	str	r3, [r7, #20]
      break;
 8001eee:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ef0:	4b0b      	ldr	r3, [pc, #44]	; (8001f20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	0e5b      	lsrs	r3, r3, #25
 8001ef6:	f003 0303 	and.w	r3, r3, #3
 8001efa:	3301      	adds	r3, #1
 8001efc:	005b      	lsls	r3, r3, #1
 8001efe:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001f00:	697a      	ldr	r2, [r7, #20]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f08:	613b      	str	r3, [r7, #16]
 8001f0a:	e001      	b.n	8001f10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001f10:	693b      	ldr	r3, [r7, #16]
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	371c      	adds	r7, #28
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	40021000 	.word	0x40021000
 8001f24:	00f42400 	.word	0x00f42400
 8001f28:	007a1200 	.word	0x007a1200

08001f2c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f30:	4b03      	ldr	r3, [pc, #12]	; (8001f40 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f32:	681b      	ldr	r3, [r3, #0]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	20000000 	.word	0x20000000

08001f44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001f48:	f7ff fff0 	bl	8001f2c <HAL_RCC_GetHCLKFreq>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	4b06      	ldr	r3, [pc, #24]	; (8001f68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	0a1b      	lsrs	r3, r3, #8
 8001f54:	f003 0307 	and.w	r3, r3, #7
 8001f58:	4904      	ldr	r1, [pc, #16]	; (8001f6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f5a:	5ccb      	ldrb	r3, [r1, r3]
 8001f5c:	f003 031f 	and.w	r3, r3, #31
 8001f60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	08004d94 	.word	0x08004d94

08001f70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001f74:	f7ff ffda 	bl	8001f2c <HAL_RCC_GetHCLKFreq>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	4b06      	ldr	r3, [pc, #24]	; (8001f94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	0adb      	lsrs	r3, r3, #11
 8001f80:	f003 0307 	and.w	r3, r3, #7
 8001f84:	4904      	ldr	r1, [pc, #16]	; (8001f98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f86:	5ccb      	ldrb	r3, [r1, r3]
 8001f88:	f003 031f 	and.w	r3, r3, #31
 8001f8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40021000 	.word	0x40021000
 8001f98:	08004d94 	.word	0x08004d94

08001f9c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b087      	sub	sp, #28
 8001fa0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001fa2:	4b1e      	ldr	r3, [pc, #120]	; (800201c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	f003 0303 	and.w	r3, r3, #3
 8001faa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fac:	4b1b      	ldr	r3, [pc, #108]	; (800201c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	091b      	lsrs	r3, r3, #4
 8001fb2:	f003 030f 	and.w	r3, r3, #15
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	2b03      	cmp	r3, #3
 8001fbe:	d10c      	bne.n	8001fda <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001fc0:	4a17      	ldr	r2, [pc, #92]	; (8002020 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc8:	4a14      	ldr	r2, [pc, #80]	; (800201c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fca:	68d2      	ldr	r2, [r2, #12]
 8001fcc:	0a12      	lsrs	r2, r2, #8
 8001fce:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001fd2:	fb02 f303 	mul.w	r3, r2, r3
 8001fd6:	617b      	str	r3, [r7, #20]
    break;
 8001fd8:	e00c      	b.n	8001ff4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001fda:	4a12      	ldr	r2, [pc, #72]	; (8002024 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fe2:	4a0e      	ldr	r2, [pc, #56]	; (800201c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fe4:	68d2      	ldr	r2, [r2, #12]
 8001fe6:	0a12      	lsrs	r2, r2, #8
 8001fe8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001fec:	fb02 f303 	mul.w	r3, r2, r3
 8001ff0:	617b      	str	r3, [r7, #20]
    break;
 8001ff2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ff4:	4b09      	ldr	r3, [pc, #36]	; (800201c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	0e5b      	lsrs	r3, r3, #25
 8001ffa:	f003 0303 	and.w	r3, r3, #3
 8001ffe:	3301      	adds	r3, #1
 8002000:	005b      	lsls	r3, r3, #1
 8002002:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002004:	697a      	ldr	r2, [r7, #20]
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	fbb2 f3f3 	udiv	r3, r2, r3
 800200c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800200e:	687b      	ldr	r3, [r7, #4]
}
 8002010:	4618      	mov	r0, r3
 8002012:	371c      	adds	r7, #28
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr
 800201c:	40021000 	.word	0x40021000
 8002020:	007a1200 	.word	0x007a1200
 8002024:	00f42400 	.word	0x00f42400

08002028 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b086      	sub	sp, #24
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002030:	2300      	movs	r3, #0
 8002032:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002034:	2300      	movs	r3, #0
 8002036:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002040:	2b00      	cmp	r3, #0
 8002042:	f000 8098 	beq.w	8002176 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002046:	2300      	movs	r3, #0
 8002048:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800204a:	4b43      	ldr	r3, [pc, #268]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800204c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800204e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002052:	2b00      	cmp	r3, #0
 8002054:	d10d      	bne.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002056:	4b40      	ldr	r3, [pc, #256]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800205a:	4a3f      	ldr	r2, [pc, #252]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800205c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002060:	6593      	str	r3, [r2, #88]	; 0x58
 8002062:	4b3d      	ldr	r3, [pc, #244]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800206a:	60bb      	str	r3, [r7, #8]
 800206c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800206e:	2301      	movs	r3, #1
 8002070:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002072:	4b3a      	ldr	r3, [pc, #232]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a39      	ldr	r2, [pc, #228]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002078:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800207c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800207e:	f7fe ff19 	bl	8000eb4 <HAL_GetTick>
 8002082:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002084:	e009      	b.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002086:	f7fe ff15 	bl	8000eb4 <HAL_GetTick>
 800208a:	4602      	mov	r2, r0
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	2b02      	cmp	r3, #2
 8002092:	d902      	bls.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	74fb      	strb	r3, [r7, #19]
        break;
 8002098:	e005      	b.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800209a:	4b30      	ldr	r3, [pc, #192]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d0ef      	beq.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80020a6:	7cfb      	ldrb	r3, [r7, #19]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d159      	bne.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80020ac:	4b2a      	ldr	r3, [pc, #168]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020b6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d01e      	beq.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c2:	697a      	ldr	r2, [r7, #20]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d019      	beq.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020c8:	4b23      	ldr	r3, [pc, #140]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020d4:	4b20      	ldr	r3, [pc, #128]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020da:	4a1f      	ldr	r2, [pc, #124]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020e4:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ea:	4a1b      	ldr	r2, [pc, #108]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020f4:	4a18      	ldr	r2, [pc, #96]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	2b00      	cmp	r3, #0
 8002104:	d016      	beq.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002106:	f7fe fed5 	bl	8000eb4 <HAL_GetTick>
 800210a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800210c:	e00b      	b.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800210e:	f7fe fed1 	bl	8000eb4 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	f241 3288 	movw	r2, #5000	; 0x1388
 800211c:	4293      	cmp	r3, r2
 800211e:	d902      	bls.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	74fb      	strb	r3, [r7, #19]
            break;
 8002124:	e006      	b.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002126:	4b0c      	ldr	r3, [pc, #48]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002128:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	2b00      	cmp	r3, #0
 8002132:	d0ec      	beq.n	800210e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002134:	7cfb      	ldrb	r3, [r7, #19]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10b      	bne.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800213a:	4b07      	ldr	r3, [pc, #28]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800213c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002140:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002148:	4903      	ldr	r1, [pc, #12]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800214a:	4313      	orrs	r3, r2
 800214c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002150:	e008      	b.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002152:	7cfb      	ldrb	r3, [r7, #19]
 8002154:	74bb      	strb	r3, [r7, #18]
 8002156:	e005      	b.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002158:	40021000 	.word	0x40021000
 800215c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002160:	7cfb      	ldrb	r3, [r7, #19]
 8002162:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002164:	7c7b      	ldrb	r3, [r7, #17]
 8002166:	2b01      	cmp	r3, #1
 8002168:	d105      	bne.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800216a:	4ba6      	ldr	r3, [pc, #664]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800216c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800216e:	4aa5      	ldr	r2, [pc, #660]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002170:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002174:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	2b00      	cmp	r3, #0
 8002180:	d00a      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002182:	4ba0      	ldr	r3, [pc, #640]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002188:	f023 0203 	bic.w	r2, r3, #3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	499c      	ldr	r1, [pc, #624]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002192:	4313      	orrs	r3, r2
 8002194:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d00a      	beq.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021a4:	4b97      	ldr	r3, [pc, #604]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021aa:	f023 020c 	bic.w	r2, r3, #12
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	4994      	ldr	r1, [pc, #592]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0304 	and.w	r3, r3, #4
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00a      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021c6:	4b8f      	ldr	r3, [pc, #572]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021cc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	498b      	ldr	r1, [pc, #556]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0308 	and.w	r3, r3, #8
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d00a      	beq.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021e8:	4b86      	ldr	r3, [pc, #536]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021ee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	4983      	ldr	r1, [pc, #524]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0320 	and.w	r3, r3, #32
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00a      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800220a:	4b7e      	ldr	r3, [pc, #504]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800220c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002210:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	695b      	ldr	r3, [r3, #20]
 8002218:	497a      	ldr	r1, [pc, #488]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800221a:	4313      	orrs	r3, r2
 800221c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002228:	2b00      	cmp	r3, #0
 800222a:	d00a      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800222c:	4b75      	ldr	r3, [pc, #468]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800222e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002232:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	4972      	ldr	r1, [pc, #456]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800223c:	4313      	orrs	r3, r2
 800223e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00a      	beq.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800224e:	4b6d      	ldr	r3, [pc, #436]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002250:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002254:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	69db      	ldr	r3, [r3, #28]
 800225c:	4969      	ldr	r1, [pc, #420]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800225e:	4313      	orrs	r3, r2
 8002260:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800226c:	2b00      	cmp	r3, #0
 800226e:	d00a      	beq.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002270:	4b64      	ldr	r3, [pc, #400]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002276:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a1b      	ldr	r3, [r3, #32]
 800227e:	4961      	ldr	r1, [pc, #388]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002280:	4313      	orrs	r3, r2
 8002282:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800228e:	2b00      	cmp	r3, #0
 8002290:	d00a      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002292:	4b5c      	ldr	r3, [pc, #368]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002298:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a0:	4958      	ldr	r1, [pc, #352]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d015      	beq.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80022b4:	4b53      	ldr	r3, [pc, #332]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c2:	4950      	ldr	r1, [pc, #320]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80022d2:	d105      	bne.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022d4:	4b4b      	ldr	r3, [pc, #300]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	4a4a      	ldr	r2, [pc, #296]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022de:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d015      	beq.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80022ec:	4b45      	ldr	r3, [pc, #276]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022f2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022fa:	4942      	ldr	r1, [pc, #264]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022fc:	4313      	orrs	r3, r2
 80022fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002306:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800230a:	d105      	bne.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800230c:	4b3d      	ldr	r3, [pc, #244]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	4a3c      	ldr	r2, [pc, #240]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002312:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002316:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d015      	beq.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002324:	4b37      	ldr	r3, [pc, #220]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800232a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002332:	4934      	ldr	r1, [pc, #208]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002334:	4313      	orrs	r3, r2
 8002336:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002342:	d105      	bne.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002344:	4b2f      	ldr	r3, [pc, #188]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	4a2e      	ldr	r2, [pc, #184]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800234a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800234e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002358:	2b00      	cmp	r3, #0
 800235a:	d015      	beq.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800235c:	4b29      	ldr	r3, [pc, #164]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800235e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002362:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800236a:	4926      	ldr	r1, [pc, #152]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800236c:	4313      	orrs	r3, r2
 800236e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002376:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800237a:	d105      	bne.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800237c:	4b21      	ldr	r3, [pc, #132]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	4a20      	ldr	r2, [pc, #128]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002382:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002386:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d015      	beq.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002394:	4b1b      	ldr	r3, [pc, #108]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002396:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800239a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023a2:	4918      	ldr	r1, [pc, #96]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80023b2:	d105      	bne.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023b4:	4b13      	ldr	r3, [pc, #76]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	4a12      	ldr	r2, [pc, #72]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023be:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d015      	beq.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80023cc:	4b0d      	ldr	r3, [pc, #52]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023d2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023da:	490a      	ldr	r1, [pc, #40]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023dc:	4313      	orrs	r3, r2
 80023de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80023ea:	d105      	bne.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80023ec:	4b05      	ldr	r3, [pc, #20]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	4a04      	ldr	r2, [pc, #16]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80023f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3718      	adds	r7, #24
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40021000 	.word	0x40021000

08002408 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d101      	bne.n	800241a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e049      	b.n	80024ae <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002420:	b2db      	uxtb	r3, r3
 8002422:	2b00      	cmp	r3, #0
 8002424:	d106      	bne.n	8002434 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f7fe fb22 	bl	8000a78 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2202      	movs	r2, #2
 8002438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	3304      	adds	r3, #4
 8002444:	4619      	mov	r1, r3
 8002446:	4610      	mov	r0, r2
 8002448:	f000 fbda 	bl	8002c00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2201      	movs	r2, #1
 8002450:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2201      	movs	r2, #1
 8002458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2201      	movs	r2, #1
 8002460:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2201      	movs	r2, #1
 8002468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2201      	movs	r2, #1
 8002470:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2201      	movs	r2, #1
 8002478:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2201      	movs	r2, #1
 8002480:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2201      	movs	r2, #1
 8002488:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2201      	movs	r2, #1
 8002490:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2201      	movs	r2, #1
 8002498:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2201      	movs	r2, #1
 80024a0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
	...

080024b8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024c2:	2300      	movs	r3, #0
 80024c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d104      	bne.n	80024d6 <HAL_TIM_IC_Start_IT+0x1e>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	e023      	b.n	800251e <HAL_TIM_IC_Start_IT+0x66>
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	2b04      	cmp	r3, #4
 80024da:	d104      	bne.n	80024e6 <HAL_TIM_IC_Start_IT+0x2e>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	e01b      	b.n	800251e <HAL_TIM_IC_Start_IT+0x66>
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	2b08      	cmp	r3, #8
 80024ea:	d104      	bne.n	80024f6 <HAL_TIM_IC_Start_IT+0x3e>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	e013      	b.n	800251e <HAL_TIM_IC_Start_IT+0x66>
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	2b0c      	cmp	r3, #12
 80024fa:	d104      	bne.n	8002506 <HAL_TIM_IC_Start_IT+0x4e>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002502:	b2db      	uxtb	r3, r3
 8002504:	e00b      	b.n	800251e <HAL_TIM_IC_Start_IT+0x66>
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	2b10      	cmp	r3, #16
 800250a:	d104      	bne.n	8002516 <HAL_TIM_IC_Start_IT+0x5e>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002512:	b2db      	uxtb	r3, r3
 8002514:	e003      	b.n	800251e <HAL_TIM_IC_Start_IT+0x66>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800251c:	b2db      	uxtb	r3, r3
 800251e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d104      	bne.n	8002530 <HAL_TIM_IC_Start_IT+0x78>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800252c:	b2db      	uxtb	r3, r3
 800252e:	e013      	b.n	8002558 <HAL_TIM_IC_Start_IT+0xa0>
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	2b04      	cmp	r3, #4
 8002534:	d104      	bne.n	8002540 <HAL_TIM_IC_Start_IT+0x88>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800253c:	b2db      	uxtb	r3, r3
 800253e:	e00b      	b.n	8002558 <HAL_TIM_IC_Start_IT+0xa0>
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	2b08      	cmp	r3, #8
 8002544:	d104      	bne.n	8002550 <HAL_TIM_IC_Start_IT+0x98>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800254c:	b2db      	uxtb	r3, r3
 800254e:	e003      	b.n	8002558 <HAL_TIM_IC_Start_IT+0xa0>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002556:	b2db      	uxtb	r3, r3
 8002558:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800255a:	7bbb      	ldrb	r3, [r7, #14]
 800255c:	2b01      	cmp	r3, #1
 800255e:	d102      	bne.n	8002566 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002560:	7b7b      	ldrb	r3, [r7, #13]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d001      	beq.n	800256a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e0d8      	b.n	800271c <HAL_TIM_IC_Start_IT+0x264>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d104      	bne.n	800257a <HAL_TIM_IC_Start_IT+0xc2>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2202      	movs	r2, #2
 8002574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002578:	e023      	b.n	80025c2 <HAL_TIM_IC_Start_IT+0x10a>
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	2b04      	cmp	r3, #4
 800257e:	d104      	bne.n	800258a <HAL_TIM_IC_Start_IT+0xd2>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2202      	movs	r2, #2
 8002584:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002588:	e01b      	b.n	80025c2 <HAL_TIM_IC_Start_IT+0x10a>
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	2b08      	cmp	r3, #8
 800258e:	d104      	bne.n	800259a <HAL_TIM_IC_Start_IT+0xe2>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2202      	movs	r2, #2
 8002594:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002598:	e013      	b.n	80025c2 <HAL_TIM_IC_Start_IT+0x10a>
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	2b0c      	cmp	r3, #12
 800259e:	d104      	bne.n	80025aa <HAL_TIM_IC_Start_IT+0xf2>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2202      	movs	r2, #2
 80025a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80025a8:	e00b      	b.n	80025c2 <HAL_TIM_IC_Start_IT+0x10a>
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	2b10      	cmp	r3, #16
 80025ae:	d104      	bne.n	80025ba <HAL_TIM_IC_Start_IT+0x102>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2202      	movs	r2, #2
 80025b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80025b8:	e003      	b.n	80025c2 <HAL_TIM_IC_Start_IT+0x10a>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2202      	movs	r2, #2
 80025be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d104      	bne.n	80025d2 <HAL_TIM_IC_Start_IT+0x11a>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2202      	movs	r2, #2
 80025cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025d0:	e013      	b.n	80025fa <HAL_TIM_IC_Start_IT+0x142>
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	2b04      	cmp	r3, #4
 80025d6:	d104      	bne.n	80025e2 <HAL_TIM_IC_Start_IT+0x12a>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2202      	movs	r2, #2
 80025dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80025e0:	e00b      	b.n	80025fa <HAL_TIM_IC_Start_IT+0x142>
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	2b08      	cmp	r3, #8
 80025e6:	d104      	bne.n	80025f2 <HAL_TIM_IC_Start_IT+0x13a>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2202      	movs	r2, #2
 80025ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80025f0:	e003      	b.n	80025fa <HAL_TIM_IC_Start_IT+0x142>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2202      	movs	r2, #2
 80025f6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	2b0c      	cmp	r3, #12
 80025fe:	d841      	bhi.n	8002684 <HAL_TIM_IC_Start_IT+0x1cc>
 8002600:	a201      	add	r2, pc, #4	; (adr r2, 8002608 <HAL_TIM_IC_Start_IT+0x150>)
 8002602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002606:	bf00      	nop
 8002608:	0800263d 	.word	0x0800263d
 800260c:	08002685 	.word	0x08002685
 8002610:	08002685 	.word	0x08002685
 8002614:	08002685 	.word	0x08002685
 8002618:	0800264f 	.word	0x0800264f
 800261c:	08002685 	.word	0x08002685
 8002620:	08002685 	.word	0x08002685
 8002624:	08002685 	.word	0x08002685
 8002628:	08002661 	.word	0x08002661
 800262c:	08002685 	.word	0x08002685
 8002630:	08002685 	.word	0x08002685
 8002634:	08002685 	.word	0x08002685
 8002638:	08002673 	.word	0x08002673
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	68da      	ldr	r2, [r3, #12]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f042 0202 	orr.w	r2, r2, #2
 800264a:	60da      	str	r2, [r3, #12]
      break;
 800264c:	e01d      	b.n	800268a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68da      	ldr	r2, [r3, #12]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f042 0204 	orr.w	r2, r2, #4
 800265c:	60da      	str	r2, [r3, #12]
      break;
 800265e:	e014      	b.n	800268a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	68da      	ldr	r2, [r3, #12]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f042 0208 	orr.w	r2, r2, #8
 800266e:	60da      	str	r2, [r3, #12]
      break;
 8002670:	e00b      	b.n	800268a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	68da      	ldr	r2, [r3, #12]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f042 0210 	orr.w	r2, r2, #16
 8002680:	60da      	str	r2, [r3, #12]
      break;
 8002682:	e002      	b.n	800268a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	73fb      	strb	r3, [r7, #15]
      break;
 8002688:	bf00      	nop
  }

  if (status == HAL_OK)
 800268a:	7bfb      	ldrb	r3, [r7, #15]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d144      	bne.n	800271a <HAL_TIM_IC_Start_IT+0x262>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2201      	movs	r2, #1
 8002696:	6839      	ldr	r1, [r7, #0]
 8002698:	4618      	mov	r0, r3
 800269a:	f000 fc6b 	bl	8002f74 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a20      	ldr	r2, [pc, #128]	; (8002724 <HAL_TIM_IC_Start_IT+0x26c>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d018      	beq.n	80026da <HAL_TIM_IC_Start_IT+0x222>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026b0:	d013      	beq.n	80026da <HAL_TIM_IC_Start_IT+0x222>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a1c      	ldr	r2, [pc, #112]	; (8002728 <HAL_TIM_IC_Start_IT+0x270>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d00e      	beq.n	80026da <HAL_TIM_IC_Start_IT+0x222>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a1a      	ldr	r2, [pc, #104]	; (800272c <HAL_TIM_IC_Start_IT+0x274>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d009      	beq.n	80026da <HAL_TIM_IC_Start_IT+0x222>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a19      	ldr	r2, [pc, #100]	; (8002730 <HAL_TIM_IC_Start_IT+0x278>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d004      	beq.n	80026da <HAL_TIM_IC_Start_IT+0x222>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a17      	ldr	r2, [pc, #92]	; (8002734 <HAL_TIM_IC_Start_IT+0x27c>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d115      	bne.n	8002706 <HAL_TIM_IC_Start_IT+0x24e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	689a      	ldr	r2, [r3, #8]
 80026e0:	4b15      	ldr	r3, [pc, #84]	; (8002738 <HAL_TIM_IC_Start_IT+0x280>)
 80026e2:	4013      	ands	r3, r2
 80026e4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	2b06      	cmp	r3, #6
 80026ea:	d015      	beq.n	8002718 <HAL_TIM_IC_Start_IT+0x260>
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026f2:	d011      	beq.n	8002718 <HAL_TIM_IC_Start_IT+0x260>
      {
        __HAL_TIM_ENABLE(htim);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f042 0201 	orr.w	r2, r2, #1
 8002702:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002704:	e008      	b.n	8002718 <HAL_TIM_IC_Start_IT+0x260>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f042 0201 	orr.w	r2, r2, #1
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	e000      	b.n	800271a <HAL_TIM_IC_Start_IT+0x262>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002718:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800271a:	7bfb      	ldrb	r3, [r7, #15]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3710      	adds	r7, #16
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	40012c00 	.word	0x40012c00
 8002728:	40000400 	.word	0x40000400
 800272c:	40000800 	.word	0x40000800
 8002730:	40013400 	.word	0x40013400
 8002734:	40014000 	.word	0x40014000
 8002738:	00010007 	.word	0x00010007

0800273c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	2b00      	cmp	r3, #0
 800275c:	d020      	beq.n	80027a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f003 0302 	and.w	r3, r3, #2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d01b      	beq.n	80027a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f06f 0202 	mvn.w	r2, #2
 8002770:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2201      	movs	r2, #1
 8002776:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	699b      	ldr	r3, [r3, #24]
 800277e:	f003 0303 	and.w	r3, r3, #3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d003      	beq.n	800278e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f000 fa1c 	bl	8002bc4 <HAL_TIM_IC_CaptureCallback>
 800278c:	e005      	b.n	800279a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f000 fa0e 	bl	8002bb0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f000 fa1f 	bl	8002bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	f003 0304 	and.w	r3, r3, #4
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d020      	beq.n	80027ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d01b      	beq.n	80027ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f06f 0204 	mvn.w	r2, #4
 80027bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2202      	movs	r2, #2
 80027c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d003      	beq.n	80027da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f000 f9f6 	bl	8002bc4 <HAL_TIM_IC_CaptureCallback>
 80027d8:	e005      	b.n	80027e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f000 f9e8 	bl	8002bb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f000 f9f9 	bl	8002bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	f003 0308 	and.w	r3, r3, #8
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d020      	beq.n	8002838 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	f003 0308 	and.w	r3, r3, #8
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d01b      	beq.n	8002838 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f06f 0208 	mvn.w	r2, #8
 8002808:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2204      	movs	r2, #4
 800280e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	69db      	ldr	r3, [r3, #28]
 8002816:	f003 0303 	and.w	r3, r3, #3
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 f9d0 	bl	8002bc4 <HAL_TIM_IC_CaptureCallback>
 8002824:	e005      	b.n	8002832 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f000 f9c2 	bl	8002bb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f000 f9d3 	bl	8002bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	f003 0310 	and.w	r3, r3, #16
 800283e:	2b00      	cmp	r3, #0
 8002840:	d020      	beq.n	8002884 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f003 0310 	and.w	r3, r3, #16
 8002848:	2b00      	cmp	r3, #0
 800284a:	d01b      	beq.n	8002884 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f06f 0210 	mvn.w	r2, #16
 8002854:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2208      	movs	r2, #8
 800285a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002866:	2b00      	cmp	r3, #0
 8002868:	d003      	beq.n	8002872 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 f9aa 	bl	8002bc4 <HAL_TIM_IC_CaptureCallback>
 8002870:	e005      	b.n	800287e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 f99c 	bl	8002bb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f000 f9ad 	bl	8002bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	2b00      	cmp	r3, #0
 800288c:	d00c      	beq.n	80028a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	f003 0301 	and.w	r3, r3, #1
 8002894:	2b00      	cmp	r3, #0
 8002896:	d007      	beq.n	80028a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f06f 0201 	mvn.w	r2, #1
 80028a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 f97a 	bl	8002b9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d104      	bne.n	80028bc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d00c      	beq.n	80028d6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d007      	beq.n	80028d6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 80028ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	f000 fc01 	bl	80030d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d00c      	beq.n	80028fa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d007      	beq.n	80028fa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80028f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 fbf9 	bl	80030ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002900:	2b00      	cmp	r3, #0
 8002902:	d00c      	beq.n	800291e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800290a:	2b00      	cmp	r3, #0
 800290c:	d007      	beq.n	800291e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002916:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f000 f967 	bl	8002bec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	f003 0320 	and.w	r3, r3, #32
 8002924:	2b00      	cmp	r3, #0
 8002926:	d00c      	beq.n	8002942 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f003 0320 	and.w	r3, r3, #32
 800292e:	2b00      	cmp	r3, #0
 8002930:	d007      	beq.n	8002942 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f06f 0220 	mvn.w	r2, #32
 800293a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f000 fbc1 	bl	80030c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00c      	beq.n	8002966 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d007      	beq.n	8002966 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800295e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f000 fbcd 	bl	8003100 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00c      	beq.n	800298a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d007      	beq.n	800298a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8002982:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f000 fbc5 	bl	8003114 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d00c      	beq.n	80029ae <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d007      	beq.n	80029ae <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80029a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 fbbd 	bl	8003128 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d00c      	beq.n	80029d2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d007      	beq.n	80029d2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80029ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f000 fbb5 	bl	800313c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029d2:	bf00      	nop
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b086      	sub	sp, #24
 80029de:	af00      	add	r7, sp, #0
 80029e0:	60f8      	str	r0, [r7, #12]
 80029e2:	60b9      	str	r1, [r7, #8]
 80029e4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029e6:	2300      	movs	r3, #0
 80029e8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d101      	bne.n	80029f8 <HAL_TIM_IC_ConfigChannel+0x1e>
 80029f4:	2302      	movs	r3, #2
 80029f6:	e088      	b.n	8002b0a <HAL_TIM_IC_ConfigChannel+0x130>
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d11b      	bne.n	8002a3e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6818      	ldr	r0, [r3, #0]
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	6819      	ldr	r1, [r3, #0]
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	f000 f98f 	bl	8002d38 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	699a      	ldr	r2, [r3, #24]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 020c 	bic.w	r2, r2, #12
 8002a28:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	6999      	ldr	r1, [r3, #24]
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	689a      	ldr	r2, [r3, #8]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	619a      	str	r2, [r3, #24]
 8002a3c:	e060      	b.n	8002b00 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2b04      	cmp	r3, #4
 8002a42:	d11c      	bne.n	8002a7e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6818      	ldr	r0, [r3, #0]
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	6819      	ldr	r1, [r3, #0]
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	685a      	ldr	r2, [r3, #4]
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	f000 f9d8 	bl	8002e08 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	699a      	ldr	r2, [r3, #24]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002a66:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6999      	ldr	r1, [r3, #24]
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	021a      	lsls	r2, r3, #8
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	619a      	str	r2, [r3, #24]
 8002a7c:	e040      	b.n	8002b00 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2b08      	cmp	r3, #8
 8002a82:	d11b      	bne.n	8002abc <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6818      	ldr	r0, [r3, #0]
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	6819      	ldr	r1, [r3, #0]
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	685a      	ldr	r2, [r3, #4]
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	f000 f9f5 	bl	8002e82 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	69da      	ldr	r2, [r3, #28]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f022 020c 	bic.w	r2, r2, #12
 8002aa6:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	69d9      	ldr	r1, [r3, #28]
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	689a      	ldr	r2, [r3, #8]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	61da      	str	r2, [r3, #28]
 8002aba:	e021      	b.n	8002b00 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2b0c      	cmp	r3, #12
 8002ac0:	d11c      	bne.n	8002afc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	6818      	ldr	r0, [r3, #0]
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	6819      	ldr	r1, [r3, #0]
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	685a      	ldr	r2, [r3, #4]
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	f000 fa12 	bl	8002efa <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	69da      	ldr	r2, [r3, #28]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002ae4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	69d9      	ldr	r1, [r3, #28]
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	021a      	lsls	r2, r3, #8
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	430a      	orrs	r2, r1
 8002af8:	61da      	str	r2, [r3, #28]
 8002afa:	e001      	b.n	8002b00 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b08:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3718      	adds	r7, #24
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
	...

08002b14 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	2b0c      	cmp	r3, #12
 8002b26:	d831      	bhi.n	8002b8c <HAL_TIM_ReadCapturedValue+0x78>
 8002b28:	a201      	add	r2, pc, #4	; (adr r2, 8002b30 <HAL_TIM_ReadCapturedValue+0x1c>)
 8002b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b2e:	bf00      	nop
 8002b30:	08002b65 	.word	0x08002b65
 8002b34:	08002b8d 	.word	0x08002b8d
 8002b38:	08002b8d 	.word	0x08002b8d
 8002b3c:	08002b8d 	.word	0x08002b8d
 8002b40:	08002b6f 	.word	0x08002b6f
 8002b44:	08002b8d 	.word	0x08002b8d
 8002b48:	08002b8d 	.word	0x08002b8d
 8002b4c:	08002b8d 	.word	0x08002b8d
 8002b50:	08002b79 	.word	0x08002b79
 8002b54:	08002b8d 	.word	0x08002b8d
 8002b58:	08002b8d 	.word	0x08002b8d
 8002b5c:	08002b8d 	.word	0x08002b8d
 8002b60:	08002b83 	.word	0x08002b83
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b6a:	60fb      	str	r3, [r7, #12]

      break;
 8002b6c:	e00f      	b.n	8002b8e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b74:	60fb      	str	r3, [r7, #12]

      break;
 8002b76:	e00a      	b.n	8002b8e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b7e:	60fb      	str	r3, [r7, #12]

      break;
 8002b80:	e005      	b.n	8002b8e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b88:	60fb      	str	r3, [r7, #12]

      break;
 8002b8a:	e000      	b.n	8002b8e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8002b8c:	bf00      	nop
  }

  return tmpreg;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3714      	adds	r7, #20
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002ba4:	bf00      	nop
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002bb8:	bf00      	nop
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002bf4:	bf00      	nop
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b085      	sub	sp, #20
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	4a42      	ldr	r2, [pc, #264]	; (8002d1c <TIM_Base_SetConfig+0x11c>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d00f      	beq.n	8002c38 <TIM_Base_SetConfig+0x38>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c1e:	d00b      	beq.n	8002c38 <TIM_Base_SetConfig+0x38>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	4a3f      	ldr	r2, [pc, #252]	; (8002d20 <TIM_Base_SetConfig+0x120>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d007      	beq.n	8002c38 <TIM_Base_SetConfig+0x38>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	4a3e      	ldr	r2, [pc, #248]	; (8002d24 <TIM_Base_SetConfig+0x124>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d003      	beq.n	8002c38 <TIM_Base_SetConfig+0x38>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	4a3d      	ldr	r2, [pc, #244]	; (8002d28 <TIM_Base_SetConfig+0x128>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d108      	bne.n	8002c4a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a33      	ldr	r2, [pc, #204]	; (8002d1c <TIM_Base_SetConfig+0x11c>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d01b      	beq.n	8002c8a <TIM_Base_SetConfig+0x8a>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c58:	d017      	beq.n	8002c8a <TIM_Base_SetConfig+0x8a>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a30      	ldr	r2, [pc, #192]	; (8002d20 <TIM_Base_SetConfig+0x120>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d013      	beq.n	8002c8a <TIM_Base_SetConfig+0x8a>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a2f      	ldr	r2, [pc, #188]	; (8002d24 <TIM_Base_SetConfig+0x124>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d00f      	beq.n	8002c8a <TIM_Base_SetConfig+0x8a>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a2e      	ldr	r2, [pc, #184]	; (8002d28 <TIM_Base_SetConfig+0x128>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d00b      	beq.n	8002c8a <TIM_Base_SetConfig+0x8a>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a2d      	ldr	r2, [pc, #180]	; (8002d2c <TIM_Base_SetConfig+0x12c>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d007      	beq.n	8002c8a <TIM_Base_SetConfig+0x8a>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a2c      	ldr	r2, [pc, #176]	; (8002d30 <TIM_Base_SetConfig+0x130>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d003      	beq.n	8002c8a <TIM_Base_SetConfig+0x8a>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a2b      	ldr	r2, [pc, #172]	; (8002d34 <TIM_Base_SetConfig+0x134>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d108      	bne.n	8002c9c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	695b      	ldr	r3, [r3, #20]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a16      	ldr	r2, [pc, #88]	; (8002d1c <TIM_Base_SetConfig+0x11c>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d00f      	beq.n	8002ce8 <TIM_Base_SetConfig+0xe8>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a17      	ldr	r2, [pc, #92]	; (8002d28 <TIM_Base_SetConfig+0x128>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d00b      	beq.n	8002ce8 <TIM_Base_SetConfig+0xe8>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	4a16      	ldr	r2, [pc, #88]	; (8002d2c <TIM_Base_SetConfig+0x12c>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d007      	beq.n	8002ce8 <TIM_Base_SetConfig+0xe8>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a15      	ldr	r2, [pc, #84]	; (8002d30 <TIM_Base_SetConfig+0x130>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d003      	beq.n	8002ce8 <TIM_Base_SetConfig+0xe8>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4a14      	ldr	r2, [pc, #80]	; (8002d34 <TIM_Base_SetConfig+0x134>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d103      	bne.n	8002cf0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	691a      	ldr	r2, [r3, #16]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d105      	bne.n	8002d0e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	691b      	ldr	r3, [r3, #16]
 8002d06:	f023 0201 	bic.w	r2, r3, #1
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	611a      	str	r2, [r3, #16]
  }
}
 8002d0e:	bf00      	nop
 8002d10:	3714      	adds	r7, #20
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	40012c00 	.word	0x40012c00
 8002d20:	40000400 	.word	0x40000400
 8002d24:	40000800 	.word	0x40000800
 8002d28:	40013400 	.word	0x40013400
 8002d2c:	40014000 	.word	0x40014000
 8002d30:	40014400 	.word	0x40014400
 8002d34:	40014800 	.word	0x40014800

08002d38 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b087      	sub	sp, #28
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	607a      	str	r2, [r7, #4]
 8002d44:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6a1b      	ldr	r3, [r3, #32]
 8002d50:	f023 0201 	bic.w	r2, r3, #1
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	699b      	ldr	r3, [r3, #24]
 8002d5c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	4a24      	ldr	r2, [pc, #144]	; (8002df4 <TIM_TI1_SetConfig+0xbc>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d013      	beq.n	8002d8e <TIM_TI1_SetConfig+0x56>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d6c:	d00f      	beq.n	8002d8e <TIM_TI1_SetConfig+0x56>
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	4a21      	ldr	r2, [pc, #132]	; (8002df8 <TIM_TI1_SetConfig+0xc0>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d00b      	beq.n	8002d8e <TIM_TI1_SetConfig+0x56>
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	4a20      	ldr	r2, [pc, #128]	; (8002dfc <TIM_TI1_SetConfig+0xc4>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d007      	beq.n	8002d8e <TIM_TI1_SetConfig+0x56>
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	4a1f      	ldr	r2, [pc, #124]	; (8002e00 <TIM_TI1_SetConfig+0xc8>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d003      	beq.n	8002d8e <TIM_TI1_SetConfig+0x56>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	4a1e      	ldr	r2, [pc, #120]	; (8002e04 <TIM_TI1_SetConfig+0xcc>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d101      	bne.n	8002d92 <TIM_TI1_SetConfig+0x5a>
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e000      	b.n	8002d94 <TIM_TI1_SetConfig+0x5c>
 8002d92:	2300      	movs	r3, #0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d008      	beq.n	8002daa <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	f023 0303 	bic.w	r3, r3, #3
 8002d9e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8002da0:	697a      	ldr	r2, [r7, #20]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	617b      	str	r3, [r7, #20]
 8002da8:	e003      	b.n	8002db2 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	f043 0301 	orr.w	r3, r3, #1
 8002db0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002db8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	011b      	lsls	r3, r3, #4
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	f023 030a 	bic.w	r3, r3, #10
 8002dcc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	f003 030a 	and.w	r3, r3, #10
 8002dd4:	693a      	ldr	r2, [r7, #16]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	697a      	ldr	r2, [r7, #20]
 8002dde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	693a      	ldr	r2, [r7, #16]
 8002de4:	621a      	str	r2, [r3, #32]
}
 8002de6:	bf00      	nop
 8002de8:	371c      	adds	r7, #28
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	40012c00 	.word	0x40012c00
 8002df8:	40000400 	.word	0x40000400
 8002dfc:	40000800 	.word	0x40000800
 8002e00:	40013400 	.word	0x40013400
 8002e04:	40014000 	.word	0x40014000

08002e08 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b087      	sub	sp, #28
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	607a      	str	r2, [r7, #4]
 8002e14:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	6a1b      	ldr	r3, [r3, #32]
 8002e1a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6a1b      	ldr	r3, [r3, #32]
 8002e20:	f023 0210 	bic.w	r2, r3, #16
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	021b      	lsls	r3, r3, #8
 8002e3a:	693a      	ldr	r2, [r7, #16]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	031b      	lsls	r3, r3, #12
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	693a      	ldr	r2, [r7, #16]
 8002e50:	4313      	orrs	r3, r2
 8002e52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e5a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	011b      	lsls	r3, r3, #4
 8002e60:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8002e64:	697a      	ldr	r2, [r7, #20]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	693a      	ldr	r2, [r7, #16]
 8002e6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	621a      	str	r2, [r3, #32]
}
 8002e76:	bf00      	nop
 8002e78:	371c      	adds	r7, #28
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr

08002e82 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002e82:	b480      	push	{r7}
 8002e84:	b087      	sub	sp, #28
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	60f8      	str	r0, [r7, #12]
 8002e8a:	60b9      	str	r1, [r7, #8]
 8002e8c:	607a      	str	r2, [r7, #4]
 8002e8e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6a1b      	ldr	r3, [r3, #32]
 8002e9a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	69db      	ldr	r3, [r3, #28]
 8002ea6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	f023 0303 	bic.w	r3, r3, #3
 8002eae:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8002eb0:	693a      	ldr	r2, [r7, #16]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ebe:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	011b      	lsls	r3, r3, #4
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	693a      	ldr	r2, [r7, #16]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8002ed2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	021b      	lsls	r3, r3, #8
 8002ed8:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8002edc:	697a      	ldr	r2, [r7, #20]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	693a      	ldr	r2, [r7, #16]
 8002ee6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	697a      	ldr	r2, [r7, #20]
 8002eec:	621a      	str	r2, [r3, #32]
}
 8002eee:	bf00      	nop
 8002ef0:	371c      	adds	r7, #28
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr

08002efa <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b087      	sub	sp, #28
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	60f8      	str	r0, [r7, #12]
 8002f02:	60b9      	str	r1, [r7, #8]
 8002f04:	607a      	str	r2, [r7, #4]
 8002f06:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6a1b      	ldr	r3, [r3, #32]
 8002f0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6a1b      	ldr	r3, [r3, #32]
 8002f12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	69db      	ldr	r3, [r3, #28]
 8002f1e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f26:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	021b      	lsls	r3, r3, #8
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f38:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	031b      	lsls	r3, r3, #12
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	693a      	ldr	r2, [r7, #16]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8002f4c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	031b      	lsls	r3, r3, #12
 8002f52:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8002f56:	697a      	ldr	r2, [r7, #20]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	697a      	ldr	r2, [r7, #20]
 8002f66:	621a      	str	r2, [r3, #32]
}
 8002f68:	bf00      	nop
 8002f6a:	371c      	adds	r7, #28
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b087      	sub	sp, #28
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	f003 031f 	and.w	r3, r3, #31
 8002f86:	2201      	movs	r2, #1
 8002f88:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6a1a      	ldr	r2, [r3, #32]
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	43db      	mvns	r3, r3
 8002f96:	401a      	ands	r2, r3
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6a1a      	ldr	r2, [r3, #32]
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	f003 031f 	and.w	r3, r3, #31
 8002fa6:	6879      	ldr	r1, [r7, #4]
 8002fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fac:	431a      	orrs	r2, r3
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	621a      	str	r2, [r3, #32]
}
 8002fb2:	bf00      	nop
 8002fb4:	371c      	adds	r7, #28
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
	...

08002fc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b085      	sub	sp, #20
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d101      	bne.n	8002fd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	e065      	b.n	80030a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2202      	movs	r2, #2
 8002fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a2c      	ldr	r2, [pc, #176]	; (80030b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d004      	beq.n	800300c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a2b      	ldr	r2, [pc, #172]	; (80030b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d108      	bne.n	800301e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003012:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	68fa      	ldr	r2, [r7, #12]
 800301a:	4313      	orrs	r3, r2
 800301c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003024:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003028:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	4313      	orrs	r3, r2
 8003032:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a1b      	ldr	r2, [pc, #108]	; (80030b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d018      	beq.n	8003078 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800304e:	d013      	beq.n	8003078 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a18      	ldr	r2, [pc, #96]	; (80030b8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d00e      	beq.n	8003078 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a17      	ldr	r2, [pc, #92]	; (80030bc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d009      	beq.n	8003078 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a12      	ldr	r2, [pc, #72]	; (80030b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d004      	beq.n	8003078 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a13      	ldr	r2, [pc, #76]	; (80030c0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d10c      	bne.n	8003092 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800307e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	68ba      	ldr	r2, [r7, #8]
 8003086:	4313      	orrs	r3, r2
 8003088:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68ba      	ldr	r2, [r7, #8]
 8003090:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2201      	movs	r2, #1
 8003096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3714      	adds	r7, #20
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	40012c00 	.word	0x40012c00
 80030b4:	40013400 	.word	0x40013400
 80030b8:	40000400 	.word	0x40000400
 80030bc:	40000800 	.word	0x40000800
 80030c0:	40014000 	.word	0x40014000

080030c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d101      	bne.n	8003162 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e042      	b.n	80031e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003168:	2b00      	cmp	r3, #0
 800316a:	d106      	bne.n	800317a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f7fd fcc9 	bl	8000b0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2224      	movs	r2, #36	; 0x24
 800317e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f022 0201 	bic.w	r2, r2, #1
 8003190:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003196:	2b00      	cmp	r3, #0
 8003198:	d002      	beq.n	80031a0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f000 faf4 	bl	8003788 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f000 f825 	bl	80031f0 <UART_SetConfig>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d101      	bne.n	80031b0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e01b      	b.n	80031e8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685a      	ldr	r2, [r3, #4]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689a      	ldr	r2, [r3, #8]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f042 0201 	orr.w	r2, r2, #1
 80031de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f000 fb73 	bl	80038cc <UART_CheckIdleState>
 80031e6:	4603      	mov	r3, r0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3708      	adds	r7, #8
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031f4:	b08c      	sub	sp, #48	; 0x30
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80031fa:	2300      	movs	r3, #0
 80031fc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	689a      	ldr	r2, [r3, #8]
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	691b      	ldr	r3, [r3, #16]
 8003208:	431a      	orrs	r2, r3
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	431a      	orrs	r2, r3
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	69db      	ldr	r3, [r3, #28]
 8003214:	4313      	orrs	r3, r2
 8003216:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	4bab      	ldr	r3, [pc, #684]	; (80034cc <UART_SetConfig+0x2dc>)
 8003220:	4013      	ands	r3, r2
 8003222:	697a      	ldr	r2, [r7, #20]
 8003224:	6812      	ldr	r2, [r2, #0]
 8003226:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003228:	430b      	orrs	r3, r1
 800322a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	68da      	ldr	r2, [r3, #12]
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	430a      	orrs	r2, r1
 8003240:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	699b      	ldr	r3, [r3, #24]
 8003246:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4aa0      	ldr	r2, [pc, #640]	; (80034d0 <UART_SetConfig+0x2e0>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d004      	beq.n	800325c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003258:	4313      	orrs	r3, r2
 800325a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003266:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800326a:	697a      	ldr	r2, [r7, #20]
 800326c:	6812      	ldr	r2, [r2, #0]
 800326e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003270:	430b      	orrs	r3, r1
 8003272:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800327a:	f023 010f 	bic.w	r1, r3, #15
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	430a      	orrs	r2, r1
 8003288:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a91      	ldr	r2, [pc, #580]	; (80034d4 <UART_SetConfig+0x2e4>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d125      	bne.n	80032e0 <UART_SetConfig+0xf0>
 8003294:	4b90      	ldr	r3, [pc, #576]	; (80034d8 <UART_SetConfig+0x2e8>)
 8003296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	2b03      	cmp	r3, #3
 80032a0:	d81a      	bhi.n	80032d8 <UART_SetConfig+0xe8>
 80032a2:	a201      	add	r2, pc, #4	; (adr r2, 80032a8 <UART_SetConfig+0xb8>)
 80032a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a8:	080032b9 	.word	0x080032b9
 80032ac:	080032c9 	.word	0x080032c9
 80032b0:	080032c1 	.word	0x080032c1
 80032b4:	080032d1 	.word	0x080032d1
 80032b8:	2301      	movs	r3, #1
 80032ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032be:	e0d6      	b.n	800346e <UART_SetConfig+0x27e>
 80032c0:	2302      	movs	r3, #2
 80032c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032c6:	e0d2      	b.n	800346e <UART_SetConfig+0x27e>
 80032c8:	2304      	movs	r3, #4
 80032ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032ce:	e0ce      	b.n	800346e <UART_SetConfig+0x27e>
 80032d0:	2308      	movs	r3, #8
 80032d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032d6:	e0ca      	b.n	800346e <UART_SetConfig+0x27e>
 80032d8:	2310      	movs	r3, #16
 80032da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032de:	e0c6      	b.n	800346e <UART_SetConfig+0x27e>
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a7d      	ldr	r2, [pc, #500]	; (80034dc <UART_SetConfig+0x2ec>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d138      	bne.n	800335c <UART_SetConfig+0x16c>
 80032ea:	4b7b      	ldr	r3, [pc, #492]	; (80034d8 <UART_SetConfig+0x2e8>)
 80032ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032f0:	f003 030c 	and.w	r3, r3, #12
 80032f4:	2b0c      	cmp	r3, #12
 80032f6:	d82d      	bhi.n	8003354 <UART_SetConfig+0x164>
 80032f8:	a201      	add	r2, pc, #4	; (adr r2, 8003300 <UART_SetConfig+0x110>)
 80032fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032fe:	bf00      	nop
 8003300:	08003335 	.word	0x08003335
 8003304:	08003355 	.word	0x08003355
 8003308:	08003355 	.word	0x08003355
 800330c:	08003355 	.word	0x08003355
 8003310:	08003345 	.word	0x08003345
 8003314:	08003355 	.word	0x08003355
 8003318:	08003355 	.word	0x08003355
 800331c:	08003355 	.word	0x08003355
 8003320:	0800333d 	.word	0x0800333d
 8003324:	08003355 	.word	0x08003355
 8003328:	08003355 	.word	0x08003355
 800332c:	08003355 	.word	0x08003355
 8003330:	0800334d 	.word	0x0800334d
 8003334:	2300      	movs	r3, #0
 8003336:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800333a:	e098      	b.n	800346e <UART_SetConfig+0x27e>
 800333c:	2302      	movs	r3, #2
 800333e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003342:	e094      	b.n	800346e <UART_SetConfig+0x27e>
 8003344:	2304      	movs	r3, #4
 8003346:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800334a:	e090      	b.n	800346e <UART_SetConfig+0x27e>
 800334c:	2308      	movs	r3, #8
 800334e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003352:	e08c      	b.n	800346e <UART_SetConfig+0x27e>
 8003354:	2310      	movs	r3, #16
 8003356:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800335a:	e088      	b.n	800346e <UART_SetConfig+0x27e>
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a5f      	ldr	r2, [pc, #380]	; (80034e0 <UART_SetConfig+0x2f0>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d125      	bne.n	80033b2 <UART_SetConfig+0x1c2>
 8003366:	4b5c      	ldr	r3, [pc, #368]	; (80034d8 <UART_SetConfig+0x2e8>)
 8003368:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800336c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003370:	2b30      	cmp	r3, #48	; 0x30
 8003372:	d016      	beq.n	80033a2 <UART_SetConfig+0x1b2>
 8003374:	2b30      	cmp	r3, #48	; 0x30
 8003376:	d818      	bhi.n	80033aa <UART_SetConfig+0x1ba>
 8003378:	2b20      	cmp	r3, #32
 800337a:	d00a      	beq.n	8003392 <UART_SetConfig+0x1a2>
 800337c:	2b20      	cmp	r3, #32
 800337e:	d814      	bhi.n	80033aa <UART_SetConfig+0x1ba>
 8003380:	2b00      	cmp	r3, #0
 8003382:	d002      	beq.n	800338a <UART_SetConfig+0x19a>
 8003384:	2b10      	cmp	r3, #16
 8003386:	d008      	beq.n	800339a <UART_SetConfig+0x1aa>
 8003388:	e00f      	b.n	80033aa <UART_SetConfig+0x1ba>
 800338a:	2300      	movs	r3, #0
 800338c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003390:	e06d      	b.n	800346e <UART_SetConfig+0x27e>
 8003392:	2302      	movs	r3, #2
 8003394:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003398:	e069      	b.n	800346e <UART_SetConfig+0x27e>
 800339a:	2304      	movs	r3, #4
 800339c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033a0:	e065      	b.n	800346e <UART_SetConfig+0x27e>
 80033a2:	2308      	movs	r3, #8
 80033a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033a8:	e061      	b.n	800346e <UART_SetConfig+0x27e>
 80033aa:	2310      	movs	r3, #16
 80033ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033b0:	e05d      	b.n	800346e <UART_SetConfig+0x27e>
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a4b      	ldr	r2, [pc, #300]	; (80034e4 <UART_SetConfig+0x2f4>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d125      	bne.n	8003408 <UART_SetConfig+0x218>
 80033bc:	4b46      	ldr	r3, [pc, #280]	; (80034d8 <UART_SetConfig+0x2e8>)
 80033be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033c2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80033c6:	2bc0      	cmp	r3, #192	; 0xc0
 80033c8:	d016      	beq.n	80033f8 <UART_SetConfig+0x208>
 80033ca:	2bc0      	cmp	r3, #192	; 0xc0
 80033cc:	d818      	bhi.n	8003400 <UART_SetConfig+0x210>
 80033ce:	2b80      	cmp	r3, #128	; 0x80
 80033d0:	d00a      	beq.n	80033e8 <UART_SetConfig+0x1f8>
 80033d2:	2b80      	cmp	r3, #128	; 0x80
 80033d4:	d814      	bhi.n	8003400 <UART_SetConfig+0x210>
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d002      	beq.n	80033e0 <UART_SetConfig+0x1f0>
 80033da:	2b40      	cmp	r3, #64	; 0x40
 80033dc:	d008      	beq.n	80033f0 <UART_SetConfig+0x200>
 80033de:	e00f      	b.n	8003400 <UART_SetConfig+0x210>
 80033e0:	2300      	movs	r3, #0
 80033e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033e6:	e042      	b.n	800346e <UART_SetConfig+0x27e>
 80033e8:	2302      	movs	r3, #2
 80033ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033ee:	e03e      	b.n	800346e <UART_SetConfig+0x27e>
 80033f0:	2304      	movs	r3, #4
 80033f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033f6:	e03a      	b.n	800346e <UART_SetConfig+0x27e>
 80033f8:	2308      	movs	r3, #8
 80033fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033fe:	e036      	b.n	800346e <UART_SetConfig+0x27e>
 8003400:	2310      	movs	r3, #16
 8003402:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003406:	e032      	b.n	800346e <UART_SetConfig+0x27e>
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a30      	ldr	r2, [pc, #192]	; (80034d0 <UART_SetConfig+0x2e0>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d12a      	bne.n	8003468 <UART_SetConfig+0x278>
 8003412:	4b31      	ldr	r3, [pc, #196]	; (80034d8 <UART_SetConfig+0x2e8>)
 8003414:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003418:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800341c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003420:	d01a      	beq.n	8003458 <UART_SetConfig+0x268>
 8003422:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003426:	d81b      	bhi.n	8003460 <UART_SetConfig+0x270>
 8003428:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800342c:	d00c      	beq.n	8003448 <UART_SetConfig+0x258>
 800342e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003432:	d815      	bhi.n	8003460 <UART_SetConfig+0x270>
 8003434:	2b00      	cmp	r3, #0
 8003436:	d003      	beq.n	8003440 <UART_SetConfig+0x250>
 8003438:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800343c:	d008      	beq.n	8003450 <UART_SetConfig+0x260>
 800343e:	e00f      	b.n	8003460 <UART_SetConfig+0x270>
 8003440:	2300      	movs	r3, #0
 8003442:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003446:	e012      	b.n	800346e <UART_SetConfig+0x27e>
 8003448:	2302      	movs	r3, #2
 800344a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800344e:	e00e      	b.n	800346e <UART_SetConfig+0x27e>
 8003450:	2304      	movs	r3, #4
 8003452:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003456:	e00a      	b.n	800346e <UART_SetConfig+0x27e>
 8003458:	2308      	movs	r3, #8
 800345a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800345e:	e006      	b.n	800346e <UART_SetConfig+0x27e>
 8003460:	2310      	movs	r3, #16
 8003462:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003466:	e002      	b.n	800346e <UART_SetConfig+0x27e>
 8003468:	2310      	movs	r3, #16
 800346a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a17      	ldr	r2, [pc, #92]	; (80034d0 <UART_SetConfig+0x2e0>)
 8003474:	4293      	cmp	r3, r2
 8003476:	f040 80a8 	bne.w	80035ca <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800347a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800347e:	2b08      	cmp	r3, #8
 8003480:	d834      	bhi.n	80034ec <UART_SetConfig+0x2fc>
 8003482:	a201      	add	r2, pc, #4	; (adr r2, 8003488 <UART_SetConfig+0x298>)
 8003484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003488:	080034ad 	.word	0x080034ad
 800348c:	080034ed 	.word	0x080034ed
 8003490:	080034b5 	.word	0x080034b5
 8003494:	080034ed 	.word	0x080034ed
 8003498:	080034bb 	.word	0x080034bb
 800349c:	080034ed 	.word	0x080034ed
 80034a0:	080034ed 	.word	0x080034ed
 80034a4:	080034ed 	.word	0x080034ed
 80034a8:	080034c3 	.word	0x080034c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034ac:	f7fe fd4a 	bl	8001f44 <HAL_RCC_GetPCLK1Freq>
 80034b0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80034b2:	e021      	b.n	80034f8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034b4:	4b0c      	ldr	r3, [pc, #48]	; (80034e8 <UART_SetConfig+0x2f8>)
 80034b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80034b8:	e01e      	b.n	80034f8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034ba:	f7fe fcd5 	bl	8001e68 <HAL_RCC_GetSysClockFreq>
 80034be:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80034c0:	e01a      	b.n	80034f8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80034c8:	e016      	b.n	80034f8 <UART_SetConfig+0x308>
 80034ca:	bf00      	nop
 80034cc:	cfff69f3 	.word	0xcfff69f3
 80034d0:	40008000 	.word	0x40008000
 80034d4:	40013800 	.word	0x40013800
 80034d8:	40021000 	.word	0x40021000
 80034dc:	40004400 	.word	0x40004400
 80034e0:	40004800 	.word	0x40004800
 80034e4:	40004c00 	.word	0x40004c00
 80034e8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80034ec:	2300      	movs	r3, #0
 80034ee:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80034f6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80034f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f000 812a 	beq.w	8003754 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003504:	4a9e      	ldr	r2, [pc, #632]	; (8003780 <UART_SetConfig+0x590>)
 8003506:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800350a:	461a      	mov	r2, r3
 800350c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003512:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	685a      	ldr	r2, [r3, #4]
 8003518:	4613      	mov	r3, r2
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	4413      	add	r3, r2
 800351e:	69ba      	ldr	r2, [r7, #24]
 8003520:	429a      	cmp	r2, r3
 8003522:	d305      	bcc.n	8003530 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	429a      	cmp	r2, r3
 800352e:	d903      	bls.n	8003538 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003536:	e10d      	b.n	8003754 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353a:	2200      	movs	r2, #0
 800353c:	60bb      	str	r3, [r7, #8]
 800353e:	60fa      	str	r2, [r7, #12]
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003544:	4a8e      	ldr	r2, [pc, #568]	; (8003780 <UART_SetConfig+0x590>)
 8003546:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800354a:	b29b      	uxth	r3, r3
 800354c:	2200      	movs	r2, #0
 800354e:	603b      	str	r3, [r7, #0]
 8003550:	607a      	str	r2, [r7, #4]
 8003552:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003556:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800355a:	f7fc feb1 	bl	80002c0 <__aeabi_uldivmod>
 800355e:	4602      	mov	r2, r0
 8003560:	460b      	mov	r3, r1
 8003562:	4610      	mov	r0, r2
 8003564:	4619      	mov	r1, r3
 8003566:	f04f 0200 	mov.w	r2, #0
 800356a:	f04f 0300 	mov.w	r3, #0
 800356e:	020b      	lsls	r3, r1, #8
 8003570:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003574:	0202      	lsls	r2, r0, #8
 8003576:	6979      	ldr	r1, [r7, #20]
 8003578:	6849      	ldr	r1, [r1, #4]
 800357a:	0849      	lsrs	r1, r1, #1
 800357c:	2000      	movs	r0, #0
 800357e:	460c      	mov	r4, r1
 8003580:	4605      	mov	r5, r0
 8003582:	eb12 0804 	adds.w	r8, r2, r4
 8003586:	eb43 0905 	adc.w	r9, r3, r5
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	2200      	movs	r2, #0
 8003590:	469a      	mov	sl, r3
 8003592:	4693      	mov	fp, r2
 8003594:	4652      	mov	r2, sl
 8003596:	465b      	mov	r3, fp
 8003598:	4640      	mov	r0, r8
 800359a:	4649      	mov	r1, r9
 800359c:	f7fc fe90 	bl	80002c0 <__aeabi_uldivmod>
 80035a0:	4602      	mov	r2, r0
 80035a2:	460b      	mov	r3, r1
 80035a4:	4613      	mov	r3, r2
 80035a6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80035a8:	6a3b      	ldr	r3, [r7, #32]
 80035aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035ae:	d308      	bcc.n	80035c2 <UART_SetConfig+0x3d2>
 80035b0:	6a3b      	ldr	r3, [r7, #32]
 80035b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035b6:	d204      	bcs.n	80035c2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	6a3a      	ldr	r2, [r7, #32]
 80035be:	60da      	str	r2, [r3, #12]
 80035c0:	e0c8      	b.n	8003754 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80035c8:	e0c4      	b.n	8003754 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035d2:	d167      	bne.n	80036a4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80035d4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80035d8:	2b08      	cmp	r3, #8
 80035da:	d828      	bhi.n	800362e <UART_SetConfig+0x43e>
 80035dc:	a201      	add	r2, pc, #4	; (adr r2, 80035e4 <UART_SetConfig+0x3f4>)
 80035de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035e2:	bf00      	nop
 80035e4:	08003609 	.word	0x08003609
 80035e8:	08003611 	.word	0x08003611
 80035ec:	08003619 	.word	0x08003619
 80035f0:	0800362f 	.word	0x0800362f
 80035f4:	0800361f 	.word	0x0800361f
 80035f8:	0800362f 	.word	0x0800362f
 80035fc:	0800362f 	.word	0x0800362f
 8003600:	0800362f 	.word	0x0800362f
 8003604:	08003627 	.word	0x08003627
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003608:	f7fe fc9c 	bl	8001f44 <HAL_RCC_GetPCLK1Freq>
 800360c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800360e:	e014      	b.n	800363a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003610:	f7fe fcae 	bl	8001f70 <HAL_RCC_GetPCLK2Freq>
 8003614:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003616:	e010      	b.n	800363a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003618:	4b5a      	ldr	r3, [pc, #360]	; (8003784 <UART_SetConfig+0x594>)
 800361a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800361c:	e00d      	b.n	800363a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800361e:	f7fe fc23 	bl	8001e68 <HAL_RCC_GetSysClockFreq>
 8003622:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003624:	e009      	b.n	800363a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003626:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800362a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800362c:	e005      	b.n	800363a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800362e:	2300      	movs	r3, #0
 8003630:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003638:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800363a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 8089 	beq.w	8003754 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003646:	4a4e      	ldr	r2, [pc, #312]	; (8003780 <UART_SetConfig+0x590>)
 8003648:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800364c:	461a      	mov	r2, r3
 800364e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003650:	fbb3 f3f2 	udiv	r3, r3, r2
 8003654:	005a      	lsls	r2, r3, #1
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	085b      	lsrs	r3, r3, #1
 800365c:	441a      	add	r2, r3
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	fbb2 f3f3 	udiv	r3, r2, r3
 8003666:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003668:	6a3b      	ldr	r3, [r7, #32]
 800366a:	2b0f      	cmp	r3, #15
 800366c:	d916      	bls.n	800369c <UART_SetConfig+0x4ac>
 800366e:	6a3b      	ldr	r3, [r7, #32]
 8003670:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003674:	d212      	bcs.n	800369c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003676:	6a3b      	ldr	r3, [r7, #32]
 8003678:	b29b      	uxth	r3, r3
 800367a:	f023 030f 	bic.w	r3, r3, #15
 800367e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003680:	6a3b      	ldr	r3, [r7, #32]
 8003682:	085b      	lsrs	r3, r3, #1
 8003684:	b29b      	uxth	r3, r3
 8003686:	f003 0307 	and.w	r3, r3, #7
 800368a:	b29a      	uxth	r2, r3
 800368c:	8bfb      	ldrh	r3, [r7, #30]
 800368e:	4313      	orrs	r3, r2
 8003690:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	8bfa      	ldrh	r2, [r7, #30]
 8003698:	60da      	str	r2, [r3, #12]
 800369a:	e05b      	b.n	8003754 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80036a2:	e057      	b.n	8003754 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80036a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80036a8:	2b08      	cmp	r3, #8
 80036aa:	d828      	bhi.n	80036fe <UART_SetConfig+0x50e>
 80036ac:	a201      	add	r2, pc, #4	; (adr r2, 80036b4 <UART_SetConfig+0x4c4>)
 80036ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b2:	bf00      	nop
 80036b4:	080036d9 	.word	0x080036d9
 80036b8:	080036e1 	.word	0x080036e1
 80036bc:	080036e9 	.word	0x080036e9
 80036c0:	080036ff 	.word	0x080036ff
 80036c4:	080036ef 	.word	0x080036ef
 80036c8:	080036ff 	.word	0x080036ff
 80036cc:	080036ff 	.word	0x080036ff
 80036d0:	080036ff 	.word	0x080036ff
 80036d4:	080036f7 	.word	0x080036f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036d8:	f7fe fc34 	bl	8001f44 <HAL_RCC_GetPCLK1Freq>
 80036dc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036de:	e014      	b.n	800370a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036e0:	f7fe fc46 	bl	8001f70 <HAL_RCC_GetPCLK2Freq>
 80036e4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036e6:	e010      	b.n	800370a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036e8:	4b26      	ldr	r3, [pc, #152]	; (8003784 <UART_SetConfig+0x594>)
 80036ea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80036ec:	e00d      	b.n	800370a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036ee:	f7fe fbbb 	bl	8001e68 <HAL_RCC_GetSysClockFreq>
 80036f2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036f4:	e009      	b.n	800370a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036fa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80036fc:	e005      	b.n	800370a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80036fe:	2300      	movs	r3, #0
 8003700:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003708:	bf00      	nop
    }

    if (pclk != 0U)
 800370a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370c:	2b00      	cmp	r3, #0
 800370e:	d021      	beq.n	8003754 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003714:	4a1a      	ldr	r2, [pc, #104]	; (8003780 <UART_SetConfig+0x590>)
 8003716:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800371a:	461a      	mov	r2, r3
 800371c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371e:	fbb3 f2f2 	udiv	r2, r3, r2
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	085b      	lsrs	r3, r3, #1
 8003728:	441a      	add	r2, r3
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003732:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003734:	6a3b      	ldr	r3, [r7, #32]
 8003736:	2b0f      	cmp	r3, #15
 8003738:	d909      	bls.n	800374e <UART_SetConfig+0x55e>
 800373a:	6a3b      	ldr	r3, [r7, #32]
 800373c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003740:	d205      	bcs.n	800374e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003742:	6a3b      	ldr	r3, [r7, #32]
 8003744:	b29a      	uxth	r2, r3
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	60da      	str	r2, [r3, #12]
 800374c:	e002      	b.n	8003754 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	2201      	movs	r2, #1
 8003758:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	2201      	movs	r2, #1
 8003760:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	2200      	movs	r2, #0
 8003768:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	2200      	movs	r2, #0
 800376e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003770:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003774:	4618      	mov	r0, r3
 8003776:	3730      	adds	r7, #48	; 0x30
 8003778:	46bd      	mov	sp, r7
 800377a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800377e:	bf00      	nop
 8003780:	08004d9c 	.word	0x08004d9c
 8003784:	00f42400 	.word	0x00f42400

08003788 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003794:	f003 0308 	and.w	r3, r3, #8
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00a      	beq.n	80037b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	430a      	orrs	r2, r1
 80037b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00a      	beq.n	80037d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	430a      	orrs	r2, r1
 80037d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d8:	f003 0302 	and.w	r3, r3, #2
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00a      	beq.n	80037f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	430a      	orrs	r2, r1
 80037f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037fa:	f003 0304 	and.w	r3, r3, #4
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00a      	beq.n	8003818 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	430a      	orrs	r2, r1
 8003816:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800381c:	f003 0310 	and.w	r3, r3, #16
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00a      	beq.n	800383a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800383e:	f003 0320 	and.w	r3, r3, #32
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00a      	beq.n	800385c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	430a      	orrs	r2, r1
 800385a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003864:	2b00      	cmp	r3, #0
 8003866:	d01a      	beq.n	800389e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	430a      	orrs	r2, r1
 800387c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003882:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003886:	d10a      	bne.n	800389e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	430a      	orrs	r2, r1
 800389c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d00a      	beq.n	80038c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	430a      	orrs	r2, r1
 80038be:	605a      	str	r2, [r3, #4]
  }
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b098      	sub	sp, #96	; 0x60
 80038d0:	af02      	add	r7, sp, #8
 80038d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80038dc:	f7fd faea 	bl	8000eb4 <HAL_GetTick>
 80038e0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0308 	and.w	r3, r3, #8
 80038ec:	2b08      	cmp	r3, #8
 80038ee:	d12f      	bne.n	8003950 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80038f4:	9300      	str	r3, [sp, #0]
 80038f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038f8:	2200      	movs	r2, #0
 80038fa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 f88e 	bl	8003a20 <UART_WaitOnFlagUntilTimeout>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d022      	beq.n	8003950 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003912:	e853 3f00 	ldrex	r3, [r3]
 8003916:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003918:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800391a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800391e:	653b      	str	r3, [r7, #80]	; 0x50
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	461a      	mov	r2, r3
 8003926:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003928:	647b      	str	r3, [r7, #68]	; 0x44
 800392a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800392c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800392e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003930:	e841 2300 	strex	r3, r2, [r1]
 8003934:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003936:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003938:	2b00      	cmp	r3, #0
 800393a:	d1e6      	bne.n	800390a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2220      	movs	r2, #32
 8003940:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e063      	b.n	8003a18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0304 	and.w	r3, r3, #4
 800395a:	2b04      	cmp	r3, #4
 800395c:	d149      	bne.n	80039f2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800395e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003962:	9300      	str	r3, [sp, #0]
 8003964:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003966:	2200      	movs	r2, #0
 8003968:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f000 f857 	bl	8003a20 <UART_WaitOnFlagUntilTimeout>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d03c      	beq.n	80039f2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800397e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003980:	e853 3f00 	ldrex	r3, [r3]
 8003984:	623b      	str	r3, [r7, #32]
   return(result);
 8003986:	6a3b      	ldr	r3, [r7, #32]
 8003988:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800398c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	461a      	mov	r2, r3
 8003994:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003996:	633b      	str	r3, [r7, #48]	; 0x30
 8003998:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800399a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800399c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800399e:	e841 2300 	strex	r3, r2, [r1]
 80039a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80039a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d1e6      	bne.n	8003978 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	3308      	adds	r3, #8
 80039b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	e853 3f00 	ldrex	r3, [r3]
 80039b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	f023 0301 	bic.w	r3, r3, #1
 80039c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	3308      	adds	r3, #8
 80039c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80039ca:	61fa      	str	r2, [r7, #28]
 80039cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ce:	69b9      	ldr	r1, [r7, #24]
 80039d0:	69fa      	ldr	r2, [r7, #28]
 80039d2:	e841 2300 	strex	r3, r2, [r1]
 80039d6:	617b      	str	r3, [r7, #20]
   return(result);
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d1e5      	bne.n	80039aa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2220      	movs	r2, #32
 80039e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e012      	b.n	8003a18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2220      	movs	r2, #32
 80039f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2220      	movs	r2, #32
 80039fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003a16:	2300      	movs	r3, #0
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3758      	adds	r7, #88	; 0x58
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	603b      	str	r3, [r7, #0]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a30:	e04f      	b.n	8003ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a32:	69bb      	ldr	r3, [r7, #24]
 8003a34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a38:	d04b      	beq.n	8003ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a3a:	f7fd fa3b 	bl	8000eb4 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	69ba      	ldr	r2, [r7, #24]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d302      	bcc.n	8003a50 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d101      	bne.n	8003a54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e04e      	b.n	8003af2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0304 	and.w	r3, r3, #4
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d037      	beq.n	8003ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	2b80      	cmp	r3, #128	; 0x80
 8003a66:	d034      	beq.n	8003ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	2b40      	cmp	r3, #64	; 0x40
 8003a6c:	d031      	beq.n	8003ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	69db      	ldr	r3, [r3, #28]
 8003a74:	f003 0308 	and.w	r3, r3, #8
 8003a78:	2b08      	cmp	r3, #8
 8003a7a:	d110      	bne.n	8003a9e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2208      	movs	r2, #8
 8003a82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a84:	68f8      	ldr	r0, [r7, #12]
 8003a86:	f000 f838 	bl	8003afa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2208      	movs	r2, #8
 8003a8e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e029      	b.n	8003af2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	69db      	ldr	r3, [r3, #28]
 8003aa4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003aa8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003aac:	d111      	bne.n	8003ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ab6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f000 f81e 	bl	8003afa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2220      	movs	r2, #32
 8003ac2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e00f      	b.n	8003af2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	69da      	ldr	r2, [r3, #28]
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	4013      	ands	r3, r2
 8003adc:	68ba      	ldr	r2, [r7, #8]
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	bf0c      	ite	eq
 8003ae2:	2301      	moveq	r3, #1
 8003ae4:	2300      	movne	r3, #0
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	461a      	mov	r2, r3
 8003aea:	79fb      	ldrb	r3, [r7, #7]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d0a0      	beq.n	8003a32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003af0:	2300      	movs	r3, #0
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3710      	adds	r7, #16
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}

08003afa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003afa:	b480      	push	{r7}
 8003afc:	b095      	sub	sp, #84	; 0x54
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b0a:	e853 3f00 	ldrex	r3, [r3]
 8003b0e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b12:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003b16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b20:	643b      	str	r3, [r7, #64]	; 0x40
 8003b22:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b24:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003b26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b28:	e841 2300 	strex	r3, r2, [r1]
 8003b2c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1e6      	bne.n	8003b02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	3308      	adds	r3, #8
 8003b3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b3c:	6a3b      	ldr	r3, [r7, #32]
 8003b3e:	e853 3f00 	ldrex	r3, [r3]
 8003b42:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b4a:	f023 0301 	bic.w	r3, r3, #1
 8003b4e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	3308      	adds	r3, #8
 8003b56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b58:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b5a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b60:	e841 2300 	strex	r3, r2, [r1]
 8003b64:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d1e3      	bne.n	8003b34 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d118      	bne.n	8003ba6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	e853 3f00 	ldrex	r3, [r3]
 8003b80:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	f023 0310 	bic.w	r3, r3, #16
 8003b88:	647b      	str	r3, [r7, #68]	; 0x44
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	461a      	mov	r2, r3
 8003b90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b92:	61bb      	str	r3, [r7, #24]
 8003b94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b96:	6979      	ldr	r1, [r7, #20]
 8003b98:	69ba      	ldr	r2, [r7, #24]
 8003b9a:	e841 2300 	strex	r3, r2, [r1]
 8003b9e:	613b      	str	r3, [r7, #16]
   return(result);
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1e6      	bne.n	8003b74 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2220      	movs	r2, #32
 8003baa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003bba:	bf00      	nop
 8003bbc:	3754      	adds	r7, #84	; 0x54
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr

08003bc6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	b085      	sub	sp, #20
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d101      	bne.n	8003bdc <HAL_UARTEx_DisableFifoMode+0x16>
 8003bd8:	2302      	movs	r3, #2
 8003bda:	e027      	b.n	8003c2c <HAL_UARTEx_DisableFifoMode+0x66>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2224      	movs	r2, #36	; 0x24
 8003be8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f022 0201 	bic.w	r2, r2, #1
 8003c02:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003c0a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68fa      	ldr	r2, [r7, #12]
 8003c18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2220      	movs	r2, #32
 8003c1e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3714      	adds	r7, #20
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr

08003c38 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d101      	bne.n	8003c50 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	e02d      	b.n	8003cac <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2224      	movs	r2, #36	; 0x24
 8003c5c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f022 0201 	bic.w	r2, r2, #1
 8003c76:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	683a      	ldr	r2, [r7, #0]
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f000 f84f 	bl	8003d30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2220      	movs	r2, #32
 8003c9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003caa:	2300      	movs	r3, #0
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3710      	adds	r7, #16
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d101      	bne.n	8003ccc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003cc8:	2302      	movs	r3, #2
 8003cca:	e02d      	b.n	8003d28 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2224      	movs	r2, #36	; 0x24
 8003cd8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f022 0201 	bic.w	r2, r2, #1
 8003cf2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	683a      	ldr	r2, [r7, #0]
 8003d04:	430a      	orrs	r2, r1
 8003d06:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 f811 	bl	8003d30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68fa      	ldr	r2, [r7, #12]
 8003d14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2220      	movs	r2, #32
 8003d1a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003d26:	2300      	movs	r3, #0
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3710      	adds	r7, #16
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d108      	bne.n	8003d52 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2201      	movs	r2, #1
 8003d44:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003d50:	e031      	b.n	8003db6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003d52:	2308      	movs	r3, #8
 8003d54:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003d56:	2308      	movs	r3, #8
 8003d58:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	0e5b      	lsrs	r3, r3, #25
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	f003 0307 	and.w	r3, r3, #7
 8003d68:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	0f5b      	lsrs	r3, r3, #29
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	f003 0307 	and.w	r3, r3, #7
 8003d78:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003d7a:	7bbb      	ldrb	r3, [r7, #14]
 8003d7c:	7b3a      	ldrb	r2, [r7, #12]
 8003d7e:	4911      	ldr	r1, [pc, #68]	; (8003dc4 <UARTEx_SetNbDataToProcess+0x94>)
 8003d80:	5c8a      	ldrb	r2, [r1, r2]
 8003d82:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003d86:	7b3a      	ldrb	r2, [r7, #12]
 8003d88:	490f      	ldr	r1, [pc, #60]	; (8003dc8 <UARTEx_SetNbDataToProcess+0x98>)
 8003d8a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003d8c:	fb93 f3f2 	sdiv	r3, r3, r2
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003d98:	7bfb      	ldrb	r3, [r7, #15]
 8003d9a:	7b7a      	ldrb	r2, [r7, #13]
 8003d9c:	4909      	ldr	r1, [pc, #36]	; (8003dc4 <UARTEx_SetNbDataToProcess+0x94>)
 8003d9e:	5c8a      	ldrb	r2, [r1, r2]
 8003da0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003da4:	7b7a      	ldrb	r2, [r7, #13]
 8003da6:	4908      	ldr	r1, [pc, #32]	; (8003dc8 <UARTEx_SetNbDataToProcess+0x98>)
 8003da8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003daa:	fb93 f3f2 	sdiv	r3, r3, r2
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8003db6:	bf00      	nop
 8003db8:	3714      	adds	r7, #20
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	08004db4 	.word	0x08004db4
 8003dc8:	08004dbc 	.word	0x08004dbc

08003dcc <__errno>:
 8003dcc:	4b01      	ldr	r3, [pc, #4]	; (8003dd4 <__errno+0x8>)
 8003dce:	6818      	ldr	r0, [r3, #0]
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	2000000c 	.word	0x2000000c

08003dd8 <__libc_init_array>:
 8003dd8:	b570      	push	{r4, r5, r6, lr}
 8003dda:	4d0d      	ldr	r5, [pc, #52]	; (8003e10 <__libc_init_array+0x38>)
 8003ddc:	4c0d      	ldr	r4, [pc, #52]	; (8003e14 <__libc_init_array+0x3c>)
 8003dde:	1b64      	subs	r4, r4, r5
 8003de0:	10a4      	asrs	r4, r4, #2
 8003de2:	2600      	movs	r6, #0
 8003de4:	42a6      	cmp	r6, r4
 8003de6:	d109      	bne.n	8003dfc <__libc_init_array+0x24>
 8003de8:	4d0b      	ldr	r5, [pc, #44]	; (8003e18 <__libc_init_array+0x40>)
 8003dea:	4c0c      	ldr	r4, [pc, #48]	; (8003e1c <__libc_init_array+0x44>)
 8003dec:	f000 ffae 	bl	8004d4c <_init>
 8003df0:	1b64      	subs	r4, r4, r5
 8003df2:	10a4      	asrs	r4, r4, #2
 8003df4:	2600      	movs	r6, #0
 8003df6:	42a6      	cmp	r6, r4
 8003df8:	d105      	bne.n	8003e06 <__libc_init_array+0x2e>
 8003dfa:	bd70      	pop	{r4, r5, r6, pc}
 8003dfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e00:	4798      	blx	r3
 8003e02:	3601      	adds	r6, #1
 8003e04:	e7ee      	b.n	8003de4 <__libc_init_array+0xc>
 8003e06:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e0a:	4798      	blx	r3
 8003e0c:	3601      	adds	r6, #1
 8003e0e:	e7f2      	b.n	8003df6 <__libc_init_array+0x1e>
 8003e10:	08004e64 	.word	0x08004e64
 8003e14:	08004e64 	.word	0x08004e64
 8003e18:	08004e64 	.word	0x08004e64
 8003e1c:	08004e68 	.word	0x08004e68

08003e20 <memset>:
 8003e20:	4402      	add	r2, r0
 8003e22:	4603      	mov	r3, r0
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d100      	bne.n	8003e2a <memset+0xa>
 8003e28:	4770      	bx	lr
 8003e2a:	f803 1b01 	strb.w	r1, [r3], #1
 8003e2e:	e7f9      	b.n	8003e24 <memset+0x4>

08003e30 <iprintf>:
 8003e30:	b40f      	push	{r0, r1, r2, r3}
 8003e32:	4b0a      	ldr	r3, [pc, #40]	; (8003e5c <iprintf+0x2c>)
 8003e34:	b513      	push	{r0, r1, r4, lr}
 8003e36:	681c      	ldr	r4, [r3, #0]
 8003e38:	b124      	cbz	r4, 8003e44 <iprintf+0x14>
 8003e3a:	69a3      	ldr	r3, [r4, #24]
 8003e3c:	b913      	cbnz	r3, 8003e44 <iprintf+0x14>
 8003e3e:	4620      	mov	r0, r4
 8003e40:	f000 f866 	bl	8003f10 <__sinit>
 8003e44:	ab05      	add	r3, sp, #20
 8003e46:	9a04      	ldr	r2, [sp, #16]
 8003e48:	68a1      	ldr	r1, [r4, #8]
 8003e4a:	9301      	str	r3, [sp, #4]
 8003e4c:	4620      	mov	r0, r4
 8003e4e:	f000 f9bd 	bl	80041cc <_vfiprintf_r>
 8003e52:	b002      	add	sp, #8
 8003e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e58:	b004      	add	sp, #16
 8003e5a:	4770      	bx	lr
 8003e5c:	2000000c 	.word	0x2000000c

08003e60 <std>:
 8003e60:	2300      	movs	r3, #0
 8003e62:	b510      	push	{r4, lr}
 8003e64:	4604      	mov	r4, r0
 8003e66:	e9c0 3300 	strd	r3, r3, [r0]
 8003e6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e6e:	6083      	str	r3, [r0, #8]
 8003e70:	8181      	strh	r1, [r0, #12]
 8003e72:	6643      	str	r3, [r0, #100]	; 0x64
 8003e74:	81c2      	strh	r2, [r0, #14]
 8003e76:	6183      	str	r3, [r0, #24]
 8003e78:	4619      	mov	r1, r3
 8003e7a:	2208      	movs	r2, #8
 8003e7c:	305c      	adds	r0, #92	; 0x5c
 8003e7e:	f7ff ffcf 	bl	8003e20 <memset>
 8003e82:	4b05      	ldr	r3, [pc, #20]	; (8003e98 <std+0x38>)
 8003e84:	6263      	str	r3, [r4, #36]	; 0x24
 8003e86:	4b05      	ldr	r3, [pc, #20]	; (8003e9c <std+0x3c>)
 8003e88:	62a3      	str	r3, [r4, #40]	; 0x28
 8003e8a:	4b05      	ldr	r3, [pc, #20]	; (8003ea0 <std+0x40>)
 8003e8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003e8e:	4b05      	ldr	r3, [pc, #20]	; (8003ea4 <std+0x44>)
 8003e90:	6224      	str	r4, [r4, #32]
 8003e92:	6323      	str	r3, [r4, #48]	; 0x30
 8003e94:	bd10      	pop	{r4, pc}
 8003e96:	bf00      	nop
 8003e98:	08004775 	.word	0x08004775
 8003e9c:	08004797 	.word	0x08004797
 8003ea0:	080047cf 	.word	0x080047cf
 8003ea4:	080047f3 	.word	0x080047f3

08003ea8 <_cleanup_r>:
 8003ea8:	4901      	ldr	r1, [pc, #4]	; (8003eb0 <_cleanup_r+0x8>)
 8003eaa:	f000 b8af 	b.w	800400c <_fwalk_reent>
 8003eae:	bf00      	nop
 8003eb0:	08004acd 	.word	0x08004acd

08003eb4 <__sfmoreglue>:
 8003eb4:	b570      	push	{r4, r5, r6, lr}
 8003eb6:	2268      	movs	r2, #104	; 0x68
 8003eb8:	1e4d      	subs	r5, r1, #1
 8003eba:	4355      	muls	r5, r2
 8003ebc:	460e      	mov	r6, r1
 8003ebe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003ec2:	f000 f8e5 	bl	8004090 <_malloc_r>
 8003ec6:	4604      	mov	r4, r0
 8003ec8:	b140      	cbz	r0, 8003edc <__sfmoreglue+0x28>
 8003eca:	2100      	movs	r1, #0
 8003ecc:	e9c0 1600 	strd	r1, r6, [r0]
 8003ed0:	300c      	adds	r0, #12
 8003ed2:	60a0      	str	r0, [r4, #8]
 8003ed4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003ed8:	f7ff ffa2 	bl	8003e20 <memset>
 8003edc:	4620      	mov	r0, r4
 8003ede:	bd70      	pop	{r4, r5, r6, pc}

08003ee0 <__sfp_lock_acquire>:
 8003ee0:	4801      	ldr	r0, [pc, #4]	; (8003ee8 <__sfp_lock_acquire+0x8>)
 8003ee2:	f000 b8b3 	b.w	800404c <__retarget_lock_acquire_recursive>
 8003ee6:	bf00      	nop
 8003ee8:	2000017d 	.word	0x2000017d

08003eec <__sfp_lock_release>:
 8003eec:	4801      	ldr	r0, [pc, #4]	; (8003ef4 <__sfp_lock_release+0x8>)
 8003eee:	f000 b8ae 	b.w	800404e <__retarget_lock_release_recursive>
 8003ef2:	bf00      	nop
 8003ef4:	2000017d 	.word	0x2000017d

08003ef8 <__sinit_lock_acquire>:
 8003ef8:	4801      	ldr	r0, [pc, #4]	; (8003f00 <__sinit_lock_acquire+0x8>)
 8003efa:	f000 b8a7 	b.w	800404c <__retarget_lock_acquire_recursive>
 8003efe:	bf00      	nop
 8003f00:	2000017e 	.word	0x2000017e

08003f04 <__sinit_lock_release>:
 8003f04:	4801      	ldr	r0, [pc, #4]	; (8003f0c <__sinit_lock_release+0x8>)
 8003f06:	f000 b8a2 	b.w	800404e <__retarget_lock_release_recursive>
 8003f0a:	bf00      	nop
 8003f0c:	2000017e 	.word	0x2000017e

08003f10 <__sinit>:
 8003f10:	b510      	push	{r4, lr}
 8003f12:	4604      	mov	r4, r0
 8003f14:	f7ff fff0 	bl	8003ef8 <__sinit_lock_acquire>
 8003f18:	69a3      	ldr	r3, [r4, #24]
 8003f1a:	b11b      	cbz	r3, 8003f24 <__sinit+0x14>
 8003f1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f20:	f7ff bff0 	b.w	8003f04 <__sinit_lock_release>
 8003f24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003f28:	6523      	str	r3, [r4, #80]	; 0x50
 8003f2a:	4b13      	ldr	r3, [pc, #76]	; (8003f78 <__sinit+0x68>)
 8003f2c:	4a13      	ldr	r2, [pc, #76]	; (8003f7c <__sinit+0x6c>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	62a2      	str	r2, [r4, #40]	; 0x28
 8003f32:	42a3      	cmp	r3, r4
 8003f34:	bf04      	itt	eq
 8003f36:	2301      	moveq	r3, #1
 8003f38:	61a3      	streq	r3, [r4, #24]
 8003f3a:	4620      	mov	r0, r4
 8003f3c:	f000 f820 	bl	8003f80 <__sfp>
 8003f40:	6060      	str	r0, [r4, #4]
 8003f42:	4620      	mov	r0, r4
 8003f44:	f000 f81c 	bl	8003f80 <__sfp>
 8003f48:	60a0      	str	r0, [r4, #8]
 8003f4a:	4620      	mov	r0, r4
 8003f4c:	f000 f818 	bl	8003f80 <__sfp>
 8003f50:	2200      	movs	r2, #0
 8003f52:	60e0      	str	r0, [r4, #12]
 8003f54:	2104      	movs	r1, #4
 8003f56:	6860      	ldr	r0, [r4, #4]
 8003f58:	f7ff ff82 	bl	8003e60 <std>
 8003f5c:	68a0      	ldr	r0, [r4, #8]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	2109      	movs	r1, #9
 8003f62:	f7ff ff7d 	bl	8003e60 <std>
 8003f66:	68e0      	ldr	r0, [r4, #12]
 8003f68:	2202      	movs	r2, #2
 8003f6a:	2112      	movs	r1, #18
 8003f6c:	f7ff ff78 	bl	8003e60 <std>
 8003f70:	2301      	movs	r3, #1
 8003f72:	61a3      	str	r3, [r4, #24]
 8003f74:	e7d2      	b.n	8003f1c <__sinit+0xc>
 8003f76:	bf00      	nop
 8003f78:	08004dc4 	.word	0x08004dc4
 8003f7c:	08003ea9 	.word	0x08003ea9

08003f80 <__sfp>:
 8003f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f82:	4607      	mov	r7, r0
 8003f84:	f7ff ffac 	bl	8003ee0 <__sfp_lock_acquire>
 8003f88:	4b1e      	ldr	r3, [pc, #120]	; (8004004 <__sfp+0x84>)
 8003f8a:	681e      	ldr	r6, [r3, #0]
 8003f8c:	69b3      	ldr	r3, [r6, #24]
 8003f8e:	b913      	cbnz	r3, 8003f96 <__sfp+0x16>
 8003f90:	4630      	mov	r0, r6
 8003f92:	f7ff ffbd 	bl	8003f10 <__sinit>
 8003f96:	3648      	adds	r6, #72	; 0x48
 8003f98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003f9c:	3b01      	subs	r3, #1
 8003f9e:	d503      	bpl.n	8003fa8 <__sfp+0x28>
 8003fa0:	6833      	ldr	r3, [r6, #0]
 8003fa2:	b30b      	cbz	r3, 8003fe8 <__sfp+0x68>
 8003fa4:	6836      	ldr	r6, [r6, #0]
 8003fa6:	e7f7      	b.n	8003f98 <__sfp+0x18>
 8003fa8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003fac:	b9d5      	cbnz	r5, 8003fe4 <__sfp+0x64>
 8003fae:	4b16      	ldr	r3, [pc, #88]	; (8004008 <__sfp+0x88>)
 8003fb0:	60e3      	str	r3, [r4, #12]
 8003fb2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003fb6:	6665      	str	r5, [r4, #100]	; 0x64
 8003fb8:	f000 f847 	bl	800404a <__retarget_lock_init_recursive>
 8003fbc:	f7ff ff96 	bl	8003eec <__sfp_lock_release>
 8003fc0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003fc4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003fc8:	6025      	str	r5, [r4, #0]
 8003fca:	61a5      	str	r5, [r4, #24]
 8003fcc:	2208      	movs	r2, #8
 8003fce:	4629      	mov	r1, r5
 8003fd0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003fd4:	f7ff ff24 	bl	8003e20 <memset>
 8003fd8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003fdc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003fe0:	4620      	mov	r0, r4
 8003fe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fe4:	3468      	adds	r4, #104	; 0x68
 8003fe6:	e7d9      	b.n	8003f9c <__sfp+0x1c>
 8003fe8:	2104      	movs	r1, #4
 8003fea:	4638      	mov	r0, r7
 8003fec:	f7ff ff62 	bl	8003eb4 <__sfmoreglue>
 8003ff0:	4604      	mov	r4, r0
 8003ff2:	6030      	str	r0, [r6, #0]
 8003ff4:	2800      	cmp	r0, #0
 8003ff6:	d1d5      	bne.n	8003fa4 <__sfp+0x24>
 8003ff8:	f7ff ff78 	bl	8003eec <__sfp_lock_release>
 8003ffc:	230c      	movs	r3, #12
 8003ffe:	603b      	str	r3, [r7, #0]
 8004000:	e7ee      	b.n	8003fe0 <__sfp+0x60>
 8004002:	bf00      	nop
 8004004:	08004dc4 	.word	0x08004dc4
 8004008:	ffff0001 	.word	0xffff0001

0800400c <_fwalk_reent>:
 800400c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004010:	4606      	mov	r6, r0
 8004012:	4688      	mov	r8, r1
 8004014:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004018:	2700      	movs	r7, #0
 800401a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800401e:	f1b9 0901 	subs.w	r9, r9, #1
 8004022:	d505      	bpl.n	8004030 <_fwalk_reent+0x24>
 8004024:	6824      	ldr	r4, [r4, #0]
 8004026:	2c00      	cmp	r4, #0
 8004028:	d1f7      	bne.n	800401a <_fwalk_reent+0xe>
 800402a:	4638      	mov	r0, r7
 800402c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004030:	89ab      	ldrh	r3, [r5, #12]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d907      	bls.n	8004046 <_fwalk_reent+0x3a>
 8004036:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800403a:	3301      	adds	r3, #1
 800403c:	d003      	beq.n	8004046 <_fwalk_reent+0x3a>
 800403e:	4629      	mov	r1, r5
 8004040:	4630      	mov	r0, r6
 8004042:	47c0      	blx	r8
 8004044:	4307      	orrs	r7, r0
 8004046:	3568      	adds	r5, #104	; 0x68
 8004048:	e7e9      	b.n	800401e <_fwalk_reent+0x12>

0800404a <__retarget_lock_init_recursive>:
 800404a:	4770      	bx	lr

0800404c <__retarget_lock_acquire_recursive>:
 800404c:	4770      	bx	lr

0800404e <__retarget_lock_release_recursive>:
 800404e:	4770      	bx	lr

08004050 <sbrk_aligned>:
 8004050:	b570      	push	{r4, r5, r6, lr}
 8004052:	4e0e      	ldr	r6, [pc, #56]	; (800408c <sbrk_aligned+0x3c>)
 8004054:	460c      	mov	r4, r1
 8004056:	6831      	ldr	r1, [r6, #0]
 8004058:	4605      	mov	r5, r0
 800405a:	b911      	cbnz	r1, 8004062 <sbrk_aligned+0x12>
 800405c:	f000 fb7a 	bl	8004754 <_sbrk_r>
 8004060:	6030      	str	r0, [r6, #0]
 8004062:	4621      	mov	r1, r4
 8004064:	4628      	mov	r0, r5
 8004066:	f000 fb75 	bl	8004754 <_sbrk_r>
 800406a:	1c43      	adds	r3, r0, #1
 800406c:	d00a      	beq.n	8004084 <sbrk_aligned+0x34>
 800406e:	1cc4      	adds	r4, r0, #3
 8004070:	f024 0403 	bic.w	r4, r4, #3
 8004074:	42a0      	cmp	r0, r4
 8004076:	d007      	beq.n	8004088 <sbrk_aligned+0x38>
 8004078:	1a21      	subs	r1, r4, r0
 800407a:	4628      	mov	r0, r5
 800407c:	f000 fb6a 	bl	8004754 <_sbrk_r>
 8004080:	3001      	adds	r0, #1
 8004082:	d101      	bne.n	8004088 <sbrk_aligned+0x38>
 8004084:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004088:	4620      	mov	r0, r4
 800408a:	bd70      	pop	{r4, r5, r6, pc}
 800408c:	20000184 	.word	0x20000184

08004090 <_malloc_r>:
 8004090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004094:	1ccd      	adds	r5, r1, #3
 8004096:	f025 0503 	bic.w	r5, r5, #3
 800409a:	3508      	adds	r5, #8
 800409c:	2d0c      	cmp	r5, #12
 800409e:	bf38      	it	cc
 80040a0:	250c      	movcc	r5, #12
 80040a2:	2d00      	cmp	r5, #0
 80040a4:	4607      	mov	r7, r0
 80040a6:	db01      	blt.n	80040ac <_malloc_r+0x1c>
 80040a8:	42a9      	cmp	r1, r5
 80040aa:	d905      	bls.n	80040b8 <_malloc_r+0x28>
 80040ac:	230c      	movs	r3, #12
 80040ae:	603b      	str	r3, [r7, #0]
 80040b0:	2600      	movs	r6, #0
 80040b2:	4630      	mov	r0, r6
 80040b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040b8:	4e2e      	ldr	r6, [pc, #184]	; (8004174 <_malloc_r+0xe4>)
 80040ba:	f000 fdbb 	bl	8004c34 <__malloc_lock>
 80040be:	6833      	ldr	r3, [r6, #0]
 80040c0:	461c      	mov	r4, r3
 80040c2:	bb34      	cbnz	r4, 8004112 <_malloc_r+0x82>
 80040c4:	4629      	mov	r1, r5
 80040c6:	4638      	mov	r0, r7
 80040c8:	f7ff ffc2 	bl	8004050 <sbrk_aligned>
 80040cc:	1c43      	adds	r3, r0, #1
 80040ce:	4604      	mov	r4, r0
 80040d0:	d14d      	bne.n	800416e <_malloc_r+0xde>
 80040d2:	6834      	ldr	r4, [r6, #0]
 80040d4:	4626      	mov	r6, r4
 80040d6:	2e00      	cmp	r6, #0
 80040d8:	d140      	bne.n	800415c <_malloc_r+0xcc>
 80040da:	6823      	ldr	r3, [r4, #0]
 80040dc:	4631      	mov	r1, r6
 80040de:	4638      	mov	r0, r7
 80040e0:	eb04 0803 	add.w	r8, r4, r3
 80040e4:	f000 fb36 	bl	8004754 <_sbrk_r>
 80040e8:	4580      	cmp	r8, r0
 80040ea:	d13a      	bne.n	8004162 <_malloc_r+0xd2>
 80040ec:	6821      	ldr	r1, [r4, #0]
 80040ee:	3503      	adds	r5, #3
 80040f0:	1a6d      	subs	r5, r5, r1
 80040f2:	f025 0503 	bic.w	r5, r5, #3
 80040f6:	3508      	adds	r5, #8
 80040f8:	2d0c      	cmp	r5, #12
 80040fa:	bf38      	it	cc
 80040fc:	250c      	movcc	r5, #12
 80040fe:	4629      	mov	r1, r5
 8004100:	4638      	mov	r0, r7
 8004102:	f7ff ffa5 	bl	8004050 <sbrk_aligned>
 8004106:	3001      	adds	r0, #1
 8004108:	d02b      	beq.n	8004162 <_malloc_r+0xd2>
 800410a:	6823      	ldr	r3, [r4, #0]
 800410c:	442b      	add	r3, r5
 800410e:	6023      	str	r3, [r4, #0]
 8004110:	e00e      	b.n	8004130 <_malloc_r+0xa0>
 8004112:	6822      	ldr	r2, [r4, #0]
 8004114:	1b52      	subs	r2, r2, r5
 8004116:	d41e      	bmi.n	8004156 <_malloc_r+0xc6>
 8004118:	2a0b      	cmp	r2, #11
 800411a:	d916      	bls.n	800414a <_malloc_r+0xba>
 800411c:	1961      	adds	r1, r4, r5
 800411e:	42a3      	cmp	r3, r4
 8004120:	6025      	str	r5, [r4, #0]
 8004122:	bf18      	it	ne
 8004124:	6059      	strne	r1, [r3, #4]
 8004126:	6863      	ldr	r3, [r4, #4]
 8004128:	bf08      	it	eq
 800412a:	6031      	streq	r1, [r6, #0]
 800412c:	5162      	str	r2, [r4, r5]
 800412e:	604b      	str	r3, [r1, #4]
 8004130:	4638      	mov	r0, r7
 8004132:	f104 060b 	add.w	r6, r4, #11
 8004136:	f000 fd83 	bl	8004c40 <__malloc_unlock>
 800413a:	f026 0607 	bic.w	r6, r6, #7
 800413e:	1d23      	adds	r3, r4, #4
 8004140:	1af2      	subs	r2, r6, r3
 8004142:	d0b6      	beq.n	80040b2 <_malloc_r+0x22>
 8004144:	1b9b      	subs	r3, r3, r6
 8004146:	50a3      	str	r3, [r4, r2]
 8004148:	e7b3      	b.n	80040b2 <_malloc_r+0x22>
 800414a:	6862      	ldr	r2, [r4, #4]
 800414c:	42a3      	cmp	r3, r4
 800414e:	bf0c      	ite	eq
 8004150:	6032      	streq	r2, [r6, #0]
 8004152:	605a      	strne	r2, [r3, #4]
 8004154:	e7ec      	b.n	8004130 <_malloc_r+0xa0>
 8004156:	4623      	mov	r3, r4
 8004158:	6864      	ldr	r4, [r4, #4]
 800415a:	e7b2      	b.n	80040c2 <_malloc_r+0x32>
 800415c:	4634      	mov	r4, r6
 800415e:	6876      	ldr	r6, [r6, #4]
 8004160:	e7b9      	b.n	80040d6 <_malloc_r+0x46>
 8004162:	230c      	movs	r3, #12
 8004164:	603b      	str	r3, [r7, #0]
 8004166:	4638      	mov	r0, r7
 8004168:	f000 fd6a 	bl	8004c40 <__malloc_unlock>
 800416c:	e7a1      	b.n	80040b2 <_malloc_r+0x22>
 800416e:	6025      	str	r5, [r4, #0]
 8004170:	e7de      	b.n	8004130 <_malloc_r+0xa0>
 8004172:	bf00      	nop
 8004174:	20000180 	.word	0x20000180

08004178 <__sfputc_r>:
 8004178:	6893      	ldr	r3, [r2, #8]
 800417a:	3b01      	subs	r3, #1
 800417c:	2b00      	cmp	r3, #0
 800417e:	b410      	push	{r4}
 8004180:	6093      	str	r3, [r2, #8]
 8004182:	da08      	bge.n	8004196 <__sfputc_r+0x1e>
 8004184:	6994      	ldr	r4, [r2, #24]
 8004186:	42a3      	cmp	r3, r4
 8004188:	db01      	blt.n	800418e <__sfputc_r+0x16>
 800418a:	290a      	cmp	r1, #10
 800418c:	d103      	bne.n	8004196 <__sfputc_r+0x1e>
 800418e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004192:	f000 bb33 	b.w	80047fc <__swbuf_r>
 8004196:	6813      	ldr	r3, [r2, #0]
 8004198:	1c58      	adds	r0, r3, #1
 800419a:	6010      	str	r0, [r2, #0]
 800419c:	7019      	strb	r1, [r3, #0]
 800419e:	4608      	mov	r0, r1
 80041a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80041a4:	4770      	bx	lr

080041a6 <__sfputs_r>:
 80041a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041a8:	4606      	mov	r6, r0
 80041aa:	460f      	mov	r7, r1
 80041ac:	4614      	mov	r4, r2
 80041ae:	18d5      	adds	r5, r2, r3
 80041b0:	42ac      	cmp	r4, r5
 80041b2:	d101      	bne.n	80041b8 <__sfputs_r+0x12>
 80041b4:	2000      	movs	r0, #0
 80041b6:	e007      	b.n	80041c8 <__sfputs_r+0x22>
 80041b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041bc:	463a      	mov	r2, r7
 80041be:	4630      	mov	r0, r6
 80041c0:	f7ff ffda 	bl	8004178 <__sfputc_r>
 80041c4:	1c43      	adds	r3, r0, #1
 80041c6:	d1f3      	bne.n	80041b0 <__sfputs_r+0xa>
 80041c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080041cc <_vfiprintf_r>:
 80041cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041d0:	460d      	mov	r5, r1
 80041d2:	b09d      	sub	sp, #116	; 0x74
 80041d4:	4614      	mov	r4, r2
 80041d6:	4698      	mov	r8, r3
 80041d8:	4606      	mov	r6, r0
 80041da:	b118      	cbz	r0, 80041e4 <_vfiprintf_r+0x18>
 80041dc:	6983      	ldr	r3, [r0, #24]
 80041de:	b90b      	cbnz	r3, 80041e4 <_vfiprintf_r+0x18>
 80041e0:	f7ff fe96 	bl	8003f10 <__sinit>
 80041e4:	4b89      	ldr	r3, [pc, #548]	; (800440c <_vfiprintf_r+0x240>)
 80041e6:	429d      	cmp	r5, r3
 80041e8:	d11b      	bne.n	8004222 <_vfiprintf_r+0x56>
 80041ea:	6875      	ldr	r5, [r6, #4]
 80041ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80041ee:	07d9      	lsls	r1, r3, #31
 80041f0:	d405      	bmi.n	80041fe <_vfiprintf_r+0x32>
 80041f2:	89ab      	ldrh	r3, [r5, #12]
 80041f4:	059a      	lsls	r2, r3, #22
 80041f6:	d402      	bmi.n	80041fe <_vfiprintf_r+0x32>
 80041f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80041fa:	f7ff ff27 	bl	800404c <__retarget_lock_acquire_recursive>
 80041fe:	89ab      	ldrh	r3, [r5, #12]
 8004200:	071b      	lsls	r3, r3, #28
 8004202:	d501      	bpl.n	8004208 <_vfiprintf_r+0x3c>
 8004204:	692b      	ldr	r3, [r5, #16]
 8004206:	b9eb      	cbnz	r3, 8004244 <_vfiprintf_r+0x78>
 8004208:	4629      	mov	r1, r5
 800420a:	4630      	mov	r0, r6
 800420c:	f000 fb5a 	bl	80048c4 <__swsetup_r>
 8004210:	b1c0      	cbz	r0, 8004244 <_vfiprintf_r+0x78>
 8004212:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004214:	07dc      	lsls	r4, r3, #31
 8004216:	d50e      	bpl.n	8004236 <_vfiprintf_r+0x6a>
 8004218:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800421c:	b01d      	add	sp, #116	; 0x74
 800421e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004222:	4b7b      	ldr	r3, [pc, #492]	; (8004410 <_vfiprintf_r+0x244>)
 8004224:	429d      	cmp	r5, r3
 8004226:	d101      	bne.n	800422c <_vfiprintf_r+0x60>
 8004228:	68b5      	ldr	r5, [r6, #8]
 800422a:	e7df      	b.n	80041ec <_vfiprintf_r+0x20>
 800422c:	4b79      	ldr	r3, [pc, #484]	; (8004414 <_vfiprintf_r+0x248>)
 800422e:	429d      	cmp	r5, r3
 8004230:	bf08      	it	eq
 8004232:	68f5      	ldreq	r5, [r6, #12]
 8004234:	e7da      	b.n	80041ec <_vfiprintf_r+0x20>
 8004236:	89ab      	ldrh	r3, [r5, #12]
 8004238:	0598      	lsls	r0, r3, #22
 800423a:	d4ed      	bmi.n	8004218 <_vfiprintf_r+0x4c>
 800423c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800423e:	f7ff ff06 	bl	800404e <__retarget_lock_release_recursive>
 8004242:	e7e9      	b.n	8004218 <_vfiprintf_r+0x4c>
 8004244:	2300      	movs	r3, #0
 8004246:	9309      	str	r3, [sp, #36]	; 0x24
 8004248:	2320      	movs	r3, #32
 800424a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800424e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004252:	2330      	movs	r3, #48	; 0x30
 8004254:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004418 <_vfiprintf_r+0x24c>
 8004258:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800425c:	f04f 0901 	mov.w	r9, #1
 8004260:	4623      	mov	r3, r4
 8004262:	469a      	mov	sl, r3
 8004264:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004268:	b10a      	cbz	r2, 800426e <_vfiprintf_r+0xa2>
 800426a:	2a25      	cmp	r2, #37	; 0x25
 800426c:	d1f9      	bne.n	8004262 <_vfiprintf_r+0x96>
 800426e:	ebba 0b04 	subs.w	fp, sl, r4
 8004272:	d00b      	beq.n	800428c <_vfiprintf_r+0xc0>
 8004274:	465b      	mov	r3, fp
 8004276:	4622      	mov	r2, r4
 8004278:	4629      	mov	r1, r5
 800427a:	4630      	mov	r0, r6
 800427c:	f7ff ff93 	bl	80041a6 <__sfputs_r>
 8004280:	3001      	adds	r0, #1
 8004282:	f000 80aa 	beq.w	80043da <_vfiprintf_r+0x20e>
 8004286:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004288:	445a      	add	r2, fp
 800428a:	9209      	str	r2, [sp, #36]	; 0x24
 800428c:	f89a 3000 	ldrb.w	r3, [sl]
 8004290:	2b00      	cmp	r3, #0
 8004292:	f000 80a2 	beq.w	80043da <_vfiprintf_r+0x20e>
 8004296:	2300      	movs	r3, #0
 8004298:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800429c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80042a0:	f10a 0a01 	add.w	sl, sl, #1
 80042a4:	9304      	str	r3, [sp, #16]
 80042a6:	9307      	str	r3, [sp, #28]
 80042a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80042ac:	931a      	str	r3, [sp, #104]	; 0x68
 80042ae:	4654      	mov	r4, sl
 80042b0:	2205      	movs	r2, #5
 80042b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042b6:	4858      	ldr	r0, [pc, #352]	; (8004418 <_vfiprintf_r+0x24c>)
 80042b8:	f7fb ffb2 	bl	8000220 <memchr>
 80042bc:	9a04      	ldr	r2, [sp, #16]
 80042be:	b9d8      	cbnz	r0, 80042f8 <_vfiprintf_r+0x12c>
 80042c0:	06d1      	lsls	r1, r2, #27
 80042c2:	bf44      	itt	mi
 80042c4:	2320      	movmi	r3, #32
 80042c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80042ca:	0713      	lsls	r3, r2, #28
 80042cc:	bf44      	itt	mi
 80042ce:	232b      	movmi	r3, #43	; 0x2b
 80042d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80042d4:	f89a 3000 	ldrb.w	r3, [sl]
 80042d8:	2b2a      	cmp	r3, #42	; 0x2a
 80042da:	d015      	beq.n	8004308 <_vfiprintf_r+0x13c>
 80042dc:	9a07      	ldr	r2, [sp, #28]
 80042de:	4654      	mov	r4, sl
 80042e0:	2000      	movs	r0, #0
 80042e2:	f04f 0c0a 	mov.w	ip, #10
 80042e6:	4621      	mov	r1, r4
 80042e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042ec:	3b30      	subs	r3, #48	; 0x30
 80042ee:	2b09      	cmp	r3, #9
 80042f0:	d94e      	bls.n	8004390 <_vfiprintf_r+0x1c4>
 80042f2:	b1b0      	cbz	r0, 8004322 <_vfiprintf_r+0x156>
 80042f4:	9207      	str	r2, [sp, #28]
 80042f6:	e014      	b.n	8004322 <_vfiprintf_r+0x156>
 80042f8:	eba0 0308 	sub.w	r3, r0, r8
 80042fc:	fa09 f303 	lsl.w	r3, r9, r3
 8004300:	4313      	orrs	r3, r2
 8004302:	9304      	str	r3, [sp, #16]
 8004304:	46a2      	mov	sl, r4
 8004306:	e7d2      	b.n	80042ae <_vfiprintf_r+0xe2>
 8004308:	9b03      	ldr	r3, [sp, #12]
 800430a:	1d19      	adds	r1, r3, #4
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	9103      	str	r1, [sp, #12]
 8004310:	2b00      	cmp	r3, #0
 8004312:	bfbb      	ittet	lt
 8004314:	425b      	neglt	r3, r3
 8004316:	f042 0202 	orrlt.w	r2, r2, #2
 800431a:	9307      	strge	r3, [sp, #28]
 800431c:	9307      	strlt	r3, [sp, #28]
 800431e:	bfb8      	it	lt
 8004320:	9204      	strlt	r2, [sp, #16]
 8004322:	7823      	ldrb	r3, [r4, #0]
 8004324:	2b2e      	cmp	r3, #46	; 0x2e
 8004326:	d10c      	bne.n	8004342 <_vfiprintf_r+0x176>
 8004328:	7863      	ldrb	r3, [r4, #1]
 800432a:	2b2a      	cmp	r3, #42	; 0x2a
 800432c:	d135      	bne.n	800439a <_vfiprintf_r+0x1ce>
 800432e:	9b03      	ldr	r3, [sp, #12]
 8004330:	1d1a      	adds	r2, r3, #4
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	9203      	str	r2, [sp, #12]
 8004336:	2b00      	cmp	r3, #0
 8004338:	bfb8      	it	lt
 800433a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800433e:	3402      	adds	r4, #2
 8004340:	9305      	str	r3, [sp, #20]
 8004342:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004428 <_vfiprintf_r+0x25c>
 8004346:	7821      	ldrb	r1, [r4, #0]
 8004348:	2203      	movs	r2, #3
 800434a:	4650      	mov	r0, sl
 800434c:	f7fb ff68 	bl	8000220 <memchr>
 8004350:	b140      	cbz	r0, 8004364 <_vfiprintf_r+0x198>
 8004352:	2340      	movs	r3, #64	; 0x40
 8004354:	eba0 000a 	sub.w	r0, r0, sl
 8004358:	fa03 f000 	lsl.w	r0, r3, r0
 800435c:	9b04      	ldr	r3, [sp, #16]
 800435e:	4303      	orrs	r3, r0
 8004360:	3401      	adds	r4, #1
 8004362:	9304      	str	r3, [sp, #16]
 8004364:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004368:	482c      	ldr	r0, [pc, #176]	; (800441c <_vfiprintf_r+0x250>)
 800436a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800436e:	2206      	movs	r2, #6
 8004370:	f7fb ff56 	bl	8000220 <memchr>
 8004374:	2800      	cmp	r0, #0
 8004376:	d03f      	beq.n	80043f8 <_vfiprintf_r+0x22c>
 8004378:	4b29      	ldr	r3, [pc, #164]	; (8004420 <_vfiprintf_r+0x254>)
 800437a:	bb1b      	cbnz	r3, 80043c4 <_vfiprintf_r+0x1f8>
 800437c:	9b03      	ldr	r3, [sp, #12]
 800437e:	3307      	adds	r3, #7
 8004380:	f023 0307 	bic.w	r3, r3, #7
 8004384:	3308      	adds	r3, #8
 8004386:	9303      	str	r3, [sp, #12]
 8004388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800438a:	443b      	add	r3, r7
 800438c:	9309      	str	r3, [sp, #36]	; 0x24
 800438e:	e767      	b.n	8004260 <_vfiprintf_r+0x94>
 8004390:	fb0c 3202 	mla	r2, ip, r2, r3
 8004394:	460c      	mov	r4, r1
 8004396:	2001      	movs	r0, #1
 8004398:	e7a5      	b.n	80042e6 <_vfiprintf_r+0x11a>
 800439a:	2300      	movs	r3, #0
 800439c:	3401      	adds	r4, #1
 800439e:	9305      	str	r3, [sp, #20]
 80043a0:	4619      	mov	r1, r3
 80043a2:	f04f 0c0a 	mov.w	ip, #10
 80043a6:	4620      	mov	r0, r4
 80043a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80043ac:	3a30      	subs	r2, #48	; 0x30
 80043ae:	2a09      	cmp	r2, #9
 80043b0:	d903      	bls.n	80043ba <_vfiprintf_r+0x1ee>
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d0c5      	beq.n	8004342 <_vfiprintf_r+0x176>
 80043b6:	9105      	str	r1, [sp, #20]
 80043b8:	e7c3      	b.n	8004342 <_vfiprintf_r+0x176>
 80043ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80043be:	4604      	mov	r4, r0
 80043c0:	2301      	movs	r3, #1
 80043c2:	e7f0      	b.n	80043a6 <_vfiprintf_r+0x1da>
 80043c4:	ab03      	add	r3, sp, #12
 80043c6:	9300      	str	r3, [sp, #0]
 80043c8:	462a      	mov	r2, r5
 80043ca:	4b16      	ldr	r3, [pc, #88]	; (8004424 <_vfiprintf_r+0x258>)
 80043cc:	a904      	add	r1, sp, #16
 80043ce:	4630      	mov	r0, r6
 80043d0:	f3af 8000 	nop.w
 80043d4:	4607      	mov	r7, r0
 80043d6:	1c78      	adds	r0, r7, #1
 80043d8:	d1d6      	bne.n	8004388 <_vfiprintf_r+0x1bc>
 80043da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80043dc:	07d9      	lsls	r1, r3, #31
 80043de:	d405      	bmi.n	80043ec <_vfiprintf_r+0x220>
 80043e0:	89ab      	ldrh	r3, [r5, #12]
 80043e2:	059a      	lsls	r2, r3, #22
 80043e4:	d402      	bmi.n	80043ec <_vfiprintf_r+0x220>
 80043e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80043e8:	f7ff fe31 	bl	800404e <__retarget_lock_release_recursive>
 80043ec:	89ab      	ldrh	r3, [r5, #12]
 80043ee:	065b      	lsls	r3, r3, #25
 80043f0:	f53f af12 	bmi.w	8004218 <_vfiprintf_r+0x4c>
 80043f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80043f6:	e711      	b.n	800421c <_vfiprintf_r+0x50>
 80043f8:	ab03      	add	r3, sp, #12
 80043fa:	9300      	str	r3, [sp, #0]
 80043fc:	462a      	mov	r2, r5
 80043fe:	4b09      	ldr	r3, [pc, #36]	; (8004424 <_vfiprintf_r+0x258>)
 8004400:	a904      	add	r1, sp, #16
 8004402:	4630      	mov	r0, r6
 8004404:	f000 f880 	bl	8004508 <_printf_i>
 8004408:	e7e4      	b.n	80043d4 <_vfiprintf_r+0x208>
 800440a:	bf00      	nop
 800440c:	08004de8 	.word	0x08004de8
 8004410:	08004e08 	.word	0x08004e08
 8004414:	08004dc8 	.word	0x08004dc8
 8004418:	08004e28 	.word	0x08004e28
 800441c:	08004e32 	.word	0x08004e32
 8004420:	00000000 	.word	0x00000000
 8004424:	080041a7 	.word	0x080041a7
 8004428:	08004e2e 	.word	0x08004e2e

0800442c <_printf_common>:
 800442c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004430:	4616      	mov	r6, r2
 8004432:	4699      	mov	r9, r3
 8004434:	688a      	ldr	r2, [r1, #8]
 8004436:	690b      	ldr	r3, [r1, #16]
 8004438:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800443c:	4293      	cmp	r3, r2
 800443e:	bfb8      	it	lt
 8004440:	4613      	movlt	r3, r2
 8004442:	6033      	str	r3, [r6, #0]
 8004444:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004448:	4607      	mov	r7, r0
 800444a:	460c      	mov	r4, r1
 800444c:	b10a      	cbz	r2, 8004452 <_printf_common+0x26>
 800444e:	3301      	adds	r3, #1
 8004450:	6033      	str	r3, [r6, #0]
 8004452:	6823      	ldr	r3, [r4, #0]
 8004454:	0699      	lsls	r1, r3, #26
 8004456:	bf42      	ittt	mi
 8004458:	6833      	ldrmi	r3, [r6, #0]
 800445a:	3302      	addmi	r3, #2
 800445c:	6033      	strmi	r3, [r6, #0]
 800445e:	6825      	ldr	r5, [r4, #0]
 8004460:	f015 0506 	ands.w	r5, r5, #6
 8004464:	d106      	bne.n	8004474 <_printf_common+0x48>
 8004466:	f104 0a19 	add.w	sl, r4, #25
 800446a:	68e3      	ldr	r3, [r4, #12]
 800446c:	6832      	ldr	r2, [r6, #0]
 800446e:	1a9b      	subs	r3, r3, r2
 8004470:	42ab      	cmp	r3, r5
 8004472:	dc26      	bgt.n	80044c2 <_printf_common+0x96>
 8004474:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004478:	1e13      	subs	r3, r2, #0
 800447a:	6822      	ldr	r2, [r4, #0]
 800447c:	bf18      	it	ne
 800447e:	2301      	movne	r3, #1
 8004480:	0692      	lsls	r2, r2, #26
 8004482:	d42b      	bmi.n	80044dc <_printf_common+0xb0>
 8004484:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004488:	4649      	mov	r1, r9
 800448a:	4638      	mov	r0, r7
 800448c:	47c0      	blx	r8
 800448e:	3001      	adds	r0, #1
 8004490:	d01e      	beq.n	80044d0 <_printf_common+0xa4>
 8004492:	6823      	ldr	r3, [r4, #0]
 8004494:	68e5      	ldr	r5, [r4, #12]
 8004496:	6832      	ldr	r2, [r6, #0]
 8004498:	f003 0306 	and.w	r3, r3, #6
 800449c:	2b04      	cmp	r3, #4
 800449e:	bf08      	it	eq
 80044a0:	1aad      	subeq	r5, r5, r2
 80044a2:	68a3      	ldr	r3, [r4, #8]
 80044a4:	6922      	ldr	r2, [r4, #16]
 80044a6:	bf0c      	ite	eq
 80044a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044ac:	2500      	movne	r5, #0
 80044ae:	4293      	cmp	r3, r2
 80044b0:	bfc4      	itt	gt
 80044b2:	1a9b      	subgt	r3, r3, r2
 80044b4:	18ed      	addgt	r5, r5, r3
 80044b6:	2600      	movs	r6, #0
 80044b8:	341a      	adds	r4, #26
 80044ba:	42b5      	cmp	r5, r6
 80044bc:	d11a      	bne.n	80044f4 <_printf_common+0xc8>
 80044be:	2000      	movs	r0, #0
 80044c0:	e008      	b.n	80044d4 <_printf_common+0xa8>
 80044c2:	2301      	movs	r3, #1
 80044c4:	4652      	mov	r2, sl
 80044c6:	4649      	mov	r1, r9
 80044c8:	4638      	mov	r0, r7
 80044ca:	47c0      	blx	r8
 80044cc:	3001      	adds	r0, #1
 80044ce:	d103      	bne.n	80044d8 <_printf_common+0xac>
 80044d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80044d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044d8:	3501      	adds	r5, #1
 80044da:	e7c6      	b.n	800446a <_printf_common+0x3e>
 80044dc:	18e1      	adds	r1, r4, r3
 80044de:	1c5a      	adds	r2, r3, #1
 80044e0:	2030      	movs	r0, #48	; 0x30
 80044e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80044e6:	4422      	add	r2, r4
 80044e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80044ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044f0:	3302      	adds	r3, #2
 80044f2:	e7c7      	b.n	8004484 <_printf_common+0x58>
 80044f4:	2301      	movs	r3, #1
 80044f6:	4622      	mov	r2, r4
 80044f8:	4649      	mov	r1, r9
 80044fa:	4638      	mov	r0, r7
 80044fc:	47c0      	blx	r8
 80044fe:	3001      	adds	r0, #1
 8004500:	d0e6      	beq.n	80044d0 <_printf_common+0xa4>
 8004502:	3601      	adds	r6, #1
 8004504:	e7d9      	b.n	80044ba <_printf_common+0x8e>
	...

08004508 <_printf_i>:
 8004508:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800450c:	7e0f      	ldrb	r7, [r1, #24]
 800450e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004510:	2f78      	cmp	r7, #120	; 0x78
 8004512:	4691      	mov	r9, r2
 8004514:	4680      	mov	r8, r0
 8004516:	460c      	mov	r4, r1
 8004518:	469a      	mov	sl, r3
 800451a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800451e:	d807      	bhi.n	8004530 <_printf_i+0x28>
 8004520:	2f62      	cmp	r7, #98	; 0x62
 8004522:	d80a      	bhi.n	800453a <_printf_i+0x32>
 8004524:	2f00      	cmp	r7, #0
 8004526:	f000 80d8 	beq.w	80046da <_printf_i+0x1d2>
 800452a:	2f58      	cmp	r7, #88	; 0x58
 800452c:	f000 80a3 	beq.w	8004676 <_printf_i+0x16e>
 8004530:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004534:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004538:	e03a      	b.n	80045b0 <_printf_i+0xa8>
 800453a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800453e:	2b15      	cmp	r3, #21
 8004540:	d8f6      	bhi.n	8004530 <_printf_i+0x28>
 8004542:	a101      	add	r1, pc, #4	; (adr r1, 8004548 <_printf_i+0x40>)
 8004544:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004548:	080045a1 	.word	0x080045a1
 800454c:	080045b5 	.word	0x080045b5
 8004550:	08004531 	.word	0x08004531
 8004554:	08004531 	.word	0x08004531
 8004558:	08004531 	.word	0x08004531
 800455c:	08004531 	.word	0x08004531
 8004560:	080045b5 	.word	0x080045b5
 8004564:	08004531 	.word	0x08004531
 8004568:	08004531 	.word	0x08004531
 800456c:	08004531 	.word	0x08004531
 8004570:	08004531 	.word	0x08004531
 8004574:	080046c1 	.word	0x080046c1
 8004578:	080045e5 	.word	0x080045e5
 800457c:	080046a3 	.word	0x080046a3
 8004580:	08004531 	.word	0x08004531
 8004584:	08004531 	.word	0x08004531
 8004588:	080046e3 	.word	0x080046e3
 800458c:	08004531 	.word	0x08004531
 8004590:	080045e5 	.word	0x080045e5
 8004594:	08004531 	.word	0x08004531
 8004598:	08004531 	.word	0x08004531
 800459c:	080046ab 	.word	0x080046ab
 80045a0:	682b      	ldr	r3, [r5, #0]
 80045a2:	1d1a      	adds	r2, r3, #4
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	602a      	str	r2, [r5, #0]
 80045a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80045b0:	2301      	movs	r3, #1
 80045b2:	e0a3      	b.n	80046fc <_printf_i+0x1f4>
 80045b4:	6820      	ldr	r0, [r4, #0]
 80045b6:	6829      	ldr	r1, [r5, #0]
 80045b8:	0606      	lsls	r6, r0, #24
 80045ba:	f101 0304 	add.w	r3, r1, #4
 80045be:	d50a      	bpl.n	80045d6 <_printf_i+0xce>
 80045c0:	680e      	ldr	r6, [r1, #0]
 80045c2:	602b      	str	r3, [r5, #0]
 80045c4:	2e00      	cmp	r6, #0
 80045c6:	da03      	bge.n	80045d0 <_printf_i+0xc8>
 80045c8:	232d      	movs	r3, #45	; 0x2d
 80045ca:	4276      	negs	r6, r6
 80045cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045d0:	485e      	ldr	r0, [pc, #376]	; (800474c <_printf_i+0x244>)
 80045d2:	230a      	movs	r3, #10
 80045d4:	e019      	b.n	800460a <_printf_i+0x102>
 80045d6:	680e      	ldr	r6, [r1, #0]
 80045d8:	602b      	str	r3, [r5, #0]
 80045da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80045de:	bf18      	it	ne
 80045e0:	b236      	sxthne	r6, r6
 80045e2:	e7ef      	b.n	80045c4 <_printf_i+0xbc>
 80045e4:	682b      	ldr	r3, [r5, #0]
 80045e6:	6820      	ldr	r0, [r4, #0]
 80045e8:	1d19      	adds	r1, r3, #4
 80045ea:	6029      	str	r1, [r5, #0]
 80045ec:	0601      	lsls	r1, r0, #24
 80045ee:	d501      	bpl.n	80045f4 <_printf_i+0xec>
 80045f0:	681e      	ldr	r6, [r3, #0]
 80045f2:	e002      	b.n	80045fa <_printf_i+0xf2>
 80045f4:	0646      	lsls	r6, r0, #25
 80045f6:	d5fb      	bpl.n	80045f0 <_printf_i+0xe8>
 80045f8:	881e      	ldrh	r6, [r3, #0]
 80045fa:	4854      	ldr	r0, [pc, #336]	; (800474c <_printf_i+0x244>)
 80045fc:	2f6f      	cmp	r7, #111	; 0x6f
 80045fe:	bf0c      	ite	eq
 8004600:	2308      	moveq	r3, #8
 8004602:	230a      	movne	r3, #10
 8004604:	2100      	movs	r1, #0
 8004606:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800460a:	6865      	ldr	r5, [r4, #4]
 800460c:	60a5      	str	r5, [r4, #8]
 800460e:	2d00      	cmp	r5, #0
 8004610:	bfa2      	ittt	ge
 8004612:	6821      	ldrge	r1, [r4, #0]
 8004614:	f021 0104 	bicge.w	r1, r1, #4
 8004618:	6021      	strge	r1, [r4, #0]
 800461a:	b90e      	cbnz	r6, 8004620 <_printf_i+0x118>
 800461c:	2d00      	cmp	r5, #0
 800461e:	d04d      	beq.n	80046bc <_printf_i+0x1b4>
 8004620:	4615      	mov	r5, r2
 8004622:	fbb6 f1f3 	udiv	r1, r6, r3
 8004626:	fb03 6711 	mls	r7, r3, r1, r6
 800462a:	5dc7      	ldrb	r7, [r0, r7]
 800462c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004630:	4637      	mov	r7, r6
 8004632:	42bb      	cmp	r3, r7
 8004634:	460e      	mov	r6, r1
 8004636:	d9f4      	bls.n	8004622 <_printf_i+0x11a>
 8004638:	2b08      	cmp	r3, #8
 800463a:	d10b      	bne.n	8004654 <_printf_i+0x14c>
 800463c:	6823      	ldr	r3, [r4, #0]
 800463e:	07de      	lsls	r6, r3, #31
 8004640:	d508      	bpl.n	8004654 <_printf_i+0x14c>
 8004642:	6923      	ldr	r3, [r4, #16]
 8004644:	6861      	ldr	r1, [r4, #4]
 8004646:	4299      	cmp	r1, r3
 8004648:	bfde      	ittt	le
 800464a:	2330      	movle	r3, #48	; 0x30
 800464c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004650:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004654:	1b52      	subs	r2, r2, r5
 8004656:	6122      	str	r2, [r4, #16]
 8004658:	f8cd a000 	str.w	sl, [sp]
 800465c:	464b      	mov	r3, r9
 800465e:	aa03      	add	r2, sp, #12
 8004660:	4621      	mov	r1, r4
 8004662:	4640      	mov	r0, r8
 8004664:	f7ff fee2 	bl	800442c <_printf_common>
 8004668:	3001      	adds	r0, #1
 800466a:	d14c      	bne.n	8004706 <_printf_i+0x1fe>
 800466c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004670:	b004      	add	sp, #16
 8004672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004676:	4835      	ldr	r0, [pc, #212]	; (800474c <_printf_i+0x244>)
 8004678:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800467c:	6829      	ldr	r1, [r5, #0]
 800467e:	6823      	ldr	r3, [r4, #0]
 8004680:	f851 6b04 	ldr.w	r6, [r1], #4
 8004684:	6029      	str	r1, [r5, #0]
 8004686:	061d      	lsls	r5, r3, #24
 8004688:	d514      	bpl.n	80046b4 <_printf_i+0x1ac>
 800468a:	07df      	lsls	r7, r3, #31
 800468c:	bf44      	itt	mi
 800468e:	f043 0320 	orrmi.w	r3, r3, #32
 8004692:	6023      	strmi	r3, [r4, #0]
 8004694:	b91e      	cbnz	r6, 800469e <_printf_i+0x196>
 8004696:	6823      	ldr	r3, [r4, #0]
 8004698:	f023 0320 	bic.w	r3, r3, #32
 800469c:	6023      	str	r3, [r4, #0]
 800469e:	2310      	movs	r3, #16
 80046a0:	e7b0      	b.n	8004604 <_printf_i+0xfc>
 80046a2:	6823      	ldr	r3, [r4, #0]
 80046a4:	f043 0320 	orr.w	r3, r3, #32
 80046a8:	6023      	str	r3, [r4, #0]
 80046aa:	2378      	movs	r3, #120	; 0x78
 80046ac:	4828      	ldr	r0, [pc, #160]	; (8004750 <_printf_i+0x248>)
 80046ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80046b2:	e7e3      	b.n	800467c <_printf_i+0x174>
 80046b4:	0659      	lsls	r1, r3, #25
 80046b6:	bf48      	it	mi
 80046b8:	b2b6      	uxthmi	r6, r6
 80046ba:	e7e6      	b.n	800468a <_printf_i+0x182>
 80046bc:	4615      	mov	r5, r2
 80046be:	e7bb      	b.n	8004638 <_printf_i+0x130>
 80046c0:	682b      	ldr	r3, [r5, #0]
 80046c2:	6826      	ldr	r6, [r4, #0]
 80046c4:	6961      	ldr	r1, [r4, #20]
 80046c6:	1d18      	adds	r0, r3, #4
 80046c8:	6028      	str	r0, [r5, #0]
 80046ca:	0635      	lsls	r5, r6, #24
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	d501      	bpl.n	80046d4 <_printf_i+0x1cc>
 80046d0:	6019      	str	r1, [r3, #0]
 80046d2:	e002      	b.n	80046da <_printf_i+0x1d2>
 80046d4:	0670      	lsls	r0, r6, #25
 80046d6:	d5fb      	bpl.n	80046d0 <_printf_i+0x1c8>
 80046d8:	8019      	strh	r1, [r3, #0]
 80046da:	2300      	movs	r3, #0
 80046dc:	6123      	str	r3, [r4, #16]
 80046de:	4615      	mov	r5, r2
 80046e0:	e7ba      	b.n	8004658 <_printf_i+0x150>
 80046e2:	682b      	ldr	r3, [r5, #0]
 80046e4:	1d1a      	adds	r2, r3, #4
 80046e6:	602a      	str	r2, [r5, #0]
 80046e8:	681d      	ldr	r5, [r3, #0]
 80046ea:	6862      	ldr	r2, [r4, #4]
 80046ec:	2100      	movs	r1, #0
 80046ee:	4628      	mov	r0, r5
 80046f0:	f7fb fd96 	bl	8000220 <memchr>
 80046f4:	b108      	cbz	r0, 80046fa <_printf_i+0x1f2>
 80046f6:	1b40      	subs	r0, r0, r5
 80046f8:	6060      	str	r0, [r4, #4]
 80046fa:	6863      	ldr	r3, [r4, #4]
 80046fc:	6123      	str	r3, [r4, #16]
 80046fe:	2300      	movs	r3, #0
 8004700:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004704:	e7a8      	b.n	8004658 <_printf_i+0x150>
 8004706:	6923      	ldr	r3, [r4, #16]
 8004708:	462a      	mov	r2, r5
 800470a:	4649      	mov	r1, r9
 800470c:	4640      	mov	r0, r8
 800470e:	47d0      	blx	sl
 8004710:	3001      	adds	r0, #1
 8004712:	d0ab      	beq.n	800466c <_printf_i+0x164>
 8004714:	6823      	ldr	r3, [r4, #0]
 8004716:	079b      	lsls	r3, r3, #30
 8004718:	d413      	bmi.n	8004742 <_printf_i+0x23a>
 800471a:	68e0      	ldr	r0, [r4, #12]
 800471c:	9b03      	ldr	r3, [sp, #12]
 800471e:	4298      	cmp	r0, r3
 8004720:	bfb8      	it	lt
 8004722:	4618      	movlt	r0, r3
 8004724:	e7a4      	b.n	8004670 <_printf_i+0x168>
 8004726:	2301      	movs	r3, #1
 8004728:	4632      	mov	r2, r6
 800472a:	4649      	mov	r1, r9
 800472c:	4640      	mov	r0, r8
 800472e:	47d0      	blx	sl
 8004730:	3001      	adds	r0, #1
 8004732:	d09b      	beq.n	800466c <_printf_i+0x164>
 8004734:	3501      	adds	r5, #1
 8004736:	68e3      	ldr	r3, [r4, #12]
 8004738:	9903      	ldr	r1, [sp, #12]
 800473a:	1a5b      	subs	r3, r3, r1
 800473c:	42ab      	cmp	r3, r5
 800473e:	dcf2      	bgt.n	8004726 <_printf_i+0x21e>
 8004740:	e7eb      	b.n	800471a <_printf_i+0x212>
 8004742:	2500      	movs	r5, #0
 8004744:	f104 0619 	add.w	r6, r4, #25
 8004748:	e7f5      	b.n	8004736 <_printf_i+0x22e>
 800474a:	bf00      	nop
 800474c:	08004e39 	.word	0x08004e39
 8004750:	08004e4a 	.word	0x08004e4a

08004754 <_sbrk_r>:
 8004754:	b538      	push	{r3, r4, r5, lr}
 8004756:	4d06      	ldr	r5, [pc, #24]	; (8004770 <_sbrk_r+0x1c>)
 8004758:	2300      	movs	r3, #0
 800475a:	4604      	mov	r4, r0
 800475c:	4608      	mov	r0, r1
 800475e:	602b      	str	r3, [r5, #0]
 8004760:	f7fc fad2 	bl	8000d08 <_sbrk>
 8004764:	1c43      	adds	r3, r0, #1
 8004766:	d102      	bne.n	800476e <_sbrk_r+0x1a>
 8004768:	682b      	ldr	r3, [r5, #0]
 800476a:	b103      	cbz	r3, 800476e <_sbrk_r+0x1a>
 800476c:	6023      	str	r3, [r4, #0]
 800476e:	bd38      	pop	{r3, r4, r5, pc}
 8004770:	20000188 	.word	0x20000188

08004774 <__sread>:
 8004774:	b510      	push	{r4, lr}
 8004776:	460c      	mov	r4, r1
 8004778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800477c:	f000 fab2 	bl	8004ce4 <_read_r>
 8004780:	2800      	cmp	r0, #0
 8004782:	bfab      	itete	ge
 8004784:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004786:	89a3      	ldrhlt	r3, [r4, #12]
 8004788:	181b      	addge	r3, r3, r0
 800478a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800478e:	bfac      	ite	ge
 8004790:	6563      	strge	r3, [r4, #84]	; 0x54
 8004792:	81a3      	strhlt	r3, [r4, #12]
 8004794:	bd10      	pop	{r4, pc}

08004796 <__swrite>:
 8004796:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800479a:	461f      	mov	r7, r3
 800479c:	898b      	ldrh	r3, [r1, #12]
 800479e:	05db      	lsls	r3, r3, #23
 80047a0:	4605      	mov	r5, r0
 80047a2:	460c      	mov	r4, r1
 80047a4:	4616      	mov	r6, r2
 80047a6:	d505      	bpl.n	80047b4 <__swrite+0x1e>
 80047a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047ac:	2302      	movs	r3, #2
 80047ae:	2200      	movs	r2, #0
 80047b0:	f000 f9c8 	bl	8004b44 <_lseek_r>
 80047b4:	89a3      	ldrh	r3, [r4, #12]
 80047b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047be:	81a3      	strh	r3, [r4, #12]
 80047c0:	4632      	mov	r2, r6
 80047c2:	463b      	mov	r3, r7
 80047c4:	4628      	mov	r0, r5
 80047c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047ca:	f000 b869 	b.w	80048a0 <_write_r>

080047ce <__sseek>:
 80047ce:	b510      	push	{r4, lr}
 80047d0:	460c      	mov	r4, r1
 80047d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047d6:	f000 f9b5 	bl	8004b44 <_lseek_r>
 80047da:	1c43      	adds	r3, r0, #1
 80047dc:	89a3      	ldrh	r3, [r4, #12]
 80047de:	bf15      	itete	ne
 80047e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80047e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80047e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80047ea:	81a3      	strheq	r3, [r4, #12]
 80047ec:	bf18      	it	ne
 80047ee:	81a3      	strhne	r3, [r4, #12]
 80047f0:	bd10      	pop	{r4, pc}

080047f2 <__sclose>:
 80047f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047f6:	f000 b8d3 	b.w	80049a0 <_close_r>
	...

080047fc <__swbuf_r>:
 80047fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047fe:	460e      	mov	r6, r1
 8004800:	4614      	mov	r4, r2
 8004802:	4605      	mov	r5, r0
 8004804:	b118      	cbz	r0, 800480e <__swbuf_r+0x12>
 8004806:	6983      	ldr	r3, [r0, #24]
 8004808:	b90b      	cbnz	r3, 800480e <__swbuf_r+0x12>
 800480a:	f7ff fb81 	bl	8003f10 <__sinit>
 800480e:	4b21      	ldr	r3, [pc, #132]	; (8004894 <__swbuf_r+0x98>)
 8004810:	429c      	cmp	r4, r3
 8004812:	d12b      	bne.n	800486c <__swbuf_r+0x70>
 8004814:	686c      	ldr	r4, [r5, #4]
 8004816:	69a3      	ldr	r3, [r4, #24]
 8004818:	60a3      	str	r3, [r4, #8]
 800481a:	89a3      	ldrh	r3, [r4, #12]
 800481c:	071a      	lsls	r2, r3, #28
 800481e:	d52f      	bpl.n	8004880 <__swbuf_r+0x84>
 8004820:	6923      	ldr	r3, [r4, #16]
 8004822:	b36b      	cbz	r3, 8004880 <__swbuf_r+0x84>
 8004824:	6923      	ldr	r3, [r4, #16]
 8004826:	6820      	ldr	r0, [r4, #0]
 8004828:	1ac0      	subs	r0, r0, r3
 800482a:	6963      	ldr	r3, [r4, #20]
 800482c:	b2f6      	uxtb	r6, r6
 800482e:	4283      	cmp	r3, r0
 8004830:	4637      	mov	r7, r6
 8004832:	dc04      	bgt.n	800483e <__swbuf_r+0x42>
 8004834:	4621      	mov	r1, r4
 8004836:	4628      	mov	r0, r5
 8004838:	f000 f948 	bl	8004acc <_fflush_r>
 800483c:	bb30      	cbnz	r0, 800488c <__swbuf_r+0x90>
 800483e:	68a3      	ldr	r3, [r4, #8]
 8004840:	3b01      	subs	r3, #1
 8004842:	60a3      	str	r3, [r4, #8]
 8004844:	6823      	ldr	r3, [r4, #0]
 8004846:	1c5a      	adds	r2, r3, #1
 8004848:	6022      	str	r2, [r4, #0]
 800484a:	701e      	strb	r6, [r3, #0]
 800484c:	6963      	ldr	r3, [r4, #20]
 800484e:	3001      	adds	r0, #1
 8004850:	4283      	cmp	r3, r0
 8004852:	d004      	beq.n	800485e <__swbuf_r+0x62>
 8004854:	89a3      	ldrh	r3, [r4, #12]
 8004856:	07db      	lsls	r3, r3, #31
 8004858:	d506      	bpl.n	8004868 <__swbuf_r+0x6c>
 800485a:	2e0a      	cmp	r6, #10
 800485c:	d104      	bne.n	8004868 <__swbuf_r+0x6c>
 800485e:	4621      	mov	r1, r4
 8004860:	4628      	mov	r0, r5
 8004862:	f000 f933 	bl	8004acc <_fflush_r>
 8004866:	b988      	cbnz	r0, 800488c <__swbuf_r+0x90>
 8004868:	4638      	mov	r0, r7
 800486a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800486c:	4b0a      	ldr	r3, [pc, #40]	; (8004898 <__swbuf_r+0x9c>)
 800486e:	429c      	cmp	r4, r3
 8004870:	d101      	bne.n	8004876 <__swbuf_r+0x7a>
 8004872:	68ac      	ldr	r4, [r5, #8]
 8004874:	e7cf      	b.n	8004816 <__swbuf_r+0x1a>
 8004876:	4b09      	ldr	r3, [pc, #36]	; (800489c <__swbuf_r+0xa0>)
 8004878:	429c      	cmp	r4, r3
 800487a:	bf08      	it	eq
 800487c:	68ec      	ldreq	r4, [r5, #12]
 800487e:	e7ca      	b.n	8004816 <__swbuf_r+0x1a>
 8004880:	4621      	mov	r1, r4
 8004882:	4628      	mov	r0, r5
 8004884:	f000 f81e 	bl	80048c4 <__swsetup_r>
 8004888:	2800      	cmp	r0, #0
 800488a:	d0cb      	beq.n	8004824 <__swbuf_r+0x28>
 800488c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004890:	e7ea      	b.n	8004868 <__swbuf_r+0x6c>
 8004892:	bf00      	nop
 8004894:	08004de8 	.word	0x08004de8
 8004898:	08004e08 	.word	0x08004e08
 800489c:	08004dc8 	.word	0x08004dc8

080048a0 <_write_r>:
 80048a0:	b538      	push	{r3, r4, r5, lr}
 80048a2:	4d07      	ldr	r5, [pc, #28]	; (80048c0 <_write_r+0x20>)
 80048a4:	4604      	mov	r4, r0
 80048a6:	4608      	mov	r0, r1
 80048a8:	4611      	mov	r1, r2
 80048aa:	2200      	movs	r2, #0
 80048ac:	602a      	str	r2, [r5, #0]
 80048ae:	461a      	mov	r2, r3
 80048b0:	f7fb feaf 	bl	8000612 <_write>
 80048b4:	1c43      	adds	r3, r0, #1
 80048b6:	d102      	bne.n	80048be <_write_r+0x1e>
 80048b8:	682b      	ldr	r3, [r5, #0]
 80048ba:	b103      	cbz	r3, 80048be <_write_r+0x1e>
 80048bc:	6023      	str	r3, [r4, #0]
 80048be:	bd38      	pop	{r3, r4, r5, pc}
 80048c0:	20000188 	.word	0x20000188

080048c4 <__swsetup_r>:
 80048c4:	4b32      	ldr	r3, [pc, #200]	; (8004990 <__swsetup_r+0xcc>)
 80048c6:	b570      	push	{r4, r5, r6, lr}
 80048c8:	681d      	ldr	r5, [r3, #0]
 80048ca:	4606      	mov	r6, r0
 80048cc:	460c      	mov	r4, r1
 80048ce:	b125      	cbz	r5, 80048da <__swsetup_r+0x16>
 80048d0:	69ab      	ldr	r3, [r5, #24]
 80048d2:	b913      	cbnz	r3, 80048da <__swsetup_r+0x16>
 80048d4:	4628      	mov	r0, r5
 80048d6:	f7ff fb1b 	bl	8003f10 <__sinit>
 80048da:	4b2e      	ldr	r3, [pc, #184]	; (8004994 <__swsetup_r+0xd0>)
 80048dc:	429c      	cmp	r4, r3
 80048de:	d10f      	bne.n	8004900 <__swsetup_r+0x3c>
 80048e0:	686c      	ldr	r4, [r5, #4]
 80048e2:	89a3      	ldrh	r3, [r4, #12]
 80048e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80048e8:	0719      	lsls	r1, r3, #28
 80048ea:	d42c      	bmi.n	8004946 <__swsetup_r+0x82>
 80048ec:	06dd      	lsls	r5, r3, #27
 80048ee:	d411      	bmi.n	8004914 <__swsetup_r+0x50>
 80048f0:	2309      	movs	r3, #9
 80048f2:	6033      	str	r3, [r6, #0]
 80048f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80048f8:	81a3      	strh	r3, [r4, #12]
 80048fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80048fe:	e03e      	b.n	800497e <__swsetup_r+0xba>
 8004900:	4b25      	ldr	r3, [pc, #148]	; (8004998 <__swsetup_r+0xd4>)
 8004902:	429c      	cmp	r4, r3
 8004904:	d101      	bne.n	800490a <__swsetup_r+0x46>
 8004906:	68ac      	ldr	r4, [r5, #8]
 8004908:	e7eb      	b.n	80048e2 <__swsetup_r+0x1e>
 800490a:	4b24      	ldr	r3, [pc, #144]	; (800499c <__swsetup_r+0xd8>)
 800490c:	429c      	cmp	r4, r3
 800490e:	bf08      	it	eq
 8004910:	68ec      	ldreq	r4, [r5, #12]
 8004912:	e7e6      	b.n	80048e2 <__swsetup_r+0x1e>
 8004914:	0758      	lsls	r0, r3, #29
 8004916:	d512      	bpl.n	800493e <__swsetup_r+0x7a>
 8004918:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800491a:	b141      	cbz	r1, 800492e <__swsetup_r+0x6a>
 800491c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004920:	4299      	cmp	r1, r3
 8004922:	d002      	beq.n	800492a <__swsetup_r+0x66>
 8004924:	4630      	mov	r0, r6
 8004926:	f000 f991 	bl	8004c4c <_free_r>
 800492a:	2300      	movs	r3, #0
 800492c:	6363      	str	r3, [r4, #52]	; 0x34
 800492e:	89a3      	ldrh	r3, [r4, #12]
 8004930:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004934:	81a3      	strh	r3, [r4, #12]
 8004936:	2300      	movs	r3, #0
 8004938:	6063      	str	r3, [r4, #4]
 800493a:	6923      	ldr	r3, [r4, #16]
 800493c:	6023      	str	r3, [r4, #0]
 800493e:	89a3      	ldrh	r3, [r4, #12]
 8004940:	f043 0308 	orr.w	r3, r3, #8
 8004944:	81a3      	strh	r3, [r4, #12]
 8004946:	6923      	ldr	r3, [r4, #16]
 8004948:	b94b      	cbnz	r3, 800495e <__swsetup_r+0x9a>
 800494a:	89a3      	ldrh	r3, [r4, #12]
 800494c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004950:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004954:	d003      	beq.n	800495e <__swsetup_r+0x9a>
 8004956:	4621      	mov	r1, r4
 8004958:	4630      	mov	r0, r6
 800495a:	f000 f92b 	bl	8004bb4 <__smakebuf_r>
 800495e:	89a0      	ldrh	r0, [r4, #12]
 8004960:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004964:	f010 0301 	ands.w	r3, r0, #1
 8004968:	d00a      	beq.n	8004980 <__swsetup_r+0xbc>
 800496a:	2300      	movs	r3, #0
 800496c:	60a3      	str	r3, [r4, #8]
 800496e:	6963      	ldr	r3, [r4, #20]
 8004970:	425b      	negs	r3, r3
 8004972:	61a3      	str	r3, [r4, #24]
 8004974:	6923      	ldr	r3, [r4, #16]
 8004976:	b943      	cbnz	r3, 800498a <__swsetup_r+0xc6>
 8004978:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800497c:	d1ba      	bne.n	80048f4 <__swsetup_r+0x30>
 800497e:	bd70      	pop	{r4, r5, r6, pc}
 8004980:	0781      	lsls	r1, r0, #30
 8004982:	bf58      	it	pl
 8004984:	6963      	ldrpl	r3, [r4, #20]
 8004986:	60a3      	str	r3, [r4, #8]
 8004988:	e7f4      	b.n	8004974 <__swsetup_r+0xb0>
 800498a:	2000      	movs	r0, #0
 800498c:	e7f7      	b.n	800497e <__swsetup_r+0xba>
 800498e:	bf00      	nop
 8004990:	2000000c 	.word	0x2000000c
 8004994:	08004de8 	.word	0x08004de8
 8004998:	08004e08 	.word	0x08004e08
 800499c:	08004dc8 	.word	0x08004dc8

080049a0 <_close_r>:
 80049a0:	b538      	push	{r3, r4, r5, lr}
 80049a2:	4d06      	ldr	r5, [pc, #24]	; (80049bc <_close_r+0x1c>)
 80049a4:	2300      	movs	r3, #0
 80049a6:	4604      	mov	r4, r0
 80049a8:	4608      	mov	r0, r1
 80049aa:	602b      	str	r3, [r5, #0]
 80049ac:	f7fc f977 	bl	8000c9e <_close>
 80049b0:	1c43      	adds	r3, r0, #1
 80049b2:	d102      	bne.n	80049ba <_close_r+0x1a>
 80049b4:	682b      	ldr	r3, [r5, #0]
 80049b6:	b103      	cbz	r3, 80049ba <_close_r+0x1a>
 80049b8:	6023      	str	r3, [r4, #0]
 80049ba:	bd38      	pop	{r3, r4, r5, pc}
 80049bc:	20000188 	.word	0x20000188

080049c0 <__sflush_r>:
 80049c0:	898a      	ldrh	r2, [r1, #12]
 80049c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049c6:	4605      	mov	r5, r0
 80049c8:	0710      	lsls	r0, r2, #28
 80049ca:	460c      	mov	r4, r1
 80049cc:	d458      	bmi.n	8004a80 <__sflush_r+0xc0>
 80049ce:	684b      	ldr	r3, [r1, #4]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	dc05      	bgt.n	80049e0 <__sflush_r+0x20>
 80049d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	dc02      	bgt.n	80049e0 <__sflush_r+0x20>
 80049da:	2000      	movs	r0, #0
 80049dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80049e2:	2e00      	cmp	r6, #0
 80049e4:	d0f9      	beq.n	80049da <__sflush_r+0x1a>
 80049e6:	2300      	movs	r3, #0
 80049e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80049ec:	682f      	ldr	r7, [r5, #0]
 80049ee:	602b      	str	r3, [r5, #0]
 80049f0:	d032      	beq.n	8004a58 <__sflush_r+0x98>
 80049f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80049f4:	89a3      	ldrh	r3, [r4, #12]
 80049f6:	075a      	lsls	r2, r3, #29
 80049f8:	d505      	bpl.n	8004a06 <__sflush_r+0x46>
 80049fa:	6863      	ldr	r3, [r4, #4]
 80049fc:	1ac0      	subs	r0, r0, r3
 80049fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004a00:	b10b      	cbz	r3, 8004a06 <__sflush_r+0x46>
 8004a02:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004a04:	1ac0      	subs	r0, r0, r3
 8004a06:	2300      	movs	r3, #0
 8004a08:	4602      	mov	r2, r0
 8004a0a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a0c:	6a21      	ldr	r1, [r4, #32]
 8004a0e:	4628      	mov	r0, r5
 8004a10:	47b0      	blx	r6
 8004a12:	1c43      	adds	r3, r0, #1
 8004a14:	89a3      	ldrh	r3, [r4, #12]
 8004a16:	d106      	bne.n	8004a26 <__sflush_r+0x66>
 8004a18:	6829      	ldr	r1, [r5, #0]
 8004a1a:	291d      	cmp	r1, #29
 8004a1c:	d82c      	bhi.n	8004a78 <__sflush_r+0xb8>
 8004a1e:	4a2a      	ldr	r2, [pc, #168]	; (8004ac8 <__sflush_r+0x108>)
 8004a20:	40ca      	lsrs	r2, r1
 8004a22:	07d6      	lsls	r6, r2, #31
 8004a24:	d528      	bpl.n	8004a78 <__sflush_r+0xb8>
 8004a26:	2200      	movs	r2, #0
 8004a28:	6062      	str	r2, [r4, #4]
 8004a2a:	04d9      	lsls	r1, r3, #19
 8004a2c:	6922      	ldr	r2, [r4, #16]
 8004a2e:	6022      	str	r2, [r4, #0]
 8004a30:	d504      	bpl.n	8004a3c <__sflush_r+0x7c>
 8004a32:	1c42      	adds	r2, r0, #1
 8004a34:	d101      	bne.n	8004a3a <__sflush_r+0x7a>
 8004a36:	682b      	ldr	r3, [r5, #0]
 8004a38:	b903      	cbnz	r3, 8004a3c <__sflush_r+0x7c>
 8004a3a:	6560      	str	r0, [r4, #84]	; 0x54
 8004a3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004a3e:	602f      	str	r7, [r5, #0]
 8004a40:	2900      	cmp	r1, #0
 8004a42:	d0ca      	beq.n	80049da <__sflush_r+0x1a>
 8004a44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004a48:	4299      	cmp	r1, r3
 8004a4a:	d002      	beq.n	8004a52 <__sflush_r+0x92>
 8004a4c:	4628      	mov	r0, r5
 8004a4e:	f000 f8fd 	bl	8004c4c <_free_r>
 8004a52:	2000      	movs	r0, #0
 8004a54:	6360      	str	r0, [r4, #52]	; 0x34
 8004a56:	e7c1      	b.n	80049dc <__sflush_r+0x1c>
 8004a58:	6a21      	ldr	r1, [r4, #32]
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	4628      	mov	r0, r5
 8004a5e:	47b0      	blx	r6
 8004a60:	1c41      	adds	r1, r0, #1
 8004a62:	d1c7      	bne.n	80049f4 <__sflush_r+0x34>
 8004a64:	682b      	ldr	r3, [r5, #0]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d0c4      	beq.n	80049f4 <__sflush_r+0x34>
 8004a6a:	2b1d      	cmp	r3, #29
 8004a6c:	d001      	beq.n	8004a72 <__sflush_r+0xb2>
 8004a6e:	2b16      	cmp	r3, #22
 8004a70:	d101      	bne.n	8004a76 <__sflush_r+0xb6>
 8004a72:	602f      	str	r7, [r5, #0]
 8004a74:	e7b1      	b.n	80049da <__sflush_r+0x1a>
 8004a76:	89a3      	ldrh	r3, [r4, #12]
 8004a78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a7c:	81a3      	strh	r3, [r4, #12]
 8004a7e:	e7ad      	b.n	80049dc <__sflush_r+0x1c>
 8004a80:	690f      	ldr	r7, [r1, #16]
 8004a82:	2f00      	cmp	r7, #0
 8004a84:	d0a9      	beq.n	80049da <__sflush_r+0x1a>
 8004a86:	0793      	lsls	r3, r2, #30
 8004a88:	680e      	ldr	r6, [r1, #0]
 8004a8a:	bf08      	it	eq
 8004a8c:	694b      	ldreq	r3, [r1, #20]
 8004a8e:	600f      	str	r7, [r1, #0]
 8004a90:	bf18      	it	ne
 8004a92:	2300      	movne	r3, #0
 8004a94:	eba6 0807 	sub.w	r8, r6, r7
 8004a98:	608b      	str	r3, [r1, #8]
 8004a9a:	f1b8 0f00 	cmp.w	r8, #0
 8004a9e:	dd9c      	ble.n	80049da <__sflush_r+0x1a>
 8004aa0:	6a21      	ldr	r1, [r4, #32]
 8004aa2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004aa4:	4643      	mov	r3, r8
 8004aa6:	463a      	mov	r2, r7
 8004aa8:	4628      	mov	r0, r5
 8004aaa:	47b0      	blx	r6
 8004aac:	2800      	cmp	r0, #0
 8004aae:	dc06      	bgt.n	8004abe <__sflush_r+0xfe>
 8004ab0:	89a3      	ldrh	r3, [r4, #12]
 8004ab2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ab6:	81a3      	strh	r3, [r4, #12]
 8004ab8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004abc:	e78e      	b.n	80049dc <__sflush_r+0x1c>
 8004abe:	4407      	add	r7, r0
 8004ac0:	eba8 0800 	sub.w	r8, r8, r0
 8004ac4:	e7e9      	b.n	8004a9a <__sflush_r+0xda>
 8004ac6:	bf00      	nop
 8004ac8:	20400001 	.word	0x20400001

08004acc <_fflush_r>:
 8004acc:	b538      	push	{r3, r4, r5, lr}
 8004ace:	690b      	ldr	r3, [r1, #16]
 8004ad0:	4605      	mov	r5, r0
 8004ad2:	460c      	mov	r4, r1
 8004ad4:	b913      	cbnz	r3, 8004adc <_fflush_r+0x10>
 8004ad6:	2500      	movs	r5, #0
 8004ad8:	4628      	mov	r0, r5
 8004ada:	bd38      	pop	{r3, r4, r5, pc}
 8004adc:	b118      	cbz	r0, 8004ae6 <_fflush_r+0x1a>
 8004ade:	6983      	ldr	r3, [r0, #24]
 8004ae0:	b90b      	cbnz	r3, 8004ae6 <_fflush_r+0x1a>
 8004ae2:	f7ff fa15 	bl	8003f10 <__sinit>
 8004ae6:	4b14      	ldr	r3, [pc, #80]	; (8004b38 <_fflush_r+0x6c>)
 8004ae8:	429c      	cmp	r4, r3
 8004aea:	d11b      	bne.n	8004b24 <_fflush_r+0x58>
 8004aec:	686c      	ldr	r4, [r5, #4]
 8004aee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d0ef      	beq.n	8004ad6 <_fflush_r+0xa>
 8004af6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004af8:	07d0      	lsls	r0, r2, #31
 8004afa:	d404      	bmi.n	8004b06 <_fflush_r+0x3a>
 8004afc:	0599      	lsls	r1, r3, #22
 8004afe:	d402      	bmi.n	8004b06 <_fflush_r+0x3a>
 8004b00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b02:	f7ff faa3 	bl	800404c <__retarget_lock_acquire_recursive>
 8004b06:	4628      	mov	r0, r5
 8004b08:	4621      	mov	r1, r4
 8004b0a:	f7ff ff59 	bl	80049c0 <__sflush_r>
 8004b0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004b10:	07da      	lsls	r2, r3, #31
 8004b12:	4605      	mov	r5, r0
 8004b14:	d4e0      	bmi.n	8004ad8 <_fflush_r+0xc>
 8004b16:	89a3      	ldrh	r3, [r4, #12]
 8004b18:	059b      	lsls	r3, r3, #22
 8004b1a:	d4dd      	bmi.n	8004ad8 <_fflush_r+0xc>
 8004b1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b1e:	f7ff fa96 	bl	800404e <__retarget_lock_release_recursive>
 8004b22:	e7d9      	b.n	8004ad8 <_fflush_r+0xc>
 8004b24:	4b05      	ldr	r3, [pc, #20]	; (8004b3c <_fflush_r+0x70>)
 8004b26:	429c      	cmp	r4, r3
 8004b28:	d101      	bne.n	8004b2e <_fflush_r+0x62>
 8004b2a:	68ac      	ldr	r4, [r5, #8]
 8004b2c:	e7df      	b.n	8004aee <_fflush_r+0x22>
 8004b2e:	4b04      	ldr	r3, [pc, #16]	; (8004b40 <_fflush_r+0x74>)
 8004b30:	429c      	cmp	r4, r3
 8004b32:	bf08      	it	eq
 8004b34:	68ec      	ldreq	r4, [r5, #12]
 8004b36:	e7da      	b.n	8004aee <_fflush_r+0x22>
 8004b38:	08004de8 	.word	0x08004de8
 8004b3c:	08004e08 	.word	0x08004e08
 8004b40:	08004dc8 	.word	0x08004dc8

08004b44 <_lseek_r>:
 8004b44:	b538      	push	{r3, r4, r5, lr}
 8004b46:	4d07      	ldr	r5, [pc, #28]	; (8004b64 <_lseek_r+0x20>)
 8004b48:	4604      	mov	r4, r0
 8004b4a:	4608      	mov	r0, r1
 8004b4c:	4611      	mov	r1, r2
 8004b4e:	2200      	movs	r2, #0
 8004b50:	602a      	str	r2, [r5, #0]
 8004b52:	461a      	mov	r2, r3
 8004b54:	f7fc f8ca 	bl	8000cec <_lseek>
 8004b58:	1c43      	adds	r3, r0, #1
 8004b5a:	d102      	bne.n	8004b62 <_lseek_r+0x1e>
 8004b5c:	682b      	ldr	r3, [r5, #0]
 8004b5e:	b103      	cbz	r3, 8004b62 <_lseek_r+0x1e>
 8004b60:	6023      	str	r3, [r4, #0]
 8004b62:	bd38      	pop	{r3, r4, r5, pc}
 8004b64:	20000188 	.word	0x20000188

08004b68 <__swhatbuf_r>:
 8004b68:	b570      	push	{r4, r5, r6, lr}
 8004b6a:	460e      	mov	r6, r1
 8004b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b70:	2900      	cmp	r1, #0
 8004b72:	b096      	sub	sp, #88	; 0x58
 8004b74:	4614      	mov	r4, r2
 8004b76:	461d      	mov	r5, r3
 8004b78:	da08      	bge.n	8004b8c <__swhatbuf_r+0x24>
 8004b7a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	602a      	str	r2, [r5, #0]
 8004b82:	061a      	lsls	r2, r3, #24
 8004b84:	d410      	bmi.n	8004ba8 <__swhatbuf_r+0x40>
 8004b86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b8a:	e00e      	b.n	8004baa <__swhatbuf_r+0x42>
 8004b8c:	466a      	mov	r2, sp
 8004b8e:	f000 f8bb 	bl	8004d08 <_fstat_r>
 8004b92:	2800      	cmp	r0, #0
 8004b94:	dbf1      	blt.n	8004b7a <__swhatbuf_r+0x12>
 8004b96:	9a01      	ldr	r2, [sp, #4]
 8004b98:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004b9c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004ba0:	425a      	negs	r2, r3
 8004ba2:	415a      	adcs	r2, r3
 8004ba4:	602a      	str	r2, [r5, #0]
 8004ba6:	e7ee      	b.n	8004b86 <__swhatbuf_r+0x1e>
 8004ba8:	2340      	movs	r3, #64	; 0x40
 8004baa:	2000      	movs	r0, #0
 8004bac:	6023      	str	r3, [r4, #0]
 8004bae:	b016      	add	sp, #88	; 0x58
 8004bb0:	bd70      	pop	{r4, r5, r6, pc}
	...

08004bb4 <__smakebuf_r>:
 8004bb4:	898b      	ldrh	r3, [r1, #12]
 8004bb6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004bb8:	079d      	lsls	r5, r3, #30
 8004bba:	4606      	mov	r6, r0
 8004bbc:	460c      	mov	r4, r1
 8004bbe:	d507      	bpl.n	8004bd0 <__smakebuf_r+0x1c>
 8004bc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004bc4:	6023      	str	r3, [r4, #0]
 8004bc6:	6123      	str	r3, [r4, #16]
 8004bc8:	2301      	movs	r3, #1
 8004bca:	6163      	str	r3, [r4, #20]
 8004bcc:	b002      	add	sp, #8
 8004bce:	bd70      	pop	{r4, r5, r6, pc}
 8004bd0:	ab01      	add	r3, sp, #4
 8004bd2:	466a      	mov	r2, sp
 8004bd4:	f7ff ffc8 	bl	8004b68 <__swhatbuf_r>
 8004bd8:	9900      	ldr	r1, [sp, #0]
 8004bda:	4605      	mov	r5, r0
 8004bdc:	4630      	mov	r0, r6
 8004bde:	f7ff fa57 	bl	8004090 <_malloc_r>
 8004be2:	b948      	cbnz	r0, 8004bf8 <__smakebuf_r+0x44>
 8004be4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004be8:	059a      	lsls	r2, r3, #22
 8004bea:	d4ef      	bmi.n	8004bcc <__smakebuf_r+0x18>
 8004bec:	f023 0303 	bic.w	r3, r3, #3
 8004bf0:	f043 0302 	orr.w	r3, r3, #2
 8004bf4:	81a3      	strh	r3, [r4, #12]
 8004bf6:	e7e3      	b.n	8004bc0 <__smakebuf_r+0xc>
 8004bf8:	4b0d      	ldr	r3, [pc, #52]	; (8004c30 <__smakebuf_r+0x7c>)
 8004bfa:	62b3      	str	r3, [r6, #40]	; 0x28
 8004bfc:	89a3      	ldrh	r3, [r4, #12]
 8004bfe:	6020      	str	r0, [r4, #0]
 8004c00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c04:	81a3      	strh	r3, [r4, #12]
 8004c06:	9b00      	ldr	r3, [sp, #0]
 8004c08:	6163      	str	r3, [r4, #20]
 8004c0a:	9b01      	ldr	r3, [sp, #4]
 8004c0c:	6120      	str	r0, [r4, #16]
 8004c0e:	b15b      	cbz	r3, 8004c28 <__smakebuf_r+0x74>
 8004c10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c14:	4630      	mov	r0, r6
 8004c16:	f000 f889 	bl	8004d2c <_isatty_r>
 8004c1a:	b128      	cbz	r0, 8004c28 <__smakebuf_r+0x74>
 8004c1c:	89a3      	ldrh	r3, [r4, #12]
 8004c1e:	f023 0303 	bic.w	r3, r3, #3
 8004c22:	f043 0301 	orr.w	r3, r3, #1
 8004c26:	81a3      	strh	r3, [r4, #12]
 8004c28:	89a0      	ldrh	r0, [r4, #12]
 8004c2a:	4305      	orrs	r5, r0
 8004c2c:	81a5      	strh	r5, [r4, #12]
 8004c2e:	e7cd      	b.n	8004bcc <__smakebuf_r+0x18>
 8004c30:	08003ea9 	.word	0x08003ea9

08004c34 <__malloc_lock>:
 8004c34:	4801      	ldr	r0, [pc, #4]	; (8004c3c <__malloc_lock+0x8>)
 8004c36:	f7ff ba09 	b.w	800404c <__retarget_lock_acquire_recursive>
 8004c3a:	bf00      	nop
 8004c3c:	2000017c 	.word	0x2000017c

08004c40 <__malloc_unlock>:
 8004c40:	4801      	ldr	r0, [pc, #4]	; (8004c48 <__malloc_unlock+0x8>)
 8004c42:	f7ff ba04 	b.w	800404e <__retarget_lock_release_recursive>
 8004c46:	bf00      	nop
 8004c48:	2000017c 	.word	0x2000017c

08004c4c <_free_r>:
 8004c4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004c4e:	2900      	cmp	r1, #0
 8004c50:	d044      	beq.n	8004cdc <_free_r+0x90>
 8004c52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c56:	9001      	str	r0, [sp, #4]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	f1a1 0404 	sub.w	r4, r1, #4
 8004c5e:	bfb8      	it	lt
 8004c60:	18e4      	addlt	r4, r4, r3
 8004c62:	f7ff ffe7 	bl	8004c34 <__malloc_lock>
 8004c66:	4a1e      	ldr	r2, [pc, #120]	; (8004ce0 <_free_r+0x94>)
 8004c68:	9801      	ldr	r0, [sp, #4]
 8004c6a:	6813      	ldr	r3, [r2, #0]
 8004c6c:	b933      	cbnz	r3, 8004c7c <_free_r+0x30>
 8004c6e:	6063      	str	r3, [r4, #4]
 8004c70:	6014      	str	r4, [r2, #0]
 8004c72:	b003      	add	sp, #12
 8004c74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004c78:	f7ff bfe2 	b.w	8004c40 <__malloc_unlock>
 8004c7c:	42a3      	cmp	r3, r4
 8004c7e:	d908      	bls.n	8004c92 <_free_r+0x46>
 8004c80:	6825      	ldr	r5, [r4, #0]
 8004c82:	1961      	adds	r1, r4, r5
 8004c84:	428b      	cmp	r3, r1
 8004c86:	bf01      	itttt	eq
 8004c88:	6819      	ldreq	r1, [r3, #0]
 8004c8a:	685b      	ldreq	r3, [r3, #4]
 8004c8c:	1949      	addeq	r1, r1, r5
 8004c8e:	6021      	streq	r1, [r4, #0]
 8004c90:	e7ed      	b.n	8004c6e <_free_r+0x22>
 8004c92:	461a      	mov	r2, r3
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	b10b      	cbz	r3, 8004c9c <_free_r+0x50>
 8004c98:	42a3      	cmp	r3, r4
 8004c9a:	d9fa      	bls.n	8004c92 <_free_r+0x46>
 8004c9c:	6811      	ldr	r1, [r2, #0]
 8004c9e:	1855      	adds	r5, r2, r1
 8004ca0:	42a5      	cmp	r5, r4
 8004ca2:	d10b      	bne.n	8004cbc <_free_r+0x70>
 8004ca4:	6824      	ldr	r4, [r4, #0]
 8004ca6:	4421      	add	r1, r4
 8004ca8:	1854      	adds	r4, r2, r1
 8004caa:	42a3      	cmp	r3, r4
 8004cac:	6011      	str	r1, [r2, #0]
 8004cae:	d1e0      	bne.n	8004c72 <_free_r+0x26>
 8004cb0:	681c      	ldr	r4, [r3, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	6053      	str	r3, [r2, #4]
 8004cb6:	4421      	add	r1, r4
 8004cb8:	6011      	str	r1, [r2, #0]
 8004cba:	e7da      	b.n	8004c72 <_free_r+0x26>
 8004cbc:	d902      	bls.n	8004cc4 <_free_r+0x78>
 8004cbe:	230c      	movs	r3, #12
 8004cc0:	6003      	str	r3, [r0, #0]
 8004cc2:	e7d6      	b.n	8004c72 <_free_r+0x26>
 8004cc4:	6825      	ldr	r5, [r4, #0]
 8004cc6:	1961      	adds	r1, r4, r5
 8004cc8:	428b      	cmp	r3, r1
 8004cca:	bf04      	itt	eq
 8004ccc:	6819      	ldreq	r1, [r3, #0]
 8004cce:	685b      	ldreq	r3, [r3, #4]
 8004cd0:	6063      	str	r3, [r4, #4]
 8004cd2:	bf04      	itt	eq
 8004cd4:	1949      	addeq	r1, r1, r5
 8004cd6:	6021      	streq	r1, [r4, #0]
 8004cd8:	6054      	str	r4, [r2, #4]
 8004cda:	e7ca      	b.n	8004c72 <_free_r+0x26>
 8004cdc:	b003      	add	sp, #12
 8004cde:	bd30      	pop	{r4, r5, pc}
 8004ce0:	20000180 	.word	0x20000180

08004ce4 <_read_r>:
 8004ce4:	b538      	push	{r3, r4, r5, lr}
 8004ce6:	4d07      	ldr	r5, [pc, #28]	; (8004d04 <_read_r+0x20>)
 8004ce8:	4604      	mov	r4, r0
 8004cea:	4608      	mov	r0, r1
 8004cec:	4611      	mov	r1, r2
 8004cee:	2200      	movs	r2, #0
 8004cf0:	602a      	str	r2, [r5, #0]
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	f7fb ffb6 	bl	8000c64 <_read>
 8004cf8:	1c43      	adds	r3, r0, #1
 8004cfa:	d102      	bne.n	8004d02 <_read_r+0x1e>
 8004cfc:	682b      	ldr	r3, [r5, #0]
 8004cfe:	b103      	cbz	r3, 8004d02 <_read_r+0x1e>
 8004d00:	6023      	str	r3, [r4, #0]
 8004d02:	bd38      	pop	{r3, r4, r5, pc}
 8004d04:	20000188 	.word	0x20000188

08004d08 <_fstat_r>:
 8004d08:	b538      	push	{r3, r4, r5, lr}
 8004d0a:	4d07      	ldr	r5, [pc, #28]	; (8004d28 <_fstat_r+0x20>)
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	4604      	mov	r4, r0
 8004d10:	4608      	mov	r0, r1
 8004d12:	4611      	mov	r1, r2
 8004d14:	602b      	str	r3, [r5, #0]
 8004d16:	f7fb ffce 	bl	8000cb6 <_fstat>
 8004d1a:	1c43      	adds	r3, r0, #1
 8004d1c:	d102      	bne.n	8004d24 <_fstat_r+0x1c>
 8004d1e:	682b      	ldr	r3, [r5, #0]
 8004d20:	b103      	cbz	r3, 8004d24 <_fstat_r+0x1c>
 8004d22:	6023      	str	r3, [r4, #0]
 8004d24:	bd38      	pop	{r3, r4, r5, pc}
 8004d26:	bf00      	nop
 8004d28:	20000188 	.word	0x20000188

08004d2c <_isatty_r>:
 8004d2c:	b538      	push	{r3, r4, r5, lr}
 8004d2e:	4d06      	ldr	r5, [pc, #24]	; (8004d48 <_isatty_r+0x1c>)
 8004d30:	2300      	movs	r3, #0
 8004d32:	4604      	mov	r4, r0
 8004d34:	4608      	mov	r0, r1
 8004d36:	602b      	str	r3, [r5, #0]
 8004d38:	f7fb ffcd 	bl	8000cd6 <_isatty>
 8004d3c:	1c43      	adds	r3, r0, #1
 8004d3e:	d102      	bne.n	8004d46 <_isatty_r+0x1a>
 8004d40:	682b      	ldr	r3, [r5, #0]
 8004d42:	b103      	cbz	r3, 8004d46 <_isatty_r+0x1a>
 8004d44:	6023      	str	r3, [r4, #0]
 8004d46:	bd38      	pop	{r3, r4, r5, pc}
 8004d48:	20000188 	.word	0x20000188

08004d4c <_init>:
 8004d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d4e:	bf00      	nop
 8004d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d52:	bc08      	pop	{r3}
 8004d54:	469e      	mov	lr, r3
 8004d56:	4770      	bx	lr

08004d58 <_fini>:
 8004d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d5a:	bf00      	nop
 8004d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d5e:	bc08      	pop	{r3}
 8004d60:	469e      	mov	lr, r3
 8004d62:	4770      	bx	lr
