strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f9312f7dd10>",
		clk_sens=False,
		fillcolor=gold,
		label="20:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9312f66850>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:AL" -> "21:BL"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9312f0e290>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9312f71650>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9312f71550>",
		fillcolor=firebrick,
		label="16:NS
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9312f71550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_13:AL"	[def_var="['present_state']",
		label="Leaf_13:AL"];
	"16:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f9312f63d10>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="12:AS
out = (present_state == 0)? in : ~in;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in', 'in']"];
	"27:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9312fe0f90>",
		fillcolor=cadetblue,
		label="27:BS
next_state = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9312fe0f90>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_20:AL"	[def_var="['next_state']",
		label="Leaf_20:AL"];
	"27:BS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"Leaf_13:AL" -> "20:AL";
	"Leaf_13:AL" -> "12:AS";
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f93170c5d10>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:IF" -> "27:BS"	[cond="['in']",
		label="!(in)",
		lineno=24];
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f931477f450>",
		fillcolor=cadetblue,
		label="25:BS
next_state = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f931477f450>]",
		style=filled,
		typ=BlockingSubstitution];
	"24:IF" -> "25:BS"	[cond="['in']",
		label=in,
		lineno=24];
	"22:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f9312fe0650>",
		fillcolor=linen,
		label="22:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f9312f66e90>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "23:CA"	[cond="['present_state']",
		label=present_state,
		lineno=22];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f9312fe0d10>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=22];
	"21:BL" -> "22:CS"	[cond="[]",
		lineno=None];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9312bd83d0>",
		fillcolor=cadetblue,
		label="31:BS
next_state = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9312bd83d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:BS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9312bd8a10>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:IF" -> "31:BS"	[cond="['in']",
		label=in,
		lineno=30];
	"33:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9312bd8c10>",
		fillcolor=cadetblue,
		label="33:BS
next_state = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9312bd8c10>]",
		style=filled,
		typ=BlockingSubstitution];
	"30:IF" -> "33:BS"	[cond="['in']",
		label="!(in)",
		lineno=30];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9312f66450>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:CA" -> "23:BL"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f9312f63ed0>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"25:BS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"33:BS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9312f7d610>",
		fillcolor=firebrick,
		label="18:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9312f7d610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"15:IF" -> "16:NS"	[cond="['reset']",
		label=reset,
		lineno=15];
	"15:IF" -> "18:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"Leaf_20:AL" -> "13:AL";
	"29:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9312fe0810>",
		fillcolor=turquoise,
		label="29:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"29:CA" -> "29:BL"	[cond="[]",
		lineno=None];
	"29:BL" -> "30:IF"	[cond="[]",
		lineno=None];
	"23:BL" -> "24:IF"	[cond="[]",
		lineno=None];
}
