

================================================================
== Vivado HLS Report for 'servo'
================================================================
* Date:           Mon Feb 10 08:32:42 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        servo
* Solution:       servoSolution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.638 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     93|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       8|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       8|     93|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln13_fu_107_p2       |     +    |      0|  0|  15|           1|           8|
    |add_ln9_fu_87_p2         |     +    |      0|  0|  15|           2|           8|
    |icmp_ln12_fu_101_p2      |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln26_fu_135_p2      |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln8_fu_73_p2        |   icmp   |      0|  0|  11|           8|           1|
    |select_ln12_fu_113_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln26_1_fu_157_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln26_fu_149_p3    |  select  |      0|  0|   7|           1|           1|
    |select_ln8_fu_93_p3      |  select  |      0|  0|   8|           1|           8|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  93|          28|          43|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  1|   0|    1|          0|
    |current_speed  |  7|   0|    7|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  8|   0|    8|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |     servo    | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |     servo    | return value |
|ap_start          |  in |    1| ap_ctrl_hs |     servo    | return value |
|ap_done           | out |    1| ap_ctrl_hs |     servo    | return value |
|ap_idle           | out |    1| ap_ctrl_hs |     servo    | return value |
|ap_ready          | out |    1| ap_ctrl_hs |     servo    | return value |
|up                |  in |    8|   ap_none  |      up      |    pointer   |
|down              |  in |    8|   ap_none  |     down     |    pointer   |
|left_r            |  in |    8|   ap_none  |    left_r    |    pointer   |
|right_r           |  in |    8|   ap_none  |    right_r   |    pointer   |
|dutyCycle         | out |    8|   ap_vld   |   dutyCycle  |    pointer   |
|dutyCycle_ap_vld  | out |    1|   ap_vld   |   dutyCycle  |    pointer   |
|speed             | out |    8|   ap_vld   |     speed    |    pointer   |
|speed_ap_vld      | out |    1|   ap_vld   |     speed    |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

