library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity CounterUp is
	port(	clock	:	in  std_logic;
			enable:	in  std_logic;
			mstrRst:	in  std_logic;
			reset	:	in  std_logic;
			count	:	out std_logic_vector(5 downto 0));
end CounterUp;

architecture Behavior of Counterup is
	signal s_count: unsigned(5 downto 0);

begin

	process(clock, enable)
	begin
		if(rising_edge(clock) and enable='1') then
			if(s_count = "11111" or reset='1' or mstrRst ='1') then
				s_count <= (others => '0');
			else
				s_count <= s_count +1;
			end if;
		end if;
	end process;
	
	count <= std_logic_vector(s_count);

end Behavior;