

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Oct 16 01:19:22 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+------------+-----------+------------+----------+------------+---------+
    |    Latency (cycles)   |   Latency (absolute)   |        Interval       | Pipeline|
    |    min   |     max    |    min    |     max    |    min   |     max    |   Type  |
    +----------+------------+-----------+------------+----------+------------+---------+
    |  24214673|  3161554065|  0.242 sec|  31.616 sec|  24214673|  3161554065|       no|
    +----------+------------+-----------+------------+----------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+----------+------------+---------------------+-----------+-----------+------+----------+
        |                                 |    Latency (cycles)   |      Iteration      |  Initiation Interval  | Trip |          |
        |            Loop Name            |    min   |     max    |       Latency       |  achieved |   target  | Count| Pipelined|
        +---------------------------------+----------+------------+---------------------+-----------+-----------+------+----------+
        |- outputFeatureTile              |  24214672|  3161554064|  3026834 ~ 395194258|          -|          -|     8|        no|
        | + outputHeightTile              |   3026832|   395194256|    378354 ~ 49399282|          -|          -|     8|        no|
        |  ++ outputWidthTile             |    378352|    49399280|      47294 ~ 6174910|          -|          -|     8|        no|
        |   +++ initializeWithBias        |      8728|        8728|                 1091|          -|          -|     8|        no|
        |    ++++ VITIS_LOOP_42_1         |      1088|        1088|                   34|          -|          -|    32|        no|
        |     +++++ VITIS_LOOP_43_2       |        32|          32|                    1|          -|          -|    32|        no|
        |   +++ VITIS_LOOP_58_3           |      3280|        3280|                   82|          -|          -|    40|        no|
        |    ++++ VITIS_LOOP_59_4         |        80|          80|                    2|          -|          -|    40|        no|
        |   +++ loadWeightTile            |      1456|        1456|                  182|          -|          -|     8|        no|
        |    ++++ VITIS_LOOP_74_6         |       180|         180|                   20|          -|          -|     9|        no|
        |     +++++ VITIS_LOOP_75_7       |        18|          18|                    2|          -|          -|     9|        no|
        |   +++ VITIS_LOOP_81_8           |     16912|     6144528|        2114 ~ 768066|          -|          -|     8|        no|
        |    ++++ VITIS_LOOP_82_9         |      2112|      768064|           66 ~ 24002|          -|          -|    32|        no|
        |     +++++ VITIS_LOOP_83_10      |        64|       24000|              2 ~ 750|          -|          -|    32|        no|
        |      ++++++ VITIS_LOOP_88_12    |       747|         747|                   83|          -|          -|     9|        no|
        |       +++++++ VITIS_LOOP_90_13  |        81|          81|                    9|          -|          -|     9|        no|
        |   +++ tileWritewBack            |     16912|       16912|                 2114|          -|          -|     8|        no|
        |    ++++ VITIS_LOOP_102_14       |      2112|        2112|                   66|          -|          -|    32|        no|
        |     +++++ VITIS_LOOP_103_15     |        64|          64|                    2|          -|          -|    32|        no|
        +---------------------------------+----------+------------+---------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 9 
6 --> 7 
7 --> 8 5 
8 --> 8 7 
9 --> 10 12 
10 --> 11 9 
11 --> 10 
12 --> 13 16 
13 --> 14 12 
14 --> 15 13 
15 --> 14 
16 --> 17 30 
17 --> 18 16 
18 --> 19 20 17 
19 --> 20 
20 --> 21 18 
21 --> 22 20 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 21 
30 --> 31 4 
31 --> 32 30 
32 --> 33 31 
33 --> 32 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 34 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln30 = store i7 0, i7 %n" [src/conv1.cpp:30]   --->   Operation 38 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.body" [src/conv1.cpp:30]   --->   Operation 39 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%n_1 = load i7 %n" [src/conv1.cpp:30]   --->   Operation 40 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %n_1, i32 6" [src/conv1.cpp:30]   --->   Operation 41 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %tmp_6, void %for.body.split, void %for.end306" [src/conv1.cpp:30]   --->   Operation 42 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:30]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/conv1.cpp:30]   --->   Operation 44 'specloopname' 'specloopname_ln30' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%br_ln33 = br void %for.body5" [src/conv1.cpp:33]   --->   Operation 45 'br' 'br_ln33' <Predicate = (!tmp_6)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln110 = ret" [src/conv1.cpp:110]   --->   Operation 46 'ret' 'ret_ln110' <Predicate = (tmp_6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.93>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%h = phi i9 0, void %for.body.split, i9 %add_ln34, void %for.inc301" [src/conv1.cpp:34]   --->   Operation 47 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i9 %h" [src/conv1.cpp:33]   --->   Operation 48 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.77ns)   --->   "%icmp_ln33 = icmp_ult  i9 %h, i9 255" [src/conv1.cpp:33]   --->   Operation 49 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc304, void %for.body5.split" [src/conv1.cpp:33]   --->   Operation 50 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:33]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:33]   --->   Operation 52 'specloopname' 'specloopname_ln33' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.77ns)   --->   "%add_ln34 = add i9 %h, i9 32" [src/conv1.cpp:34]   --->   Operation 53 'add' 'add_ln34' <Predicate = (icmp_ln33)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tH)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln34, i32 8" [src/conv1.cpp:34]   --->   Operation 54 'bitselect' 'tmp_7' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i9 %h" [src/conv1.cpp:34]   --->   Operation 55 'trunc' 'trunc_ln34' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tH)   --->   "%xor_ln34 = xor i8 %trunc_ln34, i8 255" [src/conv1.cpp:34]   --->   Operation 56 'xor' 'xor_ln34' <Predicate = (icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.39ns) (out node of the LUT)   --->   "%tH = select i1 %tmp_7, i8 %xor_ln34, i8 32" [src/conv1.cpp:34]   --->   Operation 57 'select' 'tH' <Predicate = (icmp_ln33)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %tH" [src/conv1.cpp:34]   --->   Operation 58 'zext' 'zext_ln34' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.76ns)   --->   "%sub77 = add i9 %zext_ln34, i9 8" [src/conv1.cpp:34]   --->   Operation 59 'add' 'sub77' <Predicate = (icmp_ln33)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln36 = br void %for.body16" [src/conv1.cpp:36]   --->   Operation 60 'br' 'br_ln36' <Predicate = (icmp_ln33)> <Delay = 0.42>
ST_3 : Operation 61 [1/1] (0.77ns)   --->   "%add_ln31 = add i7 %n_1, i7 8" [src/conv1.cpp:31]   --->   Operation 61 'add' 'add_ln31' <Predicate = (!icmp_ln33)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln30 = store i7 %add_ln31, i7 %n" [src/conv1.cpp:30]   --->   Operation 62 'store' 'store_ln30' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.body" [src/conv1.cpp:30]   --->   Operation 63 'br' 'br_ln30' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%w = phi i9 0, void %for.body5.split, i9 %add_ln37, void %for.inc298" [src/conv1.cpp:37]   --->   Operation 64 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i9 %w" [src/conv1.cpp:36]   --->   Operation 65 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.77ns)   --->   "%icmp_ln36 = icmp_ult  i9 %w, i9 255" [src/conv1.cpp:36]   --->   Operation 66 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc301, void %for.body16.split" [src/conv1.cpp:36]   --->   Operation 67 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:36]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:36]   --->   Operation 69 'specloopname' 'specloopname_ln36' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.77ns)   --->   "%add_ln37 = add i9 %w, i9 32" [src/conv1.cpp:37]   --->   Operation 70 'add' 'add_ln37' <Predicate = (icmp_ln36)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tW)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln37, i32 8" [src/conv1.cpp:37]   --->   Operation 71 'bitselect' 'tmp_8' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i9 %w" [src/conv1.cpp:37]   --->   Operation 72 'trunc' 'trunc_ln37' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i8 %trunc_ln37" [src/conv1.cpp:37]   --->   Operation 73 'zext' 'zext_ln37' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tW)   --->   "%xor_ln37 = xor i8 %trunc_ln37, i8 255" [src/conv1.cpp:37]   --->   Operation 74 'xor' 'xor_ln37' <Predicate = (icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.39ns) (out node of the LUT)   --->   "%tW = select i1 %tmp_8, i8 %xor_ln37, i8 32" [src/conv1.cpp:37]   --->   Operation 75 'select' 'tW' <Predicate = (icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i8 %tW" [src/conv1.cpp:37]   --->   Operation 76 'zext' 'zext_ln37_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.42ns)   --->   "%br_ln41 = br void %VITIS_LOOP_42_1" [src/conv1.cpp:41]   --->   Operation 77 'br' 'br_ln41' <Predicate = (icmp_ln36)> <Delay = 0.42>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body5" [src/conv1.cpp:33]   --->   Operation 78 'br' 'br_ln33' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tn = phi i4 %add_ln41, void %for.inc50, i4 0, void %for.body16.split" [src/conv1.cpp:41]   --->   Operation 79 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i4 %tn" [src/conv1.cpp:45]   --->   Operation 80 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln45, i5 0" [src/conv1.cpp:45]   --->   Operation 81 'bitconcatenate' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.79ns)   --->   "%icmp_ln41 = icmp_eq  i4 %tn, i4 8" [src/conv1.cpp:41]   --->   Operation 82 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.79ns)   --->   "%add_ln41 = add i4 %tn, i4 1" [src/conv1.cpp:41]   --->   Operation 83 'add' 'add_ln41' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %VITIS_LOOP_42_1.split, void %tileAccumulation" [src/conv1.cpp:41]   --->   Operation 84 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty = trunc i4 %tn" [src/conv1.cpp:41]   --->   Operation 85 'trunc' 'empty' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %n_1, i32 3, i32 5" [src/conv1.cpp:30]   --->   Operation 86 'partselect' 'tmp_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_4, i3 %empty" [src/conv1.cpp:30]   --->   Operation 87 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %tmp_5" [src/conv1.cpp:45]   --->   Operation 88 'zext' 'zext_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln45" [src/conv1.cpp:45]   --->   Operation 89 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 90 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:45]   --->   Operation 90 'load' 'conv1_biases_load' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 91 [1/1] (0.76ns)   --->   "%sub81 = add i9 %zext_ln37_1, i9 8" [src/conv1.cpp:37]   --->   Operation 91 'add' 'sub81' <Predicate = (icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.42ns)   --->   "%br_ln58 = br void %VITIS_LOOP_59_4" [src/conv1.cpp:58]   --->   Operation 92 'br' 'br_ln58' <Predicate = (icmp_ln41)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:41]   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv1.cpp:41]   --->   Operation 94 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:45]   --->   Operation 95 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:45]   --->   Operation 96 'bitcast' 'bitcast_ln45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.42ns)   --->   "%br_ln42 = br void %VITIS_LOOP_43_2" [src/conv1.cpp:42]   --->   Operation 97 'br' 'br_ln42' <Predicate = true> <Delay = 0.42>

State 7 <SV = 6> <Delay = 0.78>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%th = phi i6 %add_ln42, void %for.inc47, i6 0, void %VITIS_LOOP_42_1.split" [src/conv1.cpp:42]   --->   Operation 98 'phi' 'th' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i6 %th" [src/conv1.cpp:45]   --->   Operation 99 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.76ns)   --->   "%add_ln45 = add i8 %tmp_16_cast, i8 %zext_ln45_1" [src/conv1.cpp:45]   --->   Operation 100 'add' 'add_ln45' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln45, i5 0" [src/conv1.cpp:45]   --->   Operation 101 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %th" [src/conv1.cpp:42]   --->   Operation 102 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.78ns)   --->   "%icmp_ln42 = icmp_eq  i6 %th, i6 32" [src/conv1.cpp:42]   --->   Operation 103 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln42 = add i6 %th, i6 1" [src/conv1.cpp:42]   --->   Operation 104 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %VITIS_LOOP_43_2.split, void %for.inc50" [src/conv1.cpp:42]   --->   Operation 105 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv1.cpp:42]   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv1.cpp:42]   --->   Operation 107 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.76ns)   --->   "%cmp37 = icmp_ult  i8 %zext_ln42, i8 %tH" [src/conv1.cpp:42]   --->   Operation 108 'icmp' 'cmp37' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.42ns)   --->   "%br_ln43 = br void %for.body35" [src/conv1.cpp:43]   --->   Operation 109 'br' 'br_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.42>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln41 = br void %VITIS_LOOP_42_1" [src/conv1.cpp:41]   --->   Operation 110 'br' 'br_ln41' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.57>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%tw = phi i6 0, void %VITIS_LOOP_43_2.split, i6 %add_ln43, void %for.inc" [src/conv1.cpp:43]   --->   Operation 111 'phi' 'tw' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i6 %tw" [src/conv1.cpp:45]   --->   Operation 112 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.82ns)   --->   "%add_ln45_1 = add i13 %tmp_3, i13 %zext_ln45_2" [src/conv1.cpp:45]   --->   Operation 113 'add' 'add_ln45_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i13 %add_ln45_1" [src/conv1.cpp:45]   --->   Operation 114 'zext' 'zext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%out_tile_addr = getelementptr i32 %out_tile, i64 0, i64 %zext_ln45_3" [src/conv1.cpp:45]   --->   Operation 115 'getelementptr' 'out_tile_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i6 %tw" [src/conv1.cpp:43]   --->   Operation 116 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.78ns)   --->   "%icmp_ln43 = icmp_eq  i6 %tw, i6 32" [src/conv1.cpp:43]   --->   Operation 117 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.78ns)   --->   "%add_ln43 = add i6 %tw, i6 1" [src/conv1.cpp:43]   --->   Operation 118 'add' 'add_ln43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.body35.split, void %for.inc47" [src/conv1.cpp:43]   --->   Operation 119 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln43 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv1.cpp:43]   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv1.cpp:43]   --->   Operation 121 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.76ns)   --->   "%icmp_ln44 = icmp_ult  i8 %zext_ln43, i8 %tW" [src/conv1.cpp:44]   --->   Operation 122 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.28ns)   --->   "%and_ln44 = and i1 %icmp_ln44, i1 %cmp37" [src/conv1.cpp:44]   --->   Operation 123 'and' 'and_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %and_ln44, void %for.inc, void %if.then" [src/conv1.cpp:44]   --->   Operation 124 'br' 'br_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i13 %out_tile_addr" [src/conv1.cpp:45]   --->   Operation 125 'store' 'store_ln45' <Predicate = (!icmp_ln43 & and_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [src/conv1.cpp:45]   --->   Operation 126 'br' 'br_ln45' <Predicate = (!icmp_ln43 & and_ln44)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.body35" [src/conv1.cpp:43]   --->   Operation 127 'br' 'br_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln42 = br void %VITIS_LOOP_43_2" [src/conv1.cpp:42]   --->   Operation 128 'br' 'br_ln42' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.59>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%ih = phi i6 %add_ln58, void %for.inc106, i6 0, void %tileAccumulation" [src/conv1.cpp:58]   --->   Operation 129 'phi' 'ih' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %ih, i5 0" [src/conv1.cpp:63]   --->   Operation 130 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %ih, i3 0" [src/conv1.cpp:63]   --->   Operation 131 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i9 %tmp_2" [src/conv1.cpp:63]   --->   Operation 132 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.79ns)   --->   "%add_ln63 = add i11 %tmp_s, i11 %zext_ln63" [src/conv1.cpp:63]   --->   Operation 133 'add' 'add_ln63' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i6 %ih" [src/conv1.cpp:58]   --->   Operation 134 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i6 %ih" [src/conv1.cpp:58]   --->   Operation 135 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.78ns)   --->   "%icmp_ln58 = icmp_eq  i6 %ih, i6 40" [src/conv1.cpp:58]   --->   Operation 136 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.78ns)   --->   "%add_ln58 = add i6 %ih, i6 1" [src/conv1.cpp:58]   --->   Operation 137 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %VITIS_LOOP_59_4.split, void %VITIS_LOOP_74_6.preheader" [src/conv1.cpp:58]   --->   Operation 138 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40" [src/conv1.cpp:58]   --->   Operation 139 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv1.cpp:58]   --->   Operation 140 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.77ns)   --->   "%cmp78 = icmp_ult  i9 %zext_ln58_1, i9 %sub77" [src/conv1.cpp:58]   --->   Operation 141 'icmp' 'cmp78' <Predicate = (!icmp_ln58)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.78ns)   --->   "%tmp = add i7 %zext_ln58, i7 124" [src/conv1.cpp:58]   --->   Operation 142 'add' 'tmp' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_cast = sext i7 %tmp" [src/conv1.cpp:58]   --->   Operation 143 'sext' 'tmp_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.77ns)   --->   "%empty_44 = add i10 %tmp_cast, i10 %zext_ln33" [src/conv1.cpp:58]   --->   Operation 144 'add' 'empty_44' <Predicate = (!icmp_ln58)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_44, i32 9" [src/conv1.cpp:58]   --->   Operation 145 'bitselect' 'tmp_9' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.78ns)   --->   "%cmp1_i = icmp_sgt  i10 %empty_44, i10 254" [src/conv1.cpp:58]   --->   Operation 146 'icmp' 'cmp1_i' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i7 %tmp" [src/conv1.cpp:58]   --->   Operation 147 'sext' 'tmp1_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.76ns)   --->   "%empty_45 = add i8 %tmp1_cast, i8 %trunc_ln34" [src/conv1.cpp:58]   --->   Operation 148 'add' 'empty_45' <Predicate = (!icmp_ln58)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node gy)   --->   "%spec_select_i_cast_cast = select i1 %tmp_9, i8 0, i8 254" [src/conv1.cpp:58]   --->   Operation 149 'select' 'spec_select_i_cast_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node gy)   --->   "%empty_46 = or i1 %tmp_9, i1 %cmp1_i" [src/conv1.cpp:58]   --->   Operation 150 'or' 'empty_46' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.39ns) (out node of the LUT)   --->   "%gy = select i1 %empty_46, i8 %spec_select_i_cast_cast, i8 %empty_45" [src/conv1.cpp:58]   --->   Operation 151 'select' 'gy' <Predicate = (!icmp_ln58)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i8 %gy" [src/conv1.cpp:63]   --->   Operation 152 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %gy, i8 0" [src/conv1.cpp:63]   --->   Operation 153 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.85ns)   --->   "%sub_ln63 = sub i16 %tmp_10, i16 %zext_ln63_1" [src/conv1.cpp:63]   --->   Operation 154 'sub' 'sub_ln63' <Predicate = (!icmp_ln58)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.42ns)   --->   "%br_ln59 = br void %for.body75" [src/conv1.cpp:59]   --->   Operation 155 'br' 'br_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.42>
ST_9 : Operation 156 [1/1] (0.42ns)   --->   "%br_ln76 = br void %VITIS_LOOP_74_6" [src/conv1.cpp:76]   --->   Operation 156 'br' 'br_ln76' <Predicate = (icmp_ln58)> <Delay = 0.42>

State 10 <SV = 6> <Delay = 4.43>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%iw = phi i6 0, void %VITIS_LOOP_59_4.split, i6 %add_ln59, void %for.inc103" [src/conv1.cpp:62]   --->   Operation 157 'phi' 'iw' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i6 %iw" [src/conv1.cpp:63]   --->   Operation 158 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.79ns)   --->   "%add_ln63_1 = add i11 %add_ln63, i11 %zext_ln63_2" [src/conv1.cpp:63]   --->   Operation 159 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i11 %add_ln63_1" [src/conv1.cpp:63]   --->   Operation 160 'zext' 'zext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%in_tile_0_addr = getelementptr i32 %in_tile_0, i64 0, i64 %zext_ln63_3" [src/conv1.cpp:63]   --->   Operation 161 'getelementptr' 'in_tile_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i6 %iw" [src/conv1.cpp:59]   --->   Operation 162 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i6 %iw" [src/conv1.cpp:59]   --->   Operation 163 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.78ns)   --->   "%icmp_ln59 = icmp_eq  i6 %iw, i6 40" [src/conv1.cpp:59]   --->   Operation 164 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.78ns)   --->   "%add_ln59 = add i6 %iw, i6 1" [src/conv1.cpp:59]   --->   Operation 165 'add' 'add_ln59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.body75.split, void %for.inc106" [src/conv1.cpp:59]   --->   Operation 166 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40" [src/conv1.cpp:59]   --->   Operation 167 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv1.cpp:59]   --->   Operation 168 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.77ns)   --->   "%icmp_ln60 = icmp_ult  i9 %zext_ln59_1, i9 %sub81" [src/conv1.cpp:60]   --->   Operation 169 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.28ns)   --->   "%and_ln60 = and i1 %cmp78, i1 %icmp_ln60" [src/conv1.cpp:60]   --->   Operation 170 'and' 'and_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %and_ln60, void %for.inc103, void %if.then83" [src/conv1.cpp:60]   --->   Operation 171 'br' 'br_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.78ns)   --->   "%add_ln62 = add i7 %zext_ln59, i7 124" [src/conv1.cpp:62]   --->   Operation 172 'add' 'add_ln62' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i7 %add_ln62" [src/conv1.cpp:62]   --->   Operation 173 'sext' 'sext_ln62' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.77ns)   --->   "%add_ln62_1 = add i10 %sext_ln62, i10 %zext_ln36" [src/conv1.cpp:62]   --->   Operation 174 'add' 'add_ln62_1' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_2)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln62_1, i32 9" [src/conv1.cpp:10->src/conv1.cpp:62]   --->   Operation 175 'bitselect' 'tmp_14' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.78ns)   --->   "%icmp_ln11 = icmp_sgt  i10 %add_ln62_1, i10 254" [src/conv1.cpp:11->src/conv1.cpp:62]   --->   Operation 176 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.76ns)   --->   "%add_ln11 = add i10 %sext_ln62, i10 %zext_ln37" [src/conv1.cpp:11->src/conv1.cpp:62]   --->   Operation 177 'add' 'add_ln11' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_2)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln62_1, i32 9" [src/conv1.cpp:10->src/conv1.cpp:62]   --->   Operation 178 'bitselect' 'tmp_15' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_2)   --->   "%select_ln10 = select i1 %tmp_15, i10 0, i10 254" [src/conv1.cpp:10->src/conv1.cpp:62]   --->   Operation 179 'select' 'select_ln10' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_2)   --->   "%or_ln10 = or i1 %tmp_14, i1 %icmp_ln11" [src/conv1.cpp:10->src/conv1.cpp:62]   --->   Operation 180 'or' 'or_ln10' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_2)   --->   "%gx = select i1 %or_ln10, i10 %select_ln10, i10 %add_ln11" [src/conv1.cpp:10->src/conv1.cpp:62]   --->   Operation 181 'select' 'gx' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_2)   --->   "%sext_ln63 = sext i10 %gx" [src/conv1.cpp:63]   --->   Operation 182 'sext' 'sext_ln63' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln63_2 = add i16 %sub_ln63, i16 %sext_ln63" [src/conv1.cpp:63]   --->   Operation 183 'add' 'add_ln63_2' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i16 %add_ln63_2" [src/conv1.cpp:63]   --->   Operation 184 'zext' 'zext_ln63_4' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln63_4" [src/conv1.cpp:63]   --->   Operation 185 'getelementptr' 'input_ftmap_addr' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 0.00>
ST_10 : Operation 186 [2/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:63]   --->   Operation 186 'load' 'input_ftmap_load' <Predicate = (!icmp_ln59 & and_ln60)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln58 = br void %VITIS_LOOP_59_4" [src/conv1.cpp:58]   --->   Operation 187 'br' 'br_ln58' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 2.47>
ST_11 : Operation 188 [1/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:63]   --->   Operation 188 'load' 'input_ftmap_load' <Predicate = (and_ln60)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i32 %input_ftmap_load" [src/conv1.cpp:63]   --->   Operation 189 'bitcast' 'bitcast_ln63' <Predicate = (and_ln60)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %bitcast_ln63, i11 %in_tile_0_addr" [src/conv1.cpp:63]   --->   Operation 190 'store' 'store_ln63' <Predicate = (and_ln60)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc103" [src/conv1.cpp:64]   --->   Operation 191 'br' 'br_ln64' <Predicate = (and_ln60)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.body75" [src/conv1.cpp:59]   --->   Operation 192 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 1.55>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%tn_1 = phi i4 %add_ln71, void %for.inc162, i4 0, void %VITIS_LOOP_74_6.preheader" [src/conv1.cpp:71]   --->   Operation 193 'phi' 'tn_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i4 %tn_1" [src/conv1.cpp:76]   --->   Operation 194 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %tn_1, i3 0" [src/conv1.cpp:76]   --->   Operation 195 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i7 %tmp_11" [src/conv1.cpp:76]   --->   Operation 196 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.77ns)   --->   "%add_ln76 = add i8 %zext_ln76_1, i8 %zext_ln76" [src/conv1.cpp:76]   --->   Operation 197 'add' 'add_ln76' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %tn_1" [src/conv1.cpp:71]   --->   Operation 198 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.79ns)   --->   "%icmp_ln71 = icmp_eq  i4 %tn_1, i4 8" [src/conv1.cpp:71]   --->   Operation 199 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.79ns)   --->   "%add_ln71 = add i4 %tn_1, i4 1" [src/conv1.cpp:71]   --->   Operation 200 'add' 'add_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %VITIS_LOOP_74_6.split, void %VITIS_LOOP_82_9.preheader" [src/conv1.cpp:71]   --->   Operation 201 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:71]   --->   Operation 202 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv1.cpp:71]   --->   Operation 203 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i7 %n_1" [src/conv1.cpp:30]   --->   Operation 204 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.78ns)   --->   "%empty_47 = add i6 %zext_ln71, i6 %trunc_ln30" [src/conv1.cpp:71]   --->   Operation 205 'add' 'empty_47' <Predicate = (!icmp_ln71)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i6 %empty_47" [src/conv1.cpp:76]   --->   Operation 206 'zext' 'zext_ln76_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_47, i3 0" [src/conv1.cpp:76]   --->   Operation 207 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i9 %tmp_12" [src/conv1.cpp:76]   --->   Operation 208 'zext' 'zext_ln76_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.77ns)   --->   "%add_ln76_1 = add i10 %zext_ln76_3, i10 %zext_ln76_2" [src/conv1.cpp:76]   --->   Operation 209 'add' 'add_ln76_1' <Predicate = (!icmp_ln71)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (0.42ns)   --->   "%br_ln74 = br void %VITIS_LOOP_75_7" [src/conv1.cpp:74]   --->   Operation 210 'br' 'br_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_12 : Operation 211 [1/1] (0.42ns)   --->   "%br_ln85 = br void %VITIS_LOOP_82_9" [src/conv1.cpp:85]   --->   Operation 211 'br' 'br_ln85' <Predicate = (icmp_ln71)> <Delay = 0.42>

State 13 <SV = 7> <Delay = 1.60>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%kh = phi i4 %add_ln74, void %for.inc155, i4 0, void %VITIS_LOOP_74_6.split" [src/conv1.cpp:74]   --->   Operation 212 'phi' 'kh' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i4 %kh" [src/conv1.cpp:76]   --->   Operation 213 'zext' 'zext_ln76_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln76_5 = zext i4 %kh" [src/conv1.cpp:76]   --->   Operation 214 'zext' 'zext_ln76_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.76ns)   --->   "%add_ln76_2 = add i8 %add_ln76, i8 %zext_ln76_5" [src/conv1.cpp:76]   --->   Operation 215 'add' 'add_ln76_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln76_6 = zext i8 %add_ln76_2" [src/conv1.cpp:76]   --->   Operation 216 'zext' 'zext_ln76_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i8 %add_ln76_2" [src/conv1.cpp:76]   --->   Operation 217 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln76, i3 0" [src/conv1.cpp:76]   --->   Operation 218 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.78ns)   --->   "%add_ln76_3 = add i10 %p_shl6, i10 %zext_ln76_6" [src/conv1.cpp:76]   --->   Operation 219 'add' 'add_ln76_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.78ns)   --->   "%add_ln76_4 = add i10 %add_ln76_1, i10 %zext_ln76_4" [src/conv1.cpp:76]   --->   Operation 220 'add' 'add_ln76_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln76_7 = zext i10 %add_ln76_4" [src/conv1.cpp:76]   --->   Operation 221 'zext' 'zext_ln76_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln76_4, i3 0" [src/conv1.cpp:76]   --->   Operation 222 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.82ns)   --->   "%add_ln76_5 = add i13 %p_shl5, i13 %zext_ln76_7" [src/conv1.cpp:76]   --->   Operation 223 'add' 'add_ln76_5' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [1/1] (0.79ns)   --->   "%icmp_ln74 = icmp_eq  i4 %kh, i4 9" [src/conv1.cpp:74]   --->   Operation 224 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [1/1] (0.79ns)   --->   "%add_ln74 = add i4 %kh, i4 1" [src/conv1.cpp:74]   --->   Operation 225 'add' 'add_ln74' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %VITIS_LOOP_75_7.split, void %for.inc162" [src/conv1.cpp:74]   --->   Operation 226 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:74]   --->   Operation 227 'speclooptripcount' 'speclooptripcount_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:74]   --->   Operation 228 'specloopname' 'specloopname_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.42ns)   --->   "%br_ln75 = br void %for.inc152" [src/conv1.cpp:75]   --->   Operation 229 'br' 'br_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.42>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln71 = br void %VITIS_LOOP_74_6" [src/conv1.cpp:71]   --->   Operation 230 'br' 'br_ln71' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 2.05>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%kw = phi i4 %add_ln75, void %for.inc152.split, i4 0, void %VITIS_LOOP_75_7.split" [src/conv1.cpp:75]   --->   Operation 231 'phi' 'kw' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln76_8 = zext i4 %kw" [src/conv1.cpp:76]   --->   Operation 232 'zext' 'zext_ln76_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln76_9 = zext i4 %kw" [src/conv1.cpp:76]   --->   Operation 233 'zext' 'zext_ln76_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.78ns)   --->   "%add_ln76_6 = add i10 %add_ln76_3, i10 %zext_ln76_9" [src/conv1.cpp:76]   --->   Operation 234 'add' 'add_ln76_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln76_10 = zext i10 %add_ln76_6" [src/conv1.cpp:76]   --->   Operation 235 'zext' 'zext_ln76_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%w_tile_0_addr = getelementptr i32 %w_tile_0, i64 0, i64 %zext_ln76_10" [src/conv1.cpp:76]   --->   Operation 236 'getelementptr' 'w_tile_0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.82ns)   --->   "%add_ln76_7 = add i13 %add_ln76_5, i13 %zext_ln76_8" [src/conv1.cpp:76]   --->   Operation 237 'add' 'add_ln76_7' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln76_11 = zext i13 %add_ln76_7" [src/conv1.cpp:76]   --->   Operation 238 'zext' 'zext_ln76_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln76_11" [src/conv1.cpp:76]   --->   Operation 239 'getelementptr' 'conv1_weights_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (0.79ns)   --->   "%icmp_ln75 = icmp_eq  i4 %kw, i4 9" [src/conv1.cpp:75]   --->   Operation 240 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.79ns)   --->   "%add_ln75 = add i4 %kw, i4 1" [src/conv1.cpp:75]   --->   Operation 241 'add' 'add_ln75' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc152.split, void %for.inc155" [src/conv1.cpp:75]   --->   Operation 242 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [2/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:76]   --->   Operation 243 'load' 'conv1_weights_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln74 = br void %VITIS_LOOP_75_7" [src/conv1.cpp:74]   --->   Operation 244 'br' 'br_ln74' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 2.47>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%speclooptripcount_ln75 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:75]   --->   Operation 245 'speclooptripcount' 'speclooptripcount_ln75' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv1.cpp:75]   --->   Operation 246 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:76]   --->   Operation 247 'load' 'conv1_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %conv1_weights_load" [src/conv1.cpp:76]   --->   Operation 248 'bitcast' 'bitcast_ln76' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 %bitcast_ln76, i10 %w_tile_0_addr" [src/conv1.cpp:76]   --->   Operation 249 'store' 'store_ln76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 648> <RAM>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc152" [src/conv1.cpp:75]   --->   Operation 250 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 0.79>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%tn_2 = phi i4 %add_ln81, void %for.inc246, i4 0, void %VITIS_LOOP_82_9.preheader" [src/conv1.cpp:81]   --->   Operation 251 'phi' 'tn_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i4 %tn_2" [src/conv1.cpp:85]   --->   Operation 252 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i4 %tn_2" [src/conv1.cpp:85]   --->   Operation 253 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_24_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln85, i5 0" [src/conv1.cpp:85]   --->   Operation 254 'bitconcatenate' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %tn_2, i3 0" [src/conv1.cpp:91]   --->   Operation 255 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i7 %tmp_13" [src/conv1.cpp:91]   --->   Operation 256 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.77ns)   --->   "%add_ln91_1 = add i8 %zext_ln91, i8 %zext_ln85" [src/conv1.cpp:91]   --->   Operation 257 'add' 'add_ln91_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 258 [1/1] (0.79ns)   --->   "%icmp_ln81 = icmp_eq  i4 %tn_2, i4 8" [src/conv1.cpp:81]   --->   Operation 258 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 259 [1/1] (0.79ns)   --->   "%add_ln81 = add i4 %tn_2, i4 1" [src/conv1.cpp:81]   --->   Operation 259 'add' 'add_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_82_9.split, void %VITIS_LOOP_102_14.preheader" [src/conv1.cpp:81]   --->   Operation 260 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:81]   --->   Operation 261 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:81]   --->   Operation 262 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_16 : Operation 263 [1/1] (0.42ns)   --->   "%br_ln82 = br void %VITIS_LOOP_83_10" [src/conv1.cpp:82]   --->   Operation 263 'br' 'br_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.42>
ST_16 : Operation 264 [1/1] (0.42ns)   --->   "%br_ln105 = br void %VITIS_LOOP_102_14" [src/conv1.cpp:105]   --->   Operation 264 'br' 'br_ln105' <Predicate = (icmp_ln81)> <Delay = 0.42>

State 17 <SV = 8> <Delay = 0.78>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%th_1 = phi i6 %add_ln82, void %for.inc243, i6 0, void %VITIS_LOOP_82_9.split" [src/conv1.cpp:82]   --->   Operation 265 'phi' 'th_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i6 %th_1" [src/conv1.cpp:85]   --->   Operation 266 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 267 [1/1] (0.76ns)   --->   "%add_ln85 = add i8 %tmp_24_cast, i8 %zext_ln85_1" [src/conv1.cpp:85]   --->   Operation 267 'add' 'add_ln85' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln85, i5 0" [src/conv1.cpp:85]   --->   Operation 268 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i6 %th_1" [src/conv1.cpp:82]   --->   Operation 269 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (0.78ns)   --->   "%icmp_ln82 = icmp_eq  i6 %th_1, i6 32" [src/conv1.cpp:82]   --->   Operation 270 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 271 [1/1] (0.78ns)   --->   "%add_ln82 = add i6 %th_1, i6 1" [src/conv1.cpp:82]   --->   Operation 271 'add' 'add_ln82' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %VITIS_LOOP_83_10.split, void %for.inc246" [src/conv1.cpp:82]   --->   Operation 272 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv1.cpp:82]   --->   Operation 273 'speclooptripcount' 'speclooptripcount_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:82]   --->   Operation 274 'specloopname' 'specloopname_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.76ns)   --->   "%cmp182 = icmp_ult  i8 %zext_ln82, i8 %tH" [src/conv1.cpp:82]   --->   Operation 275 'icmp' 'cmp182' <Predicate = (!icmp_ln82)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [1/1] (0.42ns)   --->   "%br_ln83 = br void %for.body179" [src/conv1.cpp:83]   --->   Operation 276 'br' 'br_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.42>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln81 = br void %VITIS_LOOP_82_9" [src/conv1.cpp:81]   --->   Operation 277 'br' 'br_ln81' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 18 <SV = 9> <Delay = 2.05>
ST_18 : Operation 278 [1/1] (0.00ns)   --->   "%tw_1 = phi i6 0, void %VITIS_LOOP_83_10.split, i6 %add_ln83, void %for.inc240" [src/conv1.cpp:83]   --->   Operation 278 'phi' 'tw_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i6 %tw_1" [src/conv1.cpp:85]   --->   Operation 279 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 280 [1/1] (0.82ns)   --->   "%add_ln85_1 = add i13 %tmp_16, i13 %zext_ln85_2" [src/conv1.cpp:85]   --->   Operation 280 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln85_3 = zext i13 %add_ln85_1" [src/conv1.cpp:85]   --->   Operation 281 'zext' 'zext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%out_tile_addr_1 = getelementptr i32 %out_tile, i64 0, i64 %zext_ln85_3" [src/conv1.cpp:85]   --->   Operation 282 'getelementptr' 'out_tile_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i6 %tw_1" [src/conv1.cpp:83]   --->   Operation 283 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.78ns)   --->   "%icmp_ln83 = icmp_eq  i6 %tw_1, i6 32" [src/conv1.cpp:83]   --->   Operation 284 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 285 [1/1] (0.78ns)   --->   "%add_ln83 = add i6 %tw_1, i6 1" [src/conv1.cpp:83]   --->   Operation 285 'add' 'add_ln83' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %for.body179.split, void %for.inc243" [src/conv1.cpp:83]   --->   Operation 286 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%speclooptripcount_ln83 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv1.cpp:83]   --->   Operation 287 'speclooptripcount' 'speclooptripcount_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:83]   --->   Operation 288 'specloopname' 'specloopname_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.76ns)   --->   "%icmp_ln84 = icmp_ult  i8 %zext_ln83, i8 %tW" [src/conv1.cpp:84]   --->   Operation 289 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 290 [1/1] (0.28ns)   --->   "%and_ln84 = and i1 %icmp_ln84, i1 %cmp182" [src/conv1.cpp:84]   --->   Operation 290 'and' 'and_ln84' <Predicate = (!icmp_ln83)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %and_ln84, void %for.inc240, void %VITIS_LOOP_86_11" [src/conv1.cpp:84]   --->   Operation 291 'br' 'br_ln84' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_18 : Operation 292 [2/2] (1.23ns)   --->   "%acc = load i13 %out_tile_addr_1" [src/conv1.cpp:85]   --->   Operation 292 'load' 'acc' <Predicate = (!icmp_ln83 & and_ln84)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln82 = br void %VITIS_LOOP_83_10" [src/conv1.cpp:82]   --->   Operation 293 'br' 'br_ln82' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 1.23>
ST_19 : Operation 294 [1/2] (1.23ns)   --->   "%acc = load i13 %out_tile_addr_1" [src/conv1.cpp:85]   --->   Operation 294 'load' 'acc' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_19 : Operation 295 [1/1] (0.42ns)   --->   "%br_ln88 = br void %VITIS_LOOP_90_13" [src/conv1.cpp:88]   --->   Operation 295 'br' 'br_ln88' <Predicate = true> <Delay = 0.42>

State 20 <SV = 11> <Delay = 2.03>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "%kh_1 = phi i4 %add_ln88, void %for.inc227, i4 0, void %VITIS_LOOP_86_11" [src/conv1.cpp:88]   --->   Operation 296 'phi' 'kh_1' <Predicate = (and_ln84)> <Delay = 0.00>
ST_20 : Operation 297 [1/1] (0.00ns)   --->   "%acc_7 = phi i32 %acc_8, void %for.inc227, i32 %acc, void %VITIS_LOOP_86_11"   --->   Operation 297 'phi' 'acc_7' <Predicate = (and_ln84)> <Delay = 0.00>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i4 %kh_1" [src/conv1.cpp:91]   --->   Operation 298 'zext' 'zext_ln91_1' <Predicate = (and_ln84)> <Delay = 0.00>
ST_20 : Operation 299 [1/1] (0.76ns)   --->   "%add_ln91_2 = add i8 %add_ln91_1, i8 %zext_ln91_1" [src/conv1.cpp:91]   --->   Operation 299 'add' 'add_ln91_2' <Predicate = (and_ln84)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i8 %add_ln91_2" [src/conv1.cpp:91]   --->   Operation 300 'zext' 'zext_ln91_2' <Predicate = (and_ln84)> <Delay = 0.00>
ST_20 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i8 %add_ln91_2" [src/conv1.cpp:91]   --->   Operation 301 'trunc' 'trunc_ln91' <Predicate = (and_ln84)> <Delay = 0.00>
ST_20 : Operation 302 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln91, i3 0" [src/conv1.cpp:91]   --->   Operation 302 'bitconcatenate' 'p_shl8' <Predicate = (and_ln84)> <Delay = 0.00>
ST_20 : Operation 303 [1/1] (0.78ns)   --->   "%add_ln91_3 = add i10 %p_shl8, i10 %zext_ln91_2" [src/conv1.cpp:91]   --->   Operation 303 'add' 'add_ln91_3' <Predicate = (and_ln84)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i4 %kh_1" [src/conv1.cpp:88]   --->   Operation 304 'zext' 'zext_ln88' <Predicate = (and_ln84)> <Delay = 0.00>
ST_20 : Operation 305 [1/1] (0.79ns)   --->   "%icmp_ln88 = icmp_eq  i4 %kh_1, i4 9" [src/conv1.cpp:88]   --->   Operation 305 'icmp' 'icmp_ln88' <Predicate = (and_ln84)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 306 [1/1] (0.79ns)   --->   "%add_ln88 = add i4 %kh_1, i4 1" [src/conv1.cpp:88]   --->   Operation 306 'add' 'add_ln88' <Predicate = (and_ln84)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %VITIS_LOOP_90_13.split, void %for.end232" [src/conv1.cpp:88]   --->   Operation 307 'br' 'br_ln88' <Predicate = (and_ln84)> <Delay = 0.00>
ST_20 : Operation 308 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:85]   --->   Operation 308 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = (and_ln84 & !icmp_ln88)> <Delay = 0.00>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:88]   --->   Operation 309 'specloopname' 'specloopname_ln88' <Predicate = (and_ln84 & !icmp_ln88)> <Delay = 0.00>
ST_20 : Operation 310 [1/1] (0.78ns)   --->   "%empty_48 = add i6 %zext_ln88, i6 %th_1" [src/conv1.cpp:88]   --->   Operation 310 'add' 'empty_48' <Predicate = (and_ln84 & !icmp_ln88)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_48, i5 0" [src/conv1.cpp:91]   --->   Operation 311 'bitconcatenate' 'tmp_19' <Predicate = (and_ln84 & !icmp_ln88)> <Delay = 0.00>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_48, i3 0" [src/conv1.cpp:91]   --->   Operation 312 'bitconcatenate' 'tmp_20' <Predicate = (and_ln84 & !icmp_ln88)> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln91_3 = zext i9 %tmp_20" [src/conv1.cpp:91]   --->   Operation 313 'zext' 'zext_ln91_3' <Predicate = (and_ln84 & !icmp_ln88)> <Delay = 0.00>
ST_20 : Operation 314 [1/1] (0.79ns)   --->   "%add_ln91_4 = add i11 %tmp_19, i11 %zext_ln91_3" [src/conv1.cpp:91]   --->   Operation 314 'add' 'add_ln91_4' <Predicate = (and_ln84 & !icmp_ln88)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 315 [1/1] (0.42ns)   --->   "%br_ln90 = br void %for.inc224" [src/conv1.cpp:90]   --->   Operation 315 'br' 'br_ln90' <Predicate = (and_ln84 & !icmp_ln88)> <Delay = 0.42>
ST_20 : Operation 316 [1/1] (1.23ns)   --->   "%store_ln94 = store i32 %acc_7, i13 %out_tile_addr_1" [src/conv1.cpp:94]   --->   Operation 316 'store' 'store_ln94' <Predicate = (and_ln84 & icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc240" [src/conv1.cpp:95]   --->   Operation 317 'br' 'br_ln95' <Predicate = (and_ln84 & icmp_ln88)> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.body179" [src/conv1.cpp:83]   --->   Operation 318 'br' 'br_ln83' <Predicate = (icmp_ln88) | (!and_ln84)> <Delay = 0.00>

State 21 <SV = 12> <Delay = 2.81>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%kw_1 = phi i4 %add_ln90, void %for.inc224.split, i4 0, void %VITIS_LOOP_90_13.split" [src/conv1.cpp:90]   --->   Operation 319 'phi' 'kw_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%acc_8 = phi i32 %acc_6, void %for.inc224.split, i32 %acc_7, void %VITIS_LOOP_90_13.split"   --->   Operation 320 'phi' 'acc_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln91_4 = zext i4 %kw_1" [src/conv1.cpp:91]   --->   Operation 321 'zext' 'zext_ln91_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.78ns)   --->   "%add_ln91_5 = add i10 %add_ln91_3, i10 %zext_ln91_4" [src/conv1.cpp:91]   --->   Operation 322 'add' 'add_ln91_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln91_5 = zext i10 %add_ln91_5" [src/conv1.cpp:91]   --->   Operation 323 'zext' 'zext_ln91_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%w_tile_0_addr_1 = getelementptr i32 %w_tile_0, i64 0, i64 %zext_ln91_5" [src/conv1.cpp:91]   --->   Operation 324 'getelementptr' 'w_tile_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i4 %kw_1" [src/conv1.cpp:90]   --->   Operation 325 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (0.79ns)   --->   "%icmp_ln90 = icmp_eq  i4 %kw_1, i4 9" [src/conv1.cpp:90]   --->   Operation 326 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 327 [1/1] (0.79ns)   --->   "%add_ln90 = add i4 %kw_1, i4 1" [src/conv1.cpp:90]   --->   Operation 327 'add' 'add_ln90' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc224.split, void %for.inc227" [src/conv1.cpp:90]   --->   Operation 328 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 329 [2/2] (1.23ns)   --->   "%w_tile_0_load = load i10 %w_tile_0_addr_1" [src/conv1.cpp:91]   --->   Operation 329 'load' 'w_tile_0_load' <Predicate = (!icmp_ln90)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 648> <RAM>
ST_21 : Operation 330 [1/1] (0.78ns)   --->   "%add_ln91 = add i6 %zext_ln90, i6 %tw_1" [src/conv1.cpp:91]   --->   Operation 330 'add' 'add_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln91_6 = zext i6 %add_ln91" [src/conv1.cpp:91]   --->   Operation 331 'zext' 'zext_ln91_6' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 332 [1/1] (0.79ns)   --->   "%add_ln91_6 = add i11 %add_ln91_4, i11 %zext_ln91_6" [src/conv1.cpp:91]   --->   Operation 332 'add' 'add_ln91_6' <Predicate = (!icmp_ln90)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln91_7 = zext i11 %add_ln91_6" [src/conv1.cpp:91]   --->   Operation 333 'zext' 'zext_ln91_7' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 334 [1/1] (0.00ns)   --->   "%in_tile_0_addr_1 = getelementptr i32 %in_tile_0, i64 0, i64 %zext_ln91_7" [src/conv1.cpp:91]   --->   Operation 334 'getelementptr' 'in_tile_0_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_21 : Operation 335 [2/2] (1.23ns)   --->   "%in_tile_0_load = load i11 %in_tile_0_addr_1" [src/conv1.cpp:91]   --->   Operation 335 'load' 'in_tile_0_load' <Predicate = (!icmp_ln90)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_21 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln88 = br void %VITIS_LOOP_90_13" [src/conv1.cpp:88]   --->   Operation 336 'br' 'br_ln88' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 22 <SV = 13> <Delay = 1.23>
ST_22 : Operation 337 [1/2] (1.23ns)   --->   "%w_tile_0_load = load i10 %w_tile_0_addr_1" [src/conv1.cpp:91]   --->   Operation 337 'load' 'w_tile_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 648> <RAM>
ST_22 : Operation 338 [1/2] (1.23ns)   --->   "%in_tile_0_load = load i11 %in_tile_0_addr_1" [src/conv1.cpp:91]   --->   Operation 338 'load' 'in_tile_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 23 <SV = 14> <Delay = 7.01>
ST_23 : [1/1] (0.47ns)   --->   Input mux for Operation 339 '%mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load'
ST_23 : Operation 339 [3/3] (6.54ns)   --->   "%mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load" [src/conv1.cpp:91]   --->   Operation 339 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 7.01>
ST_24 : Operation 340 [2/3] (7.01ns)   --->   "%mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load" [src/conv1.cpp:91]   --->   Operation 340 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 7.01>
ST_25 : Operation 341 [1/3] (7.01ns)   --->   "%mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load" [src/conv1.cpp:91]   --->   Operation 341 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 17> <Delay = 6.43>
ST_26 : [1/1] (0.47ns)   --->   Input mux for Operation 342 '%acc_6 = fadd i32 %acc_8, i32 %mul'
ST_26 : Operation 342 [4/4] (5.96ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:91]   --->   Operation 342 'fadd' 'acc_6' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 18> <Delay = 6.43>
ST_27 : Operation 343 [3/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:91]   --->   Operation 343 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 19> <Delay = 6.43>
ST_28 : Operation 344 [2/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:91]   --->   Operation 344 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 20> <Delay = 6.43>
ST_29 : Operation 345 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:85]   --->   Operation 345 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:90]   --->   Operation 346 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 347 [1/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:91]   --->   Operation 347 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.inc224" [src/conv1.cpp:90]   --->   Operation 348 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>

State 30 <SV = 8> <Delay = 1.61>
ST_30 : Operation 349 [1/1] (0.00ns)   --->   "%tn_3 = phi i4 %add_ln101, void %for.inc292, i4 0, void %VITIS_LOOP_102_14.preheader" [src/conv1.cpp:101]   --->   Operation 349 'phi' 'tn_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i4 %tn_3" [src/conv1.cpp:105]   --->   Operation 350 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_28_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln105, i5 0" [src/conv1.cpp:105]   --->   Operation 351 'bitconcatenate' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i4 %tn_3" [src/conv1.cpp:101]   --->   Operation 352 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 353 [1/1] (0.79ns)   --->   "%icmp_ln101 = icmp_eq  i4 %tn_3, i4 8" [src/conv1.cpp:101]   --->   Operation 353 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 354 [1/1] (0.79ns)   --->   "%add_ln101 = add i4 %tn_3, i4 1" [src/conv1.cpp:101]   --->   Operation 354 'add' 'add_ln101' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %VITIS_LOOP_102_14.split, void %for.inc298" [src/conv1.cpp:101]   --->   Operation 355 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 356 [1/1] (0.00ns)   --->   "%speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:101]   --->   Operation 356 'speclooptripcount' 'speclooptripcount_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_30 : Operation 357 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv1.cpp:101]   --->   Operation 357 'specloopname' 'specloopname_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_30 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i7 %n_1" [src/conv1.cpp:30]   --->   Operation 358 'trunc' 'trunc_ln30_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_30 : Operation 359 [1/1] (0.78ns)   --->   "%empty_49 = add i6 %zext_ln101, i6 %trunc_ln30_1" [src/conv1.cpp:101]   --->   Operation 359 'add' 'empty_49' <Predicate = (!icmp_ln101)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i6 %empty_49" [src/conv1.cpp:105]   --->   Operation 360 'zext' 'zext_ln105' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_30 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %empty_49, i8 0" [src/conv1.cpp:105]   --->   Operation 361 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_30 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i14 %tmp_17" [src/conv1.cpp:105]   --->   Operation 362 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_30 : Operation 363 [1/1] (0.83ns)   --->   "%sub_ln105 = sub i15 %zext_ln105_1, i15 %zext_ln105" [src/conv1.cpp:105]   --->   Operation 363 'sub' 'sub_ln105' <Predicate = (!icmp_ln101)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i15 %sub_ln105" [src/conv1.cpp:102]   --->   Operation 364 'sext' 'sext_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_30 : Operation 365 [1/1] (0.42ns)   --->   "%br_ln102 = br void %VITIS_LOOP_103_15" [src/conv1.cpp:102]   --->   Operation 365 'br' 'br_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.42>
ST_30 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body16" [src/conv1.cpp:36]   --->   Operation 366 'br' 'br_ln36' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 31 <SV = 9> <Delay = 2.53>
ST_31 : Operation 367 [1/1] (0.00ns)   --->   "%th_2 = phi i6 %add_ln102, void %for.inc289, i6 0, void %VITIS_LOOP_102_14.split" [src/conv1.cpp:102]   --->   Operation 367 'phi' 'th_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln105_2 = zext i6 %th_2" [src/conv1.cpp:105]   --->   Operation 368 'zext' 'zext_ln105_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 369 [1/1] (0.76ns)   --->   "%add_ln105_1 = add i8 %tmp_28_cast, i8 %zext_ln105_2" [src/conv1.cpp:105]   --->   Operation 369 'add' 'add_ln105_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln105_1, i5 0" [src/conv1.cpp:105]   --->   Operation 370 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i6 %th_2" [src/conv1.cpp:102]   --->   Operation 371 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i6 %th_2" [src/conv1.cpp:102]   --->   Operation 372 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 373 [1/1] (0.78ns)   --->   "%icmp_ln102 = icmp_eq  i6 %th_2, i6 32" [src/conv1.cpp:102]   --->   Operation 373 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 374 [1/1] (0.78ns)   --->   "%add_ln102 = add i6 %th_2, i6 1" [src/conv1.cpp:102]   --->   Operation 374 'add' 'add_ln102' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %VITIS_LOOP_103_15.split, void %for.inc292" [src/conv1.cpp:102]   --->   Operation 375 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 376 [1/1] (0.00ns)   --->   "%speclooptripcount_ln102 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv1.cpp:102]   --->   Operation 376 'speclooptripcount' 'speclooptripcount_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 377 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv1.cpp:102]   --->   Operation 377 'specloopname' 'specloopname_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 378 [1/1] (0.76ns)   --->   "%cmp266 = icmp_ult  i8 %zext_ln102_1, i8 %tH" [src/conv1.cpp:102]   --->   Operation 378 'icmp' 'cmp266' <Predicate = (!icmp_ln102)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 379 [1/1] (0.77ns)   --->   "%empty_50 = add i9 %zext_ln102, i9 %h" [src/conv1.cpp:102]   --->   Operation 379 'add' 'empty_50' <Predicate = (!icmp_ln102)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln105_3 = zext i9 %empty_50" [src/conv1.cpp:105]   --->   Operation 380 'zext' 'zext_ln105_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 381 [1/1] (0.84ns)   --->   "%add_ln105_2 = add i16 %sext_ln102, i16 %zext_ln105_3" [src/conv1.cpp:105]   --->   Operation 381 'add' 'add_ln105_2' <Predicate = (!icmp_ln102)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i16 %add_ln105_2" [src/conv1.cpp:105]   --->   Operation 382 'sext' 'sext_ln105' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i16 %add_ln105_2" [src/conv1.cpp:105]   --->   Operation 383 'trunc' 'trunc_ln105_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 384 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln105_1, i8 0" [src/conv1.cpp:105]   --->   Operation 384 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_31 : Operation 385 [1/1] (0.91ns)   --->   "%sub_ln105_1 = sub i22 %p_shl, i22 %sext_ln105" [src/conv1.cpp:105]   --->   Operation 385 'sub' 'sub_ln105_1' <Predicate = (!icmp_ln102)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 386 [1/1] (0.42ns)   --->   "%br_ln103 = br void %for.body263" [src/conv1.cpp:103]   --->   Operation 386 'br' 'br_ln103' <Predicate = (!icmp_ln102)> <Delay = 0.42>
ST_31 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln101 = br void %VITIS_LOOP_102_14" [src/conv1.cpp:101]   --->   Operation 387 'br' 'br_ln101' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 32 <SV = 10> <Delay = 2.05>
ST_32 : Operation 388 [1/1] (0.00ns)   --->   "%tw_2 = phi i6 0, void %VITIS_LOOP_103_15.split, i6 %add_ln103, void %for.inc286" [src/conv1.cpp:103]   --->   Operation 388 'phi' 'tw_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln105_4 = zext i6 %tw_2" [src/conv1.cpp:105]   --->   Operation 389 'zext' 'zext_ln105_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 390 [1/1] (0.82ns)   --->   "%add_ln105_3 = add i13 %tmp_18, i13 %zext_ln105_4" [src/conv1.cpp:105]   --->   Operation 390 'add' 'add_ln105_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln105_5 = zext i13 %add_ln105_3" [src/conv1.cpp:105]   --->   Operation 391 'zext' 'zext_ln105_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 392 [1/1] (0.00ns)   --->   "%out_tile_addr_2 = getelementptr i32 %out_tile, i64 0, i64 %zext_ln105_5" [src/conv1.cpp:105]   --->   Operation 392 'getelementptr' 'out_tile_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i6 %tw_2" [src/conv1.cpp:103]   --->   Operation 393 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i6 %tw_2" [src/conv1.cpp:103]   --->   Operation 394 'zext' 'zext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 395 [1/1] (0.78ns)   --->   "%icmp_ln103 = icmp_eq  i6 %tw_2, i6 32" [src/conv1.cpp:103]   --->   Operation 395 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 396 [1/1] (0.78ns)   --->   "%add_ln103 = add i6 %tw_2, i6 1" [src/conv1.cpp:103]   --->   Operation 396 'add' 'add_ln103' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %for.body263.split, void %for.inc289" [src/conv1.cpp:103]   --->   Operation 397 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 398 [1/1] (0.00ns)   --->   "%speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv1.cpp:103]   --->   Operation 398 'speclooptripcount' 'speclooptripcount_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 399 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv1.cpp:103]   --->   Operation 399 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 400 [1/1] (0.76ns)   --->   "%icmp_ln104 = icmp_ult  i8 %zext_ln103_1, i8 %tW" [src/conv1.cpp:104]   --->   Operation 400 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 401 [1/1] (0.28ns)   --->   "%and_ln104 = and i1 %icmp_ln104, i1 %cmp266" [src/conv1.cpp:104]   --->   Operation 401 'and' 'and_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %and_ln104, void %for.inc286, void %if.then269" [src/conv1.cpp:104]   --->   Operation 402 'br' 'br_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 403 [2/2] (1.23ns)   --->   "%out_tile_load = load i13 %out_tile_addr_2" [src/conv1.cpp:105]   --->   Operation 403 'load' 'out_tile_load' <Predicate = (!icmp_ln103 & and_ln104)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_32 : Operation 404 [1/1] (0.77ns)   --->   "%add_ln105 = add i9 %zext_ln103, i9 %w" [src/conv1.cpp:105]   --->   Operation 404 'add' 'add_ln105' <Predicate = (!icmp_ln103 & and_ln104)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln105_6 = zext i9 %add_ln105" [src/conv1.cpp:105]   --->   Operation 405 'zext' 'zext_ln105_6' <Predicate = (!icmp_ln103 & and_ln104)> <Delay = 0.00>
ST_32 : Operation 406 [1/1] (0.91ns)   --->   "%add_ln105_4 = add i22 %sub_ln105_1, i22 %zext_ln105_6" [src/conv1.cpp:105]   --->   Operation 406 'add' 'add_ln105_4' <Predicate = (!icmp_ln103 & and_ln104)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln102 = br void %VITIS_LOOP_103_15" [src/conv1.cpp:102]   --->   Operation 407 'br' 'br_ln102' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 33 <SV = 11> <Delay = 2.47>
ST_33 : Operation 408 [1/2] (1.23ns)   --->   "%out_tile_load = load i13 %out_tile_addr_2" [src/conv1.cpp:105]   --->   Operation 408 'load' 'out_tile_load' <Predicate = (and_ln104)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_33 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln105_7 = zext i22 %add_ln105_4" [src/conv1.cpp:105]   --->   Operation 409 'zext' 'zext_ln105_7' <Predicate = (and_ln104)> <Delay = 0.00>
ST_33 : Operation 410 [1/1] (0.00ns)   --->   "%feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln105_7" [src/conv1.cpp:105]   --->   Operation 410 'getelementptr' 'feat1_addr' <Predicate = (and_ln104)> <Delay = 0.00>
ST_33 : Operation 411 [1/1] (1.23ns)   --->   "%store_ln105 = store i32 %out_tile_load, i22 %feat1_addr" [src/conv1.cpp:105]   --->   Operation 411 'store' 'store_ln105' <Predicate = (and_ln104)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_33 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.inc286" [src/conv1.cpp:105]   --->   Operation 412 'br' 'br_ln105' <Predicate = (and_ln104)> <Delay = 0.00>
ST_33 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.body263" [src/conv1.cpp:103]   --->   Operation 413 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('n') [8]  (0.000 ns)
	'store' operation ('store_ln30', src/conv1.cpp:30) of constant 0 on local variable 'n' [12]  (0.427 ns)

 <State 2>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h', src/conv1.cpp:34) with incoming values : ('add_ln34', src/conv1.cpp:34) [23]  (0.427 ns)

 <State 3>: 1.934ns
The critical path consists of the following:
	'phi' operation ('h', src/conv1.cpp:34) with incoming values : ('add_ln34', src/conv1.cpp:34) [23]  (0.000 ns)
	'add' operation ('add_ln34', src/conv1.cpp:34) [30]  (0.776 ns)
	'select' operation ('tH', src/conv1.cpp:34) [34]  (0.393 ns)
	'add' operation ('sub77', src/conv1.cpp:34) [36]  (0.765 ns)

 <State 4>: 1.169ns
The critical path consists of the following:
	'phi' operation ('w', src/conv1.cpp:37) with incoming values : ('add_ln37', src/conv1.cpp:37) [39]  (0.000 ns)
	'add' operation ('add_ln37', src/conv1.cpp:37) [46]  (0.776 ns)
	'select' operation ('tW', src/conv1.cpp:37) [51]  (0.393 ns)

 <State 5>: 1.237ns
The critical path consists of the following:
	'phi' operation ('tn', src/conv1.cpp:41) with incoming values : ('add_ln41', src/conv1.cpp:41) [55]  (0.000 ns)
	'getelementptr' operation ('conv1_biases_addr', src/conv1.cpp:45) [68]  (0.000 ns)
	'load' operation ('conv1_biases_load', src/conv1.cpp:45) on array 'conv1_biases' [69]  (1.237 ns)

 <State 6>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load', src/conv1.cpp:45) on array 'conv1_biases' [69]  (1.237 ns)

 <State 7>: 0.781ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:42) with incoming values : ('add_ln42', src/conv1.cpp:42) [73]  (0.000 ns)
	'icmp' operation ('icmp_ln42', src/conv1.cpp:42) [78]  (0.781 ns)

 <State 8>: 2.576ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:43) with incoming values : ('add_ln43', src/conv1.cpp:43) [87]  (0.000 ns)
	'add' operation ('add_ln45_1', src/conv1.cpp:45) [89]  (0.820 ns)
	'getelementptr' operation ('out_tile_addr', src/conv1.cpp:45) [91]  (0.000 ns)
	'store' operation ('store_ln45', src/conv1.cpp:45) of variable 'bitcast_ln45', src/conv1.cpp:45 on array 'out_tile' [103]  (1.237 ns)
	blocking operation 0.519 ns on control path)

 <State 9>: 3.590ns
The critical path consists of the following:
	'phi' operation ('ih', src/conv1.cpp:58) with incoming values : ('add_ln58', src/conv1.cpp:58) [115]  (0.000 ns)
	'add' operation ('tmp', src/conv1.cpp:58) [129]  (0.781 ns)
	'add' operation ('empty_44', src/conv1.cpp:58) [131]  (0.776 ns)
	'icmp' operation ('cmp1_i', src/conv1.cpp:58) [133]  (0.787 ns)
	'or' operation ('empty_46', src/conv1.cpp:58) [137]  (0.000 ns)
	'select' operation ('gy', src/conv1.cpp:58) [138]  (0.393 ns)
	'sub' operation ('sub_ln63', src/conv1.cpp:63) [141]  (0.853 ns)

 <State 10>: 4.434ns
The critical path consists of the following:
	'phi' operation ('iw', src/conv1.cpp:62) with incoming values : ('add_ln59', src/conv1.cpp:59) [144]  (0.000 ns)
	'add' operation ('add_ln62', src/conv1.cpp:62) [161]  (0.781 ns)
	'add' operation ('add_ln62_1', src/conv1.cpp:62) [163]  (0.776 ns)
	'icmp' operation ('icmp_ln11', src/conv1.cpp:11->src/conv1.cpp:62) [165]  (0.787 ns)
	'or' operation ('or_ln10', src/conv1.cpp:10->src/conv1.cpp:62) [169]  (0.000 ns)
	'select' operation ('gx', src/conv1.cpp:10->src/conv1.cpp:62) [170]  (0.000 ns)
	'add' operation ('add_ln63_2', src/conv1.cpp:63) [172]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr', src/conv1.cpp:63) [174]  (0.000 ns)
	'load' operation ('input_ftmap_load', src/conv1.cpp:63) on array 'input_ftmap' [175]  (1.237 ns)

 <State 11>: 2.474ns
The critical path consists of the following:
	'load' operation ('input_ftmap_load', src/conv1.cpp:63) on array 'input_ftmap' [175]  (1.237 ns)
	'store' operation ('store_ln63', src/conv1.cpp:63) of variable 'bitcast_ln63', src/conv1.cpp:63 on array 'in_tile_0' [177]  (1.237 ns)

 <State 12>: 1.557ns
The critical path consists of the following:
	'phi' operation ('tn', src/conv1.cpp:71) with incoming values : ('add_ln71', src/conv1.cpp:71) [186]  (0.000 ns)
	'add' operation ('empty_47', src/conv1.cpp:71) [199]  (0.781 ns)
	'add' operation ('add_ln76_1', src/conv1.cpp:76) [203]  (0.776 ns)

 <State 13>: 1.607ns
The critical path consists of the following:
	'phi' operation ('kh', src/conv1.cpp:74) with incoming values : ('add_ln74', src/conv1.cpp:74) [206]  (0.000 ns)
	'add' operation ('add_ln76_4', src/conv1.cpp:76) [214]  (0.787 ns)
	'add' operation ('add_ln76_5', src/conv1.cpp:76) [217]  (0.820 ns)

 <State 14>: 2.057ns
The critical path consists of the following:
	'phi' operation ('kw', src/conv1.cpp:75) with incoming values : ('add_ln75', src/conv1.cpp:75) [226]  (0.000 ns)
	'add' operation ('add_ln76_7', src/conv1.cpp:76) [232]  (0.820 ns)
	'getelementptr' operation ('conv1_weights_addr', src/conv1.cpp:76) [234]  (0.000 ns)
	'load' operation ('conv1_weights_load', src/conv1.cpp:76) on array 'conv1_weights' [241]  (1.237 ns)

 <State 15>: 2.474ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load', src/conv1.cpp:76) on array 'conv1_weights' [241]  (1.237 ns)
	'store' operation ('store_ln76', src/conv1.cpp:76) of variable 'bitcast_ln76', src/conv1.cpp:76 on array 'w_tile_0' [243]  (1.237 ns)

 <State 16>: 0.797ns
The critical path consists of the following:
	'phi' operation ('tn', src/conv1.cpp:81) with incoming values : ('add_ln81', src/conv1.cpp:81) [252]  (0.000 ns)
	'icmp' operation ('icmp_ln81', src/conv1.cpp:81) [259]  (0.797 ns)

 <State 17>: 0.781ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:82) with incoming values : ('add_ln82', src/conv1.cpp:82) [267]  (0.000 ns)
	'icmp' operation ('icmp_ln82', src/conv1.cpp:82) [272]  (0.781 ns)

 <State 18>: 2.057ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:83) with incoming values : ('add_ln83', src/conv1.cpp:83) [281]  (0.000 ns)
	'add' operation ('add_ln85_1', src/conv1.cpp:85) [283]  (0.820 ns)
	'getelementptr' operation ('out_tile_addr_1', src/conv1.cpp:85) [285]  (0.000 ns)
	'load' operation ('acc', src/conv1.cpp:85) on array 'out_tile' [297]  (1.237 ns)

 <State 19>: 1.237ns
The critical path consists of the following:
	'load' operation ('acc', src/conv1.cpp:85) on array 'out_tile' [297]  (1.237 ns)

 <State 20>: 2.034ns
The critical path consists of the following:
	'phi' operation ('kh', src/conv1.cpp:88) with incoming values : ('add_ln88', src/conv1.cpp:88) [300]  (0.000 ns)
	'add' operation ('empty_48', src/conv1.cpp:88) [315]  (0.781 ns)
	'add' operation ('add_ln91_4', src/conv1.cpp:91) [319]  (0.798 ns)
	blocking operation 0.455 ns on control path)

 <State 21>: 2.816ns
The critical path consists of the following:
	'phi' operation ('kw', src/conv1.cpp:90) with incoming values : ('add_ln90', src/conv1.cpp:90) [322]  (0.000 ns)
	'add' operation ('add_ln91', src/conv1.cpp:91) [336]  (0.781 ns)
	'add' operation ('add_ln91_6', src/conv1.cpp:91) [338]  (0.798 ns)
	'getelementptr' operation ('in_tile_0_addr_1', src/conv1.cpp:91) [340]  (0.000 ns)
	'load' operation ('in_tile_0_load', src/conv1.cpp:91) on array 'in_tile_0' [341]  (1.237 ns)

 <State 22>: 1.237ns
The critical path consists of the following:
	'load' operation ('w_tile_0_load', src/conv1.cpp:91) on array 'w_tile_0' [335]  (1.237 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.476 ns)
'fmul' operation ('mul', src/conv1.cpp:91) [342]  (6.540 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:91) [342]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:91) [342]  (7.016 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.476 ns)
'fadd' operation ('acc', src/conv1.cpp:91) [343]  (5.961 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv1.cpp:91) [343]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv1.cpp:91) [343]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv1.cpp:91) [343]  (6.437 ns)

 <State 30>: 1.612ns
The critical path consists of the following:
	'phi' operation ('tn', src/conv1.cpp:101) with incoming values : ('add_ln101', src/conv1.cpp:101) [359]  (0.000 ns)
	'add' operation ('empty_49', src/conv1.cpp:101) [370]  (0.781 ns)
	'sub' operation ('sub_ln105', src/conv1.cpp:105) [374]  (0.831 ns)

 <State 31>: 2.532ns
The critical path consists of the following:
	'phi' operation ('th', src/conv1.cpp:102) with incoming values : ('add_ln102', src/conv1.cpp:102) [378]  (0.000 ns)
	'add' operation ('empty_50', src/conv1.cpp:102) [391]  (0.776 ns)
	'add' operation ('add_ln105_2', src/conv1.cpp:105) [393]  (0.842 ns)
	'sub' operation ('sub_ln105_1', src/conv1.cpp:105) [397]  (0.914 ns)

 <State 32>: 2.057ns
The critical path consists of the following:
	'phi' operation ('tw', src/conv1.cpp:103) with incoming values : ('add_ln103', src/conv1.cpp:103) [400]  (0.000 ns)
	'add' operation ('add_ln105_3', src/conv1.cpp:105) [402]  (0.820 ns)
	'getelementptr' operation ('out_tile_addr_2', src/conv1.cpp:105) [404]  (0.000 ns)
	'load' operation ('out_tile_load', src/conv1.cpp:105) on array 'out_tile' [417]  (1.237 ns)

 <State 33>: 2.474ns
The critical path consists of the following:
	'load' operation ('out_tile_load', src/conv1.cpp:105) on array 'out_tile' [417]  (1.237 ns)
	'store' operation ('store_ln105', src/conv1.cpp:105) of variable 'out_tile_load', src/conv1.cpp:105 on array 'feat1' [423]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
