// Seed: 3262363244
module module_0 (
    output wand id_0,
    output wire id_1,
    input  wand id_2
);
  wire id_4;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1,
    output uwire id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  logic id_6,
    input  uwire id_7,
    input  uwire id_8,
    input  tri   id_9
);
  always @(id_5)
    if (1'd0 & id_5) begin : LABEL_0
      id_1 <= id_6;
    end else begin : LABEL_0
      id_1 <= id_6;
      $display;
    end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
