/*
  set_resistance for design gr13_fir
  Format: for resistance: set_resistance <res in Kohm> <netName>
  Resistance Scale Factor: 1.000000
*/
auto_link_disable = true
set_resistance 1.307 "b[0]"
set_resistance 1.344 "b[1]"
set_resistance 1.157 "b[2]"
set_resistance 1.343 "b[3]"
set_resistance 1.108 "b[4]"
set_resistance 1.296 "b[5]"
set_resistance 1.053 "b[6]"
set_resistance 1.193 "b[7]"
set_resistance 0.993 "b[8]"
set_resistance 1.145 "b[9]"
set_resistance 0.617 "b[10]"
set_resistance 0.840 "b[11]"
set_resistance 0.812 "b[12]"
set_resistance 0.704 "b[13]"
set_resistance 0.881 "b[14]"
set_resistance 0.808 "b[15]"
set_resistance 0.936 "b[16]"
set_resistance 0.840 "b[17]"
set_resistance 0.928 "b[18]"
set_resistance 0.725 "b[19]"
set_resistance 0.877 "b[20]"
set_resistance 0.444 "b[21]"
set_resistance 1.067 "b[22]"
set_resistance 1.034 "b[23]"
set_resistance 0.989 "b[24]"
set_resistance 1.050 "b[25]"
set_resistance 0.996 "b[26]"
set_resistance 1.058 "b[27]"
set_resistance 0.926 "b[28]"
set_resistance 1.013 "b[29]"
set_resistance 0.823 "b[30]"
set_resistance 0.991 "b[31]"
set_resistance 0.498 "b[32]"
set_resistance 0.658 "b[33]"
set_resistance 0.611 "b[34]"
set_resistance 0.486 "b[35]"
set_resistance 0.593 "b[36]"
set_resistance 0.449 "b[37]"
set_resistance 0.649 "b[38]"
set_resistance 0.520 "b[39]"
set_resistance 0.706 "b[40]"
set_resistance 0.607 "b[41]"
set_resistance 0.723 "b[42]"
set_resistance 0.378 "b[43]"
set_resistance 0.356 "b[44]"
set_resistance 0.416 "b[45]"
set_resistance 0.325 "b[46]"
set_resistance 0.382 "b[47]"
set_resistance 0.355 "b[48]"
set_resistance 0.477 "b[49]"
set_resistance 0.377 "b[50]"
set_resistance 0.508 "b[51]"
set_resistance 0.411 "b[52]"
set_resistance 0.519 "b[53]"
set_resistance 0.245 "b[54]"
set_resistance 0.520 "b[55]"
set_resistance 0.430 "b[56]"
set_resistance 0.292 "b[57]"
set_resistance 0.434 "b[58]"
set_resistance 0.361 "b[59]"
set_resistance 0.492 "b[60]"
set_resistance 0.402 "b[61]"
set_resistance 0.546 "b[62]"
set_resistance 0.433 "b[63]"
set_resistance 0.600 "b[64]"
set_resistance 0.248 "b[65]"
set_resistance 0.677 "b[66]"
set_resistance 0.642 "b[67]"
set_resistance 0.531 "b[68]"
set_resistance 0.578 "b[69]"
set_resistance 0.532 "b[70]"
set_resistance 0.689 "b[71]"
set_resistance 0.597 "b[72]"
set_resistance 0.801 "b[73]"
set_resistance 0.656 "b[74]"
set_resistance 0.808 "b[75]"
set_resistance 0.403 "b[76]"
set_resistance 0.748 "b[77]"
set_resistance 0.763 "b[78]"
set_resistance 0.632 "b[79]"
set_resistance 0.767 "b[80]"
set_resistance 0.677 "b[81]"
set_resistance 0.816 "b[82]"
set_resistance 0.729 "b[83]"
set_resistance 0.873 "b[84]"
set_resistance 0.783 "b[85]"
set_resistance 0.910 "b[86]"
set_resistance 0.457 "b[87]"
set_resistance 0.747 "b[88]"
set_resistance 0.796 "b[89]"
set_resistance 0.581 "b[90]"
set_resistance 0.703 "b[91]"
set_resistance 0.434 "b[92]"
set_resistance 0.698 "b[93]"
set_resistance 0.427 "b[94]"
set_resistance 0.629 "b[95]"
set_resistance 0.489 "b[96]"
set_resistance 0.716 "b[97]"
set_resistance 0.339 "b[98]"
set_resistance 0.947 "b[99]"
set_resistance 0.954 "b[100]"
set_resistance 0.801 "b[101]"
set_resistance 1.027 "b[102]"
set_resistance 0.928 "b[103]"
set_resistance 1.044 "b[104]"
set_resistance 0.942 "b[105]"
set_resistance 1.014 "b[106]"
set_resistance 0.929 "b[107]"
set_resistance 1.003 "b[108]"
set_resistance 0.530 "b[109]"
set_resistance 1.127 "b[110]"
set_resistance 1.113 "b[111]"
set_resistance 0.910 "b[112]"
set_resistance 1.088 "b[113]"
set_resistance 0.866 "b[114]"
set_resistance 1.130 "b[115]"
set_resistance 0.877 "b[116]"
set_resistance 1.003 "b[117]"
set_resistance 0.841 "b[118]"
set_resistance 1.054 "b[119]"
set_resistance 0.567 "b[120]"
set_resistance 0.701 "DIN[10]"
set_resistance 0.689 "DIN[9]"
set_resistance 0.669 "DIN[8]"
set_resistance 0.657 "DIN[7]"
set_resistance 0.704 "DIN[6]"
set_resistance 0.680 "DIN[5]"
set_resistance 0.675 "DIN[4]"
set_resistance 0.654 "DIN[3]"
set_resistance 0.656 "DIN[2]"
set_resistance 0.631 "DIN[1]"
set_resistance 0.656 "DIN[0]"
set_resistance 1.025 "VIN"
set_resistance 0.921 "RST_n"
set_resistance 3.432 "CLK"
set_resistance 0.418 "DOUT[10]"
set_resistance 0.406 "DOUT[9]"
set_resistance 0.395 "DOUT[8]"
set_resistance 0.386 "DOUT[7]"
set_resistance 0.393 "DOUT[6]"
set_resistance 0.407 "DOUT[5]"
set_resistance 0.435 "DOUT[4]"
set_resistance 0.445 "DOUT[3]"
set_resistance 0.458 "DOUT[2]"
set_resistance 0.434 "DOUT[1]"
set_resistance 0.436 "DOUT[0]"
set_resistance 0.411 "VOUT"
set_resistance 0.197 "FE_OFN18_mult_66_G5_n474"
set_resistance 0.227 "FE_OFN17_mult_66_G9_n474"
set_resistance 0.589 "FE_OFN16_FE_DBTN0_VIN"
set_resistance 1.059 "FE_OFN15_FE_DBTN0_VIN"
set_resistance 0.894 "FE_OFN14_RST_n"
set_resistance 1.269 "FE_OFN13_RST_n"
set_resistance 0.969 "FE_OFN12_VIN"
set_resistance 1.443 "FE_OFN11_VIN"
set_resistance 0.175 "FE_OFN8_mult_66_G11_n474"
set_resistance 0.241 "FE_OFN7_mult_66_G4_n474"
set_resistance 0.268 "FE_OFN6_mult_66_G6_n474"
set_resistance 0.239 "FE_OFN5_mult_66_G7_n474"
set_resistance 0.242 "FE_OFN4_mult_66_G2_n474"
set_resistance 0.271 "FE_OFN3_mult_66_n474"
set_resistance 0.285 "FE_OFN2_mult_66_G10_n474"
set_resistance 0.271 "FE_OFN1_mult_66_G8_n474"
set_resistance 0.301 "FE_OFN0_mult_66_G3_n474"
set_resistance 1.121 "FE_DBTN0_VIN"
set_resistance 0.025 "N190"
set_resistance 0.004 "N191"
set_resistance 0.018 "N192"
set_resistance 0.018 "N193"
set_resistance 0.016 "N194"
set_resistance 0.016 "N195"
set_resistance 0.015 "N196"
set_resistance 0.023 "N197"
set_resistance 0.018 "N198"
set_resistance 0.022 "N199"
set_resistance 0.016 "N200"
set_resistance 0.030 "n2"
set_resistance 0.014 "n3"
set_resistance 0.016 "n4"
set_resistance 0.017 "n5"
set_resistance 0.017 "n6"
set_resistance 0.033 "n7"
set_resistance 0.015 "n8"
set_resistance 0.020 "n9"
set_resistance 0.014 "n10"
set_resistance 0.016 "n11"
set_resistance 0.024 "n12"
set_resistance 0.024 "n13"
set_resistance 0.022 "n14"
set_resistance 0.028 "n15"
set_resistance 0.013 "n16"
set_resistance 0.015 "n17"
set_resistance 0.042 "n18"
set_resistance 0.027 "n19"
set_resistance 0.021 "n20"
set_resistance 0.031 "n21"
set_resistance 0.032 "n22"
set_resistance 0.027 "n23"
set_resistance 0.015 "n24"
set_resistance 0.027 "n25"
set_resistance 0.021 "n26"
set_resistance 0.022 "n27"
set_resistance 0.021 "n28"
set_resistance 0.035 "n29"
set_resistance 0.023 "n30"
set_resistance 0.016 "n31"
set_resistance 0.047 "n32"
set_resistance 0.024 "n33"
set_resistance 0.023 "n34"
set_resistance 0.019 "n35"
set_resistance 0.015 "n36"
set_resistance 0.020 "n37"
set_resistance 0.020 "n38"
set_resistance 0.023 "n39"
set_resistance 0.014 "n40"
set_resistance 0.020 "n41"
set_resistance 0.013 "n42"
set_resistance 0.015 "n43"
set_resistance 0.023 "n44"
set_resistance 0.015 "n45"
set_resistance 0.015 "n46"
set_resistance 0.016 "n47"
set_resistance 0.018 "n48"
set_resistance 0.030 "n49"
set_resistance 0.027 "n50"
set_resistance 0.013 "n51"
set_resistance 0.022 "n52"
set_resistance 0.020 "n53"
set_resistance 0.015 "n54"
set_resistance 0.014 "n55"
set_resistance 0.015 "n56"
set_resistance 0.020 "n57"
set_resistance 0.015 "n58"
set_resistance 0.013 "n59"
set_resistance 0.022 "n60"
set_resistance 0.020 "n61"
set_resistance 0.017 "n62"
set_resistance 0.022 "n63"
set_resistance 0.032 "n64"
set_resistance 0.023 "n65"
set_resistance 0.021 "n66"
set_resistance 0.015 "n67"
set_resistance 0.029 "n68"
set_resistance 0.012 "n69"
set_resistance 0.032 "n70"
set_resistance 0.017 "n71"
set_resistance 0.014 "n72"
set_resistance 0.017 "n73"
set_resistance 0.019 "n74"
set_resistance 0.027 "n75"
set_resistance 0.018 "n76"
set_resistance 0.017 "n77"
set_resistance 0.022 "n78"
set_resistance 0.031 "n79"
set_resistance 0.020 "n80"
set_resistance 0.017 "n81"
set_resistance 0.017 "n82"
set_resistance 0.015 "n83"
set_resistance 0.015 "n84"
set_resistance 0.019 "n85"
set_resistance 0.017 "n86"
set_resistance 0.012 "n87"
set_resistance 0.019 "n88"
set_resistance 0.017 "n89"
set_resistance 0.032 "n90"
set_resistance 0.022 "n91"
set_resistance 0.029 "n92"
set_resistance 0.020 "n93"
set_resistance 0.013 "n94"
set_resistance 0.014 "n95"
set_resistance 0.020 "n96"
set_resistance 0.014 "n97"
set_resistance 0.021 "n98"
set_resistance 0.016 "n99"
set_resistance 0.020 "n100"
set_resistance 0.022 "n123"
set_resistance 0.021 "n124"
set_resistance 0.031 "n125"
set_resistance 0.023 "n126"
set_resistance 0.015 "n127"
set_resistance 0.014 "n128"
set_resistance 0.025 "n129"
set_resistance 0.014 "n130"
set_resistance 0.029 "n131"
set_resistance 0.029 "n132"
set_resistance 0.029 "n133"
set_resistance 0.292 "n135"
set_resistance 0.017 "n147"
set_resistance 0.019 "n148"
set_resistance 0.030 "n149"
set_resistance 0.028 "n150"
set_resistance 0.033 "n151"
set_resistance 0.014 "n152"
set_resistance 0.032 "n153"
set_resistance 0.019 "n154"
set_resistance 0.018 "n155"
set_resistance 0.036 "n156"
set_resistance 0.028 "n157"
set_resistance 0.028 "n158"
set_resistance 0.030 "n159"
set_resistance 0.028 "n259"
set_resistance 0.028 "n260"
set_resistance 0.018 "n261"
set_resistance 0.028 "n262"
set_resistance 0.016 "n263"
set_resistance 0.016 "n264"
set_resistance 0.019 "n265"
set_resistance 0.028 "n266"
set_resistance 0.032 "n267"
set_resistance 0.021 "n268"
set_resistance 0.019 "n269"
set_resistance 0.021 "n270"
set_resistance 0.015 "n271"
set_resistance 0.014 "n272"
set_resistance 0.016 "n273"
set_resistance 0.037 "n274"
set_resistance 0.024 "n275"
set_resistance 0.013 "n276"
set_resistance 0.038 "n277"
set_resistance 0.014 "n278"
set_resistance 0.016 "n279"
set_resistance 0.014 "n280"
set_resistance 0.018 "n281"
set_resistance 0.014 "n282"
set_resistance 0.017 "n283"
set_resistance 0.015 "n284"
set_resistance 0.033 "n285"
set_resistance 0.014 "n286"
set_resistance 0.018 "n287"
set_resistance 0.018 "n288"
set_resistance 0.021 "n289"
set_resistance 0.016 "n290"
set_resistance 0.017 "n291"
set_resistance 0.062 "muls_9__9_"
set_resistance 0.070 "muls_9__8_"
set_resistance 0.051 "muls_9__7_"
set_resistance 0.072 "muls_9__6_"
set_resistance 0.074 "muls_9__5_"
set_resistance 0.062 "muls_9__4_"
set_resistance 0.075 "muls_9__3_"
set_resistance 0.088 "muls_9__2_"
set_resistance 0.088 "muls_9__20_"
set_resistance 0.070 "muls_9__1_"
set_resistance 0.082 "muls_9__19_"
set_resistance 0.085 "muls_9__18_"
set_resistance 0.089 "muls_9__17_"
set_resistance 0.079 "muls_9__16_"
set_resistance 0.076 "muls_9__15_"
set_resistance 0.036 "muls_9__14_"
set_resistance 0.031 "muls_9__13_"
set_resistance 0.043 "muls_9__12_"
set_resistance 0.032 "muls_9__11_"
set_resistance 0.034 "muls_9__10_"
set_resistance 0.118 "muls_9__0_"
set_resistance 0.047 "muls_8__9_"
set_resistance 0.036 "muls_8__8_"
set_resistance 0.032 "muls_8__7_"
set_resistance 0.033 "muls_8__6_"
set_resistance 0.033 "muls_8__5_"
set_resistance 0.035 "muls_8__4_"
set_resistance 0.033 "muls_8__3_"
set_resistance 0.025 "muls_8__2_"
set_resistance 0.128 "muls_8__20_"
set_resistance 0.027 "muls_8__1_"
set_resistance 0.124 "muls_8__19_"
set_resistance 0.128 "muls_8__18_"
set_resistance 0.125 "muls_8__17_"
set_resistance 0.194 "muls_8__16_"
set_resistance 0.119 "muls_8__15_"
set_resistance 0.089 "muls_8__14_"
set_resistance 0.129 "muls_8__13_"
set_resistance 0.110 "muls_8__12_"
set_resistance 0.106 "muls_8__11_"
set_resistance 0.058 "muls_8__10_"
set_resistance 0.051 "muls_8__0_"
set_resistance 0.018 "muls_7__9_"
set_resistance 0.014 "muls_7__8_"
set_resistance 0.022 "muls_7__7_"
set_resistance 0.036 "muls_7__6_"
set_resistance 0.014 "muls_7__5_"
set_resistance 0.014 "muls_7__4_"
set_resistance 0.014 "muls_7__3_"
set_resistance 0.033 "muls_7__2_"
set_resistance 0.016 "muls_7__20_"
set_resistance 0.016 "muls_7__1_"
set_resistance 0.030 "muls_7__19_"
set_resistance 0.034 "muls_7__18_"
set_resistance 0.037 "muls_7__17_"
set_resistance 0.035 "muls_7__16_"
set_resistance 0.038 "muls_7__15_"
set_resistance 0.020 "muls_7__14_"
set_resistance 0.038 "muls_7__13_"
set_resistance 0.034 "muls_7__12_"
set_resistance 0.016 "muls_7__11_"
set_resistance 0.016 "muls_7__10_"
set_resistance 0.030 "muls_7__0_"
set_resistance 0.013 "muls_6__9_"
set_resistance 0.016 "muls_6__8_"
set_resistance 0.015 "muls_6__7_"
set_resistance 0.025 "muls_6__6_"
set_resistance 0.013 "muls_6__5_"
set_resistance 0.031 "muls_6__4_"
set_resistance 0.018 "muls_6__3_"
set_resistance 0.030 "muls_6__2_"
set_resistance 0.016 "muls_6__20_"
set_resistance 0.015 "muls_6__1_"
set_resistance 0.030 "muls_6__19_"
set_resistance 0.030 "muls_6__18_"
set_resistance 0.024 "muls_6__17_"
set_resistance 0.014 "muls_6__16_"
set_resistance 0.025 "muls_6__15_"
set_resistance 0.029 "muls_6__14_"
set_resistance 0.034 "muls_6__13_"
set_resistance 0.034 "muls_6__12_"
set_resistance 0.036 "muls_6__11_"
set_resistance 0.019 "muls_6__10_"
set_resistance 0.035 "muls_6__0_"
set_resistance 0.088 "muls_5__9_"
set_resistance 0.091 "muls_5__8_"
set_resistance 0.061 "muls_5__7_"
set_resistance 0.076 "muls_5__6_"
set_resistance 0.083 "muls_5__5_"
set_resistance 0.071 "muls_5__4_"
set_resistance 0.094 "muls_5__3_"
set_resistance 0.095 "muls_5__2_"
set_resistance 0.084 "muls_5__20_"
set_resistance 0.077 "muls_5__1_"
set_resistance 0.085 "muls_5__19_"
set_resistance 0.081 "muls_5__18_"
set_resistance 0.149 "muls_5__17_"
set_resistance 0.098 "muls_5__16_"
set_resistance 0.110 "muls_5__15_"
set_resistance 0.106 "muls_5__14_"
set_resistance 0.088 "muls_5__13_"
set_resistance 0.089 "muls_5__12_"
set_resistance 0.084 "muls_5__11_"
set_resistance 0.087 "muls_5__10_"
set_resistance 0.088 "muls_5__0_"
set_resistance 0.071 "muls_4__9_"
set_resistance 0.047 "muls_4__8_"
set_resistance 0.021 "muls_4__7_"
set_resistance 0.014 "muls_4__6_"
set_resistance 0.014 "muls_4__5_"
set_resistance 0.014 "muls_4__4_"
set_resistance 0.014 "muls_4__3_"
set_resistance 0.014 "muls_4__2_"
set_resistance 0.079 "muls_4__20_"
set_resistance 0.028 "muls_4__1_"
set_resistance 0.108 "muls_4__19_"
set_resistance 0.107 "muls_4__18_"
set_resistance 0.111 "muls_4__17_"
set_resistance 0.087 "muls_4__16_"
set_resistance 0.106 "muls_4__15_"
set_resistance 0.069 "muls_4__14_"
set_resistance 0.062 "muls_4__13_"
set_resistance 0.095 "muls_4__12_"
set_resistance 0.061 "muls_4__11_"
set_resistance 0.077 "muls_4__10_"
set_resistance 0.057 "muls_4__0_"
set_resistance 0.019 "muls_3__9_"
set_resistance 0.028 "muls_3__8_"
set_resistance 0.021 "muls_3__7_"
set_resistance 0.017 "muls_3__6_"
set_resistance 0.017 "muls_3__5_"
set_resistance 0.035 "muls_3__4_"
set_resistance 0.028 "muls_3__3_"
set_resistance 0.029 "muls_3__2_"
set_resistance 0.022 "muls_3__20_"
set_resistance 0.033 "muls_3__1_"
set_resistance 0.034 "muls_3__19_"
set_resistance 0.034 "muls_3__18_"
set_resistance 0.018 "muls_3__17_"
set_resistance 0.020 "muls_3__16_"
set_resistance 0.033 "muls_3__15_"
set_resistance 0.015 "muls_3__14_"
set_resistance 0.013 "muls_3__13_"
set_resistance 0.018 "muls_3__12_"
set_resistance 0.031 "muls_3__11_"
set_resistance 0.038 "muls_3__10_"
set_resistance 0.029 "muls_3__0_"
set_resistance 0.071 "muls_2__9_"
set_resistance 0.043 "muls_2__8_"
set_resistance 0.020 "muls_2__7_"
set_resistance 0.017 "muls_2__6_"
set_resistance 0.025 "muls_2__5_"
set_resistance 0.018 "muls_2__4_"
set_resistance 0.016 "muls_2__3_"
set_resistance 0.037 "muls_2__2_"
set_resistance 0.033 "muls_2__20_"
set_resistance 0.020 "muls_2__1_"
set_resistance 0.037 "muls_2__19_"
set_resistance 0.016 "muls_2__18_"
set_resistance 0.035 "muls_2__17_"
set_resistance 0.013 "muls_2__16_"
set_resistance 0.020 "muls_2__15_"
set_resistance 0.062 "muls_2__14_"
set_resistance 0.060 "muls_2__13_"
set_resistance 0.063 "muls_2__12_"
set_resistance 0.063 "muls_2__11_"
set_resistance 0.064 "muls_2__10_"
set_resistance 0.040 "muls_2__0_"
set_resistance 0.074 "muls_1__9_"
set_resistance 0.116 "muls_1__8_"
set_resistance 0.148 "muls_1__7_"
set_resistance 0.134 "muls_1__6_"
set_resistance 0.135 "muls_1__5_"
set_resistance 0.105 "muls_1__4_"
set_resistance 0.081 "muls_1__3_"
set_resistance 0.049 "muls_1__2_"
set_resistance 0.043 "muls_1__20_"
set_resistance 0.039 "muls_1__1_"
set_resistance 0.031 "muls_1__19_"
set_resistance 0.032 "muls_1__18_"
set_resistance 0.026 "muls_1__17_"
set_resistance 0.031 "muls_1__16_"
set_resistance 0.030 "muls_1__15_"
set_resistance 0.030 "muls_1__14_"
set_resistance 0.037 "muls_1__13_"
set_resistance 0.030 "muls_1__12_"
set_resistance 0.030 "muls_1__11_"
set_resistance 0.053 "muls_1__10_"
set_resistance 0.051 "muls_1__0_"
set_resistance 0.023 "muls_10__9_"
set_resistance 0.021 "muls_10__8_"
set_resistance 0.014 "muls_10__7_"
set_resistance 0.016 "muls_10__6_"
set_resistance 0.014 "muls_10__5_"
set_resistance 0.015 "muls_10__4_"
set_resistance 0.029 "muls_10__3_"
set_resistance 0.031 "muls_10__2_"
set_resistance 0.039 "muls_10__20_"
set_resistance 0.018 "muls_10__1_"
set_resistance 0.019 "muls_10__19_"
set_resistance 0.038 "muls_10__18_"
set_resistance 0.015 "muls_10__17_"
set_resistance 0.020 "muls_10__16_"
set_resistance 0.013 "muls_10__15_"
set_resistance 0.014 "muls_10__14_"
set_resistance 0.015 "muls_10__13_"
set_resistance 0.014 "muls_10__12_"
set_resistance 0.024 "muls_10__11_"
set_resistance 0.023 "muls_10__10_"
set_resistance 0.038 "muls_10__0_"
set_resistance 0.029 "muls_0__9_"
set_resistance 0.029 "muls_0__8_"
set_resistance 0.025 "muls_0__7_"
set_resistance 0.025 "muls_0__6_"
set_resistance 0.026 "muls_0__5_"
set_resistance 0.033 "muls_0__4_"
set_resistance 0.049 "muls_0__3_"
set_resistance 0.060 "muls_0__2_"
set_resistance 0.054 "muls_0__20_"
set_resistance 0.086 "muls_0__1_"
set_resistance 0.044 "muls_0__19_"
set_resistance 0.026 "muls_0__18_"
set_resistance 0.036 "muls_0__17_"
set_resistance 0.030 "muls_0__16_"
set_resistance 0.031 "muls_0__15_"
set_resistance 0.031 "muls_0__14_"
set_resistance 0.013 "muls_0__13_"
set_resistance 0.016 "muls_0__12_"
set_resistance 0.017 "muls_0__11_"
set_resistance 0.030 "muls_0__10_"
set_resistance 0.102 "muls_0__0_"
set_resistance 0.125 "N99"
set_resistance 0.117 "N98"
set_resistance 0.107 "N97"
set_resistance 0.081 "N96"
set_resistance 0.079 "N95"
set_resistance 0.094 "N94"
set_resistance 0.078 "N93"
set_resistance 0.068 "N92"
set_resistance 0.057 "N91"
set_resistance 0.063 "N90"
set_resistance 0.282 "N9"
set_resistance 0.065 "N89"
set_resistance 0.039 "N88"
set_resistance 0.037 "N87"
set_resistance 0.054 "N86"
set_resistance 0.038 "N85"
set_resistance 0.038 "N84"
set_resistance 0.024 "N83"
set_resistance 0.044 "N82"
set_resistance 0.021 "N81"
set_resistance 0.048 "N80"
set_resistance 0.284 "N8"
set_resistance 0.044 "N79"
set_resistance 0.040 "N78"
set_resistance 0.041 "N77"
set_resistance 0.043 "N76"
set_resistance 0.021 "N75"
set_resistance 0.022 "N74"
set_resistance 0.034 "N73"
set_resistance 0.036 "N72"
set_resistance 0.032 "N71"
set_resistance 0.042 "N70"
set_resistance 0.240 "N7"
set_resistance 0.053 "N69"
set_resistance 0.067 "N68"
set_resistance 0.080 "N67"
set_resistance 0.086 "N66"
set_resistance 0.065 "N65"
set_resistance 0.072 "N64"
set_resistance 0.062 "N63"
set_resistance 0.059 "N62"
set_resistance 0.051 "N61"
set_resistance 0.071 "N60"
set_resistance 0.237 "N6"
set_resistance 0.081 "N59"
set_resistance 0.079 "N58"
set_resistance 0.089 "N57"
set_resistance 0.086 "N56"
set_resistance 0.088 "N55"
set_resistance 0.087 "N54"
set_resistance 0.094 "N53"
set_resistance 0.078 "N52"
set_resistance 0.085 "N51"
set_resistance 0.078 "N50"
set_resistance 0.173 "N5"
set_resistance 0.067 "N49"
set_resistance 0.071 "N48"
set_resistance 0.067 "N47"
set_resistance 0.047 "N46"
set_resistance 0.044 "N45"
set_resistance 0.032 "N44"
set_resistance 0.026 "N43"
set_resistance 0.024 "N42"
set_resistance 0.029 "N41"
set_resistance 0.033 "N40"
set_resistance 0.149 "N4"
set_resistance 0.020 "N39"
set_resistance 0.039 "N38"
set_resistance 0.023 "N37"
set_resistance 0.021 "N36"
set_resistance 0.018 "N35"
set_resistance 0.030 "N34"
set_resistance 0.035 "N33"
set_resistance 0.045 "N32"
set_resistance 0.071 "N31"
set_resistance 0.079 "N30"
set_resistance 0.201 "N3"
set_resistance 0.087 "N29"
set_resistance 0.094 "N28"
set_resistance 0.145 "N27"
set_resistance 0.094 "N26"
set_resistance 0.105 "N25"
set_resistance 0.102 "N24"
set_resistance 0.082 "N23"
set_resistance 0.141 "N22"
set_resistance 0.224 "N21"
set_resistance 0.250 "N20"
set_resistance 0.153 "N2"
set_resistance 0.265 "N19"
set_resistance 0.068 "N189"
set_resistance 0.052 "N188"
set_resistance 0.047 "N187"
set_resistance 0.051 "N186"
set_resistance 0.062 "N185"
set_resistance 0.066 "N184"
set_resistance 0.059 "N183"
set_resistance 0.057 "N182"
set_resistance 0.063 "N181"
set_resistance 0.068 "N180"
set_resistance 0.269 "N18"
set_resistance 0.091 "N179"
set_resistance 0.120 "N178"
set_resistance 0.112 "N177"
set_resistance 0.129 "N176"
set_resistance 0.103 "N175"
set_resistance 0.098 "N174"
set_resistance 0.074 "N173"
set_resistance 0.063 "N172"
set_resistance 0.044 "N171"
set_resistance 0.027 "N170"
set_resistance 0.311 "N17"
set_resistance 0.036 "N169"
set_resistance 0.038 "N168"
set_resistance 0.051 "N167"
set_resistance 0.061 "N166"
set_resistance 0.081 "N165"
set_resistance 0.088 "N164"
set_resistance 0.084 "N163"
set_resistance 0.071 "N162"
set_resistance 0.065 "N161"
set_resistance 0.067 "N160"
set_resistance 0.293 "N16"
set_resistance 0.066 "N159"
set_resistance 0.066 "N158"
set_resistance 0.040 "N157"
set_resistance 0.046 "N156"
set_resistance 0.048 "N155"
set_resistance 0.046 "N154"
set_resistance 0.008 "N153"
set_resistance 0.006 "N152"
set_resistance 0.036 "N151"
set_resistance 0.014 "N150"
set_resistance 0.287 "N15"
set_resistance 0.079 "N149"
set_resistance 0.009 "N148"
set_resistance 0.158 "N147"
set_resistance 0.169 "N146"
set_resistance 0.155 "N145"
set_resistance 0.140 "N144"
set_resistance 0.148 "N143"
set_resistance 0.122 "N142"
set_resistance 0.115 "N141"
set_resistance 0.174 "N140"
set_resistance 0.188 "N14"
set_resistance 0.100 "N139"
set_resistance 0.116 "N138"
set_resistance 0.129 "N137"
set_resistance 0.125 "N136"
set_resistance 0.104 "N135"
set_resistance 0.080 "N134"
set_resistance 0.087 "N133"
set_resistance 0.085 "N132"
set_resistance 0.097 "N131"
set_resistance 0.108 "N130"
set_resistance 0.290 "N13"
set_resistance 0.113 "N129"
set_resistance 0.095 "N128"
set_resistance 0.129 "N127"
set_resistance 0.128 "N126"
set_resistance 0.141 "N125"
set_resistance 0.153 "N124"
set_resistance 0.134 "N123"
set_resistance 0.137 "N122"
set_resistance 0.125 "N121"
set_resistance 0.123 "N120"
set_resistance 0.209 "N12"
set_resistance 0.107 "N119"
set_resistance 0.095 "N118"
set_resistance 0.081 "N117"
set_resistance 0.094 "N116"
set_resistance 0.078 "N115"
set_resistance 0.060 "N114"
set_resistance 0.040 "N113"
set_resistance 0.043 "N112"
set_resistance 0.049 "N111"
set_resistance 0.051 "N110"
set_resistance 0.197 "N11"
set_resistance 0.050 "N109"
set_resistance 0.049 "N108"
set_resistance 0.046 "N107"
set_resistance 0.027 "N106"
set_resistance 0.175 "N105"
set_resistance 0.157 "N104"
set_resistance 0.146 "N103"
set_resistance 0.130 "N102"
set_resistance 0.107 "N101"
set_resistance 0.115 "N100"
set_resistance 0.273 "N10"
set_resistance 0.224 "N1"
set_resistance 0.064 "n292"
set_resistance 0.057 "n293"
set_resistance 0.092 "n294"
set_resistance 0.097 "n295"
set_resistance 0.160 "n296"
set_resistance 0.113 "n297"
set_resistance 0.102 "n298"
set_resistance 0.104 "n299"
set_resistance 0.111 "n300"
set_resistance 0.123 "n301"
set_resistance 0.115 "n302"
set_resistance 0.021 "n303"
set_resistance 0.022 "n304"
set_resistance 0.023 "n305"
set_resistance 0.022 "n306"
set_resistance 0.024 "n307"
set_resistance 0.024 "n308"
set_resistance 0.021 "n309"
set_resistance 0.020 "n310"
set_resistance 0.016 "n311"
set_resistance 0.029 "n312"
set_resistance 0.020 "n313"
set_resistance 0.014 "n398"
set_resistance 0.018 "n399"
set_resistance 0.014 "n400"
set_resistance 0.009 "n401"
set_resistance 0.033 "n402"
set_resistance 0.021 "n403"
set_resistance 0.016 "n404"
set_resistance 0.021 "n405"
set_resistance 0.015 "n406"
set_resistance 0.015 "n407"
set_resistance 0.024 "n408"
set_resistance 0.027 "n409"
set_resistance 0.021 "n410"
set_resistance 0.033 "n411"
set_resistance 0.032 "n412"
set_resistance 0.040 "n413"
set_resistance 0.013 "n414"
set_resistance 0.029 "n415"
set_resistance 0.028 "n416"
set_resistance 0.015 "n417"
set_resistance 0.014 "n418"
set_resistance 0.021 "n419"
set_resistance 0.017 "n420"
set_resistance 0.018 "n421"
set_resistance 0.016 "n422"
set_resistance 0.030 "n423"
set_resistance 0.014 "n424"
set_resistance 0.032 "n425"
set_resistance 0.018 "n426"
set_resistance 0.028 "n427"
set_resistance 0.016 "n428"
set_resistance 0.020 "n429"
set_resistance 0.022 "n430"
set_resistance 0.013 "n431"
set_resistance 0.028 "n432"
set_resistance 0.018 "n433"
set_resistance 0.014 "n434"
set_resistance 0.015 "n435"
set_resistance 0.016 "n436"
set_resistance 0.016 "n437"
set_resistance 0.034 "n438"
set_resistance 0.014 "n439"
set_resistance 0.023 "n440"
set_resistance 0.015 "n441"
set_resistance 0.029 "n442"
set_resistance 0.024 "n443"
set_resistance 0.017 "n444"
set_resistance 0.019 "n445"
set_resistance 0.029 "n446"
set_resistance 0.021 "n447"
set_resistance 0.016 "n448"
set_resistance 0.034 "n449"
set_resistance 0.014 "n450"
set_resistance 0.037 "n451"
set_resistance 0.017 "n452"
set_resistance 0.015 "n453"
set_resistance 0.019 "n454"
set_resistance 0.037 "n455"
set_resistance 0.040 "n456"
set_resistance 0.015 "n457"
set_resistance 0.033 "n458"
set_resistance 0.032 "n459"
set_resistance 0.015 "n460"
set_resistance 0.022 "n461"
set_resistance 0.034 "n462"
set_resistance 0.022 "n463"
set_resistance 0.014 "n464"
set_resistance 0.016 "n465"
set_resistance 0.032 "n466"
set_resistance 0.015 "n467"
set_resistance 0.013 "n468"
set_resistance 0.016 "n469"
set_resistance 0.014 "n470"
set_resistance 0.017 "n471"
set_resistance 0.023 "n472"
set_resistance 0.032 "n473"
set_resistance 0.034 "n474"
set_resistance 0.013 "n475"
set_resistance 0.015 "n476"
set_resistance 0.018 "n477"
set_resistance 0.017 "n478"
set_resistance 0.014 "n479"
set_resistance 0.020 "n480"
set_resistance 0.017 "n481"
set_resistance 0.033 "n482"
set_resistance 0.026 "n483"
set_resistance 0.034 "n484"
set_resistance 0.015 "n485"
set_resistance 0.016 "n486"
set_resistance 0.040 "n487"
set_resistance 0.030 "n488"
set_resistance 0.013 "n489"
set_resistance 0.016 "n490"
set_resistance 0.030 "n491"
set_resistance 0.014 "n492"
set_resistance 0.027 "n493"
set_resistance 0.016 "n494"
set_resistance 0.021 "n495"
set_resistance 0.030 "n496"
set_resistance 0.017 "n497"
set_resistance 0.014 "n498"
set_resistance 0.017 "n499"
set_resistance 0.016 "n500"
set_resistance 0.033 "n501"
set_resistance 0.014 "n502"
set_resistance 0.017 "n503"
set_resistance 0.021 "n504"
set_resistance 0.015 "n505"
set_resistance 0.017 "n506"
set_resistance 0.018 "n507"
set_resistance 0.311 "n508"
set_resistance 0.022 "mult_66_n490"
set_resistance 0.021 "mult_66_n489"
set_resistance 0.013 "mult_66_n488"
set_resistance 0.013 "mult_66_n487"
set_resistance 0.015 "mult_66_n486"
set_resistance 0.031 "mult_66_n485"
set_resistance 0.006 "mult_66_n484"
set_resistance 0.032 "mult_66_n483"
set_resistance 0.027 "mult_66_n482"
set_resistance 0.005 "mult_66_n481"
set_resistance 0.015 "mult_66_n480"
set_resistance 0.022 "mult_66_n479"
set_resistance 0.014 "mult_66_n478"
set_resistance 0.021 "mult_66_n477"
set_resistance 0.024 "mult_66_n476"
set_resistance 0.020 "mult_66_n475"
set_resistance 0.012 "mult_66_n474"
set_resistance 0.023 "mult_66_n473"
set_resistance 0.038 "mult_66_n472"
set_resistance 0.030 "mult_66_n471"
set_resistance 0.032 "mult_66_n470"
set_resistance 0.045 "mult_66_n469"
set_resistance 0.027 "mult_66_n468"
set_resistance 0.029 "mult_66_n467"
set_resistance 0.021 "mult_66_n466"
set_resistance 0.021 "mult_66_n465"
set_resistance 0.035 "mult_66_n464"
set_resistance 0.024 "mult_66_n463"
set_resistance 0.048 "mult_66_n462"
set_resistance 0.023 "mult_66_n461"
set_resistance 0.052 "mult_66_n460"
set_resistance 0.031 "mult_66_n459"
set_resistance 0.044 "mult_66_n458"
set_resistance 0.025 "mult_66_n457"
set_resistance 0.040 "mult_66_n456"
set_resistance 0.019 "mult_66_n455"
set_resistance 0.023 "mult_66_n454"
set_resistance 0.033 "mult_66_n453"
set_resistance 0.028 "mult_66_n452"
set_resistance 0.029 "mult_66_n451"
set_resistance 0.033 "mult_66_n450"
set_resistance 0.045 "mult_66_n449"
set_resistance 0.021 "mult_66_n448"
set_resistance 0.024 "mult_66_n447"
set_resistance 0.041 "mult_66_n446"
set_resistance 0.015 "mult_66_n445"
set_resistance 0.046 "mult_66_n444"
set_resistance 0.043 "mult_66_n443"
set_resistance 0.028 "mult_66_n442"
set_resistance 0.039 "mult_66_n441"
set_resistance 0.034 "mult_66_n440"
set_resistance 0.038 "mult_66_n439"
set_resistance 0.038 "mult_66_n438"
set_resistance 0.027 "mult_66_n437"
set_resistance 0.019 "mult_66_n436"
set_resistance 0.024 "mult_66_n435"
set_resistance 0.051 "mult_66_n434"
set_resistance 0.030 "mult_66_n433"
set_resistance 0.050 "mult_66_n432"
set_resistance 0.048 "mult_66_n431"
set_resistance 0.057 "mult_66_n430"
set_resistance 0.038 "mult_66_n429"
set_resistance 0.041 "mult_66_n428"
set_resistance 0.047 "mult_66_n427"
set_resistance 0.041 "mult_66_n426"
set_resistance 0.036 "mult_66_n425"
set_resistance 0.225 "mult_66_n424"
set_resistance 0.038 "mult_66_n423"
set_resistance 0.030 "mult_66_n422"
set_resistance 0.041 "mult_66_n421"
set_resistance 0.294 "mult_66_n420"
set_resistance 0.255 "mult_66_n419"
set_resistance 0.039 "mult_66_n418"
set_resistance 0.028 "mult_66_n417"
set_resistance 0.286 "mult_66_n416"
set_resistance 0.240 "mult_66_n415"
set_resistance 0.033 "mult_66_n414"
set_resistance 0.045 "mult_66_n413"
set_resistance 0.252 "mult_66_n412"
set_resistance 0.269 "mult_66_n411"
set_resistance 0.031 "mult_66_n410"
set_resistance 0.024 "mult_66_n409"
set_resistance 0.281 "mult_66_n408"
set_resistance 0.284 "mult_66_n407"
set_resistance 0.031 "mult_66_n406"
set_resistance 0.049 "mult_66_n405"
set_resistance 0.017 "mult_66_n404"
set_resistance 0.047 "mult_66_n403"
set_resistance 0.029 "mult_66_n402"
set_resistance 0.014 "mult_66_n401"
set_resistance 0.038 "mult_66_n400"
set_resistance 0.256 "mult_66_n399"
set_resistance 0.227 "mult_66_n398"
set_resistance 0.033 "mult_66_n397"
set_resistance 0.031 "mult_66_n396"
set_resistance 0.076 "mult_66_n395"
set_resistance 0.027 "mult_66_n394"
set_resistance 0.032 "mult_66_n393"
set_resistance 0.079 "mult_66_n392"
set_resistance 0.013 "mult_66_n391"
set_resistance 0.019 "mult_66_n390"
set_resistance 0.061 "mult_66_n389"
set_resistance 0.038 "mult_66_n388"
set_resistance 0.015 "mult_66_n387"
set_resistance 0.089 "mult_66_n386"
set_resistance 0.034 "mult_66_n385"
set_resistance 0.021 "mult_66_n384"
set_resistance 0.051 "mult_66_n383"
set_resistance 0.078 "mult_66_n382"
set_resistance 0.028 "mult_66_n210"
set_resistance 0.039 "mult_66_n209"
set_resistance 0.028 "mult_66_n208"
set_resistance 0.036 "mult_66_n207"
set_resistance 0.036 "mult_66_n206"
set_resistance 0.036 "mult_66_n205"
set_resistance 0.014 "mult_66_n204"
set_resistance 0.032 "mult_66_n203"
set_resistance 0.026 "mult_66_n202"
set_resistance 0.050 "mult_66_n201"
set_resistance 0.050 "mult_66_n199"
set_resistance 0.056 "mult_66_n198"
set_resistance 0.052 "mult_66_n197"
set_resistance 0.058 "mult_66_n196"
set_resistance 0.036 "mult_66_n195"
set_resistance 0.055 "mult_66_n194"
set_resistance 0.031 "mult_66_n193"
set_resistance 0.019 "mult_66_n192"
set_resistance 0.016 "mult_66_n191"
set_resistance 0.063 "mult_66_n190"
set_resistance 0.040 "mult_66_n188"
set_resistance 0.036 "mult_66_n187"
set_resistance 0.055 "mult_66_n186"
set_resistance 0.062 "mult_66_n185"
set_resistance 0.046 "mult_66_n184"
set_resistance 0.033 "mult_66_n183"
set_resistance 0.031 "mult_66_n182"
set_resistance 0.061 "mult_66_n181"
set_resistance 0.016 "mult_66_n180"
set_resistance 0.048 "mult_66_n179"
set_resistance 0.029 "mult_66_n177"
set_resistance 0.030 "mult_66_n176"
set_resistance 0.041 "mult_66_n175"
set_resistance 0.056 "mult_66_n174"
set_resistance 0.075 "mult_66_n173"
set_resistance 0.084 "mult_66_n172"
set_resistance 0.080 "mult_66_n171"
set_resistance 0.080 "mult_66_n170"
set_resistance 0.041 "mult_66_n169"
set_resistance 0.052 "mult_66_n168"
set_resistance 0.052 "mult_66_n166"
set_resistance 0.016 "mult_66_n165"
set_resistance 0.046 "mult_66_n164"
set_resistance 0.045 "mult_66_n162"
set_resistance 0.056 "mult_66_n161"
set_resistance 0.034 "mult_66_n160"
set_resistance 0.052 "mult_66_n159"
set_resistance 0.038 "mult_66_n158"
set_resistance 0.030 "mult_66_n157"
set_resistance 0.020 "mult_66_n155"
set_resistance 0.013 "mult_66_n153"
set_resistance 0.020 "mult_66_n152"
set_resistance 0.013 "mult_66_n151"
set_resistance 0.019 "mult_66_n150"
set_resistance 0.018 "mult_66_n149"
set_resistance 0.019 "mult_66_n148"
set_resistance 0.019 "mult_66_n147"
set_resistance 0.020 "mult_66_n146"
set_resistance 0.034 "mult_66_n144"
set_resistance 0.063 "mult_66_n143"
set_resistance 0.033 "mult_66_n142"
set_resistance 0.043 "mult_66_n141"
set_resistance 0.048 "mult_66_n140"
set_resistance 0.017 "mult_66_n139"
set_resistance 0.032 "mult_66_n121"
set_resistance 0.035 "mult_66_n120"
set_resistance 0.030 "mult_66_n119"
set_resistance 0.043 "mult_66_n118"
set_resistance 0.062 "mult_66_n117"
set_resistance 0.048 "mult_66_n116"
set_resistance 0.032 "mult_66_n115"
set_resistance 0.040 "mult_66_n114"
set_resistance 0.014 "mult_66_n113"
set_resistance 0.042 "mult_66_n112"
set_resistance 0.051 "mult_66_n111"
set_resistance 0.061 "mult_66_n110"
set_resistance 0.099 "mult_66_n109"
set_resistance 0.014 "mult_66_n108"
set_resistance 0.021 "mult_66_n107"
set_resistance 0.022 "mult_66_n106"
set_resistance 0.032 "mult_66_n105"
set_resistance 0.042 "mult_66_n104"
set_resistance 0.057 "mult_66_n103"
set_resistance 0.018 "mult_66_n102"
set_resistance 0.068 "mult_66_n101"
set_resistance 0.071 "mult_66_n100"
set_resistance 0.018 "mult_66_n99"
set_resistance 0.030 "mult_66_n98"
set_resistance 0.066 "mult_66_n97"
set_resistance 0.064 "mult_66_n96"
set_resistance 0.052 "mult_66_n95"
set_resistance 0.058 "mult_66_n94"
set_resistance 0.032 "mult_66_n93"
set_resistance 0.025 "mult_66_n92"
set_resistance 0.030 "mult_66_n91"
set_resistance 0.042 "mult_66_n90"
set_resistance 0.015 "mult_66_n89"
set_resistance 0.028 "mult_66_n88"
set_resistance 0.054 "mult_66_n87"
set_resistance 0.060 "mult_66_n86"
set_resistance 0.020 "mult_66_n85"
set_resistance 0.059 "mult_66_n84"
set_resistance 0.020 "mult_66_n83"
set_resistance 0.040 "mult_66_n82"
set_resistance 0.015 "mult_66_n81"
set_resistance 0.015 "mult_66_n80"
set_resistance 0.014 "mult_66_n79"
set_resistance 0.025 "mult_66_n78"
set_resistance 0.037 "mult_66_n77"
set_resistance 0.032 "mult_66_n76"
set_resistance 0.013 "mult_66_n75"
set_resistance 0.055 "mult_66_n74"
set_resistance 0.014 "mult_66_n73"
set_resistance 0.038 "mult_66_n72"
set_resistance 0.067 "mult_66_n70"
set_resistance 0.063 "mult_66_n69"
set_resistance 0.055 "mult_66_n68"
set_resistance 0.040 "mult_66_n67"
set_resistance 0.041 "mult_66_n66"
set_resistance 0.013 "mult_66_n65"
set_resistance 0.015 "mult_66_n64"
set_resistance 0.014 "mult_66_n63"
set_resistance 0.042 "mult_66_n62"
set_resistance 0.042 "mult_66_n61"
set_resistance 0.046 "mult_66_n60"
set_resistance 0.015 "mult_66_n59"
set_resistance 0.022 "mult_66_n58"
set_resistance 0.013 "mult_66_n57"
set_resistance 0.019 "mult_66_n56"
set_resistance 0.015 "mult_66_n55"
set_resistance 0.036 "mult_66_n54"
set_resistance 0.066 "mult_66_n52"
set_resistance 0.063 "mult_66_n51"
set_resistance 0.031 "mult_66_n50"
set_resistance 0.031 "mult_66_n49"
set_resistance 0.045 "mult_66_n48"
set_resistance 0.033 "mult_66_n47"
set_resistance 0.042 "mult_66_n46"
set_resistance 0.038 "mult_66_n45"
set_resistance 0.057 "mult_66_n44"
set_resistance 0.046 "mult_66_n43"
set_resistance 0.064 "mult_66_n42"
set_resistance 0.036 "mult_66_n41"
set_resistance 0.043 "mult_66_n40"
set_resistance 0.070 "mult_66_n38"
set_resistance 0.056 "mult_66_n37"
set_resistance 0.035 "mult_66_n36"
set_resistance 0.030 "mult_66_n35"
set_resistance 0.039 "mult_66_n34"
set_resistance 0.016 "mult_66_n33"
set_resistance 0.048 "mult_66_n32"
set_resistance 0.050 "mult_66_n31"
set_resistance 0.061 "mult_66_n30"
set_resistance 0.076 "mult_66_n28"
set_resistance 0.034 "mult_66_n27"
set_resistance 0.053 "mult_66_n26"
set_resistance 0.038 "mult_66_n25"
set_resistance 0.034 "mult_66_n24"
set_resistance 0.013 "mult_66_n22"
set_resistance 0.018 "mult_66_n21"
set_resistance 0.040 "mult_66_n20"
set_resistance 0.018 "mult_66_n19"
set_resistance 0.018 "mult_66_n18"
set_resistance 0.015 "mult_66_n17"
set_resistance 0.017 "mult_66_n16"
set_resistance 0.024 "mult_66_n15"
set_resistance 0.015 "mult_66_n14"
set_resistance 0.040 "mult_66_n13"
set_resistance 0.024 "mult_66_n12"
set_resistance 0.031 "mult_66_n11"
set_resistance 0.029 "mult_66_n10"
set_resistance 0.018 "mult_66_n9"
set_resistance 0.017 "mult_66_n8"
set_resistance 0.021 "mult_66_n7"
set_resistance 0.029 "mult_66_n6"
set_resistance 0.016 "mult_66_n5"
set_resistance 0.014 "mult_66_n4"
set_resistance 0.013 "mult_66_G2_n490"
set_resistance 0.013 "mult_66_G2_n489"
set_resistance 0.015 "mult_66_G2_n488"
set_resistance 0.021 "mult_66_G2_n487"
set_resistance 0.014 "mult_66_G2_n486"
set_resistance 0.019 "mult_66_G2_n485"
set_resistance 0.013 "mult_66_G2_n484"
set_resistance 0.013 "mult_66_G2_n483"
set_resistance 0.014 "mult_66_G2_n482"
set_resistance 0.016 "mult_66_G2_n481"
set_resistance 0.015 "mult_66_G2_n480"
set_resistance 0.013 "mult_66_G2_n479"
set_resistance 0.013 "mult_66_G2_n478"
set_resistance 0.015 "mult_66_G2_n477"
set_resistance 0.018 "mult_66_G2_n476"
set_resistance 0.013 "mult_66_G2_n475"
set_resistance 0.012 "mult_66_G2_n474"
set_resistance 0.022 "mult_66_G2_n473"
set_resistance 0.027 "mult_66_G2_n472"
set_resistance 0.035 "mult_66_G2_n471"
set_resistance 0.038 "mult_66_G2_n470"
set_resistance 0.029 "mult_66_G2_n469"
set_resistance 0.036 "mult_66_G2_n468"
set_resistance 0.028 "mult_66_G2_n467"
set_resistance 0.023 "mult_66_G2_n466"
set_resistance 0.027 "mult_66_G2_n465"
set_resistance 0.025 "mult_66_G2_n464"
set_resistance 0.024 "mult_66_G2_n463"
set_resistance 0.026 "mult_66_G2_n462"
set_resistance 0.044 "mult_66_G2_n461"
set_resistance 0.030 "mult_66_G2_n460"
set_resistance 0.037 "mult_66_G2_n459"
set_resistance 0.032 "mult_66_G2_n458"
set_resistance 0.040 "mult_66_G2_n457"
set_resistance 0.026 "mult_66_G2_n456"
set_resistance 0.023 "mult_66_G2_n455"
set_resistance 0.040 "mult_66_G2_n454"
set_resistance 0.046 "mult_66_G2_n453"
set_resistance 0.041 "mult_66_G2_n452"
set_resistance 0.027 "mult_66_G2_n451"
set_resistance 0.032 "mult_66_G2_n450"
set_resistance 0.040 "mult_66_G2_n449"
set_resistance 0.025 "mult_66_G2_n448"
set_resistance 0.040 "mult_66_G2_n447"
set_resistance 0.015 "mult_66_G2_n446"
set_resistance 0.032 "mult_66_G2_n445"
set_resistance 0.054 "mult_66_G2_n444"
set_resistance 0.071 "mult_66_G2_n443"
set_resistance 0.038 "mult_66_G2_n442"
set_resistance 0.035 "mult_66_G2_n441"
set_resistance 0.042 "mult_66_G2_n440"
set_resistance 0.023 "mult_66_G2_n439"
set_resistance 0.032 "mult_66_G2_n438"
set_resistance 0.037 "mult_66_G2_n437"
set_resistance 0.021 "mult_66_G2_n436"
set_resistance 0.016 "mult_66_G2_n435"
set_resistance 0.053 "mult_66_G2_n434"
set_resistance 0.043 "mult_66_G2_n433"
set_resistance 0.038 "mult_66_G2_n432"
set_resistance 0.044 "mult_66_G2_n431"
set_resistance 0.027 "mult_66_G2_n430"
set_resistance 0.038 "mult_66_G2_n429"
set_resistance 0.052 "mult_66_G2_n428"
set_resistance 0.040 "mult_66_G2_n427"
set_resistance 0.053 "mult_66_G2_n426"
set_resistance 0.057 "mult_66_G2_n425"
set_resistance 0.262 "mult_66_G2_n424"
set_resistance 0.060 "mult_66_G2_n423"
set_resistance 0.032 "mult_66_G2_n422"
set_resistance 0.033 "mult_66_G2_n421"
set_resistance 0.338 "mult_66_G2_n420"
set_resistance 0.280 "mult_66_G2_n419"
set_resistance 0.038 "mult_66_G2_n418"
set_resistance 0.041 "mult_66_G2_n417"
set_resistance 0.266 "mult_66_G2_n416"
set_resistance 0.268 "mult_66_G2_n415"
set_resistance 0.035 "mult_66_G2_n414"
set_resistance 0.066 "mult_66_G2_n413"
set_resistance 0.320 "mult_66_G2_n412"
set_resistance 0.308 "mult_66_G2_n411"
set_resistance 0.041 "mult_66_G2_n410"
set_resistance 0.024 "mult_66_G2_n409"
set_resistance 0.273 "mult_66_G2_n408"
set_resistance 0.266 "mult_66_G2_n407"
set_resistance 0.042 "mult_66_G2_n406"
set_resistance 0.032 "mult_66_G2_n405"
set_resistance 0.014 "mult_66_G2_n404"
set_resistance 0.027 "mult_66_G2_n403"
set_resistance 0.018 "mult_66_G2_n402"
set_resistance 0.013 "mult_66_G2_n401"
set_resistance 0.018 "mult_66_G2_n400"
set_resistance 0.280 "mult_66_G2_n399"
set_resistance 0.277 "mult_66_G2_n398"
set_resistance 0.040 "mult_66_G2_n397"
set_resistance 0.036 "mult_66_G2_n396"
set_resistance 0.128 "mult_66_G2_n395"
set_resistance 0.043 "mult_66_G2_n394"
set_resistance 0.022 "mult_66_G2_n393"
set_resistance 0.092 "mult_66_G2_n392"
set_resistance 0.045 "mult_66_G2_n391"
set_resistance 0.035 "mult_66_G2_n390"
set_resistance 0.124 "mult_66_G2_n389"
set_resistance 0.020 "mult_66_G2_n388"
set_resistance 0.040 "mult_66_G2_n387"
set_resistance 0.080 "mult_66_G2_n386"
set_resistance 0.033 "mult_66_G2_n385"
set_resistance 0.030 "mult_66_G2_n384"
set_resistance 0.040 "mult_66_G2_n383"
set_resistance 0.097 "mult_66_G2_n382"
set_resistance 0.015 "mult_66_G2_n210"
set_resistance 0.041 "mult_66_G2_n209"
set_resistance 0.023 "mult_66_G2_n208"
set_resistance 0.022 "mult_66_G2_n207"
set_resistance 0.041 "mult_66_G2_n206"
set_resistance 0.057 "mult_66_G2_n205"
set_resistance 0.050 "mult_66_G2_n204"
set_resistance 0.037 "mult_66_G2_n203"
set_resistance 0.043 "mult_66_G2_n202"
set_resistance 0.037 "mult_66_G2_n201"
set_resistance 0.034 "mult_66_G2_n199"
set_resistance 0.031 "mult_66_G2_n198"
set_resistance 0.019 "mult_66_G2_n197"
set_resistance 0.021 "mult_66_G2_n196"
set_resistance 0.026 "mult_66_G2_n195"
set_resistance 0.025 "mult_66_G2_n194"
set_resistance 0.028 "mult_66_G2_n193"
set_resistance 0.013 "mult_66_G2_n192"
set_resistance 0.029 "mult_66_G2_n191"
set_resistance 0.042 "mult_66_G2_n190"
set_resistance 0.057 "mult_66_G2_n188"
set_resistance 0.034 "mult_66_G2_n187"
set_resistance 0.036 "mult_66_G2_n186"
set_resistance 0.015 "mult_66_G2_n185"
set_resistance 0.043 "mult_66_G2_n184"
set_resistance 0.034 "mult_66_G2_n183"
set_resistance 0.068 "mult_66_G2_n182"
set_resistance 0.092 "mult_66_G2_n181"
set_resistance 0.055 "mult_66_G2_n180"
set_resistance 0.065 "mult_66_G2_n179"
set_resistance 0.035 "mult_66_G2_n177"
set_resistance 0.042 "mult_66_G2_n176"
set_resistance 0.036 "mult_66_G2_n175"
set_resistance 0.056 "mult_66_G2_n174"
set_resistance 0.091 "mult_66_G2_n173"
set_resistance 0.088 "mult_66_G2_n172"
set_resistance 0.095 "mult_66_G2_n171"
set_resistance 0.091 "mult_66_G2_n170"
set_resistance 0.061 "mult_66_G2_n169"
set_resistance 0.067 "mult_66_G2_n168"
set_resistance 0.019 "mult_66_G2_n166"
set_resistance 0.020 "mult_66_G2_n165"
set_resistance 0.033 "mult_66_G2_n164"
set_resistance 0.041 "mult_66_G2_n162"
set_resistance 0.049 "mult_66_G2_n161"
set_resistance 0.043 "mult_66_G2_n160"
set_resistance 0.036 "mult_66_G2_n159"
set_resistance 0.037 "mult_66_G2_n158"
set_resistance 0.028 "mult_66_G2_n157"
set_resistance 0.012 "mult_66_G2_n155"
set_resistance 0.026 "mult_66_G2_n153"
set_resistance 0.034 "mult_66_G2_n152"
set_resistance 0.035 "mult_66_G2_n151"
set_resistance 0.017 "mult_66_G2_n150"
set_resistance 0.021 "mult_66_G2_n149"
set_resistance 0.020 "mult_66_G2_n148"
set_resistance 0.030 "mult_66_G2_n147"
set_resistance 0.035 "mult_66_G2_n146"
set_resistance 0.019 "mult_66_G2_n144"
set_resistance 0.034 "mult_66_G2_n143"
set_resistance 0.018 "mult_66_G2_n142"
set_resistance 0.014 "mult_66_G2_n141"
set_resistance 0.051 "mult_66_G2_n140"
set_resistance 0.032 "mult_66_G2_n139"
set_resistance 0.039 "mult_66_G2_n121"
set_resistance 0.013 "mult_66_G2_n120"
set_resistance 0.041 "mult_66_G2_n119"
set_resistance 0.030 "mult_66_G2_n118"
set_resistance 0.065 "mult_66_G2_n117"
set_resistance 0.039 "mult_66_G2_n116"
set_resistance 0.030 "mult_66_G2_n115"
set_resistance 0.032 "mult_66_G2_n114"
set_resistance 0.017 "mult_66_G2_n113"
set_resistance 0.022 "mult_66_G2_n112"
set_resistance 0.055 "mult_66_G2_n111"
set_resistance 0.047 "mult_66_G2_n110"
set_resistance 0.057 "mult_66_G2_n109"
set_resistance 0.019 "mult_66_G2_n108"
set_resistance 0.017 "mult_66_G2_n107"
set_resistance 0.028 "mult_66_G2_n106"
set_resistance 0.046 "mult_66_G2_n105"
set_resistance 0.042 "mult_66_G2_n104"
set_resistance 0.030 "mult_66_G2_n103"
set_resistance 0.029 "mult_66_G2_n102"
set_resistance 0.046 "mult_66_G2_n101"
set_resistance 0.045 "mult_66_G2_n100"
set_resistance 0.039 "mult_66_G2_n99"
set_resistance 0.031 "mult_66_G2_n98"
set_resistance 0.018 "mult_66_G2_n97"
set_resistance 0.013 "mult_66_G2_n96"
set_resistance 0.021 "mult_66_G2_n95"
set_resistance 0.043 "mult_66_G2_n94"
set_resistance 0.013 "mult_66_G2_n93"
set_resistance 0.029 "mult_66_G2_n92"
set_resistance 0.043 "mult_66_G2_n91"
set_resistance 0.044 "mult_66_G2_n90"
set_resistance 0.031 "mult_66_G2_n89"
set_resistance 0.030 "mult_66_G2_n88"
set_resistance 0.036 "mult_66_G2_n87"
set_resistance 0.040 "mult_66_G2_n86"
set_resistance 0.031 "mult_66_G2_n85"
set_resistance 0.042 "mult_66_G2_n84"
set_resistance 0.023 "mult_66_G2_n83"
set_resistance 0.056 "mult_66_G2_n82"
set_resistance 0.014 "mult_66_G2_n81"
set_resistance 0.020 "mult_66_G2_n80"
set_resistance 0.026 "mult_66_G2_n79"
set_resistance 0.018 "mult_66_G2_n78"
set_resistance 0.043 "mult_66_G2_n77"
set_resistance 0.034 "mult_66_G2_n76"
set_resistance 0.015 "mult_66_G2_n75"
set_resistance 0.020 "mult_66_G2_n74"
set_resistance 0.038 "mult_66_G2_n73"
set_resistance 0.016 "mult_66_G2_n72"
set_resistance 0.069 "mult_66_G2_n70"
set_resistance 0.042 "mult_66_G2_n69"
set_resistance 0.056 "mult_66_G2_n68"
set_resistance 0.024 "mult_66_G2_n67"
set_resistance 0.034 "mult_66_G2_n66"
set_resistance 0.026 "mult_66_G2_n65"
set_resistance 0.041 "mult_66_G2_n64"
set_resistance 0.054 "mult_66_G2_n63"
set_resistance 0.020 "mult_66_G2_n62"
set_resistance 0.042 "mult_66_G2_n61"
set_resistance 0.034 "mult_66_G2_n60"
set_resistance 0.013 "mult_66_G2_n59"
set_resistance 0.018 "mult_66_G2_n58"
set_resistance 0.016 "mult_66_G2_n57"
set_resistance 0.019 "mult_66_G2_n56"
set_resistance 0.017 "mult_66_G2_n55"
set_resistance 0.033 "mult_66_G2_n54"
set_resistance 0.072 "mult_66_G2_n52"
set_resistance 0.041 "mult_66_G2_n51"
set_resistance 0.028 "mult_66_G2_n50"
set_resistance 0.015 "mult_66_G2_n49"
set_resistance 0.041 "mult_66_G2_n48"
set_resistance 0.025 "mult_66_G2_n47"
set_resistance 0.041 "mult_66_G2_n46"
set_resistance 0.049 "mult_66_G2_n45"
set_resistance 0.048 "mult_66_G2_n44"
set_resistance 0.032 "mult_66_G2_n43"
set_resistance 0.029 "mult_66_G2_n42"
set_resistance 0.031 "mult_66_G2_n41"
set_resistance 0.042 "mult_66_G2_n40"
set_resistance 0.043 "mult_66_G2_n38"
set_resistance 0.037 "mult_66_G2_n37"
set_resistance 0.041 "mult_66_G2_n36"
set_resistance 0.044 "mult_66_G2_n35"
set_resistance 0.055 "mult_66_G2_n34"
set_resistance 0.044 "mult_66_G2_n33"
set_resistance 0.066 "mult_66_G2_n32"
set_resistance 0.060 "mult_66_G2_n31"
set_resistance 0.063 "mult_66_G2_n30"
set_resistance 0.074 "mult_66_G2_n28"
set_resistance 0.041 "mult_66_G2_n27"
set_resistance 0.053 "mult_66_G2_n26"
set_resistance 0.031 "mult_66_G2_n25"
set_resistance 0.034 "mult_66_G2_n24"
set_resistance 0.018 "mult_66_G2_n22"
set_resistance 0.023 "mult_66_G2_n21"
set_resistance 0.018 "mult_66_G2_n20"
set_resistance 0.033 "mult_66_G2_n19"
set_resistance 0.034 "mult_66_G2_n18"
set_resistance 0.026 "mult_66_G2_n17"
set_resistance 0.044 "mult_66_G2_n16"
set_resistance 0.041 "mult_66_G2_n15"
set_resistance 0.043 "mult_66_G2_n14"
set_resistance 0.043 "mult_66_G2_n13"
set_resistance 0.018 "mult_66_G2_n12"
set_resistance 0.056 "mult_66_G2_n11"
set_resistance 0.036 "mult_66_G2_n10"
set_resistance 0.023 "mult_66_G2_n9"
set_resistance 0.016 "mult_66_G2_n8"
set_resistance 0.017 "mult_66_G2_n7"
set_resistance 0.023 "mult_66_G2_n6"
set_resistance 0.016 "mult_66_G2_n5"
set_resistance 0.017 "mult_66_G2_n4"
set_resistance 0.016 "mult_66_G3_n490"
set_resistance 0.013 "mult_66_G3_n489"
set_resistance 0.021 "mult_66_G3_n488"
set_resistance 0.017 "mult_66_G3_n487"
set_resistance 0.013 "mult_66_G3_n486"
set_resistance 0.017 "mult_66_G3_n485"
set_resistance 0.019 "mult_66_G3_n484"
set_resistance 0.013 "mult_66_G3_n483"
set_resistance 0.015 "mult_66_G3_n482"
set_resistance 0.013 "mult_66_G3_n481"
set_resistance 0.018 "mult_66_G3_n480"
set_resistance 0.013 "mult_66_G3_n479"
set_resistance 0.007 "mult_66_G3_n478"
set_resistance 0.006 "mult_66_G3_n477"
set_resistance 0.015 "mult_66_G3_n476"
set_resistance 0.035 "mult_66_G3_n475"
set_resistance 0.012 "mult_66_G3_n474"
set_resistance 0.020 "mult_66_G3_n473"
set_resistance 0.043 "mult_66_G3_n472"
set_resistance 0.040 "mult_66_G3_n471"
set_resistance 0.038 "mult_66_G3_n470"
set_resistance 0.049 "mult_66_G3_n469"
set_resistance 0.040 "mult_66_G3_n468"
set_resistance 0.031 "mult_66_G3_n467"
set_resistance 0.025 "mult_66_G3_n466"
set_resistance 0.017 "mult_66_G3_n465"
set_resistance 0.038 "mult_66_G3_n464"
set_resistance 0.032 "mult_66_G3_n463"
set_resistance 0.037 "mult_66_G3_n462"
set_resistance 0.071 "mult_66_G3_n461"
set_resistance 0.028 "mult_66_G3_n460"
set_resistance 0.027 "mult_66_G3_n459"
set_resistance 0.033 "mult_66_G3_n458"
set_resistance 0.030 "mult_66_G3_n457"
set_resistance 0.016 "mult_66_G3_n456"
set_resistance 0.015 "mult_66_G3_n455"
set_resistance 0.024 "mult_66_G3_n454"
set_resistance 0.030 "mult_66_G3_n453"
set_resistance 0.025 "mult_66_G3_n452"
set_resistance 0.027 "mult_66_G3_n451"
set_resistance 0.028 "mult_66_G3_n450"
set_resistance 0.032 "mult_66_G3_n449"
set_resistance 0.035 "mult_66_G3_n448"
set_resistance 0.026 "mult_66_G3_n447"
set_resistance 0.019 "mult_66_G3_n446"
set_resistance 0.046 "mult_66_G3_n445"
set_resistance 0.026 "mult_66_G3_n444"
set_resistance 0.030 "mult_66_G3_n443"
set_resistance 0.028 "mult_66_G3_n442"
set_resistance 0.034 "mult_66_G3_n441"
set_resistance 0.042 "mult_66_G3_n440"
set_resistance 0.044 "mult_66_G3_n439"
set_resistance 0.037 "mult_66_G3_n438"
set_resistance 0.017 "mult_66_G3_n437"
set_resistance 0.030 "mult_66_G3_n436"
set_resistance 0.023 "mult_66_G3_n435"
set_resistance 0.047 "mult_66_G3_n434"
set_resistance 0.052 "mult_66_G3_n433"
set_resistance 0.043 "mult_66_G3_n432"
set_resistance 0.027 "mult_66_G3_n431"
set_resistance 0.023 "mult_66_G3_n430"
set_resistance 0.039 "mult_66_G3_n429"
set_resistance 0.044 "mult_66_G3_n428"
set_resistance 0.040 "mult_66_G3_n427"
set_resistance 0.042 "mult_66_G3_n426"
set_resistance 0.040 "mult_66_G3_n425"
set_resistance 0.222 "mult_66_G3_n424"
set_resistance 0.041 "mult_66_G3_n423"
set_resistance 0.051 "mult_66_G3_n422"
set_resistance 0.033 "mult_66_G3_n421"
set_resistance 0.370 "mult_66_G3_n420"
set_resistance 0.328 "mult_66_G3_n419"
set_resistance 0.023 "mult_66_G3_n418"
set_resistance 0.032 "mult_66_G3_n417"
set_resistance 0.286 "mult_66_G3_n416"
set_resistance 0.238 "mult_66_G3_n415"
set_resistance 0.036 "mult_66_G3_n414"
set_resistance 0.043 "mult_66_G3_n413"
set_resistance 0.284 "mult_66_G3_n412"
set_resistance 0.256 "mult_66_G3_n411"
set_resistance 0.031 "mult_66_G3_n410"
set_resistance 0.035 "mult_66_G3_n409"
set_resistance 0.414 "mult_66_G3_n408"
set_resistance 0.332 "mult_66_G3_n407"
set_resistance 0.040 "mult_66_G3_n406"
set_resistance 0.020 "mult_66_G3_n405"
set_resistance 0.036 "mult_66_G3_n404"
set_resistance 0.027 "mult_66_G3_n403"
set_resistance 0.007 "mult_66_G3_n402"
set_resistance 0.050 "mult_66_G3_n401"
set_resistance 0.024 "mult_66_G3_n400"
set_resistance 0.223 "mult_66_G3_n399"
set_resistance 0.239 "mult_66_G3_n398"
set_resistance 0.041 "mult_66_G3_n397"
set_resistance 0.077 "mult_66_G3_n396"
set_resistance 0.096 "mult_66_G3_n395"
set_resistance 0.038 "mult_66_G3_n394"
set_resistance 0.034 "mult_66_G3_n393"
set_resistance 0.073 "mult_66_G3_n392"
set_resistance 0.034 "mult_66_G3_n391"
set_resistance 0.031 "mult_66_G3_n390"
set_resistance 0.050 "mult_66_G3_n389"
set_resistance 0.015 "mult_66_G3_n388"
set_resistance 0.017 "mult_66_G3_n387"
set_resistance 0.102 "mult_66_G3_n386"
set_resistance 0.033 "mult_66_G3_n385"
set_resistance 0.037 "mult_66_G3_n384"
set_resistance 0.046 "mult_66_G3_n383"
set_resistance 0.118 "mult_66_G3_n382"
set_resistance 0.025 "mult_66_G3_n210"
set_resistance 0.040 "mult_66_G3_n209"
set_resistance 0.034 "mult_66_G3_n208"
set_resistance 0.029 "mult_66_G3_n207"
set_resistance 0.035 "mult_66_G3_n206"
set_resistance 0.062 "mult_66_G3_n205"
set_resistance 0.055 "mult_66_G3_n204"
set_resistance 0.091 "mult_66_G3_n203"
set_resistance 0.083 "mult_66_G3_n202"
set_resistance 0.103 "mult_66_G3_n201"
set_resistance 0.024 "mult_66_G3_n199"
set_resistance 0.022 "mult_66_G3_n198"
set_resistance 0.030 "mult_66_G3_n197"
set_resistance 0.037 "mult_66_G3_n196"
set_resistance 0.025 "mult_66_G3_n195"
set_resistance 0.030 "mult_66_G3_n194"
set_resistance 0.082 "mult_66_G3_n193"
set_resistance 0.071 "mult_66_G3_n192"
set_resistance 0.043 "mult_66_G3_n191"
set_resistance 0.061 "mult_66_G3_n190"
set_resistance 0.048 "mult_66_G3_n188"
set_resistance 0.018 "mult_66_G3_n187"
set_resistance 0.027 "mult_66_G3_n186"
set_resistance 0.036 "mult_66_G3_n185"
set_resistance 0.034 "mult_66_G3_n184"
set_resistance 0.042 "mult_66_G3_n183"
set_resistance 0.028 "mult_66_G3_n182"
set_resistance 0.034 "mult_66_G3_n181"
set_resistance 0.056 "mult_66_G3_n180"
set_resistance 0.015 "mult_66_G3_n179"
set_resistance 0.025 "mult_66_G3_n177"
set_resistance 0.015 "mult_66_G3_n176"
set_resistance 0.054 "mult_66_G3_n175"
set_resistance 0.035 "mult_66_G3_n174"
set_resistance 0.038 "mult_66_G3_n173"
set_resistance 0.036 "mult_66_G3_n172"
set_resistance 0.038 "mult_66_G3_n171"
set_resistance 0.024 "mult_66_G3_n170"
set_resistance 0.023 "mult_66_G3_n169"
set_resistance 0.033 "mult_66_G3_n168"
set_resistance 0.016 "mult_66_G3_n166"
set_resistance 0.030 "mult_66_G3_n165"
set_resistance 0.058 "mult_66_G3_n164"
set_resistance 0.039 "mult_66_G3_n162"
set_resistance 0.023 "mult_66_G3_n161"
set_resistance 0.045 "mult_66_G3_n160"
set_resistance 0.058 "mult_66_G3_n159"
set_resistance 0.056 "mult_66_G3_n158"
set_resistance 0.029 "mult_66_G3_n157"
set_resistance 0.022 "mult_66_G3_n155"
set_resistance 0.027 "mult_66_G3_n153"
set_resistance 0.037 "mult_66_G3_n152"
set_resistance 0.014 "mult_66_G3_n151"
set_resistance 0.023 "mult_66_G3_n150"
set_resistance 0.020 "mult_66_G3_n149"
set_resistance 0.017 "mult_66_G3_n148"
set_resistance 0.019 "mult_66_G3_n147"
set_resistance 0.038 "mult_66_G3_n146"
set_resistance 0.018 "mult_66_G3_n144"
set_resistance 0.021 "mult_66_G3_n143"
set_resistance 0.028 "mult_66_G3_n142"
set_resistance 0.027 "mult_66_G3_n141"
set_resistance 0.033 "mult_66_G3_n140"
set_resistance 0.031 "mult_66_G3_n139"
set_resistance 0.016 "mult_66_G3_n121"
set_resistance 0.018 "mult_66_G3_n120"
set_resistance 0.031 "mult_66_G3_n119"
set_resistance 0.038 "mult_66_G3_n118"
set_resistance 0.050 "mult_66_G3_n117"
set_resistance 0.030 "mult_66_G3_n116"
set_resistance 0.017 "mult_66_G3_n115"
set_resistance 0.037 "mult_66_G3_n114"
set_resistance 0.025 "mult_66_G3_n113"
set_resistance 0.015 "mult_66_G3_n112"
set_resistance 0.055 "mult_66_G3_n111"
set_resistance 0.032 "mult_66_G3_n110"
set_resistance 0.083 "mult_66_G3_n109"
set_resistance 0.013 "mult_66_G3_n108"
set_resistance 0.035 "mult_66_G3_n107"
set_resistance 0.057 "mult_66_G3_n106"
set_resistance 0.017 "mult_66_G3_n105"
set_resistance 0.015 "mult_66_G3_n104"
set_resistance 0.051 "mult_66_G3_n103"
set_resistance 0.037 "mult_66_G3_n102"
set_resistance 0.013 "mult_66_G3_n101"
set_resistance 0.025 "mult_66_G3_n100"
set_resistance 0.046 "mult_66_G3_n99"
set_resistance 0.030 "mult_66_G3_n98"
set_resistance 0.060 "mult_66_G3_n97"
set_resistance 0.032 "mult_66_G3_n96"
set_resistance 0.023 "mult_66_G3_n95"
set_resistance 0.016 "mult_66_G3_n94"
set_resistance 0.038 "mult_66_G3_n93"
set_resistance 0.027 "mult_66_G3_n92"
set_resistance 0.050 "mult_66_G3_n91"
set_resistance 0.018 "mult_66_G3_n90"
set_resistance 0.020 "mult_66_G3_n89"
set_resistance 0.033 "mult_66_G3_n88"
set_resistance 0.031 "mult_66_G3_n87"
set_resistance 0.036 "mult_66_G3_n86"
set_resistance 0.035 "mult_66_G3_n85"
set_resistance 0.034 "mult_66_G3_n84"
set_resistance 0.023 "mult_66_G3_n83"
set_resistance 0.043 "mult_66_G3_n82"
set_resistance 0.037 "mult_66_G3_n81"
set_resistance 0.032 "mult_66_G3_n80"
set_resistance 0.031 "mult_66_G3_n79"
set_resistance 0.043 "mult_66_G3_n78"
set_resistance 0.042 "mult_66_G3_n77"
set_resistance 0.040 "mult_66_G3_n76"
set_resistance 0.022 "mult_66_G3_n75"
set_resistance 0.025 "mult_66_G3_n74"
set_resistance 0.044 "mult_66_G3_n73"
set_resistance 0.030 "mult_66_G3_n72"
set_resistance 0.089 "mult_66_G3_n70"
set_resistance 0.019 "mult_66_G3_n69"
set_resistance 0.033 "mult_66_G3_n68"
set_resistance 0.028 "mult_66_G3_n67"
set_resistance 0.016 "mult_66_G3_n66"
set_resistance 0.013 "mult_66_G3_n65"
set_resistance 0.033 "mult_66_G3_n64"
set_resistance 0.066 "mult_66_G3_n63"
set_resistance 0.041 "mult_66_G3_n62"
set_resistance 0.027 "mult_66_G3_n61"
set_resistance 0.030 "mult_66_G3_n60"
set_resistance 0.014 "mult_66_G3_n59"
set_resistance 0.058 "mult_66_G3_n58"
set_resistance 0.035 "mult_66_G3_n57"
set_resistance 0.034 "mult_66_G3_n56"
set_resistance 0.024 "mult_66_G3_n55"
set_resistance 0.033 "mult_66_G3_n54"
set_resistance 0.037 "mult_66_G3_n52"
set_resistance 0.015 "mult_66_G3_n51"
set_resistance 0.015 "mult_66_G3_n50"
set_resistance 0.030 "mult_66_G3_n49"
set_resistance 0.033 "mult_66_G3_n48"
set_resistance 0.015 "mult_66_G3_n47"
set_resistance 0.051 "mult_66_G3_n46"
set_resistance 0.031 "mult_66_G3_n45"
set_resistance 0.014 "mult_66_G3_n44"
set_resistance 0.026 "mult_66_G3_n43"
set_resistance 0.056 "mult_66_G3_n42"
set_resistance 0.013 "mult_66_G3_n41"
set_resistance 0.041 "mult_66_G3_n40"
set_resistance 0.050 "mult_66_G3_n38"
set_resistance 0.022 "mult_66_G3_n37"
set_resistance 0.042 "mult_66_G3_n36"
set_resistance 0.035 "mult_66_G3_n35"
set_resistance 0.013 "mult_66_G3_n34"
set_resistance 0.040 "mult_66_G3_n33"
set_resistance 0.051 "mult_66_G3_n32"
set_resistance 0.014 "mult_66_G3_n31"
set_resistance 0.045 "mult_66_G3_n30"
set_resistance 0.061 "mult_66_G3_n28"
set_resistance 0.023 "mult_66_G3_n27"
set_resistance 0.044 "mult_66_G3_n26"
set_resistance 0.030 "mult_66_G3_n25"
set_resistance 0.035 "mult_66_G3_n24"
set_resistance 0.015 "mult_66_G3_n22"
set_resistance 0.031 "mult_66_G3_n21"
set_resistance 0.035 "mult_66_G3_n20"
set_resistance 0.029 "mult_66_G3_n19"
set_resistance 0.018 "mult_66_G3_n18"
set_resistance 0.030 "mult_66_G3_n17"
set_resistance 0.031 "mult_66_G3_n16"
set_resistance 0.049 "mult_66_G3_n15"
set_resistance 0.014 "mult_66_G3_n14"
set_resistance 0.042 "mult_66_G3_n13"
set_resistance 0.026 "mult_66_G3_n12"
set_resistance 0.045 "mult_66_G3_n11"
set_resistance 0.023 "mult_66_G3_n10"
set_resistance 0.055 "mult_66_G3_n9"
set_resistance 0.033 "mult_66_G3_n8"
set_resistance 0.045 "mult_66_G3_n7"
set_resistance 0.025 "mult_66_G3_n6"
set_resistance 0.015 "mult_66_G3_n5"
set_resistance 0.014 "mult_66_G3_n4"
set_resistance 0.029 "mult_66_G4_n490"
set_resistance 0.025 "mult_66_G4_n489"
set_resistance 0.006 "mult_66_G4_n488"
set_resistance 0.008 "mult_66_G4_n487"
set_resistance 0.020 "mult_66_G4_n486"
set_resistance 0.014 "mult_66_G4_n485"
set_resistance 0.028 "mult_66_G4_n484"
set_resistance 0.015 "mult_66_G4_n483"
set_resistance 0.005 "mult_66_G4_n482"
set_resistance 0.013 "mult_66_G4_n481"
set_resistance 0.015 "mult_66_G4_n480"
set_resistance 0.006 "mult_66_G4_n479"
set_resistance 0.018 "mult_66_G4_n478"
set_resistance 0.005 "mult_66_G4_n477"
set_resistance 0.015 "mult_66_G4_n476"
set_resistance 0.016 "mult_66_G4_n475"
set_resistance 0.012 "mult_66_G4_n474"
set_resistance 0.014 "mult_66_G4_n473"
set_resistance 0.042 "mult_66_G4_n472"
set_resistance 0.034 "mult_66_G4_n471"
set_resistance 0.044 "mult_66_G4_n470"
set_resistance 0.044 "mult_66_G4_n469"
set_resistance 0.030 "mult_66_G4_n468"
set_resistance 0.046 "mult_66_G4_n467"
set_resistance 0.027 "mult_66_G4_n466"
set_resistance 0.021 "mult_66_G4_n465"
set_resistance 0.042 "mult_66_G4_n464"
set_resistance 0.027 "mult_66_G4_n463"
set_resistance 0.044 "mult_66_G4_n462"
set_resistance 0.046 "mult_66_G4_n461"
set_resistance 0.041 "mult_66_G4_n460"
set_resistance 0.033 "mult_66_G4_n459"
set_resistance 0.034 "mult_66_G4_n458"
set_resistance 0.052 "mult_66_G4_n457"
set_resistance 0.013 "mult_66_G4_n456"
set_resistance 0.023 "mult_66_G4_n455"
set_resistance 0.029 "mult_66_G4_n454"
set_resistance 0.054 "mult_66_G4_n453"
set_resistance 0.043 "mult_66_G4_n452"
set_resistance 0.022 "mult_66_G4_n451"
set_resistance 0.027 "mult_66_G4_n450"
set_resistance 0.027 "mult_66_G4_n449"
set_resistance 0.027 "mult_66_G4_n448"
set_resistance 0.032 "mult_66_G4_n447"
set_resistance 0.012 "mult_66_G4_n446"
set_resistance 0.020 "mult_66_G4_n445"
set_resistance 0.048 "mult_66_G4_n444"
set_resistance 0.034 "mult_66_G4_n443"
set_resistance 0.031 "mult_66_G4_n442"
set_resistance 0.031 "mult_66_G4_n441"
set_resistance 0.034 "mult_66_G4_n440"
set_resistance 0.039 "mult_66_G4_n439"
set_resistance 0.032 "mult_66_G4_n438"
set_resistance 0.038 "mult_66_G4_n437"
set_resistance 0.015 "mult_66_G4_n436"
set_resistance 0.020 "mult_66_G4_n435"
set_resistance 0.033 "mult_66_G4_n434"
set_resistance 0.036 "mult_66_G4_n433"
set_resistance 0.028 "mult_66_G4_n432"
set_resistance 0.032 "mult_66_G4_n431"
set_resistance 0.029 "mult_66_G4_n430"
set_resistance 0.029 "mult_66_G4_n429"
set_resistance 0.042 "mult_66_G4_n428"
set_resistance 0.039 "mult_66_G4_n427"
set_resistance 0.037 "mult_66_G4_n426"
set_resistance 0.025 "mult_66_G4_n425"
set_resistance 0.242 "mult_66_G4_n424"
set_resistance 0.021 "mult_66_G4_n423"
set_resistance 0.025 "mult_66_G4_n422"
set_resistance 0.031 "mult_66_G4_n421"
set_resistance 0.311 "mult_66_G4_n420"
set_resistance 0.255 "mult_66_G4_n419"
set_resistance 0.040 "mult_66_G4_n418"
set_resistance 0.051 "mult_66_G4_n417"
set_resistance 0.313 "mult_66_G4_n416"
set_resistance 0.269 "mult_66_G4_n415"
set_resistance 0.036 "mult_66_G4_n414"
set_resistance 0.048 "mult_66_G4_n413"
set_resistance 0.316 "mult_66_G4_n412"
set_resistance 0.287 "mult_66_G4_n411"
set_resistance 0.029 "mult_66_G4_n410"
set_resistance 0.029 "mult_66_G4_n409"
set_resistance 0.308 "mult_66_G4_n408"
set_resistance 0.292 "mult_66_G4_n407"
set_resistance 0.031 "mult_66_G4_n406"
set_resistance 0.022 "mult_66_G4_n405"
set_resistance 0.032 "mult_66_G4_n404"
set_resistance 0.031 "mult_66_G4_n403"
set_resistance 0.014 "mult_66_G4_n402"
set_resistance 0.014 "mult_66_G4_n401"
set_resistance 0.043 "mult_66_G4_n400"
set_resistance 0.285 "mult_66_G4_n399"
set_resistance 0.263 "mult_66_G4_n398"
set_resistance 0.051 "mult_66_G4_n397"
set_resistance 0.065 "mult_66_G4_n396"
set_resistance 0.108 "mult_66_G4_n395"
set_resistance 0.081 "mult_66_G4_n394"
set_resistance 0.021 "mult_66_G4_n393"
set_resistance 0.071 "mult_66_G4_n392"
set_resistance 0.033 "mult_66_G4_n391"
set_resistance 0.014 "mult_66_G4_n390"
set_resistance 0.079 "mult_66_G4_n389"
set_resistance 0.020 "mult_66_G4_n388"
set_resistance 0.024 "mult_66_G4_n387"
set_resistance 0.067 "mult_66_G4_n386"
set_resistance 0.018 "mult_66_G4_n385"
set_resistance 0.013 "mult_66_G4_n384"
set_resistance 0.041 "mult_66_G4_n383"
set_resistance 0.103 "mult_66_G4_n382"
set_resistance 0.031 "mult_66_G4_n210"
set_resistance 0.036 "mult_66_G4_n209"
set_resistance 0.028 "mult_66_G4_n208"
set_resistance 0.043 "mult_66_G4_n207"
set_resistance 0.049 "mult_66_G4_n206"
set_resistance 0.053 "mult_66_G4_n205"
set_resistance 0.044 "mult_66_G4_n204"
set_resistance 0.056 "mult_66_G4_n203"
set_resistance 0.048 "mult_66_G4_n202"
set_resistance 0.062 "mult_66_G4_n201"
set_resistance 0.019 "mult_66_G4_n199"
set_resistance 0.014 "mult_66_G4_n198"
set_resistance 0.017 "mult_66_G4_n197"
set_resistance 0.019 "mult_66_G4_n196"
set_resistance 0.015 "mult_66_G4_n195"
set_resistance 0.037 "mult_66_G4_n194"
set_resistance 0.042 "mult_66_G4_n193"
set_resistance 0.041 "mult_66_G4_n192"
set_resistance 0.045 "mult_66_G4_n191"
set_resistance 0.052 "mult_66_G4_n190"
set_resistance 0.037 "mult_66_G4_n188"
set_resistance 0.042 "mult_66_G4_n187"
set_resistance 0.042 "mult_66_G4_n186"
set_resistance 0.053 "mult_66_G4_n185"
set_resistance 0.027 "mult_66_G4_n184"
set_resistance 0.025 "mult_66_G4_n183"
set_resistance 0.027 "mult_66_G4_n182"
set_resistance 0.043 "mult_66_G4_n181"
set_resistance 0.038 "mult_66_G4_n180"
set_resistance 0.047 "mult_66_G4_n179"
set_resistance 0.044 "mult_66_G4_n177"
set_resistance 0.028 "mult_66_G4_n176"
set_resistance 0.055 "mult_66_G4_n175"
set_resistance 0.053 "mult_66_G4_n174"
set_resistance 0.073 "mult_66_G4_n173"
set_resistance 0.077 "mult_66_G4_n172"
set_resistance 0.085 "mult_66_G4_n171"
set_resistance 0.069 "mult_66_G4_n170"
set_resistance 0.050 "mult_66_G4_n169"
set_resistance 0.046 "mult_66_G4_n168"
set_resistance 0.041 "mult_66_G4_n166"
set_resistance 0.029 "mult_66_G4_n165"
set_resistance 0.036 "mult_66_G4_n164"
set_resistance 0.028 "mult_66_G4_n162"
set_resistance 0.031 "mult_66_G4_n161"
set_resistance 0.023 "mult_66_G4_n160"
set_resistance 0.035 "mult_66_G4_n159"
set_resistance 0.016 "mult_66_G4_n158"
set_resistance 0.034 "mult_66_G4_n157"
set_resistance 0.032 "mult_66_G4_n155"
set_resistance 0.015 "mult_66_G4_n153"
set_resistance 0.033 "mult_66_G4_n152"
set_resistance 0.013 "mult_66_G4_n151"
set_resistance 0.034 "mult_66_G4_n150"
set_resistance 0.014 "mult_66_G4_n149"
set_resistance 0.016 "mult_66_G4_n148"
set_resistance 0.037 "mult_66_G4_n147"
set_resistance 0.016 "mult_66_G4_n146"
set_resistance 0.027 "mult_66_G4_n144"
set_resistance 0.020 "mult_66_G4_n143"
set_resistance 0.031 "mult_66_G4_n142"
set_resistance 0.030 "mult_66_G4_n141"
set_resistance 0.034 "mult_66_G4_n140"
set_resistance 0.017 "mult_66_G4_n139"
set_resistance 0.016 "mult_66_G4_n121"
set_resistance 0.040 "mult_66_G4_n120"
set_resistance 0.020 "mult_66_G4_n119"
set_resistance 0.031 "mult_66_G4_n118"
set_resistance 0.046 "mult_66_G4_n117"
set_resistance 0.020 "mult_66_G4_n116"
set_resistance 0.029 "mult_66_G4_n115"
set_resistance 0.031 "mult_66_G4_n114"
set_resistance 0.018 "mult_66_G4_n113"
set_resistance 0.042 "mult_66_G4_n112"
set_resistance 0.014 "mult_66_G4_n111"
set_resistance 0.030 "mult_66_G4_n110"
set_resistance 0.044 "mult_66_G4_n109"
set_resistance 0.031 "mult_66_G4_n108"
set_resistance 0.027 "mult_66_G4_n107"
set_resistance 0.032 "mult_66_G4_n106"
set_resistance 0.034 "mult_66_G4_n105"
set_resistance 0.021 "mult_66_G4_n104"
set_resistance 0.031 "mult_66_G4_n103"
set_resistance 0.019 "mult_66_G4_n102"
set_resistance 0.017 "mult_66_G4_n101"
set_resistance 0.049 "mult_66_G4_n100"
set_resistance 0.024 "mult_66_G4_n99"
set_resistance 0.039 "mult_66_G4_n98"
set_resistance 0.040 "mult_66_G4_n97"
set_resistance 0.028 "mult_66_G4_n96"
set_resistance 0.034 "mult_66_G4_n95"
set_resistance 0.031 "mult_66_G4_n94"
set_resistance 0.014 "mult_66_G4_n93"
set_resistance 0.045 "mult_66_G4_n92"
set_resistance 0.046 "mult_66_G4_n91"
set_resistance 0.013 "mult_66_G4_n90"
set_resistance 0.031 "mult_66_G4_n89"
set_resistance 0.041 "mult_66_G4_n88"
set_resistance 0.039 "mult_66_G4_n87"
set_resistance 0.048 "mult_66_G4_n86"
set_resistance 0.013 "mult_66_G4_n85"
set_resistance 0.018 "mult_66_G4_n84"
set_resistance 0.024 "mult_66_G4_n83"
set_resistance 0.035 "mult_66_G4_n82"
set_resistance 0.014 "mult_66_G4_n81"
set_resistance 0.024 "mult_66_G4_n80"
set_resistance 0.021 "mult_66_G4_n79"
set_resistance 0.024 "mult_66_G4_n78"
set_resistance 0.029 "mult_66_G4_n77"
set_resistance 0.017 "mult_66_G4_n76"
set_resistance 0.017 "mult_66_G4_n75"
set_resistance 0.018 "mult_66_G4_n74"
set_resistance 0.029 "mult_66_G4_n73"
set_resistance 0.022 "mult_66_G4_n72"
set_resistance 0.104 "mult_66_G4_n70"
set_resistance 0.043 "mult_66_G4_n69"
set_resistance 0.022 "mult_66_G4_n68"
set_resistance 0.031 "mult_66_G4_n67"
set_resistance 0.012 "mult_66_G4_n66"
set_resistance 0.033 "mult_66_G4_n65"
set_resistance 0.031 "mult_66_G4_n64"
set_resistance 0.013 "mult_66_G4_n63"
set_resistance 0.020 "mult_66_G4_n62"
set_resistance 0.021 "mult_66_G4_n61"
set_resistance 0.014 "mult_66_G4_n60"
set_resistance 0.035 "mult_66_G4_n59"
set_resistance 0.031 "mult_66_G4_n58"
set_resistance 0.015 "mult_66_G4_n57"
set_resistance 0.029 "mult_66_G4_n56"
set_resistance 0.014 "mult_66_G4_n55"
set_resistance 0.014 "mult_66_G4_n54"
set_resistance 0.076 "mult_66_G4_n52"
set_resistance 0.035 "mult_66_G4_n51"
set_resistance 0.030 "mult_66_G4_n50"
set_resistance 0.015 "mult_66_G4_n49"
set_resistance 0.033 "mult_66_G4_n48"
set_resistance 0.014 "mult_66_G4_n47"
set_resistance 0.028 "mult_66_G4_n46"
set_resistance 0.054 "mult_66_G4_n45"
set_resistance 0.015 "mult_66_G4_n44"
set_resistance 0.033 "mult_66_G4_n43"
set_resistance 0.038 "mult_66_G4_n42"
set_resistance 0.019 "mult_66_G4_n41"
set_resistance 0.015 "mult_66_G4_n40"
set_resistance 0.036 "mult_66_G4_n38"
set_resistance 0.028 "mult_66_G4_n37"
set_resistance 0.016 "mult_66_G4_n36"
set_resistance 0.047 "mult_66_G4_n35"
set_resistance 0.027 "mult_66_G4_n34"
set_resistance 0.025 "mult_66_G4_n33"
set_resistance 0.045 "mult_66_G4_n32"
set_resistance 0.051 "mult_66_G4_n31"
set_resistance 0.045 "mult_66_G4_n30"
set_resistance 0.060 "mult_66_G4_n28"
set_resistance 0.024 "mult_66_G4_n27"
set_resistance 0.021 "mult_66_G4_n26"
set_resistance 0.015 "mult_66_G4_n25"
set_resistance 0.023 "mult_66_G4_n24"
set_resistance 0.020 "mult_66_G4_n22"
set_resistance 0.072 "mult_66_G4_n21"
set_resistance 0.015 "mult_66_G4_n20"
set_resistance 0.030 "mult_66_G4_n19"
set_resistance 0.031 "mult_66_G4_n18"
set_resistance 0.033 "mult_66_G4_n17"
set_resistance 0.029 "mult_66_G4_n16"
set_resistance 0.031 "mult_66_G4_n15"
set_resistance 0.028 "mult_66_G4_n14"
set_resistance 0.056 "mult_66_G4_n13"
set_resistance 0.017 "mult_66_G4_n12"
set_resistance 0.044 "mult_66_G4_n11"
set_resistance 0.053 "mult_66_G4_n10"
set_resistance 0.015 "mult_66_G4_n9"
set_resistance 0.029 "mult_66_G4_n8"
set_resistance 0.042 "mult_66_G4_n7"
set_resistance 0.018 "mult_66_G4_n6"
set_resistance 0.030 "mult_66_G4_n5"
set_resistance 0.014 "mult_66_G4_n4"
set_resistance 0.015 "mult_66_G5_n490"
set_resistance 0.015 "mult_66_G5_n489"
set_resistance 0.031 "mult_66_G5_n488"
set_resistance 0.014 "mult_66_G5_n487"
set_resistance 0.007 "mult_66_G5_n486"
set_resistance 0.027 "mult_66_G5_n485"
set_resistance 0.006 "mult_66_G5_n484"
set_resistance 0.015 "mult_66_G5_n483"
set_resistance 0.032 "mult_66_G5_n482"
set_resistance 0.024 "mult_66_G5_n481"
set_resistance 0.025 "mult_66_G5_n480"
set_resistance 0.029 "mult_66_G5_n479"
set_resistance 0.018 "mult_66_G5_n478"
set_resistance 0.022 "mult_66_G5_n477"
set_resistance 0.001 "mult_66_G5_n476"
set_resistance 0.006 "mult_66_G5_n475"
set_resistance 0.024 "mult_66_G5_n474"
set_resistance 0.016 "mult_66_G5_n473"
set_resistance 0.041 "mult_66_G5_n472"
set_resistance 0.036 "mult_66_G5_n471"
set_resistance 0.042 "mult_66_G5_n470"
set_resistance 0.049 "mult_66_G5_n469"
set_resistance 0.033 "mult_66_G5_n468"
set_resistance 0.041 "mult_66_G5_n467"
set_resistance 0.021 "mult_66_G5_n466"
set_resistance 0.013 "mult_66_G5_n465"
set_resistance 0.041 "mult_66_G5_n464"
set_resistance 0.045 "mult_66_G5_n463"
set_resistance 0.047 "mult_66_G5_n462"
set_resistance 0.033 "mult_66_G5_n461"
set_resistance 0.046 "mult_66_G5_n460"
set_resistance 0.053 "mult_66_G5_n459"
set_resistance 0.039 "mult_66_G5_n458"
set_resistance 0.050 "mult_66_G5_n457"
set_resistance 0.019 "mult_66_G5_n456"
set_resistance 0.016 "mult_66_G5_n455"
set_resistance 0.033 "mult_66_G5_n454"
set_resistance 0.047 "mult_66_G5_n453"
set_resistance 0.057 "mult_66_G5_n452"
set_resistance 0.027 "mult_66_G5_n451"
set_resistance 0.045 "mult_66_G5_n450"
set_resistance 0.044 "mult_66_G5_n449"
set_resistance 0.037 "mult_66_G5_n448"
set_resistance 0.054 "mult_66_G5_n447"
set_resistance 0.029 "mult_66_G5_n446"
set_resistance 0.015 "mult_66_G5_n445"
set_resistance 0.032 "mult_66_G5_n444"
set_resistance 0.054 "mult_66_G5_n443"
set_resistance 0.046 "mult_66_G5_n442"
set_resistance 0.038 "mult_66_G5_n441"
set_resistance 0.048 "mult_66_G5_n440"
set_resistance 0.028 "mult_66_G5_n439"
set_resistance 0.042 "mult_66_G5_n438"
set_resistance 0.031 "mult_66_G5_n437"
set_resistance 0.021 "mult_66_G5_n436"
set_resistance 0.022 "mult_66_G5_n435"
set_resistance 0.045 "mult_66_G5_n434"
set_resistance 0.029 "mult_66_G5_n433"
set_resistance 0.057 "mult_66_G5_n432"
set_resistance 0.044 "mult_66_G5_n431"
set_resistance 0.055 "mult_66_G5_n430"
set_resistance 0.045 "mult_66_G5_n429"
set_resistance 0.031 "mult_66_G5_n428"
set_resistance 0.047 "mult_66_G5_n427"
set_resistance 0.039 "mult_66_G5_n426"
set_resistance 0.028 "mult_66_G5_n425"
set_resistance 0.231 "mult_66_G5_n424"
set_resistance 0.054 "mult_66_G5_n423"
set_resistance 0.046 "mult_66_G5_n422"
set_resistance 0.046 "mult_66_G5_n421"
set_resistance 0.269 "mult_66_G5_n420"
set_resistance 0.293 "mult_66_G5_n419"
set_resistance 0.047 "mult_66_G5_n418"
set_resistance 0.052 "mult_66_G5_n417"
set_resistance 0.343 "mult_66_G5_n416"
set_resistance 0.312 "mult_66_G5_n415"
set_resistance 0.039 "mult_66_G5_n414"
set_resistance 0.075 "mult_66_G5_n413"
set_resistance 0.317 "mult_66_G5_n412"
set_resistance 0.295 "mult_66_G5_n411"
set_resistance 0.059 "mult_66_G5_n410"
set_resistance 0.020 "mult_66_G5_n409"
set_resistance 0.262 "mult_66_G5_n408"
set_resistance 0.254 "mult_66_G5_n407"
set_resistance 0.048 "mult_66_G5_n406"
set_resistance 0.014 "mult_66_G5_n405"
set_resistance 0.019 "mult_66_G5_n404"
set_resistance 0.027 "mult_66_G5_n403"
set_resistance 0.001 "mult_66_G5_n402"
set_resistance 0.050 "mult_66_G5_n401"
set_resistance 0.018 "mult_66_G5_n400"
set_resistance 0.214 "mult_66_G5_n399"
set_resistance 0.240 "mult_66_G5_n398"
set_resistance 0.034 "mult_66_G5_n397"
set_resistance 0.048 "mult_66_G5_n396"
set_resistance 0.091 "mult_66_G5_n395"
set_resistance 0.042 "mult_66_G5_n394"
set_resistance 0.014 "mult_66_G5_n393"
set_resistance 0.107 "mult_66_G5_n392"
set_resistance 0.015 "mult_66_G5_n391"
set_resistance 0.036 "mult_66_G5_n390"
set_resistance 0.083 "mult_66_G5_n389"
set_resistance 0.015 "mult_66_G5_n388"
set_resistance 0.015 "mult_66_G5_n387"
set_resistance 0.083 "mult_66_G5_n386"
set_resistance 0.027 "mult_66_G5_n385"
set_resistance 0.033 "mult_66_G5_n384"
set_resistance 0.058 "mult_66_G5_n383"
set_resistance 0.049 "mult_66_G5_n382"
set_resistance 0.033 "mult_66_G5_n210"
set_resistance 0.051 "mult_66_G5_n209"
set_resistance 0.037 "mult_66_G5_n208"
set_resistance 0.057 "mult_66_G5_n207"
set_resistance 0.084 "mult_66_G5_n206"
set_resistance 0.027 "mult_66_G5_n205"
set_resistance 0.076 "mult_66_G5_n204"
set_resistance 0.028 "mult_66_G5_n203"
set_resistance 0.046 "mult_66_G5_n202"
set_resistance 0.053 "mult_66_G5_n201"
set_resistance 0.036 "mult_66_G5_n199"
set_resistance 0.051 "mult_66_G5_n198"
set_resistance 0.049 "mult_66_G5_n197"
set_resistance 0.047 "mult_66_G5_n196"
set_resistance 0.027 "mult_66_G5_n195"
set_resistance 0.014 "mult_66_G5_n194"
set_resistance 0.030 "mult_66_G5_n193"
set_resistance 0.014 "mult_66_G5_n192"
set_resistance 0.034 "mult_66_G5_n191"
set_resistance 0.022 "mult_66_G5_n190"
set_resistance 0.018 "mult_66_G5_n188"
set_resistance 0.027 "mult_66_G5_n187"
set_resistance 0.043 "mult_66_G5_n186"
set_resistance 0.039 "mult_66_G5_n185"
set_resistance 0.047 "mult_66_G5_n184"
set_resistance 0.036 "mult_66_G5_n183"
set_resistance 0.028 "mult_66_G5_n182"
set_resistance 0.038 "mult_66_G5_n181"
set_resistance 0.016 "mult_66_G5_n180"
set_resistance 0.038 "mult_66_G5_n179"
set_resistance 0.030 "mult_66_G5_n177"
set_resistance 0.018 "mult_66_G5_n176"
set_resistance 0.061 "mult_66_G5_n175"
set_resistance 0.055 "mult_66_G5_n174"
set_resistance 0.027 "mult_66_G5_n173"
set_resistance 0.036 "mult_66_G5_n172"
set_resistance 0.052 "mult_66_G5_n171"
set_resistance 0.034 "mult_66_G5_n170"
set_resistance 0.028 "mult_66_G5_n169"
set_resistance 0.034 "mult_66_G5_n168"
set_resistance 0.040 "mult_66_G5_n166"
set_resistance 0.042 "mult_66_G5_n165"
set_resistance 0.095 "mult_66_G5_n164"
set_resistance 0.064 "mult_66_G5_n162"
set_resistance 0.054 "mult_66_G5_n161"
set_resistance 0.054 "mult_66_G5_n160"
set_resistance 0.074 "mult_66_G5_n159"
set_resistance 0.061 "mult_66_G5_n158"
set_resistance 0.046 "mult_66_G5_n157"
set_resistance 0.033 "mult_66_G5_n155"
set_resistance 0.049 "mult_66_G5_n153"
set_resistance 0.056 "mult_66_G5_n152"
set_resistance 0.036 "mult_66_G5_n151"
set_resistance 0.049 "mult_66_G5_n150"
set_resistance 0.048 "mult_66_G5_n149"
set_resistance 0.050 "mult_66_G5_n148"
set_resistance 0.035 "mult_66_G5_n147"
set_resistance 0.029 "mult_66_G5_n146"
set_resistance 0.020 "mult_66_G5_n144"
set_resistance 0.035 "mult_66_G5_n143"
set_resistance 0.035 "mult_66_G5_n142"
set_resistance 0.034 "mult_66_G5_n141"
set_resistance 0.025 "mult_66_G5_n140"
set_resistance 0.022 "mult_66_G5_n139"
set_resistance 0.016 "mult_66_G5_n121"
set_resistance 0.027 "mult_66_G5_n120"
set_resistance 0.015 "mult_66_G5_n119"
set_resistance 0.022 "mult_66_G5_n118"
set_resistance 0.014 "mult_66_G5_n117"
set_resistance 0.033 "mult_66_G5_n116"
set_resistance 0.016 "mult_66_G5_n115"
set_resistance 0.017 "mult_66_G5_n114"
set_resistance 0.092 "mult_66_G5_n113"
set_resistance 0.060 "mult_66_G5_n112"
set_resistance 0.046 "mult_66_G5_n111"
set_resistance 0.015 "mult_66_G5_n110"
set_resistance 0.063 "mult_66_G5_n109"
set_resistance 0.039 "mult_66_G5_n108"
set_resistance 0.018 "mult_66_G5_n107"
set_resistance 0.031 "mult_66_G5_n106"
set_resistance 0.074 "mult_66_G5_n105"
set_resistance 0.019 "mult_66_G5_n104"
set_resistance 0.065 "mult_66_G5_n103"
set_resistance 0.019 "mult_66_G5_n102"
set_resistance 0.015 "mult_66_G5_n101"
set_resistance 0.044 "mult_66_G5_n100"
set_resistance 0.032 "mult_66_G5_n99"
set_resistance 0.035 "mult_66_G5_n98"
set_resistance 0.042 "mult_66_G5_n97"
set_resistance 0.060 "mult_66_G5_n96"
set_resistance 0.049 "mult_66_G5_n95"
set_resistance 0.032 "mult_66_G5_n94"
set_resistance 0.076 "mult_66_G5_n93"
set_resistance 0.077 "mult_66_G5_n92"
set_resistance 0.038 "mult_66_G5_n91"
set_resistance 0.014 "mult_66_G5_n90"
set_resistance 0.047 "mult_66_G5_n89"
set_resistance 0.071 "mult_66_G5_n88"
set_resistance 0.034 "mult_66_G5_n87"
set_resistance 0.042 "mult_66_G5_n86"
set_resistance 0.026 "mult_66_G5_n85"
set_resistance 0.045 "mult_66_G5_n84"
set_resistance 0.039 "mult_66_G5_n83"
set_resistance 0.028 "mult_66_G5_n82"
set_resistance 0.050 "mult_66_G5_n81"
set_resistance 0.047 "mult_66_G5_n80"
set_resistance 0.066 "mult_66_G5_n79"
set_resistance 0.060 "mult_66_G5_n78"
set_resistance 0.067 "mult_66_G5_n77"
set_resistance 0.031 "mult_66_G5_n76"
set_resistance 0.040 "mult_66_G5_n75"
set_resistance 0.037 "mult_66_G5_n74"
set_resistance 0.045 "mult_66_G5_n73"
set_resistance 0.015 "mult_66_G5_n72"
set_resistance 0.083 "mult_66_G5_n70"
set_resistance 0.039 "mult_66_G5_n69"
set_resistance 0.036 "mult_66_G5_n68"
set_resistance 0.032 "mult_66_G5_n67"
set_resistance 0.053 "mult_66_G5_n66"
set_resistance 0.038 "mult_66_G5_n65"
set_resistance 0.042 "mult_66_G5_n64"
set_resistance 0.053 "mult_66_G5_n63"
set_resistance 0.043 "mult_66_G5_n62"
set_resistance 0.034 "mult_66_G5_n61"
set_resistance 0.042 "mult_66_G5_n60"
set_resistance 0.023 "mult_66_G5_n59"
set_resistance 0.036 "mult_66_G5_n58"
set_resistance 0.048 "mult_66_G5_n57"
set_resistance 0.032 "mult_66_G5_n56"
set_resistance 0.064 "mult_66_G5_n55"
set_resistance 0.027 "mult_66_G5_n54"
set_resistance 0.045 "mult_66_G5_n52"
set_resistance 0.043 "mult_66_G5_n51"
set_resistance 0.045 "mult_66_G5_n50"
set_resistance 0.014 "mult_66_G5_n49"
set_resistance 0.044 "mult_66_G5_n48"
set_resistance 0.072 "mult_66_G5_n47"
set_resistance 0.025 "mult_66_G5_n46"
set_resistance 0.034 "mult_66_G5_n45"
set_resistance 0.047 "mult_66_G5_n44"
set_resistance 0.013 "mult_66_G5_n43"
set_resistance 0.038 "mult_66_G5_n42"
set_resistance 0.033 "mult_66_G5_n41"
set_resistance 0.031 "mult_66_G5_n40"
set_resistance 0.040 "mult_66_G5_n38"
set_resistance 0.030 "mult_66_G5_n37"
set_resistance 0.042 "mult_66_G5_n36"
set_resistance 0.023 "mult_66_G5_n35"
set_resistance 0.033 "mult_66_G5_n34"
set_resistance 0.015 "mult_66_G5_n33"
set_resistance 0.016 "mult_66_G5_n32"
set_resistance 0.025 "mult_66_G5_n31"
set_resistance 0.032 "mult_66_G5_n30"
set_resistance 0.053 "mult_66_G5_n28"
set_resistance 0.032 "mult_66_G5_n27"
set_resistance 0.034 "mult_66_G5_n26"
set_resistance 0.035 "mult_66_G5_n25"
set_resistance 0.018 "mult_66_G5_n24"
set_resistance 0.016 "mult_66_G5_n22"
set_resistance 0.031 "mult_66_G5_n21"
set_resistance 0.029 "mult_66_G5_n20"
set_resistance 0.032 "mult_66_G5_n19"
set_resistance 0.029 "mult_66_G5_n18"
set_resistance 0.029 "mult_66_G5_n17"
set_resistance 0.043 "mult_66_G5_n16"
set_resistance 0.034 "mult_66_G5_n15"
set_resistance 0.018 "mult_66_G5_n14"
set_resistance 0.023 "mult_66_G5_n13"
set_resistance 0.021 "mult_66_G5_n12"
set_resistance 0.027 "mult_66_G5_n11"
set_resistance 0.036 "mult_66_G5_n10"
set_resistance 0.070 "mult_66_G5_n9"
set_resistance 0.036 "mult_66_G5_n8"
set_resistance 0.023 "mult_66_G5_n7"
set_resistance 0.027 "mult_66_G5_n6"
set_resistance 0.034 "mult_66_G5_n5"
set_resistance 0.034 "mult_66_G5_n4"
set_resistance 0.015 "mult_66_G6_n490"
set_resistance 0.027 "mult_66_G6_n489"
set_resistance 0.020 "mult_66_G6_n488"
set_resistance 0.013 "mult_66_G6_n487"
set_resistance 0.033 "mult_66_G6_n486"
set_resistance 0.013 "mult_66_G6_n485"
set_resistance 0.019 "mult_66_G6_n484"
set_resistance 0.019 "mult_66_G6_n483"
set_resistance 0.019 "mult_66_G6_n482"
set_resistance 0.019 "mult_66_G6_n481"
set_resistance 0.026 "mult_66_G6_n480"
set_resistance 0.013 "mult_66_G6_n479"
set_resistance 0.022 "mult_66_G6_n478"
set_resistance 0.027 "mult_66_G6_n477"
set_resistance 0.013 "mult_66_G6_n476"
set_resistance 0.006 "mult_66_G6_n475"
set_resistance 0.012 "mult_66_G6_n474"
set_resistance 0.016 "mult_66_G6_n473"
set_resistance 0.046 "mult_66_G6_n472"
set_resistance 0.029 "mult_66_G6_n471"
set_resistance 0.031 "mult_66_G6_n470"
set_resistance 0.037 "mult_66_G6_n469"
set_resistance 0.035 "mult_66_G6_n468"
set_resistance 0.032 "mult_66_G6_n467"
set_resistance 0.015 "mult_66_G6_n466"
set_resistance 0.021 "mult_66_G6_n465"
set_resistance 0.025 "mult_66_G6_n464"
set_resistance 0.039 "mult_66_G6_n463"
set_resistance 0.044 "mult_66_G6_n462"
set_resistance 0.057 "mult_66_G6_n461"
set_resistance 0.035 "mult_66_G6_n460"
set_resistance 0.025 "mult_66_G6_n459"
set_resistance 0.030 "mult_66_G6_n458"
set_resistance 0.023 "mult_66_G6_n457"
set_resistance 0.020 "mult_66_G6_n456"
set_resistance 0.058 "mult_66_G6_n455"
set_resistance 0.040 "mult_66_G6_n454"
set_resistance 0.040 "mult_66_G6_n453"
set_resistance 0.054 "mult_66_G6_n452"
set_resistance 0.040 "mult_66_G6_n451"
set_resistance 0.044 "mult_66_G6_n450"
set_resistance 0.037 "mult_66_G6_n449"
set_resistance 0.043 "mult_66_G6_n448"
set_resistance 0.023 "mult_66_G6_n447"
set_resistance 0.013 "mult_66_G6_n446"
set_resistance 0.057 "mult_66_G6_n445"
set_resistance 0.038 "mult_66_G6_n444"
set_resistance 0.032 "mult_66_G6_n443"
set_resistance 0.040 "mult_66_G6_n442"
set_resistance 0.039 "mult_66_G6_n441"
set_resistance 0.039 "mult_66_G6_n440"
set_resistance 0.031 "mult_66_G6_n439"
set_resistance 0.035 "mult_66_G6_n438"
set_resistance 0.027 "mult_66_G6_n437"
set_resistance 0.015 "mult_66_G6_n436"
set_resistance 0.039 "mult_66_G6_n435"
set_resistance 0.032 "mult_66_G6_n434"
set_resistance 0.044 "mult_66_G6_n433"
set_resistance 0.027 "mult_66_G6_n432"
set_resistance 0.055 "mult_66_G6_n431"
set_resistance 0.026 "mult_66_G6_n430"
set_resistance 0.034 "mult_66_G6_n429"
set_resistance 0.038 "mult_66_G6_n428"
set_resistance 0.047 "mult_66_G6_n427"
set_resistance 0.034 "mult_66_G6_n426"
set_resistance 0.037 "mult_66_G6_n425"
set_resistance 0.235 "mult_66_G6_n424"
set_resistance 0.035 "mult_66_G6_n423"
set_resistance 0.035 "mult_66_G6_n422"
set_resistance 0.037 "mult_66_G6_n421"
set_resistance 0.355 "mult_66_G6_n420"
set_resistance 0.295 "mult_66_G6_n419"
set_resistance 0.039 "mult_66_G6_n418"
set_resistance 0.023 "mult_66_G6_n417"
set_resistance 0.295 "mult_66_G6_n416"
set_resistance 0.261 "mult_66_G6_n415"
set_resistance 0.042 "mult_66_G6_n414"
set_resistance 0.037 "mult_66_G6_n413"
set_resistance 0.305 "mult_66_G6_n412"
set_resistance 0.247 "mult_66_G6_n411"
set_resistance 0.042 "mult_66_G6_n410"
set_resistance 0.047 "mult_66_G6_n409"
set_resistance 0.352 "mult_66_G6_n408"
set_resistance 0.277 "mult_66_G6_n407"
set_resistance 0.030 "mult_66_G6_n406"
set_resistance 0.036 "mult_66_G6_n405"
set_resistance 0.027 "mult_66_G6_n404"
set_resistance 0.026 "mult_66_G6_n403"
set_resistance 0.007 "mult_66_G6_n402"
set_resistance 0.017 "mult_66_G6_n401"
set_resistance 0.036 "mult_66_G6_n400"
set_resistance 0.241 "mult_66_G6_n399"
set_resistance 0.281 "mult_66_G6_n398"
set_resistance 0.066 "mult_66_G6_n397"
set_resistance 0.043 "mult_66_G6_n396"
set_resistance 0.065 "mult_66_G6_n395"
set_resistance 0.014 "mult_66_G6_n394"
set_resistance 0.018 "mult_66_G6_n393"
set_resistance 0.075 "mult_66_G6_n392"
set_resistance 0.033 "mult_66_G6_n391"
set_resistance 0.023 "mult_66_G6_n390"
set_resistance 0.110 "mult_66_G6_n389"
set_resistance 0.020 "mult_66_G6_n388"
set_resistance 0.024 "mult_66_G6_n387"
set_resistance 0.086 "mult_66_G6_n386"
set_resistance 0.025 "mult_66_G6_n385"
set_resistance 0.026 "mult_66_G6_n384"
set_resistance 0.046 "mult_66_G6_n383"
set_resistance 0.105 "mult_66_G6_n382"
set_resistance 0.033 "mult_66_G6_n210"
set_resistance 0.034 "mult_66_G6_n209"
set_resistance 0.037 "mult_66_G6_n208"
set_resistance 0.050 "mult_66_G6_n207"
set_resistance 0.050 "mult_66_G6_n206"
set_resistance 0.052 "mult_66_G6_n205"
set_resistance 0.052 "mult_66_G6_n204"
set_resistance 0.043 "mult_66_G6_n203"
set_resistance 0.035 "mult_66_G6_n202"
set_resistance 0.055 "mult_66_G6_n201"
set_resistance 0.036 "mult_66_G6_n199"
set_resistance 0.033 "mult_66_G6_n198"
set_resistance 0.042 "mult_66_G6_n197"
set_resistance 0.019 "mult_66_G6_n196"
set_resistance 0.037 "mult_66_G6_n195"
set_resistance 0.013 "mult_66_G6_n194"
set_resistance 0.015 "mult_66_G6_n193"
set_resistance 0.020 "mult_66_G6_n192"
set_resistance 0.029 "mult_66_G6_n191"
set_resistance 0.037 "mult_66_G6_n190"
set_resistance 0.012 "mult_66_G6_n188"
set_resistance 0.015 "mult_66_G6_n187"
set_resistance 0.026 "mult_66_G6_n186"
set_resistance 0.040 "mult_66_G6_n185"
set_resistance 0.047 "mult_66_G6_n184"
set_resistance 0.028 "mult_66_G6_n183"
set_resistance 0.048 "mult_66_G6_n182"
set_resistance 0.060 "mult_66_G6_n181"
set_resistance 0.033 "mult_66_G6_n180"
set_resistance 0.054 "mult_66_G6_n179"
set_resistance 0.017 "mult_66_G6_n177"
set_resistance 0.041 "mult_66_G6_n176"
set_resistance 0.037 "mult_66_G6_n175"
set_resistance 0.057 "mult_66_G6_n174"
set_resistance 0.076 "mult_66_G6_n173"
set_resistance 0.067 "mult_66_G6_n172"
set_resistance 0.058 "mult_66_G6_n171"
set_resistance 0.046 "mult_66_G6_n170"
set_resistance 0.042 "mult_66_G6_n169"
set_resistance 0.055 "mult_66_G6_n168"
set_resistance 0.032 "mult_66_G6_n166"
set_resistance 0.032 "mult_66_G6_n165"
set_resistance 0.045 "mult_66_G6_n164"
set_resistance 0.050 "mult_66_G6_n162"
set_resistance 0.018 "mult_66_G6_n161"
set_resistance 0.014 "mult_66_G6_n160"
set_resistance 0.039 "mult_66_G6_n159"
set_resistance 0.017 "mult_66_G6_n158"
set_resistance 0.034 "mult_66_G6_n157"
set_resistance 0.032 "mult_66_G6_n155"
set_resistance 0.034 "mult_66_G6_n153"
set_resistance 0.034 "mult_66_G6_n152"
set_resistance 0.021 "mult_66_G6_n151"
set_resistance 0.033 "mult_66_G6_n150"
set_resistance 0.034 "mult_66_G6_n149"
set_resistance 0.028 "mult_66_G6_n148"
set_resistance 0.018 "mult_66_G6_n147"
set_resistance 0.035 "mult_66_G6_n146"
set_resistance 0.030 "mult_66_G6_n144"
set_resistance 0.036 "mult_66_G6_n143"
set_resistance 0.020 "mult_66_G6_n142"
set_resistance 0.016 "mult_66_G6_n141"
set_resistance 0.043 "mult_66_G6_n140"
set_resistance 0.039 "mult_66_G6_n139"
set_resistance 0.015 "mult_66_G6_n121"
set_resistance 0.017 "mult_66_G6_n120"
set_resistance 0.037 "mult_66_G6_n119"
set_resistance 0.021 "mult_66_G6_n118"
set_resistance 0.054 "mult_66_G6_n117"
set_resistance 0.060 "mult_66_G6_n116"
set_resistance 0.031 "mult_66_G6_n115"
set_resistance 0.025 "mult_66_G6_n114"
set_resistance 0.029 "mult_66_G6_n113"
set_resistance 0.014 "mult_66_G6_n112"
set_resistance 0.025 "mult_66_G6_n111"
set_resistance 0.020 "mult_66_G6_n110"
set_resistance 0.045 "mult_66_G6_n109"
set_resistance 0.048 "mult_66_G6_n108"
set_resistance 0.022 "mult_66_G6_n107"
set_resistance 0.017 "mult_66_G6_n106"
set_resistance 0.013 "mult_66_G6_n105"
set_resistance 0.019 "mult_66_G6_n104"
set_resistance 0.025 "mult_66_G6_n103"
set_resistance 0.031 "mult_66_G6_n102"
set_resistance 0.022 "mult_66_G6_n101"
set_resistance 0.029 "mult_66_G6_n100"
set_resistance 0.020 "mult_66_G6_n99"
set_resistance 0.021 "mult_66_G6_n98"
set_resistance 0.040 "mult_66_G6_n97"
set_resistance 0.029 "mult_66_G6_n96"
set_resistance 0.021 "mult_66_G6_n95"
set_resistance 0.016 "mult_66_G6_n94"
set_resistance 0.014 "mult_66_G6_n93"
set_resistance 0.031 "mult_66_G6_n92"
set_resistance 0.014 "mult_66_G6_n91"
set_resistance 0.023 "mult_66_G6_n90"
set_resistance 0.016 "mult_66_G6_n89"
set_resistance 0.033 "mult_66_G6_n88"
set_resistance 0.030 "mult_66_G6_n87"
set_resistance 0.027 "mult_66_G6_n86"
set_resistance 0.037 "mult_66_G6_n85"
set_resistance 0.026 "mult_66_G6_n84"
set_resistance 0.020 "mult_66_G6_n83"
set_resistance 0.028 "mult_66_G6_n82"
set_resistance 0.019 "mult_66_G6_n81"
set_resistance 0.036 "mult_66_G6_n80"
set_resistance 0.013 "mult_66_G6_n79"
set_resistance 0.031 "mult_66_G6_n78"
set_resistance 0.025 "mult_66_G6_n77"
set_resistance 0.038 "mult_66_G6_n76"
set_resistance 0.032 "mult_66_G6_n75"
set_resistance 0.038 "mult_66_G6_n74"
set_resistance 0.015 "mult_66_G6_n73"
set_resistance 0.016 "mult_66_G6_n72"
set_resistance 0.083 "mult_66_G6_n70"
set_resistance 0.039 "mult_66_G6_n69"
set_resistance 0.021 "mult_66_G6_n68"
set_resistance 0.028 "mult_66_G6_n67"
set_resistance 0.031 "mult_66_G6_n66"
set_resistance 0.026 "mult_66_G6_n65"
set_resistance 0.034 "mult_66_G6_n64"
set_resistance 0.032 "mult_66_G6_n63"
set_resistance 0.029 "mult_66_G6_n62"
set_resistance 0.056 "mult_66_G6_n61"
set_resistance 0.037 "mult_66_G6_n60"
set_resistance 0.041 "mult_66_G6_n59"
set_resistance 0.028 "mult_66_G6_n58"
set_resistance 0.032 "mult_66_G6_n57"
set_resistance 0.019 "mult_66_G6_n56"
set_resistance 0.034 "mult_66_G6_n55"
set_resistance 0.022 "mult_66_G6_n54"
set_resistance 0.076 "mult_66_G6_n52"
set_resistance 0.039 "mult_66_G6_n51"
set_resistance 0.015 "mult_66_G6_n50"
set_resistance 0.041 "mult_66_G6_n49"
set_resistance 0.042 "mult_66_G6_n48"
set_resistance 0.043 "mult_66_G6_n47"
set_resistance 0.014 "mult_66_G6_n46"
set_resistance 0.036 "mult_66_G6_n45"
set_resistance 0.015 "mult_66_G6_n44"
set_resistance 0.047 "mult_66_G6_n43"
set_resistance 0.020 "mult_66_G6_n42"
set_resistance 0.043 "mult_66_G6_n41"
set_resistance 0.015 "mult_66_G6_n40"
set_resistance 0.031 "mult_66_G6_n38"
set_resistance 0.045 "mult_66_G6_n37"
set_resistance 0.043 "mult_66_G6_n36"
set_resistance 0.032 "mult_66_G6_n35"
set_resistance 0.013 "mult_66_G6_n34"
set_resistance 0.044 "mult_66_G6_n33"
set_resistance 0.060 "mult_66_G6_n32"
set_resistance 0.017 "mult_66_G6_n31"
set_resistance 0.027 "mult_66_G6_n30"
set_resistance 0.044 "mult_66_G6_n28"
set_resistance 0.028 "mult_66_G6_n27"
set_resistance 0.038 "mult_66_G6_n26"
set_resistance 0.036 "mult_66_G6_n25"
set_resistance 0.019 "mult_66_G6_n24"
set_resistance 0.016 "mult_66_G6_n22"
set_resistance 0.030 "mult_66_G6_n21"
set_resistance 0.020 "mult_66_G6_n20"
set_resistance 0.015 "mult_66_G6_n19"
set_resistance 0.035 "mult_66_G6_n18"
set_resistance 0.029 "mult_66_G6_n17"
set_resistance 0.037 "mult_66_G6_n16"
set_resistance 0.040 "mult_66_G6_n15"
set_resistance 0.016 "mult_66_G6_n14"
set_resistance 0.030 "mult_66_G6_n13"
set_resistance 0.036 "mult_66_G6_n12"
set_resistance 0.039 "mult_66_G6_n11"
set_resistance 0.035 "mult_66_G6_n10"
set_resistance 0.020 "mult_66_G6_n9"
set_resistance 0.014 "mult_66_G6_n8"
set_resistance 0.047 "mult_66_G6_n7"
set_resistance 0.021 "mult_66_G6_n6"
set_resistance 0.033 "mult_66_G6_n5"
set_resistance 0.029 "mult_66_G6_n4"
set_resistance 0.029 "mult_66_G7_n490"
set_resistance 0.013 "mult_66_G7_n489"
set_resistance 0.005 "mult_66_G7_n488"
set_resistance 0.030 "mult_66_G7_n487"
set_resistance 0.014 "mult_66_G7_n486"
set_resistance 0.015 "mult_66_G7_n485"
set_resistance 0.021 "mult_66_G7_n484"
set_resistance 0.013 "mult_66_G7_n483"
set_resistance 0.015 "mult_66_G7_n482"
set_resistance 0.015 "mult_66_G7_n481"
set_resistance 0.014 "mult_66_G7_n480"
set_resistance 0.014 "mult_66_G7_n479"
set_resistance 0.014 "mult_66_G7_n478"
set_resistance 0.001 "mult_66_G7_n477"
set_resistance 0.002 "mult_66_G7_n476"
set_resistance 0.016 "mult_66_G7_n475"
set_resistance 0.001 "mult_66_G7_n474"
set_resistance 0.022 "mult_66_G7_n473"
set_resistance 0.030 "mult_66_G7_n472"
set_resistance 0.024 "mult_66_G7_n471"
set_resistance 0.027 "mult_66_G7_n470"
set_resistance 0.024 "mult_66_G7_n469"
set_resistance 0.025 "mult_66_G7_n468"
set_resistance 0.035 "mult_66_G7_n467"
set_resistance 0.020 "mult_66_G7_n466"
set_resistance 0.023 "mult_66_G7_n465"
set_resistance 0.031 "mult_66_G7_n464"
set_resistance 0.034 "mult_66_G7_n463"
set_resistance 0.036 "mult_66_G7_n462"
set_resistance 0.029 "mult_66_G7_n461"
set_resistance 0.044 "mult_66_G7_n460"
set_resistance 0.044 "mult_66_G7_n459"
set_resistance 0.041 "mult_66_G7_n458"
set_resistance 0.038 "mult_66_G7_n457"
set_resistance 0.013 "mult_66_G7_n456"
set_resistance 0.037 "mult_66_G7_n455"
set_resistance 0.035 "mult_66_G7_n454"
set_resistance 0.025 "mult_66_G7_n453"
set_resistance 0.026 "mult_66_G7_n452"
set_resistance 0.033 "mult_66_G7_n451"
set_resistance 0.027 "mult_66_G7_n450"
set_resistance 0.028 "mult_66_G7_n449"
set_resistance 0.030 "mult_66_G7_n448"
set_resistance 0.039 "mult_66_G7_n447"
set_resistance 0.016 "mult_66_G7_n446"
set_resistance 0.053 "mult_66_G7_n445"
set_resistance 0.041 "mult_66_G7_n444"
set_resistance 0.052 "mult_66_G7_n443"
set_resistance 0.043 "mult_66_G7_n442"
set_resistance 0.044 "mult_66_G7_n441"
set_resistance 0.029 "mult_66_G7_n440"
set_resistance 0.029 "mult_66_G7_n439"
set_resistance 0.029 "mult_66_G7_n438"
set_resistance 0.050 "mult_66_G7_n437"
set_resistance 0.016 "mult_66_G7_n436"
set_resistance 0.025 "mult_66_G7_n435"
set_resistance 0.039 "mult_66_G7_n434"
set_resistance 0.042 "mult_66_G7_n433"
set_resistance 0.038 "mult_66_G7_n432"
set_resistance 0.048 "mult_66_G7_n431"
set_resistance 0.046 "mult_66_G7_n430"
set_resistance 0.049 "mult_66_G7_n429"
set_resistance 0.025 "mult_66_G7_n428"
set_resistance 0.038 "mult_66_G7_n427"
set_resistance 0.044 "mult_66_G7_n426"
set_resistance 0.035 "mult_66_G7_n425"
set_resistance 0.283 "mult_66_G7_n424"
set_resistance 0.043 "mult_66_G7_n423"
set_resistance 0.033 "mult_66_G7_n422"
set_resistance 0.039 "mult_66_G7_n421"
set_resistance 0.279 "mult_66_G7_n420"
set_resistance 0.231 "mult_66_G7_n419"
set_resistance 0.041 "mult_66_G7_n418"
set_resistance 0.034 "mult_66_G7_n417"
set_resistance 0.265 "mult_66_G7_n416"
set_resistance 0.267 "mult_66_G7_n415"
set_resistance 0.030 "mult_66_G7_n414"
set_resistance 0.030 "mult_66_G7_n413"
set_resistance 0.336 "mult_66_G7_n412"
set_resistance 0.307 "mult_66_G7_n411"
set_resistance 0.039 "mult_66_G7_n410"
set_resistance 0.041 "mult_66_G7_n409"
set_resistance 0.279 "mult_66_G7_n408"
set_resistance 0.222 "mult_66_G7_n407"
set_resistance 0.022 "mult_66_G7_n406"
set_resistance 0.020 "mult_66_G7_n405"
set_resistance 0.015 "mult_66_G7_n404"
set_resistance 0.027 "mult_66_G7_n403"
set_resistance 0.019 "mult_66_G7_n402"
set_resistance 0.018 "mult_66_G7_n401"
set_resistance 0.037 "mult_66_G7_n400"
set_resistance 0.235 "mult_66_G7_n399"
set_resistance 0.304 "mult_66_G7_n398"
set_resistance 0.040 "mult_66_G7_n397"
set_resistance 0.055 "mult_66_G7_n396"
set_resistance 0.093 "mult_66_G7_n395"
set_resistance 0.055 "mult_66_G7_n394"
set_resistance 0.017 "mult_66_G7_n393"
set_resistance 0.073 "mult_66_G7_n392"
set_resistance 0.017 "mult_66_G7_n391"
set_resistance 0.032 "mult_66_G7_n390"
set_resistance 0.120 "mult_66_G7_n389"
set_resistance 0.036 "mult_66_G7_n388"
set_resistance 0.039 "mult_66_G7_n387"
set_resistance 0.074 "mult_66_G7_n386"
set_resistance 0.033 "mult_66_G7_n385"
set_resistance 0.035 "mult_66_G7_n384"
set_resistance 0.057 "mult_66_G7_n383"
set_resistance 0.086 "mult_66_G7_n382"
set_resistance 0.030 "mult_66_G7_n210"
set_resistance 0.034 "mult_66_G7_n209"
set_resistance 0.015 "mult_66_G7_n208"
set_resistance 0.027 "mult_66_G7_n207"
set_resistance 0.042 "mult_66_G7_n206"
set_resistance 0.040 "mult_66_G7_n205"
set_resistance 0.031 "mult_66_G7_n204"
set_resistance 0.022 "mult_66_G7_n203"
set_resistance 0.023 "mult_66_G7_n202"
set_resistance 0.048 "mult_66_G7_n201"
set_resistance 0.034 "mult_66_G7_n199"
set_resistance 0.029 "mult_66_G7_n198"
set_resistance 0.035 "mult_66_G7_n197"
set_resistance 0.045 "mult_66_G7_n196"
set_resistance 0.027 "mult_66_G7_n195"
set_resistance 0.035 "mult_66_G7_n194"
set_resistance 0.029 "mult_66_G7_n193"
set_resistance 0.017 "mult_66_G7_n192"
set_resistance 0.016 "mult_66_G7_n191"
set_resistance 0.047 "mult_66_G7_n190"
set_resistance 0.053 "mult_66_G7_n188"
set_resistance 0.026 "mult_66_G7_n187"
set_resistance 0.035 "mult_66_G7_n186"
set_resistance 0.037 "mult_66_G7_n185"
set_resistance 0.045 "mult_66_G7_n184"
set_resistance 0.018 "mult_66_G7_n183"
set_resistance 0.052 "mult_66_G7_n182"
set_resistance 0.085 "mult_66_G7_n181"
set_resistance 0.061 "mult_66_G7_n180"
set_resistance 0.061 "mult_66_G7_n179"
set_resistance 0.027 "mult_66_G7_n177"
set_resistance 0.037 "mult_66_G7_n176"
set_resistance 0.047 "mult_66_G7_n175"
set_resistance 0.040 "mult_66_G7_n174"
set_resistance 0.088 "mult_66_G7_n173"
set_resistance 0.076 "mult_66_G7_n172"
set_resistance 0.083 "mult_66_G7_n171"
set_resistance 0.102 "mult_66_G7_n170"
set_resistance 0.062 "mult_66_G7_n169"
set_resistance 0.068 "mult_66_G7_n168"
set_resistance 0.022 "mult_66_G7_n166"
set_resistance 0.043 "mult_66_G7_n165"
set_resistance 0.051 "mult_66_G7_n164"
set_resistance 0.042 "mult_66_G7_n162"
set_resistance 0.047 "mult_66_G7_n161"
set_resistance 0.041 "mult_66_G7_n160"
set_resistance 0.029 "mult_66_G7_n159"
set_resistance 0.041 "mult_66_G7_n158"
set_resistance 0.017 "mult_66_G7_n157"
set_resistance 0.034 "mult_66_G7_n155"
set_resistance 0.015 "mult_66_G7_n153"
set_resistance 0.031 "mult_66_G7_n152"
set_resistance 0.014 "mult_66_G7_n151"
set_resistance 0.013 "mult_66_G7_n150"
set_resistance 0.014 "mult_66_G7_n149"
set_resistance 0.020 "mult_66_G7_n148"
set_resistance 0.036 "mult_66_G7_n147"
set_resistance 0.028 "mult_66_G7_n146"
set_resistance 0.021 "mult_66_G7_n144"
set_resistance 0.027 "mult_66_G7_n143"
set_resistance 0.014 "mult_66_G7_n142"
set_resistance 0.028 "mult_66_G7_n141"
set_resistance 0.051 "mult_66_G7_n140"
set_resistance 0.019 "mult_66_G7_n139"
set_resistance 0.014 "mult_66_G7_n121"
set_resistance 0.015 "mult_66_G7_n120"
set_resistance 0.018 "mult_66_G7_n119"
set_resistance 0.023 "mult_66_G7_n118"
set_resistance 0.037 "mult_66_G7_n117"
set_resistance 0.013 "mult_66_G7_n116"
set_resistance 0.021 "mult_66_G7_n115"
set_resistance 0.032 "mult_66_G7_n114"
set_resistance 0.046 "mult_66_G7_n113"
set_resistance 0.017 "mult_66_G7_n112"
set_resistance 0.031 "mult_66_G7_n111"
set_resistance 0.015 "mult_66_G7_n110"
set_resistance 0.047 "mult_66_G7_n109"
set_resistance 0.031 "mult_66_G7_n108"
set_resistance 0.023 "mult_66_G7_n107"
set_resistance 0.018 "mult_66_G7_n106"
set_resistance 0.033 "mult_66_G7_n105"
set_resistance 0.045 "mult_66_G7_n104"
set_resistance 0.015 "mult_66_G7_n103"
set_resistance 0.030 "mult_66_G7_n102"
set_resistance 0.040 "mult_66_G7_n101"
set_resistance 0.068 "mult_66_G7_n100"
set_resistance 0.038 "mult_66_G7_n99"
set_resistance 0.048 "mult_66_G7_n98"
set_resistance 0.044 "mult_66_G7_n97"
set_resistance 0.015 "mult_66_G7_n96"
set_resistance 0.086 "mult_66_G7_n95"
set_resistance 0.060 "mult_66_G7_n94"
set_resistance 0.016 "mult_66_G7_n93"
set_resistance 0.046 "mult_66_G7_n92"
set_resistance 0.039 "mult_66_G7_n91"
set_resistance 0.027 "mult_66_G7_n90"
set_resistance 0.015 "mult_66_G7_n89"
set_resistance 0.029 "mult_66_G7_n88"
set_resistance 0.040 "mult_66_G7_n87"
set_resistance 0.056 "mult_66_G7_n86"
set_resistance 0.015 "mult_66_G7_n85"
set_resistance 0.031 "mult_66_G7_n84"
set_resistance 0.016 "mult_66_G7_n83"
set_resistance 0.039 "mult_66_G7_n82"
set_resistance 0.028 "mult_66_G7_n81"
set_resistance 0.015 "mult_66_G7_n80"
set_resistance 0.014 "mult_66_G7_n79"
set_resistance 0.017 "mult_66_G7_n78"
set_resistance 0.052 "mult_66_G7_n77"
set_resistance 0.035 "mult_66_G7_n76"
set_resistance 0.036 "mult_66_G7_n75"
set_resistance 0.018 "mult_66_G7_n74"
set_resistance 0.021 "mult_66_G7_n73"
set_resistance 0.026 "mult_66_G7_n72"
set_resistance 0.063 "mult_66_G7_n70"
set_resistance 0.039 "mult_66_G7_n69"
set_resistance 0.054 "mult_66_G7_n68"
set_resistance 0.052 "mult_66_G7_n67"
set_resistance 0.043 "mult_66_G7_n66"
set_resistance 0.020 "mult_66_G7_n65"
set_resistance 0.017 "mult_66_G7_n64"
set_resistance 0.027 "mult_66_G7_n63"
set_resistance 0.018 "mult_66_G7_n62"
set_resistance 0.040 "mult_66_G7_n61"
set_resistance 0.036 "mult_66_G7_n60"
set_resistance 0.013 "mult_66_G7_n59"
set_resistance 0.024 "mult_66_G7_n58"
set_resistance 0.014 "mult_66_G7_n57"
set_resistance 0.014 "mult_66_G7_n56"
set_resistance 0.040 "mult_66_G7_n55"
set_resistance 0.025 "mult_66_G7_n54"
set_resistance 0.065 "mult_66_G7_n52"
set_resistance 0.047 "mult_66_G7_n51"
set_resistance 0.030 "mult_66_G7_n50"
set_resistance 0.015 "mult_66_G7_n49"
set_resistance 0.036 "mult_66_G7_n48"
set_resistance 0.015 "mult_66_G7_n47"
set_resistance 0.035 "mult_66_G7_n46"
set_resistance 0.045 "mult_66_G7_n45"
set_resistance 0.041 "mult_66_G7_n44"
set_resistance 0.018 "mult_66_G7_n43"
set_resistance 0.018 "mult_66_G7_n42"
set_resistance 0.030 "mult_66_G7_n41"
set_resistance 0.045 "mult_66_G7_n40"
set_resistance 0.053 "mult_66_G7_n38"
set_resistance 0.042 "mult_66_G7_n37"
set_resistance 0.044 "mult_66_G7_n36"
set_resistance 0.037 "mult_66_G7_n35"
set_resistance 0.055 "mult_66_G7_n34"
set_resistance 0.047 "mult_66_G7_n33"
set_resistance 0.069 "mult_66_G7_n32"
set_resistance 0.054 "mult_66_G7_n31"
set_resistance 0.056 "mult_66_G7_n30"
set_resistance 0.074 "mult_66_G7_n28"
set_resistance 0.032 "mult_66_G7_n27"
set_resistance 0.041 "mult_66_G7_n26"
set_resistance 0.023 "mult_66_G7_n25"
set_resistance 0.038 "mult_66_G7_n24"
set_resistance 0.037 "mult_66_G7_n22"
set_resistance 0.017 "mult_66_G7_n21"
set_resistance 0.051 "mult_66_G7_n20"
set_resistance 0.040 "mult_66_G7_n19"
set_resistance 0.015 "mult_66_G7_n18"
set_resistance 0.040 "mult_66_G7_n17"
set_resistance 0.073 "mult_66_G7_n16"
set_resistance 0.053 "mult_66_G7_n15"
set_resistance 0.039 "mult_66_G7_n14"
set_resistance 0.036 "mult_66_G7_n13"
set_resistance 0.018 "mult_66_G7_n12"
set_resistance 0.042 "mult_66_G7_n11"
set_resistance 0.026 "mult_66_G7_n10"
set_resistance 0.031 "mult_66_G7_n9"
set_resistance 0.018 "mult_66_G7_n8"
set_resistance 0.017 "mult_66_G7_n7"
set_resistance 0.016 "mult_66_G7_n6"
set_resistance 0.018 "mult_66_G7_n5"
set_resistance 0.032 "mult_66_G7_n4"
set_resistance 0.007 "mult_66_G8_n490"
set_resistance 0.015 "mult_66_G8_n489"
set_resistance 0.015 "mult_66_G8_n488"
set_resistance 0.017 "mult_66_G8_n487"
set_resistance 0.020 "mult_66_G8_n486"
set_resistance 0.001 "mult_66_G8_n485"
set_resistance 0.018 "mult_66_G8_n484"
set_resistance 0.013 "mult_66_G8_n483"
set_resistance 0.006 "mult_66_G8_n482"
set_resistance 0.006 "mult_66_G8_n481"
set_resistance 0.007 "mult_66_G8_n480"
set_resistance 0.006 "mult_66_G8_n479"
set_resistance 0.006 "mult_66_G8_n478"
set_resistance 0.015 "mult_66_G8_n477"
set_resistance 0.013 "mult_66_G8_n476"
set_resistance 0.013 "mult_66_G8_n475"
set_resistance 0.001 "mult_66_G8_n474"
set_resistance 0.043 "mult_66_G8_n473"
set_resistance 0.045 "mult_66_G8_n472"
set_resistance 0.034 "mult_66_G8_n471"
set_resistance 0.040 "mult_66_G8_n470"
set_resistance 0.026 "mult_66_G8_n469"
set_resistance 0.039 "mult_66_G8_n468"
set_resistance 0.030 "mult_66_G8_n467"
set_resistance 0.015 "mult_66_G8_n466"
set_resistance 0.021 "mult_66_G8_n465"
set_resistance 0.045 "mult_66_G8_n464"
set_resistance 0.040 "mult_66_G8_n463"
set_resistance 0.040 "mult_66_G8_n462"
set_resistance 0.046 "mult_66_G8_n461"
set_resistance 0.040 "mult_66_G8_n460"
set_resistance 0.048 "mult_66_G8_n459"
set_resistance 0.030 "mult_66_G8_n458"
set_resistance 0.037 "mult_66_G8_n457"
set_resistance 0.018 "mult_66_G8_n456"
set_resistance 0.052 "mult_66_G8_n455"
set_resistance 0.064 "mult_66_G8_n454"
set_resistance 0.036 "mult_66_G8_n453"
set_resistance 0.038 "mult_66_G8_n452"
set_resistance 0.057 "mult_66_G8_n451"
set_resistance 0.041 "mult_66_G8_n450"
set_resistance 0.029 "mult_66_G8_n449"
set_resistance 0.030 "mult_66_G8_n448"
set_resistance 0.034 "mult_66_G8_n447"
set_resistance 0.015 "mult_66_G8_n446"
set_resistance 0.039 "mult_66_G8_n445"
set_resistance 0.041 "mult_66_G8_n444"
set_resistance 0.038 "mult_66_G8_n443"
set_resistance 0.034 "mult_66_G8_n442"
set_resistance 0.045 "mult_66_G8_n441"
set_resistance 0.050 "mult_66_G8_n440"
set_resistance 0.036 "mult_66_G8_n439"
set_resistance 0.041 "mult_66_G8_n438"
set_resistance 0.041 "mult_66_G8_n437"
set_resistance 0.014 "mult_66_G8_n436"
set_resistance 0.028 "mult_66_G8_n435"
set_resistance 0.037 "mult_66_G8_n434"
set_resistance 0.045 "mult_66_G8_n433"
set_resistance 0.040 "mult_66_G8_n432"
set_resistance 0.029 "mult_66_G8_n431"
set_resistance 0.042 "mult_66_G8_n430"
set_resistance 0.047 "mult_66_G8_n429"
set_resistance 0.052 "mult_66_G8_n428"
set_resistance 0.062 "mult_66_G8_n427"
set_resistance 0.038 "mult_66_G8_n426"
set_resistance 0.048 "mult_66_G8_n425"
set_resistance 0.260 "mult_66_G8_n424"
set_resistance 0.020 "mult_66_G8_n423"
set_resistance 0.030 "mult_66_G8_n422"
set_resistance 0.041 "mult_66_G8_n421"
set_resistance 0.291 "mult_66_G8_n420"
set_resistance 0.256 "mult_66_G8_n419"
set_resistance 0.045 "mult_66_G8_n418"
set_resistance 0.058 "mult_66_G8_n417"
set_resistance 0.265 "mult_66_G8_n416"
set_resistance 0.279 "mult_66_G8_n415"
set_resistance 0.028 "mult_66_G8_n414"
set_resistance 0.045 "mult_66_G8_n413"
set_resistance 0.302 "mult_66_G8_n412"
set_resistance 0.256 "mult_66_G8_n411"
set_resistance 0.039 "mult_66_G8_n410"
set_resistance 0.038 "mult_66_G8_n409"
set_resistance 0.309 "mult_66_G8_n408"
set_resistance 0.271 "mult_66_G8_n407"
set_resistance 0.042 "mult_66_G8_n406"
set_resistance 0.044 "mult_66_G8_n405"
set_resistance 0.019 "mult_66_G8_n404"
set_resistance 0.043 "mult_66_G8_n403"
set_resistance 0.019 "mult_66_G8_n402"
set_resistance 0.035 "mult_66_G8_n401"
set_resistance 0.036 "mult_66_G8_n400"
set_resistance 0.289 "mult_66_G8_n399"
set_resistance 0.297 "mult_66_G8_n398"
set_resistance 0.046 "mult_66_G8_n397"
set_resistance 0.033 "mult_66_G8_n396"
set_resistance 0.067 "mult_66_G8_n395"
set_resistance 0.015 "mult_66_G8_n394"
set_resistance 0.029 "mult_66_G8_n393"
set_resistance 0.077 "mult_66_G8_n392"
set_resistance 0.017 "mult_66_G8_n391"
set_resistance 0.030 "mult_66_G8_n390"
set_resistance 0.076 "mult_66_G8_n389"
set_resistance 0.049 "mult_66_G8_n388"
set_resistance 0.024 "mult_66_G8_n387"
set_resistance 0.093 "mult_66_G8_n386"
set_resistance 0.021 "mult_66_G8_n385"
set_resistance 0.033 "mult_66_G8_n384"
set_resistance 0.037 "mult_66_G8_n383"
set_resistance 0.091 "mult_66_G8_n382"
set_resistance 0.029 "mult_66_G8_n210"
set_resistance 0.031 "mult_66_G8_n209"
set_resistance 0.015 "mult_66_G8_n208"
set_resistance 0.039 "mult_66_G8_n207"
set_resistance 0.037 "mult_66_G8_n206"
set_resistance 0.040 "mult_66_G8_n205"
set_resistance 0.037 "mult_66_G8_n204"
set_resistance 0.034 "mult_66_G8_n203"
set_resistance 0.016 "mult_66_G8_n202"
set_resistance 0.034 "mult_66_G8_n201"
set_resistance 0.020 "mult_66_G8_n199"
set_resistance 0.057 "mult_66_G8_n198"
set_resistance 0.043 "mult_66_G8_n197"
set_resistance 0.031 "mult_66_G8_n196"
set_resistance 0.020 "mult_66_G8_n195"
set_resistance 0.037 "mult_66_G8_n194"
set_resistance 0.021 "mult_66_G8_n193"
set_resistance 0.027 "mult_66_G8_n192"
set_resistance 0.018 "mult_66_G8_n191"
set_resistance 0.014 "mult_66_G8_n190"
set_resistance 0.071 "mult_66_G8_n188"
set_resistance 0.023 "mult_66_G8_n187"
set_resistance 0.046 "mult_66_G8_n186"
set_resistance 0.051 "mult_66_G8_n185"
set_resistance 0.034 "mult_66_G8_n184"
set_resistance 0.026 "mult_66_G8_n183"
set_resistance 0.029 "mult_66_G8_n182"
set_resistance 0.057 "mult_66_G8_n181"
set_resistance 0.035 "mult_66_G8_n180"
set_resistance 0.040 "mult_66_G8_n179"
set_resistance 0.061 "mult_66_G8_n177"
set_resistance 0.015 "mult_66_G8_n176"
set_resistance 0.029 "mult_66_G8_n175"
set_resistance 0.036 "mult_66_G8_n174"
set_resistance 0.071 "mult_66_G8_n173"
set_resistance 0.069 "mult_66_G8_n172"
set_resistance 0.060 "mult_66_G8_n171"
set_resistance 0.030 "mult_66_G8_n170"
set_resistance 0.028 "mult_66_G8_n169"
set_resistance 0.066 "mult_66_G8_n168"
set_resistance 0.051 "mult_66_G8_n166"
set_resistance 0.027 "mult_66_G8_n165"
set_resistance 0.061 "mult_66_G8_n164"
set_resistance 0.033 "mult_66_G8_n162"
set_resistance 0.022 "mult_66_G8_n161"
set_resistance 0.028 "mult_66_G8_n160"
set_resistance 0.028 "mult_66_G8_n159"
set_resistance 0.015 "mult_66_G8_n158"
set_resistance 0.035 "mult_66_G8_n157"
set_resistance 0.057 "mult_66_G8_n155"
set_resistance 0.026 "mult_66_G8_n153"
set_resistance 0.039 "mult_66_G8_n152"
set_resistance 0.016 "mult_66_G8_n151"
set_resistance 0.033 "mult_66_G8_n150"
set_resistance 0.018 "mult_66_G8_n149"
set_resistance 0.026 "mult_66_G8_n148"
set_resistance 0.033 "mult_66_G8_n147"
set_resistance 0.032 "mult_66_G8_n146"
set_resistance 0.036 "mult_66_G8_n144"
set_resistance 0.047 "mult_66_G8_n143"
set_resistance 0.025 "mult_66_G8_n142"
set_resistance 0.025 "mult_66_G8_n141"
set_resistance 0.031 "mult_66_G8_n140"
set_resistance 0.040 "mult_66_G8_n139"
set_resistance 0.026 "mult_66_G8_n121"
set_resistance 0.035 "mult_66_G8_n120"
set_resistance 0.030 "mult_66_G8_n119"
set_resistance 0.035 "mult_66_G8_n118"
set_resistance 0.058 "mult_66_G8_n117"
set_resistance 0.036 "mult_66_G8_n116"
set_resistance 0.026 "mult_66_G8_n115"
set_resistance 0.015 "mult_66_G8_n114"
set_resistance 0.028 "mult_66_G8_n113"
set_resistance 0.031 "mult_66_G8_n112"
set_resistance 0.049 "mult_66_G8_n111"
set_resistance 0.032 "mult_66_G8_n110"
set_resistance 0.057 "mult_66_G8_n109"
set_resistance 0.037 "mult_66_G8_n108"
set_resistance 0.036 "mult_66_G8_n107"
set_resistance 0.024 "mult_66_G8_n106"
set_resistance 0.015 "mult_66_G8_n105"
set_resistance 0.032 "mult_66_G8_n104"
set_resistance 0.028 "mult_66_G8_n103"
set_resistance 0.027 "mult_66_G8_n102"
set_resistance 0.069 "mult_66_G8_n101"
set_resistance 0.061 "mult_66_G8_n100"
set_resistance 0.035 "mult_66_G8_n99"
set_resistance 0.025 "mult_66_G8_n98"
set_resistance 0.069 "mult_66_G8_n97"
set_resistance 0.055 "mult_66_G8_n96"
set_resistance 0.047 "mult_66_G8_n95"
set_resistance 0.043 "mult_66_G8_n94"
set_resistance 0.022 "mult_66_G8_n93"
set_resistance 0.026 "mult_66_G8_n92"
set_resistance 0.031 "mult_66_G8_n91"
set_resistance 0.017 "mult_66_G8_n90"
set_resistance 0.022 "mult_66_G8_n89"
set_resistance 0.032 "mult_66_G8_n88"
set_resistance 0.054 "mult_66_G8_n87"
set_resistance 0.034 "mult_66_G8_n86"
set_resistance 0.014 "mult_66_G8_n85"
set_resistance 0.036 "mult_66_G8_n84"
set_resistance 0.035 "mult_66_G8_n83"
set_resistance 0.037 "mult_66_G8_n82"
set_resistance 0.020 "mult_66_G8_n81"
set_resistance 0.013 "mult_66_G8_n80"
set_resistance 0.022 "mult_66_G8_n79"
set_resistance 0.015 "mult_66_G8_n78"
set_resistance 0.046 "mult_66_G8_n77"
set_resistance 0.013 "mult_66_G8_n76"
set_resistance 0.013 "mult_66_G8_n75"
set_resistance 0.017 "mult_66_G8_n74"
set_resistance 0.034 "mult_66_G8_n73"
set_resistance 0.041 "mult_66_G8_n72"
set_resistance 0.062 "mult_66_G8_n70"
set_resistance 0.039 "mult_66_G8_n69"
set_resistance 0.013 "mult_66_G8_n68"
set_resistance 0.052 "mult_66_G8_n67"
set_resistance 0.032 "mult_66_G8_n66"
set_resistance 0.019 "mult_66_G8_n65"
set_resistance 0.034 "mult_66_G8_n64"
set_resistance 0.037 "mult_66_G8_n63"
set_resistance 0.028 "mult_66_G8_n62"
set_resistance 0.027 "mult_66_G8_n61"
set_resistance 0.032 "mult_66_G8_n60"
set_resistance 0.031 "mult_66_G8_n59"
set_resistance 0.018 "mult_66_G8_n58"
set_resistance 0.035 "mult_66_G8_n57"
set_resistance 0.039 "mult_66_G8_n56"
set_resistance 0.021 "mult_66_G8_n55"
set_resistance 0.018 "mult_66_G8_n54"
set_resistance 0.049 "mult_66_G8_n52"
set_resistance 0.058 "mult_66_G8_n51"
set_resistance 0.035 "mult_66_G8_n50"
set_resistance 0.033 "mult_66_G8_n49"
set_resistance 0.034 "mult_66_G8_n48"
set_resistance 0.043 "mult_66_G8_n47"
set_resistance 0.026 "mult_66_G8_n46"
set_resistance 0.037 "mult_66_G8_n45"
set_resistance 0.018 "mult_66_G8_n44"
set_resistance 0.013 "mult_66_G8_n43"
set_resistance 0.040 "mult_66_G8_n42"
set_resistance 0.026 "mult_66_G8_n41"
set_resistance 0.042 "mult_66_G8_n40"
set_resistance 0.081 "mult_66_G8_n38"
set_resistance 0.026 "mult_66_G8_n37"
set_resistance 0.024 "mult_66_G8_n36"
set_resistance 0.014 "mult_66_G8_n35"
set_resistance 0.040 "mult_66_G8_n34"
set_resistance 0.024 "mult_66_G8_n33"
set_resistance 0.038 "mult_66_G8_n32"
set_resistance 0.036 "mult_66_G8_n31"
set_resistance 0.029 "mult_66_G8_n30"
set_resistance 0.065 "mult_66_G8_n28"
set_resistance 0.038 "mult_66_G8_n27"
set_resistance 0.032 "mult_66_G8_n26"
set_resistance 0.027 "mult_66_G8_n25"
set_resistance 0.046 "mult_66_G8_n24"
set_resistance 0.032 "mult_66_G8_n22"
set_resistance 0.020 "mult_66_G8_n21"
set_resistance 0.016 "mult_66_G8_n20"
set_resistance 0.033 "mult_66_G8_n19"
set_resistance 0.018 "mult_66_G8_n18"
set_resistance 0.018 "mult_66_G8_n17"
set_resistance 0.040 "mult_66_G8_n16"
set_resistance 0.013 "mult_66_G8_n15"
set_resistance 0.042 "mult_66_G8_n14"
set_resistance 0.030 "mult_66_G8_n13"
set_resistance 0.029 "mult_66_G8_n12"
set_resistance 0.033 "mult_66_G8_n11"
set_resistance 0.040 "mult_66_G8_n10"
set_resistance 0.054 "mult_66_G8_n9"
set_resistance 0.033 "mult_66_G8_n8"
set_resistance 0.032 "mult_66_G8_n7"
set_resistance 0.038 "mult_66_G8_n6"
set_resistance 0.032 "mult_66_G8_n5"
set_resistance 0.028 "mult_66_G8_n4"
set_resistance 0.005 "mult_66_G9_n490"
set_resistance 0.015 "mult_66_G9_n489"
set_resistance 0.015 "mult_66_G9_n488"
set_resistance 0.013 "mult_66_G9_n487"
set_resistance 0.006 "mult_66_G9_n486"
set_resistance 0.019 "mult_66_G9_n485"
set_resistance 0.021 "mult_66_G9_n484"
set_resistance 0.015 "mult_66_G9_n483"
set_resistance 0.030 "mult_66_G9_n482"
set_resistance 0.032 "mult_66_G9_n481"
set_resistance 0.028 "mult_66_G9_n480"
set_resistance 0.023 "mult_66_G9_n479"
set_resistance 0.015 "mult_66_G9_n478"
set_resistance 0.016 "mult_66_G9_n477"
set_resistance 0.007 "mult_66_G9_n476"
set_resistance 0.006 "mult_66_G9_n475"
set_resistance 0.012 "mult_66_G9_n474"
set_resistance 0.014 "mult_66_G9_n473"
set_resistance 0.043 "mult_66_G9_n472"
set_resistance 0.035 "mult_66_G9_n471"
set_resistance 0.027 "mult_66_G9_n470"
set_resistance 0.036 "mult_66_G9_n469"
set_resistance 0.026 "mult_66_G9_n468"
set_resistance 0.033 "mult_66_G9_n467"
set_resistance 0.029 "mult_66_G9_n466"
set_resistance 0.020 "mult_66_G9_n465"
set_resistance 0.024 "mult_66_G9_n464"
set_resistance 0.029 "mult_66_G9_n463"
set_resistance 0.079 "mult_66_G9_n462"
set_resistance 0.043 "mult_66_G9_n461"
set_resistance 0.055 "mult_66_G9_n460"
set_resistance 0.035 "mult_66_G9_n459"
set_resistance 0.037 "mult_66_G9_n458"
set_resistance 0.030 "mult_66_G9_n457"
set_resistance 0.016 "mult_66_G9_n456"
set_resistance 0.020 "mult_66_G9_n455"
set_resistance 0.053 "mult_66_G9_n454"
set_resistance 0.036 "mult_66_G9_n453"
set_resistance 0.055 "mult_66_G9_n452"
set_resistance 0.044 "mult_66_G9_n451"
set_resistance 0.046 "mult_66_G9_n450"
set_resistance 0.046 "mult_66_G9_n449"
set_resistance 0.070 "mult_66_G9_n448"
set_resistance 0.034 "mult_66_G9_n447"
set_resistance 0.018 "mult_66_G9_n446"
set_resistance 0.059 "mult_66_G9_n445"
set_resistance 0.034 "mult_66_G9_n444"
set_resistance 0.023 "mult_66_G9_n443"
set_resistance 0.026 "mult_66_G9_n442"
set_resistance 0.037 "mult_66_G9_n441"
set_resistance 0.036 "mult_66_G9_n440"
set_resistance 0.045 "mult_66_G9_n439"
set_resistance 0.048 "mult_66_G9_n438"
set_resistance 0.044 "mult_66_G9_n437"
set_resistance 0.019 "mult_66_G9_n436"
set_resistance 0.021 "mult_66_G9_n435"
set_resistance 0.059 "mult_66_G9_n434"
set_resistance 0.033 "mult_66_G9_n433"
set_resistance 0.058 "mult_66_G9_n432"
set_resistance 0.048 "mult_66_G9_n431"
set_resistance 0.030 "mult_66_G9_n430"
set_resistance 0.040 "mult_66_G9_n429"
set_resistance 0.031 "mult_66_G9_n428"
set_resistance 0.036 "mult_66_G9_n427"
set_resistance 0.034 "mult_66_G9_n426"
set_resistance 0.035 "mult_66_G9_n425"
set_resistance 0.251 "mult_66_G9_n424"
set_resistance 0.041 "mult_66_G9_n423"
set_resistance 0.041 "mult_66_G9_n422"
set_resistance 0.043 "mult_66_G9_n421"
set_resistance 0.347 "mult_66_G9_n420"
set_resistance 0.290 "mult_66_G9_n419"
set_resistance 0.046 "mult_66_G9_n418"
set_resistance 0.057 "mult_66_G9_n417"
set_resistance 0.318 "mult_66_G9_n416"
set_resistance 0.318 "mult_66_G9_n415"
set_resistance 0.046 "mult_66_G9_n414"
set_resistance 0.039 "mult_66_G9_n413"
set_resistance 0.266 "mult_66_G9_n412"
set_resistance 0.274 "mult_66_G9_n411"
set_resistance 0.023 "mult_66_G9_n410"
set_resistance 0.048 "mult_66_G9_n409"
set_resistance 0.311 "mult_66_G9_n408"
set_resistance 0.254 "mult_66_G9_n407"
set_resistance 0.041 "mult_66_G9_n406"
set_resistance 0.016 "mult_66_G9_n405"
set_resistance 0.018 "mult_66_G9_n404"
set_resistance 0.022 "mult_66_G9_n403"
set_resistance 0.019 "mult_66_G9_n402"
set_resistance 0.066 "mult_66_G9_n401"
set_resistance 0.014 "mult_66_G9_n400"
set_resistance 0.226 "mult_66_G9_n399"
set_resistance 0.263 "mult_66_G9_n398"
set_resistance 0.055 "mult_66_G9_n397"
set_resistance 0.063 "mult_66_G9_n396"
set_resistance 0.090 "mult_66_G9_n395"
set_resistance 0.033 "mult_66_G9_n394"
set_resistance 0.026 "mult_66_G9_n393"
set_resistance 0.064 "mult_66_G9_n392"
set_resistance 0.014 "mult_66_G9_n391"
set_resistance 0.018 "mult_66_G9_n390"
set_resistance 0.136 "mult_66_G9_n389"
set_resistance 0.032 "mult_66_G9_n388"
set_resistance 0.026 "mult_66_G9_n387"
set_resistance 0.056 "mult_66_G9_n386"
set_resistance 0.029 "mult_66_G9_n385"
set_resistance 0.042 "mult_66_G9_n384"
set_resistance 0.056 "mult_66_G9_n383"
set_resistance 0.038 "mult_66_G9_n382"
set_resistance 0.037 "mult_66_G9_n210"
set_resistance 0.038 "mult_66_G9_n209"
set_resistance 0.040 "mult_66_G9_n208"
set_resistance 0.048 "mult_66_G9_n207"
set_resistance 0.067 "mult_66_G9_n206"
set_resistance 0.064 "mult_66_G9_n205"
set_resistance 0.067 "mult_66_G9_n204"
set_resistance 0.032 "mult_66_G9_n203"
set_resistance 0.033 "mult_66_G9_n202"
set_resistance 0.053 "mult_66_G9_n201"
set_resistance 0.033 "mult_66_G9_n199"
set_resistance 0.039 "mult_66_G9_n198"
set_resistance 0.024 "mult_66_G9_n197"
set_resistance 0.025 "mult_66_G9_n196"
set_resistance 0.027 "mult_66_G9_n195"
set_resistance 0.027 "mult_66_G9_n194"
set_resistance 0.059 "mult_66_G9_n193"
set_resistance 0.047 "mult_66_G9_n192"
set_resistance 0.045 "mult_66_G9_n191"
set_resistance 0.050 "mult_66_G9_n190"
set_resistance 0.043 "mult_66_G9_n188"
set_resistance 0.023 "mult_66_G9_n187"
set_resistance 0.023 "mult_66_G9_n186"
set_resistance 0.017 "mult_66_G9_n185"
set_resistance 0.039 "mult_66_G9_n184"
set_resistance 0.036 "mult_66_G9_n183"
set_resistance 0.029 "mult_66_G9_n182"
set_resistance 0.016 "mult_66_G9_n181"
set_resistance 0.028 "mult_66_G9_n180"
set_resistance 0.029 "mult_66_G9_n179"
set_resistance 0.015 "mult_66_G9_n177"
set_resistance 0.016 "mult_66_G9_n176"
set_resistance 0.021 "mult_66_G9_n175"
set_resistance 0.034 "mult_66_G9_n174"
set_resistance 0.027 "mult_66_G9_n173"
set_resistance 0.034 "mult_66_G9_n172"
set_resistance 0.035 "mult_66_G9_n171"
set_resistance 0.038 "mult_66_G9_n170"
set_resistance 0.019 "mult_66_G9_n169"
set_resistance 0.033 "mult_66_G9_n168"
set_resistance 0.027 "mult_66_G9_n166"
set_resistance 0.045 "mult_66_G9_n165"
set_resistance 0.084 "mult_66_G9_n164"
set_resistance 0.065 "mult_66_G9_n162"
set_resistance 0.074 "mult_66_G9_n161"
set_resistance 0.063 "mult_66_G9_n160"
set_resistance 0.050 "mult_66_G9_n159"
set_resistance 0.030 "mult_66_G9_n158"
set_resistance 0.051 "mult_66_G9_n157"
set_resistance 0.045 "mult_66_G9_n155"
set_resistance 0.018 "mult_66_G9_n153"
set_resistance 0.041 "mult_66_G9_n152"
set_resistance 0.060 "mult_66_G9_n151"
set_resistance 0.032 "mult_66_G9_n150"
set_resistance 0.018 "mult_66_G9_n149"
set_resistance 0.048 "mult_66_G9_n148"
set_resistance 0.033 "mult_66_G9_n147"
set_resistance 0.032 "mult_66_G9_n146"
set_resistance 0.022 "mult_66_G9_n144"
set_resistance 0.023 "mult_66_G9_n143"
set_resistance 0.030 "mult_66_G9_n142"
set_resistance 0.032 "mult_66_G9_n141"
set_resistance 0.021 "mult_66_G9_n140"
set_resistance 0.054 "mult_66_G9_n139"
set_resistance 0.031 "mult_66_G9_n121"
set_resistance 0.029 "mult_66_G9_n120"
set_resistance 0.032 "mult_66_G9_n119"
set_resistance 0.032 "mult_66_G9_n118"
set_resistance 0.042 "mult_66_G9_n117"
set_resistance 0.033 "mult_66_G9_n116"
set_resistance 0.031 "mult_66_G9_n115"
set_resistance 0.030 "mult_66_G9_n114"
set_resistance 0.043 "mult_66_G9_n113"
set_resistance 0.041 "mult_66_G9_n112"
set_resistance 0.031 "mult_66_G9_n111"
set_resistance 0.031 "mult_66_G9_n110"
set_resistance 0.044 "mult_66_G9_n109"
set_resistance 0.019 "mult_66_G9_n108"
set_resistance 0.036 "mult_66_G9_n107"
set_resistance 0.044 "mult_66_G9_n106"
set_resistance 0.040 "mult_66_G9_n105"
set_resistance 0.044 "mult_66_G9_n104"
set_resistance 0.074 "mult_66_G9_n103"
set_resistance 0.016 "mult_66_G9_n102"
set_resistance 0.015 "mult_66_G9_n101"
set_resistance 0.029 "mult_66_G9_n100"
set_resistance 0.033 "mult_66_G9_n99"
set_resistance 0.047 "mult_66_G9_n98"
set_resistance 0.045 "mult_66_G9_n97"
set_resistance 0.072 "mult_66_G9_n96"
set_resistance 0.046 "mult_66_G9_n95"
set_resistance 0.044 "mult_66_G9_n94"
set_resistance 0.081 "mult_66_G9_n93"
set_resistance 0.065 "mult_66_G9_n92"
set_resistance 0.025 "mult_66_G9_n91"
set_resistance 0.032 "mult_66_G9_n90"
set_resistance 0.026 "mult_66_G9_n89"
set_resistance 0.044 "mult_66_G9_n88"
set_resistance 0.024 "mult_66_G9_n87"
set_resistance 0.037 "mult_66_G9_n86"
set_resistance 0.016 "mult_66_G9_n85"
set_resistance 0.046 "mult_66_G9_n84"
set_resistance 0.059 "mult_66_G9_n83"
set_resistance 0.029 "mult_66_G9_n82"
set_resistance 0.058 "mult_66_G9_n81"
set_resistance 0.053 "mult_66_G9_n80"
set_resistance 0.020 "mult_66_G9_n79"
set_resistance 0.042 "mult_66_G9_n78"
set_resistance 0.036 "mult_66_G9_n77"
set_resistance 0.016 "mult_66_G9_n76"
set_resistance 0.014 "mult_66_G9_n75"
set_resistance 0.049 "mult_66_G9_n74"
set_resistance 0.021 "mult_66_G9_n73"
set_resistance 0.033 "mult_66_G9_n72"
set_resistance 0.118 "mult_66_G9_n70"
set_resistance 0.040 "mult_66_G9_n69"
set_resistance 0.042 "mult_66_G9_n68"
set_resistance 0.029 "mult_66_G9_n67"
set_resistance 0.022 "mult_66_G9_n66"
set_resistance 0.017 "mult_66_G9_n65"
set_resistance 0.044 "mult_66_G9_n64"
set_resistance 0.026 "mult_66_G9_n63"
set_resistance 0.032 "mult_66_G9_n62"
set_resistance 0.049 "mult_66_G9_n61"
set_resistance 0.061 "mult_66_G9_n60"
set_resistance 0.037 "mult_66_G9_n59"
set_resistance 0.023 "mult_66_G9_n58"
set_resistance 0.030 "mult_66_G9_n57"
set_resistance 0.023 "mult_66_G9_n56"
set_resistance 0.025 "mult_66_G9_n55"
set_resistance 0.032 "mult_66_G9_n54"
set_resistance 0.055 "mult_66_G9_n52"
set_resistance 0.028 "mult_66_G9_n51"
set_resistance 0.037 "mult_66_G9_n50"
set_resistance 0.045 "mult_66_G9_n49"
set_resistance 0.016 "mult_66_G9_n48"
set_resistance 0.062 "mult_66_G9_n47"
set_resistance 0.017 "mult_66_G9_n46"
set_resistance 0.040 "mult_66_G9_n45"
set_resistance 0.055 "mult_66_G9_n44"
set_resistance 0.016 "mult_66_G9_n43"
set_resistance 0.020 "mult_66_G9_n42"
set_resistance 0.057 "mult_66_G9_n41"
set_resistance 0.023 "mult_66_G9_n40"
set_resistance 0.034 "mult_66_G9_n38"
set_resistance 0.052 "mult_66_G9_n37"
set_resistance 0.046 "mult_66_G9_n36"
set_resistance 0.030 "mult_66_G9_n35"
set_resistance 0.037 "mult_66_G9_n34"
set_resistance 0.017 "mult_66_G9_n33"
set_resistance 0.020 "mult_66_G9_n32"
set_resistance 0.027 "mult_66_G9_n31"
set_resistance 0.034 "mult_66_G9_n30"
set_resistance 0.053 "mult_66_G9_n28"
set_resistance 0.032 "mult_66_G9_n27"
set_resistance 0.033 "mult_66_G9_n26"
set_resistance 0.049 "mult_66_G9_n25"
set_resistance 0.014 "mult_66_G9_n24"
set_resistance 0.014 "mult_66_G9_n22"
set_resistance 0.015 "mult_66_G9_n21"
set_resistance 0.035 "mult_66_G9_n20"
set_resistance 0.034 "mult_66_G9_n19"
set_resistance 0.035 "mult_66_G9_n18"
set_resistance 0.033 "mult_66_G9_n17"
set_resistance 0.019 "mult_66_G9_n16"
set_resistance 0.041 "mult_66_G9_n15"
set_resistance 0.022 "mult_66_G9_n14"
set_resistance 0.052 "mult_66_G9_n13"
set_resistance 0.017 "mult_66_G9_n12"
set_resistance 0.022 "mult_66_G9_n11"
set_resistance 0.025 "mult_66_G9_n10"
set_resistance 0.039 "mult_66_G9_n9"
set_resistance 0.049 "mult_66_G9_n8"
set_resistance 0.016 "mult_66_G9_n7"
set_resistance 0.026 "mult_66_G9_n6"
set_resistance 0.035 "mult_66_G9_n5"
set_resistance 0.014 "mult_66_G9_n4"
set_resistance 0.022 "mult_66_G10_n490"
set_resistance 0.015 "mult_66_G10_n489"
set_resistance 0.021 "mult_66_G10_n488"
set_resistance 0.013 "mult_66_G10_n487"
set_resistance 0.015 "mult_66_G10_n486"
set_resistance 0.015 "mult_66_G10_n485"
set_resistance 0.006 "mult_66_G10_n484"
set_resistance 0.014 "mult_66_G10_n483"
set_resistance 0.033 "mult_66_G10_n482"
set_resistance 0.016 "mult_66_G10_n481"
set_resistance 0.020 "mult_66_G10_n480"
set_resistance 0.019 "mult_66_G10_n479"
set_resistance 0.021 "mult_66_G10_n478"
set_resistance 0.013 "mult_66_G10_n477"
set_resistance 0.014 "mult_66_G10_n476"
set_resistance 0.015 "mult_66_G10_n475"
set_resistance 0.025 "mult_66_G10_n474"
set_resistance 0.016 "mult_66_G10_n473"
set_resistance 0.039 "mult_66_G10_n472"
set_resistance 0.042 "mult_66_G10_n471"
set_resistance 0.056 "mult_66_G10_n470"
set_resistance 0.037 "mult_66_G10_n469"
set_resistance 0.044 "mult_66_G10_n468"
set_resistance 0.038 "mult_66_G10_n467"
set_resistance 0.013 "mult_66_G10_n466"
set_resistance 0.023 "mult_66_G10_n465"
set_resistance 0.029 "mult_66_G10_n464"
set_resistance 0.028 "mult_66_G10_n463"
set_resistance 0.067 "mult_66_G10_n462"
set_resistance 0.029 "mult_66_G10_n461"
set_resistance 0.038 "mult_66_G10_n460"
set_resistance 0.028 "mult_66_G10_n459"
set_resistance 0.030 "mult_66_G10_n458"
set_resistance 0.024 "mult_66_G10_n457"
set_resistance 0.017 "mult_66_G10_n456"
set_resistance 0.022 "mult_66_G10_n455"
set_resistance 0.033 "mult_66_G10_n454"
set_resistance 0.030 "mult_66_G10_n453"
set_resistance 0.039 "mult_66_G10_n452"
set_resistance 0.041 "mult_66_G10_n451"
set_resistance 0.033 "mult_66_G10_n450"
set_resistance 0.051 "mult_66_G10_n449"
set_resistance 0.032 "mult_66_G10_n448"
set_resistance 0.038 "mult_66_G10_n447"
set_resistance 0.022 "mult_66_G10_n446"
set_resistance 0.020 "mult_66_G10_n445"
set_resistance 0.041 "mult_66_G10_n444"
set_resistance 0.046 "mult_66_G10_n443"
set_resistance 0.044 "mult_66_G10_n442"
set_resistance 0.042 "mult_66_G10_n441"
set_resistance 0.038 "mult_66_G10_n440"
set_resistance 0.046 "mult_66_G10_n439"
set_resistance 0.053 "mult_66_G10_n438"
set_resistance 0.032 "mult_66_G10_n437"
set_resistance 0.024 "mult_66_G10_n436"
set_resistance 0.034 "mult_66_G10_n435"
set_resistance 0.044 "mult_66_G10_n434"
set_resistance 0.044 "mult_66_G10_n433"
set_resistance 0.053 "mult_66_G10_n432"
set_resistance 0.038 "mult_66_G10_n431"
set_resistance 0.043 "mult_66_G10_n430"
set_resistance 0.050 "mult_66_G10_n429"
set_resistance 0.037 "mult_66_G10_n428"
set_resistance 0.022 "mult_66_G10_n427"
set_resistance 0.051 "mult_66_G10_n426"
set_resistance 0.033 "mult_66_G10_n425"
set_resistance 0.251 "mult_66_G10_n424"
set_resistance 0.055 "mult_66_G10_n423"
set_resistance 0.042 "mult_66_G10_n422"
set_resistance 0.032 "mult_66_G10_n421"
set_resistance 0.348 "mult_66_G10_n420"
set_resistance 0.257 "mult_66_G10_n419"
set_resistance 0.035 "mult_66_G10_n418"
set_resistance 0.030 "mult_66_G10_n417"
set_resistance 0.340 "mult_66_G10_n416"
set_resistance 0.266 "mult_66_G10_n415"
set_resistance 0.035 "mult_66_G10_n414"
set_resistance 0.025 "mult_66_G10_n413"
set_resistance 0.308 "mult_66_G10_n412"
set_resistance 0.273 "mult_66_G10_n411"
set_resistance 0.028 "mult_66_G10_n410"
set_resistance 0.038 "mult_66_G10_n409"
set_resistance 0.356 "mult_66_G10_n408"
set_resistance 0.302 "mult_66_G10_n407"
set_resistance 0.039 "mult_66_G10_n406"
set_resistance 0.021 "mult_66_G10_n405"
set_resistance 0.001 "mult_66_G10_n404"
set_resistance 0.037 "mult_66_G10_n403"
set_resistance 0.005 "mult_66_G10_n402"
set_resistance 0.032 "mult_66_G10_n401"
set_resistance 0.036 "mult_66_G10_n400"
set_resistance 0.289 "mult_66_G10_n399"
set_resistance 0.259 "mult_66_G10_n398"
set_resistance 0.068 "mult_66_G10_n397"
set_resistance 0.039 "mult_66_G10_n396"
set_resistance 0.073 "mult_66_G10_n395"
set_resistance 0.035 "mult_66_G10_n394"
set_resistance 0.029 "mult_66_G10_n393"
set_resistance 0.069 "mult_66_G10_n392"
set_resistance 0.064 "mult_66_G10_n391"
set_resistance 0.018 "mult_66_G10_n390"
set_resistance 0.136 "mult_66_G10_n389"
set_resistance 0.028 "mult_66_G10_n388"
set_resistance 0.031 "mult_66_G10_n387"
set_resistance 0.071 "mult_66_G10_n386"
set_resistance 0.026 "mult_66_G10_n385"
set_resistance 0.033 "mult_66_G10_n384"
set_resistance 0.053 "mult_66_G10_n383"
set_resistance 0.078 "mult_66_G10_n382"
set_resistance 0.018 "mult_66_G10_n210"
set_resistance 0.029 "mult_66_G10_n209"
set_resistance 0.040 "mult_66_G10_n208"
set_resistance 0.028 "mult_66_G10_n207"
set_resistance 0.033 "mult_66_G10_n206"
set_resistance 0.037 "mult_66_G10_n205"
set_resistance 0.029 "mult_66_G10_n204"
set_resistance 0.036 "mult_66_G10_n203"
set_resistance 0.034 "mult_66_G10_n202"
set_resistance 0.029 "mult_66_G10_n201"
set_resistance 0.029 "mult_66_G10_n199"
set_resistance 0.028 "mult_66_G10_n198"
set_resistance 0.033 "mult_66_G10_n197"
set_resistance 0.041 "mult_66_G10_n196"
set_resistance 0.023 "mult_66_G10_n195"
set_resistance 0.016 "mult_66_G10_n194"
set_resistance 0.030 "mult_66_G10_n193"
set_resistance 0.016 "mult_66_G10_n192"
set_resistance 0.042 "mult_66_G10_n191"
set_resistance 0.027 "mult_66_G10_n190"
set_resistance 0.029 "mult_66_G10_n188"
set_resistance 0.015 "mult_66_G10_n187"
set_resistance 0.040 "mult_66_G10_n186"
set_resistance 0.027 "mult_66_G10_n185"
set_resistance 0.038 "mult_66_G10_n184"
set_resistance 0.040 "mult_66_G10_n183"
set_resistance 0.048 "mult_66_G10_n182"
set_resistance 0.053 "mult_66_G10_n181"
set_resistance 0.058 "mult_66_G10_n180"
set_resistance 0.020 "mult_66_G10_n179"
set_resistance 0.030 "mult_66_G10_n177"
set_resistance 0.027 "mult_66_G10_n176"
set_resistance 0.044 "mult_66_G10_n175"
set_resistance 0.061 "mult_66_G10_n174"
set_resistance 0.087 "mult_66_G10_n173"
set_resistance 0.065 "mult_66_G10_n172"
set_resistance 0.053 "mult_66_G10_n171"
set_resistance 0.052 "mult_66_G10_n170"
set_resistance 0.027 "mult_66_G10_n169"
set_resistance 0.031 "mult_66_G10_n168"
set_resistance 0.039 "mult_66_G10_n166"
set_resistance 0.047 "mult_66_G10_n165"
set_resistance 0.065 "mult_66_G10_n164"
set_resistance 0.039 "mult_66_G10_n162"
set_resistance 0.035 "mult_66_G10_n161"
set_resistance 0.035 "mult_66_G10_n160"
set_resistance 0.035 "mult_66_G10_n159"
set_resistance 0.032 "mult_66_G10_n158"
set_resistance 0.044 "mult_66_G10_n157"
set_resistance 0.040 "mult_66_G10_n155"
set_resistance 0.023 "mult_66_G10_n153"
set_resistance 0.012 "mult_66_G10_n152"
set_resistance 0.039 "mult_66_G10_n151"
set_resistance 0.020 "mult_66_G10_n150"
set_resistance 0.014 "mult_66_G10_n149"
set_resistance 0.020 "mult_66_G10_n148"
set_resistance 0.030 "mult_66_G10_n147"
set_resistance 0.018 "mult_66_G10_n146"
set_resistance 0.026 "mult_66_G10_n144"
set_resistance 0.055 "mult_66_G10_n143"
set_resistance 0.025 "mult_66_G10_n142"
set_resistance 0.035 "mult_66_G10_n141"
set_resistance 0.032 "mult_66_G10_n140"
set_resistance 0.034 "mult_66_G10_n139"
set_resistance 0.048 "mult_66_G10_n121"
set_resistance 0.019 "mult_66_G10_n120"
set_resistance 0.035 "mult_66_G10_n119"
set_resistance 0.039 "mult_66_G10_n118"
set_resistance 0.050 "mult_66_G10_n117"
set_resistance 0.051 "mult_66_G10_n116"
set_resistance 0.019 "mult_66_G10_n115"
set_resistance 0.014 "mult_66_G10_n114"
set_resistance 0.015 "mult_66_G10_n113"
set_resistance 0.012 "mult_66_G10_n112"
set_resistance 0.019 "mult_66_G10_n111"
set_resistance 0.018 "mult_66_G10_n110"
set_resistance 0.048 "mult_66_G10_n109"
set_resistance 0.023 "mult_66_G10_n108"
set_resistance 0.032 "mult_66_G10_n107"
set_resistance 0.019 "mult_66_G10_n106"
set_resistance 0.017 "mult_66_G10_n105"
set_resistance 0.030 "mult_66_G10_n104"
set_resistance 0.019 "mult_66_G10_n103"
set_resistance 0.024 "mult_66_G10_n102"
set_resistance 0.022 "mult_66_G10_n101"
set_resistance 0.047 "mult_66_G10_n100"
set_resistance 0.017 "mult_66_G10_n99"
set_resistance 0.030 "mult_66_G10_n98"
set_resistance 0.046 "mult_66_G10_n97"
set_resistance 0.025 "mult_66_G10_n96"
set_resistance 0.016 "mult_66_G10_n95"
set_resistance 0.065 "mult_66_G10_n94"
set_resistance 0.045 "mult_66_G10_n93"
set_resistance 0.034 "mult_66_G10_n92"
set_resistance 0.014 "mult_66_G10_n91"
set_resistance 0.061 "mult_66_G10_n90"
set_resistance 0.016 "mult_66_G10_n89"
set_resistance 0.043 "mult_66_G10_n88"
set_resistance 0.028 "mult_66_G10_n87"
set_resistance 0.029 "mult_66_G10_n86"
set_resistance 0.029 "mult_66_G10_n85"
set_resistance 0.025 "mult_66_G10_n84"
set_resistance 0.032 "mult_66_G10_n83"
set_resistance 0.039 "mult_66_G10_n82"
set_resistance 0.024 "mult_66_G10_n81"
set_resistance 0.017 "mult_66_G10_n80"
set_resistance 0.022 "mult_66_G10_n79"
set_resistance 0.028 "mult_66_G10_n78"
set_resistance 0.046 "mult_66_G10_n77"
set_resistance 0.020 "mult_66_G10_n76"
set_resistance 0.039 "mult_66_G10_n75"
set_resistance 0.041 "mult_66_G10_n74"
set_resistance 0.018 "mult_66_G10_n73"
set_resistance 0.029 "mult_66_G10_n72"
set_resistance 0.058 "mult_66_G10_n70"
set_resistance 0.044 "mult_66_G10_n69"
set_resistance 0.031 "mult_66_G10_n68"
set_resistance 0.047 "mult_66_G10_n67"
set_resistance 0.015 "mult_66_G10_n66"
set_resistance 0.048 "mult_66_G10_n65"
set_resistance 0.016 "mult_66_G10_n64"
set_resistance 0.038 "mult_66_G10_n63"
set_resistance 0.015 "mult_66_G10_n62"
set_resistance 0.048 "mult_66_G10_n61"
set_resistance 0.015 "mult_66_G10_n60"
set_resistance 0.020 "mult_66_G10_n59"
set_resistance 0.018 "mult_66_G10_n58"
set_resistance 0.039 "mult_66_G10_n57"
set_resistance 0.030 "mult_66_G10_n56"
set_resistance 0.043 "mult_66_G10_n55"
set_resistance 0.030 "mult_66_G10_n54"
set_resistance 0.076 "mult_66_G10_n52"
set_resistance 0.028 "mult_66_G10_n51"
set_resistance 0.014 "mult_66_G10_n50"
set_resistance 0.021 "mult_66_G10_n49"
set_resistance 0.043 "mult_66_G10_n48"
set_resistance 0.056 "mult_66_G10_n47"
set_resistance 0.030 "mult_66_G10_n46"
set_resistance 0.029 "mult_66_G10_n45"
set_resistance 0.034 "mult_66_G10_n44"
set_resistance 0.024 "mult_66_G10_n43"
set_resistance 0.040 "mult_66_G10_n42"
set_resistance 0.059 "mult_66_G10_n41"
set_resistance 0.024 "mult_66_G10_n40"
set_resistance 0.045 "mult_66_G10_n38"
set_resistance 0.015 "mult_66_G10_n37"
set_resistance 0.040 "mult_66_G10_n36"
set_resistance 0.037 "mult_66_G10_n35"
set_resistance 0.031 "mult_66_G10_n34"
set_resistance 0.043 "mult_66_G10_n33"
set_resistance 0.058 "mult_66_G10_n32"
set_resistance 0.017 "mult_66_G10_n31"
set_resistance 0.040 "mult_66_G10_n30"
set_resistance 0.065 "mult_66_G10_n28"
set_resistance 0.036 "mult_66_G10_n27"
set_resistance 0.037 "mult_66_G10_n26"
set_resistance 0.040 "mult_66_G10_n25"
set_resistance 0.025 "mult_66_G10_n24"
set_resistance 0.015 "mult_66_G10_n22"
set_resistance 0.015 "mult_66_G10_n21"
set_resistance 0.032 "mult_66_G10_n20"
set_resistance 0.025 "mult_66_G10_n19"
set_resistance 0.013 "mult_66_G10_n18"
set_resistance 0.041 "mult_66_G10_n17"
set_resistance 0.029 "mult_66_G10_n16"
set_resistance 0.030 "mult_66_G10_n15"
set_resistance 0.038 "mult_66_G10_n14"
set_resistance 0.040 "mult_66_G10_n13"
set_resistance 0.014 "mult_66_G10_n12"
set_resistance 0.030 "mult_66_G10_n11"
set_resistance 0.034 "mult_66_G10_n10"
set_resistance 0.068 "mult_66_G10_n9"
set_resistance 0.014 "mult_66_G10_n8"
set_resistance 0.029 "mult_66_G10_n7"
set_resistance 0.018 "mult_66_G10_n6"
set_resistance 0.030 "mult_66_G10_n5"
set_resistance 0.013 "mult_66_G10_n4"
set_resistance 0.013 "mult_66_G11_n490"
set_resistance 0.015 "mult_66_G11_n489"
set_resistance 0.028 "mult_66_G11_n488"
set_resistance 0.013 "mult_66_G11_n487"
set_resistance 0.016 "mult_66_G11_n486"
set_resistance 0.013 "mult_66_G11_n485"
set_resistance 0.006 "mult_66_G11_n484"
set_resistance 0.015 "mult_66_G11_n483"
set_resistance 0.013 "mult_66_G11_n482"
set_resistance 0.015 "mult_66_G11_n481"
set_resistance 0.013 "mult_66_G11_n480"
set_resistance 0.020 "mult_66_G11_n479"
set_resistance 0.025 "mult_66_G11_n478"
set_resistance 0.013 "mult_66_G11_n477"
set_resistance 0.014 "mult_66_G11_n476"
set_resistance 0.013 "mult_66_G11_n475"
set_resistance 0.001 "mult_66_G11_n474"
set_resistance 0.021 "mult_66_G11_n473"
set_resistance 0.041 "mult_66_G11_n472"
set_resistance 0.035 "mult_66_G11_n471"
set_resistance 0.039 "mult_66_G11_n470"
set_resistance 0.037 "mult_66_G11_n469"
set_resistance 0.023 "mult_66_G11_n468"
set_resistance 0.026 "mult_66_G11_n467"
set_resistance 0.016 "mult_66_G11_n466"
set_resistance 0.024 "mult_66_G11_n465"
set_resistance 0.043 "mult_66_G11_n464"
set_resistance 0.030 "mult_66_G11_n463"
set_resistance 0.029 "mult_66_G11_n462"
set_resistance 0.026 "mult_66_G11_n461"
set_resistance 0.028 "mult_66_G11_n460"
set_resistance 0.027 "mult_66_G11_n459"
set_resistance 0.035 "mult_66_G11_n458"
set_resistance 0.024 "mult_66_G11_n457"
set_resistance 0.036 "mult_66_G11_n456"
set_resistance 0.017 "mult_66_G11_n455"
set_resistance 0.032 "mult_66_G11_n454"
set_resistance 0.018 "mult_66_G11_n453"
set_resistance 0.058 "mult_66_G11_n452"
set_resistance 0.035 "mult_66_G11_n451"
set_resistance 0.023 "mult_66_G11_n450"
set_resistance 0.045 "mult_66_G11_n449"
set_resistance 0.035 "mult_66_G11_n448"
set_resistance 0.037 "mult_66_G11_n447"
set_resistance 0.020 "mult_66_G11_n446"
set_resistance 0.045 "mult_66_G11_n445"
set_resistance 0.047 "mult_66_G11_n444"
set_resistance 0.045 "mult_66_G11_n443"
set_resistance 0.063 "mult_66_G11_n442"
set_resistance 0.030 "mult_66_G11_n441"
set_resistance 0.028 "mult_66_G11_n440"
set_resistance 0.029 "mult_66_G11_n439"
set_resistance 0.034 "mult_66_G11_n438"
set_resistance 0.044 "mult_66_G11_n437"
set_resistance 0.024 "mult_66_G11_n436"
set_resistance 0.016 "mult_66_G11_n435"
set_resistance 0.046 "mult_66_G11_n434"
set_resistance 0.044 "mult_66_G11_n433"
set_resistance 0.029 "mult_66_G11_n432"
set_resistance 0.030 "mult_66_G11_n431"
set_resistance 0.044 "mult_66_G11_n430"
set_resistance 0.061 "mult_66_G11_n429"
set_resistance 0.066 "mult_66_G11_n428"
set_resistance 0.062 "mult_66_G11_n427"
set_resistance 0.037 "mult_66_G11_n426"
set_resistance 0.037 "mult_66_G11_n425"
set_resistance 0.231 "mult_66_G11_n424"
set_resistance 0.045 "mult_66_G11_n423"
set_resistance 0.053 "mult_66_G11_n422"
set_resistance 0.022 "mult_66_G11_n421"
set_resistance 0.301 "mult_66_G11_n420"
set_resistance 0.286 "mult_66_G11_n419"
set_resistance 0.032 "mult_66_G11_n418"
set_resistance 0.040 "mult_66_G11_n417"
set_resistance 0.308 "mult_66_G11_n416"
set_resistance 0.261 "mult_66_G11_n415"
set_resistance 0.039 "mult_66_G11_n414"
set_resistance 0.054 "mult_66_G11_n413"
set_resistance 0.261 "mult_66_G11_n412"
set_resistance 0.233 "mult_66_G11_n411"
set_resistance 0.024 "mult_66_G11_n410"
set_resistance 0.043 "mult_66_G11_n409"
set_resistance 0.258 "mult_66_G11_n408"
set_resistance 0.231 "mult_66_G11_n407"
set_resistance 0.033 "mult_66_G11_n406"
set_resistance 0.016 "mult_66_G11_n405"
set_resistance 0.019 "mult_66_G11_n404"
set_resistance 0.046 "mult_66_G11_n403"
set_resistance 0.019 "mult_66_G11_n402"
set_resistance 0.014 "mult_66_G11_n401"
set_resistance 0.046 "mult_66_G11_n400"
set_resistance 0.236 "mult_66_G11_n399"
set_resistance 0.242 "mult_66_G11_n398"
set_resistance 0.048 "mult_66_G11_n397"
set_resistance 0.034 "mult_66_G11_n396"
set_resistance 0.052 "mult_66_G11_n395"
set_resistance 0.056 "mult_66_G11_n394"
set_resistance 0.014 "mult_66_G11_n393"
set_resistance 0.092 "mult_66_G11_n392"
set_resistance 0.021 "mult_66_G11_n391"
set_resistance 0.020 "mult_66_G11_n390"
set_resistance 0.072 "mult_66_G11_n389"
set_resistance 0.016 "mult_66_G11_n388"
set_resistance 0.044 "mult_66_G11_n387"
set_resistance 0.097 "mult_66_G11_n386"
set_resistance 0.030 "mult_66_G11_n385"
set_resistance 0.034 "mult_66_G11_n384"
set_resistance 0.041 "mult_66_G11_n383"
set_resistance 0.059 "mult_66_G11_n382"
set_resistance 0.037 "mult_66_G11_n210"
set_resistance 0.022 "mult_66_G11_n209"
set_resistance 0.033 "mult_66_G11_n208"
set_resistance 0.031 "mult_66_G11_n207"
set_resistance 0.035 "mult_66_G11_n206"
set_resistance 0.035 "mult_66_G11_n205"
set_resistance 0.028 "mult_66_G11_n204"
set_resistance 0.027 "mult_66_G11_n203"
set_resistance 0.033 "mult_66_G11_n202"
set_resistance 0.017 "mult_66_G11_n201"
set_resistance 0.034 "mult_66_G11_n199"
set_resistance 0.068 "mult_66_G11_n198"
set_resistance 0.077 "mult_66_G11_n197"
set_resistance 0.073 "mult_66_G11_n196"
set_resistance 0.059 "mult_66_G11_n195"
set_resistance 0.057 "mult_66_G11_n194"
set_resistance 0.029 "mult_66_G11_n193"
set_resistance 0.035 "mult_66_G11_n192"
set_resistance 0.058 "mult_66_G11_n191"
set_resistance 0.046 "mult_66_G11_n190"
set_resistance 0.021 "mult_66_G11_n188"
set_resistance 0.031 "mult_66_G11_n187"
set_resistance 0.046 "mult_66_G11_n186"
set_resistance 0.036 "mult_66_G11_n185"
set_resistance 0.051 "mult_66_G11_n184"
set_resistance 0.027 "mult_66_G11_n183"
set_resistance 0.017 "mult_66_G11_n182"
set_resistance 0.028 "mult_66_G11_n181"
set_resistance 0.035 "mult_66_G11_n180"
set_resistance 0.033 "mult_66_G11_n179"
set_resistance 0.055 "mult_66_G11_n177"
set_resistance 0.028 "mult_66_G11_n176"
set_resistance 0.041 "mult_66_G11_n175"
set_resistance 0.069 "mult_66_G11_n174"
set_resistance 0.089 "mult_66_G11_n173"
set_resistance 0.053 "mult_66_G11_n172"
set_resistance 0.051 "mult_66_G11_n171"
set_resistance 0.044 "mult_66_G11_n170"
set_resistance 0.043 "mult_66_G11_n169"
set_resistance 0.080 "mult_66_G11_n168"
set_resistance 0.068 "mult_66_G11_n166"
set_resistance 0.038 "mult_66_G11_n165"
set_resistance 0.053 "mult_66_G11_n164"
set_resistance 0.070 "mult_66_G11_n162"
set_resistance 0.027 "mult_66_G11_n161"
set_resistance 0.036 "mult_66_G11_n160"
set_resistance 0.075 "mult_66_G11_n159"
set_resistance 0.036 "mult_66_G11_n158"
set_resistance 0.015 "mult_66_G11_n157"
set_resistance 0.052 "mult_66_G11_n155"
set_resistance 0.038 "mult_66_G11_n153"
set_resistance 0.054 "mult_66_G11_n152"
set_resistance 0.013 "mult_66_G11_n151"
set_resistance 0.044 "mult_66_G11_n150"
set_resistance 0.015 "mult_66_G11_n149"
set_resistance 0.015 "mult_66_G11_n148"
set_resistance 0.017 "mult_66_G11_n147"
set_resistance 0.028 "mult_66_G11_n146"
set_resistance 0.023 "mult_66_G11_n144"
set_resistance 0.056 "mult_66_G11_n143"
set_resistance 0.048 "mult_66_G11_n142"
set_resistance 0.014 "mult_66_G11_n141"
set_resistance 0.031 "mult_66_G11_n140"
set_resistance 0.044 "mult_66_G11_n139"
set_resistance 0.029 "mult_66_G11_n121"
set_resistance 0.033 "mult_66_G11_n120"
set_resistance 0.031 "mult_66_G11_n119"
set_resistance 0.015 "mult_66_G11_n118"
set_resistance 0.017 "mult_66_G11_n117"
set_resistance 0.033 "mult_66_G11_n116"
set_resistance 0.016 "mult_66_G11_n115"
set_resistance 0.041 "mult_66_G11_n114"
set_resistance 0.013 "mult_66_G11_n113"
set_resistance 0.038 "mult_66_G11_n112"
set_resistance 0.026 "mult_66_G11_n111"
set_resistance 0.037 "mult_66_G11_n110"
set_resistance 0.090 "mult_66_G11_n109"
set_resistance 0.015 "mult_66_G11_n108"
set_resistance 0.016 "mult_66_G11_n107"
set_resistance 0.037 "mult_66_G11_n106"
set_resistance 0.031 "mult_66_G11_n105"
set_resistance 0.044 "mult_66_G11_n104"
set_resistance 0.016 "mult_66_G11_n103"
set_resistance 0.018 "mult_66_G11_n102"
set_resistance 0.064 "mult_66_G11_n101"
set_resistance 0.098 "mult_66_G11_n100"
set_resistance 0.034 "mult_66_G11_n99"
set_resistance 0.041 "mult_66_G11_n98"
set_resistance 0.077 "mult_66_G11_n97"
set_resistance 0.060 "mult_66_G11_n96"
set_resistance 0.061 "mult_66_G11_n95"
set_resistance 0.066 "mult_66_G11_n94"
set_resistance 0.016 "mult_66_G11_n93"
set_resistance 0.035 "mult_66_G11_n92"
set_resistance 0.026 "mult_66_G11_n91"
set_resistance 0.038 "mult_66_G11_n90"
set_resistance 0.019 "mult_66_G11_n89"
set_resistance 0.053 "mult_66_G11_n88"
set_resistance 0.046 "mult_66_G11_n87"
set_resistance 0.057 "mult_66_G11_n86"
set_resistance 0.015 "mult_66_G11_n85"
set_resistance 0.035 "mult_66_G11_n84"
set_resistance 0.033 "mult_66_G11_n83"
set_resistance 0.029 "mult_66_G11_n82"
set_resistance 0.017 "mult_66_G11_n81"
set_resistance 0.014 "mult_66_G11_n80"
set_resistance 0.028 "mult_66_G11_n79"
set_resistance 0.033 "mult_66_G11_n78"
set_resistance 0.075 "mult_66_G11_n77"
set_resistance 0.063 "mult_66_G11_n76"
set_resistance 0.014 "mult_66_G11_n75"
set_resistance 0.029 "mult_66_G11_n74"
set_resistance 0.015 "mult_66_G11_n73"
set_resistance 0.033 "mult_66_G11_n72"
set_resistance 0.069 "mult_66_G11_n70"
set_resistance 0.018 "mult_66_G11_n69"
set_resistance 0.041 "mult_66_G11_n68"
set_resistance 0.073 "mult_66_G11_n67"
set_resistance 0.065 "mult_66_G11_n66"
set_resistance 0.015 "mult_66_G11_n65"
set_resistance 0.058 "mult_66_G11_n64"
set_resistance 0.030 "mult_66_G11_n63"
set_resistance 0.037 "mult_66_G11_n62"
set_resistance 0.032 "mult_66_G11_n61"
set_resistance 0.036 "mult_66_G11_n60"
set_resistance 0.055 "mult_66_G11_n59"
set_resistance 0.069 "mult_66_G11_n58"
set_resistance 0.035 "mult_66_G11_n57"
set_resistance 0.034 "mult_66_G11_n56"
set_resistance 0.016 "mult_66_G11_n55"
set_resistance 0.032 "mult_66_G11_n54"
set_resistance 0.039 "mult_66_G11_n52"
set_resistance 0.067 "mult_66_G11_n51"
set_resistance 0.058 "mult_66_G11_n50"
set_resistance 0.033 "mult_66_G11_n49"
set_resistance 0.038 "mult_66_G11_n48"
set_resistance 0.014 "mult_66_G11_n47"
set_resistance 0.033 "mult_66_G11_n46"
set_resistance 0.027 "mult_66_G11_n45"
set_resistance 0.030 "mult_66_G11_n44"
set_resistance 0.032 "mult_66_G11_n43"
set_resistance 0.035 "mult_66_G11_n42"
set_resistance 0.022 "mult_66_G11_n41"
set_resistance 0.039 "mult_66_G11_n40"
set_resistance 0.039 "mult_66_G11_n38"
set_resistance 0.062 "mult_66_G11_n37"
set_resistance 0.038 "mult_66_G11_n36"
set_resistance 0.036 "mult_66_G11_n35"
set_resistance 0.041 "mult_66_G11_n34"
set_resistance 0.052 "mult_66_G11_n33"
set_resistance 0.074 "mult_66_G11_n32"
set_resistance 0.063 "mult_66_G11_n31"
set_resistance 0.059 "mult_66_G11_n30"
set_resistance 0.071 "mult_66_G11_n28"
set_resistance 0.031 "mult_66_G11_n27"
set_resistance 0.050 "mult_66_G11_n26"
set_resistance 0.041 "mult_66_G11_n25"
set_resistance 0.035 "mult_66_G11_n24"
set_resistance 0.017 "mult_66_G11_n22"
set_resistance 0.040 "mult_66_G11_n21"
set_resistance 0.033 "mult_66_G11_n20"
set_resistance 0.034 "mult_66_G11_n19"
set_resistance 0.034 "mult_66_G11_n18"
set_resistance 0.022 "mult_66_G11_n17"
set_resistance 0.017 "mult_66_G11_n16"
set_resistance 0.014 "mult_66_G11_n15"
set_resistance 0.029 "mult_66_G11_n14"
set_resistance 0.030 "mult_66_G11_n13"
set_resistance 0.018 "mult_66_G11_n12"
set_resistance 0.014 "mult_66_G11_n11"
set_resistance 0.021 "mult_66_G11_n10"
set_resistance 0.022 "mult_66_G11_n9"
set_resistance 0.025 "mult_66_G11_n8"
set_resistance 0.017 "mult_66_G11_n7"
set_resistance 0.034 "mult_66_G11_n6"
set_resistance 0.016 "mult_66_G11_n5"
set_resistance 0.014 "mult_66_G11_n4"
set_resistance 0.014 "add_6_root_add_0_root_add_47_I11_n2"
set_resistance 0.018 "add_8_root_add_0_root_add_47_I11_n2"
set_resistance 0.032 "add_9_root_add_0_root_add_47_I11_n2"
set_resistance 0.013 "add_7_root_add_0_root_add_47_I11_n2"
set_resistance 0.014 "add_2_root_add_0_root_add_47_I11_n2"
set_resistance 0.016 "add_3_root_add_0_root_add_47_I11_n2"
set_resistance 0.016 "add_5_root_add_0_root_add_47_I11_n2"
set_resistance 0.014 "add_4_root_add_0_root_add_47_I11_n2"
set_resistance 0.022 "add_1_root_add_0_root_add_47_I11_n2"
set_resistance 0.029 "add_0_root_add_0_root_add_47_I11_n33"
set_resistance 0.031 "add_0_root_add_0_root_add_47_I11_n32"
set_resistance 0.020 "add_0_root_add_0_root_add_47_I11_n31"
set_resistance 0.040 "add_0_root_add_0_root_add_47_I11_n30"
set_resistance 0.014 "add_0_root_add_0_root_add_47_I11_n29"
set_resistance 0.046 "add_0_root_add_0_root_add_47_I11_n28"
set_resistance 0.012 "add_0_root_add_0_root_add_47_I11_n27"
set_resistance 0.037 "add_0_root_add_0_root_add_47_I11_n26"
set_resistance 0.016 "add_0_root_add_0_root_add_47_I11_n25"
set_resistance 0.020 "add_0_root_add_0_root_add_47_I11_n24"
set_resistance 0.048 "add_0_root_add_0_root_add_47_I11_n23"
set_resistance 0.014 "add_0_root_add_0_root_add_47_I11_n22"
set_resistance 0.038 "add_0_root_add_0_root_add_47_I11_n21"
set_resistance 0.019 "add_0_root_add_0_root_add_47_I11_n20"
set_resistance 0.038 "add_0_root_add_0_root_add_47_I11_n19"
set_resistance 0.015 "add_0_root_add_0_root_add_47_I11_n18"
set_resistance 0.052 "add_0_root_add_0_root_add_47_I11_n17"
set_resistance 0.018 "add_0_root_add_0_root_add_47_I11_n16"
set_resistance 0.016 "add_0_root_add_0_root_add_47_I11_n15"
set_resistance 0.023 "add_0_root_add_0_root_add_47_I11_n14"
set_resistance 0.021 "add_0_root_add_0_root_add_47_I11_n13"
set_resistance 0.009 "add_0_root_add_0_root_add_47_I11_n12"
set_resistance 0.025 "add_0_root_add_0_root_add_47_I11_n11"
set_resistance 0.018 "add_0_root_add_0_root_add_47_I11_n10"
set_resistance 0.009 "add_0_root_add_0_root_add_47_I11_n9"
set_resistance 0.019 "add_0_root_add_0_root_add_47_I11_n8"
set_resistance 0.022 "add_0_root_add_0_root_add_47_I11_n7"
set_resistance 0.014 "add_0_root_add_0_root_add_47_I11_n6"
set_resistance 0.017 "add_0_root_add_0_root_add_47_I11_n5"
set_resistance 0.015 "add_0_root_add_0_root_add_47_I11_n4"
set_resistance 0.013 "add_0_root_add_0_root_add_47_I11_n3"
set_resistance 0.020 "add_0_root_add_0_root_add_47_I11_n2"
set_resistance 0.015 "add_0_root_add_0_root_add_47_I11_n1"
set_resistance 0.224 "regs[120]"
set_resistance 0.221 "regs[119]"
set_resistance 0.268 "regs[118]"
set_resistance 0.234 "regs[117]"
set_resistance 0.283 "regs[116]"
set_resistance 0.284 "regs[115]"
set_resistance 0.262 "regs[114]"
set_resistance 0.269 "regs[113]"
set_resistance 0.256 "regs[112]"
set_resistance 0.261 "regs[111]"
set_resistance 0.340 "regs[110]"
set_resistance 0.320 "regs[109]"
set_resistance 0.318 "regs[108]"
set_resistance 0.288 "regs[107]"
set_resistance 0.289 "regs[106]"
set_resistance 0.325 "regs[105]"
set_resistance 0.295 "regs[104]"
set_resistance 0.275 "regs[103]"
set_resistance 0.371 "regs[102]"
set_resistance 0.329 "regs[101]"
set_resistance 0.325 "regs[100]"
set_resistance 0.419 "regs[99]"
set_resistance 0.313 "regs[98]"
set_resistance 0.282 "regs[97]"
set_resistance 0.299 "regs[96]"
set_resistance 0.324 "regs[95]"
set_resistance 0.264 "regs[94]"
set_resistance 0.314 "regs[93]"
set_resistance 0.336 "regs[92]"
set_resistance 0.384 "regs[91]"
set_resistance 0.371 "regs[90]"
set_resistance 0.394 "regs[89]"
set_resistance 0.449 "regs[88]"
set_resistance 0.354 "regs[87]"
set_resistance 0.419 "regs[86]"
set_resistance 0.398 "regs[85]"
set_resistance 0.424 "regs[84]"
set_resistance 0.407 "regs[83]"
set_resistance 0.374 "regs[82]"
set_resistance 0.408 "regs[81]"
set_resistance 0.338 "regs[80]"
set_resistance 0.376 "regs[79]"
set_resistance 0.328 "regs[78]"
set_resistance 0.452 "regs[77]"
set_resistance 0.278 "regs[76]"
set_resistance 0.253 "regs[75]"
set_resistance 0.296 "regs[74]"
set_resistance 0.301 "regs[73]"
set_resistance 0.323 "regs[72]"
set_resistance 0.352 "regs[71]"
set_resistance 0.335 "regs[70]"
set_resistance 0.322 "regs[69]"
set_resistance 0.327 "regs[68]"
set_resistance 0.301 "regs[67]"
set_resistance 0.415 "regs[66]"
set_resistance 0.346 "regs[65]"
set_resistance 0.378 "regs[64]"
set_resistance 0.364 "regs[63]"
set_resistance 0.334 "regs[62]"
set_resistance 0.361 "regs[61]"
set_resistance 0.370 "regs[60]"
set_resistance 0.387 "regs[59]"
set_resistance 0.297 "regs[58]"
set_resistance 0.325 "regs[57]"
set_resistance 0.350 "regs[56]"
set_resistance 0.485 "regs[55]"
set_resistance 0.526 "regs[54]"
set_resistance 0.430 "regs[53]"
set_resistance 0.486 "regs[52]"
set_resistance 0.381 "regs[51]"
set_resistance 0.382 "regs[50]"
set_resistance 0.384 "regs[49]"
set_resistance 0.374 "regs[48]"
set_resistance 0.394 "regs[47]"
set_resistance 0.382 "regs[46]"
set_resistance 0.345 "regs[45]"
set_resistance 0.408 "regs[44]"
set_resistance 0.337 "regs[43]"
set_resistance 0.298 "regs[42]"
set_resistance 0.338 "regs[41]"
set_resistance 0.340 "regs[40]"
set_resistance 0.363 "regs[39]"
set_resistance 0.346 "regs[38]"
set_resistance 0.336 "regs[37]"
set_resistance 0.365 "regs[36]"
set_resistance 0.348 "regs[35]"
set_resistance 0.328 "regs[34]"
set_resistance 0.403 "regs[33]"
set_resistance 0.269 "regs[32]"
set_resistance 0.291 "regs[31]"
set_resistance 0.307 "regs[30]"
set_resistance 0.286 "regs[29]"
set_resistance 0.302 "regs[28]"
set_resistance 0.325 "regs[27]"
set_resistance 0.323 "regs[26]"
set_resistance 0.356 "regs[25]"
set_resistance 0.289 "regs[24]"
set_resistance 0.361 "regs[23]"
set_resistance 0.406 "regs[22]"
set_resistance 0.346 "regs[21]"
set_resistance 0.336 "regs[20]"
set_resistance 0.332 "regs[19]"
set_resistance 0.343 "regs[18]"
set_resistance 0.303 "regs[17]"
set_resistance 0.320 "regs[16]"
set_resistance 0.350 "regs[15]"
set_resistance 0.344 "regs[14]"
set_resistance 0.407 "regs[13]"
set_resistance 0.397 "regs[12]"
set_resistance 0.497 "regs[11]"
set_resistance 0.331 "regs[10]"
set_resistance 0.313 "regs[9]"
set_resistance 0.337 "regs[8]"
set_resistance 0.298 "regs[7]"
set_resistance 0.291 "regs[6]"
set_resistance 0.315 "regs[5]"
set_resistance 0.287 "regs[4]"
set_resistance 0.260 "regs[3]"
set_resistance 0.261 "regs[2]"
set_resistance 0.239 "regs[1]"
set_resistance 0.335 "regs[0]"
set_resistance 0.043 "add_6_root_add_0_root_add_47_I11_carry[20]"
set_resistance 0.035 "add_6_root_add_0_root_add_47_I11_carry[19]"
set_resistance 0.038 "add_6_root_add_0_root_add_47_I11_carry[18]"
set_resistance 0.032 "add_6_root_add_0_root_add_47_I11_carry[17]"
set_resistance 0.023 "add_6_root_add_0_root_add_47_I11_carry[16]"
set_resistance 0.016 "add_6_root_add_0_root_add_47_I11_carry[15]"
set_resistance 0.015 "add_6_root_add_0_root_add_47_I11_carry[14]"
set_resistance 0.018 "add_6_root_add_0_root_add_47_I11_carry[13]"
set_resistance 0.016 "add_6_root_add_0_root_add_47_I11_carry[12]"
set_resistance 0.024 "add_6_root_add_0_root_add_47_I11_carry[11]"
set_resistance 0.018 "add_6_root_add_0_root_add_47_I11_carry[10]"
set_resistance 0.030 "add_6_root_add_0_root_add_47_I11_carry[9]"
set_resistance 0.013 "add_6_root_add_0_root_add_47_I11_carry[8]"
set_resistance 0.030 "add_6_root_add_0_root_add_47_I11_carry[7]"
set_resistance 0.029 "add_6_root_add_0_root_add_47_I11_carry[6]"
set_resistance 0.029 "add_6_root_add_0_root_add_47_I11_carry[5]"
set_resistance 0.029 "add_6_root_add_0_root_add_47_I11_carry[4]"
set_resistance 0.032 "add_6_root_add_0_root_add_47_I11_carry[3]"
set_resistance 0.015 "add_6_root_add_0_root_add_47_I11_carry[2]"
set_resistance 0.019 "add_8_root_add_0_root_add_47_I11_carry[20]"
set_resistance 0.029 "add_8_root_add_0_root_add_47_I11_carry[19]"
set_resistance 0.015 "add_8_root_add_0_root_add_47_I11_carry[18]"
set_resistance 0.018 "add_8_root_add_0_root_add_47_I11_carry[17]"
set_resistance 0.031 "add_8_root_add_0_root_add_47_I11_carry[16]"
set_resistance 0.031 "add_8_root_add_0_root_add_47_I11_carry[15]"
set_resistance 0.025 "add_8_root_add_0_root_add_47_I11_carry[14]"
set_resistance 0.052 "add_8_root_add_0_root_add_47_I11_carry[13]"
set_resistance 0.045 "add_8_root_add_0_root_add_47_I11_carry[12]"
set_resistance 0.037 "add_8_root_add_0_root_add_47_I11_carry[11]"
set_resistance 0.026 "add_8_root_add_0_root_add_47_I11_carry[10]"
set_resistance 0.061 "add_8_root_add_0_root_add_47_I11_carry[9]"
set_resistance 0.034 "add_8_root_add_0_root_add_47_I11_carry[8]"
set_resistance 0.031 "add_8_root_add_0_root_add_47_I11_carry[7]"
set_resistance 0.030 "add_8_root_add_0_root_add_47_I11_carry[6]"
set_resistance 0.042 "add_8_root_add_0_root_add_47_I11_carry[5]"
set_resistance 0.041 "add_8_root_add_0_root_add_47_I11_carry[4]"
set_resistance 0.035 "add_8_root_add_0_root_add_47_I11_carry[3]"
set_resistance 0.024 "add_8_root_add_0_root_add_47_I11_carry[2]"
set_resistance 0.028 "add_9_root_add_0_root_add_47_I11_carry[20]"
set_resistance 0.019 "add_9_root_add_0_root_add_47_I11_carry[19]"
set_resistance 0.030 "add_9_root_add_0_root_add_47_I11_carry[18]"
set_resistance 0.016 "add_9_root_add_0_root_add_47_I11_carry[17]"
set_resistance 0.032 "add_9_root_add_0_root_add_47_I11_carry[16]"
set_resistance 0.068 "add_9_root_add_0_root_add_47_I11_carry[15]"
set_resistance 0.018 "add_9_root_add_0_root_add_47_I11_carry[14]"
set_resistance 0.029 "add_9_root_add_0_root_add_47_I11_carry[13]"
set_resistance 0.034 "add_9_root_add_0_root_add_47_I11_carry[12]"
set_resistance 0.030 "add_9_root_add_0_root_add_47_I11_carry[11]"
set_resistance 0.031 "add_9_root_add_0_root_add_47_I11_carry[10]"
set_resistance 0.030 "add_9_root_add_0_root_add_47_I11_carry[9]"
set_resistance 0.017 "add_9_root_add_0_root_add_47_I11_carry[8]"
set_resistance 0.032 "add_9_root_add_0_root_add_47_I11_carry[7]"
set_resistance 0.030 "add_9_root_add_0_root_add_47_I11_carry[6]"
set_resistance 0.030 "add_9_root_add_0_root_add_47_I11_carry[5]"
set_resistance 0.026 "add_9_root_add_0_root_add_47_I11_carry[4]"
set_resistance 0.031 "add_9_root_add_0_root_add_47_I11_carry[3]"
set_resistance 0.016 "add_9_root_add_0_root_add_47_I11_carry[2]"
set_resistance 0.020 "add_7_root_add_0_root_add_47_I11_carry[20]"
set_resistance 0.013 "add_7_root_add_0_root_add_47_I11_carry[19]"
set_resistance 0.023 "add_7_root_add_0_root_add_47_I11_carry[18]"
set_resistance 0.017 "add_7_root_add_0_root_add_47_I11_carry[17]"
set_resistance 0.017 "add_7_root_add_0_root_add_47_I11_carry[16]"
set_resistance 0.023 "add_7_root_add_0_root_add_47_I11_carry[15]"
set_resistance 0.045 "add_7_root_add_0_root_add_47_I11_carry[14]"
set_resistance 0.044 "add_7_root_add_0_root_add_47_I11_carry[13]"
set_resistance 0.018 "add_7_root_add_0_root_add_47_I11_carry[12]"
set_resistance 0.016 "add_7_root_add_0_root_add_47_I11_carry[11]"
set_resistance 0.015 "add_7_root_add_0_root_add_47_I11_carry[10]"
set_resistance 0.052 "add_7_root_add_0_root_add_47_I11_carry[9]"
set_resistance 0.063 "add_7_root_add_0_root_add_47_I11_carry[8]"
set_resistance 0.021 "add_7_root_add_0_root_add_47_I11_carry[7]"
set_resistance 0.028 "add_7_root_add_0_root_add_47_I11_carry[6]"
set_resistance 0.036 "add_7_root_add_0_root_add_47_I11_carry[5]"
set_resistance 0.034 "add_7_root_add_0_root_add_47_I11_carry[4]"
set_resistance 0.045 "add_7_root_add_0_root_add_47_I11_carry[3]"
set_resistance 0.042 "add_7_root_add_0_root_add_47_I11_carry[2]"
set_resistance 0.017 "add_2_root_add_0_root_add_47_I11_carry[20]"
set_resistance 0.035 "add_2_root_add_0_root_add_47_I11_carry[19]"
set_resistance 0.024 "add_2_root_add_0_root_add_47_I11_carry[18]"
set_resistance 0.030 "add_2_root_add_0_root_add_47_I11_carry[17]"
set_resistance 0.015 "add_2_root_add_0_root_add_47_I11_carry[16]"
set_resistance 0.020 "add_2_root_add_0_root_add_47_I11_carry[15]"
set_resistance 0.014 "add_2_root_add_0_root_add_47_I11_carry[14]"
set_resistance 0.014 "add_2_root_add_0_root_add_47_I11_carry[13]"
set_resistance 0.044 "add_2_root_add_0_root_add_47_I11_carry[12]"
set_resistance 0.018 "add_2_root_add_0_root_add_47_I11_carry[11]"
set_resistance 0.036 "add_2_root_add_0_root_add_47_I11_carry[10]"
set_resistance 0.026 "add_2_root_add_0_root_add_47_I11_carry[9]"
set_resistance 0.036 "add_2_root_add_0_root_add_47_I11_carry[8]"
set_resistance 0.023 "add_2_root_add_0_root_add_47_I11_carry[7]"
set_resistance 0.015 "add_2_root_add_0_root_add_47_I11_carry[6]"
set_resistance 0.016 "add_2_root_add_0_root_add_47_I11_carry[5]"
set_resistance 0.037 "add_2_root_add_0_root_add_47_I11_carry[4]"
set_resistance 0.015 "add_2_root_add_0_root_add_47_I11_carry[3]"
set_resistance 0.029 "add_2_root_add_0_root_add_47_I11_carry[2]"
set_resistance 0.016 "add_3_root_add_0_root_add_47_I11_carry[20]"
set_resistance 0.035 "add_3_root_add_0_root_add_47_I11_carry[19]"
set_resistance 0.014 "add_3_root_add_0_root_add_47_I11_carry[18]"
set_resistance 0.033 "add_3_root_add_0_root_add_47_I11_carry[17]"
set_resistance 0.017 "add_3_root_add_0_root_add_47_I11_carry[16]"
set_resistance 0.031 "add_3_root_add_0_root_add_47_I11_carry[15]"
set_resistance 0.029 "add_3_root_add_0_root_add_47_I11_carry[14]"
set_resistance 0.040 "add_3_root_add_0_root_add_47_I11_carry[13]"
set_resistance 0.030 "add_3_root_add_0_root_add_47_I11_carry[12]"
set_resistance 0.029 "add_3_root_add_0_root_add_47_I11_carry[11]"
set_resistance 0.021 "add_3_root_add_0_root_add_47_I11_carry[10]"
set_resistance 0.021 "add_3_root_add_0_root_add_47_I11_carry[9]"
set_resistance 0.018 "add_3_root_add_0_root_add_47_I11_carry[8]"
set_resistance 0.034 "add_3_root_add_0_root_add_47_I11_carry[7]"
set_resistance 0.029 "add_3_root_add_0_root_add_47_I11_carry[6]"
set_resistance 0.019 "add_3_root_add_0_root_add_47_I11_carry[5]"
set_resistance 0.033 "add_3_root_add_0_root_add_47_I11_carry[4]"
set_resistance 0.017 "add_3_root_add_0_root_add_47_I11_carry[3]"
set_resistance 0.017 "add_3_root_add_0_root_add_47_I11_carry[2]"
set_resistance 0.017 "add_5_root_add_0_root_add_47_I11_carry[20]"
set_resistance 0.035 "add_5_root_add_0_root_add_47_I11_carry[19]"
set_resistance 0.018 "add_5_root_add_0_root_add_47_I11_carry[18]"
set_resistance 0.021 "add_5_root_add_0_root_add_47_I11_carry[17]"
set_resistance 0.016 "add_5_root_add_0_root_add_47_I11_carry[16]"
set_resistance 0.018 "add_5_root_add_0_root_add_47_I11_carry[15]"
set_resistance 0.032 "add_5_root_add_0_root_add_47_I11_carry[14]"
set_resistance 0.026 "add_5_root_add_0_root_add_47_I11_carry[13]"
set_resistance 0.026 "add_5_root_add_0_root_add_47_I11_carry[12]"
set_resistance 0.018 "add_5_root_add_0_root_add_47_I11_carry[11]"
set_resistance 0.015 "add_5_root_add_0_root_add_47_I11_carry[10]"
set_resistance 0.023 "add_5_root_add_0_root_add_47_I11_carry[9]"
set_resistance 0.026 "add_5_root_add_0_root_add_47_I11_carry[8]"
set_resistance 0.023 "add_5_root_add_0_root_add_47_I11_carry[7]"
set_resistance 0.021 "add_5_root_add_0_root_add_47_I11_carry[6]"
set_resistance 0.017 "add_5_root_add_0_root_add_47_I11_carry[5]"
set_resistance 0.029 "add_5_root_add_0_root_add_47_I11_carry[4]"
set_resistance 0.015 "add_5_root_add_0_root_add_47_I11_carry[3]"
set_resistance 0.017 "add_5_root_add_0_root_add_47_I11_carry[2]"
set_resistance 0.027 "add_4_root_add_0_root_add_47_I11_carry[20]"
set_resistance 0.017 "add_4_root_add_0_root_add_47_I11_carry[19]"
set_resistance 0.033 "add_4_root_add_0_root_add_47_I11_carry[18]"
set_resistance 0.030 "add_4_root_add_0_root_add_47_I11_carry[17]"
set_resistance 0.033 "add_4_root_add_0_root_add_47_I11_carry[16]"
set_resistance 0.020 "add_4_root_add_0_root_add_47_I11_carry[15]"
set_resistance 0.015 "add_4_root_add_0_root_add_47_I11_carry[14]"
set_resistance 0.022 "add_4_root_add_0_root_add_47_I11_carry[13]"
set_resistance 0.017 "add_4_root_add_0_root_add_47_I11_carry[12]"
set_resistance 0.034 "add_4_root_add_0_root_add_47_I11_carry[11]"
set_resistance 0.045 "add_4_root_add_0_root_add_47_I11_carry[10]"
set_resistance 0.025 "add_4_root_add_0_root_add_47_I11_carry[9]"
set_resistance 0.020 "add_4_root_add_0_root_add_47_I11_carry[8]"
set_resistance 0.014 "add_4_root_add_0_root_add_47_I11_carry[7]"
set_resistance 0.031 "add_4_root_add_0_root_add_47_I11_carry[6]"
set_resistance 0.015 "add_4_root_add_0_root_add_47_I11_carry[5]"
set_resistance 0.017 "add_4_root_add_0_root_add_47_I11_carry[4]"
set_resistance 0.031 "add_4_root_add_0_root_add_47_I11_carry[3]"
set_resistance 0.020 "add_4_root_add_0_root_add_47_I11_carry[2]"
set_resistance 0.033 "add_1_root_add_0_root_add_47_I11_carry[20]"
set_resistance 0.029 "add_1_root_add_0_root_add_47_I11_carry[19]"
set_resistance 0.040 "add_1_root_add_0_root_add_47_I11_carry[18]"
set_resistance 0.016 "add_1_root_add_0_root_add_47_I11_carry[17]"
set_resistance 0.020 "add_1_root_add_0_root_add_47_I11_carry[16]"
set_resistance 0.035 "add_1_root_add_0_root_add_47_I11_carry[15]"
set_resistance 0.020 "add_1_root_add_0_root_add_47_I11_carry[14]"
set_resistance 0.018 "add_1_root_add_0_root_add_47_I11_carry[13]"
set_resistance 0.019 "add_1_root_add_0_root_add_47_I11_carry[12]"
set_resistance 0.013 "add_1_root_add_0_root_add_47_I11_carry[11]"
set_resistance 0.036 "add_1_root_add_0_root_add_47_I11_carry[10]"
set_resistance 0.016 "add_1_root_add_0_root_add_47_I11_carry[9]"
set_resistance 0.034 "add_1_root_add_0_root_add_47_I11_carry[8]"
set_resistance 0.034 "add_1_root_add_0_root_add_47_I11_carry[7]"
set_resistance 0.025 "add_1_root_add_0_root_add_47_I11_carry[6]"
set_resistance 0.026 "add_1_root_add_0_root_add_47_I11_carry[5]"
set_resistance 0.017 "add_1_root_add_0_root_add_47_I11_carry[4]"
set_resistance 0.031 "add_1_root_add_0_root_add_47_I11_carry[3]"
set_resistance 0.014 "add_1_root_add_0_root_add_47_I11_carry[2]"
set_resistance 0.016 "add_0_root_add_0_root_add_47_I11_carry[20]"
set_resistance 0.034 "add_0_root_add_0_root_add_47_I11_carry[19]"
set_resistance 0.032 "add_0_root_add_0_root_add_47_I11_carry[18]"
set_resistance 0.032 "add_0_root_add_0_root_add_47_I11_carry[17]"
set_resistance 0.043 "add_0_root_add_0_root_add_47_I11_carry[16]"
set_resistance 0.025 "add_0_root_add_0_root_add_47_I11_carry[15]"
set_resistance 0.018 "add_0_root_add_0_root_add_47_I11_carry[14]"
set_resistance 0.016 "add_0_root_add_0_root_add_47_I11_carry[13]"
set_resistance 0.032 "add_0_root_add_0_root_add_47_I11_carry[12]"
set_resistance 0.025 "add_0_root_add_0_root_add_47_I11_carry[11]"
set_resistance 0.028 "add_0_root_add_0_root_add_47_I11_carry[10]"


auto_link_disable = false
