
---------- Begin Simulation Statistics ----------
final_tick                                86794637000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135266                       # Simulator instruction rate (inst/s)
host_mem_usage                                 753716                       # Number of bytes of host memory used
host_op_rate                                   245817                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   739.29                       # Real time elapsed on the host
host_tick_rate                              117403261                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     181729532                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086795                       # Number of seconds simulated
sim_ticks                                 86794637000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20752829                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              37895                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1863551                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          23102810                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10006241                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        20752829                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         10746588                       # Number of indirect misses.
system.cpu.branchPred.lookups                23102810                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  228931                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1356951                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 126591931                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 99690464                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1863668                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   15783777                       # Number of branches committed
system.cpu.commit.bw_lim_events              11346892                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             713                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        52739977                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              181729532                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     77985061                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.330312                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.842811                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     29354992     37.64%     37.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16504569     21.16%     58.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5923039      7.60%     66.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5583188      7.16%     73.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4287641      5.50%     79.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2345899      3.01%     82.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1497761      1.92%     83.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1141080      1.46%     85.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11346892     14.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     77985061                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     614173                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               134095                       # Number of function calls committed.
system.cpu.commit.int_insts                 181113105                       # Number of committed integer instructions.
system.cpu.commit.loads                      25443115                       # Number of loads committed
system.cpu.commit.membars                          80                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       525203      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        139580324     76.81%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2035587      1.12%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             4403      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          10087      0.01%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            880      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           10460      0.01%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             392      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             378      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          20122      0.01%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            78      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          207      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          207      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25038906     13.78%     92.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13940603      7.67%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       404209      0.22%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       157486      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         181729532                       # Class of committed instruction
system.cpu.commit.refs                       39541204                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     181729532                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.867946                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.867946                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     26224177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26224177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80559.477521                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80559.477521                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87161.730680                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87161.730680                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     26207717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26207717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1326009000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1326009000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        16460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    376713000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    376713000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4322                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4322                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     14098296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14098296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 99262.127219                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 99262.127219                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97343.635553                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97343.635553                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14096606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14096606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    167752995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    167752995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         1690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    163731995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    163731995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1682                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1682                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.068441                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    14.666667                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               263                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        13431                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     40322473                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40322473                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82300.936364                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82300.936364                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90014.156396                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90014.156396                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     40304323                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         40304323                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   1493761995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1493761995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000450                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000450                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        18150                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18150                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        12146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    540444995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    540444995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000149                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000149                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6004                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6004                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     40322473                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     40322473                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82300.936364                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82300.936364                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90014.156396                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90014.156396                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     40304323                       # number of overall hits
system.cpu.dcache.overall_hits::total        40304323                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   1493761995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1493761995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000450                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000450                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        18150                       # number of overall misses
system.cpu.dcache.overall_misses::total         18150                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        12146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    540444995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    540444995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000149                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000149                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6004                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6004                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                   4975                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs           6719.507751                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         80650945                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.805068                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs              5999                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          80650945                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.805068                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            40310327                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            244000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         1674                       # number of writebacks
system.cpu.dcache.writebacks::total              1674                       # number of writebacks
system.cpu.decode.BlockedCycles               9915036                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              258808137                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 34517019                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  36549934                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1901851                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               2852221                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    30961206                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         39421                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    15717050                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         15955                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    23102810                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  20589276                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      47321742                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                721942                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      150185057                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  127                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles         4235                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1186                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 3803702                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.266178                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           36506789                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10235172                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.730349                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           85736061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.135203                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.524965                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 42814182     49.94%     49.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2367251      2.76%     52.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1718611      2.00%     54.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2598952      3.03%     57.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4390241      5.12%     62.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2912839      3.40%     66.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3274523      3.82%     70.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1849327      2.16%     72.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 23810135     27.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             85736061                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    382477                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   562519                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     20589276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20589276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25563.653078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25563.653078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25000.642738                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25000.642738                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     19707072                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19707072                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  22552357000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  22552357000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.042848                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042848                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       882204                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        882204                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       101170                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       101170                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19526352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19526352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.037934                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037934                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       781034                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       781034                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.184211                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          322                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                38                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          653                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          644                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     20589276                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20589276                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25563.653078                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25563.653078                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25000.642738                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25000.642738                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     19707072                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19707072                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  22552357000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  22552357000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.042848                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042848                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       882204                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         882204                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       101170                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       101170                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19526352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19526352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.037934                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037934                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       781034                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       781034                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     20589276                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20589276                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25563.653078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25563.653078                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25000.642738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25000.642738                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     19707072                       # number of overall hits
system.cpu.icache.overall_hits::total        19707072                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  22552357000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  22552357000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.042848                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042848                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       882204                       # number of overall misses
system.cpu.icache.overall_misses::total        882204                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       101170                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       101170                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19526352000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19526352000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.037934                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037934                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       781034                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       781034                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 780772                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             26.232061                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         41959585                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.954440                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            781033                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          41959585                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.954440                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20488105                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       780772                       # number of writebacks
system.cpu.icache.writebacks::total            780772                       # number of writebacks
system.cpu.idleCycles                         1058577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2213138                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 17343873                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.423997                       # Inst execution rate
system.cpu.iew.exec_refs                     46671986                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15716396                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5897711                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34598601                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              53673                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            107544                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18907139                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           234469429                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              30955590                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4272012                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             210389949                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    841                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 36288                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1901851                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 37594                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           232                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          4696900                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        26263                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        49094                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          975                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      9155486                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      4809050                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          49094                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1789549                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         423589                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 243619676                       # num instructions consuming a value
system.cpu.iew.wb_count                     207909170                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.641513                       # average fanout of values written-back
system.cpu.iew.wb_producers                 156285152                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.395415                       # insts written-back per cycle
system.cpu.iew.wb_sent                      208866768                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                329981936                       # number of integer regfile reads
system.cpu.int_regfile_writes               176425234                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.152145                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.152145                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            940167      0.44%      0.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             163148442     76.00%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2246775      1.05%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  4843      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               19983      0.01%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 904      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                10653      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  550      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  446      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               25952      0.01%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 81      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             207      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             235      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31432150     14.64%     92.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15858164      7.39%     99.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          662261      0.31%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         310148      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              214661961                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1100928                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2160086                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       819268                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2564721                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4375109                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020381                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3683118     84.18%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     30      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      3      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   15      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 514861     11.77%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                119198      2.72%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             29673      0.68%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            28209      0.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              216995975                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          517946396                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    207089902                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         284690493                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  234309328                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 214661961                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              160101                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        52739889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            671390                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         159388                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     81978005                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      85736061                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.503753                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.443126                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            29399298     34.29%     34.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8627337     10.06%     44.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10076417     11.75%     56.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7888838      9.20%     65.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8187174      9.55%     74.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8225985      9.59%     84.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7058665      8.23%     92.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4194111      4.89%     97.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2078236      2.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        85736061                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.473217                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    20589489                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           468                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           5198765                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2959818                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34598601                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18907139                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83934308                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    497                       # number of misc regfile writes
system.cpu.numCycles                         86794638                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     86794637000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 6214190                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             243935147                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1656888                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 36259834                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  36464                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 66623                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             658869419                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              251078973                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           330922961                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  37513610                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1677394                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1901851                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3835478                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 86987790                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           1226009                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        404770232                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          11098                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                757                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   8960282                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            722                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    301107678                       # The number of ROB reads
system.cpu.rob.rob_writes                   476777218                       # The number of ROB writes
system.cpu.timesIdled                          237372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          118                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           118                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69759.635514                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69759.635514                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     22392843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     22392843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          321                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            321                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       781028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         781028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 117367.346939                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117367.346939                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 97425.444996                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97425.444996                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         777598                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             777598                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    402570000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    402570000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.004392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         3430                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3430                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    333877000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    333877000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.004388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3427                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          1677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104155.870445                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104155.870445                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84178.257934                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84178.257934                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               195                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   195                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    154359000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     154359000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.883721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.883721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            1482                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1482                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    124668000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    124668000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.883125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.883125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         1481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1481                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         4322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109513.645224                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109513.645224                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89708.604954                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89708.604954                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    337083000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    337083000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.712170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.712170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         3078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    275226000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    275226000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.709857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.709857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3068                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3068                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks       780627                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       780627                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       780627                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           780627                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         1674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         1674                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1674                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           781028                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5999                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               787027                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 117367.346939                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107772.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111891.364205                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 97425.444996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87908.111673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91997.367101                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               777598                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1439                       # number of demand (read+write) hits
system.l2.demand_hits::total                   779037                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    402570000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    491442000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        894012000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.004392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.760127                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010152                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               3430                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4560                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7990                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    333877000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    399894000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    733771000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.004388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.758293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          3427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7976                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          781028                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5999                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              787027                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 117367.346939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107772.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111891.364205                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 97425.444996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87908.111673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69759.635514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91137.018561                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              777598                       # number of overall hits
system.l2.overall_hits::.cpu.data                1439                       # number of overall hits
system.l2.overall_hits::total                  779037                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    402570000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    491442000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       894012000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.004392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.760127                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010152                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              3430                       # number of overall misses
system.l2.overall_misses::.cpu.data              4560                       # number of overall misses
system.l2.overall_misses::total                  7990                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 14                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    333877000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    399894000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     22392843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    756163843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.004388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.758293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         3427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8297                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              422                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 425                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     7                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           4363                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::4           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4057                       # Occupied blocks per task id
system.l2.tags.avg_refs                    185.933325                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 12589427                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      96.538121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2327.858584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1643.853531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.524445                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.568325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.401331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.004278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997504                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4084                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002930                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      8459                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  12589427                       # Number of tag accesses
system.l2.tags.tagsinuse                  4085.774681                       # Cycle average of tags in use
system.l2.tags.total_refs                     1572810                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        55                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 607                       # number of writebacks
system.l2.writebacks::total                       607                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    8937845.46                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                40607.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     21857.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         6.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      28.21                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      2526976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2526976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           2526976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3354309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher       236697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6117982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         447585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2526976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3354309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher       236697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6565567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         447585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               447585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         1945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    291.866324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.923854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.858607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          770     39.59%     39.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          488     25.09%     64.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          176      9.05%     73.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           97      4.99%     78.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           71      3.65%     82.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           54      2.78%     85.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           51      2.62%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      1.65%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          206     10.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1945                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 530816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  531008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   36864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                38848                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       219328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        219328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         219328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             531008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38848                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         3427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     46114.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36554.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     38869.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       219328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       290944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2526976.407540019136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3352096.512599044945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 236696.652121489955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    158032750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    166286000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     12476992                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          607                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 1169919080.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        36864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 424726.702872206282                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 710140881750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           35                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               17508                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                544                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           35                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            3427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          607                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                607                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    77.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.100956045750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     234.028571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    124.244477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    669.729774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            21     60.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           13     37.14%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                    6099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      8297                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8297                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        8297                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 78.43                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     6505                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   41470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   79582576000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               336795742                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    181283242                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.457143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.436600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.852086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               27     77.14%     77.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     22.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      607                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  607                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        607                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                69.19                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     420                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy             89596020                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  6426000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       467656500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            246.168435                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     14499000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      56420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  85083980500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    467968000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     146172251                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1025597249                       # Time in different power states
system.mem_ctrls_0.preBackEnergy              7853280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  3415500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       179698080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                28674240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         133376880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      20447262360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            21366099960                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          79379267499                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2051460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             93698880                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  7461300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       621134700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            247.877062                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     22509750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      73320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  84574010250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    622586750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     139987000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1362223250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             11680320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  3965775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       239077920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                30544920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         173328480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      20332552020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            21514399575                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          79354192750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 955260                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        20516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       569856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       569856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  569856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            14656990                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           44002508                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8297                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8297    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8297                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3923                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12219                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               6816                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          607                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3315                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1481                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1481                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6816                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2342833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2359816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     99955136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       491072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              100446208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86794637000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3137677000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2343102996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          18006995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     39232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           791878                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000923                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030410                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 791148     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    729      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             791878                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       785750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          558                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1572785                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            559                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                            4846                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            785355                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2281                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       780772                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7057                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              477                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1677                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1677                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        781034                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4322                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
