# Week 3: Designing a RISC-V Core
This directory is dedicated to explaining/reporting my design of RISC-V core using TL-Verilog.

## Table of Contents
* [Day 3: Digital Logic with TL-Verilog in Makerchip IDE]()
  - [Logic Gates]()
  - [Makerchip Platform]()
  - [Combinational Logic]()
  - [Sequential Logic]()
  - [Pipelined Logic]()
  - [State]()
* [Day 4: Coding a RISC-V CPU subset]()
* [Day 5: Pipelining and completing your CPU]()


## Day 1
  ### Logic Gates
  |   Name    | Function |  Syntax  |
  |-----------|----------|----------|
  |   NOT(A)  |   ¬A     |x|
  |  AND(A,B) |   A^B    |y|
  |   OR(A,B) |   AvB    |z|
  |  XOR(A,B) |¬A^B v ¬B^A|a|
  |  NAND(A,B)| ¬(A^B)   |b|
  |   NOR(A,B)| ¬(AvB)   |c|
  |  XNOR(A,B)|¬A^¬B v A^B|d|
