// Seed: 2000828335
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11, id_12;
  wire id_13 = id_8;
  id_14(
      1, 1
  ); id_15(
      1, id_5
  );
  assign id_11 = id_3 || (-1) * -1;
  assign id_12 = 1;
  localparam id_16 = 1'b0 - id_3;
  wire id_17;
  assign module_1.type_7 = 0;
  assign id_2 = id_13;
  assign id_10 = -1;
  wire id_18;
  integer id_19;
endmodule
module module_1 (
    output tri   id_0,
    input  wor   id_1,
    output logic id_2,
    input  logic id_3,
    id_5
);
  always if (-1) id_2 <= id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
endmodule
