verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../AES256_system3.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../AES256_system3.gen/sources_1/bd/design_1/ipshared/f42d/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/3bcb/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v" \

sv xil_defaultlib --include "/opt/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../AES256_system3.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../AES256_system3.gen/sources_1/bd/design_1/ipshared/f42d/hdl" \
"../../../bd/design_1/ipshared/3bcb/src/AES256_dec_FSM_AXI.sv" \
"../../../bd/design_1/ipshared/3bcb/src/AES256_device_FSM_AXI.sv" \
"../../../bd/design_1/ipshared/3bcb/src/AES256_enc_FSM_AXI.sv" \
"../../../bd/design_1/ipshared/3bcb/src/AES256_keygen_FSM_AXI.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_dec_addRoundKey.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_dec_mixColumns.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_dec_rom256.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_dec_shifter.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_enc_addRoundKey.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_enc_mixColumns.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_enc_rom256.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_enc_shifter.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_fifo_1to4.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_kg_rotWord.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_kg_subWord.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_mux_2to1.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_reg16.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_reg16_16to1.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_reg16_1to16.sv" \
"../../../bd/design_1/ipshared/3bcb/src/mod_romKey.sv" \

verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../AES256_system3.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../AES256_system3.gen/sources_1/bd/design_1/ipshared/f42d/hdl" \
"../../../bd/design_1/ipshared/3bcb/hdl/AES256_device_IP_v2_v1_0.v" \
"../../../bd/design_1/ip/design_1_AES256_device_IP_v2_0_0/sim/design_1_AES256_device_IP_v2_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
