<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Dacc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Dacc Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___d_a_c_c.html">Digital-to-Analog Converter Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> hardware registers.  
 <a href="struct_dacc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a43bb7afae8695c3211607fdb8fbb0152"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a43bb7afae8695c3211607fdb8fbb0152">DACC_CR</a></td></tr>
<tr class="memdesc:a43bb7afae8695c3211607fdb8fbb0152"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x00) Control Register  <a href="#a43bb7afae8695c3211607fdb8fbb0152">More...</a><br /></td></tr>
<tr class="separator:a43bb7afae8695c3211607fdb8fbb0152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3973c83875551884a1baad47790173"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a6c3973c83875551884a1baad47790173">DACC_MR</a></td></tr>
<tr class="memdesc:a6c3973c83875551884a1baad47790173"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x04) Mode Register  <a href="#a6c3973c83875551884a1baad47790173">More...</a><br /></td></tr>
<tr class="separator:a6c3973c83875551884a1baad47790173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8063ac8df0f4b53239bc015495acffe2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a8063ac8df0f4b53239bc015495acffe2">Reserved1</a> [2]</td></tr>
<tr class="separator:a8063ac8df0f4b53239bc015495acffe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fde8f6813fc886e725f2ca9cb5fa1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a50fde8f6813fc886e725f2ca9cb5fa1d">DACC_CHER</a></td></tr>
<tr class="memdesc:a50fde8f6813fc886e725f2ca9cb5fa1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x10) Channel Enable Register  <a href="#a50fde8f6813fc886e725f2ca9cb5fa1d">More...</a><br /></td></tr>
<tr class="separator:a50fde8f6813fc886e725f2ca9cb5fa1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea05891f7de0b28da80779652cff798f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#aea05891f7de0b28da80779652cff798f">DACC_CHDR</a></td></tr>
<tr class="memdesc:aea05891f7de0b28da80779652cff798f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x14) Channel Disable Register  <a href="#aea05891f7de0b28da80779652cff798f">More...</a><br /></td></tr>
<tr class="separator:aea05891f7de0b28da80779652cff798f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a827d70adfc1d9344a6ed0b1eda062381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a827d70adfc1d9344a6ed0b1eda062381">DACC_CHSR</a></td></tr>
<tr class="memdesc:a827d70adfc1d9344a6ed0b1eda062381"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x18) Channel Status Register  <a href="#a827d70adfc1d9344a6ed0b1eda062381">More...</a><br /></td></tr>
<tr class="separator:a827d70adfc1d9344a6ed0b1eda062381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50663b9bd8cd286acdcf7c422caa0f8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a50663b9bd8cd286acdcf7c422caa0f8d">Reserved2</a> [1]</td></tr>
<tr class="separator:a50663b9bd8cd286acdcf7c422caa0f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac33bcde2054e94957e4e3f4539272209"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#ac33bcde2054e94957e4e3f4539272209">DACC_CDR</a></td></tr>
<tr class="memdesc:ac33bcde2054e94957e4e3f4539272209"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x20) Conversion Data Register  <a href="#ac33bcde2054e94957e4e3f4539272209">More...</a><br /></td></tr>
<tr class="separator:ac33bcde2054e94957e4e3f4539272209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc9bede27736e4a6cf31251b5e345d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a9cc9bede27736e4a6cf31251b5e345d2">DACC_IER</a></td></tr>
<tr class="memdesc:a9cc9bede27736e4a6cf31251b5e345d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x24) Interrupt Enable Register  <a href="#a9cc9bede27736e4a6cf31251b5e345d2">More...</a><br /></td></tr>
<tr class="separator:a9cc9bede27736e4a6cf31251b5e345d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fdb14cfd5c90c05d78ef4ce881c6a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#af4fdb14cfd5c90c05d78ef4ce881c6a9">DACC_IDR</a></td></tr>
<tr class="memdesc:af4fdb14cfd5c90c05d78ef4ce881c6a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x28) Interrupt Disable Register  <a href="#af4fdb14cfd5c90c05d78ef4ce881c6a9">More...</a><br /></td></tr>
<tr class="separator:af4fdb14cfd5c90c05d78ef4ce881c6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2987c3976a405cee46d2b40761f18be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#ac2987c3976a405cee46d2b40761f18be">DACC_IMR</a></td></tr>
<tr class="memdesc:ac2987c3976a405cee46d2b40761f18be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x2C) Interrupt Mask Register  <a href="#ac2987c3976a405cee46d2b40761f18be">More...</a><br /></td></tr>
<tr class="separator:ac2987c3976a405cee46d2b40761f18be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca4ed35734f1e3691ded7d420fb7eea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a0ca4ed35734f1e3691ded7d420fb7eea">DACC_ISR</a></td></tr>
<tr class="memdesc:a0ca4ed35734f1e3691ded7d420fb7eea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x30) Interrupt Status Register  <a href="#a0ca4ed35734f1e3691ded7d420fb7eea">More...</a><br /></td></tr>
<tr class="separator:a0ca4ed35734f1e3691ded7d420fb7eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f3b249179b8f8b2de09c0bb4724795"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a33f3b249179b8f8b2de09c0bb4724795">Reserved3</a> [24]</td></tr>
<tr class="separator:a33f3b249179b8f8b2de09c0bb4724795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c488eee9de0a91c5c6718d638e7223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a88c488eee9de0a91c5c6718d638e7223">DACC_ACR</a></td></tr>
<tr class="memdesc:a88c488eee9de0a91c5c6718d638e7223"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x94) Analog Current Register  <a href="#a88c488eee9de0a91c5c6718d638e7223">More...</a><br /></td></tr>
<tr class="separator:a88c488eee9de0a91c5c6718d638e7223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9552ad961ac8ef780bb55be44d235e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#ad9552ad961ac8ef780bb55be44d235e3">Reserved4</a> [19]</td></tr>
<tr class="separator:ad9552ad961ac8ef780bb55be44d235e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e4b3494b1ba24813cdc7d24e171532"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#ad1e4b3494b1ba24813cdc7d24e171532">DACC_WPMR</a></td></tr>
<tr class="memdesc:ad1e4b3494b1ba24813cdc7d24e171532"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0xE4) Write Protect Mode register  <a href="#ad1e4b3494b1ba24813cdc7d24e171532">More...</a><br /></td></tr>
<tr class="separator:ad1e4b3494b1ba24813cdc7d24e171532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2562a88797ff12ea6e5f1fef2cc248a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#ab2562a88797ff12ea6e5f1fef2cc248a">DACC_WPSR</a></td></tr>
<tr class="memdesc:ab2562a88797ff12ea6e5f1fef2cc248a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0xE8) Write Protect Status register  <a href="#ab2562a88797ff12ea6e5f1fef2cc248a">More...</a><br /></td></tr>
<tr class="separator:ab2562a88797ff12ea6e5f1fef2cc248a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5158eb381146eadd389f59716772c771"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a5158eb381146eadd389f59716772c771">Reserved5</a> [7]</td></tr>
<tr class="separator:a5158eb381146eadd389f59716772c771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c3cb289d74a673741d26f8e6f6697e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a86c3cb289d74a673741d26f8e6f6697e">DACC_TPR</a></td></tr>
<tr class="memdesc:a86c3cb289d74a673741d26f8e6f6697e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x108) Transmit Pointer Register  <a href="#a86c3cb289d74a673741d26f8e6f6697e">More...</a><br /></td></tr>
<tr class="separator:a86c3cb289d74a673741d26f8e6f6697e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17947492823bb620fe2f5b89051c413d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a17947492823bb620fe2f5b89051c413d">DACC_TCR</a></td></tr>
<tr class="memdesc:a17947492823bb620fe2f5b89051c413d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x10C) Transmit Counter Register  <a href="#a17947492823bb620fe2f5b89051c413d">More...</a><br /></td></tr>
<tr class="separator:a17947492823bb620fe2f5b89051c413d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ac152fc2dfc5994c48af92b0ea92212"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a0ac152fc2dfc5994c48af92b0ea92212">Reserved6</a> [2]</td></tr>
<tr class="separator:a0ac152fc2dfc5994c48af92b0ea92212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c856a05d42e77a7d854bc8376e8acc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a8c856a05d42e77a7d854bc8376e8acc3">DACC_TNPR</a></td></tr>
<tr class="memdesc:a8c856a05d42e77a7d854bc8376e8acc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x118) Transmit Next Pointer Register  <a href="#a8c856a05d42e77a7d854bc8376e8acc3">More...</a><br /></td></tr>
<tr class="separator:a8c856a05d42e77a7d854bc8376e8acc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe265e7bb0b7df1dd143cf582260ec3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a8fe265e7bb0b7df1dd143cf582260ec3">DACC_TNCR</a></td></tr>
<tr class="memdesc:a8fe265e7bb0b7df1dd143cf582260ec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x11C) Transmit Next Counter Register  <a href="#a8fe265e7bb0b7df1dd143cf582260ec3">More...</a><br /></td></tr>
<tr class="separator:a8fe265e7bb0b7df1dd143cf582260ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0769b883ae2e744938f98e788024364"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#ae0769b883ae2e744938f98e788024364">DACC_PTCR</a></td></tr>
<tr class="memdesc:ae0769b883ae2e744938f98e788024364"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x120) Transfer Control Register  <a href="#ae0769b883ae2e744938f98e788024364">More...</a><br /></td></tr>
<tr class="separator:ae0769b883ae2e744938f98e788024364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57f2656e58615e181c32f9766e82d2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#aa57f2656e58615e181c32f9766e82d2d">DACC_PTSR</a></td></tr>
<tr class="memdesc:aa57f2656e58615e181c32f9766e82d2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x124) Transfer Status Register  <a href="#aa57f2656e58615e181c32f9766e82d2d">More...</a><br /></td></tr>
<tr class="separator:aa57f2656e58615e181c32f9766e82d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00046">46</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a88c488eee9de0a91c5c6718d638e7223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c488eee9de0a91c5c6718d638e7223">&#9670;&nbsp;</a></span>DACC_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DACC_ACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x94) Analog Current Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00060">60</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="ac33bcde2054e94957e4e3f4539272209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac33bcde2054e94957e4e3f4539272209">&#9670;&nbsp;</a></span>DACC_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> DACC_CDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x20) Conversion Data Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00054">54</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="aea05891f7de0b28da80779652cff798f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea05891f7de0b28da80779652cff798f">&#9670;&nbsp;</a></span>DACC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> DACC_CHDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x14) Channel Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00051">51</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a50fde8f6813fc886e725f2ca9cb5fa1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50fde8f6813fc886e725f2ca9cb5fa1d">&#9670;&nbsp;</a></span>DACC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> DACC_CHER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x10) Channel Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00050">50</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a827d70adfc1d9344a6ed0b1eda062381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a827d70adfc1d9344a6ed0b1eda062381">&#9670;&nbsp;</a></span>DACC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> DACC_CHSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x18) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00052">52</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a43bb7afae8695c3211607fdb8fbb0152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43bb7afae8695c3211607fdb8fbb0152">&#9670;&nbsp;</a></span>DACC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> DACC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00047">47</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="af4fdb14cfd5c90c05d78ef4ce881c6a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4fdb14cfd5c90c05d78ef4ce881c6a9">&#9670;&nbsp;</a></span>DACC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> DACC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x28) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00056">56</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a9cc9bede27736e4a6cf31251b5e345d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc9bede27736e4a6cf31251b5e345d2">&#9670;&nbsp;</a></span>DACC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> DACC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x24) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00055">55</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="ac2987c3976a405cee46d2b40761f18be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2987c3976a405cee46d2b40761f18be">&#9670;&nbsp;</a></span>DACC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> DACC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x2C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00057">57</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a0ca4ed35734f1e3691ded7d420fb7eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca4ed35734f1e3691ded7d420fb7eea">&#9670;&nbsp;</a></span>DACC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> DACC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x30) Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00058">58</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a6c3973c83875551884a1baad47790173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c3973c83875551884a1baad47790173">&#9670;&nbsp;</a></span>DACC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DACC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x04) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00048">48</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="ae0769b883ae2e744938f98e788024364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0769b883ae2e744938f98e788024364">&#9670;&nbsp;</a></span>DACC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> DACC_PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x120) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00070">70</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="aa57f2656e58615e181c32f9766e82d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57f2656e58615e181c32f9766e82d2d">&#9670;&nbsp;</a></span>DACC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> DACC_PTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x124) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00071">71</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a17947492823bb620fe2f5b89051c413d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17947492823bb620fe2f5b89051c413d">&#9670;&nbsp;</a></span>DACC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DACC_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x10C) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00066">66</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a8fe265e7bb0b7df1dd143cf582260ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe265e7bb0b7df1dd143cf582260ec3">&#9670;&nbsp;</a></span>DACC_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DACC_TNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x11C) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00069">69</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a8c856a05d42e77a7d854bc8376e8acc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c856a05d42e77a7d854bc8376e8acc3">&#9670;&nbsp;</a></span>DACC_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DACC_TNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x118) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00068">68</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a86c3cb289d74a673741d26f8e6f6697e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c3cb289d74a673741d26f8e6f6697e">&#9670;&nbsp;</a></span>DACC_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DACC_TPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x108) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00065">65</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="ad1e4b3494b1ba24813cdc7d24e171532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e4b3494b1ba24813cdc7d24e171532">&#9670;&nbsp;</a></span>DACC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> DACC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0xE4) Write Protect Mode register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00062">62</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="ab2562a88797ff12ea6e5f1fef2cc248a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2562a88797ff12ea6e5f1fef2cc248a">&#9670;&nbsp;</a></span>DACC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> DACC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0xE8) Write Protect Status register </p>

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00063">63</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a8063ac8df0f4b53239bc015495acffe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8063ac8df0f4b53239bc015495acffe2">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00049">49</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a50663b9bd8cd286acdcf7c422caa0f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50663b9bd8cd286acdcf7c422caa0f8d">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00053">53</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a33f3b249179b8f8b2de09c0bb4724795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33f3b249179b8f8b2de09c0bb4724795">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00059">59</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="ad9552ad961ac8ef780bb55be44d235e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9552ad961ac8ef780bb55be44d235e3">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[19]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00061">61</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a5158eb381146eadd389f59716772c771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5158eb381146eadd389f59716772c771">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved5[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00064">64</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<a id="a0ac152fc2dfc5994c48af92b0ea92212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ac152fc2dfc5994c48af92b0ea92212">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__dacc_8h_source.html#l00067">67</a> of file <a class="el" href="component__dacc_8h_source.html">component_dacc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__dacc_8h_source.html">component_dacc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:18 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
