	component sys_console is
		port (
			clk_clk                       : in  std_logic                     := 'X';             -- clk
			master_0_clk_clk              : in  std_logic                     := 'X';             -- clk
			master_0_clk_reset_reset      : in  std_logic                     := 'X';             -- reset
			master_0_master_address       : out std_logic_vector(31 downto 0);                    -- address
			master_0_master_readdata      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
			master_0_master_read          : out std_logic;                                        -- read
			master_0_master_write         : out std_logic;                                        -- write
			master_0_master_writedata     : out std_logic_vector(31 downto 0);                    -- writedata
			master_0_master_waitrequest   : in  std_logic                     := 'X';             -- waitrequest
			master_0_master_readdatavalid : in  std_logic                     := 'X';             -- readdatavalid
			master_0_master_byteenable    : out std_logic_vector(3 downto 0);                     -- byteenable
			master_0_master_reset_reset   : out std_logic;                                        -- reset
			reset_reset_n                 : in  std_logic                     := 'X'              -- reset_n
		);
	end component sys_console;

