\documentclass[twoside]{book}

% Packages required by doxygen
\usepackage{fixltx2e}
\usepackage{calc}
\usepackage{doxygen}
\usepackage[export]{adjustbox} % also loads graphicx
\usepackage{graphicx}
\usepackage[utf8]{inputenc}
\usepackage{makeidx}
\usepackage{multicol}
\usepackage{multirow}
\PassOptionsToPackage{warn}{textcomp}
\usepackage{textcomp}
\usepackage[nointegrals]{wasysym}
\usepackage[table]{xcolor}

% Font selection
\usepackage[T1]{fontenc}
\usepackage[scaled=.90]{helvet}
\usepackage{courier}
\usepackage{amssymb}
\usepackage{sectsty}
\renewcommand{\familydefault}{\sfdefault}
\allsectionsfont{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\renewcommand{\DoxyLabelFont}{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\newcommand{\+}{\discretionary{\mbox{\scriptsize$\hookleftarrow$}}{}{}}

% Page & text layout
\usepackage{geometry}
\geometry{%
  a4paper,%
  top=2.5cm,%
  bottom=2.5cm,%
  left=2.5cm,%
  right=2.5cm%
}
\tolerance=750
\hfuzz=15pt
\hbadness=750
\setlength{\emergencystretch}{15pt}
\setlength{\parindent}{0cm}
\setlength{\parskip}{3ex plus 2ex minus 2ex}
\makeatletter
\renewcommand{\paragraph}{%
  \@startsection{paragraph}{4}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@parafont%
  }%
}
\renewcommand{\subparagraph}{%
  \@startsection{subparagraph}{5}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@subparafont%
  }%
}
\makeatother

% Headers & footers
\usepackage{fancyhdr}
\pagestyle{fancyplain}
\fancyhead[LE]{\fancyplain{}{\bfseries\thepage}}
\fancyhead[CE]{\fancyplain{}{}}
\fancyhead[RE]{\fancyplain{}{\bfseries\leftmark}}
\fancyhead[LO]{\fancyplain{}{\bfseries\rightmark}}
\fancyhead[CO]{\fancyplain{}{}}
\fancyhead[RO]{\fancyplain{}{\bfseries\thepage}}
\fancyfoot[LE]{\fancyplain{}{}}
\fancyfoot[CE]{\fancyplain{}{}}
\fancyfoot[RE]{\fancyplain{}{\bfseries\scriptsize Generated by Doxygen }}
\fancyfoot[LO]{\fancyplain{}{\bfseries\scriptsize Generated by Doxygen }}
\fancyfoot[CO]{\fancyplain{}{}}
\fancyfoot[RO]{\fancyplain{}{}}
\renewcommand{\footrulewidth}{0.4pt}
\renewcommand{\chaptermark}[1]{%
  \markboth{#1}{}%
}
\renewcommand{\sectionmark}[1]{%
  \markright{\thesection\ #1}%
}

% Indices & bibliography
\usepackage{natbib}
\usepackage[titles]{tocloft}
\setcounter{tocdepth}{3}
\setcounter{secnumdepth}{5}
\makeindex

% Hyperlinks (required, but should be loaded last)
\usepackage{ifpdf}
\ifpdf
  \usepackage[pdftex,pagebackref=true]{hyperref}
\else
  \usepackage[ps2pdf,pagebackref=true]{hyperref}
\fi
\hypersetup{%
  colorlinks=true,%
  linkcolor=blue,%
  citecolor=blue,%
  unicode%
}

% Custom commands
\newcommand{\clearemptydoublepage}{%
  \newpage{\pagestyle{empty}\cleardoublepage}%
}

\usepackage{caption}
\captionsetup{labelsep=space,justification=centering,font={bf},singlelinecheck=off,skip=4pt,position=top}

%===== C O N T E N T S =====

\begin{document}

% Titlepage & ToC
\hypersetup{pageanchor=false,
             bookmarksnumbered=true,
             pdfencoding=unicode
            }
\pagenumbering{alph}
\begin{titlepage}
\vspace*{7cm}
\begin{center}%
{\Large S\+Y\+L\+VA -\/ System Level Architectural Synthesis Framework \\[1ex]\large 2017.\+05.\+11.\+0 }\\
\vspace*{1cm}
{\large Generated by Doxygen 1.8.13}\\
\end{center}
\end{titlepage}
\clearemptydoublepage
\pagenumbering{roman}
\tableofcontents
\clearemptydoublepage
\pagenumbering{arabic}
\hypersetup{pageanchor=true}

%--- Begin generated contents ---
\chapter{sylva}
\label{md__r_e_a_d_m_e}
\Hypertarget{md__r_e_a_d_m_e}
\input{md__r_e_a_d_m_e}
\chapter{Namespace Index}
\input{namespaces}
\chapter{Hierarchical Index}
\input{hierarchy}
\chapter{Class Index}
\input{annotated}
\chapter{File Index}
\input{files}
\chapter{Namespace Documentation}
\input{namespacesylva}
\input{namespacesylva_1_1base}
\input{namespacesylva_1_1base_1_1cgra}
\input{namespacesylva_1_1base_1_1fimp}
\input{namespacesylva_1_1base_1_1sdf}
\input{namespacesylva_1_1base_1_1sdf__schedule}
\input{namespacesylva_1_1base_1_1sdf__to__hsdf}
\input{namespacesylva_1_1code__generation}
\input{namespacesylva_1_1code__generation_1_1air}
\input{namespacesylva_1_1code__generation_1_1fimp__lib}
\input{namespacesylva_1_1code__generation_1_1floorplanner}
\input{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl}
\input{namespacesylva_1_1code__generation_1_1mit__license}
\input{namespacesylva_1_1code__generation_1_1sylva__default__fimp}
\input{namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl}
\input{namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl_1_1buffer__control}
\input{namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl_1_1counter}
\input{namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl_1_1fimp__control}
\input{namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl_1_1fsm}
\input{namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl_1_1input__selector}
\input{namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl_1_1output__buffer}
\input{namespacesylva_1_1code__generation_1_1sylva__default__fimp_1_1vhdl_1_1output__selector}
\input{namespacesylva_1_1code__generation_1_1sylva__fimp__lib}
\input{namespacesylva_1_1code__generation_1_1vhdl__constants}
\input{namespacesylva_1_1code__generation_1_1vhdl__generation}
\input{namespacesylva_1_1code__generation_1_1vhdl__interface__parser}
\input{namespacesylva_1_1code__generation_1_1vhdl__templates}
\input{namespacesylva_1_1code__generation_1_1vhdl__types}
\input{namespacesylva_1_1dse}
\input{namespacesylva_1_1dse_1_1dse}
\input{namespacesylva_1_1dse_1_1dse__engine__v1}
\input{namespacesylva_1_1frontend}
\input{namespacesylva_1_1frontend_1_1mdl__reader}
\input{namespacesylva_1_1frontend_1_1simulink2sdf}
\input{namespacesylva_1_1glic}
\input{namespacesylva_1_1glic_1_1glic}
\input{namespacesylva_1_1misc}
\input{namespacesylva_1_1misc_1_1exec}
\input{namespacesylva_1_1misc_1_1plot}
\input{namespacesylva_1_1misc_1_1tcl__parser}
\input{namespacesylva_1_1misc_1_1util}
\input{namespacesylva_1_1misc_1_1vhdl__ulti}
\chapter{Class Documentation}
\input{classsylva_1_1glic_1_1glic_1_1abb}
\input{classsylva_1_1base_1_1sdf_1_1actor}
\input{classsylva_1_1code__generation_1_1air_1_1_actor_and_port}
\input{classsylva_1_1code__generation_1_1air_1_1_address_port_action}
\input{classsylva_1_1code__generation_1_1air_1_1_bass_object}
\input{classsylva_1_1base_1_1cgra_1_1cgra}
\input{classsylva_1_1glic_1_1glic_1_1control}
\input{classsylva_1_1code__generation_1_1air_1_1_control_map}
\input{classsylva_1_1base_1_1sdf_1_1_data_token_type}
\input{classsylva_1_1dse_1_1dse_1_1design__specification}
\input{classsylva_1_1misc_1_1exec_1_1_dict_object}
\input{classsylva_1_1dse_1_1dse__engine__v1_1_1dse__v1}
\input{classsylva_1_1base_1_1sdf_1_1edge}
\input{classsylva_1_1glic_1_1glic_1_1edge}
\input{classsylva_1_1base_1_1fimp_1_1fimp}
\input{classsylva_1_1base_1_1fimp_1_1fimp__lib}
\input{classsylva_1_1base_1_1fimp_1_1fimp__set}
\input{classsylva_1_1code__generation_1_1floorplanner_1_1floorplanner}
\input{classsylva_1_1misc_1_1tcl__parser_1_1_keywords}
\input{classsylva_1_1code__generation_1_1sylva__fimp__lib_1_1method__collection}
\input{classsylva_1_1misc_1_1plot_1_1point}
\input{classsylva_1_1base_1_1sdf_1_1port}
\input{classsylva_1_1code__generation_1_1air_1_1_port_and_actions}
\input{classsylva_1_1code__generation_1_1air_1_1_port_map_condition}
\input{classsylva_1_1misc_1_1plot_1_1rectangle}
\input{classsylva_1_1base_1_1sdf__schedule_1_1schedule}
\input{classsylva_1_1base_1_1sdf_1_1sdfg}
\input{classsylva_1_1frontend_1_1mdl__reader_1_1simulink__model}
\input{classsylva_1_1frontend_1_1mdl__reader_1_1simulink__system}
\input{classsylva_1_1dse_1_1dse_1_1solver__option}
\input{classsylva_1_1glic_1_1glic_1_1state}
\input{classsylva_1_1misc_1_1util_1_1status__log}
\input{classsylva_1_1misc_1_1exec_1_1_s_y_l_v_a}
\input{classsylva_1_1dse_1_1dse_1_1system__constraint}
\input{classsylva_1_1dse_1_1dse_1_1system__model}
\input{classsylva_1_1dse_1_1dse_1_1system__optimization__objective}
\input{classsylva_1_1code__generation_1_1sylva__fimp__lib_1_1template}
\input{classsylva_1_1misc_1_1vhdl__ulti_1_1_v_h_d_l}
\chapter{File Documentation}
\input{____init_____8py}
\input{base_2____init_____8py}
\input{code__generation_2____init_____8py}
\input{code__generation_2sylva__default__fimp_2____init_____8py}
\input{code__generation_2sylva__default__fimp_2vhdl_2____init_____8py}
\input{dse_2____init_____8py}
\input{frontend_2____init_____8py}
\input{glic_2____init_____8py}
\input{misc_2____init_____8py}
\input{cgra_8py}
\input{fimp_8py}
\input{sdf_8py}
\input{sdf__schedule_8py}
\input{sdf__to__hsdf_8py}
\input{air_8py}
\input{fimp__lib_8py}
\input{floorplanner_8py}
\input{hsdf__to__vhdl_8py}
\input{mit__license_8py}
\input{buffer__control_8py}
\input{counter_8py}
\input{fimp__control_8py}
\input{fsm_8py}
\input{input__selector_8py}
\input{output__buffer_8py}
\input{output__selector_8py}
\input{sylva__fimp__lib_8py}
\input{vhdl__constants_8py}
\input{vhdl__generation_8py}
\input{vhdl__interface__parser_8py}
\input{vhdl__templates_8py}
\input{vhdl__types_8py}
\input{dse_8py}
\input{dse__engine__v1_8py}
\input{mdl__reader_8py}
\input{simulink2sdf_8py}
\input{glic_8py}
\input{exec_8py}
\input{plot_8py}
\input{tcl__parser_8py}
\input{util_8py}
\input{vhdl__ulti_8py}
\input{_r_e_a_d_m_e_8md}
%--- End generated contents ---

% Index
\backmatter
\newpage
\phantomsection
\clearemptydoublepage
\addcontentsline{toc}{chapter}{Index}
\printindex

\end{document}
