<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_vuad_dpm.v.html" target="file-frame">third_party/tests/utd-sv/sctag_vuad_dpm.v</a>
time_elapsed: 0.043s
ram usage: 10756 KB
</pre>
<pre class="log">

module sctag_vuad_dpm (
	so,
	bistordiag_ua_data,
	bistordiag_vd_data,
	vuad_dp_diag_data_c7,
	vuad_syndrome_c9,
	parity_c4,
	rclk,
	si,
	se,
	diag_rd_ua_out,
	diag_rd_vd_out,
	arbctl_acc_ua_c2,
	valid_rd_parity_c2,
	dirty_rd_parity_c2,
	used_rd_parity_c2,
	alloc_rd_parity_c2,
	arbdata_wr_data_c2,
	bist_vuad_data_in,
	sel_diag1_data_wr_c3,
	sel_diag0_data_wr_c3
);
	input rclk;
	input si;
	input se;
	output so;
	output [25:0] bistordiag_ua_data;
	output [25:0] bistordiag_vd_data;
	input [25:0] diag_rd_ua_out;
	input [25:0] diag_rd_vd_out;
	input arbctl_acc_ua_c2;
	output [25:0] vuad_dp_diag_data_c7;
	output [3:0] vuad_syndrome_c9;
	output [3:0] parity_c4;
	input valid_rd_parity_c2;
	input dirty_rd_parity_c2;
	input used_rd_parity_c2;
	input alloc_rd_parity_c2;
	input [25:0] arbdata_wr_data_c2;
	input [7:0] bist_vuad_data_in;
	input sel_diag1_data_wr_c3;
	input sel_diag0_data_wr_c3;
	wire [25:0] diag_out_c2;
	wire [25:0] diag_out_c3;
	wire [25:0] diag_out_c4;
	wire [25:0] diag_out_c5;
	wire [25:0] diag_out_c6;
	wire [25:0] diag_out_c7;
	wire [25:0] diag_out_c8;
	wire [3:0] parity_c3;
	wire [3:0] parity_c5;
	wire [3:0] parity_c6;
	wire [3:0] vuad_syndrome_c7;
	wire [3:0] vuad_syndrome_c8;
	wire [25:0] bist_data_c3;
	wire [25:0] arbdata_wr_data_c3;
	wire [25:0] bistordiag_ua_data_in;
	wire [25:0] bistordiag_vd_data_in;
	mux2ds #(26) mux_diag_out_c2(
		.dout(diag_out_c2[25:0]),
		.in0(diag_rd_ua_out[25:0]),
		.in1(diag_rd_vd_out[25:0]),
		.sel0(arbctl_acc_ua_c2),
		.sel1(~arbctl_acc_ua_c2)
	);
	dff_s #(26) ff_diag_out_c3(
		.q(diag_out_c3[25:0]),
		.din(diag_out_c2[25:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(26) ff_diag_out_c4(
		.q(diag_out_c4[25:0]),
		.din(diag_out_c3[25:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(26) ff_diag_out_c5(
		.q(diag_out_c5[25:0]),
		.din(diag_out_c4[25:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(26) ff_diag_out_c6(
		.q(diag_out_c6[25:0]),
		.din(diag_out_c5[25:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(26) ff_diag_out_c7(
		.q(diag_out_c7[25:0]),
		.din(diag_out_c6[25:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(26) ff_diag_out_c8(
		.q(diag_out_c8[25:0]),
		.din(diag_out_c7[25:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign vuad_dp_diag_data_c7 = diag_out_c8;
	dff_s #(4) ff_parity_c3(
		.q(parity_c3[3:0]),
		.din({valid_rd_parity_c2, dirty_rd_parity_c2, used_rd_parity_c2, alloc_rd_parity_c2}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(4) ff_parity_c4(
		.q(parity_c4[3:0]),
		.din(parity_c3[3:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(4) ff_parity_c5(
		.q(parity_c5[3:0]),
		.din(parity_c4[3:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(4) ff_parity_c6(
		.q(parity_c6[3:0]),
		.din(parity_c5[3:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(4) ff_vuad_syndrome_c7(
		.q(vuad_syndrome_c7[3:0]),
		.din(parity_c6[3:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(4) ff_vuad_syndrome_c8(
		.q(vuad_syndrome_c8[3:0]),
		.din(vuad_syndrome_c7[3:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(4) ff_vuad_syndrome_c9(
		.q(vuad_syndrome_c9[3:0]),
		.din(vuad_syndrome_c8[3:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign bist_data_c3 = {bist_vuad_data_in[1:0], {3 {bist_vuad_data_in[7:0]}}};
	dff_s #(26) ff_arbdata_wr_data_c3(
		.q(arbdata_wr_data_c3[25:0]),
		.din(arbdata_wr_data_c2[25:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(26) mux_lhs_bistordiag_data(
		.dout(bistordiag_ua_data_in[25:0]),
		.in0({arbdata_wr_data_c3[25], arbdata_wr_data_c3[23:12], arbdata_wr_data_c3[24], arbdata_wr_data_c3[11:0]}),
		.sel0(sel_diag1_data_wr_c3),
		.in1({bist_data_c3[25], bist_data_c3[23:12], bist_data_c3[24], bist_data_c3[11:0]}),
		.sel1(~sel_diag1_data_wr_c3)
	);
	dff_s #(26) ff_bistordiag_ua_data(
		.q(bistordiag_ua_data[25:0]),
		.din(bistordiag_ua_data_in[25:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(26) mux_rhs_bistordiag_data(
		.dout(bistordiag_vd_data_in[25:0]),
		.in0({arbdata_wr_data_c3[25], arbdata_wr_data_c3[23:12], arbdata_wr_data_c3[24], arbdata_wr_data_c3[11:0]}),
		.sel0(sel_diag0_data_wr_c3),
		.in1({bist_data_c3[25], bist_data_c3[23:12], bist_data_c3[24], bist_data_c3[11:0]}),
		.sel1(~sel_diag0_data_wr_c3)
	);
	dff_s #(26) ff_bistordiag_vd_data(
		.q(bistordiag_vd_data[25:0]),
		.din(bistordiag_vd_data_in[25:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
endmodule

</pre>
</body>