// Seed: 1167406600
module module_0 (
    input uwire   id_0,
    input supply1 id_1
);
  wire id_3, id_4;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd56,
    parameter id_15 = 32'd17
) (
    output wand  id_0,
    output uwire id_1,
    input  tri   id_2,
    output wand  id_3,
    input  wor   id_4,
    input  wor   id_5,
    output logic id_6,
    input  uwire id_7,
    input  wire  id_8,
    input  uwire id_9,
    output tri1  id_10,
    input  wand  id_11
);
  parameter id_13 = -1;
  wire _id_14;
  wire _id_15;
  logic id_16;
  logic [7:0][id_14  *  -1 : id_15] id_17;
  module_0 modCall_1 (
      id_8,
      id_11
  );
  initial id_6 = 1;
endmodule
