/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* RED */
#define RED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_0_INBUF_ENABLED 0u
#define RED_0_INIT_DRIVESTATE 1u
#define RED_0_INIT_MUXSEL 8u
#define RED_0_INPUT_SYNC 2u
#define RED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_0_NUM 4u
#define RED_0_PORT GPIO_PRT6
#define RED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_INBUF_ENABLED 0u
#define RED_INIT_DRIVESTATE 1u
#define RED_INIT_MUXSEL 8u
#define RED_INPUT_SYNC 2u
#define RED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_NUM 4u
#define RED_PORT GPIO_PRT6
#define RED_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* GREEN */
#define GREEN_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define GREEN_0_INBUF_ENABLED 0u
#define GREEN_0_INIT_DRIVESTATE 1u
#define GREEN_0_INIT_MUXSEL 8u
#define GREEN_0_INPUT_SYNC 2u
#define GREEN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define GREEN_0_NUM 2u
#define GREEN_0_PORT GPIO_PRT6
#define GREEN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define GREEN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define GREEN_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define GREEN_INBUF_ENABLED 0u
#define GREEN_INIT_DRIVESTATE 1u
#define GREEN_INIT_MUXSEL 8u
#define GREEN_INPUT_SYNC 2u
#define GREEN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define GREEN_NUM 2u
#define GREEN_PORT GPIO_PRT6
#define GREEN_SLEWRATE CY_GPIO_SLEW_FAST
#define GREEN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* dac_out */
#define dac_out_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define dac_out_0_INBUF_ENABLED 0u
#define dac_out_0_INIT_DRIVESTATE 1u
#define dac_out_0_INIT_MUXSEL 4u
#define dac_out_0_INPUT_SYNC 2u
#define dac_out_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define dac_out_0_NUM 3u
#define dac_out_0_PORT GPIO_PRT10
#define dac_out_0_SLEWRATE CY_GPIO_SLEW_FAST
#define dac_out_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define dac_out_DRIVEMODE CY_GPIO_DM_ANALOG
#define dac_out_INBUF_ENABLED 0u
#define dac_out_INIT_DRIVESTATE 1u
#define dac_out_INIT_MUXSEL 4u
#define dac_out_INPUT_SYNC 2u
#define dac_out_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define dac_out_NUM 3u
#define dac_out_PORT GPIO_PRT10
#define dac_out_SLEWRATE CY_GPIO_SLEW_FAST
#define dac_out_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_1_rx */
#define UART_1_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_1_rx_0_INBUF_ENABLED 1u
#define UART_1_rx_0_INIT_DRIVESTATE 1u
#define UART_1_rx_0_INIT_MUXSEL 18u
#define UART_1_rx_0_INPUT_SYNC 2u
#define UART_1_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_rx_0_NUM 0u
#define UART_1_rx_0_PORT GPIO_PRT5
#define UART_1_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_1_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_1_rx_INBUF_ENABLED 1u
#define UART_1_rx_INIT_DRIVESTATE 1u
#define UART_1_rx_INIT_MUXSEL 18u
#define UART_1_rx_INPUT_SYNC 2u
#define UART_1_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_rx_NUM 0u
#define UART_1_rx_PORT GPIO_PRT5
#define UART_1_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_1_tx */
#define UART_1_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_1_tx_0_INBUF_ENABLED 0u
#define UART_1_tx_0_INIT_DRIVESTATE 1u
#define UART_1_tx_0_INIT_MUXSEL 18u
#define UART_1_tx_0_INPUT_SYNC 2u
#define UART_1_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_tx_0_NUM 1u
#define UART_1_tx_0_PORT GPIO_PRT5
#define UART_1_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_1_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_1_tx_INBUF_ENABLED 0u
#define UART_1_tx_INIT_DRIVESTATE 1u
#define UART_1_tx_INIT_MUXSEL 18u
#define UART_1_tx_INPUT_SYNC 2u
#define UART_1_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_tx_NUM 1u
#define UART_1_tx_PORT GPIO_PRT5
#define UART_1_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* DUMMY_LOAD */
#define DUMMY_LOAD_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define DUMMY_LOAD_0_INBUF_ENABLED 0u
#define DUMMY_LOAD_0_INIT_DRIVESTATE 0u
#define DUMMY_LOAD_0_INIT_MUXSEL 0u
#define DUMMY_LOAD_0_INPUT_SYNC 2u
#define DUMMY_LOAD_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define DUMMY_LOAD_0_NUM 0u
#define DUMMY_LOAD_0_PORT GPIO_PRT9
#define DUMMY_LOAD_0_SLEWRATE CY_GPIO_SLEW_FAST
#define DUMMY_LOAD_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define DUMMY_LOAD_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define DUMMY_LOAD_INBUF_ENABLED 0u
#define DUMMY_LOAD_INIT_DRIVESTATE 0u
#define DUMMY_LOAD_INIT_MUXSEL 0u
#define DUMMY_LOAD_INPUT_SYNC 2u
#define DUMMY_LOAD_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define DUMMY_LOAD_NUM 0u
#define DUMMY_LOAD_PORT GPIO_PRT9
#define DUMMY_LOAD_SLEWRATE CY_GPIO_SLEW_FAST
#define DUMMY_LOAD_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* VDAC_Out_1 */
#define VDAC_Out_1_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define VDAC_Out_1_0_INBUF_ENABLED 0u
#define VDAC_Out_1_0_INIT_DRIVESTATE 1u
#define VDAC_Out_1_0_INIT_MUXSEL 0u
#define VDAC_Out_1_0_INPUT_SYNC 2u
#define VDAC_Out_1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define VDAC_Out_1_0_NUM 4u
#define VDAC_Out_1_0_PORT GPIO_PRT0
#define VDAC_Out_1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define VDAC_Out_1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define VDAC_Out_1_DRIVEMODE CY_GPIO_DM_ANALOG
#define VDAC_Out_1_INBUF_ENABLED 0u
#define VDAC_Out_1_INIT_DRIVESTATE 1u
#define VDAC_Out_1_INIT_MUXSEL 0u
#define VDAC_Out_1_INPUT_SYNC 2u
#define VDAC_Out_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define VDAC_Out_1_NUM 4u
#define VDAC_Out_1_PORT GPIO_PRT0
#define VDAC_Out_1_SLEWRATE CY_GPIO_SLEW_FAST
#define VDAC_Out_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* STIM_ENABLE */
#define STIM_ENABLE_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define STIM_ENABLE_0_INBUF_ENABLED 0u
#define STIM_ENABLE_0_INIT_DRIVESTATE 1u
#define STIM_ENABLE_0_INIT_MUXSEL 0u
#define STIM_ENABLE_0_INPUT_SYNC 2u
#define STIM_ENABLE_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define STIM_ENABLE_0_NUM 3u
#define STIM_ENABLE_0_PORT GPIO_PRT9
#define STIM_ENABLE_0_SLEWRATE CY_GPIO_SLEW_FAST
#define STIM_ENABLE_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define STIM_ENABLE_DRIVEMODE CY_GPIO_DM_ANALOG
#define STIM_ENABLE_INBUF_ENABLED 0u
#define STIM_ENABLE_INIT_DRIVESTATE 1u
#define STIM_ENABLE_INIT_MUXSEL 0u
#define STIM_ENABLE_INPUT_SYNC 2u
#define STIM_ENABLE_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define STIM_ENABLE_NUM 3u
#define STIM_ENABLE_PORT GPIO_PRT9
#define STIM_ENABLE_SLEWRATE CY_GPIO_SLEW_FAST
#define STIM_ENABLE_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* TOGGLE_OUTPUT */
#define TOGGLE_OUTPUT_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define TOGGLE_OUTPUT_0_INBUF_ENABLED 0u
#define TOGGLE_OUTPUT_0_INIT_DRIVESTATE 0u
#define TOGGLE_OUTPUT_0_INIT_MUXSEL 0u
#define TOGGLE_OUTPUT_0_INPUT_SYNC 2u
#define TOGGLE_OUTPUT_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define TOGGLE_OUTPUT_0_NUM 2u
#define TOGGLE_OUTPUT_0_PORT GPIO_PRT9
#define TOGGLE_OUTPUT_0_SLEWRATE CY_GPIO_SLEW_FAST
#define TOGGLE_OUTPUT_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define TOGGLE_OUTPUT_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define TOGGLE_OUTPUT_INBUF_ENABLED 0u
#define TOGGLE_OUTPUT_INIT_DRIVESTATE 0u
#define TOGGLE_OUTPUT_INIT_MUXSEL 0u
#define TOGGLE_OUTPUT_INPUT_SYNC 2u
#define TOGGLE_OUTPUT_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define TOGGLE_OUTPUT_NUM 2u
#define TOGGLE_OUTPUT_PORT GPIO_PRT9
#define TOGGLE_OUTPUT_SLEWRATE CY_GPIO_SLEW_FAST
#define TOGGLE_OUTPUT_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SHORT_ELECTRODE */
#define SHORT_ELECTRODE_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SHORT_ELECTRODE_0_INBUF_ENABLED 0u
#define SHORT_ELECTRODE_0_INIT_DRIVESTATE 0u
#define SHORT_ELECTRODE_0_INIT_MUXSEL 0u
#define SHORT_ELECTRODE_0_INPUT_SYNC 2u
#define SHORT_ELECTRODE_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SHORT_ELECTRODE_0_NUM 1u
#define SHORT_ELECTRODE_0_PORT GPIO_PRT9
#define SHORT_ELECTRODE_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SHORT_ELECTRODE_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SHORT_ELECTRODE_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SHORT_ELECTRODE_INBUF_ENABLED 0u
#define SHORT_ELECTRODE_INIT_DRIVESTATE 0u
#define SHORT_ELECTRODE_INIT_MUXSEL 0u
#define SHORT_ELECTRODE_INPUT_SYNC 2u
#define SHORT_ELECTRODE_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SHORT_ELECTRODE_NUM 1u
#define SHORT_ELECTRODE_PORT GPIO_PRT9
#define SHORT_ELECTRODE_SLEWRATE CY_GPIO_SLEW_FAST
#define SHORT_ELECTRODE_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
