<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>libavr: usart0.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<h1>usart0.c File Reference</h1>  </div>
</div>
<div class="contents">
<code>#include &lt;avr/interrupt.h&gt;</code><br/>
<code>#include &lt;avr/io.h&gt;</code><br/>
<code>#include &lt;avr/pgmspace.h&gt;</code><br/>
<code>#include &lt;avr/wdt.h&gt;</code><br/>
<code>#include &lt;inttypes.h&gt;</code><br/>
<code>#include &lt;stdbool.h&gt;</code><br/>
<code>#include &lt;stdlib.h&gt;</code><br/>
<code>#include &quot;<a class="el" href="ascii_8h_source.html">ascii.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="slice_8h_source.html">slice.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="usart_8h_source.html">usart.h</a>&quot;</code><br/>
<code>#include &quot;c:\avrtoolbox\libavr\source\general\util\util.h&quot;</code><br/>

<p><a href="usart0_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a1fe4db41098702e5b1c8082c9446f58a">USART0_C</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a71650498dcd48a55c2ebee71f3dca31c">usart_baudrate_to_setting</a>(f_cpu, baud)&nbsp;&nbsp;&nbsp;(uint16_t)(((uint32_t)(f_cpu) / ((uint32_t)(baud) * (uint32_t)16)) - 1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a393c179a02ce4b80d03cbcc11582e9d5">usart0_mode</a>(x)&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_C = (UART_CONTROL_STATUS_REG_C &amp; (uint8_t)~((1&lt;&lt;UART_MODE_SELECT_0)|(1&lt;&lt;UART_MODE_SELECT_1))) | (uint8_t)((x) &lt;&lt; UART_MODE_SELECT_0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a2e505b897f2b7a8e0458205a2d4edef1">usart0_clock_polarity</a>(x)&nbsp;&nbsp;&nbsp;bit_write(x, UART_CONTROL_STATUS_REG_C, BIT(UCPOL0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a39c49d24001ec33323e17efb14231319">usart0_transmit_enable</a>()&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B |= (uint8_t)(1 &lt;&lt; UART_ENABLE_TRANSMITTER))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#ad336c595dbe9f635065726bbb975e274">usart0_transmit_disable</a>()&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B &amp;= (uint8_t)~(1 &lt;&lt; UART_ENABLE_TRANSMITTER))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#ac7ee289c628b7eb4c2cdaf8b3b9d77c2">usart0_receive_enable</a>()&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B |= (uint8_t)(1 &lt;&lt; UART_ENABLE_RECEIVER))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#afbc8d91a3a6acb5b441598e13fae1e2f">usart0_receive_disable</a>()&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B &amp;= (uint8_t)~(1 &lt;&lt; UART_ENABLE_RECEIVER))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a4d5e37068ca4578fcf026cf091dff0ef">usart0_transmit_speed_double_enable</a>()&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_A |= (uint8_t)(1 &lt;&lt; UART_DOUBLE_SPEED))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#ac7cb29b1b67ef3617c3a87ce2d48b0f6">usart0_transmit_speed_double_disable</a>()&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_A &amp;= (uint8_t)~(1 &lt;&lt; UART_DOUBLE_SPEED))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#accac10a4861d98a1b8d39475f76a1cac">usart0_receive_complete</a>()&nbsp;&nbsp;&nbsp;bit_read(UART_CONTROL_STATUS_REG_A, BIT(UART_RECEIVE_COMPLETE))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a2326fde275a4fc78414dddf8582198fe">usart0_transmit_complete</a>()&nbsp;&nbsp;&nbsp;bit_read(UART_CONTROL_STATUS_REG_A, BIT(UART_TRANSMIT_COMPLETE))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a7244e89840a666a862debbabc7636458">usart0_data_register_empty</a>()&nbsp;&nbsp;&nbsp;bit_read(UART_CONTROL_STATUS_REG_A, BIT(UART_READY_TO_TRANSMIT))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#aed834da99866af38214e033946f08819">usart0_frame_error</a>()&nbsp;&nbsp;&nbsp;bit_read(UART_CONTROL_STATUS_REG_A, BIT(UART_FRAME_ERROR))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#ad2eff621773785644eea953c2904afe3">usart0_data_overrun</a>()&nbsp;&nbsp;&nbsp;bit_read(UART_CONTROL_STATUS_REG_A, BIT(UART_DATA_OVER_RUN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a23e075bc416c1257e6bfebdf94e142d6">usart0_parity_error</a>()&nbsp;&nbsp;&nbsp;bit_read(UART_CONTROL_STATUS_REG_A, BIT(UART_PARITY_ERROR))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#ac379053c5e647242a72aae8061efef34">usart0_multiprocessor_mode</a>(x)&nbsp;&nbsp;&nbsp;bit_write(x, UART_CONTROL_STATUS_REG_A, BIT(UART_MULTI-PROCESSOR_COMMUNICATION_MODE))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a38b8dfcf4d51e7dacc3e25170a7952eb">usart0_receive_complete_interrupt_enable</a>()&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B |= (uint8_t)(1 &lt;&lt; UART_RX_COMPLETE_INTERRUPT_ENABLE))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a75bb30f97859bd32b348cd050d75486a">usart0_receive_complete_interrupt_disable</a>()&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B &amp;= (uint8_t)~(1 &lt;&lt; UART_RX_COMPLETE_INTERRUPT_ENABLE))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a363900325bf97afa805b3783e7cec5c6">usart0_receive_complete_interrupt_get</a>()&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B &amp; (1 &lt;&lt; UART_RX_COMPLETE_INTERRUPT_ENABLE))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#ae1b295c3f4d15f385f7b499616dc3c59">usart0_transmit_complete_interrupt_enable</a>()&nbsp;&nbsp;&nbsp;UART_CONTROL_STATUS_REG_B |= (uint8_t)(1 &lt;&lt; UART_TX_COMPLETE_INTERRUPT_ENABLE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#ad6785a0065a45cdf694042e89041dc3d">usart0_transmit_complete_interrupt_disable</a>()&nbsp;&nbsp;&nbsp;UART_CONTROL_STATUS_REG_B &amp;= (uint8_t)~(1 &lt;&lt; UART_TX_COMPLETE_INTERRUPT_ENABLE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#aa16a8edf113b09bdba7738e5d6f2731d">usart0_transmit_complete_interrupt_get</a>()&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B &amp; (1 &lt;&lt; TXCIE0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a63ccc8bea70516e85b452cf6bd3691e0">usart0_data_register_empty_interrupt_enable</a>()&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B |= (uint8_t)(1 &lt;&lt; UART_DATA_REGISTER_EMPTY_INTERRUPT_ENABLE))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a62b99f3f2c4a0d1e7594a877161f0372">usart0_data_register_empty_interrupt_disable</a>()&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B &amp;= (uint8_t)~(1 &lt;&lt; UART_DATA_REGISTER_EMPTY_INTERRUPT_ENABLE))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a32f28a1ac78ad48e84450b968d7027d2">usart0_data_register_empty_interrupt_get</a>()&nbsp;&nbsp;&nbsp;bit_read(UART_CONTROL_STATUS_REG_B, BIT(UART_DATA_REGISTER_EMPTY_INTERRUPT_ENABLE))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a60d815177751882f6d499200f100c8d6">usart0_receive_data_bit_8</a>(x)&nbsp;&nbsp;&nbsp;bit_write(x, UART_CONTROL_STATUS_REG_B, BIT(UART_RX_DATA_BIT_8))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a43ed47aaf821e9a29a05327672a8321d">usart0_transmit_data_bit_8</a>(x)&nbsp;&nbsp;&nbsp;bit_write(x, UART_CONTROL_STATUS_REG_B, BIT(UART_tX_DATA_BIT_8))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a08e876dd48218ae09dacb4740aa8edbe">usart0_stop_bits_set</a>(stop_bits)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a9acd0ced2196cc75ff6a9d5a87d6e16e">usart0_data_bits_set</a>(data_bits)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#aec95534a7595fc2d029aef9e9040627c">usart0_rts_enable</a>()&nbsp;&nbsp;&nbsp;bit_clear(USART0_RTS_PORT, USART0_RTS)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#af97c0b8925d829761f49e357c62dc202">usart0_rts_disable</a>()&nbsp;&nbsp;&nbsp;bit_set(USART0_RTS_PORT, USART0_RTS)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a3252d9faf441d225932b7a17df863bae">usart0_rts_init</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a0e95b69c2410bde5084c49217f8417ec">usart0_cts_read</a>()&nbsp;&nbsp;&nbsp;bit_read(USART0_CTS_PORT, USART0_CTS)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#af645abfa6856fa3a76955bc2ae7e9565">usart0_cts_init</a>()</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a1747985c8a9d69f94106f5bd3fa4c238">usart0_baud_set</a> (uint32_t baudrate, uint32_t freq_cpu)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a88dfa4e057eab5acd41c35210364280d">usart0_parity_set</a> (<a class="el" href="usart_8h.html#a0251d137a3f1586a0694a14efebf7f1e">usart_parity_t</a> parity)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a793b2551c2ec96001837a6b15966349d">usart0_flow_control_set</a> (<a class="el" href="usart_8h.html#acd8a6297b68afb3863ff4c842dd0abfb">usart_flow_control_t</a> flow_control)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#a52607cb8394a49da73ed42c5afb2a99a">usart0_put_char_stream</a> (char c, FILE *stream)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart.html#gaf7b51594efd5e2111d7d086de98bacb5">usart0_init</a> (uint32_t baud, uint32_t freq_cpu, <a class="el" href="usart_8h.html#a1209980dae4cfa2b7933ccb7c53746dc">usart_mode_t</a> mode, <a class="el" href="usart_8h.html#a506e33de86dc835ddfb4ae6d0e3da5e2">usart_databits_t</a> databits, <a class="el" href="usart_8h.html#ae8703749b006538834e892f29428fed9">usart_stopbits_t</a> stopbits, <a class="el" href="usart_8h.html#a0251d137a3f1586a0694a14efebf7f1e">usart_parity_t</a> parity, <a class="el" href="usart_8h.html#acd8a6297b68afb3863ff4c842dd0abfb">usart_flow_control_t</a> flow_control)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart.html#ga05305155cc1dde15421fedc26ee3c7e3">usart0_uninit</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart.html#gae81c5cb5c8c871913e7c2395b42b52ac">usart0_send</a> (void)</td></tr>
<tr><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">FILE&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8c.html#aaa1fc0ff1aeb77f1feff261fa5ea792b">mystdout</a> = FDEV_SETUP_STREAM(usart0_put_char_stream, NULL, _FDEV_SETUP_WRITE)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="a1fe4db41098702e5b1c8082c9446f58a"></a><!-- doxytag: member="usart0.c::USART0_C" ref="a1fe4db41098702e5b1c8082c9446f58a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART0_C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00061">61</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a2e505b897f2b7a8e0458205a2d4edef1"></a><!-- doxytag: member="usart0.c::usart0_clock_polarity" ref="a2e505b897f2b7a8e0458205a2d4edef1" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_clock_polarity</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">x</td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;bit_write(x, UART_CONTROL_STATUS_REG_C, BIT(UCPOL0))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00204">204</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="af645abfa6856fa3a76955bc2ae7e9565"></a><!-- doxytag: member="usart0.c::usart0_cts_init" ref="af645abfa6856fa3a76955bc2ae7e9565" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_cts_init</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span>{     \
    <a class="code" href="bit_8h.html#a72acd5e8f279fce5baecdcf6cd4e550d">bit_clear</a>(USART0_CTS_PORT_DIRECTION, USART0_CTS); \
}<span class="keywordflow">while</span>(0)
</pre></div>
<p>Definition at line <a class="el" href="usart0_8c_source.html#l00285">285</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a0e95b69c2410bde5084c49217f8417ec"></a><!-- doxytag: member="usart0.c::usart0_cts_read" ref="a0e95b69c2410bde5084c49217f8417ec" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_cts_read</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;bit_read(USART0_CTS_PORT, USART0_CTS)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00283">283</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a9acd0ced2196cc75ff6a9d5a87d6e16e"></a><!-- doxytag: member="usart0.c::usart0_data_bits_set" ref="a9acd0ced2196cc75ff6a9d5a87d6e16e" args="(data_bits)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_data_bits_set</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">data_bits</td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span>{         \
    <span class="keywordflow">if</span>((data_bits) &gt;= 5 &amp;&amp; (data_bits) &lt;= 8)    \
    {       \
        <a class="code" href="bit_8h.html#ab936d757424e62e89cdd27196315ea7a">bit_write</a>(<a class="code" href="bit_8h.html#a962478e60bab6c37ffaabe21bfe237ee">bit_read</a>(((data_bits) - 5), <a class="code" href="bit_8h.html#ad27cc17b25bb93134368d5eb21126eae">BIT</a>(0)), UART_CONTROL_STATUS_REG_C, <a class="code" href="bit_8h.html#ad27cc17b25bb93134368d5eb21126eae">BIT</a>(UART_CHARACTER_SIZE_0)); \
        <a class="code" href="bit_8h.html#ab936d757424e62e89cdd27196315ea7a">bit_write</a>(<a class="code" href="bit_8h.html#a962478e60bab6c37ffaabe21bfe237ee">bit_read</a>(((data_bits) - 5), <a class="code" href="bit_8h.html#ad27cc17b25bb93134368d5eb21126eae">BIT</a>(1)), UART_CONTROL_STATUS_REG_C, <a class="code" href="bit_8h.html#ad27cc17b25bb93134368d5eb21126eae">BIT</a>(UART_CHARACTER_SIZE_1)); \
        <a class="code" href="bit_8h.html#a72acd5e8f279fce5baecdcf6cd4e550d">bit_clear</a>(UART_CONTROL_STATUS_REG_B, <a class="code" href="bit_8h.html#ad27cc17b25bb93134368d5eb21126eae">BIT</a>(UART_CHARACTER_SIZE_2));     \
    }       \
    <span class="keywordflow">if</span>((data_bits) == 9)    \
    {       \
        <a class="code" href="bit_8h.html#a539037d328707f28ed55900c7dd64230">bit_set</a>(UART_CONTROL_STATUS_REG_C, <a class="code" href="bit_8h.html#ad27cc17b25bb93134368d5eb21126eae">BIT</a>(UART_CHARACTER_SIZE_0));    \
        <a class="code" href="bit_8h.html#a539037d328707f28ed55900c7dd64230">bit_set</a>(UART_CONTROL_STATUS_REG_C, <a class="code" href="bit_8h.html#ad27cc17b25bb93134368d5eb21126eae">BIT</a>(UART_CHARACTER_SIZE_1));    \
        <a class="code" href="bit_8h.html#a539037d328707f28ed55900c7dd64230">bit_set</a>(UART_CONTROL_STATUS_REG_B, <a class="code" href="bit_8h.html#ad27cc17b25bb93134368d5eb21126eae">BIT</a>(UART_CHARACTER_SIZE_2));    \
    }       \
}<span class="keywordflow">while</span>(0)
</pre></div>
<p>Definition at line <a class="el" href="usart0_8c_source.html#l00257">257</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="ad2eff621773785644eea953c2904afe3"></a><!-- doxytag: member="usart0.c::usart0_data_overrun" ref="ad2eff621773785644eea953c2904afe3" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_data_overrun</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;bit_read(UART_CONTROL_STATUS_REG_A, BIT(UART_DATA_OVER_RUN))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00223">223</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a7244e89840a666a862debbabc7636458"></a><!-- doxytag: member="usart0.c::usart0_data_register_empty" ref="a7244e89840a666a862debbabc7636458" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_data_register_empty</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;bit_read(UART_CONTROL_STATUS_REG_A, BIT(UART_READY_TO_TRANSMIT))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00219">219</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a62b99f3f2c4a0d1e7594a877161f0372"></a><!-- doxytag: member="usart0.c::usart0_data_register_empty_interrupt_disable" ref="a62b99f3f2c4a0d1e7594a877161f0372" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_data_register_empty_interrupt_disable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B &amp;= (uint8_t)~(1 &lt;&lt; UART_DATA_REGISTER_EMPTY_INTERRUPT_ENABLE))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00240">240</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a63ccc8bea70516e85b452cf6bd3691e0"></a><!-- doxytag: member="usart0.c::usart0_data_register_empty_interrupt_enable" ref="a63ccc8bea70516e85b452cf6bd3691e0" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_data_register_empty_interrupt_enable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B |= (uint8_t)(1 &lt;&lt; UART_DATA_REGISTER_EMPTY_INTERRUPT_ENABLE))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00239">239</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a32f28a1ac78ad48e84450b968d7027d2"></a><!-- doxytag: member="usart0.c::usart0_data_register_empty_interrupt_get" ref="a32f28a1ac78ad48e84450b968d7027d2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_data_register_empty_interrupt_get</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;bit_read(UART_CONTROL_STATUS_REG_B, BIT(UART_DATA_REGISTER_EMPTY_INTERRUPT_ENABLE))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00242">242</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="aed834da99866af38214e033946f08819"></a><!-- doxytag: member="usart0.c::usart0_frame_error" ref="aed834da99866af38214e033946f08819" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_frame_error</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;bit_read(UART_CONTROL_STATUS_REG_A, BIT(UART_FRAME_ERROR))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00221">221</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a393c179a02ce4b80d03cbcc11582e9d5"></a><!-- doxytag: member="usart0.c::usart0_mode" ref="a393c179a02ce4b80d03cbcc11582e9d5" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_mode</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">x</td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_C = (UART_CONTROL_STATUS_REG_C &amp; (uint8_t)~((1&lt;&lt;UART_MODE_SELECT_0)|(1&lt;&lt;UART_MODE_SELECT_1))) | (uint8_t)((x) &lt;&lt; UART_MODE_SELECT_0))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00201">201</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="ac379053c5e647242a72aae8061efef34"></a><!-- doxytag: member="usart0.c::usart0_multiprocessor_mode" ref="ac379053c5e647242a72aae8061efef34" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_multiprocessor_mode</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">x</td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;bit_write(x, UART_CONTROL_STATUS_REG_A, BIT(UART_MULTI-PROCESSOR_COMMUNICATION_MODE))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00227">227</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a23e075bc416c1257e6bfebdf94e142d6"></a><!-- doxytag: member="usart0.c::usart0_parity_error" ref="a23e075bc416c1257e6bfebdf94e142d6" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_parity_error</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;bit_read(UART_CONTROL_STATUS_REG_A, BIT(UART_PARITY_ERROR))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00225">225</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="accac10a4861d98a1b8d39475f76a1cac"></a><!-- doxytag: member="usart0.c::usart0_receive_complete" ref="accac10a4861d98a1b8d39475f76a1cac" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_receive_complete</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;bit_read(UART_CONTROL_STATUS_REG_A, BIT(UART_RECEIVE_COMPLETE))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00215">215</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a75bb30f97859bd32b348cd050d75486a"></a><!-- doxytag: member="usart0.c::usart0_receive_complete_interrupt_disable" ref="a75bb30f97859bd32b348cd050d75486a" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_receive_complete_interrupt_disable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B &amp;= (uint8_t)~(1 &lt;&lt; UART_RX_COMPLETE_INTERRUPT_ENABLE))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00230">230</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a38b8dfcf4d51e7dacc3e25170a7952eb"></a><!-- doxytag: member="usart0.c::usart0_receive_complete_interrupt_enable" ref="a38b8dfcf4d51e7dacc3e25170a7952eb" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_receive_complete_interrupt_enable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B |= (uint8_t)(1 &lt;&lt; UART_RX_COMPLETE_INTERRUPT_ENABLE))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00229">229</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a363900325bf97afa805b3783e7cec5c6"></a><!-- doxytag: member="usart0.c::usart0_receive_complete_interrupt_get" ref="a363900325bf97afa805b3783e7cec5c6" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_receive_complete_interrupt_get</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B &amp; (1 &lt;&lt; UART_RX_COMPLETE_INTERRUPT_ENABLE))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00232">232</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a60d815177751882f6d499200f100c8d6"></a><!-- doxytag: member="usart0.c::usart0_receive_data_bit_8" ref="a60d815177751882f6d499200f100c8d6" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_receive_data_bit_8</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">x</td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;bit_write(x, UART_CONTROL_STATUS_REG_B, BIT(UART_RX_DATA_BIT_8))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00244">244</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="afbc8d91a3a6acb5b441598e13fae1e2f"></a><!-- doxytag: member="usart0.c::usart0_receive_disable" ref="afbc8d91a3a6acb5b441598e13fae1e2f" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_receive_disable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B &amp;= (uint8_t)~(1 &lt;&lt; UART_ENABLE_RECEIVER))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00210">210</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="ac7ee289c628b7eb4c2cdaf8b3b9d77c2"></a><!-- doxytag: member="usart0.c::usart0_receive_enable" ref="ac7ee289c628b7eb4c2cdaf8b3b9d77c2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_receive_enable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B |= (uint8_t)(1 &lt;&lt; UART_ENABLE_RECEIVER))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00209">209</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="af97c0b8925d829761f49e357c62dc202"></a><!-- doxytag: member="usart0.c::usart0_rts_disable" ref="af97c0b8925d829761f49e357c62dc202" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_rts_disable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;bit_set(USART0_RTS_PORT, USART0_RTS)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00275">275</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="aec95534a7595fc2d029aef9e9040627c"></a><!-- doxytag: member="usart0.c::usart0_rts_enable" ref="aec95534a7595fc2d029aef9e9040627c" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_rts_enable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;bit_clear(USART0_RTS_PORT, USART0_RTS)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00273">273</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a3252d9faf441d225932b7a17df863bae"></a><!-- doxytag: member="usart0.c::usart0_rts_init" ref="a3252d9faf441d225932b7a17df863bae" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_rts_init</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span>{     \
    <a class="code" href="usart0_8c.html#aec95534a7595fc2d029aef9e9040627c">usart0_rts_enable</a>();    \
    <a class="code" href="bit_8h.html#a539037d328707f28ed55900c7dd64230">bit_set</a>(USART0_RTS_PORT_DIRECTION, USART0_RTS); \
}<span class="keywordflow">while</span>(0)
</pre></div>
<p>Definition at line <a class="el" href="usart0_8c_source.html#l00277">277</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a08e876dd48218ae09dacb4740aa8edbe"></a><!-- doxytag: member="usart0.c::usart0_stop_bits_set" ref="a08e876dd48218ae09dacb4740aa8edbe" args="(stop_bits)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_stop_bits_set</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">stop_bits</td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span>{                                     \
    <span class="keywordflow">if</span>((stop_bits) &gt;= 1 &amp;&amp; (stop_bits) &lt;= 2)    \
    {                                           \
        <a class="code" href="bit_8h.html#ab936d757424e62e89cdd27196315ea7a">bit_write</a>((stop_bits) - 1, UART_CONTROL_STATUS_REG_C, <a class="code" href="bit_8h.html#ad27cc17b25bb93134368d5eb21126eae">BIT</a>(UART_STOP_BIT_SELECT)); \
    }                                           \
}<span class="keywordflow">while</span>(0)
</pre></div>
<p>Definition at line <a class="el" href="usart0_8c_source.html#l00248">248</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a2326fde275a4fc78414dddf8582198fe"></a><!-- doxytag: member="usart0.c::usart0_transmit_complete" ref="a2326fde275a4fc78414dddf8582198fe" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_transmit_complete</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;bit_read(UART_CONTROL_STATUS_REG_A, BIT(UART_TRANSMIT_COMPLETE))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00217">217</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="ad6785a0065a45cdf694042e89041dc3d"></a><!-- doxytag: member="usart0.c::usart0_transmit_complete_interrupt_disable" ref="ad6785a0065a45cdf694042e89041dc3d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_transmit_complete_interrupt_disable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;UART_CONTROL_STATUS_REG_B &amp;= (uint8_t)~(1 &lt;&lt; UART_TX_COMPLETE_INTERRUPT_ENABLE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00235">235</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="ae1b295c3f4d15f385f7b499616dc3c59"></a><!-- doxytag: member="usart0.c::usart0_transmit_complete_interrupt_enable" ref="ae1b295c3f4d15f385f7b499616dc3c59" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_transmit_complete_interrupt_enable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;UART_CONTROL_STATUS_REG_B |= (uint8_t)(1 &lt;&lt; UART_TX_COMPLETE_INTERRUPT_ENABLE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00234">234</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="aa16a8edf113b09bdba7738e5d6f2731d"></a><!-- doxytag: member="usart0.c::usart0_transmit_complete_interrupt_get" ref="aa16a8edf113b09bdba7738e5d6f2731d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_transmit_complete_interrupt_get</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B &amp; (1 &lt;&lt; TXCIE0))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00237">237</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a43ed47aaf821e9a29a05327672a8321d"></a><!-- doxytag: member="usart0.c::usart0_transmit_data_bit_8" ref="a43ed47aaf821e9a29a05327672a8321d" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_transmit_data_bit_8</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">x</td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;bit_write(x, UART_CONTROL_STATUS_REG_B, BIT(UART_tX_DATA_BIT_8))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00246">246</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="ad336c595dbe9f635065726bbb975e274"></a><!-- doxytag: member="usart0.c::usart0_transmit_disable" ref="ad336c595dbe9f635065726bbb975e274" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_transmit_disable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B &amp;= (uint8_t)~(1 &lt;&lt; UART_ENABLE_TRANSMITTER))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00207">207</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a39c49d24001ec33323e17efb14231319"></a><!-- doxytag: member="usart0.c::usart0_transmit_enable" ref="a39c49d24001ec33323e17efb14231319" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_transmit_enable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_B |= (uint8_t)(1 &lt;&lt; UART_ENABLE_TRANSMITTER))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00206">206</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="ac7cb29b1b67ef3617c3a87ce2d48b0f6"></a><!-- doxytag: member="usart0.c::usart0_transmit_speed_double_disable" ref="ac7cb29b1b67ef3617c3a87ce2d48b0f6" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_transmit_speed_double_disable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_A &amp;= (uint8_t)~(1 &lt;&lt; UART_DOUBLE_SPEED))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00213">213</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a4d5e37068ca4578fcf026cf091dff0ef"></a><!-- doxytag: member="usart0.c::usart0_transmit_speed_double_enable" ref="a4d5e37068ca4578fcf026cf091dff0ef" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart0_transmit_speed_double_enable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(UART_CONTROL_STATUS_REG_A |= (uint8_t)(1 &lt;&lt; UART_DOUBLE_SPEED))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00212">212</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a71650498dcd48a55c2ebee71f3dca31c"></a><!-- doxytag: member="usart0.c::usart_baudrate_to_setting" ref="a71650498dcd48a55c2ebee71f3dca31c" args="(f_cpu, baud)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart_baudrate_to_setting</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">f_cpu, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">baud</td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td>&nbsp;&nbsp;&nbsp;(uint16_t)(((uint32_t)(f_cpu) / ((uint32_t)(baud) * (uint32_t)16)) - 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00083">83</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a1747985c8a9d69f94106f5bd3fa4c238"></a><!-- doxytag: member="usart0.c::usart0_baud_set" ref="a1747985c8a9d69f94106f5bd3fa4c238" args="(uint32_t baudrate, uint32_t freq_cpu)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart0_baud_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>baudrate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>freq_cpu</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00425">425</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a793b2551c2ec96001837a6b15966349d"></a><!-- doxytag: member="usart0.c::usart0_flow_control_set" ref="a793b2551c2ec96001837a6b15966349d" args="(usart_flow_control_t flow_control)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart0_flow_control_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usart_8h.html#acd8a6297b68afb3863ff4c842dd0abfb">usart_flow_control_t</a>&nbsp;</td>
          <td class="paramname"> <em>flow_control</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a88dfa4e057eab5acd41c35210364280d"></a><!-- doxytag: member="usart0.c::usart0_parity_set" ref="a88dfa4e057eab5acd41c35210364280d" args="(usart_parity_t parity)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void usart0_parity_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usart_8h.html#a0251d137a3f1586a0694a14efebf7f1e">usart_parity_t</a>&nbsp;</td>
          <td class="paramname"> <em>parity</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00438">438</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a52607cb8394a49da73ed42c5afb2a99a"></a><!-- doxytag: member="usart0.c::usart0_put_char_stream" ref="a52607cb8394a49da73ed42c5afb2a99a" args="(char c, FILE *stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int usart0_put_char_stream </td>
          <td>(</td>
          <td class="paramtype">char&nbsp;</td>
          <td class="paramname"> <em>c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FILE *&nbsp;</td>
          <td class="paramname"> <em>stream</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00322">322</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="aaa1fc0ff1aeb77f1feff261fa5ea792b"></a><!-- doxytag: member="usart0.c::mystdout" ref="aaa1fc0ff1aeb77f1feff261fa5ea792b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FILE <a class="el" href="usart0_8c.html#aaa1fc0ff1aeb77f1feff261fa5ea792b">mystdout</a> = FDEV_SETUP_STREAM(usart0_put_char_stream, NULL, _FDEV_SETUP_WRITE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="usart0_8c_source.html#l00321">321</a> of file <a class="el" href="usart0_8c_source.html">usart0.c</a>.</p>

</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 14 2011 16:28:30 for libavr by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
