{
 "awd_id": "9301959",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Continuing Grant",
 "awd_titl_txt": "Cache Architectures for Large Shared Memory                 Multiprocessors",
 "cfda_num": "47.070",
 "org_code": "05010300",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Michael Foster",
 "awd_eff_date": "1993-07-01",
 "awd_exp_date": "1997-06-30",
 "tot_intn_awd_amt": 293457.0,
 "awd_amount": 293457.0,
 "awd_min_amd_letter_date": "1993-07-12",
 "awd_max_amd_letter_date": "1995-03-27",
 "awd_abstract_narration": "Bhuyan         This project addresses the problem of designing coherent  caches for scalable multiprocessors with shared address spaces.   Maintaining cache coherence in large-scale systems is time  consuming due to the lack of sufficient broadcasting capacity in  the interconnection networks.  A dynamic cache coherence protocol  is being designed and evaluated to reduce the cache coherence  overheads in large systems.  This protocol limits invalidation or  update traffic to a subtree of the interconnection network.  The  first phase of the project consists of embedding rooted trees  into various networks, and studying the hardware and timing  complexities of directories using the embeddings.  In a second  phase, issues such as fault tolerance adaptive routing, and task  mapping are being addressed.  The research makes use of analytic  techniques and execution driven simulation.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Laxmi",
   "pi_last_name": "Bhuyan",
   "pi_mid_init": "N",
   "pi_sufx_name": "",
   "pi_full_name": "Laxmi N Bhuyan",
   "pi_email_addr": "bhuyan@cs.ucr.edu",
   "nsf_id": "000318919",
   "pi_start_date": "1993-07-01",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Texas A&M Engineering Experiment Station",
  "inst_street_address": "3124 TAMU",
  "inst_street_address_2": "",
  "inst_city_name": "COLLEGE STATION",
  "inst_state_code": "TX",
  "inst_state_name": "Texas",
  "inst_phone_num": "9798626777",
  "inst_zip_code": "778433124",
  "inst_country_name": "United States",
  "cong_dist_code": "10",
  "st_cong_dist_code": "TX10",
  "org_lgl_bus_name": "TEXAS A&M ENGINEERING EXPERIMENT STATION",
  "org_prnt_uei_num": "QD1MX6N5YTN4",
  "org_uei_num": "QD1MX6N5YTN4"
 },
 "perf_inst": {
  "perf_inst_name": "Texas A&M Engineering Experiment Station",
  "perf_str_addr": "3124 TAMU",
  "perf_city_name": "COLLEGE STATION",
  "perf_st_code": "TX",
  "perf_st_name": "Texas",
  "perf_zip_code": "778433124",
  "perf_ctry_code": "US",
  "perf_cong_dist": "10",
  "perf_st_cong_dist": "TX10",
  "perf_ctry_name": "",
  "perf_ctry_flag": "1"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "471500",
   "pgm_ele_name": "COMPUTER SYSTEMS ARCHITECTURE"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "9215",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING SYSTEMS"
  },
  {
   "pgm_ref_code": "HPCC",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING & COMM"
  }
 ],
 "app_fund": [
  {
   "app_code": "0193",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0193",
   "fund_name": "",
   "fund_symb_id": ""
  },
  {
   "app_code": "0194",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0194",
   "fund_name": "",
   "fund_symb_id": ""
  },
  {
   "app_code": "0195",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0195",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1993,
   "fund_oblg_amt": 92601.0
  },
  {
   "fund_oblg_fiscal_yr": 1994,
   "fund_oblg_amt": 98472.0
  },
  {
   "fund_oblg_fiscal_yr": 1995,
   "fund_oblg_amt": 102384.0
  }
 ],
 "por": null
}