

================================================================
== Vitis HLS Report for 'dct_Pipeline_WR_Loop_Row_WR_Loop_Col'
================================================================
* Date:           Wed Jul 23 16:04:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       69|       69|  0.690 us|  0.690 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |       67|       67|         5|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     92|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      36|    146|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln84_1_fu_115_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln84_fu_132_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln86_fu_182_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln88_fu_176_p2     |         +|   0|  0|  14|           6|           6|
    |icmp_ln84_fu_109_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln86_fu_138_p2    |      icmp|   0|  0|  13|           4|           5|
    |select_ln81_fu_144_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln84_fu_152_p3  |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  92|          35|          29|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|    7|         14|
    |c_fu_52                                 |   9|          2|    4|          8|
    |indvar_flatten20_fu_60                  |   9|          2|    7|         14|
    |r_fu_56                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  54|         12|   24|         48|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln88_reg_227                  |  6|   0|    6|          0|
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |  1|   0|    1|          0|
    |c_fu_52                           |  4|   0|    4|          0|
    |indvar_flatten20_fu_60            |  7|   0|    7|          0|
    |r_fu_56                           |  4|   0|    4|          0|
    |zext_ln88_1_reg_232               |  6|   0|   64|         58|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 36|   0|   94|         58|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|buf_2d_out_address0  |  out|    6|   ap_memory|                            buf_2d_out|         array|
|buf_2d_out_ce0       |  out|    1|   ap_memory|                            buf_2d_out|         array|
|buf_2d_out_q0        |   in|   16|   ap_memory|                            buf_2d_out|         array|
|output_r_address0    |  out|    6|   ap_memory|                              output_r|         array|
|output_r_ce0         |  out|    1|   ap_memory|                              output_r|         array|
|output_r_we0         |  out|    1|   ap_memory|                              output_r|         array|
|output_r_d0          |  out|   16|   ap_memory|                              output_r|         array|
+---------------------+-----+-----+------------+--------------------------------------+--------------+

