
---------- Begin Simulation Statistics ----------
final_tick                                21518365000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207459                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750740                       # Number of bytes of host memory used
host_op_rate                                   394062                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   205.69                       # Real time elapsed on the host
host_tick_rate                              104614722                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    42672466                       # Number of instructions simulated
sim_ops                                      81055252                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021518                       # Number of seconds simulated
sim_ticks                                 21518365000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4413120                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1500                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25817                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5518038                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3401161                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         4413120                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1011959                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5518038                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  482925                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13463                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  24142525                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19916150                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25865                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    5362434                       # Number of branches committed
system.cpu.commit.bw_lim_events               5326465                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             298                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1143710                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             42672466                       # Number of instructions committed
system.cpu.commit.committedOps               81055252                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     21247910                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.814740                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.807141                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       504093      2.37%      2.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6126388     28.83%     31.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2458161     11.57%     42.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3878650     18.25%     61.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        28046      0.13%     61.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1920613      9.04%     70.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       988835      4.65%     74.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        16659      0.08%     74.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5326465     25.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21247910                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   36193243                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               477778                       # Number of function calls committed.
system.cpu.commit.int_insts                  53869710                       # Number of committed integer instructions.
system.cpu.commit.loads                       8259662                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        50228      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         48072428     59.31%     59.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1416      0.00%     59.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           266433      0.33%     59.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4312077      5.32%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            368      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             948      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          951756      1.17%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2088      0.00%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2378853      2.93%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult            120      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           240      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      7142837      8.81%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      1901343      2.35%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv       949478      1.17%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      5260849      6.49%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1588213      1.96%     89.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1495190      1.84%     91.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      6671449      8.23%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8938      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81055252                       # Class of committed instruction
system.cpu.commit.refs                        9763790                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    42672466                       # Number of Instructions Simulated
system.cpu.committedOps                      81055252                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.504268                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.504268                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      7866604                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7866604                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76530.640098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76530.640098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79254.656863                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79254.656863                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      7851950                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7851950                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1121480000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1121480000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        14654                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14654                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10574                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10574                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    323359000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    323359000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000519                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000519                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4080                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1504139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1504139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 110073.310586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 110073.310586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108080.928233                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108080.928233                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1471388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1471388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3605010995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3605010995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        32751                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32751                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3539109995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3539109995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021770                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021770                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32745                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32745                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.678492                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               451                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        14738                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          188                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      9370743                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9370743                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 99704.482544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 99704.482544                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104887.141752                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104887.141752                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      9323338                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9323338                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   4726490995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4726490995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005059                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005059                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        47405                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          47405                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        10580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3862468995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3862468995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003930                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003930                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        36825                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36825                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      9370743                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9370743                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99704.482544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99704.482544                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104887.141752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104887.141752                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      9323338                       # number of overall hits
system.cpu.dcache.overall_hits::total         9323338                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   4726490995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4726490995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005059                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005059                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        47405                       # number of overall misses
system.cpu.dcache.overall_misses::total         47405                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        10580                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10580                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3862468995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3862468995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003930                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003930                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        36825                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36825                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  35800                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          588                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            254.186454                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         18778310                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.960523                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996055                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996055                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             36824                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          18778310                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1019.960523                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9360162                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        32951                       # number of writebacks
system.cpu.dcache.writebacks::total             32951                       # number of writebacks
system.cpu.decode.BlockedCycles               7331294                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               82525916                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2864769                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   6544402                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26031                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               4644815                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     8350948                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          3067                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1520291                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           878                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     5518038                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   5879229                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      15420329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7474                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       43496851                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          136                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           488                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   52062                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.256434                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5964123                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3884086                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.021383                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           21411311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.872536                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.516444                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7743999     36.17%     36.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   508562      2.38%     38.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   950686      4.44%     42.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2185308     10.21%     53.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   750917      3.51%     56.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   724553      3.38%     60.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   269012      1.26%     61.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   516475      2.41%     63.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7761799     36.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21411311                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  61414905                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 34781757                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      5879228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5879228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70054.305081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70054.305081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70410.094906                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70410.094906                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      5874072                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5874072                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    361199997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    361199997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000877                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000877                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         5156                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5156                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          857                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          857                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    302692998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    302692998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4299                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4299                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          675                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      5879228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5879228                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70054.305081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70054.305081                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70410.094906                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70410.094906                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      5874072                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5874072                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    361199997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    361199997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000877                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000877                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         5156                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5156                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          857                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          857                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    302692998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    302692998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000731                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000731                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4299                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4299                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      5879228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5879228                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70054.305081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70054.305081                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70410.094906                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70410.094906                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      5874072                       # number of overall hits
system.cpu.icache.overall_hits::total         5874072                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    361199997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    361199997                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000877                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000877                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         5156                       # number of overall misses
system.cpu.icache.overall_misses::total          5156                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          857                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          857                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    302692998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    302692998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000731                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000731                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4299                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4299                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   4042                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           1367.698930                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         11762754                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.795069                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999199                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999199                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              4298                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          11762754                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.795069                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5878370                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         4042                       # number of writebacks
system.cpu.icache.writebacks::total              4042                       # number of writebacks
system.cpu.idleCycles                          107055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30707                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5395688                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.792446                       # Inst execution rate
system.cpu.iew.exec_refs                      9872074                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1520265                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  175784                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8389512                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                650                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2443                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1548785                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            82198893                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8351809                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             43098                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              81607235                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    707                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 48121                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26031                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 49193                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           374                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           481354                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          273                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           98                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       129850                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        44657                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            273                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22158                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8549                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 108241558                       # num instructions consuming a value
system.cpu.iew.wb_count                      81579998                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.581275                       # average fanout of values written-back
system.cpu.iew.wb_producers                  62918069                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.791180                       # insts written-back per cycle
system.cpu.iew.wb_sent                       81591793                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 67918740                       # number of integer regfile reads
system.cpu.int_regfile_writes                39955764                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.983072                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.983072                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             58174      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              48518803     59.42%     59.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2027      0.00%     59.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                273738      0.34%     59.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4317486      5.29%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 460      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1278      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               954484      1.17%     66.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3032      0.00%     66.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2379769      2.91%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 120      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                573      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         7143387      8.75%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         1901515      2.33%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv          949871      1.16%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        5261312      6.44%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1678855      2.06%     89.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1514339      1.85%     91.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6681916      8.18%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           9194      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               81650333                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                36222674                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            72445084                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     36218591                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           36304769                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      270152                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003309                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  267665     99.08%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     56      0.02%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    11      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     8      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   26      0.01%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1228      0.45%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   885      0.33%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               183      0.07%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               90      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               45639637                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          112543618                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     45361407                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          47037960                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   82197731                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  81650333                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1162                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1143640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6573                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            864                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2284447                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      21411311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.813421                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.993122                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              535953      2.50%      2.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1646854      7.69%     10.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4483603     20.94%     31.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4399267     20.55%     51.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2079334      9.71%     61.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2975223     13.90%     75.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3112305     14.54%     89.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1458985      6.81%     96.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              719787      3.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21411311                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.794449                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     5879310                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           288                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads              9496                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2932                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8389512                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1548785                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                26331197                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    207                       # number of misc regfile writes
system.cpu.numCycles                         21518366                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     21518365000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  258840                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              93994336                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                5273692                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4813821                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1927                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  3376                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             182607602                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               82401597                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            95802852                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   9231500                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 131006                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26031                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               7073226                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1808516                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          61492880                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         69595560                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7893                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                429                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  19693345                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            392                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     98120407                       # The number of ROB reads
system.cpu.rob.rob_writes                   164562650                       # The number of ROB writes
system.cpu.timesIdled                            1878                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    91                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          115                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           115                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78335.715645                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78335.715645                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     74105587                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     74105587                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          946                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            946                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         4299                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4299                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106717.993080                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106717.993080                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86836.513443                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86836.513443                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1987                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1987                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    246732000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    246732000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.537799                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.537799                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         2312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    200245000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    200245000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.536404                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.536404                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2306                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         32745                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32745                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106808.577667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106808.577667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86808.577667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86808.577667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   685                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   3424283000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3424283000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.979081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           32060                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32060                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2783083000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2783083000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.979081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        32060                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32060                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         4080                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4080                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107448.209472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107448.209472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87472.243639                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87472.243639                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    279043000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    279043000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.636520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.636520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         2597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    226903000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    226903000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.635784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.635784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2594                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         4021                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4021                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4021                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4021                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        32951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        32951                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32951                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             4299                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            36825                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41124                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106717.993080                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106856.508065                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106847.845492                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86836.513443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86858.255901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86856.899351                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 1987                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2168                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4155                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    246732000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3703326000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3950058000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.537799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.941127                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.898964                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               2312                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34657                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36969                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    200245000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3009986000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3210231000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.536404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.941045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.898745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          2306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36960                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            4299                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           36825                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41124                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 106717.993080                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106856.508065                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106847.845492                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86836.513443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86858.255901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78335.715645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86644.240674                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                1987                       # number of overall hits
system.l2.overall_hits::.cpu.data                2168                       # number of overall hits
system.l2.overall_hits::total                    4155                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    246732000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3703326000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3950058000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.537799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.941127                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.898964                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              2312                       # number of overall misses
system.l2.overall_misses::.cpu.data             34657                       # number of overall misses
system.l2.overall_misses::total                 36969                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    200245000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3009986000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     74105587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3284336587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.536404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.941045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.921749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         2306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37906                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued             1180                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                1184                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    30                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          34220                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          839                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1615                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1075                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.133756                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   685860                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      26.190800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       118.321119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3856.545039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    54.935489                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.028887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.941539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.013412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990233                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           375                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3721                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.091553                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.908447                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     38316                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    685860                       # Number of tag accesses
system.l2.tags.tagsinuse                  4055.992447                       # Cycle average of tags in use
system.l2.tags.total_refs                       81757                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       178                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               29564                       # number of writebacks
system.l2.writebacks::total                     29564                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     318969.39                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                35841.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     29563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     17091.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       112.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        87.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.30                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      6855539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6855539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           6855539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         103068054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      2795751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112719345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87926383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6855539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        103068054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      2795751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            200645727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87926383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87926383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        13504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    319.450237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   235.475625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.102426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2287     16.94%     16.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3540     26.21%     43.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2872     21.27%     64.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2696     19.96%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          473      3.50%     87.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          296      2.19%     90.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          305      2.26%     92.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          331      2.45%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          704      5.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13504                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2425408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2425536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1890112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1892032                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       147520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        147520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         147520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2217856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        60160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2425536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1892032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1892032                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         2305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35501.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35538.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47790.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       147520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2217728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        60160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 6855539.442703940906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 103062105.322593048215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2795751.443011585623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     81830503                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1231539256                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     44922750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        29563                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  17025723.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      1890112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 87837156.772831022739                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 503331457250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1692                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              109199                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27987                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1692                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            2305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29563                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29563                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    79.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1729                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001056760750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.388889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.417795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.199889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1672     98.82%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           19      1.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   35114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     37899                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37899                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       37899                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 76.45                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    28974                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  189485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   21518313000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1358292509                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    647723759                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.454492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.423777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.038438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              503     29.73%     29.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.24%     29.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1149     67.91%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.71%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.83%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.18%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.12%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.12%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    29563                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29563                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      29563                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.37                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   24943                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1038970350                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 49051800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      6586277040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            525.639051                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     96284250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     670280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1362975000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3260278500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1684797743                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  14443749507                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             66273600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 26067855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1251958080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               139437060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1584541920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        491239980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11310892965                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          19066862757                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               76864500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1160312520                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 47431020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6417205350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            525.276436                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     95086000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     672100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1303512500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3425514500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1949343243                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  14072808757                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             65951520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 25179825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1315313280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               131147520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1588844400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        474203880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11303090085                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          18801811507                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               77297760                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       109569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       109569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 109569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4317504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4317504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4317504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           189951971                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          201219002                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37899                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37899    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37899                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         71671                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               5838                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29563                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4209                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32060                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32060                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5839                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       109449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                122088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       533760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4465600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4999360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21518365000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          154958997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          12899994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         110473998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   1892096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            76735                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007715                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087495                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  76143     99.23%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    592      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              76735                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        39845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          568                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        80970                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            568                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           35609                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              8377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62515                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4042                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7505                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1389                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32745                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32745                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4299                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4080                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
