FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
/* bench 13637.1.0 9af06aa9e526 */
/* bench 13637.1.1 35a8b248e4de */
/* bench 13637.1.2 3fc4f74b1e9b */
/* bench 13637.1.3 eb52c687b267 */
/* bench 13637.1.4 f02174b454fe */
/* bench 13637.1.5 c2d983d4350f */
/* bench 13637.1.6 85a77d094712 */
/* bench 13637.1.7 243add8396e7 */
/* bench 13637.1.8 91758c24564a */
 *	include/asm-mips/dec/ioasic.h
 *
 *	DEC I/O ASIC access operations.
 *
 *	Copyright (C) 2000, 2002, 2003  Maciej W. Rozycki
 */

#ifndef __ASM_DEC_IOASIC_H
#define __ASM_DEC_IOASIC_H

#include <linux/spinlock.h>
#include <linux/types.h>

extern spinlock_t ioasic_ssr_lock;

extern volatile u32 *ioasic_base;

static inline void ioasic_write(unsigned int reg, u32 v)
{
	ioasic_base[reg / 4] = v;
}

static inline u32 ioasic_read(unsigned int reg)
{
	return ioasic_base[reg / 4];
}

extern void init_ioasic_irqs(int base);

/* bench 25385.0.0 9564221dee44 */
/* bench 25385.0.1 b77eee821f10 */
/* bench 25385.0.2 54666958bb2c */
/* bench 25385.0.3 bc8c62a8bfb7 */
/* bench 25385.0.4 2fa546703e7d */
/* bench 25385.0.5 59b9468fae78 */
/* bench 25385.0.6 5073d31e1674 */
/* bench 25385.0.7 30d43e10178e */
/* bench 25385.0.8 8523ee256e75 */
#endif /* __ASM_DEC_IOASIC_H */
