#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559f28e7eb30 .scope module, "top_level_tb" "top_level_tb" 2 9;
 .timescale 0 0;
v0x559f28eaa440_0 .var "clk", 0 0;
v0x559f28eaa4e0_0 .var "rst", 0 0;
S_0x559f28e81370 .scope module, "tl" "top_level" 2 15, 3 10 0, S_0x559f28e7eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
L_0x559f28ebb990 .functor BUFZ 32, v0x559f28ea6d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x559f28ea3270_1 .array/port v0x559f28ea3270, 1;
L_0x559f28ebbbd0 .functor BUFZ 32, v0x559f28ea3270_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x559f28ea70d0_9 .array/port v0x559f28ea70d0, 9;
L_0x559f28ebbc40 .functor BUFZ 32, v0x559f28ea70d0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x559f28ea8c40_0 .var "ALUControl", 3 0;
v0x559f28ea8d30_0 .var "ALUSrc", 0 0;
v0x559f28ea8e00_0 .net "ALUin1", 31 0, L_0x559f28ebb990;  1 drivers
v0x559f28ea8f00_0 .net "ALUin2", 31 0, L_0x559f28ebab70;  1 drivers
v0x559f28ea8ff0_0 .net "ALUout", 31 0, v0x559f28ea2110_0;  1 drivers
v0x559f28ea90e0_0 .net "ALUzero", 0 0, L_0x559f28ebb010;  1 drivers
v0x559f28ea9180_0 .net "DMout", 31 0, L_0x559f28ebb560;  1 drivers
v0x559f28ea9270_0 .net "IMout", 31 0, v0x559f28ea4e30_0;  1 drivers
v0x559f28ea9310_0 .var "MemtoReg", 0 0;
v0x559f28ea93b0_0 .net "PCMUXout", 31 0, L_0x559f28ebb760;  1 drivers
v0x559f28ea9450_0 .var "PCSrc", 0 0;
v0x559f28ea94f0_0 .net "PCbranch", 31 0, L_0x559f28ebba90;  1 drivers
v0x559f28ea95c0_0 .var "PCin", 31 0;
v0x559f28ea9690_0 .net "PCnext", 31 0, L_0x559f28ebb8f0;  1 drivers
v0x559f28ea9730_0 .net "PCout", 31 0, v0x559f28ea5c90_0;  1 drivers
v0x559f28ea9840_0 .net "RFWriteData", 31 0, L_0x559f28ebb150;  1 drivers
v0x559f28ea9950_0 .net "RFWriteReg", 4 0, L_0x559f28eba600;  1 drivers
v0x559f28ea9a60_0 .net "RFout1", 31 0, v0x559f28ea6d40_0;  1 drivers
v0x559f28ea9b20_0 .net "RFout2", 31 0, v0x559f28ea6e00_0;  1 drivers
v0x559f28ea9bc0_0 .var "RegDst", 0 0;
v0x559f28ea9c60_0 .var "RegWrite", 0 0;
L_0x7f9cfb75e018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f9cfb7d1e68 .resolv tri, v0x559f28ea8b00_0, L_0x7f9cfb75e018;
v0x559f28ea9d00_0 .net8 "SLLOut", 31 0, RS_0x7f9cfb7d1e68;  2 drivers
v0x559f28ea9dd0_0 .net "SextOut", 31 0, v0x559f28ea8590_0;  1 drivers
L_0x7f9cfb75e1c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x559f28ea9e70_0 .net/2u *"_s12", 31 0, L_0x7f9cfb75e1c8;  1 drivers
v0x559f28ea9f30_0 .net "clk", 0 0, v0x559f28eaa440_0;  1 drivers
v0x559f28ea9fd0_0 .var "memRead", 0 0;
v0x559f28eaa0a0_0 .var "memWrite", 0 0;
v0x559f28eaa170_0 .net "rst", 0 0, v0x559f28eaa4e0_0;  1 drivers
v0x559f28eaa260_0 .net "testReg1", 31 0, L_0x559f28ebbbd0;  1 drivers
v0x559f28eaa300_0 .net "testReg2", 31 0, L_0x559f28ebbc40;  1 drivers
E_0x559f28e3cb50 .event edge, v0x559f28ea4e30_0;
E_0x559f28e3d060 .event edge, v0x559f28ea5d90_0, v0x559f28ea9690_0;
L_0x559f28eba730 .part v0x559f28ea4e30_0, 16, 5;
L_0x559f28eba870 .part v0x559f28ea4e30_0, 11, 5;
L_0x559f28eba960 .part v0x559f28ea4e30_0, 21, 5;
L_0x559f28ebaa00 .part v0x559f28ea4e30_0, 16, 5;
L_0x559f28ebaad0 .part v0x559f28ea4e30_0, 0, 16;
L_0x559f28ebb8f0 .arith/sum 32, v0x559f28ea5c90_0, L_0x7f9cfb75e1c8;
L_0x559f28ebba90 .arith/sum 32, RS_0x7f9cfb7d1e68, v0x559f28ea95c0_0;
S_0x559f28e80ca0 .scope module, "alu" "alu" 3 131, 4 10 0, S_0x559f28e81370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "inA"
    .port_info 2 /INPUT 32 "inB"
    .port_info 3 /INPUT 4 "funct"
    .port_info 4 /OUTPUT 1 "zero"
    .port_info 5 /OUTPUT 32 "out"
L_0x7f9cfb75e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559f28e6feb0_0 .net/2u *"_s0", 31 0, L_0x7f9cfb75e060;  1 drivers
v0x559f28e70e50_0 .net *"_s2", 0 0, L_0x559f28ebad30;  1 drivers
L_0x7f9cfb75e0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x559f28ea1ae0_0 .net/2s *"_s4", 1 0, L_0x7f9cfb75e0a8;  1 drivers
L_0x7f9cfb75e0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559f28ea1ba0_0 .net/2s *"_s6", 1 0, L_0x7f9cfb75e0f0;  1 drivers
v0x559f28ea1c80_0 .net *"_s8", 1 0, L_0x559f28ebaef0;  1 drivers
v0x559f28ea1db0_0 .net "clk", 0 0, v0x559f28eaa440_0;  alias, 1 drivers
v0x559f28ea1e70_0 .net "funct", 3 0, v0x559f28ea8c40_0;  1 drivers
v0x559f28ea1f50_0 .net "inA", 31 0, L_0x559f28ebb990;  alias, 1 drivers
v0x559f28ea2030_0 .net "inB", 31 0, L_0x559f28ebab70;  alias, 1 drivers
v0x559f28ea2110_0 .var "out", 31 0;
v0x559f28ea21f0_0 .net "zero", 0 0, L_0x559f28ebb010;  alias, 1 drivers
E_0x559f28e07cf0 .event edge, v0x559f28ea1e70_0, v0x559f28ea1f50_0, v0x559f28ea2030_0;
L_0x559f28ebad30 .cmp/eq 32, v0x559f28ea2110_0, L_0x7f9cfb75e060;
L_0x559f28ebaef0 .functor MUXZ 2, L_0x7f9cfb75e0f0, L_0x7f9cfb75e0a8, L_0x559f28ebad30, C4<>;
L_0x559f28ebb010 .part L_0x559f28ebaef0, 0, 1;
S_0x559f28ea2370 .scope module, "alumux" "mux" 3 124, 5 10 0, S_0x559f28e81370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inA"
    .port_info 1 /INPUT 32 "inB"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /INPUT 1 "select"
P_0x559f28ea2510 .param/l "N" 0 5 10, +C4<00000000000000000000000000100000>;
v0x559f28ea25b0_0 .net "inA", 31 0, v0x559f28ea6e00_0;  alias, 1 drivers
v0x559f28ea2690_0 .net "inB", 31 0, v0x559f28ea8590_0;  alias, 1 drivers
v0x559f28ea2770_0 .net "out", 31 0, L_0x559f28ebab70;  alias, 1 drivers
v0x559f28ea2810_0 .net "select", 0 0, v0x559f28ea8d30_0;  1 drivers
L_0x559f28ebab70 .functor MUXZ 32, v0x559f28ea6e00_0, v0x559f28ea8590_0, v0x559f28ea8d30_0, C4<>;
S_0x559f28ea2930 .scope module, "dm" "data_memory" 3 147, 6 10 0, S_0x559f28e81370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "readData"
    .port_info 3 /INPUT 32 "writeData"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /INPUT 1 "memRead"
v0x559f28ea2c00_0 .net *"_s0", 31 0, L_0x559f28ebb240;  1 drivers
v0x559f28ea2d00_0 .net *"_s3", 4 0, L_0x559f28ebb2e0;  1 drivers
v0x559f28ea2de0_0 .net *"_s4", 8 0, L_0x559f28ebb380;  1 drivers
L_0x7f9cfb75e138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x559f28ea2ed0_0 .net *"_s7", 3 0, L_0x7f9cfb75e138;  1 drivers
L_0x7f9cfb75e180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559f28ea2fb0_0 .net/2u *"_s8", 31 0, L_0x7f9cfb75e180;  1 drivers
v0x559f28ea30e0_0 .net "address", 31 0, v0x559f28ea2110_0;  alias, 1 drivers
v0x559f28ea31a0_0 .net "clk", 0 0, v0x559f28eaa440_0;  alias, 1 drivers
v0x559f28ea3270 .array "mem", 0 127, 31 0;
v0x559f28ea4700_0 .net "memRead", 0 0, v0x559f28ea9fd0_0;  1 drivers
v0x559f28ea47c0_0 .net "memWrite", 0 0, v0x559f28eaa0a0_0;  1 drivers
v0x559f28ea4880_0 .net "readData", 31 0, L_0x559f28ebb560;  alias, 1 drivers
v0x559f28ea4960_0 .net "writeData", 31 0, v0x559f28ea6e00_0;  alias, 1 drivers
E_0x559f28ea2ba0 .event posedge, v0x559f28ea1db0_0;
L_0x559f28ebb240 .array/port v0x559f28ea3270, L_0x559f28ebb380;
L_0x559f28ebb2e0 .part v0x559f28ea2110_0, 0, 5;
L_0x559f28ebb380 .concat [ 5 4 0 0], L_0x559f28ebb2e0, L_0x7f9cfb75e138;
L_0x559f28ebb560 .functor MUXZ 32, L_0x7f9cfb75e180, L_0x559f28ebb240, v0x559f28ea9fd0_0, C4<>;
S_0x559f28ea4b30 .scope module, "im" "instruction_memory" 3 88, 7 10 0, S_0x559f28e81370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "readAddress"
    .port_info 2 /OUTPUT 32 "instruction"
v0x559f28ea4d20_0 .net "clk", 0 0, v0x559f28eaa440_0;  alias, 1 drivers
v0x559f28ea4e30_0 .var "instruction", 31 0;
v0x559f28ea4f10 .array "mem", 0 31, 31 0;
v0x559f28ea4fb0_0 .net "readAddress", 31 0, v0x559f28ea5c90_0;  alias, 1 drivers
S_0x559f28ea5110 .scope module, "immux" "mux" 3 94, 5 10 0, S_0x559f28e81370;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "inA"
    .port_info 1 /INPUT 5 "inB"
    .port_info 2 /OUTPUT 5 "out"
    .port_info 3 /INPUT 1 "select"
P_0x559f28ea5330 .param/l "N" 0 5 10, +C4<00000000000000000000000000000101>;
v0x559f28ea5490_0 .net "inA", 4 0, L_0x559f28eba730;  1 drivers
v0x559f28ea5570_0 .net "inB", 4 0, L_0x559f28eba870;  1 drivers
v0x559f28ea5650_0 .net "out", 4 0, L_0x559f28eba600;  alias, 1 drivers
v0x559f28ea5740_0 .net "select", 0 0, v0x559f28ea9bc0_0;  1 drivers
L_0x559f28eba600 .functor MUXZ 5, L_0x559f28eba730, L_0x559f28eba870, v0x559f28ea9bc0_0, C4<>;
S_0x559f28ea58b0 .scope module, "pc" "program_counter" 3 81, 8 10 0, S_0x559f28e81370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /INPUT 32 "in"
v0x559f28ea5af0_0 .net "clk", 0 0, v0x559f28eaa440_0;  alias, 1 drivers
v0x559f28ea5bb0_0 .net "in", 31 0, L_0x559f28ebb760;  alias, 1 drivers
v0x559f28ea5c90_0 .var "out", 31 0;
v0x559f28ea5d90_0 .net "rst", 0 0, v0x559f28eaa4e0_0;  alias, 1 drivers
S_0x559f28ea5ee0 .scope module, "pcmux" "mux" 3 155, 5 10 0, S_0x559f28e81370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inA"
    .port_info 1 /INPUT 32 "inB"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /INPUT 1 "select"
P_0x559f28ea60b0 .param/l "N" 0 5 10, +C4<00000000000000000000000000100000>;
v0x559f28ea61f0_0 .net "inA", 31 0, v0x559f28ea95c0_0;  1 drivers
v0x559f28ea62f0_0 .net "inB", 31 0, L_0x559f28ebba90;  alias, 1 drivers
v0x559f28ea63d0_0 .net "out", 31 0, L_0x559f28ebb760;  alias, 1 drivers
v0x559f28ea64d0_0 .net "select", 0 0, v0x559f28ea9450_0;  1 drivers
L_0x559f28ebb760 .functor MUXZ 32, v0x559f28ea95c0_0, L_0x559f28ebba90, v0x559f28ea9450_0, C4<>;
S_0x559f28ea6620 .scope module, "rf" "register_file" 3 101, 9 10 0, S_0x559f28e81370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "readRegisterOne"
    .port_info 3 /INPUT 5 "readRegisterTwo"
    .port_info 4 /INPUT 5 "writeRegister"
    .port_info 5 /INPUT 32 "writeData"
    .port_info 6 /INPUT 1 "writeEnable"
    .port_info 7 /OUTPUT 32 "readDataOne"
    .port_info 8 /OUTPUT 32 "readDataTwo"
v0x559f28ea6ba0_0 .net "clk", 0 0, v0x559f28eaa440_0;  alias, 1 drivers
v0x559f28ea6c60_0 .var/i "i", 31 0;
v0x559f28ea6d40_0 .var "readDataOne", 31 0;
v0x559f28ea6e00_0 .var "readDataTwo", 31 0;
v0x559f28ea6ec0_0 .net "readRegisterOne", 4 0, L_0x559f28eba960;  1 drivers
v0x559f28ea6ff0_0 .net "readRegisterTwo", 4 0, L_0x559f28ebaa00;  1 drivers
v0x559f28ea70d0 .array "reg_file", 0 31, 31 0;
v0x559f28ea7590_0 .net "rst", 0 0, v0x559f28eaa4e0_0;  alias, 1 drivers
v0x559f28ea7630_0 .net "writeData", 31 0, L_0x559f28ebb150;  alias, 1 drivers
v0x559f28ea7780_0 .net "writeEnable", 0 0, v0x559f28ea9c60_0;  1 drivers
v0x559f28ea7840_0 .net "writeRegister", 4 0, L_0x559f28eba600;  alias, 1 drivers
v0x559f28ea70d0_0 .array/port v0x559f28ea70d0, 0;
v0x559f28ea70d0_1 .array/port v0x559f28ea70d0, 1;
v0x559f28ea70d0_2 .array/port v0x559f28ea70d0, 2;
E_0x559f28e3d1d0/0 .event edge, v0x559f28ea6ff0_0, v0x559f28ea70d0_0, v0x559f28ea70d0_1, v0x559f28ea70d0_2;
v0x559f28ea70d0_3 .array/port v0x559f28ea70d0, 3;
v0x559f28ea70d0_4 .array/port v0x559f28ea70d0, 4;
v0x559f28ea70d0_5 .array/port v0x559f28ea70d0, 5;
v0x559f28ea70d0_6 .array/port v0x559f28ea70d0, 6;
E_0x559f28e3d1d0/1 .event edge, v0x559f28ea70d0_3, v0x559f28ea70d0_4, v0x559f28ea70d0_5, v0x559f28ea70d0_6;
v0x559f28ea70d0_7 .array/port v0x559f28ea70d0, 7;
v0x559f28ea70d0_8 .array/port v0x559f28ea70d0, 8;
v0x559f28ea70d0_10 .array/port v0x559f28ea70d0, 10;
E_0x559f28e3d1d0/2 .event edge, v0x559f28ea70d0_7, v0x559f28ea70d0_8, v0x559f28ea70d0_9, v0x559f28ea70d0_10;
v0x559f28ea70d0_11 .array/port v0x559f28ea70d0, 11;
v0x559f28ea70d0_12 .array/port v0x559f28ea70d0, 12;
v0x559f28ea70d0_13 .array/port v0x559f28ea70d0, 13;
v0x559f28ea70d0_14 .array/port v0x559f28ea70d0, 14;
E_0x559f28e3d1d0/3 .event edge, v0x559f28ea70d0_11, v0x559f28ea70d0_12, v0x559f28ea70d0_13, v0x559f28ea70d0_14;
v0x559f28ea70d0_15 .array/port v0x559f28ea70d0, 15;
v0x559f28ea70d0_16 .array/port v0x559f28ea70d0, 16;
v0x559f28ea70d0_17 .array/port v0x559f28ea70d0, 17;
v0x559f28ea70d0_18 .array/port v0x559f28ea70d0, 18;
E_0x559f28e3d1d0/4 .event edge, v0x559f28ea70d0_15, v0x559f28ea70d0_16, v0x559f28ea70d0_17, v0x559f28ea70d0_18;
v0x559f28ea70d0_19 .array/port v0x559f28ea70d0, 19;
v0x559f28ea70d0_20 .array/port v0x559f28ea70d0, 20;
v0x559f28ea70d0_21 .array/port v0x559f28ea70d0, 21;
v0x559f28ea70d0_22 .array/port v0x559f28ea70d0, 22;
E_0x559f28e3d1d0/5 .event edge, v0x559f28ea70d0_19, v0x559f28ea70d0_20, v0x559f28ea70d0_21, v0x559f28ea70d0_22;
v0x559f28ea70d0_23 .array/port v0x559f28ea70d0, 23;
v0x559f28ea70d0_24 .array/port v0x559f28ea70d0, 24;
v0x559f28ea70d0_25 .array/port v0x559f28ea70d0, 25;
v0x559f28ea70d0_26 .array/port v0x559f28ea70d0, 26;
E_0x559f28e3d1d0/6 .event edge, v0x559f28ea70d0_23, v0x559f28ea70d0_24, v0x559f28ea70d0_25, v0x559f28ea70d0_26;
v0x559f28ea70d0_27 .array/port v0x559f28ea70d0, 27;
v0x559f28ea70d0_28 .array/port v0x559f28ea70d0, 28;
v0x559f28ea70d0_29 .array/port v0x559f28ea70d0, 29;
v0x559f28ea70d0_30 .array/port v0x559f28ea70d0, 30;
E_0x559f28e3d1d0/7 .event edge, v0x559f28ea70d0_27, v0x559f28ea70d0_28, v0x559f28ea70d0_29, v0x559f28ea70d0_30;
v0x559f28ea70d0_31 .array/port v0x559f28ea70d0, 31;
E_0x559f28e3d1d0/8 .event edge, v0x559f28ea70d0_31;
E_0x559f28e3d1d0 .event/or E_0x559f28e3d1d0/0, E_0x559f28e3d1d0/1, E_0x559f28e3d1d0/2, E_0x559f28e3d1d0/3, E_0x559f28e3d1d0/4, E_0x559f28e3d1d0/5, E_0x559f28e3d1d0/6, E_0x559f28e3d1d0/7, E_0x559f28e3d1d0/8;
E_0x559f28ea6a50/0 .event edge, v0x559f28ea6ec0_0, v0x559f28ea70d0_0, v0x559f28ea70d0_1, v0x559f28ea70d0_2;
E_0x559f28ea6a50/1 .event edge, v0x559f28ea70d0_3, v0x559f28ea70d0_4, v0x559f28ea70d0_5, v0x559f28ea70d0_6;
E_0x559f28ea6a50/2 .event edge, v0x559f28ea70d0_7, v0x559f28ea70d0_8, v0x559f28ea70d0_9, v0x559f28ea70d0_10;
E_0x559f28ea6a50/3 .event edge, v0x559f28ea70d0_11, v0x559f28ea70d0_12, v0x559f28ea70d0_13, v0x559f28ea70d0_14;
E_0x559f28ea6a50/4 .event edge, v0x559f28ea70d0_15, v0x559f28ea70d0_16, v0x559f28ea70d0_17, v0x559f28ea70d0_18;
E_0x559f28ea6a50/5 .event edge, v0x559f28ea70d0_19, v0x559f28ea70d0_20, v0x559f28ea70d0_21, v0x559f28ea70d0_22;
E_0x559f28ea6a50/6 .event edge, v0x559f28ea70d0_23, v0x559f28ea70d0_24, v0x559f28ea70d0_25, v0x559f28ea70d0_26;
E_0x559f28ea6a50/7 .event edge, v0x559f28ea70d0_27, v0x559f28ea70d0_28, v0x559f28ea70d0_29, v0x559f28ea70d0_30;
E_0x559f28ea6a50/8 .event edge, v0x559f28ea70d0_31;
E_0x559f28ea6a50 .event/or E_0x559f28ea6a50/0, E_0x559f28ea6a50/1, E_0x559f28ea6a50/2, E_0x559f28ea6a50/3, E_0x559f28ea6a50/4, E_0x559f28ea6a50/5, E_0x559f28ea6a50/6, E_0x559f28ea6a50/7, E_0x559f28ea6a50/8;
S_0x559f28ea7a00 .scope module, "rfmux" "mux" 3 140, 5 10 0, S_0x559f28e81370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inA"
    .port_info 1 /INPUT 32 "inB"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /INPUT 1 "select"
P_0x559f28ea52e0 .param/l "N" 0 5 10, +C4<00000000000000000000000000100000>;
v0x559f28ea7dc0_0 .net "inA", 31 0, v0x559f28ea2110_0;  alias, 1 drivers
v0x559f28ea7ef0_0 .net "inB", 31 0, L_0x559f28ebb560;  alias, 1 drivers
v0x559f28ea7fb0_0 .net "out", 31 0, L_0x559f28ebb150;  alias, 1 drivers
v0x559f28ea80b0_0 .net "select", 0 0, v0x559f28ea9310_0;  1 drivers
L_0x559f28ebb150 .functor MUXZ 32, v0x559f28ea2110_0, L_0x559f28ebb560, v0x559f28ea9310_0, C4<>;
S_0x559f28ea81e0 .scope module, "sext" "sign_extend" 3 113, 10 10 0, S_0x559f28e81370;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x559f28ea8490_0 .net "in", 15 0, L_0x559f28ebaad0;  1 drivers
v0x559f28ea8590_0 .var "out", 31 0;
E_0x559f28ea8410 .event edge, v0x559f28ea8490_0;
S_0x559f28ea8690 .scope module, "sll" "shift_left_2" 3 118, 11 10 0, S_0x559f28e81370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /OUTPUT 32 "out"
v0x559f28ea8930_0 .net "clk", 0 0, v0x559f28eaa440_0;  alias, 1 drivers
v0x559f28ea89f0_0 .net "in", 31 0, v0x559f28ea8590_0;  alias, 1 drivers
v0x559f28ea8b00_0 .var "out", 31 0;
E_0x559f28ea88b0 .event edge, v0x559f28ea2690_0;
    .scope S_0x559f28ea58b0;
T_0 ;
    %wait E_0x559f28ea2ba0;
    %load/vec4 v0x559f28ea5d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559f28ea5c90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x559f28ea5bb0_0;
    %assign/vec4 v0x559f28ea5c90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x559f28ea4b30;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea4f10, 0, 4;
    %pushi/vec4 2905210880, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea4f10, 0, 4;
    %pushi/vec4 2368274432, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea4f10, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x559f28ea4b30;
T_2 ;
    %wait E_0x559f28ea2ba0;
    %load/vec4 v0x559f28ea4fb0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x559f28ea4f10, 4;
    %assign/vec4 v0x559f28ea4e30_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x559f28ea6620;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559f28ea6c60_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x559f28ea6620;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559f28ea6c60_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x559f28ea6c60_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x559f28ea6c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea70d0, 0, 4;
    %load/vec4 v0x559f28ea6c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559f28ea6c60_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x559f28ea6620;
T_5 ;
    %wait E_0x559f28ea2ba0;
    %load/vec4 v0x559f28ea7590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559f28ea6c60_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x559f28ea6c60_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x559f28ea6c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea70d0, 0, 4;
    %load/vec4 v0x559f28ea6c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559f28ea6c60_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea70d0, 0, 4;
    %pushi/vec4 3735936685, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea70d0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x559f28ea7840_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x559f28ea7780_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x559f28ea7630_0;
    %load/vec4 v0x559f28ea7840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea70d0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x559f28ea6620;
T_6 ;
    %wait E_0x559f28ea6a50;
    %load/vec4 v0x559f28ea6ec0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559f28ea6d40_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x559f28ea6ec0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x559f28ea70d0, 4;
    %store/vec4 v0x559f28ea6d40_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x559f28ea6620;
T_7 ;
    %wait E_0x559f28e3d1d0;
    %load/vec4 v0x559f28ea6ff0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559f28ea6e00_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x559f28ea6ff0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x559f28ea70d0, 4;
    %store/vec4 v0x559f28ea6e00_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x559f28ea81e0;
T_8 ;
    %wait E_0x559f28ea8410;
    %load/vec4 v0x559f28ea8490_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x559f28ea8490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559f28ea8590_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x559f28ea8690;
T_9 ;
    %wait E_0x559f28ea88b0;
    %load/vec4 v0x559f28ea89f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x559f28ea8b00_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x559f28e80ca0;
T_10 ;
    %wait E_0x559f28e07cf0;
    %load/vec4 v0x559f28ea1e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0x559f28ea1f50_0;
    %load/vec4 v0x559f28ea2030_0;
    %and;
    %assign/vec4 v0x559f28ea2110_0, 0;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x559f28ea1f50_0;
    %load/vec4 v0x559f28ea2030_0;
    %or;
    %assign/vec4 v0x559f28ea2110_0, 0;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x559f28ea1f50_0;
    %load/vec4 v0x559f28ea2030_0;
    %add;
    %assign/vec4 v0x559f28ea2110_0, 0;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x559f28ea1f50_0;
    %load/vec4 v0x559f28ea2030_0;
    %sub;
    %assign/vec4 v0x559f28ea2110_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x559f28ea1f50_0;
    %load/vec4 v0x559f28ea2030_0;
    %xor;
    %assign/vec4 v0x559f28ea2110_0, 0;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x559f28ea2930;
T_11 ;
    %pushi/vec4 485163226, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea3270, 0, 4;
    %pushi/vec4 3131746989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea3270, 0, 4;
    %pushi/vec4 3135097598, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea3270, 0, 4;
    %pushi/vec4 3405697037, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea3270, 0, 4;
    %pushi/vec4 3735936685, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea3270, 0, 4;
    %pushi/vec4 4207869677, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea3270, 0, 4;
    %pushi/vec4 3221229823, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea3270, 0, 4;
    %pushi/vec4 1355934475, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559f28ea3270, 0, 4;
    %end;
    .thread T_11;
    .scope S_0x559f28ea2930;
T_12 ;
    %wait E_0x559f28ea2ba0;
    %load/vec4 v0x559f28ea47c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x559f28ea4960_0;
    %ix/getv 4, v0x559f28ea30e0_0;
    %store/vec4a v0x559f28ea3270, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x559f28e81370;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559f28ea9bc0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x559f28e81370;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559f28ea9c60_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x559f28e81370;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559f28ea8d30_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x559f28e81370;
T_16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x559f28ea8c40_0, 0, 4;
    %end;
    .thread T_16;
    .scope S_0x559f28e81370;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559f28ea9310_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x559f28e81370;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559f28eaa0a0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x559f28e81370;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559f28ea9fd0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x559f28e81370;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559f28ea9450_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x559f28e81370;
T_21 ;
    %wait E_0x559f28e3d060;
    %load/vec4 v0x559f28eaa170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559f28ea95c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x559f28ea9690_0;
    %assign/vec4 v0x559f28ea95c0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x559f28e81370;
T_22 ;
    %wait E_0x559f28e3cb50;
    %load/vec4 v0x559f28ea9270_0;
    %parti/s 6, 26, 6;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559f28eaa0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559f28ea9fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559f28ea9c60_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x559f28ea9270_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_22.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559f28eaa0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559f28ea9fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559f28ea9c60_0, 0, 1;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559f28eaa0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559f28ea9fd0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x559f28e7eb30;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559f28eaa440_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x559f28e7eb30;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559f28eaa4e0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x559f28e7eb30;
T_25 ;
    %delay 1, 0;
    %load/vec4 v0x559f28eaa440_0;
    %inv;
    %store/vec4 v0x559f28eaa440_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x559f28e7eb30;
T_26 ;
    %vpi_call 2 25 "$dumpfile", "top-level.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x559f28e7eb30 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559f28eaa4e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559f28eaa4e0_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "top-level-tb.v";
    "./top-level.v";
    "alu.v";
    "mux.v";
    "data-memory.v";
    "instruction-memory.v";
    "program-counter.v";
    "register-file.v";
    "sign-extend.v";
    "shift-left-2.v";
