// Seed: 2406966360
module module_0 (
    input wand  id_0,
    input uwire id_1,
    input tri0  id_2,
    input tri0  id_3,
    input wor   id_4,
    input wand  id_5
);
  assign id_7 = id_1;
  wire id_8;
  tri0 id_9 = 1;
  wire id_10;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    output wire  id_5,
    output tri0  id_6
);
  assign id_1 = 1'b0;
  module_0(
      id_3, id_2, id_4, id_2, id_3, id_0
  );
  always_latch id_1 = 1;
  assign id_1 = 1;
endmodule
