#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' 'internal_stage_fixed.sv' 'internal_stage.sv' 'memory.sv' 'sample_feeder.sv' 'sample_pipeline.sv' 'summing_tree.sv' 'utility.sv' 2>&1
