Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sat Mar  1 21:31:38 2025
| Host              : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file wallypipelinedsoc_timing_summary_routed.rpt -pb wallypipelinedsoc_timing_summary_routed.pb -rpx wallypipelinedsoc_timing_summary_routed.rpx -warn_on_violation
| Design            : wallypipelinedsoc
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2291)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7336)
5. checking no_input_delay (1)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2291)
---------------------------
 There are 2291 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7336)
---------------------------------------------------
 There are 7336 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7353          inf        0.000                      0                 7353           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7353 Endpoints
Min Delay          7353 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/ifu/pcreg/q_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[46]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.684ns  (logic 2.798ns (19.055%)  route 11.886ns (80.945%))
  Logic Levels:           20  (CARRY8=3 FDRE=1 LUT4=3 LUT5=5 LUT6=8)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X16Y204        FDRE                         0.000     0.000 r  core/ifu/pcreg/q_reg[13]/C
    Moved         SLICE_X16Y204        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.116     0.116 r  core/ifu/pcreg/q_reg[13]/Q
                                       net (fo=69, routed)          1.850     1.966    core/ifu/pcreg/D[12]
    Placement     SLICE_X20Y216                                                     r  core/ifu/pcreg/q[29]_i_5/I5
    Routing       SLICE_X20Y216        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.084     2.050 r  core/ifu/pcreg/q[29]_i_5/O
                                       net (fo=1, routed)           0.365     2.415    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/Match01__4_1
    Routing       SLICE_X19Y215                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/I3
    Placement     SLICE_X19Y215        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                                    0.137     2.552 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/O
                                       net (fo=4, routed)           0.374     2.926    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q_reg[3]
    Placement     SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/I0
    Routing       SLICE_X18Y214        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                                    0.057     2.983 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/O
                                       net (fo=1, routed)           0.071     3.054    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_5_2
    Routing       SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/I4
    Routing       SLICE_X18Y214        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.224     3.278 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/O
                                       net (fo=1, routed)           0.379     3.657    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q_reg[3]_1
    Routing       SLICE_X13Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/I2
    Routing       SLICE_X13Y214        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                                    0.154     3.811 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/O
                                       net (fo=9, routed)           0.629     4.440    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_12
    Routing       SLICE_X19Y207                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/I2
    Routing       SLICE_X19Y207        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                                    0.224     4.664 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/O
                                       net (fo=8, routed)           1.463     6.127    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/din[2]
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/I2
    Routing       SLICE_X20Y197        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                                    0.058     6.185 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/O
                                       net (fo=1, routed)           0.017     6.202    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem_n_8
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/S[0]
    Routing       SLICE_X20Y197        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                                    0.281     6.483 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/CO[7]
                                       net (fo=1, routed)           0.030     6.513    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry_n_0
    Routing       SLICE_X20Y198                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CI
    Routing       SLICE_X20Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                                    0.065     6.578 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CO[7]
                                       net (fo=1, routed)           0.030     6.608    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0_n_0
    Routing       SLICE_X20Y199                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CI
    Routing       SLICE_X20Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                                    0.059     6.667 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CO[1]
                                       net (fo=4, routed)           0.436     7.102    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_3[0]
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/I0
    Routing       SLICE_X19Y209        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.187     7.289 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/O
                                       net (fo=1, routed)           0.110     7.399    core/ifu/bus.icache.icache/CacheWays[1]/q_reg[5]_0
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/I4
    Routing       SLICE_X19Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                                    0.187     7.586 r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/O
                                       net (fo=5, routed)           0.482     8.068    core/ifu/bus.icache.icache/CacheWays[1]/Hit
    Routing       SLICE_X21Y207                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/I0
    Routing       SLICE_X21Y207        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                                    0.154     8.222 f  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/O
                                       net (fo=5, routed)           0.326     8.548    core/ifu/bus.icache.icache/cachefsm/FSM_sequential_CurrState_reg[0]_4
    Routing       SLICE_X22Y204                                                     f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/I0
    Routing       SLICE_X22Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.151     8.699 f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/O
                                       net (fo=11, routed)          1.002     9.701    core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[2]_2
    Routing       SLICE_X22Y203                                                     f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/I5
    Routing       SLICE_X22Y203        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                                    0.082     9.783 f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/O
                                       net (fo=2, routed)           0.304    10.088    core/ifu/bus.icache.icache/cachefsm/BusStall
    Routing       SLICE_X21Y208                                                     f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/I5
    Routing       SLICE_X21Y208        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                                    0.082    10.170 f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/O
                                       net (fo=1, routed)           0.194    10.364    core/ieu/c/controlregD/IFUStallF
    Routing       SLICE_X22Y208                                                     f  core/ieu/c/controlregD/sramIP_i_12/I1
    Placement     SLICE_X22Y208        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                                    0.188    10.552 r  core/ieu/c/controlregD/sramIP_i_12/O
                                       net (fo=157, routed)         0.695    11.246    core/lsu/bus.dcache.dcache/cachefsm/StallE
    Placement     SLICE_X23Y213                                                     r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/I0
    Placement     SLICE_X23Y213        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                                    0.083    11.329 r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/O
                                       net (fo=612, routed)         3.062    14.392    core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.Dirty_reg_0
    Placement     SLICE_X30Y223                                                     r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[46]_i_1__0/I1
    Routing       SLICE_X30Y223        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                                    0.225    14.617 r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[46]_i_1__0/O
                                       net (fo=1, routed)           0.067    14.684    core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[46]_i_1__0_n_0
    Routing       SLICE_X30Y223        FDRE                                         r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[46]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ifu/pcreg/q_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[41]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.636ns  (logic 2.761ns (18.865%)  route 11.875ns (81.135%))
  Logic Levels:           20  (CARRY8=3 FDRE=1 LUT4=3 LUT5=5 LUT6=8)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X16Y204        FDRE                         0.000     0.000 r  core/ifu/pcreg/q_reg[13]/C
    Moved         SLICE_X16Y204        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.116     0.116 r  core/ifu/pcreg/q_reg[13]/Q
                                       net (fo=69, routed)          1.850     1.966    core/ifu/pcreg/D[12]
    Placement     SLICE_X20Y216                                                     r  core/ifu/pcreg/q[29]_i_5/I5
    Routing       SLICE_X20Y216        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.084     2.050 r  core/ifu/pcreg/q[29]_i_5/O
                                       net (fo=1, routed)           0.365     2.415    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/Match01__4_1
    Routing       SLICE_X19Y215                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/I3
    Placement     SLICE_X19Y215        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                                    0.137     2.552 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/O
                                       net (fo=4, routed)           0.374     2.926    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q_reg[3]
    Placement     SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/I0
    Routing       SLICE_X18Y214        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                                    0.057     2.983 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/O
                                       net (fo=1, routed)           0.071     3.054    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_5_2
    Routing       SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/I4
    Routing       SLICE_X18Y214        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.224     3.278 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/O
                                       net (fo=1, routed)           0.379     3.657    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q_reg[3]_1
    Routing       SLICE_X13Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/I2
    Routing       SLICE_X13Y214        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                                    0.154     3.811 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/O
                                       net (fo=9, routed)           0.629     4.440    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_12
    Routing       SLICE_X19Y207                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/I2
    Routing       SLICE_X19Y207        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                                    0.224     4.664 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/O
                                       net (fo=8, routed)           1.463     6.127    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/din[2]
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/I2
    Routing       SLICE_X20Y197        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                                    0.058     6.185 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/O
                                       net (fo=1, routed)           0.017     6.202    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem_n_8
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/S[0]
    Routing       SLICE_X20Y197        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                                    0.281     6.483 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/CO[7]
                                       net (fo=1, routed)           0.030     6.513    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry_n_0
    Routing       SLICE_X20Y198                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CI
    Routing       SLICE_X20Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                                    0.065     6.578 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CO[7]
                                       net (fo=1, routed)           0.030     6.608    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0_n_0
    Routing       SLICE_X20Y199                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CI
    Routing       SLICE_X20Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                                    0.059     6.667 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CO[1]
                                       net (fo=4, routed)           0.436     7.102    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_3[0]
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/I0
    Routing       SLICE_X19Y209        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.187     7.289 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/O
                                       net (fo=1, routed)           0.110     7.399    core/ifu/bus.icache.icache/CacheWays[1]/q_reg[5]_0
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/I4
    Routing       SLICE_X19Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                                    0.187     7.586 r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/O
                                       net (fo=5, routed)           0.482     8.068    core/ifu/bus.icache.icache/CacheWays[1]/Hit
    Routing       SLICE_X21Y207                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/I0
    Routing       SLICE_X21Y207        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                                    0.154     8.222 f  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/O
                                       net (fo=5, routed)           0.326     8.548    core/ifu/bus.icache.icache/cachefsm/FSM_sequential_CurrState_reg[0]_4
    Routing       SLICE_X22Y204                                                     f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/I0
    Routing       SLICE_X22Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.151     8.699 f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/O
                                       net (fo=11, routed)          1.002     9.701    core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[2]_2
    Routing       SLICE_X22Y203                                                     f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/I5
    Routing       SLICE_X22Y203        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                                    0.082     9.783 f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/O
                                       net (fo=2, routed)           0.304    10.088    core/ifu/bus.icache.icache/cachefsm/BusStall
    Routing       SLICE_X21Y208                                                     f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/I5
    Routing       SLICE_X21Y208        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                                    0.082    10.170 f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/O
                                       net (fo=1, routed)           0.194    10.364    core/ieu/c/controlregD/IFUStallF
    Routing       SLICE_X22Y208                                                     f  core/ieu/c/controlregD/sramIP_i_12/I1
    Placement     SLICE_X22Y208        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                                    0.188    10.552 r  core/ieu/c/controlregD/sramIP_i_12/O
                                       net (fo=157, routed)         0.695    11.246    core/lsu/bus.dcache.dcache/cachefsm/StallE
    Placement     SLICE_X23Y213                                                     r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/I0
    Placement     SLICE_X23Y213        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                                    0.083    11.329 r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/O
                                       net (fo=612, routed)         3.051    14.381    core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.Dirty_reg_0
    Placement     SLICE_X30Y223                                                     r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[41]_i_1__0/I1
    Routing       SLICE_X30Y223        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                                    0.188    14.569 r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[41]_i_1__0/O
                                       net (fo=1, routed)           0.067    14.636    core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[41]_i_1__0_n_0
    Routing       SLICE_X30Y223        FDRE                                         r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[41]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ifu/pcreg/q_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/lsu/bus.dcache.dcache/vict.cacheLRU/LRUMemory_reg[41][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.572ns  (logic 2.631ns (18.056%)  route 11.941ns (81.944%))
  Logic Levels:           20  (CARRY8=3 FDRE=1 LUT4=3 LUT5=4 LUT6=9)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X16Y204        FDRE                         0.000     0.000 r  core/ifu/pcreg/q_reg[13]/C
    Moved         SLICE_X16Y204        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.116     0.116 r  core/ifu/pcreg/q_reg[13]/Q
                                       net (fo=69, routed)          1.850     1.966    core/ifu/pcreg/D[12]
    Placement     SLICE_X20Y216                                                     r  core/ifu/pcreg/q[29]_i_5/I5
    Routing       SLICE_X20Y216        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.084     2.050 r  core/ifu/pcreg/q[29]_i_5/O
                                       net (fo=1, routed)           0.365     2.415    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/Match01__4_1
    Routing       SLICE_X19Y215                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/I3
    Placement     SLICE_X19Y215        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                                    0.137     2.552 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/O
                                       net (fo=4, routed)           0.374     2.926    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q_reg[3]
    Placement     SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/I0
    Routing       SLICE_X18Y214        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                                    0.057     2.983 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/O
                                       net (fo=1, routed)           0.071     3.054    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_5_2
    Routing       SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/I4
    Routing       SLICE_X18Y214        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.224     3.278 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/O
                                       net (fo=1, routed)           0.379     3.657    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q_reg[3]_1
    Routing       SLICE_X13Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/I2
    Routing       SLICE_X13Y214        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                                    0.154     3.811 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/O
                                       net (fo=9, routed)           0.629     4.440    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_12
    Routing       SLICE_X19Y207                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/I2
    Routing       SLICE_X19Y207        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                                    0.224     4.664 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/O
                                       net (fo=8, routed)           1.463     6.127    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/din[2]
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/I2
    Routing       SLICE_X20Y197        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                                    0.058     6.185 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/O
                                       net (fo=1, routed)           0.017     6.202    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem_n_8
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/S[0]
    Routing       SLICE_X20Y197        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                                    0.281     6.483 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/CO[7]
                                       net (fo=1, routed)           0.030     6.513    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry_n_0
    Routing       SLICE_X20Y198                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CI
    Routing       SLICE_X20Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                                    0.065     6.578 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CO[7]
                                       net (fo=1, routed)           0.030     6.608    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0_n_0
    Routing       SLICE_X20Y199                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CI
    Routing       SLICE_X20Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                                    0.059     6.667 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CO[1]
                                       net (fo=4, routed)           0.436     7.102    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_3[0]
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/I0
    Routing       SLICE_X19Y209        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.187     7.289 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/O
                                       net (fo=1, routed)           0.110     7.399    core/ifu/bus.icache.icache/CacheWays[1]/q_reg[5]_0
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/I4
    Routing       SLICE_X19Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                                    0.187     7.586 r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/O
                                       net (fo=5, routed)           0.482     8.068    core/ifu/bus.icache.icache/CacheWays[1]/Hit
    Routing       SLICE_X21Y207                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/I0
    Routing       SLICE_X21Y207        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                                    0.154     8.222 f  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/O
                                       net (fo=5, routed)           0.326     8.548    core/ifu/bus.icache.icache/cachefsm/FSM_sequential_CurrState_reg[0]_4
    Routing       SLICE_X22Y204                                                     f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/I0
    Routing       SLICE_X22Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.151     8.699 f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/O
                                       net (fo=11, routed)          1.002     9.701    core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[2]_2
    Routing       SLICE_X22Y203                                                     f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/I5
    Routing       SLICE_X22Y203        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                                    0.082     9.783 f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/O
                                       net (fo=2, routed)           0.304    10.088    core/ifu/bus.icache.icache/cachefsm/BusStall
    Routing       SLICE_X21Y208                                                     f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/I5
    Routing       SLICE_X21Y208        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                                    0.082    10.170 f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/O
                                       net (fo=1, routed)           0.194    10.364    core/ieu/c/controlregD/IFUStallF
    Routing       SLICE_X22Y208                                                     f  core/ieu/c/controlregD/sramIP_i_12/I1
    Placement     SLICE_X22Y208        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                                    0.188    10.552 r  core/ieu/c/controlregD/sramIP_i_12/O
                                       net (fo=157, routed)         0.695    11.246    core/lsu/bus.dcache.dcache/cachefsm/StallE
    Placement     SLICE_X23Y213                                                     r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/I0
    Placement     SLICE_X23Y213        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                                    0.083    11.329 r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/O
                                       net (fo=612, routed)         1.877    13.206    core/lsu/hptw.hptw/WalkerStateReg/CacheEn
    Placement     SLICE_X22Y230                                                     r  core/lsu/hptw.hptw/WalkerStateReg/LRUMemory[41][2]_i_1__0/I1
    Routing       SLICE_X22Y230        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                                    0.058    13.264 r  core/lsu/hptw.hptw/WalkerStateReg/LRUMemory[41][2]_i_1__0/O
                                       net (fo=3, routed)           1.307    14.572    core/lsu/bus.dcache.dcache/vict.cacheLRU/LRUMemory_reg[41][0]_0
    Routing       SLICE_X21Y229        FDRE                                         r  core/lsu/bus.dcache.dcache/vict.cacheLRU/LRUMemory_reg[41][0]/CE
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ifu/pcreg/q_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/lsu/bus.dcache.dcache/vict.cacheLRU/LRUMemory_reg[41][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.572ns  (logic 2.631ns (18.056%)  route 11.941ns (81.944%))
  Logic Levels:           20  (CARRY8=3 FDRE=1 LUT4=3 LUT5=4 LUT6=9)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X16Y204        FDRE                         0.000     0.000 r  core/ifu/pcreg/q_reg[13]/C
    Moved         SLICE_X16Y204        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.116     0.116 r  core/ifu/pcreg/q_reg[13]/Q
                                       net (fo=69, routed)          1.850     1.966    core/ifu/pcreg/D[12]
    Placement     SLICE_X20Y216                                                     r  core/ifu/pcreg/q[29]_i_5/I5
    Routing       SLICE_X20Y216        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.084     2.050 r  core/ifu/pcreg/q[29]_i_5/O
                                       net (fo=1, routed)           0.365     2.415    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/Match01__4_1
    Routing       SLICE_X19Y215                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/I3
    Placement     SLICE_X19Y215        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                                    0.137     2.552 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/O
                                       net (fo=4, routed)           0.374     2.926    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q_reg[3]
    Placement     SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/I0
    Routing       SLICE_X18Y214        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                                    0.057     2.983 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/O
                                       net (fo=1, routed)           0.071     3.054    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_5_2
    Routing       SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/I4
    Routing       SLICE_X18Y214        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.224     3.278 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/O
                                       net (fo=1, routed)           0.379     3.657    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q_reg[3]_1
    Routing       SLICE_X13Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/I2
    Routing       SLICE_X13Y214        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                                    0.154     3.811 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/O
                                       net (fo=9, routed)           0.629     4.440    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_12
    Routing       SLICE_X19Y207                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/I2
    Routing       SLICE_X19Y207        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                                    0.224     4.664 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/O
                                       net (fo=8, routed)           1.463     6.127    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/din[2]
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/I2
    Routing       SLICE_X20Y197        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                                    0.058     6.185 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/O
                                       net (fo=1, routed)           0.017     6.202    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem_n_8
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/S[0]
    Routing       SLICE_X20Y197        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                                    0.281     6.483 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/CO[7]
                                       net (fo=1, routed)           0.030     6.513    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry_n_0
    Routing       SLICE_X20Y198                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CI
    Routing       SLICE_X20Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                                    0.065     6.578 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CO[7]
                                       net (fo=1, routed)           0.030     6.608    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0_n_0
    Routing       SLICE_X20Y199                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CI
    Routing       SLICE_X20Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                                    0.059     6.667 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CO[1]
                                       net (fo=4, routed)           0.436     7.102    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_3[0]
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/I0
    Routing       SLICE_X19Y209        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.187     7.289 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/O
                                       net (fo=1, routed)           0.110     7.399    core/ifu/bus.icache.icache/CacheWays[1]/q_reg[5]_0
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/I4
    Routing       SLICE_X19Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                                    0.187     7.586 r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/O
                                       net (fo=5, routed)           0.482     8.068    core/ifu/bus.icache.icache/CacheWays[1]/Hit
    Routing       SLICE_X21Y207                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/I0
    Routing       SLICE_X21Y207        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                                    0.154     8.222 f  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/O
                                       net (fo=5, routed)           0.326     8.548    core/ifu/bus.icache.icache/cachefsm/FSM_sequential_CurrState_reg[0]_4
    Routing       SLICE_X22Y204                                                     f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/I0
    Routing       SLICE_X22Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.151     8.699 f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/O
                                       net (fo=11, routed)          1.002     9.701    core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[2]_2
    Routing       SLICE_X22Y203                                                     f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/I5
    Routing       SLICE_X22Y203        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                                    0.082     9.783 f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/O
                                       net (fo=2, routed)           0.304    10.088    core/ifu/bus.icache.icache/cachefsm/BusStall
    Routing       SLICE_X21Y208                                                     f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/I5
    Routing       SLICE_X21Y208        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                                    0.082    10.170 f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/O
                                       net (fo=1, routed)           0.194    10.364    core/ieu/c/controlregD/IFUStallF
    Routing       SLICE_X22Y208                                                     f  core/ieu/c/controlregD/sramIP_i_12/I1
    Placement     SLICE_X22Y208        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                                    0.188    10.552 r  core/ieu/c/controlregD/sramIP_i_12/O
                                       net (fo=157, routed)         0.695    11.246    core/lsu/bus.dcache.dcache/cachefsm/StallE
    Placement     SLICE_X23Y213                                                     r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/I0
    Placement     SLICE_X23Y213        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                                    0.083    11.329 r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/O
                                       net (fo=612, routed)         1.877    13.206    core/lsu/hptw.hptw/WalkerStateReg/CacheEn
    Placement     SLICE_X22Y230                                                     r  core/lsu/hptw.hptw/WalkerStateReg/LRUMemory[41][2]_i_1__0/I1
    Routing       SLICE_X22Y230        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                                    0.058    13.264 r  core/lsu/hptw.hptw/WalkerStateReg/LRUMemory[41][2]_i_1__0/O
                                       net (fo=3, routed)           1.307    14.572    core/lsu/bus.dcache.dcache/vict.cacheLRU/LRUMemory_reg[41][0]_0
    Routing       SLICE_X21Y229        FDRE                                         r  core/lsu/bus.dcache.dcache/vict.cacheLRU/LRUMemory_reg[41][1]/CE
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ifu/pcreg/q_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[42]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.564ns  (logic 2.759ns (18.943%)  route 11.805ns (81.057%))
  Logic Levels:           20  (CARRY8=3 FDRE=1 LUT4=3 LUT5=5 LUT6=8)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X16Y204        FDRE                         0.000     0.000 r  core/ifu/pcreg/q_reg[13]/C
    Moved         SLICE_X16Y204        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.116     0.116 r  core/ifu/pcreg/q_reg[13]/Q
                                       net (fo=69, routed)          1.850     1.966    core/ifu/pcreg/D[12]
    Placement     SLICE_X20Y216                                                     r  core/ifu/pcreg/q[29]_i_5/I5
    Routing       SLICE_X20Y216        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.084     2.050 r  core/ifu/pcreg/q[29]_i_5/O
                                       net (fo=1, routed)           0.365     2.415    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/Match01__4_1
    Routing       SLICE_X19Y215                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/I3
    Placement     SLICE_X19Y215        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                                    0.137     2.552 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/O
                                       net (fo=4, routed)           0.374     2.926    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q_reg[3]
    Placement     SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/I0
    Routing       SLICE_X18Y214        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                                    0.057     2.983 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/O
                                       net (fo=1, routed)           0.071     3.054    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_5_2
    Routing       SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/I4
    Routing       SLICE_X18Y214        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.224     3.278 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/O
                                       net (fo=1, routed)           0.379     3.657    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q_reg[3]_1
    Routing       SLICE_X13Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/I2
    Routing       SLICE_X13Y214        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                                    0.154     3.811 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/O
                                       net (fo=9, routed)           0.629     4.440    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_12
    Routing       SLICE_X19Y207                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/I2
    Routing       SLICE_X19Y207        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                                    0.224     4.664 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/O
                                       net (fo=8, routed)           1.463     6.127    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/din[2]
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/I2
    Routing       SLICE_X20Y197        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                                    0.058     6.185 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/O
                                       net (fo=1, routed)           0.017     6.202    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem_n_8
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/S[0]
    Routing       SLICE_X20Y197        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                                    0.281     6.483 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/CO[7]
                                       net (fo=1, routed)           0.030     6.513    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry_n_0
    Routing       SLICE_X20Y198                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CI
    Routing       SLICE_X20Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                                    0.065     6.578 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CO[7]
                                       net (fo=1, routed)           0.030     6.608    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0_n_0
    Routing       SLICE_X20Y199                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CI
    Routing       SLICE_X20Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                                    0.059     6.667 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CO[1]
                                       net (fo=4, routed)           0.436     7.102    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_3[0]
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/I0
    Routing       SLICE_X19Y209        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.187     7.289 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/O
                                       net (fo=1, routed)           0.110     7.399    core/ifu/bus.icache.icache/CacheWays[1]/q_reg[5]_0
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/I4
    Routing       SLICE_X19Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                                    0.187     7.586 r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/O
                                       net (fo=5, routed)           0.482     8.068    core/ifu/bus.icache.icache/CacheWays[1]/Hit
    Routing       SLICE_X21Y207                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/I0
    Routing       SLICE_X21Y207        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                                    0.154     8.222 f  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/O
                                       net (fo=5, routed)           0.326     8.548    core/ifu/bus.icache.icache/cachefsm/FSM_sequential_CurrState_reg[0]_4
    Routing       SLICE_X22Y204                                                     f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/I0
    Routing       SLICE_X22Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.151     8.699 f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/O
                                       net (fo=11, routed)          1.002     9.701    core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[2]_2
    Routing       SLICE_X22Y203                                                     f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/I5
    Routing       SLICE_X22Y203        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                                    0.082     9.783 f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/O
                                       net (fo=2, routed)           0.304    10.088    core/ifu/bus.icache.icache/cachefsm/BusStall
    Routing       SLICE_X21Y208                                                     f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/I5
    Routing       SLICE_X21Y208        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                                    0.082    10.170 f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/O
                                       net (fo=1, routed)           0.194    10.364    core/ieu/c/controlregD/IFUStallF
    Routing       SLICE_X22Y208                                                     f  core/ieu/c/controlregD/sramIP_i_12/I1
    Placement     SLICE_X22Y208        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                                    0.188    10.552 r  core/ieu/c/controlregD/sramIP_i_12/O
                                       net (fo=157, routed)         0.695    11.246    core/lsu/bus.dcache.dcache/cachefsm/StallE
    Placement     SLICE_X23Y213                                                     r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/I0
    Placement     SLICE_X23Y213        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                                    0.083    11.329 r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/O
                                       net (fo=612, routed)         2.983    14.312    core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.Dirty_reg_0
    Placement     SLICE_X30Y223                                                     r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[42]_i_1__0/I1
    Routing       SLICE_X30Y223        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                                    0.186    14.498 r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[42]_i_1__0/O
                                       net (fo=1, routed)           0.066    14.564    core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[42]_i_1__0_n_0
    Routing       SLICE_X30Y223        FDRE                                         r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[42]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ifu/pcreg/q_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[44]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.556ns  (logic 2.794ns (19.194%)  route 11.762ns (80.806%))
  Logic Levels:           20  (CARRY8=3 FDRE=1 LUT4=3 LUT5=5 LUT6=8)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X16Y204        FDRE                         0.000     0.000 r  core/ifu/pcreg/q_reg[13]/C
    Moved         SLICE_X16Y204        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.116     0.116 r  core/ifu/pcreg/q_reg[13]/Q
                                       net (fo=69, routed)          1.850     1.966    core/ifu/pcreg/D[12]
    Placement     SLICE_X20Y216                                                     r  core/ifu/pcreg/q[29]_i_5/I5
    Routing       SLICE_X20Y216        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.084     2.050 r  core/ifu/pcreg/q[29]_i_5/O
                                       net (fo=1, routed)           0.365     2.415    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/Match01__4_1
    Routing       SLICE_X19Y215                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/I3
    Placement     SLICE_X19Y215        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                                    0.137     2.552 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/O
                                       net (fo=4, routed)           0.374     2.926    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q_reg[3]
    Placement     SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/I0
    Routing       SLICE_X18Y214        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                                    0.057     2.983 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/O
                                       net (fo=1, routed)           0.071     3.054    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_5_2
    Routing       SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/I4
    Routing       SLICE_X18Y214        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.224     3.278 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/O
                                       net (fo=1, routed)           0.379     3.657    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q_reg[3]_1
    Routing       SLICE_X13Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/I2
    Routing       SLICE_X13Y214        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                                    0.154     3.811 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/O
                                       net (fo=9, routed)           0.629     4.440    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_12
    Routing       SLICE_X19Y207                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/I2
    Routing       SLICE_X19Y207        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                                    0.224     4.664 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/O
                                       net (fo=8, routed)           1.463     6.127    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/din[2]
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/I2
    Routing       SLICE_X20Y197        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                                    0.058     6.185 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/O
                                       net (fo=1, routed)           0.017     6.202    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem_n_8
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/S[0]
    Routing       SLICE_X20Y197        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                                    0.281     6.483 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/CO[7]
                                       net (fo=1, routed)           0.030     6.513    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry_n_0
    Routing       SLICE_X20Y198                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CI
    Routing       SLICE_X20Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                                    0.065     6.578 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CO[7]
                                       net (fo=1, routed)           0.030     6.608    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0_n_0
    Routing       SLICE_X20Y199                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CI
    Routing       SLICE_X20Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                                    0.059     6.667 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CO[1]
                                       net (fo=4, routed)           0.436     7.102    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_3[0]
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/I0
    Routing       SLICE_X19Y209        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.187     7.289 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/O
                                       net (fo=1, routed)           0.110     7.399    core/ifu/bus.icache.icache/CacheWays[1]/q_reg[5]_0
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/I4
    Routing       SLICE_X19Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                                    0.187     7.586 r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/O
                                       net (fo=5, routed)           0.482     8.068    core/ifu/bus.icache.icache/CacheWays[1]/Hit
    Routing       SLICE_X21Y207                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/I0
    Routing       SLICE_X21Y207        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                                    0.154     8.222 f  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/O
                                       net (fo=5, routed)           0.326     8.548    core/ifu/bus.icache.icache/cachefsm/FSM_sequential_CurrState_reg[0]_4
    Routing       SLICE_X22Y204                                                     f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/I0
    Routing       SLICE_X22Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.151     8.699 f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/O
                                       net (fo=11, routed)          1.002     9.701    core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[2]_2
    Routing       SLICE_X22Y203                                                     f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/I5
    Routing       SLICE_X22Y203        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                                    0.082     9.783 f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/O
                                       net (fo=2, routed)           0.304    10.088    core/ifu/bus.icache.icache/cachefsm/BusStall
    Routing       SLICE_X21Y208                                                     f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/I5
    Routing       SLICE_X21Y208        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                                    0.082    10.170 f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/O
                                       net (fo=1, routed)           0.194    10.364    core/ieu/c/controlregD/IFUStallF
    Routing       SLICE_X22Y208                                                     f  core/ieu/c/controlregD/sramIP_i_12/I1
    Placement     SLICE_X22Y208        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                                    0.188    10.552 r  core/ieu/c/controlregD/sramIP_i_12/O
                                       net (fo=157, routed)         0.695    11.246    core/lsu/bus.dcache.dcache/cachefsm/StallE
    Placement     SLICE_X23Y213                                                     r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/I0
    Placement     SLICE_X23Y213        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                                    0.083    11.329 r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/O
                                       net (fo=612, routed)         2.939    14.268    core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.Dirty_reg_0
    Placement     SLICE_X30Y224                                                     r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[44]_i_1__0/I1
    Routing       SLICE_X30Y224        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                                    0.221    14.489 r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[44]_i_1__0/O
                                       net (fo=1, routed)           0.067    14.556    core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[44]_i_1__0_n_0
    Routing       SLICE_X30Y224        FDRE                                         r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[44]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ifu/pcreg/q_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.DirtyBits_reg[32]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.556ns  (logic 2.794ns (19.194%)  route 11.762ns (80.806%))
  Logic Levels:           20  (CARRY8=3 FDRE=1 LUT4=3 LUT5=5 LUT6=8)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X16Y204        FDRE                         0.000     0.000 r  core/ifu/pcreg/q_reg[13]/C
    Moved         SLICE_X16Y204        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.116     0.116 r  core/ifu/pcreg/q_reg[13]/Q
                                       net (fo=69, routed)          1.850     1.966    core/ifu/pcreg/D[12]
    Placement     SLICE_X20Y216                                                     r  core/ifu/pcreg/q[29]_i_5/I5
    Routing       SLICE_X20Y216        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.084     2.050 r  core/ifu/pcreg/q[29]_i_5/O
                                       net (fo=1, routed)           0.365     2.415    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/Match01__4_1
    Routing       SLICE_X19Y215                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/I3
    Placement     SLICE_X19Y215        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                                    0.137     2.552 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/O
                                       net (fo=4, routed)           0.374     2.926    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q_reg[3]
    Placement     SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/I0
    Routing       SLICE_X18Y214        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                                    0.057     2.983 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/O
                                       net (fo=1, routed)           0.071     3.054    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_5_2
    Routing       SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/I4
    Routing       SLICE_X18Y214        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.224     3.278 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/O
                                       net (fo=1, routed)           0.379     3.657    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q_reg[3]_1
    Routing       SLICE_X13Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/I2
    Routing       SLICE_X13Y214        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                                    0.154     3.811 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/O
                                       net (fo=9, routed)           0.629     4.440    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_12
    Routing       SLICE_X19Y207                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/I2
    Routing       SLICE_X19Y207        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                                    0.224     4.664 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/O
                                       net (fo=8, routed)           1.463     6.127    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/din[2]
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/I2
    Routing       SLICE_X20Y197        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                                    0.058     6.185 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/O
                                       net (fo=1, routed)           0.017     6.202    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem_n_8
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/S[0]
    Routing       SLICE_X20Y197        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                                    0.281     6.483 f  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/CO[7]
                                       net (fo=1, routed)           0.030     6.513    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry_n_0
    Routing       SLICE_X20Y198                                                     f  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CI
    Routing       SLICE_X20Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                                    0.065     6.578 f  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CO[7]
                                       net (fo=1, routed)           0.030     6.608    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0_n_0
    Routing       SLICE_X20Y199                                                     f  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CI
    Routing       SLICE_X20Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                                    0.059     6.667 f  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CO[1]
                                       net (fo=4, routed)           0.436     7.102    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_3[0]
    Routing       SLICE_X19Y209                                                     f  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/I0
    Routing       SLICE_X19Y209        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.187     7.289 f  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/O
                                       net (fo=1, routed)           0.110     7.399    core/ifu/bus.icache.icache/CacheWays[1]/q_reg[5]_0
    Routing       SLICE_X19Y209                                                     f  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/I4
    Routing       SLICE_X19Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                                    0.187     7.586 f  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/O
                                       net (fo=5, routed)           0.482     8.068    core/ifu/bus.icache.icache/CacheWays[1]/Hit
    Routing       SLICE_X21Y207                                                     f  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/I0
    Routing       SLICE_X21Y207        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                                    0.154     8.222 r  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/O
                                       net (fo=5, routed)           0.326     8.548    core/ifu/bus.icache.icache/cachefsm/FSM_sequential_CurrState_reg[0]_4
    Routing       SLICE_X22Y204                                                     r  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/I0
    Routing       SLICE_X22Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.151     8.699 r  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/O
                                       net (fo=11, routed)          1.002     9.701    core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[2]_2
    Routing       SLICE_X22Y203                                                     r  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/I5
    Routing       SLICE_X22Y203        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                                    0.082     9.783 r  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/O
                                       net (fo=2, routed)           0.304    10.088    core/ifu/bus.icache.icache/cachefsm/BusStall
    Routing       SLICE_X21Y208                                                     r  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/I5
    Routing       SLICE_X21Y208        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                                    0.082    10.170 r  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/O
                                       net (fo=1, routed)           0.194    10.364    core/ieu/c/controlregD/IFUStallF
    Routing       SLICE_X22Y208                                                     r  core/ieu/c/controlregD/sramIP_i_12/I1
    Placement     SLICE_X22Y208        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                                    0.188    10.552 f  core/ieu/c/controlregD/sramIP_i_12/O
                                       net (fo=157, routed)         0.695    11.246    core/lsu/bus.dcache.dcache/cachefsm/StallE
    Placement     SLICE_X23Y213                                                     f  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/I0
    Placement     SLICE_X23Y213        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                                    0.083    11.329 f  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/O
                                       net (fo=612, routed)         2.939    14.268    core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.Dirty_reg_0
    Placement     SLICE_X30Y226                                                     f  core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.DirtyBits[32]_i_1/I2
    Routing       SLICE_X30Y226        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                                    0.221    14.489 r  core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.DirtyBits[32]_i_1/O
                                       net (fo=1, routed)           0.067    14.556    core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.DirtyBits[32]_i_1_n_0
    Routing       SLICE_X30Y226        FDRE                                         r  core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.DirtyBits_reg[32]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ifu/pcreg/q_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/lsu/bus.dcache.dcache/vict.cacheLRU/LRUMemory_reg[41][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.502ns  (logic 2.631ns (18.143%)  route 11.871ns (81.857%))
  Logic Levels:           20  (CARRY8=3 FDRE=1 LUT4=3 LUT5=4 LUT6=9)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X16Y204        FDRE                         0.000     0.000 r  core/ifu/pcreg/q_reg[13]/C
    Moved         SLICE_X16Y204        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.116     0.116 r  core/ifu/pcreg/q_reg[13]/Q
                                       net (fo=69, routed)          1.850     1.966    core/ifu/pcreg/D[12]
    Placement     SLICE_X20Y216                                                     r  core/ifu/pcreg/q[29]_i_5/I5
    Routing       SLICE_X20Y216        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.084     2.050 r  core/ifu/pcreg/q[29]_i_5/O
                                       net (fo=1, routed)           0.365     2.415    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/Match01__4_1
    Routing       SLICE_X19Y215                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/I3
    Placement     SLICE_X19Y215        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                                    0.137     2.552 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/O
                                       net (fo=4, routed)           0.374     2.926    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q_reg[3]
    Placement     SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/I0
    Routing       SLICE_X18Y214        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                                    0.057     2.983 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/O
                                       net (fo=1, routed)           0.071     3.054    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_5_2
    Routing       SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/I4
    Routing       SLICE_X18Y214        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.224     3.278 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/O
                                       net (fo=1, routed)           0.379     3.657    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q_reg[3]_1
    Routing       SLICE_X13Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/I2
    Routing       SLICE_X13Y214        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                                    0.154     3.811 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/O
                                       net (fo=9, routed)           0.629     4.440    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_12
    Routing       SLICE_X19Y207                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/I2
    Routing       SLICE_X19Y207        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                                    0.224     4.664 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/O
                                       net (fo=8, routed)           1.463     6.127    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/din[2]
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/I2
    Routing       SLICE_X20Y197        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                                    0.058     6.185 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/O
                                       net (fo=1, routed)           0.017     6.202    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem_n_8
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/S[0]
    Routing       SLICE_X20Y197        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                                    0.281     6.483 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/CO[7]
                                       net (fo=1, routed)           0.030     6.513    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry_n_0
    Routing       SLICE_X20Y198                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CI
    Routing       SLICE_X20Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                                    0.065     6.578 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CO[7]
                                       net (fo=1, routed)           0.030     6.608    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0_n_0
    Routing       SLICE_X20Y199                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CI
    Routing       SLICE_X20Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                                    0.059     6.667 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CO[1]
                                       net (fo=4, routed)           0.436     7.102    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_3[0]
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/I0
    Routing       SLICE_X19Y209        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.187     7.289 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/O
                                       net (fo=1, routed)           0.110     7.399    core/ifu/bus.icache.icache/CacheWays[1]/q_reg[5]_0
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/I4
    Routing       SLICE_X19Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                                    0.187     7.586 r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/O
                                       net (fo=5, routed)           0.482     8.068    core/ifu/bus.icache.icache/CacheWays[1]/Hit
    Routing       SLICE_X21Y207                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/I0
    Routing       SLICE_X21Y207        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                                    0.154     8.222 f  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/O
                                       net (fo=5, routed)           0.326     8.548    core/ifu/bus.icache.icache/cachefsm/FSM_sequential_CurrState_reg[0]_4
    Routing       SLICE_X22Y204                                                     f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/I0
    Routing       SLICE_X22Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.151     8.699 f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/O
                                       net (fo=11, routed)          1.002     9.701    core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[2]_2
    Routing       SLICE_X22Y203                                                     f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/I5
    Routing       SLICE_X22Y203        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                                    0.082     9.783 f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/O
                                       net (fo=2, routed)           0.304    10.088    core/ifu/bus.icache.icache/cachefsm/BusStall
    Routing       SLICE_X21Y208                                                     f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/I5
    Routing       SLICE_X21Y208        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                                    0.082    10.170 f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/O
                                       net (fo=1, routed)           0.194    10.364    core/ieu/c/controlregD/IFUStallF
    Routing       SLICE_X22Y208                                                     f  core/ieu/c/controlregD/sramIP_i_12/I1
    Placement     SLICE_X22Y208        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                                    0.188    10.552 r  core/ieu/c/controlregD/sramIP_i_12/O
                                       net (fo=157, routed)         0.695    11.246    core/lsu/bus.dcache.dcache/cachefsm/StallE
    Placement     SLICE_X23Y213                                                     r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/I0
    Placement     SLICE_X23Y213        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                                    0.083    11.329 r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/O
                                       net (fo=612, routed)         1.877    13.206    core/lsu/hptw.hptw/WalkerStateReg/CacheEn
    Placement     SLICE_X22Y230                                                     r  core/lsu/hptw.hptw/WalkerStateReg/LRUMemory[41][2]_i_1__0/I1
    Routing       SLICE_X22Y230        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                                    0.058    13.264 r  core/lsu/hptw.hptw/WalkerStateReg/LRUMemory[41][2]_i_1__0/O
                                       net (fo=3, routed)           1.237    14.502    core/lsu/bus.dcache.dcache/vict.cacheLRU/LRUMemory_reg[41][0]_0
    Routing       SLICE_X22Y230        FDRE                                         r  core/lsu/bus.dcache.dcache/vict.cacheLRU/LRUMemory_reg[41][2]/CE
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ifu/pcreg/q_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.DirtyBits_reg[43]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.457ns  (logic 2.710ns (18.746%)  route 11.747ns (81.254%))
  Logic Levels:           20  (CARRY8=3 FDRE=1 LUT4=3 LUT5=5 LUT6=8)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X16Y204        FDRE                         0.000     0.000 r  core/ifu/pcreg/q_reg[13]/C
    Moved         SLICE_X16Y204        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.116     0.116 r  core/ifu/pcreg/q_reg[13]/Q
                                       net (fo=69, routed)          1.850     1.966    core/ifu/pcreg/D[12]
    Placement     SLICE_X20Y216                                                     r  core/ifu/pcreg/q[29]_i_5/I5
    Routing       SLICE_X20Y216        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.084     2.050 r  core/ifu/pcreg/q[29]_i_5/O
                                       net (fo=1, routed)           0.365     2.415    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/Match01__4_1
    Routing       SLICE_X19Y215                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/I3
    Placement     SLICE_X19Y215        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                                    0.137     2.552 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/O
                                       net (fo=4, routed)           0.374     2.926    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q_reg[3]
    Placement     SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/I0
    Routing       SLICE_X18Y214        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                                    0.057     2.983 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/O
                                       net (fo=1, routed)           0.071     3.054    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_5_2
    Routing       SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/I4
    Routing       SLICE_X18Y214        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.224     3.278 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/O
                                       net (fo=1, routed)           0.379     3.657    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q_reg[3]_1
    Routing       SLICE_X13Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/I2
    Routing       SLICE_X13Y214        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                                    0.154     3.811 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/O
                                       net (fo=9, routed)           0.629     4.440    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_12
    Routing       SLICE_X19Y207                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/I2
    Routing       SLICE_X19Y207        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                                    0.224     4.664 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/O
                                       net (fo=8, routed)           1.463     6.127    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/din[2]
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/I2
    Routing       SLICE_X20Y197        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                                    0.058     6.185 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/O
                                       net (fo=1, routed)           0.017     6.202    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem_n_8
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/S[0]
    Routing       SLICE_X20Y197        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                                    0.281     6.483 f  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/CO[7]
                                       net (fo=1, routed)           0.030     6.513    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry_n_0
    Routing       SLICE_X20Y198                                                     f  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CI
    Routing       SLICE_X20Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                                    0.065     6.578 f  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CO[7]
                                       net (fo=1, routed)           0.030     6.608    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0_n_0
    Routing       SLICE_X20Y199                                                     f  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CI
    Routing       SLICE_X20Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                                    0.059     6.667 f  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CO[1]
                                       net (fo=4, routed)           0.436     7.102    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_3[0]
    Routing       SLICE_X19Y209                                                     f  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/I0
    Routing       SLICE_X19Y209        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.187     7.289 f  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/O
                                       net (fo=1, routed)           0.110     7.399    core/ifu/bus.icache.icache/CacheWays[1]/q_reg[5]_0
    Routing       SLICE_X19Y209                                                     f  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/I4
    Routing       SLICE_X19Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                                    0.187     7.586 f  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/O
                                       net (fo=5, routed)           0.482     8.068    core/ifu/bus.icache.icache/CacheWays[1]/Hit
    Routing       SLICE_X21Y207                                                     f  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/I0
    Routing       SLICE_X21Y207        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                                    0.154     8.222 r  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/O
                                       net (fo=5, routed)           0.326     8.548    core/ifu/bus.icache.icache/cachefsm/FSM_sequential_CurrState_reg[0]_4
    Routing       SLICE_X22Y204                                                     r  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/I0
    Routing       SLICE_X22Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.151     8.699 r  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/O
                                       net (fo=11, routed)          1.002     9.701    core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[2]_2
    Routing       SLICE_X22Y203                                                     r  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/I5
    Routing       SLICE_X22Y203        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                                    0.082     9.783 r  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/O
                                       net (fo=2, routed)           0.304    10.088    core/ifu/bus.icache.icache/cachefsm/BusStall
    Routing       SLICE_X21Y208                                                     r  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/I5
    Routing       SLICE_X21Y208        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                                    0.082    10.170 r  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/O
                                       net (fo=1, routed)           0.194    10.364    core/ieu/c/controlregD/IFUStallF
    Routing       SLICE_X22Y208                                                     r  core/ieu/c/controlregD/sramIP_i_12/I1
    Placement     SLICE_X22Y208        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                                    0.188    10.552 f  core/ieu/c/controlregD/sramIP_i_12/O
                                       net (fo=157, routed)         0.695    11.246    core/lsu/bus.dcache.dcache/cachefsm/StallE
    Placement     SLICE_X23Y213                                                     f  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/I0
    Placement     SLICE_X23Y213        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                                    0.083    11.329 f  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/O
                                       net (fo=612, routed)         2.923    14.253    core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.Dirty_reg_0
    Placement     SLICE_X30Y226                                                     f  core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.DirtyBits[43]_i_1/I2
    Routing       SLICE_X30Y226        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                                    0.137    14.390 r  core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.DirtyBits[43]_i_1/O
                                       net (fo=1, routed)           0.067    14.457    core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.DirtyBits[43]_i_1_n_0
    Routing       SLICE_X30Y226        FDRE                                         r  core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.DirtyBits_reg[43]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ifu/pcreg/q_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[45]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.403ns  (logic 2.654ns (18.426%)  route 11.749ns (81.574%))
  Logic Levels:           20  (CARRY8=3 FDRE=1 LUT4=3 LUT5=5 LUT6=8)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X16Y204        FDRE                         0.000     0.000 r  core/ifu/pcreg/q_reg[13]/C
    Moved         SLICE_X16Y204        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.116     0.116 r  core/ifu/pcreg/q_reg[13]/Q
                                       net (fo=69, routed)          1.850     1.966    core/ifu/pcreg/D[12]
    Placement     SLICE_X20Y216                                                     r  core/ifu/pcreg/q[29]_i_5/I5
    Routing       SLICE_X20Y216        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.084     2.050 r  core/ifu/pcreg/q[29]_i_5/O
                                       net (fo=1, routed)           0.365     2.415    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/Match01__4_1
    Routing       SLICE_X19Y215                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/I3
    Placement     SLICE_X19Y215        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                                    0.137     2.552 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[29]_i_4/O
                                       net (fo=4, routed)           0.374     2.926    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q_reg[3]
    Placement     SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/I0
    Routing       SLICE_X18Y214        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                                    0.057     2.983 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[29]/pagetypeflop/q[31]_i_18/O
                                       net (fo=1, routed)           0.071     3.054    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_5_2
    Routing       SLICE_X18Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/I4
    Routing       SLICE_X18Y214        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.224     3.278 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[26]/pagetypeflop/q[31]_i_11/O
                                       net (fo=1, routed)           0.379     3.657    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q_reg[3]_1
    Routing       SLICE_X13Y214                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/I2
    Routing       SLICE_X13Y214        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                                    0.154     3.811 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_5/O
                                       net (fo=9, routed)           0.629     4.440    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/q[31]_i_12
    Routing       SLICE_X19Y207                                                     r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/I2
    Routing       SLICE_X19Y207        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                                    0.224     4.664 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[10]/pagetypeflop/ram.RAM_reg_0_63_0_6_i_3/O
                                       net (fo=8, routed)           1.463     6.127    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/din[2]
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/I2
    Routing       SLICE_X20Y197        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                                    0.058     6.185 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/HitWay1_carry_i_8__0/O
                                       net (fo=1, routed)           0.017     6.202    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem_n_8
    Routing       SLICE_X20Y197                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/S[0]
    Routing       SLICE_X20Y197        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                                    0.281     6.483 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry/CO[7]
                                       net (fo=1, routed)           0.030     6.513    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry_n_0
    Routing       SLICE_X20Y198                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CI
    Routing       SLICE_X20Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                                    0.065     6.578 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0/CO[7]
                                       net (fo=1, routed)           0.030     6.608    core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__0_n_0
    Routing       SLICE_X20Y199                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CI
    Routing       SLICE_X20Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                                    0.059     6.667 r  core/ifu/bus.icache.icache/CacheWays[2]/HitWay1_carry__1/CO[1]
                                       net (fo=4, routed)           0.436     7.102    core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_3[0]
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/I0
    Routing       SLICE_X19Y209        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.187     7.289 r  core/ifu/bus.icache.icache/CacheWays[2]/CacheTagMem/ValidWay_i_9/O
                                       net (fo=1, routed)           0.110     7.399    core/ifu/bus.icache.icache/CacheWays[1]/q_reg[5]_0
    Routing       SLICE_X19Y209                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/I4
    Routing       SLICE_X19Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                                    0.187     7.586 r  core/ifu/bus.icache.icache/CacheWays[1]/ValidWay_i_3/O
                                       net (fo=5, routed)           0.482     8.068    core/ifu/bus.icache.icache/CacheWays[1]/Hit
    Routing       SLICE_X21Y207                                                     r  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/I0
    Routing       SLICE_X21Y207        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                                    0.154     8.222 f  core/ifu/bus.icache.icache/CacheWays[1]/FSM_sequential_CurrState[2]_i_9/O
                                       net (fo=5, routed)           0.326     8.548    core/ifu/bus.icache.icache/cachefsm/FSM_sequential_CurrState_reg[0]_4
    Routing       SLICE_X22Y204                                                     f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/I0
    Routing       SLICE_X22Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.151     8.699 f  core/ifu/bus.icache.icache/cachefsm/q[68]_i_4/O
                                       net (fo=11, routed)          1.002     9.701    core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/q_reg[2]_2
    Routing       SLICE_X22Y203                                                     f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/I5
    Routing       SLICE_X22Y203        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                                    0.082     9.783 f  core/ifu/bus.icache.ahbcacheinterface/AHBBuscachefsm/BeatCountDelayedReg/sramIP_i_22/O
                                       net (fo=2, routed)           0.304    10.088    core/ifu/bus.icache.icache/cachefsm/BusStall
    Routing       SLICE_X21Y208                                                     f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/I5
    Routing       SLICE_X21Y208        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                                    0.082    10.170 f  core/ifu/bus.icache.icache/cachefsm/sramIP_i_17/O
                                       net (fo=1, routed)           0.194    10.364    core/ieu/c/controlregD/IFUStallF
    Routing       SLICE_X22Y208                                                     f  core/ieu/c/controlregD/sramIP_i_12/I1
    Placement     SLICE_X22Y208        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                                    0.188    10.552 r  core/ieu/c/controlregD/sramIP_i_12/O
                                       net (fo=157, routed)         0.695    11.246    core/lsu/bus.dcache.dcache/cachefsm/StallE
    Placement     SLICE_X23Y213                                                     r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/I0
    Placement     SLICE_X23Y213        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                                    0.083    11.329 r  core/lsu/bus.dcache.dcache/cachefsm/ValidWay_i_1__3/O
                                       net (fo=612, routed)         2.924    14.253    core/lsu/bus.dcache.dcache/CacheWays[1]/dirty.Dirty_reg_0
    Placement     SLICE_X30Y224                                                     r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[45]_i_1__0/I1
    Routing       SLICE_X30Y224        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                                    0.081    14.334 r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[45]_i_1__0/O
                                       net (fo=1, routed)           0.069    14.403    core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[45]_i_1__0_n_0
    Routing       SLICE_X30Y224        FDRE                                         r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[45]/D
  ---------------------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/lsu/bus.dcache.dcache/flushlogic.FlushWayReg/q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/lsu/bus.dcache.dcache/flushlogic.FlushWayReg/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.141ns  (logic 0.107ns (75.887%)  route 0.034ns (24.113%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X24Y213        FDRE                         0.000     0.000 r  core/lsu/bus.dcache.dcache/flushlogic.FlushWayReg/q_reg[2]/C
    Routing       SLICE_X24Y213        FDRE (Prop_BFF_SLICEM_C_Q)
                                                                    0.082     0.082 r  core/lsu/bus.dcache.dcache/flushlogic.FlushWayReg/q_reg[2]/Q
                                       net (fo=1, routed)           0.025     0.107    core/lsu/bus.dcache.dcache/cachefsm/q_reg[0]_2[2]
    Routing       SLICE_X24Y213                                                     r  core/lsu/bus.dcache.dcache/cachefsm/q[3]_i_2__5/I2
    Routing       SLICE_X24Y213        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                                    0.025     0.132 r  core/lsu/bus.dcache.dcache/cachefsm/q[3]_i_2__5/O
                                       net (fo=1, routed)           0.009     0.141    core/lsu/bus.dcache.dcache/flushlogic.FlushWayReg/D[3]
    Routing       SLICE_X24Y213        FDRE                                         r  core/lsu/bus.dcache.dcache/flushlogic.FlushWayReg/q_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/priv.priv/ppr/faultregD/q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/priv.priv/ppr/faultregE/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.147ns  (logic 0.084ns (57.143%)  route 0.063ns (42.857%))
  Logic Levels:           1  (FDRE=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X19Y207        FDRE                         0.000     0.000 r  core/priv.priv/ppr/faultregD/q_reg[3]/C
    Routing       SLICE_X19Y207        FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.084     0.084 r  core/priv.priv/ppr/faultregD/q_reg[3]/Q
                                       net (fo=1, routed)           0.063     0.147    core/priv.priv/ppr/faultregE/D[2]
    Routing       SLICE_X19Y207        FDRE                                         r  core/priv.priv/ppr/faultregE/q_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ifu/bus.icache.icache/CacheWays[0]/ValidBits_reg[50]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/ifu/bus.icache.icache/CacheWays[0]/ValidBits_reg[50]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.148ns  (logic 0.105ns (70.950%)  route 0.043ns (29.050%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X15Y217        FDRE                         0.000     0.000 r  core/ifu/bus.icache.icache/CacheWays[0]/ValidBits_reg[50]/C
    Routing       SLICE_X15Y217        FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.084     0.084 r  core/ifu/bus.icache.icache/CacheWays[0]/ValidBits_reg[50]/Q
                                       net (fo=2, routed)           0.025     0.109    core/ifu/bus.icache.icache/CacheWays[0]/ValidBits_reg_n_0_[50]
    Routing       SLICE_X15Y217                                                     r  core/ifu/bus.icache.icache/CacheWays[0]/ValidBits[50]_i_1/I4
    Routing       SLICE_X15Y217        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                                    0.021     0.130 r  core/ifu/bus.icache.icache/CacheWays[0]/ValidBits[50]_i_1/O
                                       net (fo=1, routed)           0.018     0.148    core/ifu/bus.icache.icache/CacheWays[0]/ValidBits[50]_i_1_n_0
    Routing       SLICE_X15Y217        FDRE                                         r  core/ifu/bus.icache.icache/CacheWays[0]/ValidBits_reg[50]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ifu/bus.icache.icache/CacheWays[2]/ValidBits_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/ifu/bus.icache.icache/CacheWays[2]/ValidBits_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.148ns  (logic 0.105ns (70.950%)  route 0.043ns (29.050%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y224        FDRE                         0.000     0.000 r  core/ifu/bus.icache.icache/CacheWays[2]/ValidBits_reg[28]/C
    Routing       SLICE_X14Y224        FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.084     0.084 r  core/ifu/bus.icache.icache/CacheWays[2]/ValidBits_reg[28]/Q
                                       net (fo=2, routed)           0.025     0.109    core/ifu/bus.icache.icache/CacheWays[2]/ValidBits_reg_n_0_[28]
    Routing       SLICE_X14Y224                                                     r  core/ifu/bus.icache.icache/CacheWays[2]/ValidBits[28]_i_1/I4
    Routing       SLICE_X14Y224        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                                    0.021     0.130 r  core/ifu/bus.icache.icache/CacheWays[2]/ValidBits[28]_i_1/O
                                       net (fo=1, routed)           0.018     0.148    core/ifu/bus.icache.icache/CacheWays[2]/ValidBits[28]_i_1_n_0
    Routing       SLICE_X14Y224        FDRE                                         r  core/ifu/bus.icache.icache/CacheWays[2]/ValidBits_reg[28]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[0]/validbitflop/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[0]/validbitflop/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.148ns  (logic 0.105ns (70.950%)  route 0.043ns (29.050%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X19Y214        FDRE                         0.000     0.000 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[0]/validbitflop/q_reg[0]/C
    Placement     SLICE_X19Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.084     0.084 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[0]/validbitflop/q_reg[0]/Q
                                       net (fo=2, routed)           0.025     0.109    core/ifu/immu.immu/tlb.tlb/lru/lrustate/Valid_30
    Placement     SLICE_X19Y214                                                     r  core/ifu/immu.immu/tlb.tlb/lru/lrustate/q[0]_i_1__9/I2
    Routing       SLICE_X19Y214        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                                    0.021     0.130 r  core/ifu/immu.immu/tlb.tlb/lru/lrustate/q[0]_i_1__9/O
                                       net (fo=1, routed)           0.018     0.148    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[0]/validbitflop/q_reg[0]_0
    Routing       SLICE_X19Y214        FDRE                                         r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[0]/validbitflop/q_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[28]/validbitflop/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[28]/validbitflop/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.148ns  (logic 0.105ns (70.950%)  route 0.043ns (29.050%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X19Y216        FDRE                         0.000     0.000 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[28]/validbitflop/q_reg[0]/C
    Routing       SLICE_X19Y216        FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.084     0.084 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[28]/validbitflop/q_reg[0]/Q
                                       net (fo=2, routed)           0.025     0.109    core/ifu/immu.immu/tlb.tlb/lru/lrustate/Valid_4
    Routing       SLICE_X19Y216                                                     r  core/ifu/immu.immu/tlb.tlb/lru/lrustate/q[0]_i_1__45/I3
    Routing       SLICE_X19Y216        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                                    0.021     0.130 r  core/ifu/immu.immu/tlb.tlb/lru/lrustate/q[0]_i_1__45/O
                                       net (fo=1, routed)           0.018     0.148    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[28]/validbitflop/q_reg[0]_0
    Routing       SLICE_X19Y216        FDRE                                         r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[28]/validbitflop/q_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[4]/validbitflop/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[4]/validbitflop/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.148ns  (logic 0.105ns (70.950%)  route 0.043ns (29.050%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X9Y209         FDRE                         0.000     0.000 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[4]/validbitflop/q_reg[0]/C
    Routing       SLICE_X9Y209         FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.084     0.084 r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[4]/validbitflop/q_reg[0]/Q
                                       net (fo=2, routed)           0.025     0.109    core/ifu/immu.immu/tlb.tlb/lru/lrustate/Valid_26
    Routing       SLICE_X9Y209                                                      r  core/ifu/immu.immu/tlb.tlb/lru/lrustate/q[0]_i_1__5/I1
    Routing       SLICE_X9Y209         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                                    0.021     0.130 r  core/ifu/immu.immu/tlb.tlb/lru/lrustate/q[0]_i_1__5/O
                                       net (fo=1, routed)           0.018     0.148    core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[4]/validbitflop/q_reg[0]_0
    Routing       SLICE_X9Y209         FDRE                                         r  core/ifu/immu.immu/tlb.tlb/tlbcam/camlines[4]/validbitflop/q_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/lsu/bus.dcache.dcache/CacheWays[0]/ValidBits_reg[59]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/lsu/bus.dcache.dcache/CacheWays[0]/ValidBits_reg[59]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.148ns  (logic 0.105ns (70.950%)  route 0.043ns (29.050%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X26Y237        FDRE                         0.000     0.000 r  core/lsu/bus.dcache.dcache/CacheWays[0]/ValidBits_reg[59]/C
    Routing       SLICE_X26Y237        FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.084     0.084 r  core/lsu/bus.dcache.dcache/CacheWays[0]/ValidBits_reg[59]/Q
                                       net (fo=2, routed)           0.025     0.109    core/lsu/bus.dcache.dcache/CacheWays[0]/ValidBits_reg_n_0_[59]
    Routing       SLICE_X26Y237                                                     r  core/lsu/bus.dcache.dcache/CacheWays[0]/ValidBits[59]_i_1__0/I4
    Routing       SLICE_X26Y237        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                                    0.021     0.130 r  core/lsu/bus.dcache.dcache/CacheWays[0]/ValidBits[59]_i_1__0/O
                                       net (fo=1, routed)           0.018     0.148    core/lsu/bus.dcache.dcache/CacheWays[0]/ValidBits[59]_i_1__0_n_0
    Routing       SLICE_X26Y237        FDRE                                         r  core/lsu/bus.dcache.dcache/CacheWays[0]/ValidBits_reg[59]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/lsu/bus.dcache.dcache/CacheWays[0]/dirty.DirtyBits_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/lsu/bus.dcache.dcache/CacheWays[0]/dirty.DirtyBits_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.148ns  (logic 0.106ns (71.626%)  route 0.042ns (28.374%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X27Y225        FDRE                         0.000     0.000 r  core/lsu/bus.dcache.dcache/CacheWays[0]/dirty.DirtyBits_reg[8]/C
    Moved         SLICE_X27Y225        FDRE (Prop_BFF_SLICEL_C_Q)
                                                                    0.084     0.084 r  core/lsu/bus.dcache.dcache/CacheWays[0]/dirty.DirtyBits_reg[8]/Q
                                       net (fo=2, routed)           0.025     0.109    core/lsu/bus.dcache.dcache/CacheWays[0]/dirty.DirtyBits_reg_n_0_[8]
    Moved         SLICE_X27Y225                                                     r  core/lsu/bus.dcache.dcache/CacheWays[0]/dirty.DirtyBits[8]_i_1/I4
    Moved         SLICE_X27Y225        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                                    0.022     0.131 r  core/lsu/bus.dcache.dcache/CacheWays[0]/dirty.DirtyBits[8]_i_1/O
                                       net (fo=1, routed)           0.017     0.148    core/lsu/bus.dcache.dcache/CacheWays[0]/dirty.DirtyBits[8]_i_1_n_0
    Moved         SLICE_X27Y225        FDRE                                         r  core/lsu/bus.dcache.dcache/CacheWays[0]/dirty.DirtyBits_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[57]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[57]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.148ns  (logic 0.105ns (70.950%)  route 0.043ns (29.050%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X26Y233        FDRE                         0.000     0.000 r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[57]/C
    Routing       SLICE_X26Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.084     0.084 r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[57]/Q
                                       net (fo=2, routed)           0.025     0.109    core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg_n_0_[57]
    Routing       SLICE_X26Y233                                                     r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[57]_i_1__0/I4
    Routing       SLICE_X26Y233        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                                    0.021     0.130 r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[57]_i_1__0/O
                                       net (fo=1, routed)           0.018     0.148    core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits[57]_i_1__0_n_0
    Routing       SLICE_X26Y233        FDRE                                         r  core/lsu/bus.dcache.dcache/CacheWays[1]/ValidBits_reg[57]/D
  ---------------------------------------------------------------------------------    -------------------





