From 7080a2194c1ba8ffb5d1b51508f937ccf2931af5 Mon Sep 17 00:00:00 2001
From: TungDang <tung.dang.jy@rvc.renesas.com>
Date: Thu, 30 Jun 2016 08:48:15 +0700
Subject: [PATCH] Add-pwm-support-on-device-tree-for-iWave-board

Signed-off-by: TungDang <tung.dang.jy@rvc.renesas.com>
---
 arch/arm/boot/dts/r8a7743-iwg20m.dtsi   | 56 ++++++++++++++++++++++
 arch/arm/boot/dts/r8a7743-iwg20m_q7.dts | 85 +++++++++++++++++++++++++++++++++
 2 files changed, 141 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7743-iwg20m.dtsi b/arch/arm/boot/dts/r8a7743-iwg20m.dtsi
index ff7fa1a..d7a9d9c 100644
--- a/arch/arm/boot/dts/r8a7743-iwg20m.dtsi
+++ b/arch/arm/boot/dts/r8a7743-iwg20m.dtsi
@@ -1121,6 +1121,62 @@
 		#pwm-cells = <3>;
         };
 
+    pwm0: pwm@e6e30000 {
+        compatible = "renesas,pwm-rcar";
+        reg = <0 0xe6e30000 0 0x8>;
+        clocks = <&mstp5_clks R8A7743_CLK_PWM>;
+        status = "disabled";
+        #pwm-cells = <2>;
+        };
+
+    pwm1: pwm@e6e31000 {
+        compatible = "renesas,pwm-rcar";
+        reg = <0 0xe6e31000 0 0x8>;
+        clocks = <&mstp5_clks R8A7743_CLK_PWM>;
+        status = "disabled";
+        #pwm-cells = <2>;
+        };
+
+    pwm2: pwm@e6e32000 {
+        compatible = "renesas,pwm-rcar";
+        reg = <0 0xe6e32000 0 0x8>;
+        clocks = <&mstp5_clks R8A7743_CLK_PWM>;
+        status = "disabled";
+        #pwm-cells = <2>;
+    };
+
+    pwm3: pwm@e6e33000 {
+        compatible = "renesas,pwm-rcar";
+        reg = <0 0xe6e33000 0 0x8>;
+        clocks = <&mstp5_clks R8A7743_CLK_PWM>;
+        status = "disabled";
+        #pwm-cells = <2>;
+    };
+
+    pwm4: pwm@e6e34000 {
+        compatible = "renesas,pwm-rcar";
+        reg = <0 0xe6e34000 0 0x8>;
+        clocks = <&mstp5_clks R8A7743_CLK_PWM>;
+        status = "disabled";
+        #pwm-cells = <2>;
+    };
+
+    pwm5: pwm@e6e35000 {
+        compatible = "renesas,pwm-rcar";
+        reg = <0 0xe6e35000 0 0x8>;
+        clocks = <&mstp5_clks R8A7743_CLK_PWM>;
+        status = "disabled";
+        #pwm-cells = <2>;
+    };
+
+    pwm6: pwm@e6e36000 {
+        compatible = "renesas,pwm-rcar";
+        reg = <0 0xe6e36000 0 0x8>;
+        clocks = <&mstp5_clks R8A7743_CLK_PWM>;
+        status = "disabled";
+        #pwm-cells = <2>;
+    };
+
 	pci0: pci@ee090000 {
 		compatible = "renesas,pci-r8a7743";
 		device_type = "pci";
diff --git a/arch/arm/boot/dts/r8a7743-iwg20m_q7.dts b/arch/arm/boot/dts/r8a7743-iwg20m_q7.dts
index 6b38d3d..fa727b2 100644
--- a/arch/arm/boot/dts/r8a7743-iwg20m_q7.dts
+++ b/arch/arm/boot/dts/r8a7743-iwg20m_q7.dts
@@ -256,6 +256,41 @@
 		renesas,function = "tpu";
 	};
 
+    pwm0_pins: pwm0 {
+        renesas,groups = "pwm0";
+        renesas,function = "pwm0";
+    };
+
+    pwm1_pins: pwm1 {
+        renesas,groups = "pwm1";
+        renesas,function = "pwm1";
+    };
+
+    pwm2_pins: pwm2 {
+        renesas,groups = "pwm2";
+        renesas,function = "pwm2";
+    };
+
+    pwm3_pins: pwm3 {
+        renesas,groups = "pwm3";
+        renesas,function = "pwm3";
+    };
+
+    pwm4_pins: pwm4 {
+        renesas,groups = "pwm4";
+        renesas,function = "pwm4";
+    };
+
+    pwm5_pins: pwm5 {
+        renesas,groups = "pwm5";
+        renesas,function = "pwm5";
+    };
+
+    pwm6_pins: pwm6 {
+        renesas,groups = "pwm6";
+        renesas,function = "pwm6";
+    };
+
 	sound_pins: sound {
 		renesas,groups = "ssi0129_ctrl", "ssi0_data", "ssi1_data";
 		renesas,function = "ssi";
@@ -418,6 +453,56 @@
 	status = "okay";
 };
 
+&pwm0 {
+//    pinctrl-0 = <&pwm0_pins>;
+//    pinctrl-names = "default";
+
+    status = "okay";
+};
+
+&pwm1 {
+    pinctrl-0 = <&pwm1_pins>;
+    pinctrl-names = "default";
+
+    status = "okay";
+};
+
+&pwm2 {
+//    pinctrl-0 = <&pwm2_pins>;
+//    pinctrl-names = "default";
+
+    status = "okay";
+};
+
+/* Option for pwm3 when tpu not use */
+&pwm3 {
+//    pinctrl-0 = <&pwm3_pins>;
+//    pinctrl-names = "default";
+
+    status = "okay";
+};
+
+&pwm4 {
+//    pinctrl-0 = <&pwm4_pins>;
+//    pinctrl-names = "default";
+
+    status = "okay";
+};
+
+&pwm5 {
+    pinctrl-0 = <&pwm5_pins>;
+    pinctrl-names = "default";
+
+    status = "okay";
+};
+
+&pwm6 {
+//    pinctrl-0 = <&pwm6_pins>;
+//    pinctrl-names = "default";
+
+    status = "okay";
+};
+
 &cpu0 {
         cpu0-supply = <&reg_1p0v>;
 };
-- 
1.9.1

