#objdump:  -d
#name: nds32 missing operand instructions
#as: -mbaseline=v3 -mall-ext

.*:     file format .*

Disassembly of section .text:
00000000 <foo>:
.*.*.*0:.*04.*11.*00.*00.*.*lwi.*\$r1,\[\$r2\+#0x0\]
.*.*.*4:.*20.*11.*00.*00.*.*lbsi.*\$r1,\[\$r2\+#0x0\]
.*.*.*8:.*14.*11.*00.*00.*.*swi.*\$r1,\[\$r2\+#0x0\]
.*.*.*c:.*38.*11.*0c.*02.*.*lw.*\$r1,\[\$r2\+\(\$r3<<#0x0\)\]
.*.*10:.*38.*11.*0c.*10.*.*lbs.*\$r1,\[\$r2\+\(\$r3<<#0x0\)\]
.*.*14:.*38.*11.*0c.*0a.*.*sw.*\$r1,\[\$r2\+\(\$r3<<#0x0\)\]
.*.*18:.*04.*11.*00.*00.*.*lwi.*\$r1,\[\$r2\+#0x0\]
.*.*1c:.*20.*11.*00.*00.*.*lbsi.*\$r1,\[\$r2\+#0x0\]
.*.*20:.*14.*11.*00.*00.*.*swi.*\$r1,\[\$r2\+#0x0\]
.*.*24:.*38.*11.*0c.*06.*.*lw.bi.*\$r1,\[\$r2\],\$r3<<#0x0
.*.*28:.*38.*11.*0c.*14.*.*lbs.bi.*\$r1,\[\$r2\],\$r3<<#0x0
.*.*2c:.*3a.*11.*0c.*1c.*.*lmw.adm.*\$r1,\[\$r2\],\$r3,#0x0.*.*.*.*!.*\{\$r1~\$r3\}
.*.*30:.*3a.*11.*0c.*3c.*.*smw.adm.*\$r1,\[\$r2\],\$r3,#0x0.*.*.*.*!.*\{\$r1~\$r3\}
.*.*34:.*38.*11.*0c.*22.*.*lwup.*\$r1,\[\$r2\+\(\$r3<<#0x0\)\]
.*.*38:.*38.*11.*0c.*2a.*.*swup.*\$r1,\[\$r2\+\(\$r3<<#0x0\)\]
.*.*3c:.*a0.*50.*.*.*.*.*.*.*.*lwi333.*\$r1,\[\$r2\+#0x0\]
.*.*3e:.*a8.*50.*.*.*.*.*.*.*.*swi333.*\$r1,\[\$r2\+#0x0\]
.*.*40:.*b9.*00.*.*.*.*.*.*.*.*lwi37.*\$r1,\[\$fp\+#0x0\]
.*.*42:.*b9.*80.*.*.*.*.*.*.*.*swi37.*\$r1,\[\$fp\+#0x0\]
.*.*44:.*4b.*e0.*04.*01.*.*jral.*\$lp,\$r1
.*.*48:.*4a.*00.*78.*20.*.*ret.*\$lp
.*.*4c:.*dd.*9e.*.*.*.*.*.*.*.*ret5.*\$lp
.*.*4e:.*38.*11.*0c.*18.*.*llw.*\$r1,\[\$r2\+\(\$r3<<#0x0\)\]
.*.*52:.*38.*11.*0c.*19.*.*scw.*\$r1,\[\$r2\+\(\$r3<<#0x0\)\]
.*.*56:.*27.*00.*80.*00.*.*dprefi.d.*srd,\[\$r1\+#0x0\]
.*.*5a:.*26.*00.*80.*00.*.*dprefi.w.*srd,\[\$r1\+#0x0\]
.*.*5e:.*38.*00.*88.*13.*.*dpref.*srd,\[\$r1\+\(\$r2<<#0x0\)\]
.*.*62:.*26.*00.*80.*00.*.*dprefi.w.*srd,\[\$r1\+#0x0\]
.*.*66:.*64.*00.*00.*0c.*.*msync.*all
.*.*6a:.*64.*00.*00.*05.*.*trap.*#0x0
.*.*6e:.*64.*10.*00.*06.*.*teqz.*\$r1,#0x0
.*.*72:.*64.*10.*00.*07.*.*tnez.*\$r1,#0x0
.*.*76:.*64.*00.*00.*0a.*.*break.*#0x0
