---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 225
      num_constraints: 257
      at: fc7e122c8713423c4db5823eee39de9401abc2bb0a1c46c2367c33936b742f59
      bt: 17137ad7a205b6dbc4aaa48017cd5fb23a62a414f9769b8b60f892ffca831664
      ct: aa493ce08c35d5a02272add908c21e591eb97b36994c8d050a4063208295b72c
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  pick &v6, v2, v3, v4"
      - "  store &v7, v6"
      - "  eq &v8, v7, v5"
      - "  retn v8"
      - "decl f1: <9>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f2: <10>"
      - "  retn 0"
      - "decl f3: <11>"
      - "  retn [0]"
      - "decl f4: <12>"
      - "  retn 0"
      - "decl f5: <13>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f6: <14>"
      - "  retn 0"
      - "decl f7: <15>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f8: <16>"
      - "  retn 0"
      - "decl f9: <17>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f10: <18>"
      - "  retn 0"
      - "decl f11: <19>"
      - "  retn [0, 0, 0, 0]"
      - "decl f12: <20>"
      - "  retn 0"
      - "decl f13: <21>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f14: <22>"
      - "  retn 0"
      - "decl f15: <23>"
      - "  retn [0, 0]"
      - "decl f16: <24>"
      - "  retn 0"
      - "decl f17: <25>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f18: <26>"
      - "  retn 0"
      - "decl f19: <27>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f20: <28>"
      - "  retn 0"
      - "decl f21: <29>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f22: <30>"
      - "  retn 0"
      - "decl f23: <31>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f24: <32>"
      - "  retn 0"
      - "decl f25: <33>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f26: <34>"
      - "  retn 0"
      - "decl f27: <35>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f28: <36>"
      - "  retn 0"
      - "decl f29: <37>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f30: <38>"
      - "  retn 0"
      - "decl f31: <39>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f32: <40>"
      - "  retn 0"
      - "decl f33: <41>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f34: <42>"
      - "  retn 0"
      - "decl f35: <43>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f36: <44>"
      - "  retn 0"
      - "decl f37: <45>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f38: <46>"
      - "  retn 0"
      - "decl f39: <47>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f40: <48>"
      - "  retn 0"
      - "decl f41: <49>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f42: <50>"
      - "  retn []group"
      - "decl f43: <51>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f44: <52>"
      - "  retn []group"
      - "decl f45: <53>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f46: <54>"
      - "  retn []"
      - "decl f47: <55>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f48: <56>"
      - "  retn []"
      - "decl f49: <57>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f50: <58>"
      - "  retn 'a'"
      - "decl f51: <59>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f52: <60>"
      - "  retn 'a'"
      - "decl f53: <61>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f54: <62>"
      - "  retn false"
      - "decl f55: <63>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f56: <64>"
      - "  retn false"
      - "decl f57: <65>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f58: <66>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f59: <67>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f60: <68>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - ""
    output:
      - input_file: u32_t.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
      - input_file: u32_f.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: 93de8193500767b576b587691666a289aa89b18e6ae976717381fa01fc387068
    imports_resolved_ast: db2a0d37f0fecd38d1f34435ed9e32c54befaa5659468317b0c400f88b6ce413
    canonicalized_ast: db2a0d37f0fecd38d1f34435ed9e32c54befaa5659468317b0c400f88b6ce413
    type_inferenced_ast: c000b0ed4c43b0d7d544b9719f2f326baebbd4d363f466e6cb581d28860295b1
