module Lab04(addrA, addrB, addrW, datW, regWrite, clk, rst, datA, datB);

// Definir I/O

//


endmodule