

================================================================
== Vivado HLS Report for 'cpp_ap_fixed'
================================================================
* Date:           Sat Feb 24 22:05:22 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj_cpp_ap_fixed
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.76|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

 <State 1> : 3.76ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%d_in2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %d_in2_V)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%d_in1_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %d_in1_V)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %d_in1_V_read, i3 0)" [cpp_ap_fixed.cpp:97]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%OP1_V_cast = zext i13 %tmp_1 to i19" [cpp_ap_fixed.cpp:98]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i6 %d_in2_V_read to i19" [cpp_ap_fixed.cpp:98]
ST_1 : Operation 10 [3/3] (3.76ns)   --->   "%p_Val2_s = mul i19 %OP2_V_cast, %OP1_V_cast" [cpp_ap_fixed.cpp:98]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 2> : 3.76ns
ST_2 : Operation 11 [2/3] (3.76ns)   --->   "%p_Val2_s = mul i19 %OP2_V_cast, %OP1_V_cast" [cpp_ap_fixed.cpp:98]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 3> : 0.00ns
ST_3 : Operation 12 [1/3] (0.00ns)   --->   "%p_Val2_s = mul i19 %OP2_V_cast, %OP1_V_cast" [cpp_ap_fixed.cpp:98]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 4> : 0.00ns
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i36 0), !map !33"
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %d_in1_V), !map !39"
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6 %d_in2_V), !map !43"
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @cpp_ap_fixed_str) nounwind"
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2 = call i17 @_ssdm_op_PartSelect.i17.i19.i32.i32(i19 %p_Val2_s, i32 2, i32 18)" [cpp_ap_fixed.cpp:98]
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%agg_result_V = sext i17 %tmp_2 to i36" [cpp_ap_fixed.cpp:98]
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "ret i36 %agg_result_V" [cpp_ap_fixed.cpp:98]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 3.76ns
The critical path consists of the following:
	wire read on port 'd_in2_V' [7]  (0 ns)
	'mul' operation ('__Val2__', cpp_ap_fixed.cpp:98) [12]  (3.76 ns)

 <State 2>: 3.76ns
The critical path consists of the following:
	'mul' operation ('__Val2__', cpp_ap_fixed.cpp:98) [12]  (3.76 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
