$date
	Wed Apr 10 16:04:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Mux8to1_tb $end
$var wire 1 ! mux_output $end
$var reg 1 " enable $end
$var reg 8 # mux_input [7:0] $end
$var reg 3 $ select [2:0] $end
$scope module mux8to1 $end
$var wire 1 " enable $end
$var wire 8 % mux_input [7:0] $end
$var wire 3 & select [2:0] $end
$var reg 1 ! mux_output $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b101 %
b0 $
b101 #
0"
0!
$end
#10
1!
1"
b1 #
b1 %
#20
b1 $
b1 &
b10 #
b10 %
#30
b10 $
b10 &
b100 #
b100 %
#40
b11 $
b11 &
b1000 #
b1000 %
#50
b100 $
b100 &
b10010 #
b10010 %
#60
b101 $
b101 &
b101000 #
b101000 %
#70
b110 $
b110 &
b1000000 #
b1000000 %
#80
b111 $
b111 &
b10011000 #
b10011000 %
#90
