[project]
name=rs232_st
netlist=rs232_st
contents=rs232_st
date=11/19/00
time=22:55:54
version=3.1.5.00.33
Type=F21i
top_level=VHDL
library_net=OFF
HDL netlist format=Auto
generics=MAX
sim_mode=FUNC
lib_order=1004 133 155

[libraries]
1004=
133=c:\fndtn\active\syslib\simprims
155=c:\fndtn\active\syslib\xc4000x

[APP_95]
lid=0
oid=0
format=19
source=C:\Fndtn\Active\Projects\Final_Yr\Bring_Out_CS.vhd
server_hwnd=2024

[OpenDoc]
hde/AND2B1=0,0,110,110,878,647,and2b1.vhd
hde/OR6=0,0,-4,-4,1028,744,or6.vhd
hde/AND4B2=0,0,22,22,790,559,and4b2.vhd
hde/parity_test=0,0,-4,-4,1028,744,parity_test.vhd
hde/Decode=0,0,88,88,856,625,decode.vhd
hde/M2_1=0,0,248,99,1016,636,m2_1.vhd
hde/M2_1B1=0,0,248,87,1016,624,m2_1b1.vhd
hde/AND4B4=0,0,267,2,1022,714,and4b4.vhd
hde/fdce=0,0,132,132,900,669,fdce.vhd
hde/CB16CLED_DC=0,0,-4,-4,1028,744,cb16cled_dc.vhd
hde/Pinoutdecode=0,0,-4,-4,1028,744,pinoutdecode.vhd
hde/AND2=0,0,44,44,812,581,and2.vhd
hde/and2b2=0,0,66,66,834,603,and2b2.vhd
hde/AND3=0,0,88,88,856,625,and3.vhd
hde/AND3B1=0,0,110,110,878,647,and3b1.vhd
hde/AND3B2=0,0,132,132,900,669,and3b2.vhd
hde/AND3B3=0,0,154,154,922,691,and3b3.vhd
hde/AND4=0,0,176,176,944,713,and4.vhd
hde/AND4B3=0,0,0,0,768,537,and4b3.vhd
hde/AND5=0,0,22,22,790,559,and5.vhd
hde/AND5B4=0,0,44,44,812,581,and5b4.vhd
hde/OR2=0,0,66,66,834,603,or2.vhd
hde/OR5=0,0,88,88,856,625,or5.vhd
hde/XOR2=0,0,110,110,878,647,xor2.vhd
hde/fdc=0,0,132,132,900,669,fdc.vhd
hde/VCC=0,0,154,154,922,691,vcc.vhd
hde/FTCLEX=0,0,176,176,944,713,ftclex.vhd
hde/Decodecnt=0,0,-4,-4,1028,744,decodecnt.vhd
hde/Bring_Out_CS=0,0,-4,-4,1028,744,C:\Fndtn\Active\Projects\Final_Yr\Bring_Out_CS.vhd
hde/=0,0,22,22,790,559,pinoutdecode.vhd
hde/Whole_System=0,0,44,44,812,581,whole_system.vhd

[netlist]
external=FALSE

[Schematic]
Table01=Project
Table02=Macro
Table03=Date
Table04=Date Last Modified

[Log]
netlist.log=Simulator Netlist Log
exp_net.log=Export netlist

[timings]
rs232_st=

[OPEN32]
nMaxFile=10000
lpstrFile=
lpstrFilter=HDL (*.VHD;*.VER;*.VE;*.V)|*.vhd;*.ver;*.ve;*.v|Schematic (*.SCH)|*.sch|FSM (*.ASF)|*.asf|Xnf Sources (*.XNF)|*.xnf|Edif Sources (*.EDF;*.EDN;*.EDO)|*.edf;*.edn;*.edo|All Files (*.*)|*.*||
lpstrInitialDir=C:\FNDTN\ACTIVE\PROJECTS\RS232_ST
lpstrTitle=Add Document
nFilterIndex=0
Flags=530964
HelpID=10380
HelpFileName=C:\FNDTN\ACTIVE\EXE\PCM.HLP
cmdLine=-h 2728 -hp 1596 -m PCM_OPEN_32_MESSAGE -f C:\FNDTN\ACTIVE\PROJECTS\current.pdf

[hdl_sheets]
INV.vhd=
AND2.vhd=
AND2B1.vhd=
and2b2.vhd=
AND3.vhd=
AND3B1.vhd=
AND3B2.vhd=
AND3B3.vhd=
AND4.vhd=
AND4B2.vhd=
AND4B3.vhd=
AND4B4.vhd=
AND5.vhd=
AND5B4.vhd=
OR2.vhd=
OR5.vhd=
OR6.vhd=
XOR2.vhd=
fdc.vhd=
fdce.vhd=
VCC.vhd=
M2_1.VHD=
M2_1B1.VHD=
FTCLEX.VHD=
CB16CLED_DC.vhd=
Decode.vhd=
Decodecnt.vhd=
Parity_Test.vhd=
Pinoutdecode.vhd=
RS232_ASM.vhd=
Whole_System.vhd=

[Top Doc]
INV.vhd=21
AND2.vhd=21
AND2B1.vhd=21
and2b2.vhd=21
AND3.vhd=21
AND3B1.vhd=21
AND3B2.vhd=21
AND3B3.vhd=21
AND4.vhd=21
AND4B2.vhd=21
AND4B3.vhd=21
AND4B4.vhd=21
AND5.vhd=21
AND5B4.vhd=21
OR2.vhd=21
OR5.vhd=21
OR6.vhd=21
XOR2.vhd=21
fdc.vhd=21
fdce.vhd=21
VCC.vhd=21
M2_1.VHD=21
M2_1B1.VHD=21
FTCLEX.VHD=21
CB16CLED_DC.vhd=21
Decode.vhd=21
Decodecnt.vhd=21
Parity_Test.vhd=21
Pinoutdecode.vhd=21
RS232_ASM.vhd=21
Whole_System.vhd=21

[implement_HDL]
family=2
xfam=XC4000XL
part=4010XLPC84-09
xilinx=4010XLPC84-09
functional=ver1
optimized=ver1-Optimized
design=Whole_system,c:\fndtn\active\projects\rs232_st\whole_system.vhd

[xilinx]
family=2
xfam=XC4000XL
xact9=On

[device]
part=4010XLPC84-09
xilinx=4010XLPC84-09

[designs]
rs232asm=

[implement_XIE]
version=ver1
revision=rev1

