Running: E:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/xillyFIFO_test2-master/Ctrl_isim_beh.exe -prj E:/xillyFIFO_test2-master/Ctrl_beh.prj work.Ctrl work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/xillyFIFO_test2-master/ctrl_mod.v" into library work
Analyzing Verilog file "E:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Ctrl
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 2 Verilog Units
Built simulation executable E:/xillyFIFO_test2-master/Ctrl_isim_beh.exe
Fuse Memory Usage: 26948 KB
Fuse CPU Usage: 1091 ms
