#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jan  8 20:14:11 2025
# Process ID: 7756
# Current directory: D:/Desktop/SpMV/hls_component/hls_component/hls/impl/ip
# Command line: vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file: D:/Desktop/SpMV/hls_component/hls_component/hls/impl/ip/vivado.log
# Journal file: D:/Desktop/SpMV/hls_component/hls_component/hls/impl/ip\vivado.jou
# Running On        :LAPTOP-9BTR5OCL
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 7 4800H with Radeon Graphics         
# CPU Frequency     :2894 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16505 MB
# Swap memory       :9147 MB
# Total Virtual     :25653 MB
# Available Virtual :3218 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/Desktop/SpMV/hls_component/hls_component/hls/hls_data.json outdir=D:/Desktop/SpMV/hls_component/hls_component/hls/impl/ip srcdir=D:/Desktop/SpMV/hls_component/hls_component/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to D:/Desktop/SpMV/hls_component/hls_component/hls/impl/ip/misc
INFO: Copied 19 verilog file(s) to D:/Desktop/SpMV/hls_component/hls_component/hls/impl/ip/hdl/verilog
INFO: Copied 19 vhdl file(s) to D:/Desktop/SpMV/hls_component/hls_component/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to D:/Desktop/SpMV/hls_component/hls_component/hls/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 511.516 ; gain = 196.078
INFO: Import ports from HDL: D:/Desktop/SpMV/hls_component/hls_component/hls/impl/ip/hdl/vhdl/SpMV.vhd (SpMV)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_gmem0
INFO: Add axi4full interface m_axi_gmem1
INFO: Add axi4full interface m_axi_gmem2
INFO: Add axi4full interface m_axi_gmem3
INFO: Add axi4full interface m_axi_gmem4
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/Desktop/SpMV/hls_component/hls_component/hls/impl/ip/component.xml
INFO: Created IP archive D:/Desktop/SpMV/hls_component/hls_component/hls/impl/ip/xilinx_com_hls_SpMV_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 20:14:26 2025...
