{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636971430733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636971430755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 10:17:10 2021 " "Processing started: Mon Nov 15 10:17:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636971430755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971430755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D1 -c D1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off D1 -c D1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971430755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636971431491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636971431491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "../fir.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/fir.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/d1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/d1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D1 " "Found entity 1: D1" {  } { { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../clock_generator.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "../audio_and_video_config.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "../Altera_UP_Slow_Clock_Generator.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "../Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "../Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "../Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "../Altera_UP_I2C.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "../Altera_UP_Clock_Edge.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "../Altera_UP_Audio_Out_Serializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d1/systemverilog-programming-ii/d1/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /d1/systemverilog-programming-ii/d1/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "../Altera_UP_Audio_Bit_Counter.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971438670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971438670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "D1 " "Elaborating entity \"D1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636971438855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:fir_left " "Elaborating entity \"fir\" for hierarchy \"fir:fir_left\"" {  } { { "../D1.sv" "fir_left" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fir.sv(56) " "Verilog HDL assignment warning at fir.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "../fir.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/fir.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636971439169 "|D1|fir:fir_left"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "coefficients.data_a 0 fir.sv(18) " "Net \"coefficients.data_a\" at fir.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "../fir.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/fir.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636971439169 "|D1|fir:fir_left"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "coefficients.waddr_a 0 fir.sv(18) " "Net \"coefficients.waddr_a\" at fir.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "../fir.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/fir.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636971439169 "|D1|fir:fir_left"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "coefficients.we_a 0 fir.sv(18) " "Net \"coefficients.we_a\" at fir.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "../fir.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/fir.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636971439170 "|D1|fir:fir_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:my_clock_gen\"" {  } { { "../D1.sv" "my_clock_gen" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "../clock_generator.v" "DE_Clock_Generator_Audio" { Text "H:/D1/SystemVerilog-Programming-II/D1/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "../clock_generator.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439246 ""}  } { { "../clock_generator.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636971439246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_1uu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_1uu1 " "Found entity 1: altpll_1uu1" {  } { { "db/altpll_1uu1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altpll_1uu1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971439290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971439290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_1uu1 clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated " "Elaborating entity \"altpll_1uu1\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "../D1.sv" "cfg" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "../audio_and_video_config.v" "Clock_Generator_400KHz" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "../audio_and_video_config.v" "Auto_Initialize" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "../audio_and_video_config.v" "I2C_Controller" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "../D1.sv" "codec" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "../audio_codec.v" "Bit_Clock_Edges" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "../audio_codec.v" "Audio_In_Deserializer" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "../Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "../Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636971439668 ""}  } { { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636971439668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ba1 " "Found entity 1: scfifo_8ba1" {  } { { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971439705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971439705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ba1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated " "Elaborating entity \"scfifo_8ba1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r2a1 " "Found entity 1: a_dpfifo_r2a1" {  } { { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971439735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971439735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r2a1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo " "Elaborating entity \"a_dpfifo_r2a1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\"" {  } { { "db/scfifo_8ba1.tdf" "dpfifo" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3i1 " "Found entity 1: altsyncram_p3i1" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971439793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971439793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3i1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram " "Elaborating entity \"altsyncram_p3i1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\"" {  } { { "db/a_dpfifo_r2a1.tdf" "FIFOram" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971439850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971439850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_r2a1.tdf" "almost_full_comparer" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_r2a1.tdf" "three_comparison" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971439916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971439916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_r2a1.tdf" "rd_ptr_msb" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971439917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971439999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971439999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_r2a1.tdf" "usedw_counter" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971440001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636971440056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971440056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_r2a1.tdf" "wr_ptr" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971440056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "../audio_codec.v" "Audio_Out_Serializer" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971440203 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "../clock_generator.v" "DE_Clock_Generator_Audio" { Text "H:/D1/SystemVerilog-Programming-II/D1/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1636971440802 "|D1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 38 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 68 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 98 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 128 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 158 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 188 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 218 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 248 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 38 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 68 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 98 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 128 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 158 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 188 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 218 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/altsyncram_p3i1.tdf" 248 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Quartus/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/apps/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Altera_UP_SYNC_FIFO.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../Altera_UP_Audio_In_Deserializer.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../audio_codec.v" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/audio_codec.v" 238 0 0 } } { "../D1.sv" "" { Text "H:/D1/SystemVerilog-Programming-II/D1/D1.sv" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636971441820 "|D1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1636971441820 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1636971441820 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0 " "RAM logic \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../Altera_UP_I2C_AV_Auto_Initialize.v" "Ram0" { Text "H:/D1/SystemVerilog-Programming-II/D1/Altera_UP_I2C_AV_Auto_Initialize.v" 305 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1636971442176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fir:fir_right\|coefficients " "RAM logic \"fir:fir_right\|coefficients\" is uninferred due to inappropriate RAM size" {  } { { "../fir.sv" "coefficients" { Text "H:/D1/SystemVerilog-Programming-II/D1/fir.sv" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1636971442176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fir:fir_left\|coefficients " "RAM logic \"fir:fir_left\|coefficients\" is uninferred due to inappropriate RAM size" {  } { { "../fir.sv" "coefficients" { Text "H:/D1/SystemVerilog-Programming-II/D1/fir.sv" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1636971442176 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1636971442176 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1636971442697 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636971443030 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636971443874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636971444900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636971444900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1321 " "Implemented 1321 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636971445863 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636971445863 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1636971445863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1227 " "Implemented 1227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636971445863 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1636971445863 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1636971445863 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1636971445863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636971445863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636971446162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 10:17:26 2021 " "Processing ended: Mon Nov 15 10:17:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636971446162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636971446162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636971446162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636971446162 ""}
