==27863== Cachegrind, a cache and branch-prediction profiler
==27863== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27863== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27863== Command: ./mser .
==27863== 
--27863-- warning: L3 cache found, using its data for the LL simulation.
--27863-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27863-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
Random cache replacement will be used
==27863== 
==27863== Process terminating with default action of signal 15 (SIGTERM)
==27863==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27863==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27863== 
==27863== I   refs:      1,786,690,271
==27863== I1  misses:            3,280
==27863== LLi misses:            1,294
==27863== I1  miss rate:          0.00%
==27863== LLi miss rate:          0.00%
==27863== 
==27863== D   refs:        750,424,982  (508,192,915 rd   + 242,232,067 wr)
==27863== D1  misses:        5,064,194  (  3,301,924 rd   +   1,762,270 wr)
==27863== LLd misses:        1,253,532  (    175,328 rd   +   1,078,204 wr)
==27863== D1  miss rate:           0.7% (        0.6%     +         0.7%  )
==27863== LLd miss rate:           0.2% (        0.0%     +         0.4%  )
==27863== 
==27863== LL refs:           5,067,474  (  3,305,204 rd   +   1,762,270 wr)
==27863== LL misses:         1,254,826  (    176,622 rd   +   1,078,204 wr)
==27863== LL miss rate:            0.0% (        0.0%     +         0.4%  )
