
SAME70.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000029a4  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004029a4  004029a4  000129a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00001354  20400000  004029ac  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000c4  20401354  00403d00  00021354  2**2
                  ALLOC
  4 .stack        00002000  20401418  00403dc4  00021354  2**0
                  ALLOC
  5 .heap         00000200  20403418  00405dc4  00021354  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00021354  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00021382  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000b319  00000000  00000000  000213db  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000015c6  00000000  00000000  0002c6f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000036ab  00000000  00000000  0002dcba  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000638  00000000  00000000  00031365  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000005a8  00000000  00000000  0003199d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001c036  00000000  00000000  00031f45  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006b87  00000000  00000000  0004df7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000890a1  00000000  00000000  00054b02  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001de4  00000000  00000000  000ddba4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	18 34 40 20 bd 0e 40 00 6d 0f 40 00 6d 0f 40 00     .4@ ..@.m.@.m.@.
  400010:	6d 0f 40 00 6d 0f 40 00 6d 0f 40 00 00 00 00 00     m.@.m.@.m.@.....
	...
  40002c:	6d 0f 40 00 6d 0f 40 00 00 00 00 00 6d 0f 40 00     m.@.m.@.....m.@.
  40003c:	6d 0f 40 00 6d 0f 40 00 6d 0f 40 00 6d 0f 40 00     m.@.m.@.m.@.m.@.
  40004c:	6d 0f 40 00 6d 0f 40 00 6d 0f 40 00 6d 0f 40 00     m.@.m.@.m.@.m.@.
  40005c:	6d 0f 40 00 6d 0f 40 00 00 00 00 00 75 0a 40 00     m.@.m.@.....u.@.
  40006c:	8d 0a 40 00 a5 0a 40 00 6d 0f 40 00 6d 0f 40 00     ..@...@.m.@.m.@.
  40007c:	6d 0f 40 00 bd 0a 40 00 d5 0a 40 00 6d 0f 40 00     m.@...@...@.m.@.
  40008c:	6d 0f 40 00 6d 0f 40 00 6d 0f 40 00 6d 0f 40 00     m.@.m.@.m.@.m.@.
  40009c:	6d 0f 40 00 6d 0f 40 00 6d 0f 40 00 6d 0f 40 00     m.@.m.@.m.@.m.@.
  4000ac:	6d 0f 40 00 6d 0f 40 00 6d 0f 40 00 6d 0f 40 00     m.@.m.@.m.@.m.@.
  4000bc:	6d 0f 40 00 6d 0f 40 00 6d 0f 40 00 6d 0f 40 00     m.@.m.@.m.@.m.@.
  4000cc:	6d 0f 40 00 00 00 00 00 6d 0f 40 00 00 00 00 00     m.@.....m.@.....
  4000dc:	6d 0f 40 00 6d 0f 40 00 6d 0f 40 00 6d 0f 40 00     m.@.m.@.m.@.m.@.
  4000ec:	6d 0f 40 00 6d 0f 40 00 6d 0f 40 00 6d 0f 40 00     m.@.m.@.m.@.m.@.
  4000fc:	6d 0f 40 00 6d 0f 40 00 6d 0f 40 00 6d 0f 40 00     m.@.m.@.m.@.m.@.
  40010c:	6d 0f 40 00 6d 0f 40 00 00 00 00 00 00 00 00 00     m.@.m.@.........
  40011c:	00 00 00 00 6d 0f 40 00 6d 0f 40 00 6d 0f 40 00     ....m.@.m.@.m.@.
  40012c:	6d 0f 40 00 6d 0f 40 00 00 00 00 00 6d 0f 40 00     m.@.m.@.....m.@.
  40013c:	6d 0f 40 00                                         m.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20401354 	.word	0x20401354
  40015c:	00000000 	.word	0x00000000
  400160:	004029ac 	.word	0x004029ac

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004029ac 	.word	0x004029ac
  4001a0:	20401358 	.word	0x20401358
  4001a4:	004029ac 	.word	0x004029ac
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400bed 	.word	0x00400bed
  40022c:	00400c59 	.word	0x00400c59
  400230:	00400cc9 	.word	0x00400cc9

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400c25 	.word	0x00400c25
  4002a0:	00400d41 	.word	0x00400d41

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400d5d 	.word	0x00400d5d
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400d79 	.word	0x00400d79
  400418:	00400d95 	.word	0x00400d95

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	004010dd 	.word	0x004010dd
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400aed 	.word	0x00400aed
  40051c:	00400b69 	.word	0x00400b69
  400520:	00400f75 	.word	0x00400f75
  400524:	00400499 	.word	0x00400499

00400528 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400528:	b480      	push	{r7}
  40052a:	b085      	sub	sp, #20
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	2b00      	cmp	r3, #0
  400538:	d003      	beq.n	400542 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40053a:	68fb      	ldr	r3, [r7, #12]
  40053c:	68ba      	ldr	r2, [r7, #8]
  40053e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400540:	e002      	b.n	400548 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	661a      	str	r2, [r3, #96]	; 0x60
}
  400548:	bf00      	nop
  40054a:	3714      	adds	r7, #20
  40054c:	46bd      	mov	sp, r7
  40054e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400552:	4770      	bx	lr

00400554 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400554:	b480      	push	{r7}
  400556:	b083      	sub	sp, #12
  400558:	af00      	add	r7, sp, #0
  40055a:	6078      	str	r0, [r7, #4]
  40055c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	683a      	ldr	r2, [r7, #0]
  400562:	631a      	str	r2, [r3, #48]	; 0x30
}
  400564:	bf00      	nop
  400566:	370c      	adds	r7, #12
  400568:	46bd      	mov	sp, r7
  40056a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40056e:	4770      	bx	lr

00400570 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400570:	b480      	push	{r7}
  400572:	b083      	sub	sp, #12
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40057a:	687b      	ldr	r3, [r7, #4]
  40057c:	683a      	ldr	r2, [r7, #0]
  40057e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400580:	bf00      	nop
  400582:	370c      	adds	r7, #12
  400584:	46bd      	mov	sp, r7
  400586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40058a:	4770      	bx	lr

0040058c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40058c:	b480      	push	{r7}
  40058e:	b087      	sub	sp, #28
  400590:	af00      	add	r7, sp, #0
  400592:	60f8      	str	r0, [r7, #12]
  400594:	60b9      	str	r1, [r7, #8]
  400596:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	687a      	ldr	r2, [r7, #4]
  40059c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40059e:	68bb      	ldr	r3, [r7, #8]
  4005a0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005a4:	d04a      	beq.n	40063c <pio_set_peripheral+0xb0>
  4005a6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005aa:	d808      	bhi.n	4005be <pio_set_peripheral+0x32>
  4005ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005b0:	d016      	beq.n	4005e0 <pio_set_peripheral+0x54>
  4005b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005b6:	d02c      	beq.n	400612 <pio_set_peripheral+0x86>
  4005b8:	2b00      	cmp	r3, #0
  4005ba:	d069      	beq.n	400690 <pio_set_peripheral+0x104>
  4005bc:	e064      	b.n	400688 <pio_set_peripheral+0xfc>
  4005be:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c2:	d065      	beq.n	400690 <pio_set_peripheral+0x104>
  4005c4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c8:	d803      	bhi.n	4005d2 <pio_set_peripheral+0x46>
  4005ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005ce:	d04a      	beq.n	400666 <pio_set_peripheral+0xda>
  4005d0:	e05a      	b.n	400688 <pio_set_peripheral+0xfc>
  4005d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005d6:	d05b      	beq.n	400690 <pio_set_peripheral+0x104>
  4005d8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005dc:	d058      	beq.n	400690 <pio_set_peripheral+0x104>
  4005de:	e053      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005e0:	68fb      	ldr	r3, [r7, #12]
  4005e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005e4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005e6:	68fb      	ldr	r3, [r7, #12]
  4005e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005ea:	687b      	ldr	r3, [r7, #4]
  4005ec:	43d9      	mvns	r1, r3
  4005ee:	697b      	ldr	r3, [r7, #20]
  4005f0:	400b      	ands	r3, r1
  4005f2:	401a      	ands	r2, r3
  4005f4:	68fb      	ldr	r3, [r7, #12]
  4005f6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005f8:	68fb      	ldr	r3, [r7, #12]
  4005fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005fc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005fe:	68fb      	ldr	r3, [r7, #12]
  400600:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400602:	687b      	ldr	r3, [r7, #4]
  400604:	43d9      	mvns	r1, r3
  400606:	697b      	ldr	r3, [r7, #20]
  400608:	400b      	ands	r3, r1
  40060a:	401a      	ands	r2, r3
  40060c:	68fb      	ldr	r3, [r7, #12]
  40060e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400610:	e03a      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400612:	68fb      	ldr	r3, [r7, #12]
  400614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400616:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400618:	687a      	ldr	r2, [r7, #4]
  40061a:	697b      	ldr	r3, [r7, #20]
  40061c:	431a      	orrs	r2, r3
  40061e:	68fb      	ldr	r3, [r7, #12]
  400620:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400622:	68fb      	ldr	r3, [r7, #12]
  400624:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400626:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400628:	68fb      	ldr	r3, [r7, #12]
  40062a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40062c:	687b      	ldr	r3, [r7, #4]
  40062e:	43d9      	mvns	r1, r3
  400630:	697b      	ldr	r3, [r7, #20]
  400632:	400b      	ands	r3, r1
  400634:	401a      	ands	r2, r3
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40063a:	e025      	b.n	400688 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40063c:	68fb      	ldr	r3, [r7, #12]
  40063e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400640:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400642:	68fb      	ldr	r3, [r7, #12]
  400644:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400646:	687b      	ldr	r3, [r7, #4]
  400648:	43d9      	mvns	r1, r3
  40064a:	697b      	ldr	r3, [r7, #20]
  40064c:	400b      	ands	r3, r1
  40064e:	401a      	ands	r2, r3
  400650:	68fb      	ldr	r3, [r7, #12]
  400652:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400654:	68fb      	ldr	r3, [r7, #12]
  400656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400658:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40065a:	687a      	ldr	r2, [r7, #4]
  40065c:	697b      	ldr	r3, [r7, #20]
  40065e:	431a      	orrs	r2, r3
  400660:	68fb      	ldr	r3, [r7, #12]
  400662:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400664:	e010      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40066a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40066c:	687a      	ldr	r2, [r7, #4]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	431a      	orrs	r2, r3
  400672:	68fb      	ldr	r3, [r7, #12]
  400674:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400676:	68fb      	ldr	r3, [r7, #12]
  400678:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40067a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40067c:	687a      	ldr	r2, [r7, #4]
  40067e:	697b      	ldr	r3, [r7, #20]
  400680:	431a      	orrs	r2, r3
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400686:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400688:	68fb      	ldr	r3, [r7, #12]
  40068a:	687a      	ldr	r2, [r7, #4]
  40068c:	605a      	str	r2, [r3, #4]
  40068e:	e000      	b.n	400692 <pio_set_peripheral+0x106>
		return;
  400690:	bf00      	nop
}
  400692:	371c      	adds	r7, #28
  400694:	46bd      	mov	sp, r7
  400696:	f85d 7b04 	ldr.w	r7, [sp], #4
  40069a:	4770      	bx	lr

0040069c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40069c:	b580      	push	{r7, lr}
  40069e:	b084      	sub	sp, #16
  4006a0:	af00      	add	r7, sp, #0
  4006a2:	60f8      	str	r0, [r7, #12]
  4006a4:	60b9      	str	r1, [r7, #8]
  4006a6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4006a8:	68b9      	ldr	r1, [r7, #8]
  4006aa:	68f8      	ldr	r0, [r7, #12]
  4006ac:	4b19      	ldr	r3, [pc, #100]	; (400714 <pio_set_input+0x78>)
  4006ae:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4006b0:	687b      	ldr	r3, [r7, #4]
  4006b2:	f003 0301 	and.w	r3, r3, #1
  4006b6:	461a      	mov	r2, r3
  4006b8:	68b9      	ldr	r1, [r7, #8]
  4006ba:	68f8      	ldr	r0, [r7, #12]
  4006bc:	4b16      	ldr	r3, [pc, #88]	; (400718 <pio_set_input+0x7c>)
  4006be:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4006c0:	687b      	ldr	r3, [r7, #4]
  4006c2:	f003 030a 	and.w	r3, r3, #10
  4006c6:	2b00      	cmp	r3, #0
  4006c8:	d003      	beq.n	4006d2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4006ca:	68fb      	ldr	r3, [r7, #12]
  4006cc:	68ba      	ldr	r2, [r7, #8]
  4006ce:	621a      	str	r2, [r3, #32]
  4006d0:	e002      	b.n	4006d8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	68ba      	ldr	r2, [r7, #8]
  4006d6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4006d8:	687b      	ldr	r3, [r7, #4]
  4006da:	f003 0302 	and.w	r3, r3, #2
  4006de:	2b00      	cmp	r3, #0
  4006e0:	d004      	beq.n	4006ec <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	68ba      	ldr	r2, [r7, #8]
  4006e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4006ea:	e008      	b.n	4006fe <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4006ec:	687b      	ldr	r3, [r7, #4]
  4006ee:	f003 0308 	and.w	r3, r3, #8
  4006f2:	2b00      	cmp	r3, #0
  4006f4:	d003      	beq.n	4006fe <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4006f6:	68fb      	ldr	r3, [r7, #12]
  4006f8:	68ba      	ldr	r2, [r7, #8]
  4006fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4006fe:	68fb      	ldr	r3, [r7, #12]
  400700:	68ba      	ldr	r2, [r7, #8]
  400702:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	68ba      	ldr	r2, [r7, #8]
  400708:	601a      	str	r2, [r3, #0]
}
  40070a:	bf00      	nop
  40070c:	3710      	adds	r7, #16
  40070e:	46bd      	mov	sp, r7
  400710:	bd80      	pop	{r7, pc}
  400712:	bf00      	nop
  400714:	004008d5 	.word	0x004008d5
  400718:	00400529 	.word	0x00400529

0040071c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40071c:	b580      	push	{r7, lr}
  40071e:	b084      	sub	sp, #16
  400720:	af00      	add	r7, sp, #0
  400722:	60f8      	str	r0, [r7, #12]
  400724:	60b9      	str	r1, [r7, #8]
  400726:	607a      	str	r2, [r7, #4]
  400728:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40072a:	68b9      	ldr	r1, [r7, #8]
  40072c:	68f8      	ldr	r0, [r7, #12]
  40072e:	4b12      	ldr	r3, [pc, #72]	; (400778 <pio_set_output+0x5c>)
  400730:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400732:	69ba      	ldr	r2, [r7, #24]
  400734:	68b9      	ldr	r1, [r7, #8]
  400736:	68f8      	ldr	r0, [r7, #12]
  400738:	4b10      	ldr	r3, [pc, #64]	; (40077c <pio_set_output+0x60>)
  40073a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40073c:	683b      	ldr	r3, [r7, #0]
  40073e:	2b00      	cmp	r3, #0
  400740:	d003      	beq.n	40074a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	68ba      	ldr	r2, [r7, #8]
  400746:	651a      	str	r2, [r3, #80]	; 0x50
  400748:	e002      	b.n	400750 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40074a:	68fb      	ldr	r3, [r7, #12]
  40074c:	68ba      	ldr	r2, [r7, #8]
  40074e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400750:	687b      	ldr	r3, [r7, #4]
  400752:	2b00      	cmp	r3, #0
  400754:	d003      	beq.n	40075e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400756:	68fb      	ldr	r3, [r7, #12]
  400758:	68ba      	ldr	r2, [r7, #8]
  40075a:	631a      	str	r2, [r3, #48]	; 0x30
  40075c:	e002      	b.n	400764 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40075e:	68fb      	ldr	r3, [r7, #12]
  400760:	68ba      	ldr	r2, [r7, #8]
  400762:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400764:	68fb      	ldr	r3, [r7, #12]
  400766:	68ba      	ldr	r2, [r7, #8]
  400768:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40076a:	68fb      	ldr	r3, [r7, #12]
  40076c:	68ba      	ldr	r2, [r7, #8]
  40076e:	601a      	str	r2, [r3, #0]
}
  400770:	bf00      	nop
  400772:	3710      	adds	r7, #16
  400774:	46bd      	mov	sp, r7
  400776:	bd80      	pop	{r7, pc}
  400778:	004008d5 	.word	0x004008d5
  40077c:	00400529 	.word	0x00400529

00400780 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  400780:	b590      	push	{r4, r7, lr}
  400782:	b087      	sub	sp, #28
  400784:	af02      	add	r7, sp, #8
  400786:	60f8      	str	r0, [r7, #12]
  400788:	60b9      	str	r1, [r7, #8]
  40078a:	607a      	str	r2, [r7, #4]
  40078c:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  40078e:	68bb      	ldr	r3, [r7, #8]
  400790:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400794:	d016      	beq.n	4007c4 <pio_configure+0x44>
  400796:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40079a:	d809      	bhi.n	4007b0 <pio_configure+0x30>
  40079c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4007a0:	d010      	beq.n	4007c4 <pio_configure+0x44>
  4007a2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4007a6:	d00d      	beq.n	4007c4 <pio_configure+0x44>
  4007a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4007ac:	d00a      	beq.n	4007c4 <pio_configure+0x44>
  4007ae:	e03d      	b.n	40082c <pio_configure+0xac>
  4007b0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4007b4:	d01a      	beq.n	4007ec <pio_configure+0x6c>
  4007b6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4007ba:	d017      	beq.n	4007ec <pio_configure+0x6c>
  4007bc:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4007c0:	d00e      	beq.n	4007e0 <pio_configure+0x60>
  4007c2:	e033      	b.n	40082c <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4007c4:	687a      	ldr	r2, [r7, #4]
  4007c6:	68b9      	ldr	r1, [r7, #8]
  4007c8:	68f8      	ldr	r0, [r7, #12]
  4007ca:	4b1c      	ldr	r3, [pc, #112]	; (40083c <pio_configure+0xbc>)
  4007cc:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  4007ce:	683b      	ldr	r3, [r7, #0]
  4007d0:	f003 0301 	and.w	r3, r3, #1
  4007d4:	461a      	mov	r2, r3
  4007d6:	6879      	ldr	r1, [r7, #4]
  4007d8:	68f8      	ldr	r0, [r7, #12]
  4007da:	4b19      	ldr	r3, [pc, #100]	; (400840 <pio_configure+0xc0>)
  4007dc:	4798      	blx	r3
		break;
  4007de:	e027      	b.n	400830 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4007e0:	683a      	ldr	r2, [r7, #0]
  4007e2:	6879      	ldr	r1, [r7, #4]
  4007e4:	68f8      	ldr	r0, [r7, #12]
  4007e6:	4b17      	ldr	r3, [pc, #92]	; (400844 <pio_configure+0xc4>)
  4007e8:	4798      	blx	r3
		break;
  4007ea:	e021      	b.n	400830 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4007ec:	68bb      	ldr	r3, [r7, #8]
  4007ee:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4007f2:	bf0c      	ite	eq
  4007f4:	2301      	moveq	r3, #1
  4007f6:	2300      	movne	r3, #0
  4007f8:	b2db      	uxtb	r3, r3
  4007fa:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  4007fc:	683b      	ldr	r3, [r7, #0]
  4007fe:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400802:	2b00      	cmp	r3, #0
  400804:	bf14      	ite	ne
  400806:	2301      	movne	r3, #1
  400808:	2300      	moveq	r3, #0
  40080a:	b2db      	uxtb	r3, r3
  40080c:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  40080e:	683b      	ldr	r3, [r7, #0]
  400810:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400814:	2b00      	cmp	r3, #0
  400816:	bf14      	ite	ne
  400818:	2301      	movne	r3, #1
  40081a:	2300      	moveq	r3, #0
  40081c:	b2db      	uxtb	r3, r3
  40081e:	9300      	str	r3, [sp, #0]
  400820:	460b      	mov	r3, r1
  400822:	6879      	ldr	r1, [r7, #4]
  400824:	68f8      	ldr	r0, [r7, #12]
  400826:	4c08      	ldr	r4, [pc, #32]	; (400848 <pio_configure+0xc8>)
  400828:	47a0      	blx	r4
		break;
  40082a:	e001      	b.n	400830 <pio_configure+0xb0>

	default:
		return 0;
  40082c:	2300      	movs	r3, #0
  40082e:	e000      	b.n	400832 <pio_configure+0xb2>
	}

	return 1;
  400830:	2301      	movs	r3, #1
}
  400832:	4618      	mov	r0, r3
  400834:	3714      	adds	r7, #20
  400836:	46bd      	mov	sp, r7
  400838:	bd90      	pop	{r4, r7, pc}
  40083a:	bf00      	nop
  40083c:	0040058d 	.word	0x0040058d
  400840:	00400529 	.word	0x00400529
  400844:	0040069d 	.word	0x0040069d
  400848:	0040071d 	.word	0x0040071d

0040084c <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  40084c:	b480      	push	{r7}
  40084e:	b085      	sub	sp, #20
  400850:	af00      	add	r7, sp, #0
  400852:	60f8      	str	r0, [r7, #12]
  400854:	60b9      	str	r1, [r7, #8]
  400856:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400858:	687b      	ldr	r3, [r7, #4]
  40085a:	f003 0310 	and.w	r3, r3, #16
  40085e:	2b00      	cmp	r3, #0
  400860:	d020      	beq.n	4008a4 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400862:	68fb      	ldr	r3, [r7, #12]
  400864:	68ba      	ldr	r2, [r7, #8]
  400866:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40086a:	687b      	ldr	r3, [r7, #4]
  40086c:	f003 0320 	and.w	r3, r3, #32
  400870:	2b00      	cmp	r3, #0
  400872:	d004      	beq.n	40087e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400874:	68fb      	ldr	r3, [r7, #12]
  400876:	68ba      	ldr	r2, [r7, #8]
  400878:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40087c:	e003      	b.n	400886 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40087e:	68fb      	ldr	r3, [r7, #12]
  400880:	68ba      	ldr	r2, [r7, #8]
  400882:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400886:	687b      	ldr	r3, [r7, #4]
  400888:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40088c:	2b00      	cmp	r3, #0
  40088e:	d004      	beq.n	40089a <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400890:	68fb      	ldr	r3, [r7, #12]
  400892:	68ba      	ldr	r2, [r7, #8]
  400894:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400898:	e008      	b.n	4008ac <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  40089a:	68fb      	ldr	r3, [r7, #12]
  40089c:	68ba      	ldr	r2, [r7, #8]
  40089e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4008a2:	e003      	b.n	4008ac <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4008a4:	68fb      	ldr	r3, [r7, #12]
  4008a6:	68ba      	ldr	r2, [r7, #8]
  4008a8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4008ac:	bf00      	nop
  4008ae:	3714      	adds	r7, #20
  4008b0:	46bd      	mov	sp, r7
  4008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008b6:	4770      	bx	lr

004008b8 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008b8:	b480      	push	{r7}
  4008ba:	b083      	sub	sp, #12
  4008bc:	af00      	add	r7, sp, #0
  4008be:	6078      	str	r0, [r7, #4]
  4008c0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4008c2:	687b      	ldr	r3, [r7, #4]
  4008c4:	683a      	ldr	r2, [r7, #0]
  4008c6:	641a      	str	r2, [r3, #64]	; 0x40
}
  4008c8:	bf00      	nop
  4008ca:	370c      	adds	r7, #12
  4008cc:	46bd      	mov	sp, r7
  4008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008d2:	4770      	bx	lr

004008d4 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008d4:	b480      	push	{r7}
  4008d6:	b083      	sub	sp, #12
  4008d8:	af00      	add	r7, sp, #0
  4008da:	6078      	str	r0, [r7, #4]
  4008dc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4008de:	687b      	ldr	r3, [r7, #4]
  4008e0:	683a      	ldr	r2, [r7, #0]
  4008e2:	645a      	str	r2, [r3, #68]	; 0x44
}
  4008e4:	bf00      	nop
  4008e6:	370c      	adds	r7, #12
  4008e8:	46bd      	mov	sp, r7
  4008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008ee:	4770      	bx	lr

004008f0 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4008f0:	b480      	push	{r7}
  4008f2:	b083      	sub	sp, #12
  4008f4:	af00      	add	r7, sp, #0
  4008f6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4008f8:	687b      	ldr	r3, [r7, #4]
  4008fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4008fc:	4618      	mov	r0, r3
  4008fe:	370c      	adds	r7, #12
  400900:	46bd      	mov	sp, r7
  400902:	f85d 7b04 	ldr.w	r7, [sp], #4
  400906:	4770      	bx	lr

00400908 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400908:	b480      	push	{r7}
  40090a:	b083      	sub	sp, #12
  40090c:	af00      	add	r7, sp, #0
  40090e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400910:	687b      	ldr	r3, [r7, #4]
  400912:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400914:	4618      	mov	r0, r3
  400916:	370c      	adds	r7, #12
  400918:	46bd      	mov	sp, r7
  40091a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40091e:	4770      	bx	lr

00400920 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400920:	b580      	push	{r7, lr}
  400922:	b084      	sub	sp, #16
  400924:	af00      	add	r7, sp, #0
  400926:	6078      	str	r0, [r7, #4]
  400928:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40092a:	6878      	ldr	r0, [r7, #4]
  40092c:	4b26      	ldr	r3, [pc, #152]	; (4009c8 <pio_handler_process+0xa8>)
  40092e:	4798      	blx	r3
  400930:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400932:	6878      	ldr	r0, [r7, #4]
  400934:	4b25      	ldr	r3, [pc, #148]	; (4009cc <pio_handler_process+0xac>)
  400936:	4798      	blx	r3
  400938:	4602      	mov	r2, r0
  40093a:	68fb      	ldr	r3, [r7, #12]
  40093c:	4013      	ands	r3, r2
  40093e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400940:	68fb      	ldr	r3, [r7, #12]
  400942:	2b00      	cmp	r3, #0
  400944:	d03c      	beq.n	4009c0 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400946:	2300      	movs	r3, #0
  400948:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40094a:	e034      	b.n	4009b6 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40094c:	4a20      	ldr	r2, [pc, #128]	; (4009d0 <pio_handler_process+0xb0>)
  40094e:	68bb      	ldr	r3, [r7, #8]
  400950:	011b      	lsls	r3, r3, #4
  400952:	4413      	add	r3, r2
  400954:	681a      	ldr	r2, [r3, #0]
  400956:	683b      	ldr	r3, [r7, #0]
  400958:	429a      	cmp	r2, r3
  40095a:	d126      	bne.n	4009aa <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40095c:	4a1c      	ldr	r2, [pc, #112]	; (4009d0 <pio_handler_process+0xb0>)
  40095e:	68bb      	ldr	r3, [r7, #8]
  400960:	011b      	lsls	r3, r3, #4
  400962:	4413      	add	r3, r2
  400964:	3304      	adds	r3, #4
  400966:	681a      	ldr	r2, [r3, #0]
  400968:	68fb      	ldr	r3, [r7, #12]
  40096a:	4013      	ands	r3, r2
  40096c:	2b00      	cmp	r3, #0
  40096e:	d01c      	beq.n	4009aa <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400970:	4a17      	ldr	r2, [pc, #92]	; (4009d0 <pio_handler_process+0xb0>)
  400972:	68bb      	ldr	r3, [r7, #8]
  400974:	011b      	lsls	r3, r3, #4
  400976:	4413      	add	r3, r2
  400978:	330c      	adds	r3, #12
  40097a:	681b      	ldr	r3, [r3, #0]
  40097c:	4914      	ldr	r1, [pc, #80]	; (4009d0 <pio_handler_process+0xb0>)
  40097e:	68ba      	ldr	r2, [r7, #8]
  400980:	0112      	lsls	r2, r2, #4
  400982:	440a      	add	r2, r1
  400984:	6810      	ldr	r0, [r2, #0]
  400986:	4912      	ldr	r1, [pc, #72]	; (4009d0 <pio_handler_process+0xb0>)
  400988:	68ba      	ldr	r2, [r7, #8]
  40098a:	0112      	lsls	r2, r2, #4
  40098c:	440a      	add	r2, r1
  40098e:	3204      	adds	r2, #4
  400990:	6812      	ldr	r2, [r2, #0]
  400992:	4611      	mov	r1, r2
  400994:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400996:	4a0e      	ldr	r2, [pc, #56]	; (4009d0 <pio_handler_process+0xb0>)
  400998:	68bb      	ldr	r3, [r7, #8]
  40099a:	011b      	lsls	r3, r3, #4
  40099c:	4413      	add	r3, r2
  40099e:	3304      	adds	r3, #4
  4009a0:	681b      	ldr	r3, [r3, #0]
  4009a2:	43db      	mvns	r3, r3
  4009a4:	68fa      	ldr	r2, [r7, #12]
  4009a6:	4013      	ands	r3, r2
  4009a8:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4009aa:	68bb      	ldr	r3, [r7, #8]
  4009ac:	3301      	adds	r3, #1
  4009ae:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4009b0:	68bb      	ldr	r3, [r7, #8]
  4009b2:	2b06      	cmp	r3, #6
  4009b4:	d803      	bhi.n	4009be <pio_handler_process+0x9e>
		while (status != 0) {
  4009b6:	68fb      	ldr	r3, [r7, #12]
  4009b8:	2b00      	cmp	r3, #0
  4009ba:	d1c7      	bne.n	40094c <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4009bc:	e000      	b.n	4009c0 <pio_handler_process+0xa0>
				break;
  4009be:	bf00      	nop
}
  4009c0:	bf00      	nop
  4009c2:	3710      	adds	r7, #16
  4009c4:	46bd      	mov	sp, r7
  4009c6:	bd80      	pop	{r7, pc}
  4009c8:	004008f1 	.word	0x004008f1
  4009cc:	00400909 	.word	0x00400909
  4009d0:	20401370 	.word	0x20401370

004009d4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4009d4:	b580      	push	{r7, lr}
  4009d6:	b086      	sub	sp, #24
  4009d8:	af00      	add	r7, sp, #0
  4009da:	60f8      	str	r0, [r7, #12]
  4009dc:	60b9      	str	r1, [r7, #8]
  4009de:	607a      	str	r2, [r7, #4]
  4009e0:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4009e2:	4b21      	ldr	r3, [pc, #132]	; (400a68 <pio_handler_set+0x94>)
  4009e4:	681b      	ldr	r3, [r3, #0]
  4009e6:	2b06      	cmp	r3, #6
  4009e8:	d901      	bls.n	4009ee <pio_handler_set+0x1a>
		return 1;
  4009ea:	2301      	movs	r3, #1
  4009ec:	e038      	b.n	400a60 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4009ee:	2300      	movs	r3, #0
  4009f0:	75fb      	strb	r3, [r7, #23]
  4009f2:	e011      	b.n	400a18 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  4009f4:	7dfb      	ldrb	r3, [r7, #23]
  4009f6:	011b      	lsls	r3, r3, #4
  4009f8:	4a1c      	ldr	r2, [pc, #112]	; (400a6c <pio_handler_set+0x98>)
  4009fa:	4413      	add	r3, r2
  4009fc:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4009fe:	693b      	ldr	r3, [r7, #16]
  400a00:	681a      	ldr	r2, [r3, #0]
  400a02:	68bb      	ldr	r3, [r7, #8]
  400a04:	429a      	cmp	r2, r3
  400a06:	d104      	bne.n	400a12 <pio_handler_set+0x3e>
  400a08:	693b      	ldr	r3, [r7, #16]
  400a0a:	685a      	ldr	r2, [r3, #4]
  400a0c:	687b      	ldr	r3, [r7, #4]
  400a0e:	429a      	cmp	r2, r3
  400a10:	d008      	beq.n	400a24 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a12:	7dfb      	ldrb	r3, [r7, #23]
  400a14:	3301      	adds	r3, #1
  400a16:	75fb      	strb	r3, [r7, #23]
  400a18:	7dfa      	ldrb	r2, [r7, #23]
  400a1a:	4b13      	ldr	r3, [pc, #76]	; (400a68 <pio_handler_set+0x94>)
  400a1c:	681b      	ldr	r3, [r3, #0]
  400a1e:	429a      	cmp	r2, r3
  400a20:	d9e8      	bls.n	4009f4 <pio_handler_set+0x20>
  400a22:	e000      	b.n	400a26 <pio_handler_set+0x52>
			break;
  400a24:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400a26:	693b      	ldr	r3, [r7, #16]
  400a28:	68ba      	ldr	r2, [r7, #8]
  400a2a:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400a2c:	693b      	ldr	r3, [r7, #16]
  400a2e:	687a      	ldr	r2, [r7, #4]
  400a30:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400a32:	693b      	ldr	r3, [r7, #16]
  400a34:	683a      	ldr	r2, [r7, #0]
  400a36:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400a38:	693b      	ldr	r3, [r7, #16]
  400a3a:	6a3a      	ldr	r2, [r7, #32]
  400a3c:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400a3e:	7dfa      	ldrb	r2, [r7, #23]
  400a40:	4b09      	ldr	r3, [pc, #36]	; (400a68 <pio_handler_set+0x94>)
  400a42:	681b      	ldr	r3, [r3, #0]
  400a44:	3301      	adds	r3, #1
  400a46:	429a      	cmp	r2, r3
  400a48:	d104      	bne.n	400a54 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400a4a:	4b07      	ldr	r3, [pc, #28]	; (400a68 <pio_handler_set+0x94>)
  400a4c:	681b      	ldr	r3, [r3, #0]
  400a4e:	3301      	adds	r3, #1
  400a50:	4a05      	ldr	r2, [pc, #20]	; (400a68 <pio_handler_set+0x94>)
  400a52:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400a54:	683a      	ldr	r2, [r7, #0]
  400a56:	6879      	ldr	r1, [r7, #4]
  400a58:	68f8      	ldr	r0, [r7, #12]
  400a5a:	4b05      	ldr	r3, [pc, #20]	; (400a70 <pio_handler_set+0x9c>)
  400a5c:	4798      	blx	r3

	return 0;
  400a5e:	2300      	movs	r3, #0
}
  400a60:	4618      	mov	r0, r3
  400a62:	3718      	adds	r7, #24
  400a64:	46bd      	mov	sp, r7
  400a66:	bd80      	pop	{r7, pc}
  400a68:	204013e0 	.word	0x204013e0
  400a6c:	20401370 	.word	0x20401370
  400a70:	0040084d 	.word	0x0040084d

00400a74 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a74:	b580      	push	{r7, lr}
  400a76:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400a78:	210a      	movs	r1, #10
  400a7a:	4802      	ldr	r0, [pc, #8]	; (400a84 <PIOA_Handler+0x10>)
  400a7c:	4b02      	ldr	r3, [pc, #8]	; (400a88 <PIOA_Handler+0x14>)
  400a7e:	4798      	blx	r3
}
  400a80:	bf00      	nop
  400a82:	bd80      	pop	{r7, pc}
  400a84:	400e0e00 	.word	0x400e0e00
  400a88:	00400921 	.word	0x00400921

00400a8c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400a8c:	b580      	push	{r7, lr}
  400a8e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400a90:	210b      	movs	r1, #11
  400a92:	4802      	ldr	r0, [pc, #8]	; (400a9c <PIOB_Handler+0x10>)
  400a94:	4b02      	ldr	r3, [pc, #8]	; (400aa0 <PIOB_Handler+0x14>)
  400a96:	4798      	blx	r3
}
  400a98:	bf00      	nop
  400a9a:	bd80      	pop	{r7, pc}
  400a9c:	400e1000 	.word	0x400e1000
  400aa0:	00400921 	.word	0x00400921

00400aa4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400aa4:	b580      	push	{r7, lr}
  400aa6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400aa8:	210c      	movs	r1, #12
  400aaa:	4802      	ldr	r0, [pc, #8]	; (400ab4 <PIOC_Handler+0x10>)
  400aac:	4b02      	ldr	r3, [pc, #8]	; (400ab8 <PIOC_Handler+0x14>)
  400aae:	4798      	blx	r3
}
  400ab0:	bf00      	nop
  400ab2:	bd80      	pop	{r7, pc}
  400ab4:	400e1200 	.word	0x400e1200
  400ab8:	00400921 	.word	0x00400921

00400abc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400abc:	b580      	push	{r7, lr}
  400abe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400ac0:	2110      	movs	r1, #16
  400ac2:	4802      	ldr	r0, [pc, #8]	; (400acc <PIOD_Handler+0x10>)
  400ac4:	4b02      	ldr	r3, [pc, #8]	; (400ad0 <PIOD_Handler+0x14>)
  400ac6:	4798      	blx	r3
}
  400ac8:	bf00      	nop
  400aca:	bd80      	pop	{r7, pc}
  400acc:	400e1400 	.word	0x400e1400
  400ad0:	00400921 	.word	0x00400921

00400ad4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400ad4:	b580      	push	{r7, lr}
  400ad6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400ad8:	2111      	movs	r1, #17
  400ada:	4802      	ldr	r0, [pc, #8]	; (400ae4 <PIOE_Handler+0x10>)
  400adc:	4b02      	ldr	r3, [pc, #8]	; (400ae8 <PIOE_Handler+0x14>)
  400ade:	4798      	blx	r3
}
  400ae0:	bf00      	nop
  400ae2:	bd80      	pop	{r7, pc}
  400ae4:	400e1600 	.word	0x400e1600
  400ae8:	00400921 	.word	0x00400921

00400aec <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400aec:	b480      	push	{r7}
  400aee:	b083      	sub	sp, #12
  400af0:	af00      	add	r7, sp, #0
  400af2:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400af4:	687b      	ldr	r3, [r7, #4]
  400af6:	3b01      	subs	r3, #1
  400af8:	2b03      	cmp	r3, #3
  400afa:	d81a      	bhi.n	400b32 <pmc_mck_set_division+0x46>
  400afc:	a201      	add	r2, pc, #4	; (adr r2, 400b04 <pmc_mck_set_division+0x18>)
  400afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b02:	bf00      	nop
  400b04:	00400b15 	.word	0x00400b15
  400b08:	00400b1b 	.word	0x00400b1b
  400b0c:	00400b23 	.word	0x00400b23
  400b10:	00400b2b 	.word	0x00400b2b
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b14:	2300      	movs	r3, #0
  400b16:	607b      	str	r3, [r7, #4]
			break;
  400b18:	e00e      	b.n	400b38 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400b1a:	f44f 7380 	mov.w	r3, #256	; 0x100
  400b1e:	607b      	str	r3, [r7, #4]
			break;
  400b20:	e00a      	b.n	400b38 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400b22:	f44f 7340 	mov.w	r3, #768	; 0x300
  400b26:	607b      	str	r3, [r7, #4]
			break;
  400b28:	e006      	b.n	400b38 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400b2a:	f44f 7300 	mov.w	r3, #512	; 0x200
  400b2e:	607b      	str	r3, [r7, #4]
			break;
  400b30:	e002      	b.n	400b38 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b32:	2300      	movs	r3, #0
  400b34:	607b      	str	r3, [r7, #4]
			break;
  400b36:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400b38:	490a      	ldr	r1, [pc, #40]	; (400b64 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400b3a:	4b0a      	ldr	r3, [pc, #40]	; (400b64 <pmc_mck_set_division+0x78>)
  400b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b3e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400b42:	687b      	ldr	r3, [r7, #4]
  400b44:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400b46:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400b48:	bf00      	nop
  400b4a:	4b06      	ldr	r3, [pc, #24]	; (400b64 <pmc_mck_set_division+0x78>)
  400b4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b4e:	f003 0308 	and.w	r3, r3, #8
  400b52:	2b00      	cmp	r3, #0
  400b54:	d0f9      	beq.n	400b4a <pmc_mck_set_division+0x5e>
}
  400b56:	bf00      	nop
  400b58:	370c      	adds	r7, #12
  400b5a:	46bd      	mov	sp, r7
  400b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b60:	4770      	bx	lr
  400b62:	bf00      	nop
  400b64:	400e0600 	.word	0x400e0600

00400b68 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400b68:	b480      	push	{r7}
  400b6a:	b085      	sub	sp, #20
  400b6c:	af00      	add	r7, sp, #0
  400b6e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b70:	491d      	ldr	r1, [pc, #116]	; (400be8 <pmc_switch_mck_to_pllack+0x80>)
  400b72:	4b1d      	ldr	r3, [pc, #116]	; (400be8 <pmc_switch_mck_to_pllack+0x80>)
  400b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b76:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400b7a:	687b      	ldr	r3, [r7, #4]
  400b7c:	4313      	orrs	r3, r2
  400b7e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b84:	60fb      	str	r3, [r7, #12]
  400b86:	e007      	b.n	400b98 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b88:	68fb      	ldr	r3, [r7, #12]
  400b8a:	2b00      	cmp	r3, #0
  400b8c:	d101      	bne.n	400b92 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400b8e:	2301      	movs	r3, #1
  400b90:	e023      	b.n	400bda <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400b92:	68fb      	ldr	r3, [r7, #12]
  400b94:	3b01      	subs	r3, #1
  400b96:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b98:	4b13      	ldr	r3, [pc, #76]	; (400be8 <pmc_switch_mck_to_pllack+0x80>)
  400b9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b9c:	f003 0308 	and.w	r3, r3, #8
  400ba0:	2b00      	cmp	r3, #0
  400ba2:	d0f1      	beq.n	400b88 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ba4:	4a10      	ldr	r2, [pc, #64]	; (400be8 <pmc_switch_mck_to_pllack+0x80>)
  400ba6:	4b10      	ldr	r3, [pc, #64]	; (400be8 <pmc_switch_mck_to_pllack+0x80>)
  400ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400baa:	f023 0303 	bic.w	r3, r3, #3
  400bae:	f043 0302 	orr.w	r3, r3, #2
  400bb2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400bb8:	60fb      	str	r3, [r7, #12]
  400bba:	e007      	b.n	400bcc <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bbc:	68fb      	ldr	r3, [r7, #12]
  400bbe:	2b00      	cmp	r3, #0
  400bc0:	d101      	bne.n	400bc6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400bc2:	2301      	movs	r3, #1
  400bc4:	e009      	b.n	400bda <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400bc6:	68fb      	ldr	r3, [r7, #12]
  400bc8:	3b01      	subs	r3, #1
  400bca:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bcc:	4b06      	ldr	r3, [pc, #24]	; (400be8 <pmc_switch_mck_to_pllack+0x80>)
  400bce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bd0:	f003 0308 	and.w	r3, r3, #8
  400bd4:	2b00      	cmp	r3, #0
  400bd6:	d0f1      	beq.n	400bbc <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400bd8:	2300      	movs	r3, #0
}
  400bda:	4618      	mov	r0, r3
  400bdc:	3714      	adds	r7, #20
  400bde:	46bd      	mov	sp, r7
  400be0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400be4:	4770      	bx	lr
  400be6:	bf00      	nop
  400be8:	400e0600 	.word	0x400e0600

00400bec <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400bec:	b480      	push	{r7}
  400bee:	b083      	sub	sp, #12
  400bf0:	af00      	add	r7, sp, #0
  400bf2:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400bf4:	687b      	ldr	r3, [r7, #4]
  400bf6:	2b01      	cmp	r3, #1
  400bf8:	d105      	bne.n	400c06 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400bfa:	4907      	ldr	r1, [pc, #28]	; (400c18 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400bfc:	4b06      	ldr	r3, [pc, #24]	; (400c18 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400bfe:	689a      	ldr	r2, [r3, #8]
  400c00:	4b06      	ldr	r3, [pc, #24]	; (400c1c <pmc_switch_sclk_to_32kxtal+0x30>)
  400c02:	4313      	orrs	r3, r2
  400c04:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400c06:	4b04      	ldr	r3, [pc, #16]	; (400c18 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c08:	4a05      	ldr	r2, [pc, #20]	; (400c20 <pmc_switch_sclk_to_32kxtal+0x34>)
  400c0a:	601a      	str	r2, [r3, #0]
}
  400c0c:	bf00      	nop
  400c0e:	370c      	adds	r7, #12
  400c10:	46bd      	mov	sp, r7
  400c12:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c16:	4770      	bx	lr
  400c18:	400e1810 	.word	0x400e1810
  400c1c:	a5100000 	.word	0xa5100000
  400c20:	a5000008 	.word	0xa5000008

00400c24 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400c24:	b480      	push	{r7}
  400c26:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400c28:	4b09      	ldr	r3, [pc, #36]	; (400c50 <pmc_osc_is_ready_32kxtal+0x2c>)
  400c2a:	695b      	ldr	r3, [r3, #20]
  400c2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400c30:	2b00      	cmp	r3, #0
  400c32:	d007      	beq.n	400c44 <pmc_osc_is_ready_32kxtal+0x20>
  400c34:	4b07      	ldr	r3, [pc, #28]	; (400c54 <pmc_osc_is_ready_32kxtal+0x30>)
  400c36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400c3c:	2b00      	cmp	r3, #0
  400c3e:	d001      	beq.n	400c44 <pmc_osc_is_ready_32kxtal+0x20>
  400c40:	2301      	movs	r3, #1
  400c42:	e000      	b.n	400c46 <pmc_osc_is_ready_32kxtal+0x22>
  400c44:	2300      	movs	r3, #0
}
  400c46:	4618      	mov	r0, r3
  400c48:	46bd      	mov	sp, r7
  400c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c4e:	4770      	bx	lr
  400c50:	400e1810 	.word	0x400e1810
  400c54:	400e0600 	.word	0x400e0600

00400c58 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400c58:	b480      	push	{r7}
  400c5a:	b083      	sub	sp, #12
  400c5c:	af00      	add	r7, sp, #0
  400c5e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400c60:	4915      	ldr	r1, [pc, #84]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400c62:	4b15      	ldr	r3, [pc, #84]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400c64:	6a1a      	ldr	r2, [r3, #32]
  400c66:	4b15      	ldr	r3, [pc, #84]	; (400cbc <pmc_switch_mainck_to_fastrc+0x64>)
  400c68:	4313      	orrs	r3, r2
  400c6a:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c6c:	bf00      	nop
  400c6e:	4b12      	ldr	r3, [pc, #72]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400c70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400c76:	2b00      	cmp	r3, #0
  400c78:	d0f9      	beq.n	400c6e <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c7a:	490f      	ldr	r1, [pc, #60]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400c7c:	4b0e      	ldr	r3, [pc, #56]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400c7e:	6a1a      	ldr	r2, [r3, #32]
  400c80:	4b0f      	ldr	r3, [pc, #60]	; (400cc0 <pmc_switch_mainck_to_fastrc+0x68>)
  400c82:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400c84:	687a      	ldr	r2, [r7, #4]
  400c86:	4313      	orrs	r3, r2
  400c88:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c8c:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c8e:	bf00      	nop
  400c90:	4b09      	ldr	r3, [pc, #36]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400c92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400c98:	2b00      	cmp	r3, #0
  400c9a:	d0f9      	beq.n	400c90 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400c9c:	4906      	ldr	r1, [pc, #24]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400c9e:	4b06      	ldr	r3, [pc, #24]	; (400cb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400ca0:	6a1a      	ldr	r2, [r3, #32]
  400ca2:	4b08      	ldr	r3, [pc, #32]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400ca4:	4013      	ands	r3, r2
  400ca6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400caa:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400cac:	bf00      	nop
  400cae:	370c      	adds	r7, #12
  400cb0:	46bd      	mov	sp, r7
  400cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cb6:	4770      	bx	lr
  400cb8:	400e0600 	.word	0x400e0600
  400cbc:	00370008 	.word	0x00370008
  400cc0:	ffc8ff8f 	.word	0xffc8ff8f
  400cc4:	fec8ffff 	.word	0xfec8ffff

00400cc8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400cc8:	b480      	push	{r7}
  400cca:	b083      	sub	sp, #12
  400ccc:	af00      	add	r7, sp, #0
  400cce:	6078      	str	r0, [r7, #4]
  400cd0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400cd2:	687b      	ldr	r3, [r7, #4]
  400cd4:	2b00      	cmp	r3, #0
  400cd6:	d008      	beq.n	400cea <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400cd8:	4913      	ldr	r1, [pc, #76]	; (400d28 <pmc_switch_mainck_to_xtal+0x60>)
  400cda:	4b13      	ldr	r3, [pc, #76]	; (400d28 <pmc_switch_mainck_to_xtal+0x60>)
  400cdc:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400cde:	4a13      	ldr	r2, [pc, #76]	; (400d2c <pmc_switch_mainck_to_xtal+0x64>)
  400ce0:	401a      	ands	r2, r3
  400ce2:	4b13      	ldr	r3, [pc, #76]	; (400d30 <pmc_switch_mainck_to_xtal+0x68>)
  400ce4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ce6:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400ce8:	e018      	b.n	400d1c <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400cea:	490f      	ldr	r1, [pc, #60]	; (400d28 <pmc_switch_mainck_to_xtal+0x60>)
  400cec:	4b0e      	ldr	r3, [pc, #56]	; (400d28 <pmc_switch_mainck_to_xtal+0x60>)
  400cee:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400cf0:	4b10      	ldr	r3, [pc, #64]	; (400d34 <pmc_switch_mainck_to_xtal+0x6c>)
  400cf2:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400cf4:	683a      	ldr	r2, [r7, #0]
  400cf6:	0212      	lsls	r2, r2, #8
  400cf8:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400cfa:	431a      	orrs	r2, r3
  400cfc:	4b0e      	ldr	r3, [pc, #56]	; (400d38 <pmc_switch_mainck_to_xtal+0x70>)
  400cfe:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d00:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400d02:	bf00      	nop
  400d04:	4b08      	ldr	r3, [pc, #32]	; (400d28 <pmc_switch_mainck_to_xtal+0x60>)
  400d06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d08:	f003 0301 	and.w	r3, r3, #1
  400d0c:	2b00      	cmp	r3, #0
  400d0e:	d0f9      	beq.n	400d04 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400d10:	4905      	ldr	r1, [pc, #20]	; (400d28 <pmc_switch_mainck_to_xtal+0x60>)
  400d12:	4b05      	ldr	r3, [pc, #20]	; (400d28 <pmc_switch_mainck_to_xtal+0x60>)
  400d14:	6a1a      	ldr	r2, [r3, #32]
  400d16:	4b09      	ldr	r3, [pc, #36]	; (400d3c <pmc_switch_mainck_to_xtal+0x74>)
  400d18:	4313      	orrs	r3, r2
  400d1a:	620b      	str	r3, [r1, #32]
}
  400d1c:	bf00      	nop
  400d1e:	370c      	adds	r7, #12
  400d20:	46bd      	mov	sp, r7
  400d22:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d26:	4770      	bx	lr
  400d28:	400e0600 	.word	0x400e0600
  400d2c:	fec8fffc 	.word	0xfec8fffc
  400d30:	01370002 	.word	0x01370002
  400d34:	ffc8fffc 	.word	0xffc8fffc
  400d38:	00370001 	.word	0x00370001
  400d3c:	01370000 	.word	0x01370000

00400d40 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400d40:	b480      	push	{r7}
  400d42:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400d44:	4b04      	ldr	r3, [pc, #16]	; (400d58 <pmc_osc_is_ready_mainck+0x18>)
  400d46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400d4c:	4618      	mov	r0, r3
  400d4e:	46bd      	mov	sp, r7
  400d50:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d54:	4770      	bx	lr
  400d56:	bf00      	nop
  400d58:	400e0600 	.word	0x400e0600

00400d5c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400d5c:	b480      	push	{r7}
  400d5e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400d60:	4b04      	ldr	r3, [pc, #16]	; (400d74 <pmc_disable_pllack+0x18>)
  400d62:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400d66:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400d68:	bf00      	nop
  400d6a:	46bd      	mov	sp, r7
  400d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d70:	4770      	bx	lr
  400d72:	bf00      	nop
  400d74:	400e0600 	.word	0x400e0600

00400d78 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400d78:	b480      	push	{r7}
  400d7a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400d7c:	4b04      	ldr	r3, [pc, #16]	; (400d90 <pmc_is_locked_pllack+0x18>)
  400d7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d80:	f003 0302 	and.w	r3, r3, #2
}
  400d84:	4618      	mov	r0, r3
  400d86:	46bd      	mov	sp, r7
  400d88:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d8c:	4770      	bx	lr
  400d8e:	bf00      	nop
  400d90:	400e0600 	.word	0x400e0600

00400d94 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400d94:	b480      	push	{r7}
  400d96:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400d98:	4b04      	ldr	r3, [pc, #16]	; (400dac <pmc_is_locked_upll+0x18>)
  400d9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400da0:	4618      	mov	r0, r3
  400da2:	46bd      	mov	sp, r7
  400da4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da8:	4770      	bx	lr
  400daa:	bf00      	nop
  400dac:	400e0600 	.word	0x400e0600

00400db0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400db0:	b480      	push	{r7}
  400db2:	b083      	sub	sp, #12
  400db4:	af00      	add	r7, sp, #0
  400db6:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400db8:	687b      	ldr	r3, [r7, #4]
  400dba:	2b3f      	cmp	r3, #63	; 0x3f
  400dbc:	d901      	bls.n	400dc2 <pmc_enable_periph_clk+0x12>
		return 1;
  400dbe:	2301      	movs	r3, #1
  400dc0:	e02f      	b.n	400e22 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400dc2:	687b      	ldr	r3, [r7, #4]
  400dc4:	2b1f      	cmp	r3, #31
  400dc6:	d813      	bhi.n	400df0 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400dc8:	4b19      	ldr	r3, [pc, #100]	; (400e30 <pmc_enable_periph_clk+0x80>)
  400dca:	699a      	ldr	r2, [r3, #24]
  400dcc:	2101      	movs	r1, #1
  400dce:	687b      	ldr	r3, [r7, #4]
  400dd0:	fa01 f303 	lsl.w	r3, r1, r3
  400dd4:	401a      	ands	r2, r3
  400dd6:	2101      	movs	r1, #1
  400dd8:	687b      	ldr	r3, [r7, #4]
  400dda:	fa01 f303 	lsl.w	r3, r1, r3
  400dde:	429a      	cmp	r2, r3
  400de0:	d01e      	beq.n	400e20 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400de2:	4a13      	ldr	r2, [pc, #76]	; (400e30 <pmc_enable_periph_clk+0x80>)
  400de4:	2101      	movs	r1, #1
  400de6:	687b      	ldr	r3, [r7, #4]
  400de8:	fa01 f303 	lsl.w	r3, r1, r3
  400dec:	6113      	str	r3, [r2, #16]
  400dee:	e017      	b.n	400e20 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400df0:	687b      	ldr	r3, [r7, #4]
  400df2:	3b20      	subs	r3, #32
  400df4:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400df6:	4b0e      	ldr	r3, [pc, #56]	; (400e30 <pmc_enable_periph_clk+0x80>)
  400df8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400dfc:	2101      	movs	r1, #1
  400dfe:	687b      	ldr	r3, [r7, #4]
  400e00:	fa01 f303 	lsl.w	r3, r1, r3
  400e04:	401a      	ands	r2, r3
  400e06:	2101      	movs	r1, #1
  400e08:	687b      	ldr	r3, [r7, #4]
  400e0a:	fa01 f303 	lsl.w	r3, r1, r3
  400e0e:	429a      	cmp	r2, r3
  400e10:	d006      	beq.n	400e20 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e12:	4a07      	ldr	r2, [pc, #28]	; (400e30 <pmc_enable_periph_clk+0x80>)
  400e14:	2101      	movs	r1, #1
  400e16:	687b      	ldr	r3, [r7, #4]
  400e18:	fa01 f303 	lsl.w	r3, r1, r3
  400e1c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400e20:	2300      	movs	r3, #0
}
  400e22:	4618      	mov	r0, r3
  400e24:	370c      	adds	r7, #12
  400e26:	46bd      	mov	sp, r7
  400e28:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e2c:	4770      	bx	lr
  400e2e:	bf00      	nop
  400e30:	400e0600 	.word	0x400e0600

00400e34 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400e34:	b480      	push	{r7}
  400e36:	b083      	sub	sp, #12
  400e38:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400e3a:	f3ef 8310 	mrs	r3, PRIMASK
  400e3e:	607b      	str	r3, [r7, #4]
  return(result);
  400e40:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400e42:	2b00      	cmp	r3, #0
  400e44:	bf0c      	ite	eq
  400e46:	2301      	moveq	r3, #1
  400e48:	2300      	movne	r3, #0
  400e4a:	b2db      	uxtb	r3, r3
  400e4c:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400e4e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400e50:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400e54:	4b04      	ldr	r3, [pc, #16]	; (400e68 <cpu_irq_save+0x34>)
  400e56:	2200      	movs	r2, #0
  400e58:	701a      	strb	r2, [r3, #0]
	return flags;
  400e5a:	683b      	ldr	r3, [r7, #0]
}
  400e5c:	4618      	mov	r0, r3
  400e5e:	370c      	adds	r7, #12
  400e60:	46bd      	mov	sp, r7
  400e62:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e66:	4770      	bx	lr
  400e68:	2040000a 	.word	0x2040000a

00400e6c <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400e6c:	b480      	push	{r7}
  400e6e:	b083      	sub	sp, #12
  400e70:	af00      	add	r7, sp, #0
  400e72:	6078      	str	r0, [r7, #4]
	return (flags);
  400e74:	687b      	ldr	r3, [r7, #4]
  400e76:	2b00      	cmp	r3, #0
  400e78:	bf14      	ite	ne
  400e7a:	2301      	movne	r3, #1
  400e7c:	2300      	moveq	r3, #0
  400e7e:	b2db      	uxtb	r3, r3
}
  400e80:	4618      	mov	r0, r3
  400e82:	370c      	adds	r7, #12
  400e84:	46bd      	mov	sp, r7
  400e86:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e8a:	4770      	bx	lr

00400e8c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  400e8c:	b580      	push	{r7, lr}
  400e8e:	b082      	sub	sp, #8
  400e90:	af00      	add	r7, sp, #0
  400e92:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  400e94:	6878      	ldr	r0, [r7, #4]
  400e96:	4b07      	ldr	r3, [pc, #28]	; (400eb4 <cpu_irq_restore+0x28>)
  400e98:	4798      	blx	r3
  400e9a:	4603      	mov	r3, r0
  400e9c:	2b00      	cmp	r3, #0
  400e9e:	d005      	beq.n	400eac <cpu_irq_restore+0x20>
		cpu_irq_enable();
  400ea0:	4b05      	ldr	r3, [pc, #20]	; (400eb8 <cpu_irq_restore+0x2c>)
  400ea2:	2201      	movs	r2, #1
  400ea4:	701a      	strb	r2, [r3, #0]
  400ea6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400eaa:	b662      	cpsie	i
}
  400eac:	bf00      	nop
  400eae:	3708      	adds	r7, #8
  400eb0:	46bd      	mov	sp, r7
  400eb2:	bd80      	pop	{r7, pc}
  400eb4:	00400e6d 	.word	0x00400e6d
  400eb8:	2040000a 	.word	0x2040000a

00400ebc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400ebc:	b580      	push	{r7, lr}
  400ebe:	b084      	sub	sp, #16
  400ec0:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  400ec2:	4b1e      	ldr	r3, [pc, #120]	; (400f3c <Reset_Handler+0x80>)
  400ec4:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  400ec6:	4b1e      	ldr	r3, [pc, #120]	; (400f40 <Reset_Handler+0x84>)
  400ec8:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  400eca:	68fa      	ldr	r2, [r7, #12]
  400ecc:	68bb      	ldr	r3, [r7, #8]
  400ece:	429a      	cmp	r2, r3
  400ed0:	d00c      	beq.n	400eec <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  400ed2:	e007      	b.n	400ee4 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  400ed4:	68bb      	ldr	r3, [r7, #8]
  400ed6:	1d1a      	adds	r2, r3, #4
  400ed8:	60ba      	str	r2, [r7, #8]
  400eda:	68fa      	ldr	r2, [r7, #12]
  400edc:	1d11      	adds	r1, r2, #4
  400ede:	60f9      	str	r1, [r7, #12]
  400ee0:	6812      	ldr	r2, [r2, #0]
  400ee2:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  400ee4:	68bb      	ldr	r3, [r7, #8]
  400ee6:	4a17      	ldr	r2, [pc, #92]	; (400f44 <Reset_Handler+0x88>)
  400ee8:	4293      	cmp	r3, r2
  400eea:	d3f3      	bcc.n	400ed4 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400eec:	4b16      	ldr	r3, [pc, #88]	; (400f48 <Reset_Handler+0x8c>)
  400eee:	60bb      	str	r3, [r7, #8]
  400ef0:	e004      	b.n	400efc <Reset_Handler+0x40>
                *pDest++ = 0;
  400ef2:	68bb      	ldr	r3, [r7, #8]
  400ef4:	1d1a      	adds	r2, r3, #4
  400ef6:	60ba      	str	r2, [r7, #8]
  400ef8:	2200      	movs	r2, #0
  400efa:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  400efc:	68bb      	ldr	r3, [r7, #8]
  400efe:	4a13      	ldr	r2, [pc, #76]	; (400f4c <Reset_Handler+0x90>)
  400f00:	4293      	cmp	r3, r2
  400f02:	d3f6      	bcc.n	400ef2 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  400f04:	4b12      	ldr	r3, [pc, #72]	; (400f50 <Reset_Handler+0x94>)
  400f06:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400f08:	4a12      	ldr	r2, [pc, #72]	; (400f54 <Reset_Handler+0x98>)
  400f0a:	68fb      	ldr	r3, [r7, #12]
  400f0c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400f10:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  400f12:	4b11      	ldr	r3, [pc, #68]	; (400f58 <Reset_Handler+0x9c>)
  400f14:	4798      	blx	r3
  400f16:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  400f18:	4a10      	ldr	r2, [pc, #64]	; (400f5c <Reset_Handler+0xa0>)
  400f1a:	4b10      	ldr	r3, [pc, #64]	; (400f5c <Reset_Handler+0xa0>)
  400f1c:	681b      	ldr	r3, [r3, #0]
  400f1e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400f22:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400f24:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400f28:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  400f2c:	6878      	ldr	r0, [r7, #4]
  400f2e:	4b0c      	ldr	r3, [pc, #48]	; (400f60 <Reset_Handler+0xa4>)
  400f30:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  400f32:	4b0c      	ldr	r3, [pc, #48]	; (400f64 <Reset_Handler+0xa8>)
  400f34:	4798      	blx	r3

        /* Branch to main function */
        main();
  400f36:	4b0c      	ldr	r3, [pc, #48]	; (400f68 <Reset_Handler+0xac>)
  400f38:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  400f3a:	e7fe      	b.n	400f3a <Reset_Handler+0x7e>
  400f3c:	004029ac 	.word	0x004029ac
  400f40:	20400000 	.word	0x20400000
  400f44:	20401354 	.word	0x20401354
  400f48:	20401354 	.word	0x20401354
  400f4c:	20401418 	.word	0x20401418
  400f50:	00400000 	.word	0x00400000
  400f54:	e000ed00 	.word	0xe000ed00
  400f58:	00400e35 	.word	0x00400e35
  400f5c:	e000ed88 	.word	0xe000ed88
  400f60:	00400e8d 	.word	0x00400e8d
  400f64:	0040280d 	.word	0x0040280d
  400f68:	00401959 	.word	0x00401959

00400f6c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400f6c:	b480      	push	{r7}
  400f6e:	af00      	add	r7, sp, #0
        while (1) {
  400f70:	e7fe      	b.n	400f70 <Dummy_Handler+0x4>
	...

00400f74 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  400f74:	b480      	push	{r7}
  400f76:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400f78:	4b52      	ldr	r3, [pc, #328]	; (4010c4 <SystemCoreClockUpdate+0x150>)
  400f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f7c:	f003 0303 	and.w	r3, r3, #3
  400f80:	2b01      	cmp	r3, #1
  400f82:	d014      	beq.n	400fae <SystemCoreClockUpdate+0x3a>
  400f84:	2b01      	cmp	r3, #1
  400f86:	d302      	bcc.n	400f8e <SystemCoreClockUpdate+0x1a>
  400f88:	2b02      	cmp	r3, #2
  400f8a:	d038      	beq.n	400ffe <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  400f8c:	e07a      	b.n	401084 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400f8e:	4b4e      	ldr	r3, [pc, #312]	; (4010c8 <SystemCoreClockUpdate+0x154>)
  400f90:	695b      	ldr	r3, [r3, #20]
  400f92:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400f96:	2b00      	cmp	r3, #0
  400f98:	d004      	beq.n	400fa4 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400f9a:	4b4c      	ldr	r3, [pc, #304]	; (4010cc <SystemCoreClockUpdate+0x158>)
  400f9c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400fa0:	601a      	str	r2, [r3, #0]
    break;
  400fa2:	e06f      	b.n	401084 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400fa4:	4b49      	ldr	r3, [pc, #292]	; (4010cc <SystemCoreClockUpdate+0x158>)
  400fa6:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  400faa:	601a      	str	r2, [r3, #0]
    break;
  400fac:	e06a      	b.n	401084 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400fae:	4b45      	ldr	r3, [pc, #276]	; (4010c4 <SystemCoreClockUpdate+0x150>)
  400fb0:	6a1b      	ldr	r3, [r3, #32]
  400fb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400fb6:	2b00      	cmp	r3, #0
  400fb8:	d003      	beq.n	400fc2 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400fba:	4b44      	ldr	r3, [pc, #272]	; (4010cc <SystemCoreClockUpdate+0x158>)
  400fbc:	4a44      	ldr	r2, [pc, #272]	; (4010d0 <SystemCoreClockUpdate+0x15c>)
  400fbe:	601a      	str	r2, [r3, #0]
    break;
  400fc0:	e060      	b.n	401084 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400fc2:	4b42      	ldr	r3, [pc, #264]	; (4010cc <SystemCoreClockUpdate+0x158>)
  400fc4:	4a43      	ldr	r2, [pc, #268]	; (4010d4 <SystemCoreClockUpdate+0x160>)
  400fc6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400fc8:	4b3e      	ldr	r3, [pc, #248]	; (4010c4 <SystemCoreClockUpdate+0x150>)
  400fca:	6a1b      	ldr	r3, [r3, #32]
  400fcc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400fd0:	2b10      	cmp	r3, #16
  400fd2:	d004      	beq.n	400fde <SystemCoreClockUpdate+0x6a>
  400fd4:	2b20      	cmp	r3, #32
  400fd6:	d008      	beq.n	400fea <SystemCoreClockUpdate+0x76>
  400fd8:	2b00      	cmp	r3, #0
  400fda:	d00e      	beq.n	400ffa <SystemCoreClockUpdate+0x86>
          break;
  400fdc:	e00e      	b.n	400ffc <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  400fde:	4b3b      	ldr	r3, [pc, #236]	; (4010cc <SystemCoreClockUpdate+0x158>)
  400fe0:	681b      	ldr	r3, [r3, #0]
  400fe2:	005b      	lsls	r3, r3, #1
  400fe4:	4a39      	ldr	r2, [pc, #228]	; (4010cc <SystemCoreClockUpdate+0x158>)
  400fe6:	6013      	str	r3, [r2, #0]
          break;
  400fe8:	e008      	b.n	400ffc <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  400fea:	4b38      	ldr	r3, [pc, #224]	; (4010cc <SystemCoreClockUpdate+0x158>)
  400fec:	681a      	ldr	r2, [r3, #0]
  400fee:	4613      	mov	r3, r2
  400ff0:	005b      	lsls	r3, r3, #1
  400ff2:	4413      	add	r3, r2
  400ff4:	4a35      	ldr	r2, [pc, #212]	; (4010cc <SystemCoreClockUpdate+0x158>)
  400ff6:	6013      	str	r3, [r2, #0]
          break;
  400ff8:	e000      	b.n	400ffc <SystemCoreClockUpdate+0x88>
          break;
  400ffa:	bf00      	nop
    break;
  400ffc:	e042      	b.n	401084 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400ffe:	4b31      	ldr	r3, [pc, #196]	; (4010c4 <SystemCoreClockUpdate+0x150>)
  401000:	6a1b      	ldr	r3, [r3, #32]
  401002:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401006:	2b00      	cmp	r3, #0
  401008:	d003      	beq.n	401012 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40100a:	4b30      	ldr	r3, [pc, #192]	; (4010cc <SystemCoreClockUpdate+0x158>)
  40100c:	4a30      	ldr	r2, [pc, #192]	; (4010d0 <SystemCoreClockUpdate+0x15c>)
  40100e:	601a      	str	r2, [r3, #0]
  401010:	e01c      	b.n	40104c <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401012:	4b2e      	ldr	r3, [pc, #184]	; (4010cc <SystemCoreClockUpdate+0x158>)
  401014:	4a2f      	ldr	r2, [pc, #188]	; (4010d4 <SystemCoreClockUpdate+0x160>)
  401016:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401018:	4b2a      	ldr	r3, [pc, #168]	; (4010c4 <SystemCoreClockUpdate+0x150>)
  40101a:	6a1b      	ldr	r3, [r3, #32]
  40101c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401020:	2b10      	cmp	r3, #16
  401022:	d004      	beq.n	40102e <SystemCoreClockUpdate+0xba>
  401024:	2b20      	cmp	r3, #32
  401026:	d008      	beq.n	40103a <SystemCoreClockUpdate+0xc6>
  401028:	2b00      	cmp	r3, #0
  40102a:	d00e      	beq.n	40104a <SystemCoreClockUpdate+0xd6>
          break;
  40102c:	e00e      	b.n	40104c <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  40102e:	4b27      	ldr	r3, [pc, #156]	; (4010cc <SystemCoreClockUpdate+0x158>)
  401030:	681b      	ldr	r3, [r3, #0]
  401032:	005b      	lsls	r3, r3, #1
  401034:	4a25      	ldr	r2, [pc, #148]	; (4010cc <SystemCoreClockUpdate+0x158>)
  401036:	6013      	str	r3, [r2, #0]
          break;
  401038:	e008      	b.n	40104c <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  40103a:	4b24      	ldr	r3, [pc, #144]	; (4010cc <SystemCoreClockUpdate+0x158>)
  40103c:	681a      	ldr	r2, [r3, #0]
  40103e:	4613      	mov	r3, r2
  401040:	005b      	lsls	r3, r3, #1
  401042:	4413      	add	r3, r2
  401044:	4a21      	ldr	r2, [pc, #132]	; (4010cc <SystemCoreClockUpdate+0x158>)
  401046:	6013      	str	r3, [r2, #0]
          break;
  401048:	e000      	b.n	40104c <SystemCoreClockUpdate+0xd8>
          break;
  40104a:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40104c:	4b1d      	ldr	r3, [pc, #116]	; (4010c4 <SystemCoreClockUpdate+0x150>)
  40104e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401050:	f003 0303 	and.w	r3, r3, #3
  401054:	2b02      	cmp	r3, #2
  401056:	d114      	bne.n	401082 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401058:	4b1a      	ldr	r3, [pc, #104]	; (4010c4 <SystemCoreClockUpdate+0x150>)
  40105a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40105c:	0c1b      	lsrs	r3, r3, #16
  40105e:	f3c3 030a 	ubfx	r3, r3, #0, #11
  401062:	3301      	adds	r3, #1
  401064:	4a19      	ldr	r2, [pc, #100]	; (4010cc <SystemCoreClockUpdate+0x158>)
  401066:	6812      	ldr	r2, [r2, #0]
  401068:	fb02 f303 	mul.w	r3, r2, r3
  40106c:	4a17      	ldr	r2, [pc, #92]	; (4010cc <SystemCoreClockUpdate+0x158>)
  40106e:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401070:	4b14      	ldr	r3, [pc, #80]	; (4010c4 <SystemCoreClockUpdate+0x150>)
  401072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401074:	b2db      	uxtb	r3, r3
  401076:	4a15      	ldr	r2, [pc, #84]	; (4010cc <SystemCoreClockUpdate+0x158>)
  401078:	6812      	ldr	r2, [r2, #0]
  40107a:	fbb2 f3f3 	udiv	r3, r2, r3
  40107e:	4a13      	ldr	r2, [pc, #76]	; (4010cc <SystemCoreClockUpdate+0x158>)
  401080:	6013      	str	r3, [r2, #0]
    break;
  401082:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401084:	4b0f      	ldr	r3, [pc, #60]	; (4010c4 <SystemCoreClockUpdate+0x150>)
  401086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401088:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40108c:	2b70      	cmp	r3, #112	; 0x70
  40108e:	d108      	bne.n	4010a2 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401090:	4b0e      	ldr	r3, [pc, #56]	; (4010cc <SystemCoreClockUpdate+0x158>)
  401092:	681b      	ldr	r3, [r3, #0]
  401094:	4a10      	ldr	r2, [pc, #64]	; (4010d8 <SystemCoreClockUpdate+0x164>)
  401096:	fba2 2303 	umull	r2, r3, r2, r3
  40109a:	085b      	lsrs	r3, r3, #1
  40109c:	4a0b      	ldr	r2, [pc, #44]	; (4010cc <SystemCoreClockUpdate+0x158>)
  40109e:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4010a0:	e00a      	b.n	4010b8 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4010a2:	4b08      	ldr	r3, [pc, #32]	; (4010c4 <SystemCoreClockUpdate+0x150>)
  4010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010a6:	091b      	lsrs	r3, r3, #4
  4010a8:	f003 0307 	and.w	r3, r3, #7
  4010ac:	4a07      	ldr	r2, [pc, #28]	; (4010cc <SystemCoreClockUpdate+0x158>)
  4010ae:	6812      	ldr	r2, [r2, #0]
  4010b0:	fa22 f303 	lsr.w	r3, r2, r3
  4010b4:	4a05      	ldr	r2, [pc, #20]	; (4010cc <SystemCoreClockUpdate+0x158>)
  4010b6:	6013      	str	r3, [r2, #0]
}
  4010b8:	bf00      	nop
  4010ba:	46bd      	mov	sp, r7
  4010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010c0:	4770      	bx	lr
  4010c2:	bf00      	nop
  4010c4:	400e0600 	.word	0x400e0600
  4010c8:	400e1810 	.word	0x400e1810
  4010cc:	2040000c 	.word	0x2040000c
  4010d0:	00b71b00 	.word	0x00b71b00
  4010d4:	003d0900 	.word	0x003d0900
  4010d8:	aaaaaaab 	.word	0xaaaaaaab

004010dc <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  4010dc:	b480      	push	{r7}
  4010de:	b083      	sub	sp, #12
  4010e0:	af00      	add	r7, sp, #0
  4010e2:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4010e4:	687b      	ldr	r3, [r7, #4]
  4010e6:	4a19      	ldr	r2, [pc, #100]	; (40114c <system_init_flash+0x70>)
  4010e8:	4293      	cmp	r3, r2
  4010ea:	d804      	bhi.n	4010f6 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4010ec:	4b18      	ldr	r3, [pc, #96]	; (401150 <system_init_flash+0x74>)
  4010ee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4010f2:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4010f4:	e023      	b.n	40113e <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  4010f6:	687b      	ldr	r3, [r7, #4]
  4010f8:	4a16      	ldr	r2, [pc, #88]	; (401154 <system_init_flash+0x78>)
  4010fa:	4293      	cmp	r3, r2
  4010fc:	d803      	bhi.n	401106 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4010fe:	4b14      	ldr	r3, [pc, #80]	; (401150 <system_init_flash+0x74>)
  401100:	4a15      	ldr	r2, [pc, #84]	; (401158 <system_init_flash+0x7c>)
  401102:	601a      	str	r2, [r3, #0]
}
  401104:	e01b      	b.n	40113e <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401106:	687b      	ldr	r3, [r7, #4]
  401108:	4a14      	ldr	r2, [pc, #80]	; (40115c <system_init_flash+0x80>)
  40110a:	4293      	cmp	r3, r2
  40110c:	d803      	bhi.n	401116 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40110e:	4b10      	ldr	r3, [pc, #64]	; (401150 <system_init_flash+0x74>)
  401110:	4a13      	ldr	r2, [pc, #76]	; (401160 <system_init_flash+0x84>)
  401112:	601a      	str	r2, [r3, #0]
}
  401114:	e013      	b.n	40113e <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401116:	687b      	ldr	r3, [r7, #4]
  401118:	4a12      	ldr	r2, [pc, #72]	; (401164 <system_init_flash+0x88>)
  40111a:	4293      	cmp	r3, r2
  40111c:	d803      	bhi.n	401126 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40111e:	4b0c      	ldr	r3, [pc, #48]	; (401150 <system_init_flash+0x74>)
  401120:	4a11      	ldr	r2, [pc, #68]	; (401168 <system_init_flash+0x8c>)
  401122:	601a      	str	r2, [r3, #0]
}
  401124:	e00b      	b.n	40113e <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401126:	687b      	ldr	r3, [r7, #4]
  401128:	4a10      	ldr	r2, [pc, #64]	; (40116c <system_init_flash+0x90>)
  40112a:	4293      	cmp	r3, r2
  40112c:	d804      	bhi.n	401138 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40112e:	4b08      	ldr	r3, [pc, #32]	; (401150 <system_init_flash+0x74>)
  401130:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401134:	601a      	str	r2, [r3, #0]
}
  401136:	e002      	b.n	40113e <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401138:	4b05      	ldr	r3, [pc, #20]	; (401150 <system_init_flash+0x74>)
  40113a:	4a0d      	ldr	r2, [pc, #52]	; (401170 <system_init_flash+0x94>)
  40113c:	601a      	str	r2, [r3, #0]
}
  40113e:	bf00      	nop
  401140:	370c      	adds	r7, #12
  401142:	46bd      	mov	sp, r7
  401144:	f85d 7b04 	ldr.w	r7, [sp], #4
  401148:	4770      	bx	lr
  40114a:	bf00      	nop
  40114c:	01312cff 	.word	0x01312cff
  401150:	400e0c00 	.word	0x400e0c00
  401154:	026259ff 	.word	0x026259ff
  401158:	04000100 	.word	0x04000100
  40115c:	039386ff 	.word	0x039386ff
  401160:	04000200 	.word	0x04000200
  401164:	04c4b3ff 	.word	0x04c4b3ff
  401168:	04000300 	.word	0x04000300
  40116c:	05f5e0ff 	.word	0x05f5e0ff
  401170:	04000500 	.word	0x04000500

00401174 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401174:	b480      	push	{r7}
  401176:	b083      	sub	sp, #12
  401178:	af00      	add	r7, sp, #0
  40117a:	4603      	mov	r3, r0
  40117c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40117e:	4909      	ldr	r1, [pc, #36]	; (4011a4 <NVIC_EnableIRQ+0x30>)
  401180:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401184:	095b      	lsrs	r3, r3, #5
  401186:	79fa      	ldrb	r2, [r7, #7]
  401188:	f002 021f 	and.w	r2, r2, #31
  40118c:	2001      	movs	r0, #1
  40118e:	fa00 f202 	lsl.w	r2, r0, r2
  401192:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401196:	bf00      	nop
  401198:	370c      	adds	r7, #12
  40119a:	46bd      	mov	sp, r7
  40119c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011a0:	4770      	bx	lr
  4011a2:	bf00      	nop
  4011a4:	e000e100 	.word	0xe000e100

004011a8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4011a8:	b480      	push	{r7}
  4011aa:	b083      	sub	sp, #12
  4011ac:	af00      	add	r7, sp, #0
  4011ae:	4603      	mov	r3, r0
  4011b0:	6039      	str	r1, [r7, #0]
  4011b2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4011b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4011b8:	2b00      	cmp	r3, #0
  4011ba:	da0b      	bge.n	4011d4 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4011bc:	490d      	ldr	r1, [pc, #52]	; (4011f4 <NVIC_SetPriority+0x4c>)
  4011be:	79fb      	ldrb	r3, [r7, #7]
  4011c0:	f003 030f 	and.w	r3, r3, #15
  4011c4:	3b04      	subs	r3, #4
  4011c6:	683a      	ldr	r2, [r7, #0]
  4011c8:	b2d2      	uxtb	r2, r2
  4011ca:	0152      	lsls	r2, r2, #5
  4011cc:	b2d2      	uxtb	r2, r2
  4011ce:	440b      	add	r3, r1
  4011d0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  4011d2:	e009      	b.n	4011e8 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4011d4:	4908      	ldr	r1, [pc, #32]	; (4011f8 <NVIC_SetPriority+0x50>)
  4011d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4011da:	683a      	ldr	r2, [r7, #0]
  4011dc:	b2d2      	uxtb	r2, r2
  4011de:	0152      	lsls	r2, r2, #5
  4011e0:	b2d2      	uxtb	r2, r2
  4011e2:	440b      	add	r3, r1
  4011e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4011e8:	bf00      	nop
  4011ea:	370c      	adds	r7, #12
  4011ec:	46bd      	mov	sp, r7
  4011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011f2:	4770      	bx	lr
  4011f4:	e000ed00 	.word	0xe000ed00
  4011f8:	e000e100 	.word	0xe000e100

004011fc <osc_get_rate>:
{
  4011fc:	b480      	push	{r7}
  4011fe:	b083      	sub	sp, #12
  401200:	af00      	add	r7, sp, #0
  401202:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401204:	687b      	ldr	r3, [r7, #4]
  401206:	2b07      	cmp	r3, #7
  401208:	d825      	bhi.n	401256 <osc_get_rate+0x5a>
  40120a:	a201      	add	r2, pc, #4	; (adr r2, 401210 <osc_get_rate+0x14>)
  40120c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401210:	00401231 	.word	0x00401231
  401214:	00401237 	.word	0x00401237
  401218:	0040123d 	.word	0x0040123d
  40121c:	00401243 	.word	0x00401243
  401220:	00401247 	.word	0x00401247
  401224:	0040124b 	.word	0x0040124b
  401228:	0040124f 	.word	0x0040124f
  40122c:	00401253 	.word	0x00401253
		return OSC_SLCK_32K_RC_HZ;
  401230:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401234:	e010      	b.n	401258 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401236:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40123a:	e00d      	b.n	401258 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40123c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401240:	e00a      	b.n	401258 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401242:	4b08      	ldr	r3, [pc, #32]	; (401264 <osc_get_rate+0x68>)
  401244:	e008      	b.n	401258 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401246:	4b08      	ldr	r3, [pc, #32]	; (401268 <osc_get_rate+0x6c>)
  401248:	e006      	b.n	401258 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40124a:	4b08      	ldr	r3, [pc, #32]	; (40126c <osc_get_rate+0x70>)
  40124c:	e004      	b.n	401258 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40124e:	4b07      	ldr	r3, [pc, #28]	; (40126c <osc_get_rate+0x70>)
  401250:	e002      	b.n	401258 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401252:	4b06      	ldr	r3, [pc, #24]	; (40126c <osc_get_rate+0x70>)
  401254:	e000      	b.n	401258 <osc_get_rate+0x5c>
	return 0;
  401256:	2300      	movs	r3, #0
}
  401258:	4618      	mov	r0, r3
  40125a:	370c      	adds	r7, #12
  40125c:	46bd      	mov	sp, r7
  40125e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401262:	4770      	bx	lr
  401264:	003d0900 	.word	0x003d0900
  401268:	007a1200 	.word	0x007a1200
  40126c:	00b71b00 	.word	0x00b71b00

00401270 <sysclk_get_main_hz>:
{
  401270:	b580      	push	{r7, lr}
  401272:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401274:	2006      	movs	r0, #6
  401276:	4b05      	ldr	r3, [pc, #20]	; (40128c <sysclk_get_main_hz+0x1c>)
  401278:	4798      	blx	r3
  40127a:	4602      	mov	r2, r0
  40127c:	4613      	mov	r3, r2
  40127e:	009b      	lsls	r3, r3, #2
  401280:	4413      	add	r3, r2
  401282:	009a      	lsls	r2, r3, #2
  401284:	4413      	add	r3, r2
}
  401286:	4618      	mov	r0, r3
  401288:	bd80      	pop	{r7, pc}
  40128a:	bf00      	nop
  40128c:	004011fd 	.word	0x004011fd

00401290 <sysclk_get_cpu_hz>:
{
  401290:	b580      	push	{r7, lr}
  401292:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401294:	4b02      	ldr	r3, [pc, #8]	; (4012a0 <sysclk_get_cpu_hz+0x10>)
  401296:	4798      	blx	r3
  401298:	4603      	mov	r3, r0
}
  40129a:	4618      	mov	r0, r3
  40129c:	bd80      	pop	{r7, pc}
  40129e:	bf00      	nop
  4012a0:	00401271 	.word	0x00401271

004012a4 <but2_callback>:
void init(void);

/************************************************************************/
/* interrupcoes                                                         */
/************************************************************************/
void but2_callback(void){
  4012a4:	b480      	push	{r7}
  4012a6:	af00      	add	r7, sp, #0
	musica = true;
  4012a8:	4b03      	ldr	r3, [pc, #12]	; (4012b8 <but2_callback+0x14>)
  4012aa:	2201      	movs	r2, #1
  4012ac:	701a      	strb	r2, [r3, #0]
}
  4012ae:	bf00      	nop
  4012b0:	46bd      	mov	sp, r7
  4012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012b6:	4770      	bx	lr
  4012b8:	204013f0 	.word	0x204013f0

004012bc <but3_callback>:

void but3_callback(void) {
  4012bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4012c0:	af00      	add	r7, sp, #0
	delay_ms(200);
  4012c2:	4b21      	ldr	r3, [pc, #132]	; (401348 <but3_callback+0x8c>)
  4012c4:	4798      	blx	r3
  4012c6:	4603      	mov	r3, r0
  4012c8:	4619      	mov	r1, r3
  4012ca:	f04f 0200 	mov.w	r2, #0
  4012ce:	460b      	mov	r3, r1
  4012d0:	4614      	mov	r4, r2
  4012d2:	18db      	adds	r3, r3, r3
  4012d4:	eb44 0404 	adc.w	r4, r4, r4
  4012d8:	185b      	adds	r3, r3, r1
  4012da:	eb44 0402 	adc.w	r4, r4, r2
  4012de:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  4012e2:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  4012e6:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  4012ea:	4643      	mov	r3, r8
  4012ec:	464c      	mov	r4, r9
  4012ee:	185b      	adds	r3, r3, r1
  4012f0:	eb44 0402 	adc.w	r4, r4, r2
  4012f4:	00e6      	lsls	r6, r4, #3
  4012f6:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  4012fa:	00dd      	lsls	r5, r3, #3
  4012fc:	462b      	mov	r3, r5
  4012fe:	4634      	mov	r4, r6
  401300:	4619      	mov	r1, r3
  401302:	4622      	mov	r2, r4
  401304:	f241 732b 	movw	r3, #5931	; 0x172b
  401308:	f04f 0400 	mov.w	r4, #0
  40130c:	18cd      	adds	r5, r1, r3
  40130e:	eb42 0604 	adc.w	r6, r2, r4
  401312:	4628      	mov	r0, r5
  401314:	4631      	mov	r1, r6
  401316:	4c0d      	ldr	r4, [pc, #52]	; (40134c <but3_callback+0x90>)
  401318:	f241 722c 	movw	r2, #5932	; 0x172c
  40131c:	f04f 0300 	mov.w	r3, #0
  401320:	47a0      	blx	r4
  401322:	4603      	mov	r3, r0
  401324:	460c      	mov	r4, r1
  401326:	4618      	mov	r0, r3
  401328:	4b09      	ldr	r3, [pc, #36]	; (401350 <but3_callback+0x94>)
  40132a:	4798      	blx	r3
	isPlaying = !isPlaying;
  40132c:	4b09      	ldr	r3, [pc, #36]	; (401354 <but3_callback+0x98>)
  40132e:	681b      	ldr	r3, [r3, #0]
  401330:	2b00      	cmp	r3, #0
  401332:	bf0c      	ite	eq
  401334:	2301      	moveq	r3, #1
  401336:	2300      	movne	r3, #0
  401338:	b2db      	uxtb	r3, r3
  40133a:	461a      	mov	r2, r3
  40133c:	4b05      	ldr	r3, [pc, #20]	; (401354 <but3_callback+0x98>)
  40133e:	601a      	str	r2, [r3, #0]
}
  401340:	bf00      	nop
  401342:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401346:	bf00      	nop
  401348:	00401291 	.word	0x00401291
  40134c:	00402475 	.word	0x00402475
  401350:	20400001 	.word	0x20400001
  401354:	204013e4 	.word	0x204013e4

00401358 <pisca>:

void pisca(void) {
  401358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40135c:	b083      	sub	sp, #12
  40135e:	af00      	add	r7, sp, #0
	if(qual == 1){
  401360:	4b48      	ldr	r3, [pc, #288]	; (401484 <pisca+0x12c>)
  401362:	681b      	ldr	r3, [r3, #0]
  401364:	2b01      	cmp	r3, #1
  401366:	d10a      	bne.n	40137e <pisca+0x26>
		pio_clear(LED_PIO,LED_PIO_IDX_MASK);
  401368:	f44f 7180 	mov.w	r1, #256	; 0x100
  40136c:	4846      	ldr	r0, [pc, #280]	; (401488 <pisca+0x130>)
  40136e:	4b47      	ldr	r3, [pc, #284]	; (40148c <pisca+0x134>)
  401370:	4798      	blx	r3
		pio_set(LED_PIO,LED_PIO_IDX_MASK);
  401372:	f44f 7180 	mov.w	r1, #256	; 0x100
  401376:	4844      	ldr	r0, [pc, #272]	; (401488 <pisca+0x130>)
  401378:	4b45      	ldr	r3, [pc, #276]	; (401490 <pisca+0x138>)
  40137a:	4798      	blx	r3
		pio_set(LED_PIO,LED_PIO_IDX_MASK);
		delay_ms(200);
		pio_clear(LED_PIO,LED_PIO_IDX_MASK);
		delay_ms(200);
	}
}
  40137c:	e07c      	b.n	401478 <pisca+0x120>
	else if(qual == 0){
  40137e:	4b41      	ldr	r3, [pc, #260]	; (401484 <pisca+0x12c>)
  401380:	681b      	ldr	r3, [r3, #0]
  401382:	2b00      	cmp	r3, #0
  401384:	d178      	bne.n	401478 <pisca+0x120>
		pio_set(LED_PIO,LED_PIO_IDX_MASK);
  401386:	f44f 7180 	mov.w	r1, #256	; 0x100
  40138a:	483f      	ldr	r0, [pc, #252]	; (401488 <pisca+0x130>)
  40138c:	4b40      	ldr	r3, [pc, #256]	; (401490 <pisca+0x138>)
  40138e:	4798      	blx	r3
		delay_ms(200);
  401390:	4b40      	ldr	r3, [pc, #256]	; (401494 <pisca+0x13c>)
  401392:	4798      	blx	r3
  401394:	4603      	mov	r3, r0
  401396:	4619      	mov	r1, r3
  401398:	f04f 0200 	mov.w	r2, #0
  40139c:	460b      	mov	r3, r1
  40139e:	4614      	mov	r4, r2
  4013a0:	18db      	adds	r3, r3, r3
  4013a2:	eb44 0404 	adc.w	r4, r4, r4
  4013a6:	185b      	adds	r3, r3, r1
  4013a8:	eb44 0402 	adc.w	r4, r4, r2
  4013ac:	00e0      	lsls	r0, r4, #3
  4013ae:	6078      	str	r0, [r7, #4]
  4013b0:	6878      	ldr	r0, [r7, #4]
  4013b2:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
  4013b6:	6078      	str	r0, [r7, #4]
  4013b8:	00db      	lsls	r3, r3, #3
  4013ba:	603b      	str	r3, [r7, #0]
  4013bc:	e9d7 3400 	ldrd	r3, r4, [r7]
  4013c0:	185b      	adds	r3, r3, r1
  4013c2:	eb44 0402 	adc.w	r4, r4, r2
  4013c6:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
  4013ca:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
  4013ce:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
  4013d2:	4653      	mov	r3, sl
  4013d4:	465c      	mov	r4, fp
  4013d6:	4619      	mov	r1, r3
  4013d8:	4622      	mov	r2, r4
  4013da:	f241 732b 	movw	r3, #5931	; 0x172b
  4013de:	f04f 0400 	mov.w	r4, #0
  4013e2:	eb11 0a03 	adds.w	sl, r1, r3
  4013e6:	eb42 0b04 	adc.w	fp, r2, r4
  4013ea:	4650      	mov	r0, sl
  4013ec:	4659      	mov	r1, fp
  4013ee:	4c2a      	ldr	r4, [pc, #168]	; (401498 <pisca+0x140>)
  4013f0:	f241 722c 	movw	r2, #5932	; 0x172c
  4013f4:	f04f 0300 	mov.w	r3, #0
  4013f8:	47a0      	blx	r4
  4013fa:	4603      	mov	r3, r0
  4013fc:	460c      	mov	r4, r1
  4013fe:	4618      	mov	r0, r3
  401400:	4b26      	ldr	r3, [pc, #152]	; (40149c <pisca+0x144>)
  401402:	4798      	blx	r3
		pio_clear(LED_PIO,LED_PIO_IDX_MASK);
  401404:	f44f 7180 	mov.w	r1, #256	; 0x100
  401408:	481f      	ldr	r0, [pc, #124]	; (401488 <pisca+0x130>)
  40140a:	4b20      	ldr	r3, [pc, #128]	; (40148c <pisca+0x134>)
  40140c:	4798      	blx	r3
		delay_ms(200);
  40140e:	4b21      	ldr	r3, [pc, #132]	; (401494 <pisca+0x13c>)
  401410:	4798      	blx	r3
  401412:	4603      	mov	r3, r0
  401414:	4619      	mov	r1, r3
  401416:	f04f 0200 	mov.w	r2, #0
  40141a:	460b      	mov	r3, r1
  40141c:	4614      	mov	r4, r2
  40141e:	18db      	adds	r3, r3, r3
  401420:	eb44 0404 	adc.w	r4, r4, r4
  401424:	185b      	adds	r3, r3, r1
  401426:	eb44 0402 	adc.w	r4, r4, r2
  40142a:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  40142e:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  401432:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  401436:	4643      	mov	r3, r8
  401438:	464c      	mov	r4, r9
  40143a:	185b      	adds	r3, r3, r1
  40143c:	eb44 0402 	adc.w	r4, r4, r2
  401440:	00e6      	lsls	r6, r4, #3
  401442:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  401446:	00dd      	lsls	r5, r3, #3
  401448:	462b      	mov	r3, r5
  40144a:	4634      	mov	r4, r6
  40144c:	4619      	mov	r1, r3
  40144e:	4622      	mov	r2, r4
  401450:	f241 732b 	movw	r3, #5931	; 0x172b
  401454:	f04f 0400 	mov.w	r4, #0
  401458:	18cd      	adds	r5, r1, r3
  40145a:	eb42 0604 	adc.w	r6, r2, r4
  40145e:	4628      	mov	r0, r5
  401460:	4631      	mov	r1, r6
  401462:	4c0d      	ldr	r4, [pc, #52]	; (401498 <pisca+0x140>)
  401464:	f241 722c 	movw	r2, #5932	; 0x172c
  401468:	f04f 0300 	mov.w	r3, #0
  40146c:	47a0      	blx	r4
  40146e:	4603      	mov	r3, r0
  401470:	460c      	mov	r4, r1
  401472:	4618      	mov	r0, r3
  401474:	4b09      	ldr	r3, [pc, #36]	; (40149c <pisca+0x144>)
  401476:	4798      	blx	r3
}
  401478:	bf00      	nop
  40147a:	370c      	adds	r7, #12
  40147c:	46bd      	mov	sp, r7
  40147e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401482:	bf00      	nop
  401484:	204013ec 	.word	0x204013ec
  401488:	400e1200 	.word	0x400e1200
  40148c:	00400571 	.word	0x00400571
  401490:	00400555 	.word	0x00400555
  401494:	00401291 	.word	0x00401291
  401498:	00402475 	.word	0x00402475
  40149c:	20400001 	.word	0x20400001

004014a0 <nota>:
/* funcoes                                                              */
/************************************************************************/


int nota(double freq, double tm,double velocidade,int notaAt)
{
  4014a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4014a2:	b08b      	sub	sp, #44	; 0x2c
  4014a4:	af00      	add	r7, sp, #0
  4014a6:	e9c7 0102 	strd	r0, r1, [r7, #8]
  4014aa:	e9c7 2300 	strd	r2, r3, [r7]
	if(isPlaying==1){
  4014ae:	4ba8      	ldr	r3, [pc, #672]	; (401750 <nota+0x2b0>)
  4014b0:	681b      	ldr	r3, [r3, #0]
  4014b2:	2b01      	cmp	r3, #1
  4014b4:	f040 81aa 	bne.w	40180c <nota+0x36c>
		freq = 7*freq;
  4014b8:	4ca6      	ldr	r4, [pc, #664]	; (401754 <nota+0x2b4>)
  4014ba:	f04f 0200 	mov.w	r2, #0
  4014be:	4ba6      	ldr	r3, [pc, #664]	; (401758 <nota+0x2b8>)
  4014c0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
  4014c4:	47a0      	blx	r4
  4014c6:	4603      	mov	r3, r0
  4014c8:	460c      	mov	r4, r1
  4014ca:	e9c7 3402 	strd	r3, r4, [r7, #8]
		pio_set(LED_PIO,LED_PIO_IDX_MASK);
  4014ce:	f44f 7180 	mov.w	r1, #256	; 0x100
  4014d2:	48a2      	ldr	r0, [pc, #648]	; (40175c <nota+0x2bc>)
  4014d4:	4ba2      	ldr	r3, [pc, #648]	; (401760 <nota+0x2c0>)
  4014d6:	4798      	blx	r3

		double val = 1000000 / ((freq) * 2);
  4014d8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
  4014dc:	4ca1      	ldr	r4, [pc, #644]	; (401764 <nota+0x2c4>)
  4014de:	4602      	mov	r2, r0
  4014e0:	460b      	mov	r3, r1
  4014e2:	47a0      	blx	r4
  4014e4:	4603      	mov	r3, r0
  4014e6:	460c      	mov	r4, r1
  4014e8:	461a      	mov	r2, r3
  4014ea:	4623      	mov	r3, r4
  4014ec:	4c9e      	ldr	r4, [pc, #632]	; (401768 <nota+0x2c8>)
  4014ee:	a196      	add	r1, pc, #600	; (adr r1, 401748 <nota+0x2a8>)
  4014f0:	e9d1 0100 	ldrd	r0, r1, [r1]
  4014f4:	47a0      	blx	r4
  4014f6:	4603      	mov	r3, r0
  4014f8:	460c      	mov	r4, r1
  4014fa:	e9c7 3406 	strd	r3, r4, [r7, #24]
		
		
		if(freq == 0){
  4014fe:	4c9b      	ldr	r4, [pc, #620]	; (40176c <nota+0x2cc>)
  401500:	f04f 0200 	mov.w	r2, #0
  401504:	f04f 0300 	mov.w	r3, #0
  401508:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
  40150c:	47a0      	blx	r4
  40150e:	4603      	mov	r3, r0
  401510:	2b00      	cmp	r3, #0
  401512:	d072      	beq.n	4015fa <nota+0x15a>
			pio_clear(BUZZ_PIO,BUZZ_PIO_IDX_MASK);
  401514:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  401518:	4895      	ldr	r0, [pc, #596]	; (401770 <nota+0x2d0>)
  40151a:	4b96      	ldr	r3, [pc, #600]	; (401774 <nota+0x2d4>)
  40151c:	4798      	blx	r3
			delay_us((tm*1000)/velocidade);
  40151e:	4c8d      	ldr	r4, [pc, #564]	; (401754 <nota+0x2b4>)
  401520:	f04f 0200 	mov.w	r2, #0
  401524:	4b94      	ldr	r3, [pc, #592]	; (401778 <nota+0x2d8>)
  401526:	e9d7 0100 	ldrd	r0, r1, [r7]
  40152a:	47a0      	blx	r4
  40152c:	4603      	mov	r3, r0
  40152e:	460c      	mov	r4, r1
  401530:	4618      	mov	r0, r3
  401532:	4621      	mov	r1, r4
  401534:	4c8c      	ldr	r4, [pc, #560]	; (401768 <nota+0x2c8>)
  401536:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
  40153a:	47a0      	blx	r4
  40153c:	4603      	mov	r3, r0
  40153e:	460c      	mov	r4, r1
  401540:	4618      	mov	r0, r3
  401542:	4621      	mov	r1, r4
  401544:	4c89      	ldr	r4, [pc, #548]	; (40176c <nota+0x2cc>)
  401546:	f04f 0200 	mov.w	r2, #0
  40154a:	f04f 0300 	mov.w	r3, #0
  40154e:	47a0      	blx	r4
  401550:	4603      	mov	r3, r0
  401552:	2b00      	cmp	r3, #0
  401554:	d139      	bne.n	4015ca <nota+0x12a>
  401556:	4c7f      	ldr	r4, [pc, #508]	; (401754 <nota+0x2b4>)
  401558:	f04f 0200 	mov.w	r2, #0
  40155c:	4b86      	ldr	r3, [pc, #536]	; (401778 <nota+0x2d8>)
  40155e:	e9d7 0100 	ldrd	r0, r1, [r7]
  401562:	47a0      	blx	r4
  401564:	4603      	mov	r3, r0
  401566:	460c      	mov	r4, r1
  401568:	4618      	mov	r0, r3
  40156a:	4621      	mov	r1, r4
  40156c:	4c7e      	ldr	r4, [pc, #504]	; (401768 <nota+0x2c8>)
  40156e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
  401572:	47a0      	blx	r4
  401574:	4603      	mov	r3, r0
  401576:	460c      	mov	r4, r1
  401578:	4619      	mov	r1, r3
  40157a:	4622      	mov	r2, r4
  40157c:	4b7f      	ldr	r3, [pc, #508]	; (40177c <nota+0x2dc>)
  40157e:	4608      	mov	r0, r1
  401580:	4611      	mov	r1, r2
  401582:	4798      	blx	r3
  401584:	4605      	mov	r5, r0
  401586:	460e      	mov	r6, r1
  401588:	4b7d      	ldr	r3, [pc, #500]	; (401780 <nota+0x2e0>)
  40158a:	4798      	blx	r3
  40158c:	4603      	mov	r3, r0
  40158e:	f04f 0400 	mov.w	r4, #0
  401592:	fb03 f106 	mul.w	r1, r3, r6
  401596:	fb05 f204 	mul.w	r2, r5, r4
  40159a:	440a      	add	r2, r1
  40159c:	fba5 3403 	umull	r3, r4, r5, r3
  4015a0:	4422      	add	r2, r4
  4015a2:	4614      	mov	r4, r2
  4015a4:	4977      	ldr	r1, [pc, #476]	; (401784 <nota+0x2e4>)
  4015a6:	f04f 0200 	mov.w	r2, #0
  4015aa:	185d      	adds	r5, r3, r1
  4015ac:	eb44 0602 	adc.w	r6, r4, r2
  4015b0:	4628      	mov	r0, r5
  4015b2:	4631      	mov	r1, r6
  4015b4:	4c74      	ldr	r4, [pc, #464]	; (401788 <nota+0x2e8>)
  4015b6:	4a75      	ldr	r2, [pc, #468]	; (40178c <nota+0x2ec>)
  4015b8:	f04f 0300 	mov.w	r3, #0
  4015bc:	47a0      	blx	r4
  4015be:	4603      	mov	r3, r0
  4015c0:	460c      	mov	r4, r1
  4015c2:	4618      	mov	r0, r3
  4015c4:	4b72      	ldr	r3, [pc, #456]	; (401790 <nota+0x2f0>)
  4015c6:	4798      	blx	r3
  4015c8:	e118      	b.n	4017fc <nota+0x35c>
  4015ca:	4b6d      	ldr	r3, [pc, #436]	; (401780 <nota+0x2e0>)
  4015cc:	4798      	blx	r3
  4015ce:	4603      	mov	r3, r0
  4015d0:	f04f 0400 	mov.w	r4, #0
  4015d4:	496b      	ldr	r1, [pc, #428]	; (401784 <nota+0x2e4>)
  4015d6:	f04f 0200 	mov.w	r2, #0
  4015da:	185d      	adds	r5, r3, r1
  4015dc:	eb44 0602 	adc.w	r6, r4, r2
  4015e0:	4628      	mov	r0, r5
  4015e2:	4631      	mov	r1, r6
  4015e4:	4c68      	ldr	r4, [pc, #416]	; (401788 <nota+0x2e8>)
  4015e6:	4a69      	ldr	r2, [pc, #420]	; (40178c <nota+0x2ec>)
  4015e8:	f04f 0300 	mov.w	r3, #0
  4015ec:	47a0      	blx	r4
  4015ee:	4603      	mov	r3, r0
  4015f0:	460c      	mov	r4, r1
  4015f2:	4618      	mov	r0, r3
  4015f4:	4b66      	ldr	r3, [pc, #408]	; (401790 <nota+0x2f0>)
  4015f6:	4798      	blx	r3
  4015f8:	e100      	b.n	4017fc <nota+0x35c>
		}
		
		else{
			pio_clear(LED_PIO,LED_PIO_IDX_MASK);
  4015fa:	f44f 7180 	mov.w	r1, #256	; 0x100
  4015fe:	4857      	ldr	r0, [pc, #348]	; (40175c <nota+0x2bc>)
  401600:	4b5c      	ldr	r3, [pc, #368]	; (401774 <nota+0x2d4>)
  401602:	4798      	blx	r3
			long numCycles = freq * tm/ 1000;
  401604:	4c53      	ldr	r4, [pc, #332]	; (401754 <nota+0x2b4>)
  401606:	e9d7 2300 	ldrd	r2, r3, [r7]
  40160a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
  40160e:	47a0      	blx	r4
  401610:	4603      	mov	r3, r0
  401612:	460c      	mov	r4, r1
  401614:	4618      	mov	r0, r3
  401616:	4621      	mov	r1, r4
  401618:	4c53      	ldr	r4, [pc, #332]	; (401768 <nota+0x2c8>)
  40161a:	f04f 0200 	mov.w	r2, #0
  40161e:	4b56      	ldr	r3, [pc, #344]	; (401778 <nota+0x2d8>)
  401620:	47a0      	blx	r4
  401622:	4603      	mov	r3, r0
  401624:	460c      	mov	r4, r1
  401626:	4619      	mov	r1, r3
  401628:	4622      	mov	r2, r4
  40162a:	4b5a      	ldr	r3, [pc, #360]	; (401794 <nota+0x2f4>)
  40162c:	4608      	mov	r0, r1
  40162e:	4611      	mov	r1, r2
  401630:	4798      	blx	r3
  401632:	4603      	mov	r3, r0
  401634:	617b      	str	r3, [r7, #20]
			
			for(int i = 0;i<(numCycles/velocidade);i++){
  401636:	2300      	movs	r3, #0
  401638:	627b      	str	r3, [r7, #36]	; 0x24
  40163a:	e0c7      	b.n	4017cc <nota+0x32c>
				pio_set(BUZZ_PIO,BUZZ_PIO_IDX_MASK);
  40163c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  401640:	484b      	ldr	r0, [pc, #300]	; (401770 <nota+0x2d0>)
  401642:	4b47      	ldr	r3, [pc, #284]	; (401760 <nota+0x2c0>)
  401644:	4798      	blx	r3
				delay_us(val);
  401646:	4c49      	ldr	r4, [pc, #292]	; (40176c <nota+0x2cc>)
  401648:	f04f 0200 	mov.w	r2, #0
  40164c:	f04f 0300 	mov.w	r3, #0
  401650:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  401654:	47a0      	blx	r4
  401656:	4603      	mov	r3, r0
  401658:	2b00      	cmp	r3, #0
  40165a:	d126      	bne.n	4016aa <nota+0x20a>
  40165c:	4b47      	ldr	r3, [pc, #284]	; (40177c <nota+0x2dc>)
  40165e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  401662:	4798      	blx	r3
  401664:	4605      	mov	r5, r0
  401666:	460e      	mov	r6, r1
  401668:	4b45      	ldr	r3, [pc, #276]	; (401780 <nota+0x2e0>)
  40166a:	4798      	blx	r3
  40166c:	4603      	mov	r3, r0
  40166e:	f04f 0400 	mov.w	r4, #0
  401672:	fb03 f106 	mul.w	r1, r3, r6
  401676:	fb05 f204 	mul.w	r2, r5, r4
  40167a:	440a      	add	r2, r1
  40167c:	fba5 3403 	umull	r3, r4, r5, r3
  401680:	4422      	add	r2, r4
  401682:	4614      	mov	r4, r2
  401684:	493f      	ldr	r1, [pc, #252]	; (401784 <nota+0x2e4>)
  401686:	f04f 0200 	mov.w	r2, #0
  40168a:	185d      	adds	r5, r3, r1
  40168c:	eb44 0602 	adc.w	r6, r4, r2
  401690:	4628      	mov	r0, r5
  401692:	4631      	mov	r1, r6
  401694:	4c3c      	ldr	r4, [pc, #240]	; (401788 <nota+0x2e8>)
  401696:	4a3d      	ldr	r2, [pc, #244]	; (40178c <nota+0x2ec>)
  401698:	f04f 0300 	mov.w	r3, #0
  40169c:	47a0      	blx	r4
  40169e:	4603      	mov	r3, r0
  4016a0:	460c      	mov	r4, r1
  4016a2:	4618      	mov	r0, r3
  4016a4:	4b3a      	ldr	r3, [pc, #232]	; (401790 <nota+0x2f0>)
  4016a6:	4798      	blx	r3
  4016a8:	e016      	b.n	4016d8 <nota+0x238>
  4016aa:	4b35      	ldr	r3, [pc, #212]	; (401780 <nota+0x2e0>)
  4016ac:	4798      	blx	r3
  4016ae:	4603      	mov	r3, r0
  4016b0:	f04f 0400 	mov.w	r4, #0
  4016b4:	4933      	ldr	r1, [pc, #204]	; (401784 <nota+0x2e4>)
  4016b6:	f04f 0200 	mov.w	r2, #0
  4016ba:	185d      	adds	r5, r3, r1
  4016bc:	eb44 0602 	adc.w	r6, r4, r2
  4016c0:	4628      	mov	r0, r5
  4016c2:	4631      	mov	r1, r6
  4016c4:	4c30      	ldr	r4, [pc, #192]	; (401788 <nota+0x2e8>)
  4016c6:	4a31      	ldr	r2, [pc, #196]	; (40178c <nota+0x2ec>)
  4016c8:	f04f 0300 	mov.w	r3, #0
  4016cc:	47a0      	blx	r4
  4016ce:	4603      	mov	r3, r0
  4016d0:	460c      	mov	r4, r1
  4016d2:	4618      	mov	r0, r3
  4016d4:	4b2e      	ldr	r3, [pc, #184]	; (401790 <nota+0x2f0>)
  4016d6:	4798      	blx	r3
				pio_clear(BUZZ_PIO,BUZZ_PIO_IDX_MASK);
  4016d8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  4016dc:	4824      	ldr	r0, [pc, #144]	; (401770 <nota+0x2d0>)
  4016de:	4b25      	ldr	r3, [pc, #148]	; (401774 <nota+0x2d4>)
  4016e0:	4798      	blx	r3
				delay_us(val);
  4016e2:	4c22      	ldr	r4, [pc, #136]	; (40176c <nota+0x2cc>)
  4016e4:	f04f 0200 	mov.w	r2, #0
  4016e8:	f04f 0300 	mov.w	r3, #0
  4016ec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  4016f0:	47a0      	blx	r4
  4016f2:	4603      	mov	r3, r0
  4016f4:	2b00      	cmp	r3, #0
  4016f6:	d14f      	bne.n	401798 <nota+0x2f8>
  4016f8:	4b20      	ldr	r3, [pc, #128]	; (40177c <nota+0x2dc>)
  4016fa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  4016fe:	4798      	blx	r3
  401700:	4605      	mov	r5, r0
  401702:	460e      	mov	r6, r1
  401704:	4b1e      	ldr	r3, [pc, #120]	; (401780 <nota+0x2e0>)
  401706:	4798      	blx	r3
  401708:	4603      	mov	r3, r0
  40170a:	f04f 0400 	mov.w	r4, #0
  40170e:	fb03 f106 	mul.w	r1, r3, r6
  401712:	fb05 f204 	mul.w	r2, r5, r4
  401716:	440a      	add	r2, r1
  401718:	fba5 3403 	umull	r3, r4, r5, r3
  40171c:	4422      	add	r2, r4
  40171e:	4614      	mov	r4, r2
  401720:	4918      	ldr	r1, [pc, #96]	; (401784 <nota+0x2e4>)
  401722:	f04f 0200 	mov.w	r2, #0
  401726:	185d      	adds	r5, r3, r1
  401728:	eb44 0602 	adc.w	r6, r4, r2
  40172c:	4628      	mov	r0, r5
  40172e:	4631      	mov	r1, r6
  401730:	4c15      	ldr	r4, [pc, #84]	; (401788 <nota+0x2e8>)
  401732:	4a16      	ldr	r2, [pc, #88]	; (40178c <nota+0x2ec>)
  401734:	f04f 0300 	mov.w	r3, #0
  401738:	47a0      	blx	r4
  40173a:	4603      	mov	r3, r0
  40173c:	460c      	mov	r4, r1
  40173e:	4618      	mov	r0, r3
  401740:	4b13      	ldr	r3, [pc, #76]	; (401790 <nota+0x2f0>)
  401742:	4798      	blx	r3
  401744:	e03f      	b.n	4017c6 <nota+0x326>
  401746:	bf00      	nop
  401748:	00000000 	.word	0x00000000
  40174c:	412e8480 	.word	0x412e8480
  401750:	204013e4 	.word	0x204013e4
  401754:	00401ef1 	.word	0x00401ef1
  401758:	401c0000 	.word	0x401c0000
  40175c:	400e1200 	.word	0x400e1200
  401760:	00400555 	.word	0x00400555
  401764:	00401b8d 	.word	0x00401b8d
  401768:	00402145 	.word	0x00402145
  40176c:	004023c1 	.word	0x004023c1
  401770:	400e1400 	.word	0x400e1400
  401774:	00400571 	.word	0x00400571
  401778:	408f4000 	.word	0x408f4000
  40177c:	004024a5 	.word	0x004024a5
  401780:	00401291 	.word	0x00401291
  401784:	005a83df 	.word	0x005a83df
  401788:	00402475 	.word	0x00402475
  40178c:	005a83e0 	.word	0x005a83e0
  401790:	20400001 	.word	0x20400001
  401794:	00402425 	.word	0x00402425
  401798:	4b1f      	ldr	r3, [pc, #124]	; (401818 <nota+0x378>)
  40179a:	4798      	blx	r3
  40179c:	4603      	mov	r3, r0
  40179e:	f04f 0400 	mov.w	r4, #0
  4017a2:	491e      	ldr	r1, [pc, #120]	; (40181c <nota+0x37c>)
  4017a4:	f04f 0200 	mov.w	r2, #0
  4017a8:	185d      	adds	r5, r3, r1
  4017aa:	eb44 0602 	adc.w	r6, r4, r2
  4017ae:	4628      	mov	r0, r5
  4017b0:	4631      	mov	r1, r6
  4017b2:	4c1b      	ldr	r4, [pc, #108]	; (401820 <nota+0x380>)
  4017b4:	4a1b      	ldr	r2, [pc, #108]	; (401824 <nota+0x384>)
  4017b6:	f04f 0300 	mov.w	r3, #0
  4017ba:	47a0      	blx	r4
  4017bc:	4603      	mov	r3, r0
  4017be:	460c      	mov	r4, r1
  4017c0:	4618      	mov	r0, r3
  4017c2:	4b19      	ldr	r3, [pc, #100]	; (401828 <nota+0x388>)
  4017c4:	4798      	blx	r3
			for(int i = 0;i<(numCycles/velocidade);i++){
  4017c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4017c8:	3301      	adds	r3, #1
  4017ca:	627b      	str	r3, [r7, #36]	; 0x24
  4017cc:	4b17      	ldr	r3, [pc, #92]	; (40182c <nota+0x38c>)
  4017ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
  4017d0:	4798      	blx	r3
  4017d2:	4605      	mov	r5, r0
  4017d4:	460e      	mov	r6, r1
  4017d6:	4b15      	ldr	r3, [pc, #84]	; (40182c <nota+0x38c>)
  4017d8:	6978      	ldr	r0, [r7, #20]
  4017da:	4798      	blx	r3
  4017dc:	4c14      	ldr	r4, [pc, #80]	; (401830 <nota+0x390>)
  4017de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
  4017e2:	47a0      	blx	r4
  4017e4:	4603      	mov	r3, r0
  4017e6:	460c      	mov	r4, r1
  4017e8:	461a      	mov	r2, r3
  4017ea:	4623      	mov	r3, r4
  4017ec:	4c11      	ldr	r4, [pc, #68]	; (401834 <nota+0x394>)
  4017ee:	4628      	mov	r0, r5
  4017f0:	4631      	mov	r1, r6
  4017f2:	47a0      	blx	r4
  4017f4:	4603      	mov	r3, r0
  4017f6:	2b00      	cmp	r3, #0
  4017f8:	f47f af20 	bne.w	40163c <nota+0x19c>
			}
		}
		
		pio_clear(BUZZ_PIO,BUZZ_PIO_IDX_MASK);
  4017fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  401800:	480d      	ldr	r0, [pc, #52]	; (401838 <nota+0x398>)
  401802:	4b0e      	ldr	r3, [pc, #56]	; (40183c <nota+0x39c>)
  401804:	4798      	blx	r3
		return notaAt+1;
  401806:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  401808:	3301      	adds	r3, #1
  40180a:	e000      	b.n	40180e <nota+0x36e>
	}
	return notaAt;
  40180c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
  40180e:	4618      	mov	r0, r3
  401810:	372c      	adds	r7, #44	; 0x2c
  401812:	46bd      	mov	sp, r7
  401814:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401816:	bf00      	nop
  401818:	00401291 	.word	0x00401291
  40181c:	005a83df 	.word	0x005a83df
  401820:	00402475 	.word	0x00402475
  401824:	005a83e0 	.word	0x005a83e0
  401828:	20400001 	.word	0x20400001
  40182c:	00401e25 	.word	0x00401e25
  401830:	00402145 	.word	0x00402145
  401834:	004023d5 	.word	0x004023d5
  401838:	400e1400 	.word	0x400e1400
  40183c:	00400571 	.word	0x00400571

00401840 <init>:



// Funo de inicializao do uC
void init(void)
{
  401840:	b590      	push	{r4, r7, lr}
  401842:	b083      	sub	sp, #12
  401844:	af02      	add	r7, sp, #8
	isPlaying = 1;
  401846:	4b33      	ldr	r3, [pc, #204]	; (401914 <init+0xd4>)
  401848:	2201      	movs	r2, #1
  40184a:	601a      	str	r2, [r3, #0]
	musica = false;
  40184c:	4b32      	ldr	r3, [pc, #200]	; (401918 <init+0xd8>)
  40184e:	2200      	movs	r2, #0
  401850:	701a      	strb	r2, [r3, #0]
	qual = 0;
  401852:	4b32      	ldr	r3, [pc, #200]	; (40191c <init+0xdc>)
  401854:	2200      	movs	r2, #0
  401856:	601a      	str	r2, [r3, #0]
	sysclk_init();
  401858:	4b31      	ldr	r3, [pc, #196]	; (401920 <init+0xe0>)
  40185a:	4798      	blx	r3
	
	WDT->WDT_MR = WDT_MR_WDDIS;
  40185c:	4b31      	ldr	r3, [pc, #196]	; (401924 <init+0xe4>)
  40185e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401862:	605a      	str	r2, [r3, #4]
	
	pmc_enable_periph_clk(BUZZ_PIO_ID);
  401864:	200d      	movs	r0, #13
  401866:	4b30      	ldr	r3, [pc, #192]	; (401928 <init+0xe8>)
  401868:	4798      	blx	r3
	pmc_enable_periph_clk(BUT3_PIO_ID);
  40186a:	200c      	movs	r0, #12
  40186c:	4b2e      	ldr	r3, [pc, #184]	; (401928 <init+0xe8>)
  40186e:	4798      	blx	r3
	pmc_enable_periph_clk(BUT2_PIO_ID);
  401870:	200b      	movs	r0, #11
  401872:	4b2d      	ldr	r3, [pc, #180]	; (401928 <init+0xe8>)
  401874:	4798      	blx	r3
	pmc_enable_periph_clk(LED_PIO_ID);
  401876:	200c      	movs	r0, #12
  401878:	4b2b      	ldr	r3, [pc, #172]	; (401928 <init+0xe8>)
  40187a:	4798      	blx	r3
	
	pio_set_output(BUZZ_PIO,BUZZ_PIO_IDX_MASK,0,0,0);
  40187c:	2300      	movs	r3, #0
  40187e:	9300      	str	r3, [sp, #0]
  401880:	2300      	movs	r3, #0
  401882:	2200      	movs	r2, #0
  401884:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  401888:	4828      	ldr	r0, [pc, #160]	; (40192c <init+0xec>)
  40188a:	4c29      	ldr	r4, [pc, #164]	; (401930 <init+0xf0>)
  40188c:	47a0      	blx	r4
	pio_set_output(LED_PIO,LED_PIO_IDX_MASK,0,0,0);
  40188e:	2300      	movs	r3, #0
  401890:	9300      	str	r3, [sp, #0]
  401892:	2300      	movs	r3, #0
  401894:	2200      	movs	r2, #0
  401896:	f44f 7180 	mov.w	r1, #256	; 0x100
  40189a:	4826      	ldr	r0, [pc, #152]	; (401934 <init+0xf4>)
  40189c:	4c24      	ldr	r4, [pc, #144]	; (401930 <init+0xf0>)
  40189e:	47a0      	blx	r4

	pio_configure(BUT2_PIO,PIO_INPUT,BUT2_PIO_IDX,PIO_PULLUP);
  4018a0:	2301      	movs	r3, #1
  4018a2:	2200      	movs	r2, #0
  4018a4:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4018a8:	4823      	ldr	r0, [pc, #140]	; (401938 <init+0xf8>)
  4018aa:	4c24      	ldr	r4, [pc, #144]	; (40193c <init+0xfc>)
  4018ac:	47a0      	blx	r4
	pio_configure(BUT3_PIO,PIO_INPUT,BUT3_PIO_IDX,PIO_PULLUP | PIO_DEBOUNCE);
  4018ae:	2309      	movs	r3, #9
  4018b0:	221e      	movs	r2, #30
  4018b2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4018b6:	481f      	ldr	r0, [pc, #124]	; (401934 <init+0xf4>)
  4018b8:	4c20      	ldr	r4, [pc, #128]	; (40193c <init+0xfc>)
  4018ba:	47a0      	blx	r4
	
	pio_handler_set(BUT2_PIO,
  4018bc:	4b20      	ldr	r3, [pc, #128]	; (401940 <init+0x100>)
  4018be:	9300      	str	r3, [sp, #0]
  4018c0:	2350      	movs	r3, #80	; 0x50
  4018c2:	2201      	movs	r2, #1
  4018c4:	210b      	movs	r1, #11
  4018c6:	481c      	ldr	r0, [pc, #112]	; (401938 <init+0xf8>)
  4018c8:	4c1e      	ldr	r4, [pc, #120]	; (401944 <init+0x104>)
  4018ca:	47a0      	blx	r4
	BUT2_PIO_ID,
	BUT2_PIO_IDX_MASK,
	PIO_IT_FALL_EDGE,
	but2_callback);
	
	pio_handler_set(BUT3_PIO,
  4018cc:	4b1e      	ldr	r3, [pc, #120]	; (401948 <init+0x108>)
  4018ce:	9300      	str	r3, [sp, #0]
  4018d0:	2350      	movs	r3, #80	; 0x50
  4018d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4018d6:	210c      	movs	r1, #12
  4018d8:	4816      	ldr	r0, [pc, #88]	; (401934 <init+0xf4>)
  4018da:	4c1a      	ldr	r4, [pc, #104]	; (401944 <init+0x104>)
  4018dc:	47a0      	blx	r4
	BUT3_PIO_IDX_MASK,
	PIO_IT_FALL_EDGE,
	but3_callback);
	
	
	pio_enable_interrupt(BUT2_PIO,BUT2_PIO_IDX_MASK);
  4018de:	2101      	movs	r1, #1
  4018e0:	4815      	ldr	r0, [pc, #84]	; (401938 <init+0xf8>)
  4018e2:	4b1a      	ldr	r3, [pc, #104]	; (40194c <init+0x10c>)
  4018e4:	4798      	blx	r3
	pio_enable_interrupt(BUT3_PIO,BUT3_PIO_IDX_MASK);
  4018e6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4018ea:	4812      	ldr	r0, [pc, #72]	; (401934 <init+0xf4>)
  4018ec:	4b17      	ldr	r3, [pc, #92]	; (40194c <init+0x10c>)
  4018ee:	4798      	blx	r3
	
	NVIC_EnableIRQ(BUT2_PIO_ID);
  4018f0:	200b      	movs	r0, #11
  4018f2:	4b17      	ldr	r3, [pc, #92]	; (401950 <init+0x110>)
  4018f4:	4798      	blx	r3
	NVIC_SetPriority(BUT2_PIO_ID,4);
  4018f6:	2104      	movs	r1, #4
  4018f8:	200b      	movs	r0, #11
  4018fa:	4b16      	ldr	r3, [pc, #88]	; (401954 <init+0x114>)
  4018fc:	4798      	blx	r3
	
	NVIC_EnableIRQ(BUT3_PIO_ID);
  4018fe:	200c      	movs	r0, #12
  401900:	4b13      	ldr	r3, [pc, #76]	; (401950 <init+0x110>)
  401902:	4798      	blx	r3
	NVIC_SetPriority(BUT3_PIO_ID,4);
  401904:	2104      	movs	r1, #4
  401906:	200c      	movs	r0, #12
  401908:	4b12      	ldr	r3, [pc, #72]	; (401954 <init+0x114>)
  40190a:	4798      	blx	r3

}
  40190c:	bf00      	nop
  40190e:	3704      	adds	r7, #4
  401910:	46bd      	mov	sp, r7
  401912:	bd90      	pop	{r4, r7, pc}
  401914:	204013e4 	.word	0x204013e4
  401918:	204013f0 	.word	0x204013f0
  40191c:	204013ec 	.word	0x204013ec
  401920:	004004ad 	.word	0x004004ad
  401924:	400e1850 	.word	0x400e1850
  401928:	00400db1 	.word	0x00400db1
  40192c:	400e1400 	.word	0x400e1400
  401930:	0040071d 	.word	0x0040071d
  401934:	400e1200 	.word	0x400e1200
  401938:	400e1000 	.word	0x400e1000
  40193c:	00400781 	.word	0x00400781
  401940:	004012a5 	.word	0x004012a5
  401944:	004009d5 	.word	0x004009d5
  401948:	004012bd 	.word	0x004012bd
  40194c:	004008b9 	.word	0x004008b9
  401950:	00401175 	.word	0x00401175
  401954:	004011a9 	.word	0x004011a9

00401958 <main>:
/* Main                                                                 */
/************************************************************************/

// Funcao principal chamada na inicalizacao do uC.
int main(void)
{
  401958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40195c:	b087      	sub	sp, #28
  40195e:	af04      	add	r7, sp, #16
	init();
  401960:	4b75      	ldr	r3, [pc, #468]	; (401b38 <main+0x1e0>)
  401962:	4798      	blx	r3
	// Desativa watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
  401964:	4b75      	ldr	r3, [pc, #468]	; (401b3c <main+0x1e4>)
  401966:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40196a:	605a      	str	r2, [r3, #4]
	notaA = 0;
  40196c:	4b74      	ldr	r3, [pc, #464]	; (401b40 <main+0x1e8>)
  40196e:	2200      	movs	r2, #0
  401970:	601a      	str	r2, [r3, #0]
	// super loop
	// aplicacoes embarcadas no devem sair do while(1).
	while (1)
	{
		pio_clear(BUZZ_PIO,BUZZ_PIO_IDX_MASK);
  401972:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  401976:	4873      	ldr	r0, [pc, #460]	; (401b44 <main+0x1ec>)
  401978:	4b73      	ldr	r3, [pc, #460]	; (401b48 <main+0x1f0>)
  40197a:	4798      	blx	r3
		pisca();
  40197c:	4b73      	ldr	r3, [pc, #460]	; (401b4c <main+0x1f4>)
  40197e:	4798      	blx	r3
		if(musica==true){
  401980:	4b73      	ldr	r3, [pc, #460]	; (401b50 <main+0x1f8>)
  401982:	781b      	ldrb	r3, [r3, #0]
  401984:	b2db      	uxtb	r3, r3
  401986:	2b01      	cmp	r3, #1
  401988:	d151      	bne.n	401a2e <main+0xd6>
			delay_s(1);
  40198a:	4b72      	ldr	r3, [pc, #456]	; (401b54 <main+0x1fc>)
  40198c:	4798      	blx	r3
  40198e:	4603      	mov	r3, r0
  401990:	4619      	mov	r1, r3
  401992:	f04f 0200 	mov.w	r2, #0
  401996:	460b      	mov	r3, r1
  401998:	4614      	mov	r4, r2
  40199a:	0160      	lsls	r0, r4, #5
  40199c:	6078      	str	r0, [r7, #4]
  40199e:	6878      	ldr	r0, [r7, #4]
  4019a0:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  4019a4:	6078      	str	r0, [r7, #4]
  4019a6:	015b      	lsls	r3, r3, #5
  4019a8:	603b      	str	r3, [r7, #0]
  4019aa:	e9d7 3400 	ldrd	r3, r4, [r7]
  4019ae:	1a5b      	subs	r3, r3, r1
  4019b0:	eb64 0402 	sbc.w	r4, r4, r2
  4019b4:	ea4f 0984 	mov.w	r9, r4, lsl #2
  4019b8:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  4019bc:	ea4f 0883 	mov.w	r8, r3, lsl #2
  4019c0:	4643      	mov	r3, r8
  4019c2:	464c      	mov	r4, r9
  4019c4:	185b      	adds	r3, r3, r1
  4019c6:	eb44 0402 	adc.w	r4, r4, r2
  4019ca:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
  4019ce:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
  4019d2:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
  4019d6:	4653      	mov	r3, sl
  4019d8:	465c      	mov	r4, fp
  4019da:	4619      	mov	r1, r3
  4019dc:	4622      	mov	r2, r4
  4019de:	f241 732b 	movw	r3, #5931	; 0x172b
  4019e2:	f04f 0400 	mov.w	r4, #0
  4019e6:	18cd      	adds	r5, r1, r3
  4019e8:	eb42 0604 	adc.w	r6, r2, r4
  4019ec:	4628      	mov	r0, r5
  4019ee:	4631      	mov	r1, r6
  4019f0:	4c59      	ldr	r4, [pc, #356]	; (401b58 <main+0x200>)
  4019f2:	f241 722c 	movw	r2, #5932	; 0x172c
  4019f6:	f04f 0300 	mov.w	r3, #0
  4019fa:	47a0      	blx	r4
  4019fc:	4603      	mov	r3, r0
  4019fe:	460c      	mov	r4, r1
  401a00:	4618      	mov	r0, r3
  401a02:	4b56      	ldr	r3, [pc, #344]	; (401b5c <main+0x204>)
  401a04:	4798      	blx	r3
			if(qual==0){
  401a06:	4b56      	ldr	r3, [pc, #344]	; (401b60 <main+0x208>)
  401a08:	681b      	ldr	r3, [r3, #0]
  401a0a:	2b00      	cmp	r3, #0
  401a0c:	d106      	bne.n	401a1c <main+0xc4>
				qual = 1;
  401a0e:	4b54      	ldr	r3, [pc, #336]	; (401b60 <main+0x208>)
  401a10:	2201      	movs	r2, #1
  401a12:	601a      	str	r2, [r3, #0]
				notaA = 0;
  401a14:	4b4a      	ldr	r3, [pc, #296]	; (401b40 <main+0x1e8>)
  401a16:	2200      	movs	r2, #0
  401a18:	601a      	str	r2, [r3, #0]
  401a1a:	e005      	b.n	401a28 <main+0xd0>
			}
			else{
				qual = 0;
  401a1c:	4b50      	ldr	r3, [pc, #320]	; (401b60 <main+0x208>)
  401a1e:	2200      	movs	r2, #0
  401a20:	601a      	str	r2, [r3, #0]
				notaA = 0;
  401a22:	4b47      	ldr	r3, [pc, #284]	; (401b40 <main+0x1e8>)
  401a24:	2200      	movs	r2, #0
  401a26:	601a      	str	r2, [r3, #0]
			}
			musica = false;
  401a28:	4b49      	ldr	r3, [pc, #292]	; (401b50 <main+0x1f8>)
  401a2a:	2200      	movs	r2, #0
  401a2c:	701a      	strb	r2, [r3, #0]
		}
		
		
		
		if(qual==0 && isPlaying==1){
  401a2e:	4b4c      	ldr	r3, [pc, #304]	; (401b60 <main+0x208>)
  401a30:	681b      	ldr	r3, [r3, #0]
  401a32:	2b00      	cmp	r3, #0
  401a34:	d13a      	bne.n	401aac <main+0x154>
  401a36:	4b4b      	ldr	r3, [pc, #300]	; (401b64 <main+0x20c>)
  401a38:	681b      	ldr	r3, [r3, #0]
  401a3a:	2b01      	cmp	r3, #1
  401a3c:	d136      	bne.n	401aac <main+0x154>
			while(notaA<(sizeof(musica2)/sizeof(musica2[0]))){
  401a3e:	e024      	b.n	401a8a <main+0x132>
				notaA = nota(musica2[notaA],tempo2[notaA],0.7,notaA);			
  401a40:	4b3f      	ldr	r3, [pc, #252]	; (401b40 <main+0x1e8>)
  401a42:	681b      	ldr	r3, [r3, #0]
  401a44:	4a48      	ldr	r2, [pc, #288]	; (401b68 <main+0x210>)
  401a46:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  401a4a:	4b48      	ldr	r3, [pc, #288]	; (401b6c <main+0x214>)
  401a4c:	4610      	mov	r0, r2
  401a4e:	4798      	blx	r3
  401a50:	4605      	mov	r5, r0
  401a52:	460e      	mov	r6, r1
  401a54:	4b3a      	ldr	r3, [pc, #232]	; (401b40 <main+0x1e8>)
  401a56:	681b      	ldr	r3, [r3, #0]
  401a58:	4a45      	ldr	r2, [pc, #276]	; (401b70 <main+0x218>)
  401a5a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  401a5e:	4b43      	ldr	r3, [pc, #268]	; (401b6c <main+0x214>)
  401a60:	4610      	mov	r0, r2
  401a62:	4798      	blx	r3
  401a64:	460a      	mov	r2, r1
  401a66:	4601      	mov	r1, r0
  401a68:	4b35      	ldr	r3, [pc, #212]	; (401b40 <main+0x1e8>)
  401a6a:	681b      	ldr	r3, [r3, #0]
  401a6c:	9302      	str	r3, [sp, #8]
  401a6e:	a430      	add	r4, pc, #192	; (adr r4, 401b30 <main+0x1d8>)
  401a70:	e9d4 3400 	ldrd	r3, r4, [r4]
  401a74:	e9cd 3400 	strd	r3, r4, [sp]
  401a78:	4613      	mov	r3, r2
  401a7a:	460a      	mov	r2, r1
  401a7c:	4628      	mov	r0, r5
  401a7e:	4631      	mov	r1, r6
  401a80:	4c3c      	ldr	r4, [pc, #240]	; (401b74 <main+0x21c>)
  401a82:	47a0      	blx	r4
  401a84:	4602      	mov	r2, r0
  401a86:	4b2e      	ldr	r3, [pc, #184]	; (401b40 <main+0x1e8>)
  401a88:	601a      	str	r2, [r3, #0]
			while(notaA<(sizeof(musica2)/sizeof(musica2[0]))){
  401a8a:	4b2d      	ldr	r3, [pc, #180]	; (401b40 <main+0x1e8>)
  401a8c:	681b      	ldr	r3, [r3, #0]
  401a8e:	f5b3 7f8c 	cmp.w	r3, #280	; 0x118
  401a92:	d3d5      	bcc.n	401a40 <main+0xe8>
			}
			notaA = 0;
  401a94:	4b2a      	ldr	r3, [pc, #168]	; (401b40 <main+0x1e8>)
  401a96:	2200      	movs	r2, #0
  401a98:	601a      	str	r2, [r3, #0]
			isPlaying = 0;
  401a9a:	4b32      	ldr	r3, [pc, #200]	; (401b64 <main+0x20c>)
  401a9c:	2200      	movs	r2, #0
  401a9e:	601a      	str	r2, [r3, #0]
			pio_clear(BUZZ_PIO,BUZZ_PIO_IDX_MASK);
  401aa0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  401aa4:	4827      	ldr	r0, [pc, #156]	; (401b44 <main+0x1ec>)
  401aa6:	4b28      	ldr	r3, [pc, #160]	; (401b48 <main+0x1f0>)
  401aa8:	4798      	blx	r3
  401aaa:	e03e      	b.n	401b2a <main+0x1d2>
		}
		else if(qual==1 && isPlaying==1){
  401aac:	4b2c      	ldr	r3, [pc, #176]	; (401b60 <main+0x208>)
  401aae:	681b      	ldr	r3, [r3, #0]
  401ab0:	2b01      	cmp	r3, #1
  401ab2:	f47f af5e 	bne.w	401972 <main+0x1a>
  401ab6:	4b2b      	ldr	r3, [pc, #172]	; (401b64 <main+0x20c>)
  401ab8:	681b      	ldr	r3, [r3, #0]
  401aba:	2b01      	cmp	r3, #1
  401abc:	f47f af59 	bne.w	401972 <main+0x1a>
			while(notaA<(sizeof(musica1)/sizeof(musica1[0]))){
  401ac0:	e024      	b.n	401b0c <main+0x1b4>
				notaA = nota(musica1[notaA],tempo1[notaA],0.7,notaA);
  401ac2:	4b1f      	ldr	r3, [pc, #124]	; (401b40 <main+0x1e8>)
  401ac4:	681b      	ldr	r3, [r3, #0]
  401ac6:	4a2c      	ldr	r2, [pc, #176]	; (401b78 <main+0x220>)
  401ac8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  401acc:	4b27      	ldr	r3, [pc, #156]	; (401b6c <main+0x214>)
  401ace:	4610      	mov	r0, r2
  401ad0:	4798      	blx	r3
  401ad2:	4605      	mov	r5, r0
  401ad4:	460e      	mov	r6, r1
  401ad6:	4b1a      	ldr	r3, [pc, #104]	; (401b40 <main+0x1e8>)
  401ad8:	681b      	ldr	r3, [r3, #0]
  401ada:	4a28      	ldr	r2, [pc, #160]	; (401b7c <main+0x224>)
  401adc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  401ae0:	4b22      	ldr	r3, [pc, #136]	; (401b6c <main+0x214>)
  401ae2:	4610      	mov	r0, r2
  401ae4:	4798      	blx	r3
  401ae6:	460a      	mov	r2, r1
  401ae8:	4601      	mov	r1, r0
  401aea:	4b15      	ldr	r3, [pc, #84]	; (401b40 <main+0x1e8>)
  401aec:	681b      	ldr	r3, [r3, #0]
  401aee:	9302      	str	r3, [sp, #8]
  401af0:	a40f      	add	r4, pc, #60	; (adr r4, 401b30 <main+0x1d8>)
  401af2:	e9d4 3400 	ldrd	r3, r4, [r4]
  401af6:	e9cd 3400 	strd	r3, r4, [sp]
  401afa:	4613      	mov	r3, r2
  401afc:	460a      	mov	r2, r1
  401afe:	4628      	mov	r0, r5
  401b00:	4631      	mov	r1, r6
  401b02:	4c1c      	ldr	r4, [pc, #112]	; (401b74 <main+0x21c>)
  401b04:	47a0      	blx	r4
  401b06:	4602      	mov	r2, r0
  401b08:	4b0d      	ldr	r3, [pc, #52]	; (401b40 <main+0x1e8>)
  401b0a:	601a      	str	r2, [r3, #0]
			while(notaA<(sizeof(musica1)/sizeof(musica1[0]))){
  401b0c:	4b0c      	ldr	r3, [pc, #48]	; (401b40 <main+0x1e8>)
  401b0e:	681b      	ldr	r3, [r3, #0]
  401b10:	2bca      	cmp	r3, #202	; 0xca
  401b12:	d9d6      	bls.n	401ac2 <main+0x16a>
				
			}
			notaA = 0;
  401b14:	4b0a      	ldr	r3, [pc, #40]	; (401b40 <main+0x1e8>)
  401b16:	2200      	movs	r2, #0
  401b18:	601a      	str	r2, [r3, #0]
			isPlaying = 0;
  401b1a:	4b12      	ldr	r3, [pc, #72]	; (401b64 <main+0x20c>)
  401b1c:	2200      	movs	r2, #0
  401b1e:	601a      	str	r2, [r3, #0]
			pio_clear(BUZZ_PIO,BUZZ_PIO_IDX_MASK);
  401b20:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  401b24:	4807      	ldr	r0, [pc, #28]	; (401b44 <main+0x1ec>)
  401b26:	4b08      	ldr	r3, [pc, #32]	; (401b48 <main+0x1f0>)
  401b28:	4798      	blx	r3
		pio_clear(BUZZ_PIO,BUZZ_PIO_IDX_MASK);
  401b2a:	e722      	b.n	401972 <main+0x1a>
  401b2c:	f3af 8000 	nop.w
  401b30:	66666666 	.word	0x66666666
  401b34:	3fe66666 	.word	0x3fe66666
  401b38:	00401841 	.word	0x00401841
  401b3c:	400e1850 	.word	0x400e1850
  401b40:	204013e8 	.word	0x204013e8
  401b44:	400e1400 	.word	0x400e1400
  401b48:	00400571 	.word	0x00400571
  401b4c:	00401359 	.word	0x00401359
  401b50:	204013f0 	.word	0x204013f0
  401b54:	00401291 	.word	0x00401291
  401b58:	00402475 	.word	0x00402475
  401b5c:	20400001 	.word	0x20400001
  401b60:	204013ec 	.word	0x204013ec
  401b64:	204013e4 	.word	0x204013e4
  401b68:	20400668 	.word	0x20400668
  401b6c:	00401e25 	.word	0x00401e25
  401b70:	20400ac8 	.word	0x20400ac8
  401b74:	004014a1 	.word	0x004014a1
  401b78:	20400010 	.word	0x20400010
  401b7c:	2040033c 	.word	0x2040033c

00401b80 <__aeabi_drsub>:
  401b80:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401b84:	e002      	b.n	401b8c <__adddf3>
  401b86:	bf00      	nop

00401b88 <__aeabi_dsub>:
  401b88:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401b8c <__adddf3>:
  401b8c:	b530      	push	{r4, r5, lr}
  401b8e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401b92:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401b96:	ea94 0f05 	teq	r4, r5
  401b9a:	bf08      	it	eq
  401b9c:	ea90 0f02 	teqeq	r0, r2
  401ba0:	bf1f      	itttt	ne
  401ba2:	ea54 0c00 	orrsne.w	ip, r4, r0
  401ba6:	ea55 0c02 	orrsne.w	ip, r5, r2
  401baa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401bae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401bb2:	f000 80e2 	beq.w	401d7a <__adddf3+0x1ee>
  401bb6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401bba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401bbe:	bfb8      	it	lt
  401bc0:	426d      	neglt	r5, r5
  401bc2:	dd0c      	ble.n	401bde <__adddf3+0x52>
  401bc4:	442c      	add	r4, r5
  401bc6:	ea80 0202 	eor.w	r2, r0, r2
  401bca:	ea81 0303 	eor.w	r3, r1, r3
  401bce:	ea82 0000 	eor.w	r0, r2, r0
  401bd2:	ea83 0101 	eor.w	r1, r3, r1
  401bd6:	ea80 0202 	eor.w	r2, r0, r2
  401bda:	ea81 0303 	eor.w	r3, r1, r3
  401bde:	2d36      	cmp	r5, #54	; 0x36
  401be0:	bf88      	it	hi
  401be2:	bd30      	pophi	{r4, r5, pc}
  401be4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401be8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401bec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401bf0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401bf4:	d002      	beq.n	401bfc <__adddf3+0x70>
  401bf6:	4240      	negs	r0, r0
  401bf8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401bfc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401c00:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401c04:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401c08:	d002      	beq.n	401c10 <__adddf3+0x84>
  401c0a:	4252      	negs	r2, r2
  401c0c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401c10:	ea94 0f05 	teq	r4, r5
  401c14:	f000 80a7 	beq.w	401d66 <__adddf3+0x1da>
  401c18:	f1a4 0401 	sub.w	r4, r4, #1
  401c1c:	f1d5 0e20 	rsbs	lr, r5, #32
  401c20:	db0d      	blt.n	401c3e <__adddf3+0xb2>
  401c22:	fa02 fc0e 	lsl.w	ip, r2, lr
  401c26:	fa22 f205 	lsr.w	r2, r2, r5
  401c2a:	1880      	adds	r0, r0, r2
  401c2c:	f141 0100 	adc.w	r1, r1, #0
  401c30:	fa03 f20e 	lsl.w	r2, r3, lr
  401c34:	1880      	adds	r0, r0, r2
  401c36:	fa43 f305 	asr.w	r3, r3, r5
  401c3a:	4159      	adcs	r1, r3
  401c3c:	e00e      	b.n	401c5c <__adddf3+0xd0>
  401c3e:	f1a5 0520 	sub.w	r5, r5, #32
  401c42:	f10e 0e20 	add.w	lr, lr, #32
  401c46:	2a01      	cmp	r2, #1
  401c48:	fa03 fc0e 	lsl.w	ip, r3, lr
  401c4c:	bf28      	it	cs
  401c4e:	f04c 0c02 	orrcs.w	ip, ip, #2
  401c52:	fa43 f305 	asr.w	r3, r3, r5
  401c56:	18c0      	adds	r0, r0, r3
  401c58:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401c5c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401c60:	d507      	bpl.n	401c72 <__adddf3+0xe6>
  401c62:	f04f 0e00 	mov.w	lr, #0
  401c66:	f1dc 0c00 	rsbs	ip, ip, #0
  401c6a:	eb7e 0000 	sbcs.w	r0, lr, r0
  401c6e:	eb6e 0101 	sbc.w	r1, lr, r1
  401c72:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401c76:	d31b      	bcc.n	401cb0 <__adddf3+0x124>
  401c78:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401c7c:	d30c      	bcc.n	401c98 <__adddf3+0x10c>
  401c7e:	0849      	lsrs	r1, r1, #1
  401c80:	ea5f 0030 	movs.w	r0, r0, rrx
  401c84:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401c88:	f104 0401 	add.w	r4, r4, #1
  401c8c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401c90:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401c94:	f080 809a 	bcs.w	401dcc <__adddf3+0x240>
  401c98:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401c9c:	bf08      	it	eq
  401c9e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401ca2:	f150 0000 	adcs.w	r0, r0, #0
  401ca6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401caa:	ea41 0105 	orr.w	r1, r1, r5
  401cae:	bd30      	pop	{r4, r5, pc}
  401cb0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401cb4:	4140      	adcs	r0, r0
  401cb6:	eb41 0101 	adc.w	r1, r1, r1
  401cba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401cbe:	f1a4 0401 	sub.w	r4, r4, #1
  401cc2:	d1e9      	bne.n	401c98 <__adddf3+0x10c>
  401cc4:	f091 0f00 	teq	r1, #0
  401cc8:	bf04      	itt	eq
  401cca:	4601      	moveq	r1, r0
  401ccc:	2000      	moveq	r0, #0
  401cce:	fab1 f381 	clz	r3, r1
  401cd2:	bf08      	it	eq
  401cd4:	3320      	addeq	r3, #32
  401cd6:	f1a3 030b 	sub.w	r3, r3, #11
  401cda:	f1b3 0220 	subs.w	r2, r3, #32
  401cde:	da0c      	bge.n	401cfa <__adddf3+0x16e>
  401ce0:	320c      	adds	r2, #12
  401ce2:	dd08      	ble.n	401cf6 <__adddf3+0x16a>
  401ce4:	f102 0c14 	add.w	ip, r2, #20
  401ce8:	f1c2 020c 	rsb	r2, r2, #12
  401cec:	fa01 f00c 	lsl.w	r0, r1, ip
  401cf0:	fa21 f102 	lsr.w	r1, r1, r2
  401cf4:	e00c      	b.n	401d10 <__adddf3+0x184>
  401cf6:	f102 0214 	add.w	r2, r2, #20
  401cfa:	bfd8      	it	le
  401cfc:	f1c2 0c20 	rsble	ip, r2, #32
  401d00:	fa01 f102 	lsl.w	r1, r1, r2
  401d04:	fa20 fc0c 	lsr.w	ip, r0, ip
  401d08:	bfdc      	itt	le
  401d0a:	ea41 010c 	orrle.w	r1, r1, ip
  401d0e:	4090      	lslle	r0, r2
  401d10:	1ae4      	subs	r4, r4, r3
  401d12:	bfa2      	ittt	ge
  401d14:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401d18:	4329      	orrge	r1, r5
  401d1a:	bd30      	popge	{r4, r5, pc}
  401d1c:	ea6f 0404 	mvn.w	r4, r4
  401d20:	3c1f      	subs	r4, #31
  401d22:	da1c      	bge.n	401d5e <__adddf3+0x1d2>
  401d24:	340c      	adds	r4, #12
  401d26:	dc0e      	bgt.n	401d46 <__adddf3+0x1ba>
  401d28:	f104 0414 	add.w	r4, r4, #20
  401d2c:	f1c4 0220 	rsb	r2, r4, #32
  401d30:	fa20 f004 	lsr.w	r0, r0, r4
  401d34:	fa01 f302 	lsl.w	r3, r1, r2
  401d38:	ea40 0003 	orr.w	r0, r0, r3
  401d3c:	fa21 f304 	lsr.w	r3, r1, r4
  401d40:	ea45 0103 	orr.w	r1, r5, r3
  401d44:	bd30      	pop	{r4, r5, pc}
  401d46:	f1c4 040c 	rsb	r4, r4, #12
  401d4a:	f1c4 0220 	rsb	r2, r4, #32
  401d4e:	fa20 f002 	lsr.w	r0, r0, r2
  401d52:	fa01 f304 	lsl.w	r3, r1, r4
  401d56:	ea40 0003 	orr.w	r0, r0, r3
  401d5a:	4629      	mov	r1, r5
  401d5c:	bd30      	pop	{r4, r5, pc}
  401d5e:	fa21 f004 	lsr.w	r0, r1, r4
  401d62:	4629      	mov	r1, r5
  401d64:	bd30      	pop	{r4, r5, pc}
  401d66:	f094 0f00 	teq	r4, #0
  401d6a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401d6e:	bf06      	itte	eq
  401d70:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401d74:	3401      	addeq	r4, #1
  401d76:	3d01      	subne	r5, #1
  401d78:	e74e      	b.n	401c18 <__adddf3+0x8c>
  401d7a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401d7e:	bf18      	it	ne
  401d80:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401d84:	d029      	beq.n	401dda <__adddf3+0x24e>
  401d86:	ea94 0f05 	teq	r4, r5
  401d8a:	bf08      	it	eq
  401d8c:	ea90 0f02 	teqeq	r0, r2
  401d90:	d005      	beq.n	401d9e <__adddf3+0x212>
  401d92:	ea54 0c00 	orrs.w	ip, r4, r0
  401d96:	bf04      	itt	eq
  401d98:	4619      	moveq	r1, r3
  401d9a:	4610      	moveq	r0, r2
  401d9c:	bd30      	pop	{r4, r5, pc}
  401d9e:	ea91 0f03 	teq	r1, r3
  401da2:	bf1e      	ittt	ne
  401da4:	2100      	movne	r1, #0
  401da6:	2000      	movne	r0, #0
  401da8:	bd30      	popne	{r4, r5, pc}
  401daa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401dae:	d105      	bne.n	401dbc <__adddf3+0x230>
  401db0:	0040      	lsls	r0, r0, #1
  401db2:	4149      	adcs	r1, r1
  401db4:	bf28      	it	cs
  401db6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401dba:	bd30      	pop	{r4, r5, pc}
  401dbc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401dc0:	bf3c      	itt	cc
  401dc2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401dc6:	bd30      	popcc	{r4, r5, pc}
  401dc8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401dcc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401dd0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401dd4:	f04f 0000 	mov.w	r0, #0
  401dd8:	bd30      	pop	{r4, r5, pc}
  401dda:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401dde:	bf1a      	itte	ne
  401de0:	4619      	movne	r1, r3
  401de2:	4610      	movne	r0, r2
  401de4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401de8:	bf1c      	itt	ne
  401dea:	460b      	movne	r3, r1
  401dec:	4602      	movne	r2, r0
  401dee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401df2:	bf06      	itte	eq
  401df4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401df8:	ea91 0f03 	teqeq	r1, r3
  401dfc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401e00:	bd30      	pop	{r4, r5, pc}
  401e02:	bf00      	nop

00401e04 <__aeabi_ui2d>:
  401e04:	f090 0f00 	teq	r0, #0
  401e08:	bf04      	itt	eq
  401e0a:	2100      	moveq	r1, #0
  401e0c:	4770      	bxeq	lr
  401e0e:	b530      	push	{r4, r5, lr}
  401e10:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401e14:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401e18:	f04f 0500 	mov.w	r5, #0
  401e1c:	f04f 0100 	mov.w	r1, #0
  401e20:	e750      	b.n	401cc4 <__adddf3+0x138>
  401e22:	bf00      	nop

00401e24 <__aeabi_i2d>:
  401e24:	f090 0f00 	teq	r0, #0
  401e28:	bf04      	itt	eq
  401e2a:	2100      	moveq	r1, #0
  401e2c:	4770      	bxeq	lr
  401e2e:	b530      	push	{r4, r5, lr}
  401e30:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401e34:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401e38:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401e3c:	bf48      	it	mi
  401e3e:	4240      	negmi	r0, r0
  401e40:	f04f 0100 	mov.w	r1, #0
  401e44:	e73e      	b.n	401cc4 <__adddf3+0x138>
  401e46:	bf00      	nop

00401e48 <__aeabi_f2d>:
  401e48:	0042      	lsls	r2, r0, #1
  401e4a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401e4e:	ea4f 0131 	mov.w	r1, r1, rrx
  401e52:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401e56:	bf1f      	itttt	ne
  401e58:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401e5c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401e60:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401e64:	4770      	bxne	lr
  401e66:	f092 0f00 	teq	r2, #0
  401e6a:	bf14      	ite	ne
  401e6c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401e70:	4770      	bxeq	lr
  401e72:	b530      	push	{r4, r5, lr}
  401e74:	f44f 7460 	mov.w	r4, #896	; 0x380
  401e78:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401e7c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401e80:	e720      	b.n	401cc4 <__adddf3+0x138>
  401e82:	bf00      	nop

00401e84 <__aeabi_ul2d>:
  401e84:	ea50 0201 	orrs.w	r2, r0, r1
  401e88:	bf08      	it	eq
  401e8a:	4770      	bxeq	lr
  401e8c:	b530      	push	{r4, r5, lr}
  401e8e:	f04f 0500 	mov.w	r5, #0
  401e92:	e00a      	b.n	401eaa <__aeabi_l2d+0x16>

00401e94 <__aeabi_l2d>:
  401e94:	ea50 0201 	orrs.w	r2, r0, r1
  401e98:	bf08      	it	eq
  401e9a:	4770      	bxeq	lr
  401e9c:	b530      	push	{r4, r5, lr}
  401e9e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401ea2:	d502      	bpl.n	401eaa <__aeabi_l2d+0x16>
  401ea4:	4240      	negs	r0, r0
  401ea6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401eaa:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401eae:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401eb2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401eb6:	f43f aedc 	beq.w	401c72 <__adddf3+0xe6>
  401eba:	f04f 0203 	mov.w	r2, #3
  401ebe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401ec2:	bf18      	it	ne
  401ec4:	3203      	addne	r2, #3
  401ec6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401eca:	bf18      	it	ne
  401ecc:	3203      	addne	r2, #3
  401ece:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401ed2:	f1c2 0320 	rsb	r3, r2, #32
  401ed6:	fa00 fc03 	lsl.w	ip, r0, r3
  401eda:	fa20 f002 	lsr.w	r0, r0, r2
  401ede:	fa01 fe03 	lsl.w	lr, r1, r3
  401ee2:	ea40 000e 	orr.w	r0, r0, lr
  401ee6:	fa21 f102 	lsr.w	r1, r1, r2
  401eea:	4414      	add	r4, r2
  401eec:	e6c1      	b.n	401c72 <__adddf3+0xe6>
  401eee:	bf00      	nop

00401ef0 <__aeabi_dmul>:
  401ef0:	b570      	push	{r4, r5, r6, lr}
  401ef2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401ef6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401efa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401efe:	bf1d      	ittte	ne
  401f00:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401f04:	ea94 0f0c 	teqne	r4, ip
  401f08:	ea95 0f0c 	teqne	r5, ip
  401f0c:	f000 f8de 	bleq	4020cc <__aeabi_dmul+0x1dc>
  401f10:	442c      	add	r4, r5
  401f12:	ea81 0603 	eor.w	r6, r1, r3
  401f16:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401f1a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401f1e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401f22:	bf18      	it	ne
  401f24:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401f28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401f2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401f30:	d038      	beq.n	401fa4 <__aeabi_dmul+0xb4>
  401f32:	fba0 ce02 	umull	ip, lr, r0, r2
  401f36:	f04f 0500 	mov.w	r5, #0
  401f3a:	fbe1 e502 	umlal	lr, r5, r1, r2
  401f3e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401f42:	fbe0 e503 	umlal	lr, r5, r0, r3
  401f46:	f04f 0600 	mov.w	r6, #0
  401f4a:	fbe1 5603 	umlal	r5, r6, r1, r3
  401f4e:	f09c 0f00 	teq	ip, #0
  401f52:	bf18      	it	ne
  401f54:	f04e 0e01 	orrne.w	lr, lr, #1
  401f58:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401f5c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401f60:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401f64:	d204      	bcs.n	401f70 <__aeabi_dmul+0x80>
  401f66:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401f6a:	416d      	adcs	r5, r5
  401f6c:	eb46 0606 	adc.w	r6, r6, r6
  401f70:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401f74:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401f78:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401f7c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401f80:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401f84:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401f88:	bf88      	it	hi
  401f8a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401f8e:	d81e      	bhi.n	401fce <__aeabi_dmul+0xde>
  401f90:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401f94:	bf08      	it	eq
  401f96:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401f9a:	f150 0000 	adcs.w	r0, r0, #0
  401f9e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401fa2:	bd70      	pop	{r4, r5, r6, pc}
  401fa4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401fa8:	ea46 0101 	orr.w	r1, r6, r1
  401fac:	ea40 0002 	orr.w	r0, r0, r2
  401fb0:	ea81 0103 	eor.w	r1, r1, r3
  401fb4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401fb8:	bfc2      	ittt	gt
  401fba:	ebd4 050c 	rsbsgt	r5, r4, ip
  401fbe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401fc2:	bd70      	popgt	{r4, r5, r6, pc}
  401fc4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401fc8:	f04f 0e00 	mov.w	lr, #0
  401fcc:	3c01      	subs	r4, #1
  401fce:	f300 80ab 	bgt.w	402128 <__aeabi_dmul+0x238>
  401fd2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401fd6:	bfde      	ittt	le
  401fd8:	2000      	movle	r0, #0
  401fda:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401fde:	bd70      	pople	{r4, r5, r6, pc}
  401fe0:	f1c4 0400 	rsb	r4, r4, #0
  401fe4:	3c20      	subs	r4, #32
  401fe6:	da35      	bge.n	402054 <__aeabi_dmul+0x164>
  401fe8:	340c      	adds	r4, #12
  401fea:	dc1b      	bgt.n	402024 <__aeabi_dmul+0x134>
  401fec:	f104 0414 	add.w	r4, r4, #20
  401ff0:	f1c4 0520 	rsb	r5, r4, #32
  401ff4:	fa00 f305 	lsl.w	r3, r0, r5
  401ff8:	fa20 f004 	lsr.w	r0, r0, r4
  401ffc:	fa01 f205 	lsl.w	r2, r1, r5
  402000:	ea40 0002 	orr.w	r0, r0, r2
  402004:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402008:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40200c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402010:	fa21 f604 	lsr.w	r6, r1, r4
  402014:	eb42 0106 	adc.w	r1, r2, r6
  402018:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40201c:	bf08      	it	eq
  40201e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402022:	bd70      	pop	{r4, r5, r6, pc}
  402024:	f1c4 040c 	rsb	r4, r4, #12
  402028:	f1c4 0520 	rsb	r5, r4, #32
  40202c:	fa00 f304 	lsl.w	r3, r0, r4
  402030:	fa20 f005 	lsr.w	r0, r0, r5
  402034:	fa01 f204 	lsl.w	r2, r1, r4
  402038:	ea40 0002 	orr.w	r0, r0, r2
  40203c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402040:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402044:	f141 0100 	adc.w	r1, r1, #0
  402048:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40204c:	bf08      	it	eq
  40204e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402052:	bd70      	pop	{r4, r5, r6, pc}
  402054:	f1c4 0520 	rsb	r5, r4, #32
  402058:	fa00 f205 	lsl.w	r2, r0, r5
  40205c:	ea4e 0e02 	orr.w	lr, lr, r2
  402060:	fa20 f304 	lsr.w	r3, r0, r4
  402064:	fa01 f205 	lsl.w	r2, r1, r5
  402068:	ea43 0302 	orr.w	r3, r3, r2
  40206c:	fa21 f004 	lsr.w	r0, r1, r4
  402070:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402074:	fa21 f204 	lsr.w	r2, r1, r4
  402078:	ea20 0002 	bic.w	r0, r0, r2
  40207c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402080:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402084:	bf08      	it	eq
  402086:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40208a:	bd70      	pop	{r4, r5, r6, pc}
  40208c:	f094 0f00 	teq	r4, #0
  402090:	d10f      	bne.n	4020b2 <__aeabi_dmul+0x1c2>
  402092:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402096:	0040      	lsls	r0, r0, #1
  402098:	eb41 0101 	adc.w	r1, r1, r1
  40209c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4020a0:	bf08      	it	eq
  4020a2:	3c01      	subeq	r4, #1
  4020a4:	d0f7      	beq.n	402096 <__aeabi_dmul+0x1a6>
  4020a6:	ea41 0106 	orr.w	r1, r1, r6
  4020aa:	f095 0f00 	teq	r5, #0
  4020ae:	bf18      	it	ne
  4020b0:	4770      	bxne	lr
  4020b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4020b6:	0052      	lsls	r2, r2, #1
  4020b8:	eb43 0303 	adc.w	r3, r3, r3
  4020bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4020c0:	bf08      	it	eq
  4020c2:	3d01      	subeq	r5, #1
  4020c4:	d0f7      	beq.n	4020b6 <__aeabi_dmul+0x1c6>
  4020c6:	ea43 0306 	orr.w	r3, r3, r6
  4020ca:	4770      	bx	lr
  4020cc:	ea94 0f0c 	teq	r4, ip
  4020d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4020d4:	bf18      	it	ne
  4020d6:	ea95 0f0c 	teqne	r5, ip
  4020da:	d00c      	beq.n	4020f6 <__aeabi_dmul+0x206>
  4020dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4020e0:	bf18      	it	ne
  4020e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4020e6:	d1d1      	bne.n	40208c <__aeabi_dmul+0x19c>
  4020e8:	ea81 0103 	eor.w	r1, r1, r3
  4020ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4020f0:	f04f 0000 	mov.w	r0, #0
  4020f4:	bd70      	pop	{r4, r5, r6, pc}
  4020f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4020fa:	bf06      	itte	eq
  4020fc:	4610      	moveq	r0, r2
  4020fe:	4619      	moveq	r1, r3
  402100:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402104:	d019      	beq.n	40213a <__aeabi_dmul+0x24a>
  402106:	ea94 0f0c 	teq	r4, ip
  40210a:	d102      	bne.n	402112 <__aeabi_dmul+0x222>
  40210c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402110:	d113      	bne.n	40213a <__aeabi_dmul+0x24a>
  402112:	ea95 0f0c 	teq	r5, ip
  402116:	d105      	bne.n	402124 <__aeabi_dmul+0x234>
  402118:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40211c:	bf1c      	itt	ne
  40211e:	4610      	movne	r0, r2
  402120:	4619      	movne	r1, r3
  402122:	d10a      	bne.n	40213a <__aeabi_dmul+0x24a>
  402124:	ea81 0103 	eor.w	r1, r1, r3
  402128:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40212c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402130:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402134:	f04f 0000 	mov.w	r0, #0
  402138:	bd70      	pop	{r4, r5, r6, pc}
  40213a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40213e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402142:	bd70      	pop	{r4, r5, r6, pc}

00402144 <__aeabi_ddiv>:
  402144:	b570      	push	{r4, r5, r6, lr}
  402146:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40214a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40214e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402152:	bf1d      	ittte	ne
  402154:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402158:	ea94 0f0c 	teqne	r4, ip
  40215c:	ea95 0f0c 	teqne	r5, ip
  402160:	f000 f8a7 	bleq	4022b2 <__aeabi_ddiv+0x16e>
  402164:	eba4 0405 	sub.w	r4, r4, r5
  402168:	ea81 0e03 	eor.w	lr, r1, r3
  40216c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402170:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402174:	f000 8088 	beq.w	402288 <__aeabi_ddiv+0x144>
  402178:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40217c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402180:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402184:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402188:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40218c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402190:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402194:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402198:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40219c:	429d      	cmp	r5, r3
  40219e:	bf08      	it	eq
  4021a0:	4296      	cmpeq	r6, r2
  4021a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4021a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4021aa:	d202      	bcs.n	4021b2 <__aeabi_ddiv+0x6e>
  4021ac:	085b      	lsrs	r3, r3, #1
  4021ae:	ea4f 0232 	mov.w	r2, r2, rrx
  4021b2:	1ab6      	subs	r6, r6, r2
  4021b4:	eb65 0503 	sbc.w	r5, r5, r3
  4021b8:	085b      	lsrs	r3, r3, #1
  4021ba:	ea4f 0232 	mov.w	r2, r2, rrx
  4021be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4021c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4021c6:	ebb6 0e02 	subs.w	lr, r6, r2
  4021ca:	eb75 0e03 	sbcs.w	lr, r5, r3
  4021ce:	bf22      	ittt	cs
  4021d0:	1ab6      	subcs	r6, r6, r2
  4021d2:	4675      	movcs	r5, lr
  4021d4:	ea40 000c 	orrcs.w	r0, r0, ip
  4021d8:	085b      	lsrs	r3, r3, #1
  4021da:	ea4f 0232 	mov.w	r2, r2, rrx
  4021de:	ebb6 0e02 	subs.w	lr, r6, r2
  4021e2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4021e6:	bf22      	ittt	cs
  4021e8:	1ab6      	subcs	r6, r6, r2
  4021ea:	4675      	movcs	r5, lr
  4021ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4021f0:	085b      	lsrs	r3, r3, #1
  4021f2:	ea4f 0232 	mov.w	r2, r2, rrx
  4021f6:	ebb6 0e02 	subs.w	lr, r6, r2
  4021fa:	eb75 0e03 	sbcs.w	lr, r5, r3
  4021fe:	bf22      	ittt	cs
  402200:	1ab6      	subcs	r6, r6, r2
  402202:	4675      	movcs	r5, lr
  402204:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402208:	085b      	lsrs	r3, r3, #1
  40220a:	ea4f 0232 	mov.w	r2, r2, rrx
  40220e:	ebb6 0e02 	subs.w	lr, r6, r2
  402212:	eb75 0e03 	sbcs.w	lr, r5, r3
  402216:	bf22      	ittt	cs
  402218:	1ab6      	subcs	r6, r6, r2
  40221a:	4675      	movcs	r5, lr
  40221c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402220:	ea55 0e06 	orrs.w	lr, r5, r6
  402224:	d018      	beq.n	402258 <__aeabi_ddiv+0x114>
  402226:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40222a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40222e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402232:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402236:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40223a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40223e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402242:	d1c0      	bne.n	4021c6 <__aeabi_ddiv+0x82>
  402244:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402248:	d10b      	bne.n	402262 <__aeabi_ddiv+0x11e>
  40224a:	ea41 0100 	orr.w	r1, r1, r0
  40224e:	f04f 0000 	mov.w	r0, #0
  402252:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402256:	e7b6      	b.n	4021c6 <__aeabi_ddiv+0x82>
  402258:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40225c:	bf04      	itt	eq
  40225e:	4301      	orreq	r1, r0
  402260:	2000      	moveq	r0, #0
  402262:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402266:	bf88      	it	hi
  402268:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40226c:	f63f aeaf 	bhi.w	401fce <__aeabi_dmul+0xde>
  402270:	ebb5 0c03 	subs.w	ip, r5, r3
  402274:	bf04      	itt	eq
  402276:	ebb6 0c02 	subseq.w	ip, r6, r2
  40227a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40227e:	f150 0000 	adcs.w	r0, r0, #0
  402282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402286:	bd70      	pop	{r4, r5, r6, pc}
  402288:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40228c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402290:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402294:	bfc2      	ittt	gt
  402296:	ebd4 050c 	rsbsgt	r5, r4, ip
  40229a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40229e:	bd70      	popgt	{r4, r5, r6, pc}
  4022a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4022a4:	f04f 0e00 	mov.w	lr, #0
  4022a8:	3c01      	subs	r4, #1
  4022aa:	e690      	b.n	401fce <__aeabi_dmul+0xde>
  4022ac:	ea45 0e06 	orr.w	lr, r5, r6
  4022b0:	e68d      	b.n	401fce <__aeabi_dmul+0xde>
  4022b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4022b6:	ea94 0f0c 	teq	r4, ip
  4022ba:	bf08      	it	eq
  4022bc:	ea95 0f0c 	teqeq	r5, ip
  4022c0:	f43f af3b 	beq.w	40213a <__aeabi_dmul+0x24a>
  4022c4:	ea94 0f0c 	teq	r4, ip
  4022c8:	d10a      	bne.n	4022e0 <__aeabi_ddiv+0x19c>
  4022ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4022ce:	f47f af34 	bne.w	40213a <__aeabi_dmul+0x24a>
  4022d2:	ea95 0f0c 	teq	r5, ip
  4022d6:	f47f af25 	bne.w	402124 <__aeabi_dmul+0x234>
  4022da:	4610      	mov	r0, r2
  4022dc:	4619      	mov	r1, r3
  4022de:	e72c      	b.n	40213a <__aeabi_dmul+0x24a>
  4022e0:	ea95 0f0c 	teq	r5, ip
  4022e4:	d106      	bne.n	4022f4 <__aeabi_ddiv+0x1b0>
  4022e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4022ea:	f43f aefd 	beq.w	4020e8 <__aeabi_dmul+0x1f8>
  4022ee:	4610      	mov	r0, r2
  4022f0:	4619      	mov	r1, r3
  4022f2:	e722      	b.n	40213a <__aeabi_dmul+0x24a>
  4022f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4022f8:	bf18      	it	ne
  4022fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4022fe:	f47f aec5 	bne.w	40208c <__aeabi_dmul+0x19c>
  402302:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402306:	f47f af0d 	bne.w	402124 <__aeabi_dmul+0x234>
  40230a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40230e:	f47f aeeb 	bne.w	4020e8 <__aeabi_dmul+0x1f8>
  402312:	e712      	b.n	40213a <__aeabi_dmul+0x24a>

00402314 <__gedf2>:
  402314:	f04f 3cff 	mov.w	ip, #4294967295
  402318:	e006      	b.n	402328 <__cmpdf2+0x4>
  40231a:	bf00      	nop

0040231c <__ledf2>:
  40231c:	f04f 0c01 	mov.w	ip, #1
  402320:	e002      	b.n	402328 <__cmpdf2+0x4>
  402322:	bf00      	nop

00402324 <__cmpdf2>:
  402324:	f04f 0c01 	mov.w	ip, #1
  402328:	f84d cd04 	str.w	ip, [sp, #-4]!
  40232c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402330:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402334:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402338:	bf18      	it	ne
  40233a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40233e:	d01b      	beq.n	402378 <__cmpdf2+0x54>
  402340:	b001      	add	sp, #4
  402342:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  402346:	bf0c      	ite	eq
  402348:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40234c:	ea91 0f03 	teqne	r1, r3
  402350:	bf02      	ittt	eq
  402352:	ea90 0f02 	teqeq	r0, r2
  402356:	2000      	moveq	r0, #0
  402358:	4770      	bxeq	lr
  40235a:	f110 0f00 	cmn.w	r0, #0
  40235e:	ea91 0f03 	teq	r1, r3
  402362:	bf58      	it	pl
  402364:	4299      	cmppl	r1, r3
  402366:	bf08      	it	eq
  402368:	4290      	cmpeq	r0, r2
  40236a:	bf2c      	ite	cs
  40236c:	17d8      	asrcs	r0, r3, #31
  40236e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402372:	f040 0001 	orr.w	r0, r0, #1
  402376:	4770      	bx	lr
  402378:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40237c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402380:	d102      	bne.n	402388 <__cmpdf2+0x64>
  402382:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402386:	d107      	bne.n	402398 <__cmpdf2+0x74>
  402388:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40238c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402390:	d1d6      	bne.n	402340 <__cmpdf2+0x1c>
  402392:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402396:	d0d3      	beq.n	402340 <__cmpdf2+0x1c>
  402398:	f85d 0b04 	ldr.w	r0, [sp], #4
  40239c:	4770      	bx	lr
  40239e:	bf00      	nop

004023a0 <__aeabi_cdrcmple>:
  4023a0:	4684      	mov	ip, r0
  4023a2:	4610      	mov	r0, r2
  4023a4:	4662      	mov	r2, ip
  4023a6:	468c      	mov	ip, r1
  4023a8:	4619      	mov	r1, r3
  4023aa:	4663      	mov	r3, ip
  4023ac:	e000      	b.n	4023b0 <__aeabi_cdcmpeq>
  4023ae:	bf00      	nop

004023b0 <__aeabi_cdcmpeq>:
  4023b0:	b501      	push	{r0, lr}
  4023b2:	f7ff ffb7 	bl	402324 <__cmpdf2>
  4023b6:	2800      	cmp	r0, #0
  4023b8:	bf48      	it	mi
  4023ba:	f110 0f00 	cmnmi.w	r0, #0
  4023be:	bd01      	pop	{r0, pc}

004023c0 <__aeabi_dcmpeq>:
  4023c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4023c4:	f7ff fff4 	bl	4023b0 <__aeabi_cdcmpeq>
  4023c8:	bf0c      	ite	eq
  4023ca:	2001      	moveq	r0, #1
  4023cc:	2000      	movne	r0, #0
  4023ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4023d2:	bf00      	nop

004023d4 <__aeabi_dcmplt>:
  4023d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4023d8:	f7ff ffea 	bl	4023b0 <__aeabi_cdcmpeq>
  4023dc:	bf34      	ite	cc
  4023de:	2001      	movcc	r0, #1
  4023e0:	2000      	movcs	r0, #0
  4023e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4023e6:	bf00      	nop

004023e8 <__aeabi_dcmple>:
  4023e8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4023ec:	f7ff ffe0 	bl	4023b0 <__aeabi_cdcmpeq>
  4023f0:	bf94      	ite	ls
  4023f2:	2001      	movls	r0, #1
  4023f4:	2000      	movhi	r0, #0
  4023f6:	f85d fb08 	ldr.w	pc, [sp], #8
  4023fa:	bf00      	nop

004023fc <__aeabi_dcmpge>:
  4023fc:	f84d ed08 	str.w	lr, [sp, #-8]!
  402400:	f7ff ffce 	bl	4023a0 <__aeabi_cdrcmple>
  402404:	bf94      	ite	ls
  402406:	2001      	movls	r0, #1
  402408:	2000      	movhi	r0, #0
  40240a:	f85d fb08 	ldr.w	pc, [sp], #8
  40240e:	bf00      	nop

00402410 <__aeabi_dcmpgt>:
  402410:	f84d ed08 	str.w	lr, [sp, #-8]!
  402414:	f7ff ffc4 	bl	4023a0 <__aeabi_cdrcmple>
  402418:	bf34      	ite	cc
  40241a:	2001      	movcc	r0, #1
  40241c:	2000      	movcs	r0, #0
  40241e:	f85d fb08 	ldr.w	pc, [sp], #8
  402422:	bf00      	nop

00402424 <__aeabi_d2iz>:
  402424:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402428:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40242c:	d215      	bcs.n	40245a <__aeabi_d2iz+0x36>
  40242e:	d511      	bpl.n	402454 <__aeabi_d2iz+0x30>
  402430:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402434:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402438:	d912      	bls.n	402460 <__aeabi_d2iz+0x3c>
  40243a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40243e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402442:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  402446:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40244a:	fa23 f002 	lsr.w	r0, r3, r2
  40244e:	bf18      	it	ne
  402450:	4240      	negne	r0, r0
  402452:	4770      	bx	lr
  402454:	f04f 0000 	mov.w	r0, #0
  402458:	4770      	bx	lr
  40245a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40245e:	d105      	bne.n	40246c <__aeabi_d2iz+0x48>
  402460:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  402464:	bf08      	it	eq
  402466:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40246a:	4770      	bx	lr
  40246c:	f04f 0000 	mov.w	r0, #0
  402470:	4770      	bx	lr
  402472:	bf00      	nop

00402474 <__aeabi_uldivmod>:
  402474:	b953      	cbnz	r3, 40248c <__aeabi_uldivmod+0x18>
  402476:	b94a      	cbnz	r2, 40248c <__aeabi_uldivmod+0x18>
  402478:	2900      	cmp	r1, #0
  40247a:	bf08      	it	eq
  40247c:	2800      	cmpeq	r0, #0
  40247e:	bf1c      	itt	ne
  402480:	f04f 31ff 	movne.w	r1, #4294967295
  402484:	f04f 30ff 	movne.w	r0, #4294967295
  402488:	f000 b99e 	b.w	4027c8 <__aeabi_idiv0>
  40248c:	f1ad 0c08 	sub.w	ip, sp, #8
  402490:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402494:	f000 f82a 	bl	4024ec <__udivmoddi4>
  402498:	f8dd e004 	ldr.w	lr, [sp, #4]
  40249c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4024a0:	b004      	add	sp, #16
  4024a2:	4770      	bx	lr

004024a4 <__aeabi_d2ulz>:
  4024a4:	b5d0      	push	{r4, r6, r7, lr}
  4024a6:	2200      	movs	r2, #0
  4024a8:	4b0e      	ldr	r3, [pc, #56]	; (4024e4 <__aeabi_d2ulz+0x40>)
  4024aa:	4606      	mov	r6, r0
  4024ac:	460f      	mov	r7, r1
  4024ae:	f7ff fd1f 	bl	401ef0 <__aeabi_dmul>
  4024b2:	f000 f98b 	bl	4027cc <__aeabi_d2uiz>
  4024b6:	4604      	mov	r4, r0
  4024b8:	f7ff fca4 	bl	401e04 <__aeabi_ui2d>
  4024bc:	2200      	movs	r2, #0
  4024be:	4b0a      	ldr	r3, [pc, #40]	; (4024e8 <__aeabi_d2ulz+0x44>)
  4024c0:	f7ff fd16 	bl	401ef0 <__aeabi_dmul>
  4024c4:	4602      	mov	r2, r0
  4024c6:	460b      	mov	r3, r1
  4024c8:	4630      	mov	r0, r6
  4024ca:	4639      	mov	r1, r7
  4024cc:	f7ff fb5c 	bl	401b88 <__aeabi_dsub>
  4024d0:	f000 f97c 	bl	4027cc <__aeabi_d2uiz>
  4024d4:	4623      	mov	r3, r4
  4024d6:	2200      	movs	r2, #0
  4024d8:	ea42 0200 	orr.w	r2, r2, r0
  4024dc:	4610      	mov	r0, r2
  4024de:	4619      	mov	r1, r3
  4024e0:	bdd0      	pop	{r4, r6, r7, pc}
  4024e2:	bf00      	nop
  4024e4:	3df00000 	.word	0x3df00000
  4024e8:	41f00000 	.word	0x41f00000

004024ec <__udivmoddi4>:
  4024ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4024f0:	468c      	mov	ip, r1
  4024f2:	460d      	mov	r5, r1
  4024f4:	4604      	mov	r4, r0
  4024f6:	9e08      	ldr	r6, [sp, #32]
  4024f8:	2b00      	cmp	r3, #0
  4024fa:	d151      	bne.n	4025a0 <__udivmoddi4+0xb4>
  4024fc:	428a      	cmp	r2, r1
  4024fe:	4617      	mov	r7, r2
  402500:	d96d      	bls.n	4025de <__udivmoddi4+0xf2>
  402502:	fab2 fe82 	clz	lr, r2
  402506:	f1be 0f00 	cmp.w	lr, #0
  40250a:	d00b      	beq.n	402524 <__udivmoddi4+0x38>
  40250c:	f1ce 0c20 	rsb	ip, lr, #32
  402510:	fa01 f50e 	lsl.w	r5, r1, lr
  402514:	fa20 fc0c 	lsr.w	ip, r0, ip
  402518:	fa02 f70e 	lsl.w	r7, r2, lr
  40251c:	ea4c 0c05 	orr.w	ip, ip, r5
  402520:	fa00 f40e 	lsl.w	r4, r0, lr
  402524:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402528:	0c25      	lsrs	r5, r4, #16
  40252a:	fbbc f8fa 	udiv	r8, ip, sl
  40252e:	fa1f f987 	uxth.w	r9, r7
  402532:	fb0a cc18 	mls	ip, sl, r8, ip
  402536:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40253a:	fb08 f309 	mul.w	r3, r8, r9
  40253e:	42ab      	cmp	r3, r5
  402540:	d90a      	bls.n	402558 <__udivmoddi4+0x6c>
  402542:	19ed      	adds	r5, r5, r7
  402544:	f108 32ff 	add.w	r2, r8, #4294967295
  402548:	f080 8123 	bcs.w	402792 <__udivmoddi4+0x2a6>
  40254c:	42ab      	cmp	r3, r5
  40254e:	f240 8120 	bls.w	402792 <__udivmoddi4+0x2a6>
  402552:	f1a8 0802 	sub.w	r8, r8, #2
  402556:	443d      	add	r5, r7
  402558:	1aed      	subs	r5, r5, r3
  40255a:	b2a4      	uxth	r4, r4
  40255c:	fbb5 f0fa 	udiv	r0, r5, sl
  402560:	fb0a 5510 	mls	r5, sl, r0, r5
  402564:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402568:	fb00 f909 	mul.w	r9, r0, r9
  40256c:	45a1      	cmp	r9, r4
  40256e:	d909      	bls.n	402584 <__udivmoddi4+0x98>
  402570:	19e4      	adds	r4, r4, r7
  402572:	f100 33ff 	add.w	r3, r0, #4294967295
  402576:	f080 810a 	bcs.w	40278e <__udivmoddi4+0x2a2>
  40257a:	45a1      	cmp	r9, r4
  40257c:	f240 8107 	bls.w	40278e <__udivmoddi4+0x2a2>
  402580:	3802      	subs	r0, #2
  402582:	443c      	add	r4, r7
  402584:	eba4 0409 	sub.w	r4, r4, r9
  402588:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40258c:	2100      	movs	r1, #0
  40258e:	2e00      	cmp	r6, #0
  402590:	d061      	beq.n	402656 <__udivmoddi4+0x16a>
  402592:	fa24 f40e 	lsr.w	r4, r4, lr
  402596:	2300      	movs	r3, #0
  402598:	6034      	str	r4, [r6, #0]
  40259a:	6073      	str	r3, [r6, #4]
  40259c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4025a0:	428b      	cmp	r3, r1
  4025a2:	d907      	bls.n	4025b4 <__udivmoddi4+0xc8>
  4025a4:	2e00      	cmp	r6, #0
  4025a6:	d054      	beq.n	402652 <__udivmoddi4+0x166>
  4025a8:	2100      	movs	r1, #0
  4025aa:	e886 0021 	stmia.w	r6, {r0, r5}
  4025ae:	4608      	mov	r0, r1
  4025b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4025b4:	fab3 f183 	clz	r1, r3
  4025b8:	2900      	cmp	r1, #0
  4025ba:	f040 808e 	bne.w	4026da <__udivmoddi4+0x1ee>
  4025be:	42ab      	cmp	r3, r5
  4025c0:	d302      	bcc.n	4025c8 <__udivmoddi4+0xdc>
  4025c2:	4282      	cmp	r2, r0
  4025c4:	f200 80fa 	bhi.w	4027bc <__udivmoddi4+0x2d0>
  4025c8:	1a84      	subs	r4, r0, r2
  4025ca:	eb65 0503 	sbc.w	r5, r5, r3
  4025ce:	2001      	movs	r0, #1
  4025d0:	46ac      	mov	ip, r5
  4025d2:	2e00      	cmp	r6, #0
  4025d4:	d03f      	beq.n	402656 <__udivmoddi4+0x16a>
  4025d6:	e886 1010 	stmia.w	r6, {r4, ip}
  4025da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4025de:	b912      	cbnz	r2, 4025e6 <__udivmoddi4+0xfa>
  4025e0:	2701      	movs	r7, #1
  4025e2:	fbb7 f7f2 	udiv	r7, r7, r2
  4025e6:	fab7 fe87 	clz	lr, r7
  4025ea:	f1be 0f00 	cmp.w	lr, #0
  4025ee:	d134      	bne.n	40265a <__udivmoddi4+0x16e>
  4025f0:	1beb      	subs	r3, r5, r7
  4025f2:	0c3a      	lsrs	r2, r7, #16
  4025f4:	fa1f fc87 	uxth.w	ip, r7
  4025f8:	2101      	movs	r1, #1
  4025fa:	fbb3 f8f2 	udiv	r8, r3, r2
  4025fe:	0c25      	lsrs	r5, r4, #16
  402600:	fb02 3318 	mls	r3, r2, r8, r3
  402604:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402608:	fb0c f308 	mul.w	r3, ip, r8
  40260c:	42ab      	cmp	r3, r5
  40260e:	d907      	bls.n	402620 <__udivmoddi4+0x134>
  402610:	19ed      	adds	r5, r5, r7
  402612:	f108 30ff 	add.w	r0, r8, #4294967295
  402616:	d202      	bcs.n	40261e <__udivmoddi4+0x132>
  402618:	42ab      	cmp	r3, r5
  40261a:	f200 80d1 	bhi.w	4027c0 <__udivmoddi4+0x2d4>
  40261e:	4680      	mov	r8, r0
  402620:	1aed      	subs	r5, r5, r3
  402622:	b2a3      	uxth	r3, r4
  402624:	fbb5 f0f2 	udiv	r0, r5, r2
  402628:	fb02 5510 	mls	r5, r2, r0, r5
  40262c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402630:	fb0c fc00 	mul.w	ip, ip, r0
  402634:	45a4      	cmp	ip, r4
  402636:	d907      	bls.n	402648 <__udivmoddi4+0x15c>
  402638:	19e4      	adds	r4, r4, r7
  40263a:	f100 33ff 	add.w	r3, r0, #4294967295
  40263e:	d202      	bcs.n	402646 <__udivmoddi4+0x15a>
  402640:	45a4      	cmp	ip, r4
  402642:	f200 80b8 	bhi.w	4027b6 <__udivmoddi4+0x2ca>
  402646:	4618      	mov	r0, r3
  402648:	eba4 040c 	sub.w	r4, r4, ip
  40264c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402650:	e79d      	b.n	40258e <__udivmoddi4+0xa2>
  402652:	4631      	mov	r1, r6
  402654:	4630      	mov	r0, r6
  402656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40265a:	f1ce 0420 	rsb	r4, lr, #32
  40265e:	fa05 f30e 	lsl.w	r3, r5, lr
  402662:	fa07 f70e 	lsl.w	r7, r7, lr
  402666:	fa20 f804 	lsr.w	r8, r0, r4
  40266a:	0c3a      	lsrs	r2, r7, #16
  40266c:	fa25 f404 	lsr.w	r4, r5, r4
  402670:	ea48 0803 	orr.w	r8, r8, r3
  402674:	fbb4 f1f2 	udiv	r1, r4, r2
  402678:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40267c:	fb02 4411 	mls	r4, r2, r1, r4
  402680:	fa1f fc87 	uxth.w	ip, r7
  402684:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402688:	fb01 f30c 	mul.w	r3, r1, ip
  40268c:	42ab      	cmp	r3, r5
  40268e:	fa00 f40e 	lsl.w	r4, r0, lr
  402692:	d909      	bls.n	4026a8 <__udivmoddi4+0x1bc>
  402694:	19ed      	adds	r5, r5, r7
  402696:	f101 30ff 	add.w	r0, r1, #4294967295
  40269a:	f080 808a 	bcs.w	4027b2 <__udivmoddi4+0x2c6>
  40269e:	42ab      	cmp	r3, r5
  4026a0:	f240 8087 	bls.w	4027b2 <__udivmoddi4+0x2c6>
  4026a4:	3902      	subs	r1, #2
  4026a6:	443d      	add	r5, r7
  4026a8:	1aeb      	subs	r3, r5, r3
  4026aa:	fa1f f588 	uxth.w	r5, r8
  4026ae:	fbb3 f0f2 	udiv	r0, r3, r2
  4026b2:	fb02 3310 	mls	r3, r2, r0, r3
  4026b6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4026ba:	fb00 f30c 	mul.w	r3, r0, ip
  4026be:	42ab      	cmp	r3, r5
  4026c0:	d907      	bls.n	4026d2 <__udivmoddi4+0x1e6>
  4026c2:	19ed      	adds	r5, r5, r7
  4026c4:	f100 38ff 	add.w	r8, r0, #4294967295
  4026c8:	d26f      	bcs.n	4027aa <__udivmoddi4+0x2be>
  4026ca:	42ab      	cmp	r3, r5
  4026cc:	d96d      	bls.n	4027aa <__udivmoddi4+0x2be>
  4026ce:	3802      	subs	r0, #2
  4026d0:	443d      	add	r5, r7
  4026d2:	1aeb      	subs	r3, r5, r3
  4026d4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4026d8:	e78f      	b.n	4025fa <__udivmoddi4+0x10e>
  4026da:	f1c1 0720 	rsb	r7, r1, #32
  4026de:	fa22 f807 	lsr.w	r8, r2, r7
  4026e2:	408b      	lsls	r3, r1
  4026e4:	fa05 f401 	lsl.w	r4, r5, r1
  4026e8:	ea48 0303 	orr.w	r3, r8, r3
  4026ec:	fa20 fe07 	lsr.w	lr, r0, r7
  4026f0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4026f4:	40fd      	lsrs	r5, r7
  4026f6:	ea4e 0e04 	orr.w	lr, lr, r4
  4026fa:	fbb5 f9fc 	udiv	r9, r5, ip
  4026fe:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402702:	fb0c 5519 	mls	r5, ip, r9, r5
  402706:	fa1f f883 	uxth.w	r8, r3
  40270a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40270e:	fb09 f408 	mul.w	r4, r9, r8
  402712:	42ac      	cmp	r4, r5
  402714:	fa02 f201 	lsl.w	r2, r2, r1
  402718:	fa00 fa01 	lsl.w	sl, r0, r1
  40271c:	d908      	bls.n	402730 <__udivmoddi4+0x244>
  40271e:	18ed      	adds	r5, r5, r3
  402720:	f109 30ff 	add.w	r0, r9, #4294967295
  402724:	d243      	bcs.n	4027ae <__udivmoddi4+0x2c2>
  402726:	42ac      	cmp	r4, r5
  402728:	d941      	bls.n	4027ae <__udivmoddi4+0x2c2>
  40272a:	f1a9 0902 	sub.w	r9, r9, #2
  40272e:	441d      	add	r5, r3
  402730:	1b2d      	subs	r5, r5, r4
  402732:	fa1f fe8e 	uxth.w	lr, lr
  402736:	fbb5 f0fc 	udiv	r0, r5, ip
  40273a:	fb0c 5510 	mls	r5, ip, r0, r5
  40273e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402742:	fb00 f808 	mul.w	r8, r0, r8
  402746:	45a0      	cmp	r8, r4
  402748:	d907      	bls.n	40275a <__udivmoddi4+0x26e>
  40274a:	18e4      	adds	r4, r4, r3
  40274c:	f100 35ff 	add.w	r5, r0, #4294967295
  402750:	d229      	bcs.n	4027a6 <__udivmoddi4+0x2ba>
  402752:	45a0      	cmp	r8, r4
  402754:	d927      	bls.n	4027a6 <__udivmoddi4+0x2ba>
  402756:	3802      	subs	r0, #2
  402758:	441c      	add	r4, r3
  40275a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40275e:	eba4 0408 	sub.w	r4, r4, r8
  402762:	fba0 8902 	umull	r8, r9, r0, r2
  402766:	454c      	cmp	r4, r9
  402768:	46c6      	mov	lr, r8
  40276a:	464d      	mov	r5, r9
  40276c:	d315      	bcc.n	40279a <__udivmoddi4+0x2ae>
  40276e:	d012      	beq.n	402796 <__udivmoddi4+0x2aa>
  402770:	b156      	cbz	r6, 402788 <__udivmoddi4+0x29c>
  402772:	ebba 030e 	subs.w	r3, sl, lr
  402776:	eb64 0405 	sbc.w	r4, r4, r5
  40277a:	fa04 f707 	lsl.w	r7, r4, r7
  40277e:	40cb      	lsrs	r3, r1
  402780:	431f      	orrs	r7, r3
  402782:	40cc      	lsrs	r4, r1
  402784:	6037      	str	r7, [r6, #0]
  402786:	6074      	str	r4, [r6, #4]
  402788:	2100      	movs	r1, #0
  40278a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40278e:	4618      	mov	r0, r3
  402790:	e6f8      	b.n	402584 <__udivmoddi4+0x98>
  402792:	4690      	mov	r8, r2
  402794:	e6e0      	b.n	402558 <__udivmoddi4+0x6c>
  402796:	45c2      	cmp	sl, r8
  402798:	d2ea      	bcs.n	402770 <__udivmoddi4+0x284>
  40279a:	ebb8 0e02 	subs.w	lr, r8, r2
  40279e:	eb69 0503 	sbc.w	r5, r9, r3
  4027a2:	3801      	subs	r0, #1
  4027a4:	e7e4      	b.n	402770 <__udivmoddi4+0x284>
  4027a6:	4628      	mov	r0, r5
  4027a8:	e7d7      	b.n	40275a <__udivmoddi4+0x26e>
  4027aa:	4640      	mov	r0, r8
  4027ac:	e791      	b.n	4026d2 <__udivmoddi4+0x1e6>
  4027ae:	4681      	mov	r9, r0
  4027b0:	e7be      	b.n	402730 <__udivmoddi4+0x244>
  4027b2:	4601      	mov	r1, r0
  4027b4:	e778      	b.n	4026a8 <__udivmoddi4+0x1bc>
  4027b6:	3802      	subs	r0, #2
  4027b8:	443c      	add	r4, r7
  4027ba:	e745      	b.n	402648 <__udivmoddi4+0x15c>
  4027bc:	4608      	mov	r0, r1
  4027be:	e708      	b.n	4025d2 <__udivmoddi4+0xe6>
  4027c0:	f1a8 0802 	sub.w	r8, r8, #2
  4027c4:	443d      	add	r5, r7
  4027c6:	e72b      	b.n	402620 <__udivmoddi4+0x134>

004027c8 <__aeabi_idiv0>:
  4027c8:	4770      	bx	lr
  4027ca:	bf00      	nop

004027cc <__aeabi_d2uiz>:
  4027cc:	004a      	lsls	r2, r1, #1
  4027ce:	d211      	bcs.n	4027f4 <__aeabi_d2uiz+0x28>
  4027d0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4027d4:	d211      	bcs.n	4027fa <__aeabi_d2uiz+0x2e>
  4027d6:	d50d      	bpl.n	4027f4 <__aeabi_d2uiz+0x28>
  4027d8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4027dc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4027e0:	d40e      	bmi.n	402800 <__aeabi_d2uiz+0x34>
  4027e2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4027e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4027ea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4027ee:	fa23 f002 	lsr.w	r0, r3, r2
  4027f2:	4770      	bx	lr
  4027f4:	f04f 0000 	mov.w	r0, #0
  4027f8:	4770      	bx	lr
  4027fa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4027fe:	d102      	bne.n	402806 <__aeabi_d2uiz+0x3a>
  402800:	f04f 30ff 	mov.w	r0, #4294967295
  402804:	4770      	bx	lr
  402806:	f04f 0000 	mov.w	r0, #0
  40280a:	4770      	bx	lr

0040280c <__libc_init_array>:
  40280c:	b570      	push	{r4, r5, r6, lr}
  40280e:	4e0f      	ldr	r6, [pc, #60]	; (40284c <__libc_init_array+0x40>)
  402810:	4d0f      	ldr	r5, [pc, #60]	; (402850 <__libc_init_array+0x44>)
  402812:	1b76      	subs	r6, r6, r5
  402814:	10b6      	asrs	r6, r6, #2
  402816:	bf18      	it	ne
  402818:	2400      	movne	r4, #0
  40281a:	d005      	beq.n	402828 <__libc_init_array+0x1c>
  40281c:	3401      	adds	r4, #1
  40281e:	f855 3b04 	ldr.w	r3, [r5], #4
  402822:	4798      	blx	r3
  402824:	42a6      	cmp	r6, r4
  402826:	d1f9      	bne.n	40281c <__libc_init_array+0x10>
  402828:	4e0a      	ldr	r6, [pc, #40]	; (402854 <__libc_init_array+0x48>)
  40282a:	4d0b      	ldr	r5, [pc, #44]	; (402858 <__libc_init_array+0x4c>)
  40282c:	1b76      	subs	r6, r6, r5
  40282e:	f000 f8a7 	bl	402980 <_init>
  402832:	10b6      	asrs	r6, r6, #2
  402834:	bf18      	it	ne
  402836:	2400      	movne	r4, #0
  402838:	d006      	beq.n	402848 <__libc_init_array+0x3c>
  40283a:	3401      	adds	r4, #1
  40283c:	f855 3b04 	ldr.w	r3, [r5], #4
  402840:	4798      	blx	r3
  402842:	42a6      	cmp	r6, r4
  402844:	d1f9      	bne.n	40283a <__libc_init_array+0x2e>
  402846:	bd70      	pop	{r4, r5, r6, pc}
  402848:	bd70      	pop	{r4, r5, r6, pc}
  40284a:	bf00      	nop
  40284c:	0040298c 	.word	0x0040298c
  402850:	0040298c 	.word	0x0040298c
  402854:	00402994 	.word	0x00402994
  402858:	0040298c 	.word	0x0040298c

0040285c <register_fini>:
  40285c:	4b02      	ldr	r3, [pc, #8]	; (402868 <register_fini+0xc>)
  40285e:	b113      	cbz	r3, 402866 <register_fini+0xa>
  402860:	4802      	ldr	r0, [pc, #8]	; (40286c <register_fini+0x10>)
  402862:	f000 b805 	b.w	402870 <atexit>
  402866:	4770      	bx	lr
  402868:	00000000 	.word	0x00000000
  40286c:	0040287d 	.word	0x0040287d

00402870 <atexit>:
  402870:	2300      	movs	r3, #0
  402872:	4601      	mov	r1, r0
  402874:	461a      	mov	r2, r3
  402876:	4618      	mov	r0, r3
  402878:	f000 b81e 	b.w	4028b8 <__register_exitproc>

0040287c <__libc_fini_array>:
  40287c:	b538      	push	{r3, r4, r5, lr}
  40287e:	4c0a      	ldr	r4, [pc, #40]	; (4028a8 <__libc_fini_array+0x2c>)
  402880:	4d0a      	ldr	r5, [pc, #40]	; (4028ac <__libc_fini_array+0x30>)
  402882:	1b64      	subs	r4, r4, r5
  402884:	10a4      	asrs	r4, r4, #2
  402886:	d00a      	beq.n	40289e <__libc_fini_array+0x22>
  402888:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40288c:	3b01      	subs	r3, #1
  40288e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402892:	3c01      	subs	r4, #1
  402894:	f855 3904 	ldr.w	r3, [r5], #-4
  402898:	4798      	blx	r3
  40289a:	2c00      	cmp	r4, #0
  40289c:	d1f9      	bne.n	402892 <__libc_fini_array+0x16>
  40289e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4028a2:	f000 b877 	b.w	402994 <_fini>
  4028a6:	bf00      	nop
  4028a8:	004029a4 	.word	0x004029a4
  4028ac:	004029a0 	.word	0x004029a0

004028b0 <__retarget_lock_acquire_recursive>:
  4028b0:	4770      	bx	lr
  4028b2:	bf00      	nop

004028b4 <__retarget_lock_release_recursive>:
  4028b4:	4770      	bx	lr
  4028b6:	bf00      	nop

004028b8 <__register_exitproc>:
  4028b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4028bc:	4d2c      	ldr	r5, [pc, #176]	; (402970 <__register_exitproc+0xb8>)
  4028be:	4606      	mov	r6, r0
  4028c0:	6828      	ldr	r0, [r5, #0]
  4028c2:	4698      	mov	r8, r3
  4028c4:	460f      	mov	r7, r1
  4028c6:	4691      	mov	r9, r2
  4028c8:	f7ff fff2 	bl	4028b0 <__retarget_lock_acquire_recursive>
  4028cc:	4b29      	ldr	r3, [pc, #164]	; (402974 <__register_exitproc+0xbc>)
  4028ce:	681c      	ldr	r4, [r3, #0]
  4028d0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4028d4:	2b00      	cmp	r3, #0
  4028d6:	d03e      	beq.n	402956 <__register_exitproc+0x9e>
  4028d8:	685a      	ldr	r2, [r3, #4]
  4028da:	2a1f      	cmp	r2, #31
  4028dc:	dc1c      	bgt.n	402918 <__register_exitproc+0x60>
  4028de:	f102 0e01 	add.w	lr, r2, #1
  4028e2:	b176      	cbz	r6, 402902 <__register_exitproc+0x4a>
  4028e4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4028e8:	2401      	movs	r4, #1
  4028ea:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4028ee:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4028f2:	4094      	lsls	r4, r2
  4028f4:	4320      	orrs	r0, r4
  4028f6:	2e02      	cmp	r6, #2
  4028f8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4028fc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402900:	d023      	beq.n	40294a <__register_exitproc+0x92>
  402902:	3202      	adds	r2, #2
  402904:	f8c3 e004 	str.w	lr, [r3, #4]
  402908:	6828      	ldr	r0, [r5, #0]
  40290a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40290e:	f7ff ffd1 	bl	4028b4 <__retarget_lock_release_recursive>
  402912:	2000      	movs	r0, #0
  402914:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402918:	4b17      	ldr	r3, [pc, #92]	; (402978 <__register_exitproc+0xc0>)
  40291a:	b30b      	cbz	r3, 402960 <__register_exitproc+0xa8>
  40291c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402920:	f3af 8000 	nop.w
  402924:	4603      	mov	r3, r0
  402926:	b1d8      	cbz	r0, 402960 <__register_exitproc+0xa8>
  402928:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40292c:	6002      	str	r2, [r0, #0]
  40292e:	2100      	movs	r1, #0
  402930:	6041      	str	r1, [r0, #4]
  402932:	460a      	mov	r2, r1
  402934:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  402938:	f04f 0e01 	mov.w	lr, #1
  40293c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402940:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  402944:	2e00      	cmp	r6, #0
  402946:	d0dc      	beq.n	402902 <__register_exitproc+0x4a>
  402948:	e7cc      	b.n	4028e4 <__register_exitproc+0x2c>
  40294a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40294e:	430c      	orrs	r4, r1
  402950:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  402954:	e7d5      	b.n	402902 <__register_exitproc+0x4a>
  402956:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40295a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40295e:	e7bb      	b.n	4028d8 <__register_exitproc+0x20>
  402960:	6828      	ldr	r0, [r5, #0]
  402962:	f7ff ffa7 	bl	4028b4 <__retarget_lock_release_recursive>
  402966:	f04f 30ff 	mov.w	r0, #4294967295
  40296a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40296e:	bf00      	nop
  402970:	20401350 	.word	0x20401350
  402974:	0040297c 	.word	0x0040297c
  402978:	00000000 	.word	0x00000000

0040297c <_global_impure_ptr>:
  40297c:	20400f28                                (.@ 

00402980 <_init>:
  402980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402982:	bf00      	nop
  402984:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402986:	bc08      	pop	{r3}
  402988:	469e      	mov	lr, r3
  40298a:	4770      	bx	lr

0040298c <__init_array_start>:
  40298c:	0040285d 	.word	0x0040285d

00402990 <__frame_dummy_init_array_entry>:
  402990:	00400165                                e.@.

00402994 <_fini>:
  402994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402996:	bf00      	nop
  402998:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40299a:	bc08      	pop	{r3}
  40299c:	469e      	mov	lr, r3
  40299e:	4770      	bx	lr

004029a0 <__fini_array_start>:
  4029a0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <musica1>:
20400010:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
20400020:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
20400030:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
20400040:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
20400050:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
20400060:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
20400070:	01b8 0000 01ee 0000 020b 0000 020b 0000     ................
20400080:	0000 0000 020b 0000 024b 0000 01ee 0000     ........K.......
20400090:	01ee 0000 0000 0000 01b8 0000 0188 0000     ................
204000a0:	01b8 0000 0000 0000 014a 0000 0188 0000     ........J.......
204000b0:	01b8 0000 01b8 0000 0000 0000 01b8 0000     ................
204000c0:	020b 0000 024b 0000 024b 0000 0000 0000     ....K...K.......
204000d0:	024b 0000 0293 0000 02ba 0000 02ba 0000     K...............
204000e0:	0000 0000 0293 0000 024b 0000 0293 0000     ........K.......
204000f0:	01b8 0000 0000 0000 01b8 0000 01ee 0000     ................
20400100:	020b 0000 020b 0000 0000 0000 024b 0000     ............K...
20400110:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
20400120:	020b 0000 01ee 0000 01ee 0000 0000 0000     ................
20400130:	020b 0000 01b8 0000 01ee 0000 0000 0000     ................
20400140:	01b8 0000 01b8 0000 01b8 0000 01ee 0000     ................
20400150:	020b 0000 020b 0000 0000 0000 020b 0000     ................
20400160:	024b 0000 01ee 0000 01ee 0000 0000 0000     K...............
20400170:	01b8 0000 0188 0000 01b8 0000 0000 0000     ................
20400180:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
20400190:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
204001a0:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
204001b0:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
204001c0:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
204001d0:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
204001e0:	01b8 0000 020b 0000 024b 0000 024b 0000     ........K...K...
204001f0:	0000 0000 024b 0000 0293 0000 02ba 0000     ....K...........
20400200:	02ba 0000 0000 0000 0293 0000 024b 0000     ............K...
20400210:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
20400220:	01ee 0000 020b 0000 020b 0000 0000 0000     ................
20400230:	024b 0000 0293 0000 01b8 0000 0000 0000     K...............
20400240:	01b8 0000 020b 0000 01ee 0000 01ee 0000     ................
20400250:	0000 0000 020b 0000 01b8 0000 01ee 0000     ................
20400260:	0000 0000 0293 0000 0000 0000 0000 0000     ................
20400270:	02ba 0000 0000 0000 0000 0000 0293 0000     ................
20400280:	0293 0000 0000 0000 0310 0000 0000 0000     ................
20400290:	0293 0000 024b 0000 0000 0000 0000 0000     ....K...........
204002a0:	024b 0000 0000 0000 0000 0000 020b 0000     K...............
	...
204002b8:	01ee 0000 020b 0000 0000 0000 01ee 0000     ................
204002c8:	0000 0000 01b8 0000 0293 0000 0000 0000     ................
204002d8:	0000 0000 02ba 0000 0000 0000 0000 0000     ................
204002e8:	0293 0000 0293 0000 0000 0000 0310 0000     ................
204002f8:	0000 0000 0293 0000 024b 0000 0000 0000     ........K.......
20400308:	0000 0000 024b 0000 0000 0000 0000 0000     ....K...........
20400318:	020b 0000 0000 0000 0000 0000 01ee 0000     ................
20400328:	020b 0000 0000 0000 01ee 0000 0000 0000     ................
20400338:	01b8 0000                                   ....

2040033c <tempo1>:
2040033c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040034c:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
2040035c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040036c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040037c:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
2040038c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040039c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204003ac:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204003bc:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204003cc:	0177 0000 007d 0000 007d 0000 007d 0000     w...}...}...}...
204003dc:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204003ec:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
204003fc:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040040c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040041c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040042c:	00fa 0000 007d 0000 007d 0000 00fa 0000     ....}...}.......
2040043c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040044c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040045c:	007d 0000 007d 0000 0177 0000 0177 0000     }...}...w...w...
2040046c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040047c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040048c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040049c:	007d 0000 007d 0000 0177 0000 007d 0000     }...}...w...}...
204004ac:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204004bc:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204004cc:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204004dc:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204004ec:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
204004fc:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040050c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040051c:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
2040052c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040053c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040054c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040055c:	00fa 0000 007d 0000 00fa 0000 007d 0000     ....}.......}...
2040056c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040057c:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
2040058c:	0177 0000 00fa 0000 007d 0000 0177 0000     w.......}...w...
2040059c:	00fa 0000 007d 0000 0177 0000 007d 0000     ....}...w...}...
204005ac:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204005bc:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
204005cc:	00fa 0000 007d 0000 0177 0000 00fa 0000     ....}...w.......
204005dc:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
204005ec:	007d 0000 007d 0000 007d 0000 01f4 0000     }...}...}.......
204005fc:	00fa 0000 007d 0000 0177 0000 00fa 0000     ....}...w.......
2040060c:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
2040061c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040062c:	007d 0000 007d 0000 0177 0000 00fa 0000     }...}...w.......
2040063c:	007d 0000 0177 0000 00fa 0000 007d 0000     }...w.......}...
2040064c:	0177 0000 007d 0000 007d 0000 007d 0000     w...}...}...}...
2040065c:	007d 0000 007d 0000 01f4 0000               }...}.......

20400668 <musica2>:
20400668:	0126 0000 0000 0000 0175 0000 014a 0000     &.......u...J...
20400678:	0175 0000 0126 0000 0000 0000 0126 0000     u...&.......&...
20400688:	0000 0000 0175 0000 014a 0000 0175 0000     ....u...J...u...
20400698:	014a 0000 0126 0000 00f9 0000 0000 0000     J...&...........
204006a8:	0126 0000 0118 0000 0126 0000 00f9 0000     &.......&.......
204006b8:	0000 0000 00f9 0000 0000 0000 0126 0000     ............&...
204006c8:	0118 0000 014a 0000 0126 0000 00de 0000     ....J...&.......
204006d8:	0126 0000 0000 0000 0175 0000 014a 0000     &.......u...J...
204006e8:	0175 0000 0126 0000 0000 0000 0126 0000     u...&.......&...
204006f8:	0000 0000 0175 0000 014a 0000 0175 0000     ....u...J...u...
20400708:	014a 0000 0126 0000 00f9 0000 0000 0000     J...&...........
20400718:	0126 0000 0118 0000 0126 0000 00f9 0000     &.......&.......
20400728:	0000 0000 00f9 0000 0000 0000 0126 0000     ............&...
20400738:	0118 0000 014a 0000 0126 0000 00de 0000     ....J...&.......
20400748:	0126 0000 0000 0000 0175 0000 014a 0000     &.......u...J...
20400758:	0175 0000 0126 0000 0000 0000 0126 0000     u...&.......&...
20400768:	0000 0000 0175 0000 014a 0000 0175 0000     ....u...J...u...
20400778:	014a 0000 0126 0000 00f9 0000 0000 0000     J...&...........
20400788:	0126 0000 0118 0000 0126 0000 00f9 0000     &.......&.......
20400798:	0000 0000 00f9 0000 0000 0000 0126 0000     ............&...
204007a8:	0118 0000 014a 0000 0126 0000 00de 0000     ....J...&.......
204007b8:	0126 0000 0000 0000 0175 0000 014a 0000     &.......u...J...
204007c8:	0175 0000 0126 0000 0000 0000 0126 0000     u...&.......&...
204007d8:	0000 0000 0175 0000 014a 0000 0175 0000     ....u...J...u...
204007e8:	014a 0000 0126 0000 00f9 0000 0000 0000     J...&...........
204007f8:	0126 0000 0118 0000 0126 0000 00f9 0000     &.......&.......
20400808:	0000 0000 00f9 0000 0000 0000 0126 0000     ............&...
20400818:	0118 0000 014a 0000 0126 0000 00de 0000     ....J...&.......
20400828:	0126 0000 0000 0000 0175 0000 014a 0000     &.......u...J...
20400838:	0175 0000 0126 0000 0000 0000 0126 0000     u...&.......&...
20400848:	0000 0000 0175 0000 014a 0000 0175 0000     ....u...J...u...
20400858:	014a 0000 0126 0000 00f9 0000 0000 0000     J...&...........
20400868:	0126 0000 0118 0000 0126 0000 00f9 0000     &.......&.......
20400878:	0000 0000 00f9 0000 0000 0000 0126 0000     ............&...
20400888:	0118 0000 014a 0000 0126 0000 00de 0000     ....J...&.......
20400898:	0126 0000 0000 0000 0175 0000 014a 0000     &.......u...J...
204008a8:	0175 0000 0126 0000 0000 0000 0126 0000     u...&.......&...
204008b8:	0000 0000 0175 0000 014a 0000 0175 0000     ....u...J...u...
204008c8:	014a 0000 0126 0000 00f9 0000 0000 0000     J...&...........
204008d8:	0126 0000 0118 0000 0126 0000 00f9 0000     &.......&.......
204008e8:	0000 0000 00f9 0000 0000 0000 0126 0000     ............&...
204008f8:	0118 0000 014a 0000 0126 0000 00de 0000     ....J...&.......
20400908:	0126 0000 0000 0000 0175 0000 014a 0000     &.......u...J...
20400918:	0175 0000 0126 0000 0000 0000 0126 0000     u...&.......&...
20400928:	0000 0000 0175 0000 014a 0000 0175 0000     ....u...J...u...
20400938:	014a 0000 0126 0000 00f9 0000 0000 0000     J...&...........
20400948:	0126 0000 0118 0000 0126 0000 00f9 0000     &.......&.......
20400958:	0000 0000 00f9 0000 0000 0000 0126 0000     ............&...
20400968:	0118 0000 014a 0000 0126 0000 00de 0000     ....J...&.......
20400978:	0126 0000 0000 0000 0175 0000 014a 0000     &.......u...J...
20400988:	0175 0000 0126 0000 0000 0000 0126 0000     u...&.......&...
20400998:	0000 0000 0175 0000 014a 0000 0175 0000     ....u...J...u...
204009a8:	014a 0000 0126 0000 00f9 0000 0000 0000     J...&...........
204009b8:	0126 0000 0118 0000 0126 0000 00f9 0000     &.......&.......
204009c8:	0000 0000 00f9 0000 0000 0000 0126 0000     ............&...
204009d8:	0118 0000 014a 0000 0126 0000 00de 0000     ....J...&.......
204009e8:	0126 0000 0000 0000 0175 0000 014a 0000     &.......u...J...
204009f8:	0175 0000 0126 0000 0000 0000 0126 0000     u...&.......&...
20400a08:	0000 0000 0175 0000 014a 0000 0175 0000     ....u...J...u...
20400a18:	014a 0000 0126 0000 00f9 0000 0000 0000     J...&...........
20400a28:	0126 0000 0118 0000 0126 0000 00f9 0000     &.......&.......
20400a38:	0000 0000 00f9 0000 0000 0000 0126 0000     ............&...
20400a48:	0118 0000 014a 0000 0126 0000 00de 0000     ....J...&.......
20400a58:	0126 0000 0000 0000 0175 0000 014a 0000     &.......u...J...
20400a68:	0175 0000 0126 0000 0000 0000 0126 0000     u...&.......&...
20400a78:	0000 0000 0175 0000 014a 0000 0175 0000     ....u...J...u...
20400a88:	014a 0000 0126 0000 00f9 0000 0000 0000     J...&...........
20400a98:	0126 0000 0118 0000 0126 0000 00f9 0000     &.......&.......
20400aa8:	0000 0000 00f9 0000 0000 0000 0126 0000     ............&...
20400ab8:	0118 0000 014a 0000 0126 0000 00de 0000     ....J...&.......

20400ac8 <tempo2>:
20400ac8:	007d 0000 00ff 0000 007d 0000 00ff 0000     }.......}.......
20400ad8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400ae8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400af8:	007d 0000 007d 0000 007d 0000 00ff 0000     }...}...}.......
20400b08:	007d 0000 00ff 0000 007d 0000 007d 0000     }.......}...}...
20400b18:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400b28:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400b38:	007d 0000 00ff 0000 007d 0000 00ff 0000     }.......}.......
20400b48:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400b58:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400b68:	007d 0000 007d 0000 007d 0000 00ff 0000     }...}...}.......
20400b78:	007d 0000 00ff 0000 007d 0000 007d 0000     }.......}...}...
20400b88:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400b98:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400ba8:	007d 0000 00ff 0000 007d 0000 00ff 0000     }.......}.......
20400bb8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400bc8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400bd8:	007d 0000 007d 0000 007d 0000 00ff 0000     }...}...}.......
20400be8:	007d 0000 00ff 0000 007d 0000 007d 0000     }.......}...}...
20400bf8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400c08:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400c18:	007d 0000 00ff 0000 007d 0000 00ff 0000     }.......}.......
20400c28:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400c38:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400c48:	007d 0000 007d 0000 007d 0000 00ff 0000     }...}...}.......
20400c58:	007d 0000 00ff 0000 007d 0000 007d 0000     }.......}...}...
20400c68:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400c78:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400c88:	007d 0000 00ff 0000 007d 0000 00ff 0000     }.......}.......
20400c98:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400ca8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400cb8:	007d 0000 007d 0000 007d 0000 00ff 0000     }...}...}.......
20400cc8:	007d 0000 00ff 0000 007d 0000 007d 0000     }.......}...}...
20400cd8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400ce8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400cf8:	007d 0000 00ff 0000 007d 0000 00ff 0000     }.......}.......
20400d08:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400d18:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400d28:	007d 0000 007d 0000 007d 0000 00ff 0000     }...}...}.......
20400d38:	007d 0000 00ff 0000 007d 0000 007d 0000     }.......}...}...
20400d48:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400d58:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400d68:	007d 0000 00ff 0000 007d 0000 00ff 0000     }.......}.......
20400d78:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400d88:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400d98:	007d 0000 007d 0000 007d 0000 00ff 0000     }...}...}.......
20400da8:	007d 0000 00ff 0000 007d 0000 007d 0000     }.......}...}...
20400db8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400dc8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400dd8:	007d 0000 00ff 0000 007d 0000 00ff 0000     }.......}.......
20400de8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400df8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400e08:	007d 0000 007d 0000 007d 0000 00ff 0000     }...}...}.......
20400e18:	007d 0000 00ff 0000 007d 0000 007d 0000     }.......}...}...
20400e28:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400e38:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400e48:	007d 0000 00ff 0000 007d 0000 00ff 0000     }.......}.......
20400e58:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400e68:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400e78:	007d 0000 007d 0000 007d 0000 00ff 0000     }...}...}.......
20400e88:	007d 0000 00ff 0000 007d 0000 007d 0000     }.......}...}...
20400e98:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400ea8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400eb8:	007d 0000 00ff 0000 007d 0000 00ff 0000     }.......}.......
20400ec8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400ed8:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400ee8:	007d 0000 007d 0000 007d 0000 00ff 0000     }...}...}.......
20400ef8:	007d 0000 00ff 0000 007d 0000 007d 0000     }.......}...}...
20400f08:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400f18:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...

20400f28 <impure_data>:
20400f28:	0000 0000 1214 2040 127c 2040 12e4 2040     ......@ |.@ ..@ 
	...
20400fd0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400fe0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20401350 <__atexit_recursive_mutex>:
20401350:	13f4 2040                                   ..@ 
