module SIPO(input d, input clk,output reg[3:0] y=0);
  always@(posedge clk)begin
    y[3]<=d;
  y[2]<=y[3];
    y[1]<=y[2];
    y[0]<=y[1];
  end
endmodule
