<stg><name>knn_vote</name>


<trans_list>

<trans id="137" from="1" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="4">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="4" to="5">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:0  %knn_set_2_2_2_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_2_2_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_2_2_2_V_r_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:1  %knn_set_2_2_1_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_2_1_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_2_2_1_V_r_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:2  %knn_set_2_2_0_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_2_0_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_2_2_0_V_r_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:3  %knn_set_2_1_2_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_1_2_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_2_1_2_V_r_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:4  %knn_set_2_1_1_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_1_1_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_2_1_1_V_r_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:5  %knn_set_2_1_0_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_1_0_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_2_1_0_V_r_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:6  %knn_set_2_0_2_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_0_2_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_2_0_2_V_r_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:7  %knn_set_2_0_1_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_0_1_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_2_0_1_V_r_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:8  %knn_set_2_0_0_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_0_0_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_2_0_0_V_r_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:9  %knn_set_1_2_2_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_2_2_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_1_2_2_V_r_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:10  %knn_set_1_2_1_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_2_1_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_1_2_1_V_r_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:11  %knn_set_1_2_0_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_2_0_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_1_2_0_V_r_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:12  %knn_set_1_1_2_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_1_2_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_1_1_2_V_r_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:13  %knn_set_1_1_1_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_1_1_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_1_1_1_V_r_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:14  %knn_set_1_1_0_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_1_0_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_1_1_0_V_r_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:15  %knn_set_1_0_2_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_0_2_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_1_0_2_V_r_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:16  %knn_set_1_0_1_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_0_1_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_1_0_1_V_r_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:17  %knn_set_1_0_0_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_0_0_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_1_0_0_V_r_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:18  %knn_set_0_2_3_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_2_3_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_0_2_3_V_r_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:19  %knn_set_0_2_2_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_2_2_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_0_2_2_V_r_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:20  %knn_set_0_2_1_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_2_1_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_0_2_1_V_r_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:21  %knn_set_0_2_0_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_2_0_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_0_2_0_V_r_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:22  %knn_set_0_1_3_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_1_3_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_0_1_3_V_r_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:23  %knn_set_0_1_2_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_1_2_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_0_1_2_V_r_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:24  %knn_set_0_1_1_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_1_1_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_0_1_1_V_r_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:25  %knn_set_0_1_0_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_1_0_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_0_1_0_V_r_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:26  %knn_set_0_0_3_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_0_3_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_0_0_3_V_r_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:27  %knn_set_0_0_2_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_0_2_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_0_0_2_V_r_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:28  %knn_set_0_0_1_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_0_1_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_0_0_1_V_r_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:29  %knn_set_0_0_0_V_r_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_0_0_V_r)

]]></Node>
<StgValue><ssdm name="knn_set_0_0_0_V_r_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:31  %tmp_1_cast = zext i6 %knn_set_0_0_0_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:32  %tmp_1_0_1_cast = zext i6 %knn_set_0_1_0_V_r_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:33  %tmp_1_0_2_cast = zext i6 %knn_set_0_2_0_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.0:34  %tmp30 = add i7 %tmp_1_0_2_cast, %tmp_1_cast

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader.0:35  %tmp30_cast = zext i7 %tmp30 to i8

]]></Node>
<StgValue><ssdm name="tmp30_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:36  %sum_distances_0_2 = add i8 %tmp_1_0_1_cast, %tmp30_cast

]]></Node>
<StgValue><ssdm name="sum_distances_0_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:37  %tmp_8 = icmp ult i8 %sum_distances_0_2, -106

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:38  %sum_distances_1_min_s = select i1 %tmp_8, i8 %sum_distances_0_2, i8 -106

]]></Node>
<StgValue><ssdm name="sum_distances_1_min_s"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:39  %tmp_1_1_cast = zext i6 %knn_set_1_0_0_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_1_cast"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:40  %tmp_1_1_1_cast = zext i6 %knn_set_1_1_0_V_r_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:41  %tmp_1_1_2_cast = zext i6 %knn_set_1_2_0_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_cast"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.0:42  %tmp31 = add i7 %tmp_1_1_2_cast, %tmp_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader.0:43  %tmp31_cast = zext i7 %tmp31 to i8

]]></Node>
<StgValue><ssdm name="tmp31_cast"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:44  %sum_distances_1_2 = add i8 %tmp_1_1_1_cast, %tmp31_cast

]]></Node>
<StgValue><ssdm name="sum_distances_1_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:45  %tmp_8_1 = icmp ult i8 %sum_distances_1_2, %sum_distances_1_min_s

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:47  %tmp_1_2_cast = zext i6 %knn_set_2_0_0_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_2_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:48  %tmp_1_2_1_cast = zext i6 %knn_set_2_1_0_V_r_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:49  %tmp_1_2_2_cast = zext i6 %knn_set_2_2_0_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.0:50  %tmp32 = add i7 %tmp_1_2_2_cast, %tmp_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader.0:51  %tmp32_cast = zext i7 %tmp32 to i8

]]></Node>
<StgValue><ssdm name="tmp32_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:52  %sum_distances_2_2 = add i8 %tmp_1_2_1_cast, %tmp32_cast

]]></Node>
<StgValue><ssdm name="sum_distances_2_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:55  %tmp_1_3_cast = zext i6 %knn_set_0_0_1_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_3_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:56  %tmp_1_3_1_cast = zext i6 %knn_set_0_1_1_V_r_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_1_3_1_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:57  %tmp_1_3_2_cast = zext i6 %knn_set_0_2_1_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_3_2_cast"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.0:58  %tmp33 = add i7 %tmp_1_3_2_cast, %tmp_1_3_cast

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader.0:59  %tmp33_cast = zext i7 %tmp33 to i8

]]></Node>
<StgValue><ssdm name="tmp33_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:60  %sum_distances_3_2 = add i8 %tmp_1_3_1_cast, %tmp33_cast

]]></Node>
<StgValue><ssdm name="sum_distances_3_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:63  %tmp_1_4_cast = zext i6 %knn_set_1_0_1_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_4_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:64  %tmp_1_4_1_cast = zext i6 %knn_set_1_1_1_V_r_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_1_4_1_cast"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:65  %tmp_1_4_2_cast = zext i6 %knn_set_1_2_1_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_4_2_cast"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.0:66  %tmp34 = add i7 %tmp_1_4_2_cast, %tmp_1_4_cast

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader.0:67  %tmp34_cast = zext i7 %tmp34 to i8

]]></Node>
<StgValue><ssdm name="tmp34_cast"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:68  %sum_distances_4_2 = add i8 %tmp_1_4_1_cast, %tmp34_cast

]]></Node>
<StgValue><ssdm name="sum_distances_4_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:71  %tmp_1_5_cast = zext i6 %knn_set_2_0_1_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_5_cast"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:72  %tmp_1_5_1_cast = zext i6 %knn_set_2_1_1_V_r_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_1_5_1_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:73  %tmp_1_5_2_cast = zext i6 %knn_set_2_2_1_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_5_2_cast"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.0:74  %tmp35 = add i7 %tmp_1_5_2_cast, %tmp_1_5_cast

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader.0:75  %tmp35_cast = zext i7 %tmp35 to i8

]]></Node>
<StgValue><ssdm name="tmp35_cast"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:76  %sum_distances_5_2 = add i8 %tmp_1_5_1_cast, %tmp35_cast

]]></Node>
<StgValue><ssdm name="sum_distances_5_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:79  %tmp_1_6_cast = zext i6 %knn_set_0_0_2_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_6_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:80  %tmp_1_6_1_cast = zext i6 %knn_set_0_1_2_V_r_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_1_6_1_cast"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:81  %tmp_1_6_2_cast = zext i6 %knn_set_0_2_2_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_6_2_cast"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.0:82  %tmp36 = add i7 %tmp_1_6_2_cast, %tmp_1_6_cast

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader.0:83  %tmp36_cast = zext i7 %tmp36 to i8

]]></Node>
<StgValue><ssdm name="tmp36_cast"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:84  %sum_distances_6_2 = add i8 %tmp_1_6_1_cast, %tmp36_cast

]]></Node>
<StgValue><ssdm name="sum_distances_6_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:87  %tmp_1_7_cast = zext i6 %knn_set_1_0_2_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_7_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:88  %tmp_1_7_1_cast = zext i6 %knn_set_1_1_2_V_r_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_1_7_1_cast"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:89  %tmp_1_7_2_cast = zext i6 %knn_set_1_2_2_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_7_2_cast"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.0:90  %tmp37 = add i7 %tmp_1_7_2_cast, %tmp_1_7_cast

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader.0:91  %tmp37_cast = zext i7 %tmp37 to i8

]]></Node>
<StgValue><ssdm name="tmp37_cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:92  %sum_distances_7_2 = add i8 %tmp_1_7_1_cast, %tmp37_cast

]]></Node>
<StgValue><ssdm name="sum_distances_7_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:95  %tmp_1_8_cast = zext i6 %knn_set_2_0_2_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_8_cast"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:96  %tmp_1_8_1_cast = zext i6 %knn_set_2_1_2_V_r_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_1_8_1_cast"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:97  %tmp_1_8_2_cast = zext i6 %knn_set_2_2_2_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_8_2_cast"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.0:98  %tmp38 = add i7 %tmp_1_8_2_cast, %tmp_1_8_cast

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader.0:99  %tmp38_cast = zext i7 %tmp38 to i8

]]></Node>
<StgValue><ssdm name="tmp38_cast"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:100  %sum_distances_8_2 = add i8 %tmp_1_8_1_cast, %tmp38_cast

]]></Node>
<StgValue><ssdm name="sum_distances_8_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:103  %tmp_1_9_cast = zext i6 %knn_set_0_0_3_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_9_cast"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:104  %tmp_1_9_1_cast = zext i6 %knn_set_0_1_3_V_r_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_1_9_1_cast"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:105  %tmp_1_9_2_cast = zext i6 %knn_set_0_2_3_V_r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_9_2_cast"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.0:106  %tmp39 = add i7 %tmp_1_9_2_cast, %tmp_1_9_cast

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader.0:107  %tmp39_cast = zext i7 %tmp39 to i8

]]></Node>
<StgValue><ssdm name="tmp39_cast"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:108  %sum_distances_9_2 = add i8 %tmp_1_9_1_cast, %tmp39_cast

]]></Node>
<StgValue><ssdm name="sum_distances_9_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="99" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:46  %sum_distances_1_min_1 = select i1 %tmp_8_1, i8 %sum_distances_1_2, i8 %sum_distances_1_min_s

]]></Node>
<StgValue><ssdm name="sum_distances_1_min_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:53  %tmp_8_2 = icmp ult i8 %sum_distances_2_2, %sum_distances_1_min_1

]]></Node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:54  %sum_distances_1_min_2 = select i1 %tmp_8_2, i8 %sum_distances_2_2, i8 %sum_distances_1_min_1

]]></Node>
<StgValue><ssdm name="sum_distances_1_min_2"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:61  %tmp_8_3 = icmp ult i8 %sum_distances_3_2, %sum_distances_1_min_2

]]></Node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:62  %sum_distances_1_min_3 = select i1 %tmp_8_3, i8 %sum_distances_3_2, i8 %sum_distances_1_min_2

]]></Node>
<StgValue><ssdm name="sum_distances_1_min_3"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:110  %tmp_cast = zext i1 %tmp_8_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader.0:111  %tmp_5 = select i1 %tmp_8_3, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:112  %tmp_6 = or i1 %tmp_8_3, %tmp_8_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader.0:113  %tmp_7 = select i1 %tmp_6, i2 %tmp_5, i2 %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="108" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:69  %tmp_8_4 = icmp ult i8 %sum_distances_4_2, %sum_distances_1_min_3

]]></Node>
<StgValue><ssdm name="tmp_8_4"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:70  %sum_distances_1_min_4 = select i1 %tmp_8_4, i8 %sum_distances_4_2, i8 %sum_distances_1_min_3

]]></Node>
<StgValue><ssdm name="sum_distances_1_min_4"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:77  %tmp_8_5 = icmp ult i8 %sum_distances_5_2, %sum_distances_1_min_4

]]></Node>
<StgValue><ssdm name="tmp_8_5"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:78  %sum_distances_1_min_5 = select i1 %tmp_8_5, i8 %sum_distances_5_2, i8 %sum_distances_1_min_4

]]></Node>
<StgValue><ssdm name="sum_distances_1_min_5"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:85  %tmp_8_6 = icmp ult i8 %sum_distances_6_2, %sum_distances_1_min_5

]]></Node>
<StgValue><ssdm name="tmp_8_6"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader.0:114  %tmp_7_cast = zext i2 %tmp_7 to i3

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:115  %tmp_9 = select i1 %tmp_8_5, i3 -3, i3 -4

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:116  %tmp_s = or i1 %tmp_8_5, %tmp_8_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:117  %tmp_2 = select i1 %tmp_s, i3 %tmp_9, i3 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="117" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:86  %sum_distances_1_min_6 = select i1 %tmp_8_6, i8 %sum_distances_6_2, i8 %sum_distances_1_min_5

]]></Node>
<StgValue><ssdm name="sum_distances_1_min_6"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:93  %tmp_8_7 = icmp ult i8 %sum_distances_7_2, %sum_distances_1_min_6

]]></Node>
<StgValue><ssdm name="tmp_8_7"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:94  %sum_distances_1_min_7 = select i1 %tmp_8_7, i8 %sum_distances_7_2, i8 %sum_distances_1_min_6

]]></Node>
<StgValue><ssdm name="sum_distances_1_min_7"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:101  %tmp_8_8 = icmp ult i8 %sum_distances_8_2, %sum_distances_1_min_7

]]></Node>
<StgValue><ssdm name="tmp_8_8"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:102  %sum_distances_1_min_8 = select i1 %tmp_8_8, i8 %sum_distances_8_2, i8 %sum_distances_1_min_7

]]></Node>
<StgValue><ssdm name="sum_distances_1_min_8"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:109  %tmp_8_9 = icmp ult i8 %sum_distances_9_2, %sum_distances_1_min_8

]]></Node>
<StgValue><ssdm name="tmp_8_9"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:118  %tmp_3_cast_cast = select i1 %tmp_8_7, i3 -1, i3 -2

]]></Node>
<StgValue><ssdm name="tmp_3_cast_cast"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:119  %tmp_4 = or i1 %tmp_8_7, %tmp_8_6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.0:120  %tmp_3 = select i1 %tmp_4, i3 %tmp_3_cast_cast, i3 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader.0:30  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader.0:121  %tmp_10_cast = zext i3 %tmp_3 to i4

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:122  %tmp_1 = select i1 %tmp_8_9, i4 -7, i4 -8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:123  %tmp_10 = or i1 %tmp_8_9, %tmp_8_8

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:124  %agg_result_V = select i1 %tmp_10, i4 %tmp_1, i4 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:125  ret i4 %agg_result_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
