

================================================================
== Vitis HLS Report for 'dense_Pipeline_dense_for_flat'
================================================================
* Date:           Thu Jan 23 14:50:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.209 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1972|     1972|  19.720 us|  19.720 us|  1972|  1972|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_for_flat  |     1970|     1970|        21|         10|          1|   196|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 10, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.57>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [CNN_Optimal/src/dense.cpp:39]   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mul_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul"   --->   Operation 26 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln39 = store i8 0, i8 %i" [CNN_Optimal/src/dense.cpp:39]   --->   Operation 27 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_43_1"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [CNN_Optimal/src/dense.cpp:39]   --->   Operation 29 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.91ns)   --->   "%icmp_ln39 = icmp_eq  i8 %i_1, i8 196" [CNN_Optimal/src/dense.cpp:39]   --->   Operation 30 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.91ns)   --->   "%add_ln39 = add i8 %i_1, i8 1" [CNN_Optimal/src/dense.cpp:39]   --->   Operation 31 'add' 'add_ln39' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %VITIS_LOOP_43_1.split, void %for.inc20.preheader.exitStub" [CNN_Optimal/src/dense.cpp:39]   --->   Operation 32 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %i_1" [CNN_Optimal/src/dense.cpp:39]   --->   Operation 33 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%empty = add i10 %zext_ln39, i10 %mul_read" [CNN_Optimal/src/dense.cpp:39]   --->   Operation 34 'add' 'empty' <Predicate = (!icmp_ln39)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i10 %empty" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 35 'zext' 'zext_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dense_weights_0_addr = getelementptr i32 %dense_weights_0, i64 0, i64 %zext_ln46" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 36 'getelementptr' 'dense_weights_0_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%dense_weights_0_load = load i10 %dense_weights_0_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 37 'load' 'dense_weights_0_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dense_weights_1_addr = getelementptr i32 %dense_weights_1, i64 0, i64 %zext_ln46" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 38 'getelementptr' 'dense_weights_1_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%dense_weights_1_load = load i10 %dense_weights_1_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 39 'load' 'dense_weights_1_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dense_weights_2_addr = getelementptr i32 %dense_weights_2, i64 0, i64 %zext_ln46" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 40 'getelementptr' 'dense_weights_2_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%dense_weights_2_load = load i10 %dense_weights_2_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 41 'load' 'dense_weights_2_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dense_weights_3_addr = getelementptr i32 %dense_weights_3, i64 0, i64 %zext_ln46" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 42 'getelementptr' 'dense_weights_3_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%dense_weights_3_load = load i10 %dense_weights_3_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 43 'load' 'dense_weights_3_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dense_weights_4_addr = getelementptr i32 %dense_weights_4, i64 0, i64 %zext_ln46" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 44 'getelementptr' 'dense_weights_4_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%dense_weights_4_load = load i10 %dense_weights_4_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 45 'load' 'dense_weights_4_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dense_weights_5_addr = getelementptr i32 %dense_weights_5, i64 0, i64 %zext_ln46" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 46 'getelementptr' 'dense_weights_5_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%dense_weights_5_load = load i10 %dense_weights_5_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 47 'load' 'dense_weights_5_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dense_weights_6_addr = getelementptr i32 %dense_weights_6, i64 0, i64 %zext_ln46" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 48 'getelementptr' 'dense_weights_6_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%dense_weights_6_load = load i10 %dense_weights_6_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 49 'load' 'dense_weights_6_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%dense_weights_7_addr = getelementptr i32 %dense_weights_7, i64 0, i64 %zext_ln46" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 50 'getelementptr' 'dense_weights_7_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%dense_weights_7_load = load i10 %dense_weights_7_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 51 'load' 'dense_weights_7_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%dense_weights_8_addr = getelementptr i32 %dense_weights_8, i64 0, i64 %zext_ln46" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 52 'getelementptr' 'dense_weights_8_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%dense_weights_8_load = load i10 %dense_weights_8_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 53 'load' 'dense_weights_8_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%dense_weights_9_addr = getelementptr i32 %dense_weights_9, i64 0, i64 %zext_ln46" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 54 'getelementptr' 'dense_weights_9_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%dense_weights_9_load = load i10 %dense_weights_9_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 55 'load' 'dense_weights_9_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln39 = store i8 %add_ln39, i8 %i" [CNN_Optimal/src/dense.cpp:39]   --->   Operation 56 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.62>
ST_2 : Operation 57 [1/1] (3.62ns)   --->   "%flat_to_dense_streams_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0" [CNN_Optimal/src/dense.cpp:41]   --->   Operation 57 'read' 'flat_to_dense_streams_0_read' <Predicate = (!icmp_ln39)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_2 : Operation 58 [1/2] (3.25ns)   --->   "%dense_weights_0_load = load i10 %dense_weights_0_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 58 'load' 'dense_weights_0_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%dense_weights_1_load = load i10 %dense_weights_1_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 59 'load' 'dense_weights_1_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 60 [1/2] (3.25ns)   --->   "%dense_weights_2_load = load i10 %dense_weights_2_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 60 'load' 'dense_weights_2_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 61 [1/2] (3.25ns)   --->   "%dense_weights_3_load = load i10 %dense_weights_3_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 61 'load' 'dense_weights_3_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%dense_weights_4_load = load i10 %dense_weights_4_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 62 'load' 'dense_weights_4_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%dense_weights_5_load = load i10 %dense_weights_5_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 63 'load' 'dense_weights_5_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%dense_weights_6_load = load i10 %dense_weights_6_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 64 'load' 'dense_weights_6_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 65 [1/2] (3.25ns)   --->   "%dense_weights_7_load = load i10 %dense_weights_7_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 65 'load' 'dense_weights_7_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 66 [1/2] (3.25ns)   --->   "%dense_weights_8_load = load i10 %dense_weights_8_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 66 'load' 'dense_weights_8_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 67 [1/2] (3.25ns)   --->   "%dense_weights_9_load = load i10 %dense_weights_9_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 67 'load' 'dense_weights_9_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>

State 3 <SV = 2> <Delay = 6.65>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr i32 %dense_array, i64 0, i64 0" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 68 'getelementptr' 'dense_array_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%flat_value = bitcast i32 %flat_to_dense_streams_0_read" [CNN_Optimal/src/dense.cpp:41]   --->   Operation 69 'bitcast' 'flat_value' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 70 [4/4] (6.65ns)   --->   "%mul7 = fmul i32 %dense_weights_0_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 70 'fmul' 'mul7' <Predicate = (!icmp_ln39)> <Delay = 6.65> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [2/2] (2.32ns)   --->   "%dense_array_load = load i4 %dense_array_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 71 'load' 'dense_array_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 6.65>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%dense_array_addr_1 = getelementptr i32 %dense_array, i64 0, i64 1" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 72 'getelementptr' 'dense_array_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 73 [3/4] (5.70ns)   --->   "%mul7 = fmul i32 %dense_weights_0_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 73 'fmul' 'mul7' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/2] (2.32ns)   --->   "%dense_array_load = load i4 %dense_array_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 74 'load' 'dense_array_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 75 [4/4] (6.65ns)   --->   "%mul7_1 = fmul i32 %dense_weights_1_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 75 'fmul' 'mul7_1' <Predicate = (!icmp_ln39)> <Delay = 6.65> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [2/2] (2.32ns)   --->   "%dense_array_load_1 = load i4 %dense_array_addr_1" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 76 'load' 'dense_array_load_1' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 6.65>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr i32 %dense_array, i64 0, i64 2" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 77 'getelementptr' 'dense_array_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 78 [2/4] (5.70ns)   --->   "%mul7 = fmul i32 %dense_weights_0_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 78 'fmul' 'mul7' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [3/4] (5.70ns)   --->   "%mul7_1 = fmul i32 %dense_weights_1_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 79 'fmul' 'mul7_1' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/2] (2.32ns)   --->   "%dense_array_load_1 = load i4 %dense_array_addr_1" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 80 'load' 'dense_array_load_1' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 81 [4/4] (6.65ns)   --->   "%mul7_2 = fmul i32 %dense_weights_2_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 81 'fmul' 'mul7_2' <Predicate = (!icmp_ln39)> <Delay = 6.65> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [2/2] (2.32ns)   --->   "%dense_array_load_2 = load i4 %dense_array_addr_2" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 82 'load' 'dense_array_load_2' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 6.65>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%dense_array_addr_3 = getelementptr i32 %dense_array, i64 0, i64 3" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 83 'getelementptr' 'dense_array_addr_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 84 [1/4] (5.70ns)   --->   "%mul7 = fmul i32 %dense_weights_0_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 84 'fmul' 'mul7' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [2/4] (5.70ns)   --->   "%mul7_1 = fmul i32 %dense_weights_1_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 85 'fmul' 'mul7_1' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [3/4] (5.70ns)   --->   "%mul7_2 = fmul i32 %dense_weights_2_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 86 'fmul' 'mul7_2' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/2] (2.32ns)   --->   "%dense_array_load_2 = load i4 %dense_array_addr_2" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 87 'load' 'dense_array_load_2' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 88 [4/4] (6.65ns)   --->   "%mul7_3 = fmul i32 %dense_weights_3_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 88 'fmul' 'mul7_3' <Predicate = (!icmp_ln39)> <Delay = 6.65> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [2/2] (2.32ns)   --->   "%dense_array_load_3 = load i4 %dense_array_addr_3" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 89 'load' 'dense_array_load_3' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 8.20>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%dense_array_addr_4 = getelementptr i32 %dense_array, i64 0, i64 4" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 90 'getelementptr' 'dense_array_addr_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 91 [5/5] (8.20ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 91 'fadd' 'add' <Predicate = (!icmp_ln39)> <Delay = 8.20> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/4] (5.70ns)   --->   "%mul7_1 = fmul i32 %dense_weights_1_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 92 'fmul' 'mul7_1' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [2/4] (5.70ns)   --->   "%mul7_2 = fmul i32 %dense_weights_2_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 93 'fmul' 'mul7_2' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [3/4] (5.70ns)   --->   "%mul7_3 = fmul i32 %dense_weights_3_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 94 'fmul' 'mul7_3' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/2] (2.32ns)   --->   "%dense_array_load_3 = load i4 %dense_array_addr_3" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 95 'load' 'dense_array_load_3' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 96 [4/4] (6.65ns)   --->   "%mul7_4 = fmul i32 %dense_weights_4_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 96 'fmul' 'mul7_4' <Predicate = (!icmp_ln39)> <Delay = 6.65> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [2/2] (2.32ns)   --->   "%dense_array_load_4 = load i4 %dense_array_addr_4" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 97 'load' 'dense_array_load_4' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 8.20>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%dense_array_addr_5 = getelementptr i32 %dense_array, i64 0, i64 5" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 98 'getelementptr' 'dense_array_addr_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 99 [4/5] (7.25ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 99 'fadd' 'add' <Predicate = (!icmp_ln39)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [5/5] (8.20ns)   --->   "%add10_1 = fadd i32 %dense_array_load_1, i32 %mul7_1" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 100 'fadd' 'add10_1' <Predicate = (!icmp_ln39)> <Delay = 8.20> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/4] (5.70ns)   --->   "%mul7_2 = fmul i32 %dense_weights_2_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 101 'fmul' 'mul7_2' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [2/4] (5.70ns)   --->   "%mul7_3 = fmul i32 %dense_weights_3_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 102 'fmul' 'mul7_3' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [3/4] (5.70ns)   --->   "%mul7_4 = fmul i32 %dense_weights_4_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 103 'fmul' 'mul7_4' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/2] (2.32ns)   --->   "%dense_array_load_4 = load i4 %dense_array_addr_4" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 104 'load' 'dense_array_load_4' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 105 [4/4] (6.65ns)   --->   "%mul7_5 = fmul i32 %dense_weights_5_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 105 'fmul' 'mul7_5' <Predicate = (!icmp_ln39)> <Delay = 6.65> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [2/2] (2.32ns)   --->   "%dense_array_load_5 = load i4 %dense_array_addr_5" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 106 'load' 'dense_array_load_5' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 8.20>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%dense_array_addr_6 = getelementptr i32 %dense_array, i64 0, i64 6" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 107 'getelementptr' 'dense_array_addr_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 108 [3/5] (7.25ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 108 'fadd' 'add' <Predicate = (!icmp_ln39)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [4/5] (7.25ns)   --->   "%add10_1 = fadd i32 %dense_array_load_1, i32 %mul7_1" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 109 'fadd' 'add10_1' <Predicate = (!icmp_ln39)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [5/5] (8.20ns)   --->   "%add10_2 = fadd i32 %dense_array_load_2, i32 %mul7_2" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 110 'fadd' 'add10_2' <Predicate = (!icmp_ln39)> <Delay = 8.20> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/4] (5.70ns)   --->   "%mul7_3 = fmul i32 %dense_weights_3_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 111 'fmul' 'mul7_3' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [2/4] (5.70ns)   --->   "%mul7_4 = fmul i32 %dense_weights_4_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 112 'fmul' 'mul7_4' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [3/4] (5.70ns)   --->   "%mul7_5 = fmul i32 %dense_weights_5_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 113 'fmul' 'mul7_5' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/2] (2.32ns)   --->   "%dense_array_load_5 = load i4 %dense_array_addr_5" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 114 'load' 'dense_array_load_5' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 115 [4/4] (6.65ns)   --->   "%mul7_6 = fmul i32 %dense_weights_6_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 115 'fmul' 'mul7_6' <Predicate = (!icmp_ln39)> <Delay = 6.65> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [2/2] (2.32ns)   --->   "%dense_array_load_6 = load i4 %dense_array_addr_6" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 116 'load' 'dense_array_load_6' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 8.20>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%dense_array_addr_7 = getelementptr i32 %dense_array, i64 0, i64 7" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 117 'getelementptr' 'dense_array_addr_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 118 [2/5] (7.25ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 118 'fadd' 'add' <Predicate = (!icmp_ln39)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [3/5] (7.25ns)   --->   "%add10_1 = fadd i32 %dense_array_load_1, i32 %mul7_1" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 119 'fadd' 'add10_1' <Predicate = (!icmp_ln39)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [4/5] (7.25ns)   --->   "%add10_2 = fadd i32 %dense_array_load_2, i32 %mul7_2" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 120 'fadd' 'add10_2' <Predicate = (!icmp_ln39)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [5/5] (8.20ns)   --->   "%add10_3 = fadd i32 %dense_array_load_3, i32 %mul7_3" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 121 'fadd' 'add10_3' <Predicate = (!icmp_ln39)> <Delay = 8.20> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/4] (5.70ns)   --->   "%mul7_4 = fmul i32 %dense_weights_4_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 122 'fmul' 'mul7_4' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [2/4] (5.70ns)   --->   "%mul7_5 = fmul i32 %dense_weights_5_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 123 'fmul' 'mul7_5' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [3/4] (5.70ns)   --->   "%mul7_6 = fmul i32 %dense_weights_6_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 124 'fmul' 'mul7_6' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/2] (2.32ns)   --->   "%dense_array_load_6 = load i4 %dense_array_addr_6" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 125 'load' 'dense_array_load_6' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 126 [4/4] (6.65ns)   --->   "%mul7_7 = fmul i32 %dense_weights_7_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 126 'fmul' 'mul7_7' <Predicate = (!icmp_ln39)> <Delay = 6.65> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [2/2] (2.32ns)   --->   "%dense_array_load_7 = load i4 %dense_array_addr_7" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 127 'load' 'dense_array_load_7' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 11 <SV = 10> <Delay = 8.20>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%dense_array_addr_8 = getelementptr i32 %dense_array, i64 0, i64 8" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 128 'getelementptr' 'dense_array_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/5] (7.25ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 129 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [2/5] (7.25ns)   --->   "%add10_1 = fadd i32 %dense_array_load_1, i32 %mul7_1" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 130 'fadd' 'add10_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [3/5] (7.25ns)   --->   "%add10_2 = fadd i32 %dense_array_load_2, i32 %mul7_2" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 131 'fadd' 'add10_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [4/5] (7.25ns)   --->   "%add10_3 = fadd i32 %dense_array_load_3, i32 %mul7_3" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 132 'fadd' 'add10_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [5/5] (8.20ns)   --->   "%add10_4 = fadd i32 %dense_array_load_4, i32 %mul7_4" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 133 'fadd' 'add10_4' <Predicate = true> <Delay = 8.20> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/4] (5.70ns)   --->   "%mul7_5 = fmul i32 %dense_weights_5_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 134 'fmul' 'mul7_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [2/4] (5.70ns)   --->   "%mul7_6 = fmul i32 %dense_weights_6_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 135 'fmul' 'mul7_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [3/4] (5.70ns)   --->   "%mul7_7 = fmul i32 %dense_weights_7_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 136 'fmul' 'mul7_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/2] (2.32ns)   --->   "%dense_array_load_7 = load i4 %dense_array_addr_7" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 137 'load' 'dense_array_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 138 [4/4] (6.65ns)   --->   "%mul7_8 = fmul i32 %dense_weights_8_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 138 'fmul' 'mul7_8' <Predicate = true> <Delay = 6.65> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [2/2] (2.32ns)   --->   "%dense_array_load_8 = load i4 %dense_array_addr_8" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 139 'load' 'dense_array_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 203 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.20>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%dense_array_addr_9 = getelementptr i32 %dense_array, i64 0, i64 9" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 140 'getelementptr' 'dense_array_addr_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln46 = store i32 %add, i4 %dense_array_addr" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 141 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 142 [1/5] (7.25ns)   --->   "%add10_1 = fadd i32 %dense_array_load_1, i32 %mul7_1" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 142 'fadd' 'add10_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [2/5] (7.25ns)   --->   "%add10_2 = fadd i32 %dense_array_load_2, i32 %mul7_2" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 143 'fadd' 'add10_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [3/5] (7.25ns)   --->   "%add10_3 = fadd i32 %dense_array_load_3, i32 %mul7_3" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 144 'fadd' 'add10_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [4/5] (7.25ns)   --->   "%add10_4 = fadd i32 %dense_array_load_4, i32 %mul7_4" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 145 'fadd' 'add10_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [5/5] (8.20ns)   --->   "%add10_5 = fadd i32 %dense_array_load_5, i32 %mul7_5" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 146 'fadd' 'add10_5' <Predicate = true> <Delay = 8.20> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/4] (5.70ns)   --->   "%mul7_6 = fmul i32 %dense_weights_6_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 147 'fmul' 'mul7_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [2/4] (5.70ns)   --->   "%mul7_7 = fmul i32 %dense_weights_7_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 148 'fmul' 'mul7_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [3/4] (5.70ns)   --->   "%mul7_8 = fmul i32 %dense_weights_8_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 149 'fmul' 'mul7_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/2] (2.32ns)   --->   "%dense_array_load_8 = load i4 %dense_array_addr_8" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 150 'load' 'dense_array_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 151 [4/4] (6.65ns)   --->   "%mul7_9 = fmul i32 %dense_weights_9_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 151 'fmul' 'mul7_9' <Predicate = true> <Delay = 6.65> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [2/2] (2.32ns)   --->   "%dense_array_load_9 = load i4 %dense_array_addr_9" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 152 'load' 'dense_array_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 8.20>
ST_13 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln46 = store i32 %add10_1, i4 %dense_array_addr_1" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 153 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 154 [1/5] (7.25ns)   --->   "%add10_2 = fadd i32 %dense_array_load_2, i32 %mul7_2" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 154 'fadd' 'add10_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [2/5] (7.25ns)   --->   "%add10_3 = fadd i32 %dense_array_load_3, i32 %mul7_3" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 155 'fadd' 'add10_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [3/5] (7.25ns)   --->   "%add10_4 = fadd i32 %dense_array_load_4, i32 %mul7_4" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 156 'fadd' 'add10_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [4/5] (7.25ns)   --->   "%add10_5 = fadd i32 %dense_array_load_5, i32 %mul7_5" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 157 'fadd' 'add10_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [5/5] (8.20ns)   --->   "%add10_6 = fadd i32 %dense_array_load_6, i32 %mul7_6" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 158 'fadd' 'add10_6' <Predicate = true> <Delay = 8.20> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/4] (5.70ns)   --->   "%mul7_7 = fmul i32 %dense_weights_7_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 159 'fmul' 'mul7_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [2/4] (5.70ns)   --->   "%mul7_8 = fmul i32 %dense_weights_8_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 160 'fmul' 'mul7_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [3/4] (5.70ns)   --->   "%mul7_9 = fmul i32 %dense_weights_9_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 161 'fmul' 'mul7_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/2] (2.32ns)   --->   "%dense_array_load_9 = load i4 %dense_array_addr_9" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 162 'load' 'dense_array_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 14 <SV = 13> <Delay = 8.20>
ST_14 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln46 = store i32 %add10_2, i4 %dense_array_addr_2" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 163 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 164 [1/5] (7.25ns)   --->   "%add10_3 = fadd i32 %dense_array_load_3, i32 %mul7_3" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 164 'fadd' 'add10_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [2/5] (7.25ns)   --->   "%add10_4 = fadd i32 %dense_array_load_4, i32 %mul7_4" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 165 'fadd' 'add10_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [3/5] (7.25ns)   --->   "%add10_5 = fadd i32 %dense_array_load_5, i32 %mul7_5" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 166 'fadd' 'add10_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [4/5] (7.25ns)   --->   "%add10_6 = fadd i32 %dense_array_load_6, i32 %mul7_6" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 167 'fadd' 'add10_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [5/5] (8.20ns)   --->   "%add10_7 = fadd i32 %dense_array_load_7, i32 %mul7_7" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 168 'fadd' 'add10_7' <Predicate = true> <Delay = 8.20> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/4] (5.70ns)   --->   "%mul7_8 = fmul i32 %dense_weights_8_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 169 'fmul' 'mul7_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [2/4] (5.70ns)   --->   "%mul7_9 = fmul i32 %dense_weights_9_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 170 'fmul' 'mul7_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.20>
ST_15 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln46 = store i32 %add10_3, i4 %dense_array_addr_3" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 171 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 172 [1/5] (7.25ns)   --->   "%add10_4 = fadd i32 %dense_array_load_4, i32 %mul7_4" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 172 'fadd' 'add10_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [2/5] (7.25ns)   --->   "%add10_5 = fadd i32 %dense_array_load_5, i32 %mul7_5" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 173 'fadd' 'add10_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [3/5] (7.25ns)   --->   "%add10_6 = fadd i32 %dense_array_load_6, i32 %mul7_6" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 174 'fadd' 'add10_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [4/5] (7.25ns)   --->   "%add10_7 = fadd i32 %dense_array_load_7, i32 %mul7_7" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 175 'fadd' 'add10_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [5/5] (8.20ns)   --->   "%add10_8 = fadd i32 %dense_array_load_8, i32 %mul7_8" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 176 'fadd' 'add10_8' <Predicate = true> <Delay = 8.20> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/4] (5.70ns)   --->   "%mul7_9 = fmul i32 %dense_weights_9_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 177 'fmul' 'mul7_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.20>
ST_16 : Operation 178 [1/1] (2.32ns)   --->   "%store_ln46 = store i32 %add10_4, i4 %dense_array_addr_4" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 178 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 179 [1/5] (7.25ns)   --->   "%add10_5 = fadd i32 %dense_array_load_5, i32 %mul7_5" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 179 'fadd' 'add10_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [2/5] (7.25ns)   --->   "%add10_6 = fadd i32 %dense_array_load_6, i32 %mul7_6" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 180 'fadd' 'add10_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [3/5] (7.25ns)   --->   "%add10_7 = fadd i32 %dense_array_load_7, i32 %mul7_7" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 181 'fadd' 'add10_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [4/5] (7.25ns)   --->   "%add10_8 = fadd i32 %dense_array_load_8, i32 %mul7_8" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 182 'fadd' 'add10_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 183 [5/5] (8.20ns)   --->   "%add10_9 = fadd i32 %dense_array_load_9, i32 %mul7_9" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 183 'fadd' 'add10_9' <Predicate = true> <Delay = 8.20> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 184 [1/1] (2.32ns)   --->   "%store_ln46 = store i32 %add10_5, i4 %dense_array_addr_5" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 184 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 185 [1/5] (7.25ns)   --->   "%add10_6 = fadd i32 %dense_array_load_6, i32 %mul7_6" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 185 'fadd' 'add10_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [2/5] (7.25ns)   --->   "%add10_7 = fadd i32 %dense_array_load_7, i32 %mul7_7" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 186 'fadd' 'add10_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [3/5] (7.25ns)   --->   "%add10_8 = fadd i32 %dense_array_load_8, i32 %mul7_8" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 187 'fadd' 'add10_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [4/5] (7.25ns)   --->   "%add10_9 = fadd i32 %dense_array_load_9, i32 %mul7_9" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 188 'fadd' 'add10_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln46 = store i32 %add10_6, i4 %dense_array_addr_6" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 189 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 190 [1/5] (7.25ns)   --->   "%add10_7 = fadd i32 %dense_array_load_7, i32 %mul7_7" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 190 'fadd' 'add10_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [2/5] (7.25ns)   --->   "%add10_8 = fadd i32 %dense_array_load_8, i32 %mul7_8" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 191 'fadd' 'add10_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [3/5] (7.25ns)   --->   "%add10_9 = fadd i32 %dense_array_load_9, i32 %mul7_9" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 192 'fadd' 'add10_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 193 [1/1] (2.32ns)   --->   "%store_ln46 = store i32 %add10_7, i4 %dense_array_addr_7" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 193 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 194 [1/5] (7.25ns)   --->   "%add10_8 = fadd i32 %dense_array_load_8, i32 %mul7_8" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 194 'fadd' 'add10_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 195 [2/5] (7.25ns)   --->   "%add10_9 = fadd i32 %dense_array_load_9, i32 %mul7_9" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 195 'fadd' 'add10_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 196 [1/1] (2.32ns)   --->   "%store_ln46 = store i32 %add10_8, i4 %dense_array_addr_8" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 196 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 197 [1/5] (7.25ns)   --->   "%add10_9 = fadd i32 %dense_array_load_9, i32 %mul7_9" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 197 'fadd' 'add10_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [CNN_Optimal/src/dense.cpp:39]   --->   Operation 198 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%speclooptripcount_ln39 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196" [CNN_Optimal/src/dense.cpp:39]   --->   Operation 199 'speclooptripcount' 'speclooptripcount_ln39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [CNN_Optimal/src/dense.cpp:39]   --->   Operation 200 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (2.32ns)   --->   "%store_ln46 = store i32 %add10_9, i4 %dense_array_addr_9" [CNN_Optimal/src/dense.cpp:46]   --->   Operation 201 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln39 = br void %VITIS_LOOP_43_1" [CNN_Optimal/src/dense.cpp:39]   --->   Operation 202 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ flat_to_dense_streams_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                            (alloca           ) [ 0100000000000000000000]
specinterface_ln0            (specinterface    ) [ 0000000000000000000000]
mul_read                     (read             ) [ 0000000000000000000000]
store_ln39                   (store            ) [ 0000000000000000000000]
br_ln0                       (br               ) [ 0000000000000000000000]
i_1                          (load             ) [ 0000000000000000000000]
icmp_ln39                    (icmp             ) [ 0111111111110000000000]
add_ln39                     (add              ) [ 0000000000000000000000]
br_ln39                      (br               ) [ 0000000000000000000000]
zext_ln39                    (zext             ) [ 0000000000000000000000]
empty                        (add              ) [ 0000000000000000000000]
zext_ln46                    (zext             ) [ 0000000000000000000000]
dense_weights_0_addr         (getelementptr    ) [ 0010000000000000000000]
dense_weights_1_addr         (getelementptr    ) [ 0010000000000000000000]
dense_weights_2_addr         (getelementptr    ) [ 0010000000000000000000]
dense_weights_3_addr         (getelementptr    ) [ 0010000000000000000000]
dense_weights_4_addr         (getelementptr    ) [ 0010000000000000000000]
dense_weights_5_addr         (getelementptr    ) [ 0010000000000000000000]
dense_weights_6_addr         (getelementptr    ) [ 0010000000000000000000]
dense_weights_7_addr         (getelementptr    ) [ 0010000000000000000000]
dense_weights_8_addr         (getelementptr    ) [ 0010000000000000000000]
dense_weights_9_addr         (getelementptr    ) [ 0010000000000000000000]
store_ln39                   (store            ) [ 0000000000000000000000]
flat_to_dense_streams_0_read (read             ) [ 0001000000000000000000]
dense_weights_0_load         (load             ) [ 0001111000000000000000]
dense_weights_1_load         (load             ) [ 0001111100000000000000]
dense_weights_2_load         (load             ) [ 0001111110000000000000]
dense_weights_3_load         (load             ) [ 0001111111000000000000]
dense_weights_4_load         (load             ) [ 0001111111100000000000]
dense_weights_5_load         (load             ) [ 0101111111110000000000]
dense_weights_6_load         (load             ) [ 0111111111111000000000]
dense_weights_7_load         (load             ) [ 0111111111111100000000]
dense_weights_8_load         (load             ) [ 0111111111111110000000]
dense_weights_9_load         (load             ) [ 0111111111111111000000]
dense_array_addr             (getelementptr    ) [ 0110111111111000000000]
flat_value                   (bitcast          ) [ 0111111111111111000000]
dense_array_addr_1           (getelementptr    ) [ 0111011111111100000000]
dense_array_load             (load             ) [ 0100011111110000000000]
dense_array_addr_2           (getelementptr    ) [ 0111101111111110000000]
dense_array_load_1           (load             ) [ 0110001111111000000000]
dense_array_addr_3           (getelementptr    ) [ 0111110111111111000000]
mul7                         (fmul             ) [ 0100000111110000000000]
dense_array_load_2           (load             ) [ 0111000111111100000000]
dense_array_addr_4           (getelementptr    ) [ 0111111011111111100000]
mul7_1                       (fmul             ) [ 0110000011111000000000]
dense_array_load_3           (load             ) [ 0111100011111110000000]
dense_array_addr_5           (getelementptr    ) [ 0111111101111111110000]
mul7_2                       (fmul             ) [ 0111000001111100000000]
dense_array_load_4           (load             ) [ 0111110001111111000000]
dense_array_addr_6           (getelementptr    ) [ 0111111110111111111000]
mul7_3                       (fmul             ) [ 0111100000111110000000]
dense_array_load_5           (load             ) [ 0111111000111111100000]
dense_array_addr_7           (getelementptr    ) [ 0111111111011111111100]
mul7_4                       (fmul             ) [ 0111110000011111000000]
dense_array_load_6           (load             ) [ 0111111100011111110000]
dense_array_addr_8           (getelementptr    ) [ 0011111111101111111110]
add                          (fadd             ) [ 0010000000001000000000]
mul7_5                       (fmul             ) [ 0011111000001111100000]
dense_array_load_7           (load             ) [ 0011111110001111111000]
dense_array_addr_9           (getelementptr    ) [ 0101111111100111111111]
store_ln46                   (store            ) [ 0000000000000000000000]
add10_1                      (fadd             ) [ 0001000000000100000000]
mul7_6                       (fmul             ) [ 0001111100000111110000]
dense_array_load_8           (load             ) [ 0001111111000111111100]
store_ln46                   (store            ) [ 0000000000000000000000]
add10_2                      (fadd             ) [ 0000100000000010000000]
mul7_7                       (fmul             ) [ 0000111110000011111000]
dense_array_load_9           (load             ) [ 0000111111100011111110]
store_ln46                   (store            ) [ 0000000000000000000000]
add10_3                      (fadd             ) [ 0000010000000001000000]
mul7_8                       (fmul             ) [ 0000011111000001111100]
store_ln46                   (store            ) [ 0000000000000000000000]
add10_4                      (fadd             ) [ 0000001000000000100000]
mul7_9                       (fmul             ) [ 0000001111100000111110]
store_ln46                   (store            ) [ 0000000000000000000000]
add10_5                      (fadd             ) [ 0000000100000000010000]
store_ln46                   (store            ) [ 0000000000000000000000]
add10_6                      (fadd             ) [ 0000000010000000001000]
store_ln46                   (store            ) [ 0000000000000000000000]
add10_7                      (fadd             ) [ 0000000001000000000100]
store_ln46                   (store            ) [ 0000000000000000000000]
add10_8                      (fadd             ) [ 0000000000100000000010]
store_ln46                   (store            ) [ 0000000000000000000000]
add10_9                      (fadd             ) [ 0100000000000000000001]
specpipeline_ln39            (specpipeline     ) [ 0000000000000000000000]
speclooptripcount_ln39       (speclooptripcount) [ 0000000000000000000000]
specloopname_ln39            (specloopname     ) [ 0000000000000000000000]
store_ln46                   (store            ) [ 0000000000000000000000]
br_ln39                      (br               ) [ 0000000000000000000000]
ret_ln0                      (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_array"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flat_to_dense_streams_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_weights_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_weights_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_weights_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_weights_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_weights_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_weights_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_weights_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_weights_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_weights_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mul_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="10" slack="0"/>
<pin id="85" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="flat_to_dense_streams_0_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_to_dense_streams_0_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="dense_weights_0_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="10" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_0_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_0_load/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="dense_weights_1_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="10" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_1_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_1_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="dense_weights_2_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_2_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_2_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="dense_weights_3_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_3_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_3_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="dense_weights_4_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="10" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_4_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_4_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="dense_weights_5_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="10" slack="0"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_5_addr/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_5_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="dense_weights_6_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_6_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_6_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="dense_weights_7_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="10" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_7_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_7_load/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="dense_weights_8_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="10" slack="0"/>
<pin id="202" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_8_addr/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_8_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="dense_weights_9_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="10" slack="0"/>
<pin id="215" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_9_addr/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_9_load/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="dense_array_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="9"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="0" index="2" bw="0" slack="0"/>
<pin id="237" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="238" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="240" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_array_load/3 dense_array_load_1/4 dense_array_load_2/5 dense_array_load_3/6 dense_array_load_4/7 dense_array_load_5/8 dense_array_load_6/9 dense_array_load_7/10 dense_array_load_8/11 store_ln46/12 dense_array_load_9/12 store_ln46/13 store_ln46/14 store_ln46/15 store_ln46/16 store_ln46/17 store_ln46/18 store_ln46/19 store_ln46/20 store_ln46/21 "/>
</bind>
</comp>

<comp id="242" class="1004" name="dense_array_addr_1_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_1/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="dense_array_addr_2_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_2/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="dense_array_addr_3_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="3" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_3/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="dense_array_addr_4_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_4/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="dense_array_addr_5_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_5/8 "/>
</bind>
</comp>

<comp id="287" class="1004" name="dense_array_addr_6_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="4" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_6/9 "/>
</bind>
</comp>

<comp id="296" class="1004" name="dense_array_addr_7_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_7/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="dense_array_addr_8_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_8/11 "/>
</bind>
</comp>

<comp id="314" class="1004" name="dense_array_addr_9_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_9/12 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="3"/>
<pin id="325" dir="0" index="1" bw="32" slack="1"/>
<pin id="326" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 add10_1/8 add10_2/9 add10_3/10 add10_4/11 add10_5/12 add10_6/13 add10_7/14 add10_8/15 add10_9/16 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/3 mul7_1/4 mul7_2/5 mul7_3/6 mul7_4/7 mul7_5/8 mul7_6/9 mul7_7/10 mul7_8/11 mul7_9/12 "/>
</bind>
</comp>

<comp id="331" class="1005" name="reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 mul7_5 "/>
</bind>
</comp>

<comp id="336" class="1005" name="reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7_1 mul7_6 "/>
</bind>
</comp>

<comp id="341" class="1005" name="reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7_2 mul7_7 "/>
</bind>
</comp>

<comp id="346" class="1005" name="reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7_3 mul7_8 "/>
</bind>
</comp>

<comp id="351" class="1005" name="reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7_4 mul7_9 "/>
</bind>
</comp>

<comp id="356" class="1005" name="reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add add10_1 add10_2 add10_3 add10_4 add10_5 add10_6 add10_7 add10_8 add10_9 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln39_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="i_1_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln39_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="7" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln39_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln39_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="empty_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="10" slack="0"/>
<pin id="388" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln46_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln39_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="flat_value_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="flat_value/3 "/>
</bind>
</comp>

<comp id="414" class="1005" name="i_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="421" class="1005" name="icmp_ln39_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="425" class="1005" name="dense_weights_0_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="1"/>
<pin id="427" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_0_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="dense_weights_1_addr_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="1"/>
<pin id="432" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_1_addr "/>
</bind>
</comp>

<comp id="435" class="1005" name="dense_weights_2_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="1"/>
<pin id="437" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_2_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="dense_weights_3_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="1"/>
<pin id="442" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_3_addr "/>
</bind>
</comp>

<comp id="445" class="1005" name="dense_weights_4_addr_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="1"/>
<pin id="447" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_4_addr "/>
</bind>
</comp>

<comp id="450" class="1005" name="dense_weights_5_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="1"/>
<pin id="452" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_5_addr "/>
</bind>
</comp>

<comp id="455" class="1005" name="dense_weights_6_addr_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="10" slack="1"/>
<pin id="457" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_6_addr "/>
</bind>
</comp>

<comp id="460" class="1005" name="dense_weights_7_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="1"/>
<pin id="462" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_7_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="dense_weights_8_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="1"/>
<pin id="467" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_8_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="dense_weights_9_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="1"/>
<pin id="472" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_9_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="flat_to_dense_streams_0_read_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_0_read "/>
</bind>
</comp>

<comp id="480" class="1005" name="dense_weights_0_load_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_0_load "/>
</bind>
</comp>

<comp id="485" class="1005" name="dense_weights_1_load_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="2"/>
<pin id="487" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="dense_weights_1_load "/>
</bind>
</comp>

<comp id="490" class="1005" name="dense_weights_2_load_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="3"/>
<pin id="492" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="dense_weights_2_load "/>
</bind>
</comp>

<comp id="495" class="1005" name="dense_weights_3_load_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="4"/>
<pin id="497" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="dense_weights_3_load "/>
</bind>
</comp>

<comp id="500" class="1005" name="dense_weights_4_load_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="5"/>
<pin id="502" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="dense_weights_4_load "/>
</bind>
</comp>

<comp id="505" class="1005" name="dense_weights_5_load_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="6"/>
<pin id="507" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dense_weights_5_load "/>
</bind>
</comp>

<comp id="510" class="1005" name="dense_weights_6_load_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="7"/>
<pin id="512" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="dense_weights_6_load "/>
</bind>
</comp>

<comp id="515" class="1005" name="dense_weights_7_load_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="8"/>
<pin id="517" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="dense_weights_7_load "/>
</bind>
</comp>

<comp id="520" class="1005" name="dense_weights_8_load_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="9"/>
<pin id="522" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="dense_weights_8_load "/>
</bind>
</comp>

<comp id="525" class="1005" name="dense_weights_9_load_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="10"/>
<pin id="527" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="dense_weights_9_load "/>
</bind>
</comp>

<comp id="530" class="1005" name="dense_array_addr_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="1"/>
<pin id="532" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr "/>
</bind>
</comp>

<comp id="536" class="1005" name="flat_value_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_value "/>
</bind>
</comp>

<comp id="541" class="1005" name="dense_array_addr_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="1"/>
<pin id="543" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="dense_array_load_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="3"/>
<pin id="549" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="dense_array_load "/>
</bind>
</comp>

<comp id="552" class="1005" name="dense_array_addr_2_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="1"/>
<pin id="554" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_2 "/>
</bind>
</comp>

<comp id="558" class="1005" name="dense_array_load_1_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="3"/>
<pin id="560" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="dense_array_load_1 "/>
</bind>
</comp>

<comp id="563" class="1005" name="dense_array_addr_3_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="1"/>
<pin id="565" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_3 "/>
</bind>
</comp>

<comp id="569" class="1005" name="dense_array_load_2_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="3"/>
<pin id="571" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="dense_array_load_2 "/>
</bind>
</comp>

<comp id="574" class="1005" name="dense_array_addr_4_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="1"/>
<pin id="576" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_4 "/>
</bind>
</comp>

<comp id="580" class="1005" name="dense_array_load_3_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="3"/>
<pin id="582" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="dense_array_load_3 "/>
</bind>
</comp>

<comp id="585" class="1005" name="dense_array_addr_5_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="1"/>
<pin id="587" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_5 "/>
</bind>
</comp>

<comp id="591" class="1005" name="dense_array_load_4_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="3"/>
<pin id="593" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="dense_array_load_4 "/>
</bind>
</comp>

<comp id="596" class="1005" name="dense_array_addr_6_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="1"/>
<pin id="598" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_6 "/>
</bind>
</comp>

<comp id="602" class="1005" name="dense_array_load_5_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="3"/>
<pin id="604" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="dense_array_load_5 "/>
</bind>
</comp>

<comp id="607" class="1005" name="dense_array_addr_7_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="1"/>
<pin id="609" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_7 "/>
</bind>
</comp>

<comp id="613" class="1005" name="dense_array_load_6_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="3"/>
<pin id="615" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="dense_array_load_6 "/>
</bind>
</comp>

<comp id="618" class="1005" name="dense_array_addr_8_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="1"/>
<pin id="620" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_8 "/>
</bind>
</comp>

<comp id="624" class="1005" name="dense_array_load_7_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="3"/>
<pin id="626" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="dense_array_load_7 "/>
</bind>
</comp>

<comp id="629" class="1005" name="dense_array_addr_9_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="1"/>
<pin id="631" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_9 "/>
</bind>
</comp>

<comp id="635" class="1005" name="dense_array_load_8_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="3"/>
<pin id="637" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="dense_array_load_8 "/>
</bind>
</comp>

<comp id="640" class="1005" name="dense_array_load_9_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="3"/>
<pin id="642" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="dense_array_load_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="241"><net_src comp="224" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="242" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="251" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="268"><net_src comp="260" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="269" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="58" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="278" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="287" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="301"><net_src comp="0" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="62" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="305" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="314" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="334"><net_src comp="327" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="339"><net_src comp="327" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="344"><net_src comp="327" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="349"><net_src comp="327" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="354"><net_src comp="327" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="359"><net_src comp="323" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="365"><net_src comp="40" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="42" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="366" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="44" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="366" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="82" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="402"><net_src comp="391" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="403"><net_src comp="391" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="404"><net_src comp="391" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="409"><net_src comp="375" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="410" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="417"><net_src comp="78" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="424"><net_src comp="369" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="94" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="433"><net_src comp="107" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="438"><net_src comp="120" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="443"><net_src comp="133" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="448"><net_src comp="146" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="453"><net_src comp="159" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="458"><net_src comp="172" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="463"><net_src comp="185" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="468"><net_src comp="198" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="473"><net_src comp="211" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="478"><net_src comp="88" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="483"><net_src comp="101" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="488"><net_src comp="114" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="493"><net_src comp="127" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="498"><net_src comp="140" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="503"><net_src comp="153" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="508"><net_src comp="166" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="513"><net_src comp="179" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="518"><net_src comp="192" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="523"><net_src comp="205" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="528"><net_src comp="218" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="533"><net_src comp="224" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="539"><net_src comp="410" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="544"><net_src comp="242" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="550"><net_src comp="232" pin="7"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="555"><net_src comp="251" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="561"><net_src comp="232" pin="7"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="566"><net_src comp="260" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="572"><net_src comp="232" pin="7"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="577"><net_src comp="269" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="583"><net_src comp="232" pin="7"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="588"><net_src comp="278" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="594"><net_src comp="232" pin="7"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="599"><net_src comp="287" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="605"><net_src comp="232" pin="7"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="610"><net_src comp="296" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="616"><net_src comp="232" pin="7"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="621"><net_src comp="305" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="627"><net_src comp="232" pin="7"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="632"><net_src comp="314" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="638"><net_src comp="232" pin="7"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="643"><net_src comp="232" pin="7"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="323" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_array | {12 13 14 15 16 17 18 19 20 21 }
 - Input state : 
	Port: dense_Pipeline_dense_for_flat : dense_array | {3 4 5 6 7 8 9 10 11 12 13 }
	Port: dense_Pipeline_dense_for_flat : flat_to_dense_streams_0 | {2 }
	Port: dense_Pipeline_dense_for_flat : mul | {1 }
	Port: dense_Pipeline_dense_for_flat : dense_weights_0 | {1 2 }
	Port: dense_Pipeline_dense_for_flat : dense_weights_1 | {1 2 }
	Port: dense_Pipeline_dense_for_flat : dense_weights_2 | {1 2 }
	Port: dense_Pipeline_dense_for_flat : dense_weights_3 | {1 2 }
	Port: dense_Pipeline_dense_for_flat : dense_weights_4 | {1 2 }
	Port: dense_Pipeline_dense_for_flat : dense_weights_5 | {1 2 }
	Port: dense_Pipeline_dense_for_flat : dense_weights_6 | {1 2 }
	Port: dense_Pipeline_dense_for_flat : dense_weights_7 | {1 2 }
	Port: dense_Pipeline_dense_for_flat : dense_weights_8 | {1 2 }
	Port: dense_Pipeline_dense_for_flat : dense_weights_9 | {1 2 }
  - Chain level:
	State 1
		store_ln39 : 1
		i_1 : 1
		icmp_ln39 : 2
		add_ln39 : 2
		br_ln39 : 3
		zext_ln39 : 2
		empty : 3
		zext_ln46 : 4
		dense_weights_0_addr : 5
		dense_weights_0_load : 6
		dense_weights_1_addr : 5
		dense_weights_1_load : 6
		dense_weights_2_addr : 5
		dense_weights_2_load : 6
		dense_weights_3_addr : 5
		dense_weights_3_load : 6
		dense_weights_4_addr : 5
		dense_weights_4_load : 6
		dense_weights_5_addr : 5
		dense_weights_5_load : 6
		dense_weights_6_addr : 5
		dense_weights_6_load : 6
		dense_weights_7_addr : 5
		dense_weights_7_load : 6
		dense_weights_8_addr : 5
		dense_weights_8_load : 6
		dense_weights_9_addr : 5
		dense_weights_9_load : 6
		store_ln39 : 3
	State 2
	State 3
		mul7 : 1
		dense_array_load : 1
	State 4
		dense_array_load_1 : 1
	State 5
		dense_array_load_2 : 1
	State 6
		dense_array_load_3 : 1
	State 7
		dense_array_load_4 : 1
	State 8
		dense_array_load_5 : 1
	State 9
		dense_array_load_6 : 1
	State 10
		dense_array_load_7 : 1
	State 11
		dense_array_load_8 : 1
	State 12
		dense_array_load_9 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   fadd   |                grp_fu_323               |    2    |   205   |   390   |
|----------|-----------------------------------------|---------|---------|---------|
|   fmul   |                grp_fu_327               |    3    |   143   |   321   |
|----------|-----------------------------------------|---------|---------|---------|
|    add   |             add_ln39_fu_375             |    0    |    0    |    15   |
|          |               empty_fu_385              |    0    |    0    |    13   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln39_fu_369            |    0    |    0    |    15   |
|----------|-----------------------------------------|---------|---------|---------|
|   read   |           mul_read_read_fu_82           |    0    |    0    |    0    |
|          | flat_to_dense_streams_0_read_read_fu_88 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   zext   |             zext_ln39_fu_381            |    0    |    0    |    0    |
|          |             zext_ln46_fu_391            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    5    |   348   |   754   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|     dense_array_addr_1_reg_541     |    4   |
|     dense_array_addr_2_reg_552     |    4   |
|     dense_array_addr_3_reg_563     |    4   |
|     dense_array_addr_4_reg_574     |    4   |
|     dense_array_addr_5_reg_585     |    4   |
|     dense_array_addr_6_reg_596     |    4   |
|     dense_array_addr_7_reg_607     |    4   |
|     dense_array_addr_8_reg_618     |    4   |
|     dense_array_addr_9_reg_629     |    4   |
|      dense_array_addr_reg_530      |    4   |
|     dense_array_load_1_reg_558     |   32   |
|     dense_array_load_2_reg_569     |   32   |
|     dense_array_load_3_reg_580     |   32   |
|     dense_array_load_4_reg_591     |   32   |
|     dense_array_load_5_reg_602     |   32   |
|     dense_array_load_6_reg_613     |   32   |
|     dense_array_load_7_reg_624     |   32   |
|     dense_array_load_8_reg_635     |   32   |
|     dense_array_load_9_reg_640     |   32   |
|      dense_array_load_reg_547      |   32   |
|    dense_weights_0_addr_reg_425    |   10   |
|    dense_weights_0_load_reg_480    |   32   |
|    dense_weights_1_addr_reg_430    |   10   |
|    dense_weights_1_load_reg_485    |   32   |
|    dense_weights_2_addr_reg_435    |   10   |
|    dense_weights_2_load_reg_490    |   32   |
|    dense_weights_3_addr_reg_440    |   10   |
|    dense_weights_3_load_reg_495    |   32   |
|    dense_weights_4_addr_reg_445    |   10   |
|    dense_weights_4_load_reg_500    |   32   |
|    dense_weights_5_addr_reg_450    |   10   |
|    dense_weights_5_load_reg_505    |   32   |
|    dense_weights_6_addr_reg_455    |   10   |
|    dense_weights_6_load_reg_510    |   32   |
|    dense_weights_7_addr_reg_460    |   10   |
|    dense_weights_7_load_reg_515    |   32   |
|    dense_weights_8_addr_reg_465    |   10   |
|    dense_weights_8_load_reg_520    |   32   |
|    dense_weights_9_addr_reg_470    |   10   |
|    dense_weights_9_load_reg_525    |   32   |
|flat_to_dense_streams_0_read_reg_475|   32   |
|         flat_value_reg_536         |   32   |
|              i_reg_414             |    8   |
|          icmp_ln39_reg_421         |    1   |
|               reg_331              |   32   |
|               reg_336              |   32   |
|               reg_341              |   32   |
|               reg_346              |   32   |
|               reg_351              |   32   |
|               reg_356              |   32   |
+------------------------------------+--------+
|                Total               |  1045  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_114 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_127 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_140 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_153 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_166 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_179 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_192 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_205 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_218 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_232 |  p0  |  10  |   4  |   40   ||    53   |
| grp_access_fu_232 |  p2  |  20  |   0  |    0   ||   100   |
|     grp_fu_323    |  p0  |  10  |  32  |   320  ||    53   |
|     grp_fu_323    |  p1  |   5  |  32  |   160  ||    25   |
|     grp_fu_327    |  p0  |  10  |  32  |   320  ||    53   |
|     grp_fu_327    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1104  || 30.0613 ||   383   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   754  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   30   |    -   |   383  |
|  Register |    -   |    -   |  1045  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   30   |  1393  |  1137  |
+-----------+--------+--------+--------+--------+
