-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rx_process_exh_512_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rx_shift2exhFifo_V_d_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    rx_shift2exhFifo_V_d_empty_n : IN STD_LOGIC;
    rx_shift2exhFifo_V_d_read : OUT STD_LOGIC;
    rx_shift2exhFifo_V_k_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    rx_shift2exhFifo_V_k_empty_n : IN STD_LOGIC;
    rx_shift2exhFifo_V_k_read : OUT STD_LOGIC;
    rx_shift2exhFifo_V_l_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    rx_shift2exhFifo_V_l_empty_n : IN STD_LOGIC;
    rx_shift2exhFifo_V_l_read : OUT STD_LOGIC;
    rx_ibh2exh_MetaFifo_s_10_dout : IN STD_LOGIC_VECTOR (4 downto 0);
    rx_ibh2exh_MetaFifo_s_10_empty_n : IN STD_LOGIC;
    rx_ibh2exh_MetaFifo_s_10_read : OUT STD_LOGIC;
    rx_exh2dropFifo_V_da_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    rx_exh2dropFifo_V_da_full_n : IN STD_LOGIC;
    rx_exh2dropFifo_V_da_write : OUT STD_LOGIC;
    rx_exh2dropFifo_V_ke_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    rx_exh2dropFifo_V_ke_full_n : IN STD_LOGIC;
    rx_exh2dropFifo_V_ke_write : OUT STD_LOGIC;
    rx_exh2dropFifo_V_la_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    rx_exh2dropFifo_V_la_full_n : IN STD_LOGIC;
    rx_exh2dropFifo_V_la_write : OUT STD_LOGIC;
    rx_exhMetaFifo_V_din : OUT STD_LOGIC_VECTOR (22 downto 0);
    rx_exhMetaFifo_V_full_n : IN STD_LOGIC;
    rx_exhMetaFifo_V_write : OUT STD_LOGIC;
    rx_exh2drop_MetaFifo_1_din : OUT STD_LOGIC_VECTOR (240 downto 0);
    rx_exh2drop_MetaFifo_1_full_n : IN STD_LOGIC;
    rx_exh2drop_MetaFifo_1_write : OUT STD_LOGIC );
end;


architecture behav of rx_process_exh_512_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv23_2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_const_lv241_lc_2 : STD_LOGIC_VECTOR (240 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv127_0 : STD_LOGIC_VECTOR (126 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv128_lc_9 : STD_LOGIC_VECTOR (127 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv128_lc_10 : STD_LOGIC_VECTOR (127 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv128_lc_5 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_3FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111111111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv22_1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal io_acc_block_signal_op8 : STD_LOGIC;
    signal grp_nbreadreq_fu_172_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op8_read_state1 : BOOLEAN;
    signal io_acc_block_signal_op16 : STD_LOGIC;
    signal ap_predicate_op16_read_state1 : BOOLEAN;
    signal io_acc_block_signal_op59 : STD_LOGIC;
    signal ap_predicate_op59_read_state1 : BOOLEAN;
    signal tmp_nbreadreq_fu_194_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op99_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal io_acc_block_signal_op119 : STD_LOGIC;
    signal state_1_load_reg_1038 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_reg_1046 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op119_write_state2 : BOOLEAN;
    signal metaWritten_1_load_reg_1042 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op120_write_state2 : BOOLEAN;
    signal ap_predicate_op121_write_state2 : BOOLEAN;
    signal tmp_19_reg_1055 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_208_reg_1073 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op128_write_state2 : BOOLEAN;
    signal ap_predicate_op138_write_state2 : BOOLEAN;
    signal ap_predicate_op142_write_state2 : BOOLEAN;
    signal io_acc_block_signal_op144 : STD_LOGIC;
    signal tmp_i205_i_reg_1077 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op144_write_state2 : BOOLEAN;
    signal io_acc_block_signal_op149 : STD_LOGIC;
    signal tmp_18_reg_1081 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_reg_1096 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op149_write_state2 : BOOLEAN;
    signal ap_predicate_op154_write_state2 : BOOLEAN;
    signal ap_predicate_op157_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal state_1 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal opCode : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal metaWritten_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ackHeader_ready : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ackHeader_idx : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ackHeader_header_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal rdmaHeader_ready : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rdmaHeader_idx : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rdmaHeader_header_V : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal rx_ibh2exh_MetaFifo_s_10_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rx_shift2exhFifo_V_d_blk_n : STD_LOGIC;
    signal rx_shift2exhFifo_V_k_blk_n : STD_LOGIC;
    signal rx_shift2exhFifo_V_l_blk_n : STD_LOGIC;
    signal rx_exh2dropFifo_V_da_blk_n : STD_LOGIC;
    signal rx_exh2dropFifo_V_ke_blk_n : STD_LOGIC;
    signal rx_exh2dropFifo_V_la_blk_n : STD_LOGIC;
    signal rx_exhMetaFifo_V_blk_n : STD_LOGIC;
    signal rx_exh2drop_MetaFifo_1_blk_n : STD_LOGIC;
    signal reg_303 : STD_LOGIC_VECTOR (511 downto 0);
    signal reg_308 : STD_LOGIC_VECTOR (63 downto 0);
    signal metaWritten_1_load_load_fu_321_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_287_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1050 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_18_reg_1059 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_fu_458_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_Val2_10_reg_1064 : STD_LOGIC_VECTOR (127 downto 0);
    signal empty_208_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i205_i_fu_490_p34 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_17_reg_1085 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_fu_705_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_11_reg_1090 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln187_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_rdmaHeader_ready_1_n_phi_fu_240_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rdmaHeader_ready_1_n_reg_237 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rdmaHeader_idx_new_0_phi_fu_251_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_0_reg_248 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln210_fu_449_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_ackHeader_ready_1_ne_phi_fu_261_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_ackHeader_ready_1_ne_reg_258 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ackHeader_idx_new_0_s_phi_fu_272_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_ackHeader_idx_new_0_s_reg_269 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln183_fu_696_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge92_i_fu_903_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_2151_fu_981_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp165_fu_1017_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_4135_fu_997_p1 : STD_LOGIC_VECTOR (240 downto 0);
    signal tmp_1_fu_1033_p1 : STD_LOGIC_VECTOR (240 downto 0);
    signal tmp_24_fu_341_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln414_1_fu_349_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln414_1_fu_359_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_1_fu_353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal st1_fu_363_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_V_2_fu_337_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln414_7_fu_371_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_25_fu_379_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln414_9_fu_397_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln414_10_fu_405_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal and_ln414_5_fu_413_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln414_1_fu_419_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln414_8_fu_389_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal and_ln414_6_fu_425_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal and_ln414_7_fu_431_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal add_ln69_1_fu_443_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_10_fu_437_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal empty_207_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_206_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_588_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln414_fu_596_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln414_fu_606_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal st_fu_610_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_fu_584_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln414_fu_618_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_626_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln414_5_fu_644_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln414_6_fu_652_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln414_fu_660_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln414_fu_666_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln414_4_fu_636_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln414_3_fu_672_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln414_4_fu_678_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln69_fu_690_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_s_fu_684_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_fu_749_p34 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i193_i_fu_819_p34 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln162_fu_889_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_124_3_i_i_fu_944_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_124_2_i_i_fu_935_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_124_1_i_i_fu_926_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_124_i_i_i_fu_917_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_0_3_i_i_fu_953_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_fu_965_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_numPkg_V_fu_971_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_15_i_fu_990_p3 : STD_LOGIC_VECTOR (144 downto 0);
    signal p_Result_i194_i_fu_1002_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_isNak_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_fu_1026_p3 : STD_LOGIC_VECTOR (48 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_350 : BOOLEAN;
    signal ap_condition_357 : BOOLEAN;
    signal ap_condition_376 : BOOLEAN;

    component rocev2_top_mux_325_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (0 downto 0);
        din9 : IN STD_LOGIC_VECTOR (0 downto 0);
        din10 : IN STD_LOGIC_VECTOR (0 downto 0);
        din11 : IN STD_LOGIC_VECTOR (0 downto 0);
        din12 : IN STD_LOGIC_VECTOR (0 downto 0);
        din13 : IN STD_LOGIC_VECTOR (0 downto 0);
        din14 : IN STD_LOGIC_VECTOR (0 downto 0);
        din15 : IN STD_LOGIC_VECTOR (0 downto 0);
        din16 : IN STD_LOGIC_VECTOR (0 downto 0);
        din17 : IN STD_LOGIC_VECTOR (0 downto 0);
        din18 : IN STD_LOGIC_VECTOR (0 downto 0);
        din19 : IN STD_LOGIC_VECTOR (0 downto 0);
        din20 : IN STD_LOGIC_VECTOR (0 downto 0);
        din21 : IN STD_LOGIC_VECTOR (0 downto 0);
        din22 : IN STD_LOGIC_VECTOR (0 downto 0);
        din23 : IN STD_LOGIC_VECTOR (0 downto 0);
        din24 : IN STD_LOGIC_VECTOR (0 downto 0);
        din25 : IN STD_LOGIC_VECTOR (0 downto 0);
        din26 : IN STD_LOGIC_VECTOR (0 downto 0);
        din27 : IN STD_LOGIC_VECTOR (0 downto 0);
        din28 : IN STD_LOGIC_VECTOR (0 downto 0);
        din29 : IN STD_LOGIC_VECTOR (0 downto 0);
        din30 : IN STD_LOGIC_VECTOR (0 downto 0);
        din31 : IN STD_LOGIC_VECTOR (0 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    rocev2_top_mux_325_1_1_1_U106 : component rocev2_top_mux_325_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 1,
        din17_WIDTH => 1,
        din18_WIDTH => 1,
        din19_WIDTH => 1,
        din20_WIDTH => 1,
        din21_WIDTH => 1,
        din22_WIDTH => 1,
        din23_WIDTH => 1,
        din24_WIDTH => 1,
        din25_WIDTH => 1,
        din26_WIDTH => 1,
        din27_WIDTH => 1,
        din28_WIDTH => 1,
        din29_WIDTH => 1,
        din30_WIDTH => 1,
        din31_WIDTH => 1,
        din32_WIDTH => 5,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_0,
        din1 => ap_const_lv1_0,
        din2 => ap_const_lv1_0,
        din3 => ap_const_lv1_0,
        din4 => ap_const_lv1_0,
        din5 => ap_const_lv1_0,
        din6 => ap_const_lv1_1,
        din7 => ap_const_lv1_1,
        din8 => ap_const_lv1_1,
        din9 => ap_const_lv1_0,
        din10 => ap_const_lv1_1,
        din11 => ap_const_lv1_0,
        din12 => ap_const_lv1_0,
        din13 => ap_const_lv1_0,
        din14 => ap_const_lv1_0,
        din15 => ap_const_lv1_0,
        din16 => ap_const_lv1_0,
        din17 => ap_const_lv1_0,
        din18 => ap_const_lv1_0,
        din19 => ap_const_lv1_0,
        din20 => ap_const_lv1_0,
        din21 => ap_const_lv1_0,
        din22 => ap_const_lv1_0,
        din23 => ap_const_lv1_0,
        din24 => ap_const_lv1_1,
        din25 => ap_const_lv1_1,
        din26 => ap_const_lv1_1,
        din27 => ap_const_lv1_1,
        din28 => ap_const_lv1_0,
        din29 => ap_const_lv1_0,
        din30 => ap_const_lv1_0,
        din31 => ap_const_lv1_0,
        din32 => opCode,
        dout => tmp_i205_i_fu_490_p34);

    rocev2_top_mux_325_1_1_1_U107 : component rocev2_top_mux_325_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 1,
        din17_WIDTH => 1,
        din18_WIDTH => 1,
        din19_WIDTH => 1,
        din20_WIDTH => 1,
        din21_WIDTH => 1,
        din22_WIDTH => 1,
        din23_WIDTH => 1,
        din24_WIDTH => 1,
        din25_WIDTH => 1,
        din26_WIDTH => 1,
        din27_WIDTH => 1,
        din28_WIDTH => 1,
        din29_WIDTH => 1,
        din30_WIDTH => 1,
        din31_WIDTH => 1,
        din32_WIDTH => 5,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_0,
        din1 => ap_const_lv1_0,
        din2 => ap_const_lv1_0,
        din3 => ap_const_lv1_0,
        din4 => ap_const_lv1_0,
        din5 => ap_const_lv1_0,
        din6 => ap_const_lv1_0,
        din7 => ap_const_lv1_0,
        din8 => ap_const_lv1_0,
        din9 => ap_const_lv1_0,
        din10 => ap_const_lv1_0,
        din11 => ap_const_lv1_0,
        din12 => ap_const_lv1_0,
        din13 => ap_const_lv1_1,
        din14 => ap_const_lv1_0,
        din15 => ap_const_lv1_1,
        din16 => ap_const_lv1_1,
        din17 => ap_const_lv1_1,
        din18 => ap_const_lv1_0,
        din19 => ap_const_lv1_0,
        din20 => ap_const_lv1_0,
        din21 => ap_const_lv1_0,
        din22 => ap_const_lv1_0,
        din23 => ap_const_lv1_0,
        din24 => ap_const_lv1_0,
        din25 => ap_const_lv1_0,
        din26 => ap_const_lv1_0,
        din27 => ap_const_lv1_0,
        din28 => ap_const_lv1_0,
        din29 => ap_const_lv1_0,
        din30 => ap_const_lv1_0,
        din31 => ap_const_lv1_0,
        din32 => rx_ibh2exh_MetaFifo_s_10_dout,
        dout => tmp_i_i_fu_749_p34);

    rocev2_top_mux_325_1_1_1_U108 : component rocev2_top_mux_325_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 1,
        din17_WIDTH => 1,
        din18_WIDTH => 1,
        din19_WIDTH => 1,
        din20_WIDTH => 1,
        din21_WIDTH => 1,
        din22_WIDTH => 1,
        din23_WIDTH => 1,
        din24_WIDTH => 1,
        din25_WIDTH => 1,
        din26_WIDTH => 1,
        din27_WIDTH => 1,
        din28_WIDTH => 1,
        din29_WIDTH => 1,
        din30_WIDTH => 1,
        din31_WIDTH => 1,
        din32_WIDTH => 5,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_0,
        din1 => ap_const_lv1_0,
        din2 => ap_const_lv1_0,
        din3 => ap_const_lv1_0,
        din4 => ap_const_lv1_0,
        din5 => ap_const_lv1_0,
        din6 => ap_const_lv1_1,
        din7 => ap_const_lv1_0,
        din8 => ap_const_lv1_0,
        din9 => ap_const_lv1_0,
        din10 => ap_const_lv1_1,
        din11 => ap_const_lv1_0,
        din12 => ap_const_lv1_1,
        din13 => ap_const_lv1_0,
        din14 => ap_const_lv1_0,
        din15 => ap_const_lv1_0,
        din16 => ap_const_lv1_0,
        din17 => ap_const_lv1_0,
        din18 => ap_const_lv1_0,
        din19 => ap_const_lv1_0,
        din20 => ap_const_lv1_0,
        din21 => ap_const_lv1_0,
        din22 => ap_const_lv1_0,
        din23 => ap_const_lv1_0,
        din24 => ap_const_lv1_1,
        din25 => ap_const_lv1_1,
        din26 => ap_const_lv1_0,
        din27 => ap_const_lv1_0,
        din28 => ap_const_lv1_0,
        din29 => ap_const_lv1_1,
        din30 => ap_const_lv1_0,
        din31 => ap_const_lv1_0,
        din32 => rx_ibh2exh_MetaFifo_s_10_dout,
        dout => tmp_i193_i_fu_819_p34);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    metaWritten_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_194_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                metaWritten_1 <= ap_const_lv1_0;
            elsif ((((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (metaWritten_1_load_load_fu_321_p1 = ap_const_lv1_0)) or ((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (metaWritten_1_load_load_fu_321_p1 = ap_const_lv1_0)) or ((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (metaWritten_1_load_load_fu_321_p1 = ap_const_lv1_0)))) then 
                metaWritten_1 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    state_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_194_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                state_1 <= storemerge92_i_fu_903_p3;
            elsif ((((grp_fu_287_p1 = ap_const_lv1_1) and (grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_fu_287_p1 = ap_const_lv1_1) and (grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_fu_287_p1 = ap_const_lv1_1) and (grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                state_1 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ackHeader_header_V <= p_Val2_11_fu_705_p3;
                ackHeader_idx <= ap_phi_mux_ackHeader_idx_new_0_s_phi_fu_272_p4;
                ackHeader_ready <= ap_phi_mux_ackHeader_ready_1_ne_phi_fu_261_p4;
                tmp_last_V_17_reg_1085 <= rx_shift2exhFifo_V_l_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (metaWritten_1_load_load_fu_321_p1 = ap_const_lv1_0))) then
                empty_208_reg_1073 <= empty_208_fu_484_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln187_reg_1096 <= icmp_ln187_fu_719_p2;
                p_Val2_11_reg_1090 <= p_Val2_11_fu_705_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                metaWritten_1_load_reg_1042 <= metaWritten_1;
                state_1_load_reg_1038 <= state_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_194_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                opCode <= rx_ibh2exh_MetaFifo_s_10_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_Val2_10_reg_1064 <= p_Val2_10_fu_458_p3;
                tmp_i205_i_reg_1077 <= tmp_i205_i_fu_490_p34;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                rdmaHeader_header_V <= p_Val2_10_fu_458_p3;
                rdmaHeader_idx <= ap_phi_mux_rdmaHeader_idx_new_0_phi_fu_251_p4;
                rdmaHeader_ready <= ap_phi_mux_rdmaHeader_ready_1_n_phi_fu_240_p4;
                tmp_last_V_18_reg_1059 <= rx_shift2exhFifo_V_l_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_303 <= rx_shift2exhFifo_V_d_dout;
                reg_308 <= rx_shift2exhFifo_V_k_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_18_reg_1081 <= grp_nbreadreq_fu_172_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_19_reg_1055 <= grp_nbreadreq_fu_172_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_1 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_20_reg_1046 <= grp_nbreadreq_fu_172_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_last_V_reg_1050 <= rx_shift2exhFifo_V_l_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln69_1_fu_443_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(rdmaHeader_idx));
    add_ln69_fu_690_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ackHeader_idx));
    agg_result_V_0_3_i_i_fu_953_p5 <= (((p_Result_124_3_i_i_fu_944_p4 & p_Result_124_2_i_i_fu_935_p4) & p_Result_124_1_i_i_fu_926_p4) & p_Result_124_i_i_i_fu_917_p4);
    and_ln414_3_fu_672_p2 <= (xor_ln414_fu_666_p2 and ackHeader_header_V);
    and_ln414_4_fu_678_p2 <= (select_ln414_4_fu_636_p3 and and_ln414_fu_660_p2);
    and_ln414_5_fu_413_p2 <= (select_ln414_9_fu_397_p3 and select_ln414_10_fu_405_p3);
    and_ln414_6_fu_425_p2 <= (xor_ln414_1_fu_419_p2 and rdmaHeader_header_V);
    and_ln414_7_fu_431_p2 <= (select_ln414_8_fu_389_p3 and and_ln414_5_fu_413_p2);
    and_ln414_fu_660_p2 <= (select_ln414_6_fu_652_p3 and select_ln414_5_fu_644_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op8, ap_predicate_op8_read_state1, io_acc_block_signal_op16, ap_predicate_op16_read_state1, io_acc_block_signal_op59, ap_predicate_op59_read_state1, rx_ibh2exh_MetaFifo_s_10_empty_n, ap_predicate_op99_read_state1, io_acc_block_signal_op119, ap_predicate_op119_write_state2, rx_exhMetaFifo_V_full_n, ap_predicate_op120_write_state2, rx_exh2drop_MetaFifo_1_full_n, ap_predicate_op121_write_state2, ap_predicate_op128_write_state2, ap_predicate_op138_write_state2, ap_predicate_op142_write_state2, io_acc_block_signal_op144, ap_predicate_op144_write_state2, io_acc_block_signal_op149, ap_predicate_op149_write_state2, ap_predicate_op154_write_state2, ap_predicate_op157_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rx_ibh2exh_MetaFifo_s_10_empty_n = ap_const_logic_0) and (ap_predicate_op99_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op59 = ap_const_logic_0) and (ap_predicate_op59_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op16 = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op8 = ap_const_logic_0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((io_acc_block_signal_op149 = ap_const_logic_0) and (ap_predicate_op149_write_state2 = ap_const_boolean_1)) or ((io_acc_block_signal_op144 = ap_const_logic_0) and (ap_predicate_op144_write_state2 = ap_const_boolean_1)) or ((rx_exh2drop_MetaFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op157_write_state2 = ap_const_boolean_1)) or ((rx_exh2drop_MetaFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op142_write_state2 = ap_const_boolean_1)) or ((rx_exh2drop_MetaFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op121_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op154_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op138_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op128_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op120_write_state2 = ap_const_boolean_1)) or ((io_acc_block_signal_op119 = ap_const_logic_0) and (ap_predicate_op119_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op8, ap_predicate_op8_read_state1, io_acc_block_signal_op16, ap_predicate_op16_read_state1, io_acc_block_signal_op59, ap_predicate_op59_read_state1, rx_ibh2exh_MetaFifo_s_10_empty_n, ap_predicate_op99_read_state1, io_acc_block_signal_op119, ap_predicate_op119_write_state2, rx_exhMetaFifo_V_full_n, ap_predicate_op120_write_state2, rx_exh2drop_MetaFifo_1_full_n, ap_predicate_op121_write_state2, ap_predicate_op128_write_state2, ap_predicate_op138_write_state2, ap_predicate_op142_write_state2, io_acc_block_signal_op144, ap_predicate_op144_write_state2, io_acc_block_signal_op149, ap_predicate_op149_write_state2, ap_predicate_op154_write_state2, ap_predicate_op157_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rx_ibh2exh_MetaFifo_s_10_empty_n = ap_const_logic_0) and (ap_predicate_op99_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op59 = ap_const_logic_0) and (ap_predicate_op59_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op16 = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op8 = ap_const_logic_0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((io_acc_block_signal_op149 = ap_const_logic_0) and (ap_predicate_op149_write_state2 = ap_const_boolean_1)) or ((io_acc_block_signal_op144 = ap_const_logic_0) and (ap_predicate_op144_write_state2 = ap_const_boolean_1)) or ((rx_exh2drop_MetaFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op157_write_state2 = ap_const_boolean_1)) or ((rx_exh2drop_MetaFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op142_write_state2 = ap_const_boolean_1)) or ((rx_exh2drop_MetaFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op121_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op154_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op138_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op128_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op120_write_state2 = ap_const_boolean_1)) or ((io_acc_block_signal_op119 = ap_const_logic_0) and (ap_predicate_op119_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op8, ap_predicate_op8_read_state1, io_acc_block_signal_op16, ap_predicate_op16_read_state1, io_acc_block_signal_op59, ap_predicate_op59_read_state1, rx_ibh2exh_MetaFifo_s_10_empty_n, ap_predicate_op99_read_state1, io_acc_block_signal_op119, ap_predicate_op119_write_state2, rx_exhMetaFifo_V_full_n, ap_predicate_op120_write_state2, rx_exh2drop_MetaFifo_1_full_n, ap_predicate_op121_write_state2, ap_predicate_op128_write_state2, ap_predicate_op138_write_state2, ap_predicate_op142_write_state2, io_acc_block_signal_op144, ap_predicate_op144_write_state2, io_acc_block_signal_op149, ap_predicate_op149_write_state2, ap_predicate_op154_write_state2, ap_predicate_op157_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rx_ibh2exh_MetaFifo_s_10_empty_n = ap_const_logic_0) and (ap_predicate_op99_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op59 = ap_const_logic_0) and (ap_predicate_op59_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op16 = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op8 = ap_const_logic_0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((io_acc_block_signal_op149 = ap_const_logic_0) and (ap_predicate_op149_write_state2 = ap_const_boolean_1)) or ((io_acc_block_signal_op144 = ap_const_logic_0) and (ap_predicate_op144_write_state2 = ap_const_boolean_1)) or ((rx_exh2drop_MetaFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op157_write_state2 = ap_const_boolean_1)) or ((rx_exh2drop_MetaFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op142_write_state2 = ap_const_boolean_1)) or ((rx_exh2drop_MetaFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op121_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op154_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op138_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op128_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op120_write_state2 = ap_const_boolean_1)) or ((io_acc_block_signal_op119 = ap_const_logic_0) and (ap_predicate_op119_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, io_acc_block_signal_op8, ap_predicate_op8_read_state1, io_acc_block_signal_op16, ap_predicate_op16_read_state1, io_acc_block_signal_op59, ap_predicate_op59_read_state1, rx_ibh2exh_MetaFifo_s_10_empty_n, ap_predicate_op99_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rx_ibh2exh_MetaFifo_s_10_empty_n = ap_const_logic_0) and (ap_predicate_op99_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op59 = ap_const_logic_0) and (ap_predicate_op59_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op16 = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op8 = ap_const_logic_0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(io_acc_block_signal_op119, ap_predicate_op119_write_state2, rx_exhMetaFifo_V_full_n, ap_predicate_op120_write_state2, rx_exh2drop_MetaFifo_1_full_n, ap_predicate_op121_write_state2, ap_predicate_op128_write_state2, ap_predicate_op138_write_state2, ap_predicate_op142_write_state2, io_acc_block_signal_op144, ap_predicate_op144_write_state2, io_acc_block_signal_op149, ap_predicate_op149_write_state2, ap_predicate_op154_write_state2, ap_predicate_op157_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((io_acc_block_signal_op149 = ap_const_logic_0) and (ap_predicate_op149_write_state2 = ap_const_boolean_1)) or ((io_acc_block_signal_op144 = ap_const_logic_0) and (ap_predicate_op144_write_state2 = ap_const_boolean_1)) or ((rx_exh2drop_MetaFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op157_write_state2 = ap_const_boolean_1)) or ((rx_exh2drop_MetaFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op142_write_state2 = ap_const_boolean_1)) or ((rx_exh2drop_MetaFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op121_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op154_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op138_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op128_write_state2 = ap_const_boolean_1)) or ((rx_exhMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op120_write_state2 = ap_const_boolean_1)) or ((io_acc_block_signal_op119 = ap_const_logic_0) and (ap_predicate_op119_write_state2 = ap_const_boolean_1)));
    end process;


    ap_condition_350_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_172_p5, state_1, ap_block_pp0_stage0)
    begin
                ap_condition_350 <= ((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_357_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_172_p5, state_1, ap_block_pp0_stage0)
    begin
                ap_condition_357 <= ((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_376_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_376 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_ackHeader_idx_new_0_s_phi_fu_272_p4_assign_proc : process(grp_fu_287_p1, ap_phi_reg_pp0_iter0_ackHeader_idx_new_0_s_reg_269, select_ln183_fu_696_p3, ap_condition_350)
    begin
        if ((ap_const_boolean_1 = ap_condition_350)) then
            if ((grp_fu_287_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_ackHeader_idx_new_0_s_phi_fu_272_p4 <= select_ln183_fu_696_p3;
            elsif ((grp_fu_287_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_ackHeader_idx_new_0_s_phi_fu_272_p4 <= ap_const_lv16_0;
            else 
                ap_phi_mux_ackHeader_idx_new_0_s_phi_fu_272_p4 <= ap_phi_reg_pp0_iter0_ackHeader_idx_new_0_s_reg_269;
            end if;
        else 
            ap_phi_mux_ackHeader_idx_new_0_s_phi_fu_272_p4 <= ap_phi_reg_pp0_iter0_ackHeader_idx_new_0_s_reg_269;
        end if; 
    end process;


    ap_phi_mux_ackHeader_ready_1_ne_phi_fu_261_p4_assign_proc : process(grp_fu_287_p1, ap_phi_reg_pp0_iter0_ackHeader_ready_1_ne_reg_258, ap_condition_350)
    begin
        if ((ap_const_boolean_1 = ap_condition_350)) then
            if ((grp_fu_287_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_ackHeader_ready_1_ne_phi_fu_261_p4 <= ap_const_lv1_1;
            elsif ((grp_fu_287_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_ackHeader_ready_1_ne_phi_fu_261_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_ackHeader_ready_1_ne_phi_fu_261_p4 <= ap_phi_reg_pp0_iter0_ackHeader_ready_1_ne_reg_258;
            end if;
        else 
            ap_phi_mux_ackHeader_ready_1_ne_phi_fu_261_p4 <= ap_phi_reg_pp0_iter0_ackHeader_ready_1_ne_reg_258;
        end if; 
    end process;


    ap_phi_mux_rdmaHeader_idx_new_0_phi_fu_251_p4_assign_proc : process(grp_fu_287_p1, ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_0_reg_248, select_ln210_fu_449_p3, ap_condition_357)
    begin
        if ((ap_const_boolean_1 = ap_condition_357)) then
            if ((grp_fu_287_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_rdmaHeader_idx_new_0_phi_fu_251_p4 <= select_ln210_fu_449_p3;
            elsif ((grp_fu_287_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_rdmaHeader_idx_new_0_phi_fu_251_p4 <= ap_const_lv16_0;
            else 
                ap_phi_mux_rdmaHeader_idx_new_0_phi_fu_251_p4 <= ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_0_reg_248;
            end if;
        else 
            ap_phi_mux_rdmaHeader_idx_new_0_phi_fu_251_p4 <= ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_0_reg_248;
        end if; 
    end process;


    ap_phi_mux_rdmaHeader_ready_1_n_phi_fu_240_p4_assign_proc : process(grp_fu_287_p1, ap_phi_reg_pp0_iter0_rdmaHeader_ready_1_n_reg_237, ap_condition_357)
    begin
        if ((ap_const_boolean_1 = ap_condition_357)) then
            if ((grp_fu_287_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_rdmaHeader_ready_1_n_phi_fu_240_p4 <= ap_const_lv1_1;
            elsif ((grp_fu_287_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_rdmaHeader_ready_1_n_phi_fu_240_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_rdmaHeader_ready_1_n_phi_fu_240_p4 <= ap_phi_reg_pp0_iter0_rdmaHeader_ready_1_n_reg_237;
            end if;
        else 
            ap_phi_mux_rdmaHeader_ready_1_n_phi_fu_240_p4 <= ap_phi_reg_pp0_iter0_rdmaHeader_ready_1_n_reg_237;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_ackHeader_idx_new_0_s_reg_269 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_ackHeader_ready_1_ne_reg_258 <= "X";
    ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_0_reg_248 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_rdmaHeader_ready_1_n_reg_237 <= "X";

    ap_predicate_op119_write_state2_assign_proc : process(state_1_load_reg_1038, tmp_20_reg_1046)
    begin
                ap_predicate_op119_write_state2 <= ((tmp_20_reg_1046 = ap_const_lv1_1) and (state_1_load_reg_1038 = ap_const_lv2_3));
    end process;


    ap_predicate_op120_write_state2_assign_proc : process(state_1_load_reg_1038, tmp_20_reg_1046, metaWritten_1_load_reg_1042)
    begin
                ap_predicate_op120_write_state2 <= ((tmp_20_reg_1046 = ap_const_lv1_1) and (state_1_load_reg_1038 = ap_const_lv2_3) and (metaWritten_1_load_reg_1042 = ap_const_lv1_0));
    end process;


    ap_predicate_op121_write_state2_assign_proc : process(state_1_load_reg_1038, tmp_20_reg_1046, metaWritten_1_load_reg_1042)
    begin
                ap_predicate_op121_write_state2 <= ((tmp_20_reg_1046 = ap_const_lv1_1) and (state_1_load_reg_1038 = ap_const_lv2_3) and (metaWritten_1_load_reg_1042 = ap_const_lv1_0));
    end process;


    ap_predicate_op128_write_state2_assign_proc : process(state_1_load_reg_1038, metaWritten_1_load_reg_1042, tmp_19_reg_1055, empty_208_reg_1073)
    begin
                ap_predicate_op128_write_state2 <= ((state_1_load_reg_1038 = ap_const_lv2_2) and (tmp_19_reg_1055 = ap_const_lv1_1) and (empty_208_reg_1073 = ap_const_lv1_0) and (metaWritten_1_load_reg_1042 = ap_const_lv1_0));
    end process;


    ap_predicate_op138_write_state2_assign_proc : process(state_1_load_reg_1038, metaWritten_1_load_reg_1042, tmp_19_reg_1055, empty_208_reg_1073)
    begin
                ap_predicate_op138_write_state2 <= ((state_1_load_reg_1038 = ap_const_lv2_2) and (empty_208_reg_1073 = ap_const_lv1_1) and (tmp_19_reg_1055 = ap_const_lv1_1) and (metaWritten_1_load_reg_1042 = ap_const_lv1_0));
    end process;


    ap_predicate_op142_write_state2_assign_proc : process(state_1_load_reg_1038, metaWritten_1_load_reg_1042, tmp_19_reg_1055)
    begin
                ap_predicate_op142_write_state2 <= ((state_1_load_reg_1038 = ap_const_lv2_2) and (tmp_19_reg_1055 = ap_const_lv1_1) and (metaWritten_1_load_reg_1042 = ap_const_lv1_0));
    end process;


    ap_predicate_op144_write_state2_assign_proc : process(state_1_load_reg_1038, tmp_19_reg_1055, tmp_i205_i_reg_1077)
    begin
                ap_predicate_op144_write_state2 <= ((state_1_load_reg_1038 = ap_const_lv2_2) and (tmp_i205_i_reg_1077 = ap_const_lv1_1) and (tmp_19_reg_1055 = ap_const_lv1_1));
    end process;


    ap_predicate_op149_write_state2_assign_proc : process(state_1_load_reg_1038, tmp_18_reg_1081, icmp_ln187_reg_1096)
    begin
                ap_predicate_op149_write_state2 <= ((state_1_load_reg_1038 = ap_const_lv2_1) and (tmp_18_reg_1081 = ap_const_lv1_1) and (icmp_ln187_reg_1096 = ap_const_lv1_0));
    end process;


    ap_predicate_op154_write_state2_assign_proc : process(state_1_load_reg_1038, metaWritten_1_load_reg_1042, tmp_18_reg_1081)
    begin
                ap_predicate_op154_write_state2 <= ((state_1_load_reg_1038 = ap_const_lv2_1) and (tmp_18_reg_1081 = ap_const_lv1_1) and (metaWritten_1_load_reg_1042 = ap_const_lv1_0));
    end process;


    ap_predicate_op157_write_state2_assign_proc : process(state_1_load_reg_1038, metaWritten_1_load_reg_1042, tmp_18_reg_1081)
    begin
                ap_predicate_op157_write_state2 <= ((state_1_load_reg_1038 = ap_const_lv2_1) and (tmp_18_reg_1081 = ap_const_lv1_1) and (metaWritten_1_load_reg_1042 = ap_const_lv1_0));
    end process;


    ap_predicate_op16_read_state1_assign_proc : process(grp_nbreadreq_fu_172_p5, state_1)
    begin
                ap_predicate_op16_read_state1 <= ((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_2));
    end process;


    ap_predicate_op59_read_state1_assign_proc : process(grp_nbreadreq_fu_172_p5, state_1)
    begin
                ap_predicate_op59_read_state1 <= ((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_1));
    end process;


    ap_predicate_op8_read_state1_assign_proc : process(grp_nbreadreq_fu_172_p5, state_1)
    begin
                ap_predicate_op8_read_state1 <= ((grp_nbreadreq_fu_172_p5 = ap_const_lv1_1) and (state_1 = ap_const_lv2_3));
    end process;


    ap_predicate_op99_read_state1_assign_proc : process(tmp_nbreadreq_fu_194_p3, state_1)
    begin
                ap_predicate_op99_read_state1 <= ((tmp_nbreadreq_fu_194_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_206_fu_472_p2 <= "1" when (opCode = ap_const_lv5_1D) else "0";
    empty_207_fu_478_p2 <= "1" when (opCode = ap_const_lv5_C) else "0";
    empty_208_fu_484_p2 <= (empty_207_fu_478_p2 or empty_206_fu_472_p2);
    empty_fu_897_p2 <= (tmp_i_i_fu_749_p34 or tmp_i193_i_fu_819_p34);
    grp_fu_287_p1 <= rx_shift2exhFifo_V_l_dout;
    grp_nbreadreq_fu_172_p5 <= (0=>(rx_shift2exhFifo_V_l_empty_n and rx_shift2exhFifo_V_k_empty_n and rx_shift2exhFifo_V_d_empty_n), others=>'-');
    icmp_ln187_fu_719_p2 <= "1" when (opCode = ap_const_lv5_11) else "0";
    icmp_ln414_1_fu_353_p2 <= "0" when (zext_ln414_1_fu_349_p1 = ap_const_lv25_0) else "1";
    icmp_ln414_fu_600_p2 <= "0" when (zext_ln414_fu_596_p1 = ap_const_lv27_0) else "1";
    io_acc_block_signal_op119 <= (rx_exh2dropFifo_V_la_full_n and rx_exh2dropFifo_V_ke_full_n and rx_exh2dropFifo_V_da_full_n);
    io_acc_block_signal_op144 <= (rx_exh2dropFifo_V_la_full_n and rx_exh2dropFifo_V_ke_full_n and rx_exh2dropFifo_V_da_full_n);
    io_acc_block_signal_op149 <= (rx_exh2dropFifo_V_la_full_n and rx_exh2dropFifo_V_ke_full_n and rx_exh2dropFifo_V_da_full_n);
    io_acc_block_signal_op16 <= (rx_shift2exhFifo_V_l_empty_n and rx_shift2exhFifo_V_k_empty_n and rx_shift2exhFifo_V_d_empty_n);
    io_acc_block_signal_op59 <= (rx_shift2exhFifo_V_l_empty_n and rx_shift2exhFifo_V_k_empty_n and rx_shift2exhFifo_V_d_empty_n);
    io_acc_block_signal_op8 <= (rx_shift2exhFifo_V_l_empty_n and rx_shift2exhFifo_V_k_empty_n and rx_shift2exhFifo_V_d_empty_n);
    metaWritten_1_load_load_fu_321_p1 <= metaWritten_1;
    p_Result_10_fu_437_p2 <= (and_ln414_7_fu_431_p2 or and_ln414_6_fu_425_p2);
    p_Result_124_1_i_i_fu_926_p4 <= p_Val2_10_reg_1064(119 downto 112);
    p_Result_124_2_i_i_fu_935_p4 <= p_Val2_10_reg_1064(111 downto 104);
    p_Result_124_3_i_i_fu_944_p4 <= p_Val2_10_reg_1064(103 downto 96);
    p_Result_124_i_i_i_fu_917_p4 <= p_Val2_10_reg_1064(127 downto 120);
    p_Result_i194_i_fu_1002_p4 <= p_Val2_11_reg_1090(6 downto 5);
    p_Result_s_fu_684_p2 <= (and_ln414_4_fu_678_p2 or and_ln414_3_fu_672_p2);
    p_Val2_10_fu_458_p3 <= 
        rdmaHeader_header_V when (rdmaHeader_ready(0) = '1') else 
        p_Result_10_fu_437_p2;
    p_Val2_11_fu_705_p3 <= 
        ackHeader_header_V when (ackHeader_ready(0) = '1') else 
        p_Result_s_fu_684_p2;
    ret_V_fu_965_p2 <= std_logic_vector(unsigned(agg_result_V_0_3_i_i_fu_953_p5) + unsigned(ap_const_lv32_3FF));

    rx_exh2dropFifo_V_da_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_exh2dropFifo_V_da_full_n, ap_predicate_op119_write_state2, ap_predicate_op144_write_state2, ap_predicate_op149_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op149_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op144_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op119_write_state2 = ap_const_boolean_1)))) then 
            rx_exh2dropFifo_V_da_blk_n <= rx_exh2dropFifo_V_da_full_n;
        else 
            rx_exh2dropFifo_V_da_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_exh2dropFifo_V_da_din <= reg_303;

    rx_exh2dropFifo_V_da_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op119_write_state2, ap_predicate_op144_write_state2, ap_predicate_op149_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op149_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op144_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op119_write_state2 = ap_const_boolean_1)))) then 
            rx_exh2dropFifo_V_da_write <= ap_const_logic_1;
        else 
            rx_exh2dropFifo_V_da_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_exh2dropFifo_V_ke_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_exh2dropFifo_V_ke_full_n, ap_predicate_op119_write_state2, ap_predicate_op144_write_state2, ap_predicate_op149_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op149_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op144_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op119_write_state2 = ap_const_boolean_1)))) then 
            rx_exh2dropFifo_V_ke_blk_n <= rx_exh2dropFifo_V_ke_full_n;
        else 
            rx_exh2dropFifo_V_ke_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_exh2dropFifo_V_ke_din <= reg_308;

    rx_exh2dropFifo_V_ke_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op119_write_state2, ap_predicate_op144_write_state2, ap_predicate_op149_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op149_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op144_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op119_write_state2 = ap_const_boolean_1)))) then 
            rx_exh2dropFifo_V_ke_write <= ap_const_logic_1;
        else 
            rx_exh2dropFifo_V_ke_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_exh2dropFifo_V_la_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_exh2dropFifo_V_la_full_n, ap_predicate_op119_write_state2, ap_predicate_op144_write_state2, ap_predicate_op149_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op149_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op144_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op119_write_state2 = ap_const_boolean_1)))) then 
            rx_exh2dropFifo_V_la_blk_n <= rx_exh2dropFifo_V_la_full_n;
        else 
            rx_exh2dropFifo_V_la_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_exh2dropFifo_V_la_din_assign_proc : process(ap_predicate_op119_write_state2, ap_predicate_op144_write_state2, ap_predicate_op149_write_state2, tmp_last_V_reg_1050, tmp_last_V_18_reg_1059, tmp_last_V_17_reg_1085, ap_condition_376)
    begin
        if ((ap_const_boolean_1 = ap_condition_376)) then
            if ((ap_predicate_op149_write_state2 = ap_const_boolean_1)) then 
                rx_exh2dropFifo_V_la_din <= tmp_last_V_17_reg_1085;
            elsif ((ap_predicate_op144_write_state2 = ap_const_boolean_1)) then 
                rx_exh2dropFifo_V_la_din <= tmp_last_V_18_reg_1059;
            elsif ((ap_predicate_op119_write_state2 = ap_const_boolean_1)) then 
                rx_exh2dropFifo_V_la_din <= tmp_last_V_reg_1050;
            else 
                rx_exh2dropFifo_V_la_din <= "X";
            end if;
        else 
            rx_exh2dropFifo_V_la_din <= "X";
        end if; 
    end process;


    rx_exh2dropFifo_V_la_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op119_write_state2, ap_predicate_op144_write_state2, ap_predicate_op149_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op149_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op144_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op119_write_state2 = ap_const_boolean_1)))) then 
            rx_exh2dropFifo_V_la_write <= ap_const_logic_1;
        else 
            rx_exh2dropFifo_V_la_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_exh2drop_MetaFifo_1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_exh2drop_MetaFifo_1_full_n, ap_predicate_op121_write_state2, ap_predicate_op142_write_state2, ap_predicate_op157_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op157_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op142_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op121_write_state2 = ap_const_boolean_1)))) then 
            rx_exh2drop_MetaFifo_1_blk_n <= rx_exh2drop_MetaFifo_1_full_n;
        else 
            rx_exh2drop_MetaFifo_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_exh2drop_MetaFifo_1_din_assign_proc : process(ap_predicate_op121_write_state2, ap_predicate_op142_write_state2, ap_predicate_op157_write_state2, tmp_4135_fu_997_p1, tmp_1_fu_1033_p1, ap_condition_376)
    begin
        if ((ap_const_boolean_1 = ap_condition_376)) then
            if ((ap_predicate_op157_write_state2 = ap_const_boolean_1)) then 
                rx_exh2drop_MetaFifo_1_din <= tmp_1_fu_1033_p1;
            elsif ((ap_predicate_op142_write_state2 = ap_const_boolean_1)) then 
                rx_exh2drop_MetaFifo_1_din <= tmp_4135_fu_997_p1;
            elsif ((ap_predicate_op121_write_state2 = ap_const_boolean_1)) then 
                rx_exh2drop_MetaFifo_1_din <= ap_const_lv241_lc_2;
            else 
                rx_exh2drop_MetaFifo_1_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rx_exh2drop_MetaFifo_1_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rx_exh2drop_MetaFifo_1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op121_write_state2, ap_predicate_op142_write_state2, ap_predicate_op157_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op157_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op142_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op121_write_state2 = ap_const_boolean_1)))) then 
            rx_exh2drop_MetaFifo_1_write <= ap_const_logic_1;
        else 
            rx_exh2drop_MetaFifo_1_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_exhMetaFifo_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_exhMetaFifo_V_full_n, ap_predicate_op120_write_state2, ap_predicate_op128_write_state2, ap_predicate_op138_write_state2, ap_predicate_op154_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op154_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op138_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op128_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op120_write_state2 = ap_const_boolean_1)))) then 
            rx_exhMetaFifo_V_blk_n <= rx_exhMetaFifo_V_full_n;
        else 
            rx_exhMetaFifo_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_exhMetaFifo_V_din_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op120_write_state2, ap_predicate_op128_write_state2, ap_predicate_op138_write_state2, ap_predicate_op154_write_state2, ap_block_pp0_stage0_01001, tmp_2151_fu_981_p3, tmp165_fu_1017_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op154_write_state2 = ap_const_boolean_1))) then 
            rx_exhMetaFifo_V_din <= tmp165_fu_1017_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op138_write_state2 = ap_const_boolean_1))) then 
            rx_exhMetaFifo_V_din <= tmp_2151_fu_981_p3;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op128_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op120_write_state2 = ap_const_boolean_1)))) then 
            rx_exhMetaFifo_V_din <= ap_const_lv23_2;
        else 
            rx_exhMetaFifo_V_din <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rx_exhMetaFifo_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op120_write_state2, ap_predicate_op128_write_state2, ap_predicate_op138_write_state2, ap_predicate_op154_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op154_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op138_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op128_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op120_write_state2 = ap_const_boolean_1)))) then 
            rx_exhMetaFifo_V_write <= ap_const_logic_1;
        else 
            rx_exhMetaFifo_V_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_ibh2exh_MetaFifo_s_10_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_ibh2exh_MetaFifo_s_10_empty_n, ap_predicate_op99_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op99_read_state1 = ap_const_boolean_1))) then 
            rx_ibh2exh_MetaFifo_s_10_blk_n <= rx_ibh2exh_MetaFifo_s_10_empty_n;
        else 
            rx_ibh2exh_MetaFifo_s_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_ibh2exh_MetaFifo_s_10_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op99_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op99_read_state1 = ap_const_boolean_1))) then 
            rx_ibh2exh_MetaFifo_s_10_read <= ap_const_logic_1;
        else 
            rx_ibh2exh_MetaFifo_s_10_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_shift2exhFifo_V_d_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_shift2exhFifo_V_d_empty_n, ap_predicate_op8_read_state1, ap_predicate_op16_read_state1, ap_predicate_op59_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op59_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1)))) then 
            rx_shift2exhFifo_V_d_blk_n <= rx_shift2exhFifo_V_d_empty_n;
        else 
            rx_shift2exhFifo_V_d_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_shift2exhFifo_V_d_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op8_read_state1, ap_predicate_op16_read_state1, ap_predicate_op59_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op59_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1)))) then 
            rx_shift2exhFifo_V_d_read <= ap_const_logic_1;
        else 
            rx_shift2exhFifo_V_d_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_shift2exhFifo_V_k_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_shift2exhFifo_V_k_empty_n, ap_predicate_op8_read_state1, ap_predicate_op16_read_state1, ap_predicate_op59_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op59_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1)))) then 
            rx_shift2exhFifo_V_k_blk_n <= rx_shift2exhFifo_V_k_empty_n;
        else 
            rx_shift2exhFifo_V_k_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_shift2exhFifo_V_k_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op8_read_state1, ap_predicate_op16_read_state1, ap_predicate_op59_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op59_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1)))) then 
            rx_shift2exhFifo_V_k_read <= ap_const_logic_1;
        else 
            rx_shift2exhFifo_V_k_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_shift2exhFifo_V_l_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_shift2exhFifo_V_l_empty_n, ap_predicate_op8_read_state1, ap_predicate_op16_read_state1, ap_predicate_op59_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op59_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1)))) then 
            rx_shift2exhFifo_V_l_blk_n <= rx_shift2exhFifo_V_l_empty_n;
        else 
            rx_shift2exhFifo_V_l_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_shift2exhFifo_V_l_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op8_read_state1, ap_predicate_op16_read_state1, ap_predicate_op59_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op59_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1)))) then 
            rx_shift2exhFifo_V_l_read <= ap_const_logic_1;
        else 
            rx_shift2exhFifo_V_l_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln162_fu_889_p3 <= 
        ap_const_lv2_1 when (tmp_i_i_fu_749_p34(0) = '1') else 
        ap_const_lv2_2;
    select_ln183_fu_696_p3 <= 
        ackHeader_idx when (ackHeader_ready(0) = '1') else 
        add_ln69_fu_690_p2;
    select_ln210_fu_449_p3 <= 
        rdmaHeader_idx when (rdmaHeader_ready(0) = '1') else 
        add_ln69_1_fu_443_p2;
    select_ln414_10_fu_405_p3 <= 
        ap_const_lv128_lc_5 when (icmp_ln414_1_fu_353_p2(0) = '1') else 
        ap_const_lv128_lc_10;
    select_ln414_4_fu_636_p3 <= 
        tmp_23_fu_626_p4 when (icmp_ln414_fu_600_p2(0) = '1') else 
        tmp_V_fu_584_p1;
    select_ln414_5_fu_644_p3 <= 
        ap_const_lv32_80000000 when (icmp_ln414_fu_600_p2(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
    select_ln414_6_fu_652_p3 <= 
        ap_const_lv32_1 when (icmp_ln414_fu_600_p2(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
    select_ln414_7_fu_371_p3 <= 
        st1_fu_363_p3 when (icmp_ln414_1_fu_353_p2(0) = '1') else 
        tmp_V_2_fu_337_p1;
    select_ln414_8_fu_389_p3 <= 
        tmp_25_fu_379_p4 when (icmp_ln414_1_fu_353_p2(0) = '1') else 
        tmp_V_2_fu_337_p1;
    select_ln414_9_fu_397_p3 <= 
        ap_const_lv128_lc_9 when (icmp_ln414_1_fu_353_p2(0) = '1') else 
        ap_const_lv128_lc_10;
    select_ln414_fu_618_p3 <= 
        st_fu_610_p3 when (icmp_ln414_fu_600_p2(0) = '1') else 
        tmp_V_fu_584_p1;
    st1_fu_363_p3 <= (trunc_ln414_1_fu_359_p1 & ap_const_lv127_0);
    st_fu_610_p3 <= (trunc_ln414_fu_606_p1 & ap_const_lv31_0);
    storemerge92_i_fu_903_p3 <= 
        select_ln162_fu_889_p3 when (empty_fu_897_p2(0) = '1') else 
        ap_const_lv2_3;
    tmp165_fu_1017_p3 <= (ap_const_lv22_1 & tmp_isNak_fu_1011_p2);
    tmp_14_i_fu_1026_p3 <= (p_Val2_11_reg_1090 & ap_const_lv17_0);
    tmp_15_i_fu_990_p3 <= (p_Val2_10_reg_1064 & ap_const_lv17_0);
    tmp_1_fu_1033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_i_fu_1026_p3),241));
    tmp_2151_fu_981_p3 <= (tmp_numPkg_V_fu_971_p4 & ap_const_lv1_0);
    tmp_22_fu_588_p3 <= (ackHeader_idx & ap_const_lv4_0);
    
    tmp_23_fu_626_p4_proc : process(select_ln414_fu_618_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_23_fu_626_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := select_ln414_fu_618_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for tmp_23_fu_626_p4_i in 0 to 32-1 loop
                v0_cpy(tmp_23_fu_626_p4_i) := select_ln414_fu_618_p3(32-1-tmp_23_fu_626_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_23_fu_626_p4 <= resvalue(32-1 downto 0);
    end process;

    tmp_24_fu_341_p3 <= (rdmaHeader_idx & ap_const_lv2_0);
    
    tmp_25_fu_379_p4_proc : process(select_ln414_7_fu_371_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(128+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(128+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(128 - 1 downto 0);
    variable tmp_25_fu_379_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(128 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(128 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(128 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(7 - 1 downto 0) := ap_const_lv32_7F(7 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(7 - 1 downto 0) := ap_const_lv32_0(7 - 1 downto 0);
        v0_cpy := select_ln414_7_fu_371_p3;
        if (vlo_cpy(7 - 1 downto 0) > vhi_cpy(7 - 1 downto 0)) then
            vhi_cpy(7-1 downto 0) := std_logic_vector(128-1-unsigned(ap_const_lv32_0(7-1 downto 0)));
            vlo_cpy(7-1 downto 0) := std_logic_vector(128-1-unsigned(ap_const_lv32_7F(7-1 downto 0)));
            for tmp_25_fu_379_p4_i in 0 to 128-1 loop
                v0_cpy(tmp_25_fu_379_p4_i) := select_ln414_7_fu_371_p3(128-1-tmp_25_fu_379_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(7-1 downto 0)))));

        section := (others=>'0');
        section(7-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(7-1 downto 0)) - unsigned(vlo_cpy(7-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(128-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_25_fu_379_p4 <= resvalue(128-1 downto 0);
    end process;

    tmp_4135_fu_997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_i_fu_990_p3),241));
    tmp_V_2_fu_337_p1 <= rx_shift2exhFifo_V_d_dout(128 - 1 downto 0);
    tmp_V_fu_584_p1 <= rx_shift2exhFifo_V_d_dout(32 - 1 downto 0);
    tmp_isNak_fu_1011_p2 <= "1" when (p_Result_i194_i_fu_1002_p4 = ap_const_lv2_3) else "0";
    tmp_nbreadreq_fu_194_p3 <= (0=>(rx_ibh2exh_MetaFifo_s_10_empty_n), others=>'-');
    tmp_numPkg_V_fu_971_p4 <= ret_V_fu_965_p2(31 downto 10);
    trunc_ln414_1_fu_359_p1 <= rx_shift2exhFifo_V_d_dout(1 - 1 downto 0);
    trunc_ln414_fu_606_p1 <= rx_shift2exhFifo_V_d_dout(1 - 1 downto 0);
    xor_ln414_1_fu_419_p2 <= (ap_const_lv128_lc_10 xor and_ln414_5_fu_413_p2);
    xor_ln414_fu_666_p2 <= (ap_const_lv32_FFFFFFFF xor and_ln414_fu_660_p2);
    zext_ln414_1_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_341_p3),25));
    zext_ln414_fu_596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_588_p3),27));
end behav;
