TraceInfo({"top.buffer.input":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_bits::bits_impl::Bits<32>,rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.buffer.one_slot.dff.input":Bits(32),"top.buffer.one_slot.dff.output":Bits(32),"top.buffer.outputs":Struct((name:"rhdl_fpga::stream::fifo_to_stream::Out<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"full",ty:Bits(1)),(name:"error",ty:Bits(1))])),"top.buffer.read_slot.dff.input":Bits(1),"top.buffer.read_slot.dff.output":Bits(1),"top.buffer.state.dff.input":Enum((name:"rhdl_fpga::stream::fifo_to_stream::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.buffer.state.dff.output":Enum((name:"rhdl_fpga::stream::fifo_to_stream::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.buffer.write_slot.dff.input":Bits(1),"top.buffer.write_slot.dff.output":Bits(1),"top.buffer.zero_slot.dff.input":Bits(32),"top.buffer.zero_slot.dff.output":Bits(32),"top.clock":Clock,"top.filler._marker.constant.value":Bits(32),"top.filler.input":Struct((name:"rhdl_fpga::fifo::testing::filler::In",fields:[(name:"full",ty:Bits(1))])),"top.filler.outputs":Struct((name:"rhdl_fpga::fifo::testing::filler::Out",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.filler.rng.input":Bits(1),"top.filler.rng.outputs":Bits(32),"top.filler.rng.w.dff.input":Bits(32),"top.filler.rng.w.dff.output":Bits(32),"top.filler.rng.x.dff.input":Bits(32),"top.filler.rng.x.dff.output":Bits(32),"top.filler.rng.y.dff.input":Bits(32),"top.filler.rng.y.dff.output":Bits(32),"top.filler.rng.z.dff.input":Bits(32),"top.filler.rng.z.dff.output":Bits(32),"top.filler.sleep_counter.dff.input":Bits(4),"top.filler.sleep_counter.dff.output":Bits(4),"top.filler.sleep_len.constant.value":Bits(4),"top.filler.write_probability.constant.value":Bits(16),"top.input":Struct((name:"rhdl_fpga::stream::testing::lazy_random::In",fields:[(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.outputs":Struct((name:"rhdl_fpga::stream::testing::lazy_random::Out",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.reset":Reset})