<h1 align="center">Yonatan Karniel</h1>
<p align="center">
  <strong>B.Sc. Electrical Engineering @ Technion | Full-Stack & Hardware Engineer</strong>
</p>

<p align="center">
  <a href="https://www.linkedin.com/in/yonatan-karniel-067473231/"><img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"></a>
  <a href="mailto:yonatan.krni@gmail.com"><img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Email"></a>
</p>

---

### ðŸ§¬ About Me

I am a **second-year Electrical Engineering student** at the **Technion** with 3 years of professional experience in **.NET Core / C#** development. My expertise lies in bridging the gap between high-level scalable architectures and low-level hardware design.

- âš¡ **Specialization**: Digital Systems, FPGA Architecture, and Signal Processing.
- ðŸš€ **Mentality**: A mission-oriented "get-it-done" approach, forged during 3 years of IDF service as a Medic and Commander.
- ðŸ¤– **Innovation**: Integrating GenAI/LLM workflows into both software and hardware engineering to accelerate delivery and complexity.

---

### ðŸš€ High-Impact Projects

#### [ðŸ“± Universal Adaptive Device (UAD)](https://github.com/Ykarniel/UAD-Universal-Adaptive-Device)
A modular IoT platform supporting **"OTA Hot-Swapping"** of functional capabilities. Users generate custom firmware via natural language prompts, which Gemini AI synthesizes into C++ modules and React widgets, deployed instantly via BLE.
*   **Tech**: ESP32-S3 (C++), GenAI, React, LoRa Mesh, TinyML.

#### [ðŸ¦¸ Superman Miner FPGA](https://github.com/Ykarniel/Superman-Miner-FPGA)
A complete arcade game implemented entirely in hardware logic. Features a custom priority-based visual compositor and real-time collision detection circuits.
*   **Academic Context**: Developed for EE Lab 1A (**Grade: 99**).
*   **Tech**: SystemVerilog, Intel Cyclone V, VGA (640x480), PS/2.

---

### ðŸ§° Technical Arsenal

**Hardware & Low-Level:**
- **HDL**: SystemVerilog, Verilog
- **Platforms**: Intel Cyclone V (DE10-Standard), ESP32-S3
- **Tools**: Quartus Prime, ModelSim, I2C, SPI, BLE, TinyML

**Software & Cloud:**
- **Primary**: C# (.NET 8 / Core), SQL (Postgres, SQL Server)
- **Frontend**: React, Blazor, Flutter, Avalonia
- **AI**: LLM Integration, Prompt Engineering for Firmware Synthesis

---

### ðŸ“Š Vital Signs

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Ykarniel&show_icons=true&theme=tokyonight&hide_border=true" alt="GitHub Stats">
  <br/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs?username=Ykarniel&layout=compact&theme=tokyonight&hide_border=true" alt="Top Languages">
</p>

---

### ðŸŽ“ Education (Technion)
- **B.Sc. Electrical Engineering** (GPA: 85)
- **Key Coursework**: Digital Systems & Computer Structure (**91**), EE Lab 1a (**99**), Theory of Electronic Circuits (**90**).

---

<p align="center">
  <i>"Simplicity is the soul of efficiency."</i>
</p>
