

================================================================
== Vitis HLS Report for 'decision_function_59'
================================================================
* Date:           Thu Jan 23 13:40:24 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_51_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_51_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_48_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_48_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_42_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_42_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_35_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_35_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_34_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_34_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_32_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_32_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_29_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_29_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_27_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_27_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_26_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_26_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_24_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_24_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_19_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_19_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 23 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 24 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_51_val_read, i18 883" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1150 = icmp_slt  i18 %x_1_val_read, i18 154591" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1150' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1151 = icmp_slt  i18 %x_51_val_read, i18 1007" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1151' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1152 = icmp_slt  i18 %x_17_val_read, i18 6" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1152' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1153 = icmp_slt  i18 %x_4_val_read, i18 94730" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1153' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1154 = icmp_slt  i18 %x_18_val_read, i18 965" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1154' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1155 = icmp_slt  i18 %x_35_val_read, i18 80" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1155' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1156 = icmp_slt  i18 %x_29_val_read, i18 19425" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1156' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1157 = icmp_slt  i18 %x_33_val_read, i18 732" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1157' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1158 = icmp_slt  i18 %x_11_val_read, i18 164" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1158' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1159 = icmp_slt  i18 %x_10_val_read, i18 565" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1159' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1160 = icmp_slt  i18 %x_1_val_read, i18 136763" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1160' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1161 = icmp_slt  i18 %x_19_val_read, i18 876" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1161' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1162 = icmp_slt  i18 %x_32_val_read, i18 925" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1162' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1163 = icmp_slt  i18 %x_23_val_read, i18 30" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1163' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1164 = icmp_slt  i18 %x_19_val_read, i18 1094" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1164' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1165 = icmp_slt  i18 %x_18_val_read, i18 689" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1165' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1166 = icmp_slt  i18 %x_48_val_read, i18 93199" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1166' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1167 = icmp_slt  i18 %x_26_val_read, i18 17751" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1167' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1168 = icmp_slt  i18 %x_24_val_read, i18 379" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1168' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1169 = icmp_slt  i18 %x_10_val_read, i18 592" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1169' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1170 = icmp_slt  i18 %x_13_val_read, i18 489" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1170' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_1171 = icmp_slt  i18 %x_11_val_read, i18 589" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1171' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1172 = icmp_slt  i18 %x_42_val_read, i18 133" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1172' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_1173 = icmp_slt  i18 %x_52_val_read, i18 55809" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1173' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_1174 = icmp_slt  i18 %x_47_val_read, i18 25552" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1174' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%icmp_ln86_1175 = icmp_slt  i18 %x_27_val_read, i18 51458" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1175' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%icmp_ln86_1176 = icmp_slt  i18 %x_10_val_read, i18 947" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1176' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%icmp_ln86_1177 = icmp_slt  i18 %x_23_val_read, i18 29" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1177' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%icmp_ln86_1178 = icmp_slt  i18 %x_34_val_read, i18 491" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1178' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1150, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_544 = xor i1 %icmp_ln86_1150, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_544" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns)   --->   "%and_ln102_1405 = and i1 %icmp_ln86_1151, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_1405' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_208)   --->   "%xor_ln104_545 = xor i1 %icmp_ln86_1151, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_208 = and i1 %xor_ln104_545, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_208' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns)   --->   "%and_ln102_1406 = and i1 %icmp_ln86_1152, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1406' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_209)   --->   "%xor_ln104_546 = xor i1 %icmp_ln86_1152, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_209 = and i1 %and_ln102, i1 %xor_ln104_546" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%and_ln102_1407 = and i1 %icmp_ln86_1153, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_1407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_210)   --->   "%xor_ln104_547 = xor i1 %icmp_ln86_1153, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_210 = and i1 %and_ln104, i1 %xor_ln104_547" [firmware/BDT.h:104]   --->   Operation 67 'and' 'and_ln104_210' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.12ns)   --->   "%and_ln102_1408 = and i1 %icmp_ln86_1154, i1 %and_ln102_1405" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1408' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_211)   --->   "%xor_ln104_548 = xor i1 %icmp_ln86_1154, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_211 = and i1 %and_ln102_1405, i1 %xor_ln104_548" [firmware/BDT.h:104]   --->   Operation 70 'and' 'and_ln104_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns)   --->   "%and_ln102_1410 = and i1 %icmp_ln86_1156, i1 %and_ln102_1406" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1410' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1114)   --->   "%xor_ln104_550 = xor i1 %icmp_ln86_1156, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.12ns)   --->   "%and_ln102_1411 = and i1 %icmp_ln86_1157, i1 %and_ln104_209" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1411' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1118)   --->   "%xor_ln104_551 = xor i1 %icmp_ln86_1157, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.12ns)   --->   "%and_ln102_1412 = and i1 %icmp_ln86_1158, i1 %and_ln102_1407" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1412' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1122)   --->   "%xor_ln104_552 = xor i1 %icmp_ln86_1158, i1 1" [firmware/BDT.h:104]   --->   Operation 76 'xor' 'xor_ln104_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.12ns)   --->   "%and_ln102_1413 = and i1 %icmp_ln86_1159, i1 %and_ln104_210" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1413' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.12ns)   --->   "%and_ln102_1414 = and i1 %icmp_ln86_1160, i1 %and_ln102_1408" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1112)   --->   "%and_ln102_1418 = and i1 %icmp_ln86_1164, i1 %and_ln102_1410" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_1418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1114)   --->   "%and_ln102_1419 = and i1 %icmp_ln86_1165, i1 %xor_ln104_550" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_1419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1114)   --->   "%and_ln102_1420 = and i1 %and_ln102_1419, i1 %and_ln102_1406" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1116)   --->   "%and_ln102_1421 = and i1 %icmp_ln86_1166, i1 %and_ln102_1411" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1118)   --->   "%and_ln102_1422 = and i1 %icmp_ln86_1167, i1 %xor_ln104_551" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_1422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1118)   --->   "%and_ln102_1423 = and i1 %and_ln102_1422, i1 %and_ln104_209" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_1423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1120)   --->   "%and_ln102_1424 = and i1 %icmp_ln86_1168, i1 %and_ln102_1412" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_1424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1122)   --->   "%and_ln102_1425 = and i1 %icmp_ln86_1169, i1 %xor_ln104_552" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1122)   --->   "%and_ln102_1426 = and i1 %and_ln102_1425, i1 %and_ln102_1407" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_1426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1124)   --->   "%and_ln102_1427 = and i1 %icmp_ln86_1170, i1 %and_ln102_1413" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_1427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1112)   --->   "%or_ln117 = or i1 %and_ln102_1414, i1 %and_ln102_1418" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1112)   --->   "%xor_ln117 = xor i1 %and_ln102_1414, i1 1" [firmware/BDT.h:117]   --->   Operation 90 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1112)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 91 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.12ns)   --->   "%or_ln117_1016 = or i1 %and_ln102_1414, i1 %and_ln102_1410" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1016' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1112)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1114)   --->   "%or_ln117_1017 = or i1 %or_ln117_1016, i1 %and_ln102_1420" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1112 = select i1 %or_ln117_1016, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1112' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1114)   --->   "%zext_ln117_121 = zext i2 %select_ln117_1112" [firmware/BDT.h:117]   --->   Operation 96 'zext' 'zext_ln117_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.12ns)   --->   "%or_ln117_1018 = or i1 %and_ln102_1414, i1 %and_ln102_1406" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1018' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1114)   --->   "%select_ln117_1113 = select i1 %or_ln117_1017, i3 %zext_ln117_121, i3 4" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1116)   --->   "%or_ln117_1019 = or i1 %or_ln117_1018, i1 %and_ln102_1421" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1114 = select i1 %or_ln117_1018, i3 %select_ln117_1113, i3 5" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1114' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.12ns)   --->   "%or_ln117_1020 = or i1 %or_ln117_1018, i1 %and_ln102_1411" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1020' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1116)   --->   "%select_ln117_1115 = select i1 %or_ln117_1019, i3 %select_ln117_1114, i3 6" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1118)   --->   "%or_ln117_1021 = or i1 %or_ln117_1020, i1 %and_ln102_1423" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1116 = select i1 %or_ln117_1020, i3 %select_ln117_1115, i3 7" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1116' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1118)   --->   "%zext_ln117_122 = zext i3 %select_ln117_1116" [firmware/BDT.h:117]   --->   Operation 105 'zext' 'zext_ln117_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.12ns)   --->   "%or_ln117_1022 = or i1 %and_ln102_1414, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_1022' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1118)   --->   "%select_ln117_1117 = select i1 %or_ln117_1021, i4 %zext_ln117_122, i4 8" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1120)   --->   "%or_ln117_1023 = or i1 %or_ln117_1022, i1 %and_ln102_1424" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1118 = select i1 %or_ln117_1022, i4 %select_ln117_1117, i4 9" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_1118' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.12ns)   --->   "%or_ln117_1024 = or i1 %or_ln117_1022, i1 %and_ln102_1412" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_1024' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1120)   --->   "%select_ln117_1119 = select i1 %or_ln117_1023, i4 %select_ln117_1118, i4 10" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1122)   --->   "%or_ln117_1025 = or i1 %or_ln117_1024, i1 %and_ln102_1426" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1120 = select i1 %or_ln117_1024, i4 %select_ln117_1119, i4 11" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_1120' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.12ns)   --->   "%or_ln117_1026 = or i1 %or_ln117_1022, i1 %and_ln102_1407" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_1026' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1122)   --->   "%select_ln117_1121 = select i1 %or_ln117_1025, i4 %select_ln117_1120, i4 12" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1124)   --->   "%or_ln117_1027 = or i1 %or_ln117_1026, i1 %and_ln102_1427" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1122 = select i1 %or_ln117_1026, i4 %select_ln117_1121, i4 13" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1122' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.12ns)   --->   "%or_ln117_1028 = or i1 %or_ln117_1026, i1 %and_ln102_1413" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_1028' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1124)   --->   "%select_ln117_1123 = select i1 %or_ln117_1027, i4 %select_ln117_1122, i4 14" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1124 = select i1 %or_ln117_1028, i4 %select_ln117_1123, i4 15" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_1124' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.12ns)   --->   "%or_ln117_1036 = or i1 %and_ln102_1405, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_1036' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.71>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 122 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.12ns)   --->   "%and_ln102_1409 = and i1 %icmp_ln86_1155, i1 %and_ln104_208" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1409' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_212)   --->   "%xor_ln104_549 = xor i1 %icmp_ln86_1155, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_212 = and i1 %and_ln104_208, i1 %xor_ln104_549" [firmware/BDT.h:104]   --->   Operation 125 'and' 'and_ln104_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1126)   --->   "%xor_ln104_553 = xor i1 %icmp_ln86_1159, i1 1" [firmware/BDT.h:104]   --->   Operation 126 'xor' 'xor_ln104_553' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1128)   --->   "%xor_ln104_554 = xor i1 %icmp_ln86_1160, i1 1" [firmware/BDT.h:104]   --->   Operation 127 'xor' 'xor_ln104_554' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.12ns)   --->   "%and_ln102_1415 = and i1 %icmp_ln86_1161, i1 %and_ln104_211" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1415' <Predicate = (or_ln117_1036)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1132)   --->   "%xor_ln104_555 = xor i1 %icmp_ln86_1161, i1 1" [firmware/BDT.h:104]   --->   Operation 129 'xor' 'xor_ln104_555' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.12ns)   --->   "%and_ln102_1416 = and i1 %icmp_ln86_1162, i1 %and_ln102_1409" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1416' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1136)   --->   "%xor_ln104_556 = xor i1 %icmp_ln86_1162, i1 1" [firmware/BDT.h:104]   --->   Operation 131 'xor' 'xor_ln104_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.12ns)   --->   "%and_ln102_1417 = and i1 %icmp_ln86_1163, i1 %and_ln104_212" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1417' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_557 = xor i1 %icmp_ln86_1163, i1 1" [firmware/BDT.h:104]   --->   Operation 133 'xor' 'xor_ln104_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1126)   --->   "%and_ln102_1428 = and i1 %icmp_ln86_1171, i1 %xor_ln104_553" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1428' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1126)   --->   "%and_ln102_1429 = and i1 %and_ln102_1428, i1 %and_ln104_210" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1429' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1128)   --->   "%and_ln102_1430 = and i1 %icmp_ln86_1172, i1 %xor_ln104_554" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1430' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1128)   --->   "%and_ln102_1431 = and i1 %and_ln102_1430, i1 %and_ln102_1408" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1431' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1130)   --->   "%and_ln102_1432 = and i1 %icmp_ln86_1173, i1 %and_ln102_1415" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1432' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1132)   --->   "%and_ln102_1433 = and i1 %icmp_ln86_1174, i1 %xor_ln104_555" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1433' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1132)   --->   "%and_ln102_1434 = and i1 %and_ln102_1433, i1 %and_ln104_211" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1434' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1134)   --->   "%and_ln102_1435 = and i1 %icmp_ln86_1175, i1 %and_ln102_1416" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1136)   --->   "%and_ln102_1436 = and i1 %icmp_ln86_1176, i1 %xor_ln104_556" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_1436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1136)   --->   "%and_ln102_1437 = and i1 %and_ln102_1436, i1 %and_ln102_1409" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_1437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1138)   --->   "%and_ln102_1438 = and i1 %icmp_ln86_1177, i1 %and_ln102_1417" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_1438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1439 = and i1 %icmp_ln86_1178, i1 %xor_ln104_557" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_1439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1440 = and i1 %and_ln102_1439, i1 %and_ln104_212" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_1440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1126)   --->   "%or_ln117_1029 = or i1 %or_ln117_1028, i1 %and_ln102_1429" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1029' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1126)   --->   "%zext_ln117_123 = zext i4 %select_ln117_1124" [firmware/BDT.h:117]   --->   Operation 148 'zext' 'zext_ln117_123' <Predicate = (or_ln117_1036)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.12ns)   --->   "%or_ln117_1030 = or i1 %and_ln102_1414, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1030' <Predicate = (or_ln117_1036)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1126)   --->   "%select_ln117_1125 = select i1 %or_ln117_1029, i5 %zext_ln117_123, i5 16" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1125' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1128)   --->   "%or_ln117_1031 = or i1 %or_ln117_1030, i1 %and_ln102_1431" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1031' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1126 = select i1 %or_ln117_1030, i5 %select_ln117_1125, i5 17" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1126' <Predicate = (or_ln117_1036)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.12ns)   --->   "%or_ln117_1032 = or i1 %and_ln102_1408, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_1032' <Predicate = (or_ln117_1036)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1128)   --->   "%select_ln117_1127 = select i1 %or_ln117_1031, i5 %select_ln117_1126, i5 18" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1127' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1130)   --->   "%or_ln117_1033 = or i1 %or_ln117_1032, i1 %and_ln102_1432" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_1033' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1128 = select i1 %or_ln117_1032, i5 %select_ln117_1127, i5 19" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_1128' <Predicate = (or_ln117_1036)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.12ns)   --->   "%or_ln117_1034 = or i1 %or_ln117_1032, i1 %and_ln102_1415" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1034' <Predicate = (or_ln117_1036)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1130)   --->   "%select_ln117_1129 = select i1 %or_ln117_1033, i5 %select_ln117_1128, i5 20" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1129' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1132)   --->   "%or_ln117_1035 = or i1 %or_ln117_1034, i1 %and_ln102_1434" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_1035' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1130 = select i1 %or_ln117_1034, i5 %select_ln117_1129, i5 21" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1130' <Predicate = (or_ln117_1036)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1132)   --->   "%select_ln117_1131 = select i1 %or_ln117_1035, i5 %select_ln117_1130, i5 22" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1131' <Predicate = (or_ln117_1036)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1134)   --->   "%or_ln117_1037 = or i1 %or_ln117_1036, i1 %and_ln102_1435" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1132 = select i1 %or_ln117_1036, i5 %select_ln117_1131, i5 23" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1132' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.12ns)   --->   "%or_ln117_1038 = or i1 %or_ln117_1036, i1 %and_ln102_1416" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1038' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1134)   --->   "%select_ln117_1133 = select i1 %or_ln117_1037, i5 %select_ln117_1132, i5 24" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1136)   --->   "%or_ln117_1039 = or i1 %or_ln117_1038, i1 %and_ln102_1437" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1134 = select i1 %or_ln117_1038, i5 %select_ln117_1133, i5 25" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1134' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.12ns)   --->   "%or_ln117_1040 = or i1 %or_ln117_1036, i1 %and_ln102_1409" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_1040' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1136)   --->   "%select_ln117_1135 = select i1 %or_ln117_1039, i5 %select_ln117_1134, i5 26" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1138)   --->   "%or_ln117_1041 = or i1 %or_ln117_1040, i1 %and_ln102_1438" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1136 = select i1 %or_ln117_1040, i5 %select_ln117_1135, i5 27" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_1136' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.12ns)   --->   "%or_ln117_1042 = or i1 %or_ln117_1040, i1 %and_ln102_1417" [firmware/BDT.h:117]   --->   Operation 172 'or' 'or_ln117_1042' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1138)   --->   "%select_ln117_1137 = select i1 %or_ln117_1041, i5 %select_ln117_1136, i5 28" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1043 = or i1 %or_ln117_1042, i1 %and_ln102_1440" [firmware/BDT.h:117]   --->   Operation 174 'or' 'or_ln117_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1138 = select i1 %or_ln117_1042, i5 %select_ln117_1137, i5 29" [firmware/BDT.h:117]   --->   Operation 175 'select' 'select_ln117_1138' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1139 = select i1 %or_ln117_1043, i5 %select_ln117_1138, i5 30" [firmware/BDT.h:117]   --->   Operation 176 'select' 'select_ln117_1139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.64ns) (out node of the LUT)   --->   "%agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.31i11.i11.i5, i5 0, i11 727, i5 1, i11 1667, i5 2, i11 108, i5 3, i11 710, i5 4, i11 1894, i5 5, i11 1999, i5 6, i11 22, i5 7, i11 1987, i5 8, i11 57, i5 9, i11 1283, i5 10, i11 209, i5 11, i11 297, i5 12, i11 76, i5 13, i11 278, i5 14, i11 1932, i5 15, i11 1842, i5 16, i11 13, i5 17, i11 1725, i5 18, i11 1126, i5 19, i11 1989, i5 20, i11 727, i5 21, i11 1886, i5 22, i11 183, i5 23, i11 1786, i5 24, i11 469, i5 25, i11 519, i5 26, i11 1738, i5 27, i11 125, i5 28, i11 511, i5 29, i11 1946, i5 30, i11 90, i11 0, i5 %select_ln117_1139" [firmware/BDT.h:118]   --->   Operation 177 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i11 %agg_result" [firmware/BDT.h:122]   --->   Operation 178 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.645ns
The critical path consists of the following:
	wire read operation ('x_51_val_read', firmware/BDT.h:86) on port 'x_51_val' (firmware/BDT.h:86) [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [46]  (0.797 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [76]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1405', firmware/BDT.h:102) [80]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1408', firmware/BDT.h:102) [89]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1414', firmware/BDT.h:102) [103]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1016', firmware/BDT.h:117) [137]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_1112', firmware/BDT.h:117) [140]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1113', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1114', firmware/BDT.h:117) [145]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1115', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1116', firmware/BDT.h:117) [149]  (0.278 ns)
	'select' operation 4 bit ('select_ln117_1117', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1118', firmware/BDT.h:117) [154]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1119', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1120', firmware/BDT.h:117) [158]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1121', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1122', firmware/BDT.h:117) [162]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1123', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1124', firmware/BDT.h:117) [166]  (0.351 ns)

 <State 2>: 2.710ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1030', firmware/BDT.h:117) [168]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1126', firmware/BDT.h:117) [171]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1127', firmware/BDT.h:117) [173]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1128', firmware/BDT.h:117) [175]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1129', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1130', firmware/BDT.h:117) [179]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1131', firmware/BDT.h:117) [181]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1132', firmware/BDT.h:117) [183]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1133', firmware/BDT.h:117) [185]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1134', firmware/BDT.h:117) [187]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1135', firmware/BDT.h:117) [189]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1136', firmware/BDT.h:117) [191]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1137', firmware/BDT.h:117) [193]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1138', firmware/BDT.h:117) [195]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1139', firmware/BDT.h:117) [196]  (0.000 ns)
	'sparsemux' operation 11 bit ('agg_result', firmware/BDT.h:118) [197]  (0.642 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
