{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1698766708221 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab5_top 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"lab5_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698766708231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698766708334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698766708334 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698766708911 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698766708924 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698766709085 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698766709093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698766709093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698766709093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698766709093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698766709093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698766709093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698766709093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698766709093 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698766709093 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698766709094 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698766709094 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698766709094 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698766709094 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698766709097 ""}
{ "Info" "ISTA_SDC_FOUND" "lab5_top.sdc " "Reading SDC File: 'lab5_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698766709860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1698766709861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698766709863 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1698766709864 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1698766709866 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1698766709872 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698766709875 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698766709886 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698766709886 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698766709887 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698766709888 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698766709889 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698766709890 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698766709890 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698766709890 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698766709890 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698766709891 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698766709891 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[0\] " "Node \"hex0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[1\] " "Node \"hex0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[2\] " "Node \"hex0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[3\] " "Node \"hex0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[4\] " "Node \"hex0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[5\] " "Node \"hex0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[6\] " "Node \"hex0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[7\] " "Node \"hex0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[0\] " "Node \"hex1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[1\] " "Node \"hex1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[2\] " "Node \"hex1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[3\] " "Node \"hex1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[4\] " "Node \"hex1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[5\] " "Node \"hex1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[6\] " "Node \"hex1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[7\] " "Node \"hex1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[0\] " "Node \"hex2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[1\] " "Node \"hex2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[2\] " "Node \"hex2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[3\] " "Node \"hex2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[4\] " "Node \"hex2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[5\] " "Node \"hex2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[6\] " "Node \"hex2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[7\] " "Node \"hex2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[0\] " "Node \"hex3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[1\] " "Node \"hex3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[2\] " "Node \"hex3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[3\] " "Node \"hex3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[4\] " "Node \"hex3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[5\] " "Node \"hex3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[6\] " "Node \"hex3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[7\] " "Node \"hex3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698766709943 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1698766709943 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698766709946 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1698766709962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698766716189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698766716434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698766716504 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698766717094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698766717094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698766722945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698766726524 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698766726524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698766726847 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1698766726847 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698766726847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698766726853 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698766727223 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698766727258 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1698766727258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698766727892 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698766727892 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1698766727892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698766728472 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698766729346 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1698766729600 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 MAX 10 " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3 V Schmitt Trigger A7 " "Pin key\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { key[1] } } } { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698766729614 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVTTL C10 " "Pin sw\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { sw[0] } } } { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv" 125 0 0 } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698766729614 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[8\] 3.3-V LVTTL B14 " "Pin sw\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { sw[8] } } } { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[8\]" } } } } { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv" 125 0 0 } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698766729614 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3 V Schmitt Trigger B8 " "Pin key\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { key[0] } } } { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698766729614 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVTTL B12 " "Pin sw\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { sw[5] } } } { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv" 125 0 0 } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698766729614 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[9\] 3.3-V LVTTL F15 " "Pin sw\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { sw[9] } } } { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[9\]" } } } } { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv" 125 0 0 } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698766729614 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVTTL C11 " "Pin sw\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { sw[1] } } } { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv" 125 0 0 } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698766729614 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVTTL A14 " "Pin sw\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { sw[7] } } } { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv" 125 0 0 } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698766729614 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVTTL D12 " "Pin sw\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { sw[2] } } } { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv" 125 0 0 } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698766729614 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVTTL A13 " "Pin sw\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { sw[6] } } } { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv" 125 0 0 } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698766729614 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVTTL C12 " "Pin sw\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { sw[3] } } } { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv" 125 0 0 } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698766729614 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVTTL A12 " "Pin sw\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/pin_planner.ppl" { sw[4] } } } { "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv" 125 0 0 } } { "temporary_test_loc" "" { Generic "/home/tug30155/ece2613/lab5/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698766729614 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1698766729614 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tug30155/ece2613/lab5/output_files/lab5_top.fit.smsg " "Generated suppressed messages file /home/tug30155/ece2613/lab5/output_files/lab5_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698766729753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 40 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1207 " "Peak virtual memory: 1207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698766730368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 11:38:50 2023 " "Processing ended: Tue Oct 31 11:38:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698766730368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698766730368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698766730368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698766730368 ""}
