#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002845b47ee40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002845b47cf10 .scope module, "tb_Top" "tb_Top" 3 3;
 .timescale -9 -12;
P_000002845b428e30 .param/l "INCREMENT" 0 3 5, C4<0000101000000000>;
v000002845b531100_0 .net/s "a_diff", 15 0, v000002845b530200_0;  1 drivers
v000002845b532460_0 .var/s "a_input", 15 0;
v000002845b5326e0_0 .var/s "a_input_buffer", 15 0;
v000002845b5312e0_0 .net/s "b_diff", 15 0, v000002845b532fa0_0;  1 drivers
v000002845b532780_0 .var/s "b_input", 15 0;
v000002845b5328c0_0 .var/s "b_input_buffer", 15 0;
v000002845b533fe0_0 .net/s "c_diff", 15 0, v000002845b532500_0;  1 drivers
v000002845b533860_0 .var/s "c_input", 15 0;
v000002845b534300_0 .var/s "c_input_buffer", 15 0;
v000002845b533a40_0 .var "clk", 0 0;
v000002845b5337c0_0 .net/s "d_diff", 15 0, v000002845b531ba0_0;  1 drivers
v000002845b533720_0 .var/s "d_input", 15 0;
v000002845b534120_0 .var/s "d_input_buffer", 15 0;
v000002845b5341c0_0 .net "func_done", 0 0, v000002845b532e60_0;  1 drivers
v000002845b533b80_0 .net "overflow", 0 0, v000002845b531e20_0;  1 drivers
v000002845b533ae0_0 .var "rst_n", 0 0;
v000002845b533d60_0 .var "start_func", 0 0;
v000002845b533540_0 .net "value", 31 0, v000002845b531a60_0;  1 drivers
S_000002845b47f8a0 .scope begin, "$unm_blk_37" "$unm_blk_37" 3 52, 3 52 0, S_000002845b47cf10;
 .timescale -9 -12;
v000002845b46f3d0_0 .var/i "i", 31 0;
E_000002845b428e70 .event anyedge, v000002845b532e60_0;
S_000002845b24e6d0 .scope module, "uut" "Top" 3 28, 4 1 0, S_000002845b47cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "value";
    .port_info 8 /OUTPUT 16 "a_diff_out";
    .port_info 9 /OUTPUT 16 "b_diff_out";
    .port_info 10 /OUTPUT 16 "c_diff_out";
    .port_info 11 /OUTPUT 16 "d_diff_out";
    .port_info 12 /OUTPUT 1 "func_done";
    .port_info 13 /OUTPUT 1 "overflow";
P_000002845b24e860 .param/l "CALL_FUNC" 1 4 106, C4<010>;
P_000002845b24e898 .param/l "COMP_DIFF" 1 4 108, C4<100>;
P_000002845b24e8d0 .param/l "COMP_GRAD" 1 4 107, C4<011>;
P_000002845b24e908 .param/l "DONE" 1 4 109, C4<101>;
P_000002845b24e940 .param/l "IDLE" 1 4 104, C4<000>;
P_000002845b24e978 .param/l "INIT" 1 4 105, C4<001>;
P_000002845b24e9b0 .param/l "LEARNING_RATE" 0 4 2, C4<00000000000000000000000000100000>;
P_000002845b24e9e8 .param/l "TWO_H" 1 4 20, C4<0000000000000010>;
v000002845b52f580_0 .net/s "a_diff", 15 0, L_000002845b533ea0;  1 drivers
v000002845b530200_0 .var/s "a_diff_out", 15 0;
v000002845b530160_0 .var/s "a_grad", 31 0;
v000002845b52eae0_0 .var/s "a_grad_wire", 31 0;
v000002845b52f760_0 .net/s "a_in", 15 0, v000002845b5326e0_0;  1 drivers
v000002845b52f800_0 .var/s "a_in_buffer", 15 0;
v000002845b52f8a0_0 .var/s "a_in_lim_wire", 15 0;
v000002845b5302a0_0 .var/s "a_in_limit", 15 0;
v000002845b531ec0_0 .var "all_func_done", 0 0;
v000002845b5325a0_0 .net/s "b_diff", 15 0, L_000002845b5258a0;  1 drivers
v000002845b532fa0_0 .var/s "b_diff_out", 15 0;
v000002845b531740_0 .var/s "b_grad", 31 0;
v000002845b531b00_0 .var/s "b_grad_wire", 31 0;
v000002845b531240_0 .net/s "b_in", 15 0, v000002845b5328c0_0;  1 drivers
v000002845b5311a0_0 .var/s "b_in_buffer", 15 0;
v000002845b532d20_0 .var/s "b_in_lim_wire", 15 0;
v000002845b532960_0 .var/s "b_in_limit", 15 0;
v000002845b5321e0_0 .net/s "c_diff", 15 0, L_000002845b526840;  1 drivers
v000002845b532500_0 .var/s "c_diff_out", 15 0;
v000002845b530d40_0 .var/s "c_grad", 31 0;
v000002845b532dc0_0 .var/s "c_grad_wire", 31 0;
v000002845b533220_0 .net/s "c_in", 15 0, v000002845b534300_0;  1 drivers
v000002845b532a00_0 .var/s "c_in_buffer", 15 0;
v000002845b5319c0_0 .var/s "c_in_lim_wire", 15 0;
v000002845b532140_0 .var/s "c_in_limit", 15 0;
v000002845b531ce0_0 .net "clk", 0 0, v000002845b533a40_0;  1 drivers
v000002845b530de0_0 .var "curr_state", 2 0;
v000002845b5314c0_0 .net/s "d_diff", 15 0, L_000002845b524c20;  1 drivers
v000002845b531ba0_0 .var/s "d_diff_out", 15 0;
v000002845b5317e0_0 .var/s "d_grad", 31 0;
v000002845b5332c0_0 .var/s "d_grad_wire", 31 0;
v000002845b531560_0 .net/s "d_in", 15 0, v000002845b534120_0;  1 drivers
v000002845b532f00_0 .var/s "d_in_buffer", 15 0;
v000002845b532aa0_0 .var/s "d_in_lim_wire", 15 0;
v000002845b5334a0_0 .var/s "d_in_limit", 15 0;
v000002845b531880_0 .net "func_a_grad_done", 0 0, v000002845b4ec5c0_0;  1 drivers
v000002845b531920_0 .net "func_a_grad_overflow", 0 0, v000002845b4eb080_0;  1 drivers
v000002845b532b40_0 .net "func_b_grad_done", 0 0, v000002845b4f5f90_0;  1 drivers
v000002845b532be0_0 .net "func_b_grad_overflow", 0 0, v000002845b4f60d0_0;  1 drivers
v000002845b530e80_0 .net "func_c_grad_done", 0 0, v000002845b502c00_0;  1 drivers
v000002845b532c80_0 .net "func_c_grad_overflow", 0 0, v000002845b504640_0;  1 drivers
v000002845b531060_0 .net "func_d_grad_done", 0 0, v000002845b50b8f0_0;  1 drivers
v000002845b531c40_0 .net "func_d_grad_overflow", 0 0, v000002845b50b2b0_0;  1 drivers
v000002845b532e60_0 .var "func_done", 0 0;
v000002845b531f60_0 .net "func_val_done", 0 0, v000002845b52fc60_0;  1 drivers
v000002845b531420_0 .net "func_val_overflow", 0 0, v000002845b530520_0;  1 drivers
v000002845b533180_0 .var "next_state", 2 0;
v000002845b531e20_0 .var "overflow", 0 0;
v000002845b531600_0 .net "overflow_mult_a", 0 0, L_000002845b533e00;  1 drivers
v000002845b533040_0 .net "overflow_mult_b", 0 0, L_000002845b526980;  1 drivers
v000002845b533360_0 .net "overflow_mult_c", 0 0, L_000002845b525da0;  1 drivers
v000002845b532640_0 .net "overflow_mult_d", 0 0, L_000002845b526a20;  1 drivers
v000002845b5330e0_0 .net "rst_n", 0 0, v000002845b533ae0_0;  1 drivers
v000002845b530f20_0 .var "rst_n_grad_func", 0 0;
v000002845b5316a0_0 .net "start_func", 0 0, v000002845b533d60_0;  1 drivers
v000002845b531380_0 .var "start_grad_func", 0 0;
v000002845b532280_0 .net "underflow_mult_a", 0 0, L_000002845b534260;  1 drivers
v000002845b532820_0 .net "underflow_mult_b", 0 0, L_000002845b525800;  1 drivers
v000002845b533400_0 .net "underflow_mult_c", 0 0, L_000002845b524f40;  1 drivers
v000002845b531d80_0 .net "underflow_mult_d", 0 0, L_000002845b526160;  1 drivers
v000002845b531a60_0 .var/s "value", 31 0;
v000002845b532000_0 .net/s "z_limit_a", 31 0, v000002845b4ec7a0_0;  1 drivers
v000002845b5320a0_0 .net/s "z_limit_b", 31 0, v000002845b4f9910_0;  1 drivers
v000002845b5323c0_0 .net/s "z_limit_c", 31 0, v000002845b5116b0_0;  1 drivers
v000002845b530fc0_0 .net/s "z_limit_d", 31 0, v000002845b50af90_0;  1 drivers
v000002845b532320_0 .net/s "z_val", 31 0, v000002845b52e7c0_0;  1 drivers
E_000002845b4280f0/0 .event negedge, v000002845b5330e0_0;
E_000002845b4280f0/1 .event posedge, v000002845b4ebbc0_0;
E_000002845b4280f0 .event/or E_000002845b4280f0/0, E_000002845b4280f0/1;
E_000002845b428430 .event anyedge, v000002845b530de0_0, v000002845b5316a0_0, v000002845b531ec0_0;
E_000002845b428670/0 .event anyedge, v000002845b52f760_0, v000002845b531240_0, v000002845b533220_0, v000002845b531560_0;
E_000002845b428670/1 .event anyedge, v000002845b52e7c0_0, v000002845b4ec7a0_0, v000002845b4f9910_0, v000002845b5116b0_0;
E_000002845b428670/2 .event anyedge, v000002845b50af90_0, v000002845b52fc60_0, v000002845b4ec5c0_0, v000002845b4f5f90_0;
E_000002845b428670/3 .event anyedge, v000002845b502c00_0, v000002845b50b8f0_0, v000002845b530520_0, v000002845b4eb080_0;
E_000002845b428670/4 .event anyedge, v000002845b4f60d0_0, v000002845b504640_0, v000002845b50b2b0_0;
E_000002845b428670 .event/or E_000002845b428670/0, E_000002845b428670/1, E_000002845b428670/2, E_000002845b428670/3, E_000002845b428670/4;
S_000002845b1fe330 .scope module, "calc_a_diff" "fixed_32_capped_mult" 4 230, 5 1 0, S_000002845b24e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 16 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b46c170 .param/l "FRACT_BITS" 1 5 8, +C4<00000000000000000000000000001000>;
P_000002845b46c1a8 .param/l "Q8_8_MAX" 1 5 10, +C4<0111111111111111>;
P_000002845b46c1e0 .param/l "Q8_8_MAX_EXT" 1 5 13, +C4<0000000000000000000000000000000000000000000000000111111111111111>;
P_000002845b46c218 .param/l "Q8_8_MIN" 1 5 11, +C4<1000000000000000>;
P_000002845b46c250 .param/l "Q8_8_MIN_EXT" 1 5 14, +C4<1111111111111111111111111111111111111111111111111000000000000000>;
v000002845b46f970_0 .net/s *"_ivl_0", 63 0, L_000002845b5339a0;  1 drivers
L_000002845b536d18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v000002845b46eed0_0 .net/2s *"_ivl_10", 63 0, L_000002845b536d18;  1 drivers
L_000002845b536d60 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v000002845b46f510_0 .net/2s *"_ivl_14", 63 0, L_000002845b536d60;  1 drivers
L_000002845b536da8 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v000002845b46f0b0_0 .net/2u *"_ivl_18", 15 0, L_000002845b536da8;  1 drivers
v000002845b46ffb0_0 .net/s *"_ivl_2", 63 0, L_000002845b533900;  1 drivers
L_000002845b536df0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v000002845b470230_0 .net/2u *"_ivl_20", 15 0, L_000002845b536df0;  1 drivers
v000002845b470050_0 .net *"_ivl_23", 15 0, L_000002845b5335e0;  1 drivers
v000002845b46fc90_0 .net *"_ivl_24", 15 0, L_000002845b533cc0;  1 drivers
v000002845b4702d0_0 .net *"_ivl_8", 55 0, L_000002845b5343a0;  1 drivers
v000002845b46ecf0_0 .net/s "a_in", 31 0, v000002845b530160_0;  1 drivers
L_000002845b536e38 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000002845b46f5b0_0 .net/s "b_in", 31 0, L_000002845b536e38;  1 drivers
v000002845b46f150_0 .net "overflow", 0 0, L_000002845b533e00;  alias, 1 drivers
v000002845b46f330_0 .net/s "p_out", 15 0, L_000002845b533ea0;  alias, 1 drivers
v000002845b46f290_0 .net/s "p_raw_shifted", 63 0, L_000002845b533c20;  1 drivers
v000002845b46f470_0 .net/s "product_full", 63 0, L_000002845b533680;  1 drivers
v000002845b46f790_0 .net "underflow_q", 0 0, L_000002845b534260;  alias, 1 drivers
L_000002845b5339a0 .extend/s 64, v000002845b530160_0;
L_000002845b533900 .extend/s 64, L_000002845b536e38;
L_000002845b533680 .arith/mult 64, L_000002845b5339a0, L_000002845b533900;
L_000002845b5343a0 .part L_000002845b533680, 8, 56;
L_000002845b533c20 .extend/s 64, L_000002845b5343a0;
L_000002845b533e00 .cmp/gt.s 64, L_000002845b533c20, L_000002845b536d18;
L_000002845b534260 .cmp/gt.s 64, L_000002845b536d60, L_000002845b533c20;
L_000002845b5335e0 .part L_000002845b533c20, 0, 16;
L_000002845b533cc0 .functor MUXZ 16, L_000002845b5335e0, L_000002845b536df0, L_000002845b534260, C4<>;
L_000002845b533ea0 .functor MUXZ 16, L_000002845b533cc0, L_000002845b536da8, L_000002845b533e00, C4<>;
S_000002845b1fe4c0 .scope module, "calc_b_diff" "fixed_32_capped_mult" 4 237, 5 1 0, S_000002845b24e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 16 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b46b990 .param/l "FRACT_BITS" 1 5 8, +C4<00000000000000000000000000001000>;
P_000002845b46b9c8 .param/l "Q8_8_MAX" 1 5 10, +C4<0111111111111111>;
P_000002845b46ba00 .param/l "Q8_8_MAX_EXT" 1 5 13, +C4<0000000000000000000000000000000000000000000000000111111111111111>;
P_000002845b46ba38 .param/l "Q8_8_MIN" 1 5 11, +C4<1000000000000000>;
P_000002845b46ba70 .param/l "Q8_8_MIN_EXT" 1 5 14, +C4<1111111111111111111111111111111111111111111111111000000000000000>;
v000002845b46e9d0_0 .net/s *"_ivl_0", 63 0, L_000002845b533f40;  1 drivers
L_000002845b536e80 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v000002845b46d490_0 .net/2s *"_ivl_10", 63 0, L_000002845b536e80;  1 drivers
L_000002845b536ec8 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v000002845b46da30_0 .net/2s *"_ivl_14", 63 0, L_000002845b536ec8;  1 drivers
L_000002845b536f10 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v000002845b46c6d0_0 .net/2u *"_ivl_18", 15 0, L_000002845b536f10;  1 drivers
v000002845b46dfd0_0 .net/s *"_ivl_2", 63 0, L_000002845b534080;  1 drivers
L_000002845b536f58 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v000002845b46cdb0_0 .net/2u *"_ivl_20", 15 0, L_000002845b536f58;  1 drivers
v000002845b46d530_0 .net *"_ivl_23", 15 0, L_000002845b5247c0;  1 drivers
v000002845b46c630_0 .net *"_ivl_24", 15 0, L_000002845b526ca0;  1 drivers
v000002845b46d2b0_0 .net *"_ivl_8", 55 0, L_000002845b525300;  1 drivers
v000002845b46c770_0 .net/s "a_in", 31 0, v000002845b531740_0;  1 drivers
L_000002845b536fa0 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000002845b46c4f0_0 .net/s "b_in", 31 0, L_000002845b536fa0;  1 drivers
v000002845b46d990_0 .net "overflow", 0 0, L_000002845b526980;  alias, 1 drivers
v000002845b46e070_0 .net/s "p_out", 15 0, L_000002845b5258a0;  alias, 1 drivers
v000002845b46cef0_0 .net/s "p_raw_shifted", 63 0, L_000002845b5263e0;  1 drivers
v000002845b46ce50_0 .net/s "product_full", 63 0, L_000002845b525940;  1 drivers
v000002845b46e890_0 .net "underflow_q", 0 0, L_000002845b525800;  alias, 1 drivers
L_000002845b533f40 .extend/s 64, v000002845b531740_0;
L_000002845b534080 .extend/s 64, L_000002845b536fa0;
L_000002845b525940 .arith/mult 64, L_000002845b533f40, L_000002845b534080;
L_000002845b525300 .part L_000002845b525940, 8, 56;
L_000002845b5263e0 .extend/s 64, L_000002845b525300;
L_000002845b526980 .cmp/gt.s 64, L_000002845b5263e0, L_000002845b536e80;
L_000002845b525800 .cmp/gt.s 64, L_000002845b536ec8, L_000002845b5263e0;
L_000002845b5247c0 .part L_000002845b5263e0, 0, 16;
L_000002845b526ca0 .functor MUXZ 16, L_000002845b5247c0, L_000002845b536f58, L_000002845b525800, C4<>;
L_000002845b5258a0 .functor MUXZ 16, L_000002845b526ca0, L_000002845b536f10, L_000002845b526980, C4<>;
S_000002845b249dd0 .scope module, "calc_c_diff" "fixed_32_capped_mult" 4 244, 5 1 0, S_000002845b24e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 16 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b46a430 .param/l "FRACT_BITS" 1 5 8, +C4<00000000000000000000000000001000>;
P_000002845b46a468 .param/l "Q8_8_MAX" 1 5 10, +C4<0111111111111111>;
P_000002845b46a4a0 .param/l "Q8_8_MAX_EXT" 1 5 13, +C4<0000000000000000000000000000000000000000000000000111111111111111>;
P_000002845b46a4d8 .param/l "Q8_8_MIN" 1 5 11, +C4<1000000000000000>;
P_000002845b46a510 .param/l "Q8_8_MIN_EXT" 1 5 14, +C4<1111111111111111111111111111111111111111111111111000000000000000>;
v000002845b46c810_0 .net/s *"_ivl_0", 63 0, L_000002845b524ea0;  1 drivers
L_000002845b536fe8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v000002845b46c8b0_0 .net/2s *"_ivl_10", 63 0, L_000002845b536fe8;  1 drivers
L_000002845b537030 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v000002845b46d030_0 .net/2s *"_ivl_14", 63 0, L_000002845b537030;  1 drivers
L_000002845b537078 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v000002845b46e110_0 .net/2u *"_ivl_18", 15 0, L_000002845b537078;  1 drivers
v000002845b46dad0_0 .net/s *"_ivl_2", 63 0, L_000002845b524860;  1 drivers
L_000002845b5370c0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v000002845b46c950_0 .net/2u *"_ivl_20", 15 0, L_000002845b5370c0;  1 drivers
v000002845b46e390_0 .net *"_ivl_23", 15 0, L_000002845b524a40;  1 drivers
v000002845b46ca90_0 .net *"_ivl_24", 15 0, L_000002845b525580;  1 drivers
v000002845b46e570_0 .net *"_ivl_8", 55 0, L_000002845b5259e0;  1 drivers
v000002845b46c590_0 .net/s "a_in", 31 0, v000002845b530d40_0;  1 drivers
L_000002845b537108 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000002845b46e750_0 .net/s "b_in", 31 0, L_000002845b537108;  1 drivers
v000002845b46db70_0 .net "overflow", 0 0, L_000002845b525da0;  alias, 1 drivers
v000002845b46c9f0_0 .net/s "p_out", 15 0, L_000002845b526840;  alias, 1 drivers
v000002845b46e930_0 .net/s "p_raw_shifted", 63 0, L_000002845b525e40;  1 drivers
v000002845b46cb30_0 .net/s "product_full", 63 0, L_000002845b5267a0;  1 drivers
v000002845b46dc10_0 .net "underflow_q", 0 0, L_000002845b524f40;  alias, 1 drivers
L_000002845b524ea0 .extend/s 64, v000002845b530d40_0;
L_000002845b524860 .extend/s 64, L_000002845b537108;
L_000002845b5267a0 .arith/mult 64, L_000002845b524ea0, L_000002845b524860;
L_000002845b5259e0 .part L_000002845b5267a0, 8, 56;
L_000002845b525e40 .extend/s 64, L_000002845b5259e0;
L_000002845b525da0 .cmp/gt.s 64, L_000002845b525e40, L_000002845b536fe8;
L_000002845b524f40 .cmp/gt.s 64, L_000002845b537030, L_000002845b525e40;
L_000002845b524a40 .part L_000002845b525e40, 0, 16;
L_000002845b525580 .functor MUXZ 16, L_000002845b524a40, L_000002845b5370c0, L_000002845b524f40, C4<>;
L_000002845b526840 .functor MUXZ 16, L_000002845b525580, L_000002845b537078, L_000002845b525da0, C4<>;
S_000002845b249f60 .scope module, "calc_d_diff" "fixed_32_capped_mult" 4 251, 5 1 0, S_000002845b24e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 16 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b46a670 .param/l "FRACT_BITS" 1 5 8, +C4<00000000000000000000000000001000>;
P_000002845b46a6a8 .param/l "Q8_8_MAX" 1 5 10, +C4<0111111111111111>;
P_000002845b46a6e0 .param/l "Q8_8_MAX_EXT" 1 5 13, +C4<0000000000000000000000000000000000000000000000000111111111111111>;
P_000002845b46a718 .param/l "Q8_8_MIN" 1 5 11, +C4<1000000000000000>;
P_000002845b46a750 .param/l "Q8_8_MIN_EXT" 1 5 14, +C4<1111111111111111111111111111111111111111111111111000000000000000>;
v000002845b46dcb0_0 .net/s *"_ivl_0", 63 0, L_000002845b525120;  1 drivers
L_000002845b537150 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v000002845b46ea70_0 .net/2s *"_ivl_10", 63 0, L_000002845b537150;  1 drivers
L_000002845b537198 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v000002845b46dd50_0 .net/2s *"_ivl_14", 63 0, L_000002845b537198;  1 drivers
L_000002845b5371e0 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v000002845b46e430_0 .net/2u *"_ivl_18", 15 0, L_000002845b5371e0;  1 drivers
v000002845b46d5d0_0 .net/s *"_ivl_2", 63 0, L_000002845b526700;  1 drivers
L_000002845b537228 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v000002845b46d670_0 .net/2u *"_ivl_20", 15 0, L_000002845b537228;  1 drivers
v000002845b46eb10_0 .net *"_ivl_23", 15 0, L_000002845b526ac0;  1 drivers
v000002845b46c450_0 .net *"_ivl_24", 15 0, L_000002845b5253a0;  1 drivers
v000002845b46cbd0_0 .net *"_ivl_8", 55 0, L_000002845b524fe0;  1 drivers
v000002845b46cc70_0 .net/s "a_in", 31 0, v000002845b5317e0_0;  1 drivers
L_000002845b537270 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000002845b46e6b0_0 .net/s "b_in", 31 0, L_000002845b537270;  1 drivers
v000002845b46d710_0 .net "overflow", 0 0, L_000002845b526a20;  alias, 1 drivers
v000002845b46d7b0_0 .net/s "p_out", 15 0, L_000002845b524c20;  alias, 1 drivers
v000002845b46cd10_0 .net/s "p_raw_shifted", 63 0, L_000002845b5262a0;  1 drivers
v000002845b46d850_0 .net/s "product_full", 63 0, L_000002845b526660;  1 drivers
v000002845b46ddf0_0 .net "underflow_q", 0 0, L_000002845b526160;  alias, 1 drivers
L_000002845b525120 .extend/s 64, v000002845b5317e0_0;
L_000002845b526700 .extend/s 64, L_000002845b537270;
L_000002845b526660 .arith/mult 64, L_000002845b525120, L_000002845b526700;
L_000002845b524fe0 .part L_000002845b526660, 8, 56;
L_000002845b5262a0 .extend/s 64, L_000002845b524fe0;
L_000002845b526a20 .cmp/gt.s 64, L_000002845b5262a0, L_000002845b537150;
L_000002845b526160 .cmp/gt.s 64, L_000002845b537198, L_000002845b5262a0;
L_000002845b526ac0 .part L_000002845b5262a0, 0, 16;
L_000002845b5253a0 .functor MUXZ 16, L_000002845b526ac0, L_000002845b537228, L_000002845b526160, C4<>;
L_000002845b524c20 .functor MUXZ 16, L_000002845b5253a0, L_000002845b5371e0, L_000002845b526a20, C4<>;
S_000002845b26b690 .scope module, "func_a_grad" "func" 4 273, 6 1 0, S_000002845b24e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_000002845b26b820 .param/l "COMP_1" 1 6 45, C4<010>;
P_000002845b26b858 .param/l "COMP_2" 1 6 46, C4<011>;
P_000002845b26b890 .param/l "COMP_3" 1 6 47, C4<100>;
P_000002845b26b8c8 .param/l "DONE" 1 6 48, C4<101>;
P_000002845b26b900 .param/l "IDLE" 1 6 43, C4<000>;
P_000002845b26b938 .param/l "INIT" 1 6 44, C4<001>;
P_000002845b26b970 .param/l "MINUS_FIVE" 1 6 51, C4<11111111111111111111101100000000>;
P_000002845b26b9a8 .param/l "MINUS_TWO" 1 6 52, C4<11111111111111111111111000000000>;
P_000002845b26b9e0 .param/l "PLUS_FIVE" 1 6 53, C4<00000000000000000000010100000000>;
P_000002845b26ba18 .param/l "PLUS_TWO" 1 6 54, C4<00000000000000000000001000000000>;
v000002845b4ebda0_0 .net *"_ivl_1", 0 0, L_000002845b5a4810;  1 drivers
v000002845b4ecb60_0 .net *"_ivl_13", 0 0, L_000002845b5a5350;  1 drivers
v000002845b4ea9a0_0 .net *"_ivl_14", 15 0, L_000002845b5a6570;  1 drivers
v000002845b4eaae0_0 .net *"_ivl_2", 15 0, L_000002845b5a6250;  1 drivers
v000002845b4eac20_0 .net *"_ivl_21", 0 0, L_000002845b5a5df0;  1 drivers
v000002845b4eba80_0 .net *"_ivl_22", 15 0, L_000002845b5a94f0;  1 drivers
v000002845b4eafe0_0 .net *"_ivl_31", 0 0, L_000002845b5a75b0;  1 drivers
v000002845b4ecc00_0 .net *"_ivl_32", 15 0, L_000002845b5a7790;  1 drivers
v000002845b4eb9e0_0 .net *"_ivl_7", 0 0, L_000002845b5a62f0;  1 drivers
v000002845b4ea680_0 .net *"_ivl_8", 15 0, L_000002845b5a6bb0;  1 drivers
v000002845b4eacc0_0 .net/s "a_in", 15 0, v000002845b5302a0_0;  1 drivers
v000002845b4ead60_0 .var/s "a_in_buffer", 15 0;
v000002845b4ec520_0 .net/s "b_in", 15 0, v000002845b5311a0_0;  1 drivers
v000002845b4eae00_0 .var/s "b_in_buffer", 15 0;
v000002845b4eb8a0_0 .net/s "c_in", 15 0, v000002845b532a00_0;  1 drivers
v000002845b4eb300_0 .var/s "c_in_buffer", 15 0;
v000002845b4ebbc0_0 .net "clk", 0 0, v000002845b533a40_0;  alias, 1 drivers
v000002845b4eca20_0 .var "curr_state", 2 0;
v000002845b4ecd40_0 .net/s "d_in", 15 0, v000002845b532f00_0;  1 drivers
v000002845b4ec200_0 .var/s "d_in_buffer", 15 0;
v000002845b4eb800_0 .net/s "final_value", 31 0, L_000002845b5ab6b0;  1 drivers
v000002845b4ec5c0_0 .var "func_done", 0 0;
v000002845b4ea5e0_0 .var "next_state", 2 0;
v000002845b4eb080_0 .var "overflow", 0 0;
v000002845b4ec980_0 .net "rst_n", 0 0, v000002845b530f20_0;  1 drivers
v000002845b4ea720_0 .net "start_func", 0 0, v000002845b531380_0;  1 drivers
v000002845b4ecca0_0 .net/s "term1", 31 0, L_000002845b5a7c90;  1 drivers
v000002845b4ea7c0_0 .net/s "term1_partial", 31 0, L_000002845b5a6f70;  1 drivers
v000002845b4eb940_0 .var/s "term1_partial_reg", 31 0;
v000002845b4eb120_0 .net/s "term1_plus_term2", 31 0, L_000002845b5aa170;  1 drivers
v000002845b4ebb20_0 .var/s "term1_plus_term2_reg", 31 0;
v000002845b4ebe40_0 .var/s "term1_reg", 31 0;
v000002845b4ec840_0 .net/s "term2", 31 0, L_000002845b5a9770;  1 drivers
v000002845b4eb260_0 .net/s "term2_partial", 31 0, L_000002845b5a5cb0;  1 drivers
v000002845b4eb3a0_0 .var/s "term2_partial_reg", 31 0;
v000002845b4eb4e0_0 .var/s "term2_reg", 31 0;
v000002845b4eb580_0 .net/s "term3", 31 0, L_000002845b5a93b0;  1 drivers
v000002845b4ec660_0 .net/s "term3_partial", 31 0, L_000002845b5a5850;  1 drivers
v000002845b4ec2a0_0 .var/s "term3_partial_reg", 31 0;
v000002845b4ec700_0 .net/s "term3_plus_term4", 31 0, L_000002845b5a9c70;  1 drivers
v000002845b4eb620_0 .var/s "term3_plus_term4_reg", 31 0;
v000002845b4eb6c0_0 .var/s "term3_reg", 31 0;
v000002845b4ea860_0 .net/s "term4", 31 0, L_000002845b5aaad0;  1 drivers
v000002845b4ebf80_0 .net/s "term4_partial", 31 0, L_000002845b5a91d0;  1 drivers
v000002845b4ec020_0 .var/s "term4_partial_reg", 31 0;
v000002845b4ec0c0_0 .var/s "term4_reg", 31 0;
v000002845b4ec7a0_0 .var/s "z_out", 31 0;
E_000002845b4286b0/0 .event negedge, v000002845b4ec980_0;
E_000002845b4286b0/1 .event posedge, v000002845b4ebbc0_0;
E_000002845b4286b0 .event/or E_000002845b4286b0/0, E_000002845b4286b0/1;
E_000002845b428730 .event anyedge, v000002845b4eca20_0, v000002845b4ea720_0;
L_000002845b5a4810 .part v000002845b4eae00_0, 15, 1;
LS_000002845b5a6250_0_0 .concat [ 1 1 1 1], L_000002845b5a4810, L_000002845b5a4810, L_000002845b5a4810, L_000002845b5a4810;
LS_000002845b5a6250_0_4 .concat [ 1 1 1 1], L_000002845b5a4810, L_000002845b5a4810, L_000002845b5a4810, L_000002845b5a4810;
LS_000002845b5a6250_0_8 .concat [ 1 1 1 1], L_000002845b5a4810, L_000002845b5a4810, L_000002845b5a4810, L_000002845b5a4810;
LS_000002845b5a6250_0_12 .concat [ 1 1 1 1], L_000002845b5a4810, L_000002845b5a4810, L_000002845b5a4810, L_000002845b5a4810;
L_000002845b5a6250 .concat [ 4 4 4 4], LS_000002845b5a6250_0_0, LS_000002845b5a6250_0_4, LS_000002845b5a6250_0_8, LS_000002845b5a6250_0_12;
L_000002845b5a5030 .concat [ 16 16 0 0], v000002845b4eae00_0, L_000002845b5a6250;
L_000002845b5a62f0 .part v000002845b4eae00_0, 15, 1;
LS_000002845b5a6bb0_0_0 .concat [ 1 1 1 1], L_000002845b5a62f0, L_000002845b5a62f0, L_000002845b5a62f0, L_000002845b5a62f0;
LS_000002845b5a6bb0_0_4 .concat [ 1 1 1 1], L_000002845b5a62f0, L_000002845b5a62f0, L_000002845b5a62f0, L_000002845b5a62f0;
LS_000002845b5a6bb0_0_8 .concat [ 1 1 1 1], L_000002845b5a62f0, L_000002845b5a62f0, L_000002845b5a62f0, L_000002845b5a62f0;
LS_000002845b5a6bb0_0_12 .concat [ 1 1 1 1], L_000002845b5a62f0, L_000002845b5a62f0, L_000002845b5a62f0, L_000002845b5a62f0;
L_000002845b5a6bb0 .concat [ 4 4 4 4], LS_000002845b5a6bb0_0_0, LS_000002845b5a6bb0_0_4, LS_000002845b5a6bb0_0_8, LS_000002845b5a6bb0_0_12;
L_000002845b5a6a70 .concat [ 16 16 0 0], v000002845b4eae00_0, L_000002845b5a6bb0;
L_000002845b5a5350 .part v000002845b4ec200_0, 15, 1;
LS_000002845b5a6570_0_0 .concat [ 1 1 1 1], L_000002845b5a5350, L_000002845b5a5350, L_000002845b5a5350, L_000002845b5a5350;
LS_000002845b5a6570_0_4 .concat [ 1 1 1 1], L_000002845b5a5350, L_000002845b5a5350, L_000002845b5a5350, L_000002845b5a5350;
LS_000002845b5a6570_0_8 .concat [ 1 1 1 1], L_000002845b5a5350, L_000002845b5a5350, L_000002845b5a5350, L_000002845b5a5350;
LS_000002845b5a6570_0_12 .concat [ 1 1 1 1], L_000002845b5a5350, L_000002845b5a5350, L_000002845b5a5350, L_000002845b5a5350;
L_000002845b5a6570 .concat [ 4 4 4 4], LS_000002845b5a6570_0_0, LS_000002845b5a6570_0_4, LS_000002845b5a6570_0_8, LS_000002845b5a6570_0_12;
L_000002845b5a6ed0 .concat [ 16 16 0 0], v000002845b4ec200_0, L_000002845b5a6570;
L_000002845b5a5df0 .part v000002845b4eb300_0, 15, 1;
LS_000002845b5a94f0_0_0 .concat [ 1 1 1 1], L_000002845b5a5df0, L_000002845b5a5df0, L_000002845b5a5df0, L_000002845b5a5df0;
LS_000002845b5a94f0_0_4 .concat [ 1 1 1 1], L_000002845b5a5df0, L_000002845b5a5df0, L_000002845b5a5df0, L_000002845b5a5df0;
LS_000002845b5a94f0_0_8 .concat [ 1 1 1 1], L_000002845b5a5df0, L_000002845b5a5df0, L_000002845b5a5df0, L_000002845b5a5df0;
LS_000002845b5a94f0_0_12 .concat [ 1 1 1 1], L_000002845b5a5df0, L_000002845b5a5df0, L_000002845b5a5df0, L_000002845b5a5df0;
L_000002845b5a94f0 .concat [ 4 4 4 4], LS_000002845b5a94f0_0_0, LS_000002845b5a94f0_0_4, LS_000002845b5a94f0_0_8, LS_000002845b5a94f0_0_12;
L_000002845b5a7a10 .concat [ 16 16 0 0], v000002845b4eb300_0, L_000002845b5a94f0;
L_000002845b5a75b0 .part v000002845b4ead60_0, 15, 1;
LS_000002845b5a7790_0_0 .concat [ 1 1 1 1], L_000002845b5a75b0, L_000002845b5a75b0, L_000002845b5a75b0, L_000002845b5a75b0;
LS_000002845b5a7790_0_4 .concat [ 1 1 1 1], L_000002845b5a75b0, L_000002845b5a75b0, L_000002845b5a75b0, L_000002845b5a75b0;
LS_000002845b5a7790_0_8 .concat [ 1 1 1 1], L_000002845b5a75b0, L_000002845b5a75b0, L_000002845b5a75b0, L_000002845b5a75b0;
LS_000002845b5a7790_0_12 .concat [ 1 1 1 1], L_000002845b5a75b0, L_000002845b5a75b0, L_000002845b5a75b0, L_000002845b5a75b0;
L_000002845b5a7790 .concat [ 4 4 4 4], LS_000002845b5a7790_0_0, LS_000002845b5a7790_0_4, LS_000002845b5a7790_0_8, LS_000002845b5a7790_0_12;
L_000002845b5a9270 .concat [ 16 16 0 0], v000002845b4ead60_0, L_000002845b5a7790;
S_000002845b1f6050 .scope module, "final_val" "fixed_32_add_sub" 6 276, 7 1 0, S_000002845b26b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b538110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5380c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4a00 .functor XNOR 1, L_000002845b538110, L_000002845b5380c8, C4<0>, C4<0>;
L_000002845b5b4df0 .functor XOR 1, L_000002845b5ab7f0, L_000002845b5ad910, C4<0>, C4<0>;
v000002845b46d8f0_0 .net/2u *"_ivl_0", 0 0, L_000002845b5380c8;  1 drivers
v000002845b46d0d0_0 .net *"_ivl_11", 0 0, L_000002845b5ab2f0;  1 drivers
v000002845b46cf90_0 .net *"_ivl_12", 0 0, L_000002845b5aa0d0;  1 drivers
v000002845b46d210_0 .net *"_ivl_14", 32 0, L_000002845b5a9d10;  1 drivers
v000002845b46d170_0 .net *"_ivl_16", 32 0, L_000002845b5aa7b0;  1 drivers
v000002845b46d350_0 .net *"_ivl_19", 0 0, L_000002845b5ab750;  1 drivers
v000002845b46d3f0_0 .net *"_ivl_2", 0 0, L_000002845b5b4a00;  1 drivers
v000002845b46de90_0 .net *"_ivl_20", 0 0, L_000002845b5ab390;  1 drivers
v000002845b46e4d0_0 .net *"_ivl_22", 32 0, L_000002845b5aa5d0;  1 drivers
v000002845b46df30_0 .net *"_ivl_25", 0 0, L_000002845b5aa8f0;  1 drivers
v000002845b46ebb0_0 .net *"_ivl_26", 0 0, L_000002845b5aa990;  1 drivers
v000002845b46e1b0_0 .net *"_ivl_28", 32 0, L_000002845b5ab430;  1 drivers
v000002845b46e250_0 .net *"_ivl_30", 32 0, L_000002845b5aaa30;  1 drivers
v000002845b46e2f0_0 .net *"_ivl_37", 0 0, L_000002845b5ab7f0;  1 drivers
v000002845b46e610_0 .net *"_ivl_39", 0 0, L_000002845b5ad910;  1 drivers
v000002845b46e7f0_0 .net *"_ivl_5", 0 0, L_000002845b5ab250;  1 drivers
v000002845b3d3d50_0 .net *"_ivl_6", 0 0, L_000002845b5aa710;  1 drivers
v000002845b3d3350_0 .net *"_ivl_8", 32 0, L_000002845b5aa670;  1 drivers
v000002845b3fca00_0 .net/s "a_in", 31 0, v000002845b4ebb20_0;  1 drivers
v000002845b3fcaa0_0 .net/s "b_in", 31 0, v000002845b4eb620_0;  1 drivers
v000002845b33e0f0_0 .net "overflow", 0 0, L_000002845b5b4df0;  1 drivers
v000002845b33e190_0 .net "sub_n_add", 0 0, L_000002845b538110;  1 drivers
v000002845b4dd520_0 .net/s "sum_diff_out", 31 0, L_000002845b5ab6b0;  alias, 1 drivers
v000002845b4ddb60_0 .net/s "temp_result_wide", 32 0, L_000002845b5ab610;  1 drivers
L_000002845b5ab250 .part v000002845b4ebb20_0, 31, 1;
L_000002845b5aa710 .concat [ 1 0 0 0], L_000002845b5ab250;
L_000002845b5aa670 .concat [ 32 1 0 0], v000002845b4ebb20_0, L_000002845b5aa710;
L_000002845b5ab2f0 .part v000002845b4eb620_0, 31, 1;
L_000002845b5aa0d0 .concat [ 1 0 0 0], L_000002845b5ab2f0;
L_000002845b5a9d10 .concat [ 32 1 0 0], v000002845b4eb620_0, L_000002845b5aa0d0;
L_000002845b5aa7b0 .arith/sub 33, L_000002845b5aa670, L_000002845b5a9d10;
L_000002845b5ab750 .part v000002845b4ebb20_0, 31, 1;
L_000002845b5ab390 .concat [ 1 0 0 0], L_000002845b5ab750;
L_000002845b5aa5d0 .concat [ 32 1 0 0], v000002845b4ebb20_0, L_000002845b5ab390;
L_000002845b5aa8f0 .part v000002845b4eb620_0, 31, 1;
L_000002845b5aa990 .concat [ 1 0 0 0], L_000002845b5aa8f0;
L_000002845b5ab430 .concat [ 32 1 0 0], v000002845b4eb620_0, L_000002845b5aa990;
L_000002845b5aaa30 .arith/sum 33, L_000002845b5aa5d0, L_000002845b5ab430;
L_000002845b5ab610 .functor MUXZ 33, L_000002845b5aaa30, L_000002845b5aa7b0, L_000002845b5b4a00, C4<>;
L_000002845b5ab6b0 .part L_000002845b5ab610, 0, 32;
L_000002845b5ab7f0 .part L_000002845b5ab610, 32, 1;
L_000002845b5ad910 .part L_000002845b5ab6b0, 31, 1;
S_000002845b1f61e0 .scope module, "t1" "fixed_32_add_sub" 6 221, 7 1 0, S_000002845b26b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b537db0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b537d20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47b5d0 .functor XNOR 1, L_000002845b537db0, L_000002845b537d20, C4<0>, C4<0>;
L_000002845b47aa00 .functor XOR 1, L_000002845b5a70b0, L_000002845b5a87d0, C4<0>, C4<0>;
v000002845b4dbc20_0 .net/2u *"_ivl_0", 0 0, L_000002845b537d20;  1 drivers
v000002845b4dcb20_0 .net *"_ivl_11", 0 0, L_000002845b5a84b0;  1 drivers
v000002845b4dd8e0_0 .net *"_ivl_12", 0 0, L_000002845b5a7650;  1 drivers
v000002845b4dbf40_0 .net *"_ivl_14", 32 0, L_000002845b5a8550;  1 drivers
v000002845b4dda20_0 .net *"_ivl_16", 32 0, L_000002845b5a7f10;  1 drivers
v000002845b4dc3a0_0 .net *"_ivl_19", 0 0, L_000002845b5a76f0;  1 drivers
v000002845b4dcd00_0 .net *"_ivl_2", 0 0, L_000002845b47b5d0;  1 drivers
v000002845b4dcda0_0 .net *"_ivl_20", 0 0, L_000002845b5a7ab0;  1 drivers
v000002845b4dbfe0_0 .net *"_ivl_22", 32 0, L_000002845b5a85f0;  1 drivers
v000002845b4dc760_0 .net *"_ivl_25", 0 0, L_000002845b5a8910;  1 drivers
v000002845b4db9a0_0 .net *"_ivl_26", 0 0, L_000002845b5a9630;  1 drivers
v000002845b4ddc00_0 .net *"_ivl_28", 32 0, L_000002845b5a7330;  1 drivers
v000002845b4dc800_0 .net *"_ivl_30", 32 0, L_000002845b5a89b0;  1 drivers
v000002845b4dc440_0 .net *"_ivl_37", 0 0, L_000002845b5a70b0;  1 drivers
v000002845b4dbea0_0 .net *"_ivl_39", 0 0, L_000002845b5a87d0;  1 drivers
v000002845b4db900_0 .net *"_ivl_5", 0 0, L_000002845b5a80f0;  1 drivers
v000002845b4dc8a0_0 .net *"_ivl_6", 0 0, L_000002845b5a7830;  1 drivers
v000002845b4dce40_0 .net *"_ivl_8", 32 0, L_000002845b5a8230;  1 drivers
v000002845b4dcc60_0 .net/s "a_in", 31 0, v000002845b4eb940_0;  1 drivers
L_000002845b537d68 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v000002845b4dc940_0 .net/s "b_in", 31 0, L_000002845b537d68;  1 drivers
v000002845b4dd660_0 .net "overflow", 0 0, L_000002845b47aa00;  1 drivers
v000002845b4dd5c0_0 .net "sub_n_add", 0 0, L_000002845b537db0;  1 drivers
v000002845b4dbb80_0 .net/s "sum_diff_out", 31 0, L_000002845b5a7c90;  alias, 1 drivers
v000002845b4dd480_0 .net/s "temp_result_wide", 32 0, L_000002845b5a8cd0;  1 drivers
L_000002845b5a80f0 .part v000002845b4eb940_0, 31, 1;
L_000002845b5a7830 .concat [ 1 0 0 0], L_000002845b5a80f0;
L_000002845b5a8230 .concat [ 32 1 0 0], v000002845b4eb940_0, L_000002845b5a7830;
L_000002845b5a84b0 .part L_000002845b537d68, 31, 1;
L_000002845b5a7650 .concat [ 1 0 0 0], L_000002845b5a84b0;
L_000002845b5a8550 .concat [ 32 1 0 0], L_000002845b537d68, L_000002845b5a7650;
L_000002845b5a7f10 .arith/sub 33, L_000002845b5a8230, L_000002845b5a8550;
L_000002845b5a76f0 .part v000002845b4eb940_0, 31, 1;
L_000002845b5a7ab0 .concat [ 1 0 0 0], L_000002845b5a76f0;
L_000002845b5a85f0 .concat [ 32 1 0 0], v000002845b4eb940_0, L_000002845b5a7ab0;
L_000002845b5a8910 .part L_000002845b537d68, 31, 1;
L_000002845b5a9630 .concat [ 1 0 0 0], L_000002845b5a8910;
L_000002845b5a7330 .concat [ 32 1 0 0], L_000002845b537d68, L_000002845b5a9630;
L_000002845b5a89b0 .arith/sum 33, L_000002845b5a85f0, L_000002845b5a7330;
L_000002845b5a8cd0 .functor MUXZ 33, L_000002845b5a89b0, L_000002845b5a7f10, L_000002845b47b5d0, C4<>;
L_000002845b5a7c90 .part L_000002845b5a8cd0, 0, 32;
L_000002845b5a70b0 .part L_000002845b5a8cd0, 32, 1;
L_000002845b5a87d0 .part L_000002845b5a7c90, 31, 1;
S_000002845b1f6370 .scope module, "t1_par" "fixed_32_mult" 6 183, 8 1 0, S_000002845b26b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b4287b0 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b537a08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b47a920 .functor XNOR 1, L_000002845b5a6110, L_000002845b537a08, C4<0>, C4<0>;
L_000002845b47aae0 .functor AND 1, L_000002845b47a920, L_000002845b5a5490, C4<1>, C4<1>;
L_000002845b537a50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47c210 .functor XNOR 1, L_000002845b5a6110, L_000002845b537a50, C4<0>, C4<0>;
L_000002845b47c360 .functor NOT 1, L_000002845b5a6c50, C4<0>, C4<0>, C4<0>;
L_000002845b47b950 .functor AND 1, L_000002845b47c210, L_000002845b47c360, C4<1>, C4<1>;
v000002845b4dc080_0 .net/s *"_ivl_0", 63 0, L_000002845b5a6b10;  1 drivers
v000002845b4dbcc0_0 .net/2u *"_ivl_16", 0 0, L_000002845b537a08;  1 drivers
v000002845b4dca80_0 .net *"_ivl_18", 0 0, L_000002845b47a920;  1 drivers
v000002845b4dba40_0 .net/s *"_ivl_2", 63 0, L_000002845b5a6430;  1 drivers
v000002845b4dbd60_0 .net *"_ivl_21", 0 0, L_000002845b5a5490;  1 drivers
v000002845b4dc9e0_0 .net/2u *"_ivl_24", 0 0, L_000002845b537a50;  1 drivers
v000002845b4dbe00_0 .net *"_ivl_26", 0 0, L_000002845b47c210;  1 drivers
v000002845b4dc4e0_0 .net *"_ivl_29", 0 0, L_000002845b5a6c50;  1 drivers
v000002845b4dc120_0 .net *"_ivl_30", 0 0, L_000002845b47c360;  1 drivers
v000002845b4db7c0_0 .net *"_ivl_6", 63 0, L_000002845b5a6070;  1 drivers
v000002845b4ddac0_0 .net *"_ivl_8", 55 0, L_000002845b5a50d0;  1 drivers
v000002845b4dcee0_0 .net/s "a_in", 31 0, L_000002845b5a5030;  1 drivers
v000002845b4dcbc0_0 .net/s "b_in", 31 0, L_000002845b5a6a70;  1 drivers
v000002845b4dd700_0 .net "expected_sign", 0 0, L_000002845b5a6110;  1 drivers
v000002845b4dcf80_0 .net "msb_of_product_full", 23 0, L_000002845b5a5170;  1 drivers
v000002845b4ddca0_0 .net "overflow", 0 0, L_000002845b47aae0;  1 drivers
v000002845b4dd020_0 .net/s "p_out", 31 0, L_000002845b5a6f70;  alias, 1 drivers
v000002845b4dd200_0 .net/s "product_full", 63 0, L_000002845b5a6d90;  1 drivers
v000002845b4dd0c0_0 .net "underflow_q", 0 0, L_000002845b47b950;  1 drivers
L_000002845b5a6b10 .extend/s 64, L_000002845b5a5030;
L_000002845b5a6430 .extend/s 64, L_000002845b5a6a70;
L_000002845b5a6d90 .arith/mult 64, L_000002845b5a6b10, L_000002845b5a6430;
L_000002845b5a50d0 .part L_000002845b5a6d90, 8, 56;
L_000002845b5a6070 .extend/s 64, L_000002845b5a50d0;
L_000002845b5a6f70 .part L_000002845b5a6070, 0, 32;
L_000002845b5a6110 .part L_000002845b5a6f70, 31, 1;
L_000002845b5a5170 .part L_000002845b5a6d90, 40, 24;
L_000002845b5a5490 .reduce/or L_000002845b5a5170;
L_000002845b5a6c50 .reduce/and L_000002845b5a5170;
S_000002845b4de590 .scope module, "t1_sum_t2" "fixed_32_add_sub" 6 256, 7 1 0, S_000002845b26b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b537ff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b537fa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b59c0 .functor XNOR 1, L_000002845b537ff0, L_000002845b537fa8, C4<0>, C4<0>;
L_000002845b5b4d80 .functor XOR 1, L_000002845b5aa490, L_000002845b5abcf0, C4<0>, C4<0>;
v000002845b4db860_0 .net/2u *"_ivl_0", 0 0, L_000002845b537fa8;  1 drivers
v000002845b4dd840_0 .net *"_ivl_11", 0 0, L_000002845b5aaf30;  1 drivers
v000002845b4dd160_0 .net *"_ivl_12", 0 0, L_000002845b5abbb0;  1 drivers
v000002845b4dd2a0_0 .net *"_ivl_14", 32 0, L_000002845b5aacb0;  1 drivers
v000002845b4dd980_0 .net *"_ivl_16", 32 0, L_000002845b5a9b30;  1 drivers
v000002845b4dd340_0 .net *"_ivl_19", 0 0, L_000002845b5aab70;  1 drivers
v000002845b4dd7a0_0 .net *"_ivl_2", 0 0, L_000002845b5b59c0;  1 drivers
v000002845b4ddd40_0 .net *"_ivl_20", 0 0, L_000002845b5abe30;  1 drivers
v000002845b4dc1c0_0 .net *"_ivl_22", 32 0, L_000002845b5aa3f0;  1 drivers
v000002845b4db680_0 .net *"_ivl_25", 0 0, L_000002845b5a9db0;  1 drivers
v000002845b4db720_0 .net *"_ivl_26", 0 0, L_000002845b5ab930;  1 drivers
v000002845b4db5e0_0 .net *"_ivl_28", 32 0, L_000002845b5aafd0;  1 drivers
v000002845b4dd3e0_0 .net *"_ivl_30", 32 0, L_000002845b5aad50;  1 drivers
v000002845b4dbae0_0 .net *"_ivl_37", 0 0, L_000002845b5aa490;  1 drivers
v000002845b4dc260_0 .net *"_ivl_39", 0 0, L_000002845b5abcf0;  1 drivers
v000002845b4dc300_0 .net *"_ivl_5", 0 0, L_000002845b5a99f0;  1 drivers
v000002845b4dc580_0 .net *"_ivl_6", 0 0, L_000002845b5a9f90;  1 drivers
v000002845b4dc620_0 .net *"_ivl_8", 32 0, L_000002845b5aa350;  1 drivers
v000002845b4dc6c0_0 .net/s "a_in", 31 0, v000002845b4ebe40_0;  1 drivers
v000002845b4de100_0 .net/s "b_in", 31 0, v000002845b4eb4e0_0;  1 drivers
v000002845b4dde80_0 .net "overflow", 0 0, L_000002845b5b4d80;  1 drivers
v000002845b4ddde0_0 .net "sub_n_add", 0 0, L_000002845b537ff0;  1 drivers
v000002845b4de2e0_0 .net/s "sum_diff_out", 31 0, L_000002845b5aa170;  alias, 1 drivers
v000002845b4de4c0_0 .net/s "temp_result_wide", 32 0, L_000002845b5aa2b0;  1 drivers
L_000002845b5a99f0 .part v000002845b4ebe40_0, 31, 1;
L_000002845b5a9f90 .concat [ 1 0 0 0], L_000002845b5a99f0;
L_000002845b5aa350 .concat [ 32 1 0 0], v000002845b4ebe40_0, L_000002845b5a9f90;
L_000002845b5aaf30 .part v000002845b4eb4e0_0, 31, 1;
L_000002845b5abbb0 .concat [ 1 0 0 0], L_000002845b5aaf30;
L_000002845b5aacb0 .concat [ 32 1 0 0], v000002845b4eb4e0_0, L_000002845b5abbb0;
L_000002845b5a9b30 .arith/sub 33, L_000002845b5aa350, L_000002845b5aacb0;
L_000002845b5aab70 .part v000002845b4ebe40_0, 31, 1;
L_000002845b5abe30 .concat [ 1 0 0 0], L_000002845b5aab70;
L_000002845b5aa3f0 .concat [ 32 1 0 0], v000002845b4ebe40_0, L_000002845b5abe30;
L_000002845b5a9db0 .part v000002845b4eb4e0_0, 31, 1;
L_000002845b5ab930 .concat [ 1 0 0 0], L_000002845b5a9db0;
L_000002845b5aafd0 .concat [ 32 1 0 0], v000002845b4eb4e0_0, L_000002845b5ab930;
L_000002845b5aad50 .arith/sum 33, L_000002845b5aa3f0, L_000002845b5aafd0;
L_000002845b5aa2b0 .functor MUXZ 33, L_000002845b5aad50, L_000002845b5a9b30, L_000002845b5b59c0, C4<>;
L_000002845b5aa170 .part L_000002845b5aa2b0, 0, 32;
L_000002845b5aa490 .part L_000002845b5aa2b0, 32, 1;
L_000002845b5abcf0 .part L_000002845b5aa170, 31, 1;
S_000002845b4de720 .scope module, "t2" "fixed_32_mult" 6 229, 8 1 0, S_000002845b26b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b429db0 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b537df8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b47ac30 .functor XNOR 1, L_000002845b5a8b90, L_000002845b537df8, C4<0>, C4<0>;
L_000002845b47aca0 .functor AND 1, L_000002845b47ac30, L_000002845b5a7d30, C4<1>, C4<1>;
L_000002845b537e40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47adf0 .functor XNOR 1, L_000002845b5a8b90, L_000002845b537e40, C4<0>, C4<0>;
L_000002845b47b640 .functor NOT 1, L_000002845b5a9450, C4<0>, C4<0>, C4<0>;
L_000002845b47baa0 .functor AND 1, L_000002845b47adf0, L_000002845b47b640, C4<1>, C4<1>;
v000002845b4de240_0 .net/s *"_ivl_0", 63 0, L_000002845b5a8a50;  1 drivers
v000002845b4de380_0 .net/2u *"_ivl_16", 0 0, L_000002845b537df8;  1 drivers
v000002845b4de420_0 .net *"_ivl_18", 0 0, L_000002845b47ac30;  1 drivers
v000002845b4ddf20_0 .net/s *"_ivl_2", 63 0, L_000002845b5a8c30;  1 drivers
v000002845b4ddfc0_0 .net *"_ivl_21", 0 0, L_000002845b5a7d30;  1 drivers
v000002845b4de060_0 .net/2u *"_ivl_24", 0 0, L_000002845b537e40;  1 drivers
v000002845b4de1a0_0 .net *"_ivl_26", 0 0, L_000002845b47adf0;  1 drivers
v000002845b4d6860_0 .net *"_ivl_29", 0 0, L_000002845b5a9450;  1 drivers
v000002845b4d87a0_0 .net *"_ivl_30", 0 0, L_000002845b47b640;  1 drivers
v000002845b4d8b60_0 .net *"_ivl_6", 63 0, L_000002845b5a8af0;  1 drivers
v000002845b4d7940_0 .net *"_ivl_8", 55 0, L_000002845b5a7970;  1 drivers
v000002845b4d6ae0_0 .net/s "a_in", 31 0, v000002845b4eb3a0_0;  1 drivers
v000002845b4d7760_0 .net/s "b_in", 31 0, v000002845b4eb3a0_0;  alias, 1 drivers
v000002845b4d7e40_0 .net "expected_sign", 0 0, L_000002845b5a8b90;  1 drivers
v000002845b4d7f80_0 .net "msb_of_product_full", 23 0, L_000002845b5a7b50;  1 drivers
v000002845b4d6900_0 .net "overflow", 0 0, L_000002845b47aca0;  1 drivers
v000002845b4d8840_0 .net/s "p_out", 31 0, L_000002845b5a9770;  alias, 1 drivers
v000002845b4d71c0_0 .net/s "product_full", 63 0, L_000002845b5a96d0;  1 drivers
v000002845b4d8ca0_0 .net "underflow_q", 0 0, L_000002845b47baa0;  1 drivers
L_000002845b5a8a50 .extend/s 64, v000002845b4eb3a0_0;
L_000002845b5a8c30 .extend/s 64, v000002845b4eb3a0_0;
L_000002845b5a96d0 .arith/mult 64, L_000002845b5a8a50, L_000002845b5a8c30;
L_000002845b5a7970 .part L_000002845b5a96d0, 8, 56;
L_000002845b5a8af0 .extend/s 64, L_000002845b5a7970;
L_000002845b5a9770 .part L_000002845b5a8af0, 0, 32;
L_000002845b5a8b90 .part L_000002845b5a9770, 31, 1;
L_000002845b5a7b50 .part L_000002845b5a96d0, 40, 24;
L_000002845b5a7d30 .reduce/or L_000002845b5a7b50;
L_000002845b5a9450 .reduce/and L_000002845b5a7b50;
S_000002845b4e68c0 .scope module, "t2_par" "fixed_32_mult" 6 192, 8 1 0, S_000002845b26b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42ad70 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b537a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b47b2c0 .functor XNOR 1, L_000002845b5a6930, L_000002845b537a98, C4<0>, C4<0>;
L_000002845b47b330 .functor AND 1, L_000002845b47b2c0, L_000002845b5a64d0, C4<1>, C4<1>;
L_000002845b537ae0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47b480 .functor XNOR 1, L_000002845b5a6930, L_000002845b537ae0, C4<0>, C4<0>;
L_000002845b47b3a0 .functor NOT 1, L_000002845b5a5ad0, C4<0>, C4<0>, C4<0>;
L_000002845b47bc60 .functor AND 1, L_000002845b47b480, L_000002845b47b3a0, C4<1>, C4<1>;
v000002845b4d6ea0_0 .net/s *"_ivl_0", 63 0, L_000002845b5a55d0;  1 drivers
v000002845b4d7ee0_0 .net/2u *"_ivl_16", 0 0, L_000002845b537a98;  1 drivers
v000002845b4d7a80_0 .net *"_ivl_18", 0 0, L_000002845b47b2c0;  1 drivers
v000002845b4d6fe0_0 .net/s *"_ivl_2", 63 0, L_000002845b5a4bd0;  1 drivers
v000002845b4d8200_0 .net *"_ivl_21", 0 0, L_000002845b5a64d0;  1 drivers
v000002845b4d8c00_0 .net/2u *"_ivl_24", 0 0, L_000002845b537ae0;  1 drivers
v000002845b4d79e0_0 .net *"_ivl_26", 0 0, L_000002845b47b480;  1 drivers
v000002845b4d6c20_0 .net *"_ivl_29", 0 0, L_000002845b5a5ad0;  1 drivers
v000002845b4d7620_0 .net *"_ivl_30", 0 0, L_000002845b47b3a0;  1 drivers
v000002845b4d7bc0_0 .net *"_ivl_6", 63 0, L_000002845b5a4950;  1 drivers
v000002845b4d6b80_0 .net *"_ivl_8", 55 0, L_000002845b5a6390;  1 drivers
v000002845b4d7260_0 .net/s "a_in", 31 0, L_000002845b5a6ed0;  1 drivers
L_000002845b537b28 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b4d67c0_0 .net/s "b_in", 31 0, L_000002845b537b28;  1 drivers
v000002845b4d69a0_0 .net "expected_sign", 0 0, L_000002845b5a6930;  1 drivers
v000002845b4d76c0_0 .net "msb_of_product_full", 23 0, L_000002845b5a6e30;  1 drivers
v000002845b4d6a40_0 .net "overflow", 0 0, L_000002845b47b330;  1 drivers
v000002845b4d6cc0_0 .net/s "p_out", 31 0, L_000002845b5a5cb0;  alias, 1 drivers
v000002845b4d8340_0 .net/s "product_full", 63 0, L_000002845b5a48b0;  1 drivers
v000002845b4d6d60_0 .net "underflow_q", 0 0, L_000002845b47bc60;  1 drivers
L_000002845b5a55d0 .extend/s 64, L_000002845b5a6ed0;
L_000002845b5a4bd0 .extend/s 64, L_000002845b537b28;
L_000002845b5a48b0 .arith/mult 64, L_000002845b5a55d0, L_000002845b5a4bd0;
L_000002845b5a6390 .part L_000002845b5a48b0, 8, 56;
L_000002845b5a4950 .extend/s 64, L_000002845b5a6390;
L_000002845b5a5cb0 .part L_000002845b5a4950, 0, 32;
L_000002845b5a6930 .part L_000002845b5a5cb0, 31, 1;
L_000002845b5a6e30 .part L_000002845b5a48b0, 40, 24;
L_000002845b5a64d0 .reduce/or L_000002845b5a6e30;
L_000002845b5a5ad0 .reduce/and L_000002845b5a6e30;
S_000002845b4e6a50 .scope module, "t3" "fixed_32_mult" 6 237, 8 1 0, S_000002845b26b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b470 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b537e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b47bb10 .functor XNOR 1, L_000002845b5a8e10, L_000002845b537e88, C4<0>, C4<0>;
L_000002845b47bcd0 .functor AND 1, L_000002845b47bb10, L_000002845b5a8eb0, C4<1>, C4<1>;
L_000002845b537ed0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b437b10 .functor XNOR 1, L_000002845b5a8e10, L_000002845b537ed0, C4<0>, C4<0>;
L_000002845b437090 .functor NOT 1, L_000002845b5a8f50, C4<0>, C4<0>, C4<0>;
L_000002845b3b1cd0 .functor AND 1, L_000002845b437b10, L_000002845b437090, C4<1>, C4<1>;
v000002845b4d8a20_0 .net/s *"_ivl_0", 63 0, L_000002845b5a7150;  1 drivers
v000002845b4d73a0_0 .net/2u *"_ivl_16", 0 0, L_000002845b537e88;  1 drivers
v000002845b4d6e00_0 .net *"_ivl_18", 0 0, L_000002845b47bb10;  1 drivers
v000002845b4d8660_0 .net/s *"_ivl_2", 63 0, L_000002845b5a7dd0;  1 drivers
v000002845b4d88e0_0 .net *"_ivl_21", 0 0, L_000002845b5a8eb0;  1 drivers
v000002845b4d7c60_0 .net/2u *"_ivl_24", 0 0, L_000002845b537ed0;  1 drivers
v000002845b4d8d40_0 .net *"_ivl_26", 0 0, L_000002845b437b10;  1 drivers
v000002845b4d65e0_0 .net *"_ivl_29", 0 0, L_000002845b5a8f50;  1 drivers
v000002845b4d82a0_0 .net *"_ivl_30", 0 0, L_000002845b437090;  1 drivers
v000002845b4d7440_0 .net *"_ivl_6", 63 0, L_000002845b5a8190;  1 drivers
v000002845b4d6f40_0 .net *"_ivl_8", 55 0, L_000002845b5a7e70;  1 drivers
v000002845b4d7080_0 .net/s "a_in", 31 0, v000002845b4ec2a0_0;  1 drivers
v000002845b4d78a0_0 .net/s "b_in", 31 0, v000002845b4ec2a0_0;  alias, 1 drivers
v000002845b4d74e0_0 .net "expected_sign", 0 0, L_000002845b5a8e10;  1 drivers
v000002845b4d83e0_0 .net "msb_of_product_full", 23 0, L_000002845b5a8690;  1 drivers
v000002845b4d8480_0 .net "overflow", 0 0, L_000002845b47bcd0;  1 drivers
v000002845b4d6680_0 .net/s "p_out", 31 0, L_000002845b5a93b0;  alias, 1 drivers
v000002845b4d6720_0 .net/s "product_full", 63 0, L_000002845b5a7290;  1 drivers
v000002845b4d8980_0 .net "underflow_q", 0 0, L_000002845b3b1cd0;  1 drivers
L_000002845b5a7150 .extend/s 64, v000002845b4ec2a0_0;
L_000002845b5a7dd0 .extend/s 64, v000002845b4ec2a0_0;
L_000002845b5a7290 .arith/mult 64, L_000002845b5a7150, L_000002845b5a7dd0;
L_000002845b5a7e70 .part L_000002845b5a7290, 8, 56;
L_000002845b5a8190 .extend/s 64, L_000002845b5a7e70;
L_000002845b5a93b0 .part L_000002845b5a8190, 0, 32;
L_000002845b5a8e10 .part L_000002845b5a93b0, 31, 1;
L_000002845b5a8690 .part L_000002845b5a7290, 40, 24;
L_000002845b5a8eb0 .reduce/or L_000002845b5a8690;
L_000002845b5a8f50 .reduce/and L_000002845b5a8690;
S_000002845b4e6be0 .scope module, "t3_par" "fixed_32_add_sub" 6 200, 7 1 0, S_000002845b26b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b537c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b537b70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47ae60 .functor XNOR 1, L_000002845b537c00, L_000002845b537b70, C4<0>, C4<0>;
L_000002845b47bd40 .functor XOR 1, L_000002845b5a5a30, L_000002845b5a5c10, C4<0>, C4<0>;
v000002845b4d7580_0 .net/2u *"_ivl_0", 0 0, L_000002845b537b70;  1 drivers
v000002845b4d7120_0 .net *"_ivl_11", 0 0, L_000002845b5a4f90;  1 drivers
v000002845b4d7300_0 .net *"_ivl_12", 0 0, L_000002845b5a4a90;  1 drivers
v000002845b4d7800_0 .net *"_ivl_14", 32 0, L_000002845b5a69d0;  1 drivers
v000002845b4d7b20_0 .net *"_ivl_16", 32 0, L_000002845b5a4c70;  1 drivers
v000002845b4d7d00_0 .net *"_ivl_19", 0 0, L_000002845b5a4d10;  1 drivers
v000002845b4d7da0_0 .net *"_ivl_2", 0 0, L_000002845b47ae60;  1 drivers
v000002845b4d8020_0 .net *"_ivl_20", 0 0, L_000002845b5a4db0;  1 drivers
v000002845b4d80c0_0 .net *"_ivl_22", 32 0, L_000002845b5a5210;  1 drivers
v000002845b4d8520_0 .net *"_ivl_25", 0 0, L_000002845b5a53f0;  1 drivers
v000002845b4d8160_0 .net *"_ivl_26", 0 0, L_000002845b5a5530;  1 drivers
v000002845b4d85c0_0 .net *"_ivl_28", 32 0, L_000002845b5a5710;  1 drivers
v000002845b4d8700_0 .net *"_ivl_30", 32 0, L_000002845b5a57b0;  1 drivers
v000002845b4d8ac0_0 .net *"_ivl_37", 0 0, L_000002845b5a5a30;  1 drivers
v000002845b4dae60_0 .net *"_ivl_39", 0 0, L_000002845b5a5c10;  1 drivers
v000002845b4d8de0_0 .net *"_ivl_5", 0 0, L_000002845b5a58f0;  1 drivers
v000002845b4da5a0_0 .net *"_ivl_6", 0 0, L_000002845b5a4ef0;  1 drivers
v000002845b4d8fc0_0 .net *"_ivl_8", 32 0, L_000002845b5a5670;  1 drivers
v000002845b4da640_0 .net/s "a_in", 31 0, L_000002845b5a7a10;  1 drivers
L_000002845b537bb8 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b4da500_0 .net/s "b_in", 31 0, L_000002845b537bb8;  1 drivers
v000002845b4daa00_0 .net "overflow", 0 0, L_000002845b47bd40;  1 drivers
v000002845b4d91a0_0 .net "sub_n_add", 0 0, L_000002845b537c00;  1 drivers
v000002845b4db2c0_0 .net/s "sum_diff_out", 31 0, L_000002845b5a5850;  alias, 1 drivers
v000002845b4d9420_0 .net/s "temp_result_wide", 32 0, L_000002845b5a5b70;  1 drivers
L_000002845b5a58f0 .part L_000002845b5a7a10, 31, 1;
L_000002845b5a4ef0 .concat [ 1 0 0 0], L_000002845b5a58f0;
L_000002845b5a5670 .concat [ 32 1 0 0], L_000002845b5a7a10, L_000002845b5a4ef0;
L_000002845b5a4f90 .part L_000002845b537bb8, 31, 1;
L_000002845b5a4a90 .concat [ 1 0 0 0], L_000002845b5a4f90;
L_000002845b5a69d0 .concat [ 32 1 0 0], L_000002845b537bb8, L_000002845b5a4a90;
L_000002845b5a4c70 .arith/sub 33, L_000002845b5a5670, L_000002845b5a69d0;
L_000002845b5a4d10 .part L_000002845b5a7a10, 31, 1;
L_000002845b5a4db0 .concat [ 1 0 0 0], L_000002845b5a4d10;
L_000002845b5a5210 .concat [ 32 1 0 0], L_000002845b5a7a10, L_000002845b5a4db0;
L_000002845b5a53f0 .part L_000002845b537bb8, 31, 1;
L_000002845b5a5530 .concat [ 1 0 0 0], L_000002845b5a53f0;
L_000002845b5a5710 .concat [ 32 1 0 0], L_000002845b537bb8, L_000002845b5a5530;
L_000002845b5a57b0 .arith/sum 33, L_000002845b5a5210, L_000002845b5a5710;
L_000002845b5a5b70 .functor MUXZ 33, L_000002845b5a57b0, L_000002845b5a4c70, L_000002845b47ae60, C4<>;
L_000002845b5a5850 .part L_000002845b5a5b70, 0, 32;
L_000002845b5a5a30 .part L_000002845b5a5b70, 32, 1;
L_000002845b5a5c10 .part L_000002845b5a5850, 31, 1;
S_000002845b4e7bd0 .scope module, "t3_sum_t4" "fixed_32_add_sub" 6 264, 7 1 0, S_000002845b26b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b538080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b538038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4bc0 .functor XNOR 1, L_000002845b538080, L_000002845b538038, C4<0>, C4<0>;
L_000002845b5b5480 .functor XOR 1, L_000002845b5aa030, L_000002845b5aa530, C4<0>, C4<0>;
v000002845b4da1e0_0 .net/2u *"_ivl_0", 0 0, L_000002845b538038;  1 drivers
v000002845b4d8e80_0 .net *"_ivl_11", 0 0, L_000002845b5abd90;  1 drivers
v000002845b4d9e20_0 .net *"_ivl_12", 0 0, L_000002845b5ab570;  1 drivers
v000002845b4d9a60_0 .net *"_ivl_14", 32 0, L_000002845b5aadf0;  1 drivers
v000002845b4d9d80_0 .net *"_ivl_16", 32 0, L_000002845b5a9810;  1 drivers
v000002845b4da0a0_0 .net *"_ivl_19", 0 0, L_000002845b5a9a90;  1 drivers
v000002845b4d9b00_0 .net *"_ivl_2", 0 0, L_000002845b5b4bc0;  1 drivers
v000002845b4dadc0_0 .net *"_ivl_20", 0 0, L_000002845b5abb10;  1 drivers
v000002845b4d9060_0 .net *"_ivl_22", 32 0, L_000002845b5aae90;  1 drivers
v000002845b4db540_0 .net *"_ivl_25", 0 0, L_000002845b5abed0;  1 drivers
v000002845b4daaa0_0 .net *"_ivl_26", 0 0, L_000002845b5ab110;  1 drivers
v000002845b4da000_0 .net *"_ivl_28", 32 0, L_000002845b5a9bd0;  1 drivers
v000002845b4daf00_0 .net *"_ivl_30", 32 0, L_000002845b5abf70;  1 drivers
v000002845b4da320_0 .net *"_ivl_37", 0 0, L_000002845b5aa030;  1 drivers
v000002845b4da6e0_0 .net *"_ivl_39", 0 0, L_000002845b5aa530;  1 drivers
v000002845b4d8f20_0 .net *"_ivl_5", 0 0, L_000002845b5abc50;  1 drivers
v000002845b4db040_0 .net *"_ivl_6", 0 0, L_000002845b5ab9d0;  1 drivers
v000002845b4da780_0 .net *"_ivl_8", 32 0, L_000002845b5aba70;  1 drivers
v000002845b4da820_0 .net/s "a_in", 31 0, v000002845b4eb6c0_0;  1 drivers
v000002845b4db0e0_0 .net/s "b_in", 31 0, v000002845b4ec0c0_0;  1 drivers
v000002845b4d9ce0_0 .net "overflow", 0 0, L_000002845b5b5480;  1 drivers
v000002845b4d9ba0_0 .net "sub_n_add", 0 0, L_000002845b538080;  1 drivers
v000002845b4db180_0 .net/s "sum_diff_out", 31 0, L_000002845b5a9c70;  alias, 1 drivers
v000002845b4d97e0_0 .net/s "temp_result_wide", 32 0, L_000002845b5aa850;  1 drivers
L_000002845b5abc50 .part v000002845b4eb6c0_0, 31, 1;
L_000002845b5ab9d0 .concat [ 1 0 0 0], L_000002845b5abc50;
L_000002845b5aba70 .concat [ 32 1 0 0], v000002845b4eb6c0_0, L_000002845b5ab9d0;
L_000002845b5abd90 .part v000002845b4ec0c0_0, 31, 1;
L_000002845b5ab570 .concat [ 1 0 0 0], L_000002845b5abd90;
L_000002845b5aadf0 .concat [ 32 1 0 0], v000002845b4ec0c0_0, L_000002845b5ab570;
L_000002845b5a9810 .arith/sub 33, L_000002845b5aba70, L_000002845b5aadf0;
L_000002845b5a9a90 .part v000002845b4eb6c0_0, 31, 1;
L_000002845b5abb10 .concat [ 1 0 0 0], L_000002845b5a9a90;
L_000002845b5aae90 .concat [ 32 1 0 0], v000002845b4eb6c0_0, L_000002845b5abb10;
L_000002845b5abed0 .part v000002845b4ec0c0_0, 31, 1;
L_000002845b5ab110 .concat [ 1 0 0 0], L_000002845b5abed0;
L_000002845b5a9bd0 .concat [ 32 1 0 0], v000002845b4ec0c0_0, L_000002845b5ab110;
L_000002845b5abf70 .arith/sum 33, L_000002845b5aae90, L_000002845b5a9bd0;
L_000002845b5aa850 .functor MUXZ 33, L_000002845b5abf70, L_000002845b5a9810, L_000002845b5b4bc0, C4<>;
L_000002845b5a9c70 .part L_000002845b5aa850, 0, 32;
L_000002845b5aa030 .part L_000002845b5aa850, 32, 1;
L_000002845b5aa530 .part L_000002845b5a9c70, 31, 1;
S_000002845b4e6f50 .scope module, "t4" "fixed_32_mult" 6 245, 8 1 0, S_000002845b26b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b270 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b537f18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b3f99a0 .functor XNOR 1, L_000002845b5a9e50, L_000002845b537f18, C4<0>, C4<0>;
L_000002845b345e50 .functor AND 1, L_000002845b3f99a0, L_000002845b5ab4d0, C4<1>, C4<1>;
L_000002845b537f60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b53a0 .functor XNOR 1, L_000002845b5a9e50, L_000002845b537f60, C4<0>, C4<0>;
L_000002845b5b5870 .functor NOT 1, L_000002845b5a9ef0, C4<0>, C4<0>, C4<0>;
L_000002845b5b5410 .functor AND 1, L_000002845b5b53a0, L_000002845b5b5870, C4<1>, C4<1>;
v000002845b4d9240_0 .net/s *"_ivl_0", 63 0, L_000002845b5a9090;  1 drivers
v000002845b4d9560_0 .net/2u *"_ivl_16", 0 0, L_000002845b537f18;  1 drivers
v000002845b4db360_0 .net *"_ivl_18", 0 0, L_000002845b3f99a0;  1 drivers
v000002845b4da8c0_0 .net/s *"_ivl_2", 63 0, L_000002845b5aac10;  1 drivers
v000002845b4db400_0 .net *"_ivl_21", 0 0, L_000002845b5ab4d0;  1 drivers
v000002845b4da140_0 .net/2u *"_ivl_24", 0 0, L_000002845b537f60;  1 drivers
v000002845b4d9ec0_0 .net *"_ivl_26", 0 0, L_000002845b5b53a0;  1 drivers
v000002845b4dafa0_0 .net *"_ivl_29", 0 0, L_000002845b5a9ef0;  1 drivers
v000002845b4db4a0_0 .net *"_ivl_30", 0 0, L_000002845b5b5870;  1 drivers
v000002845b4dabe0_0 .net *"_ivl_6", 63 0, L_000002845b5aa210;  1 drivers
v000002845b4d9f60_0 .net *"_ivl_8", 55 0, L_000002845b5ab890;  1 drivers
v000002845b4da960_0 .net/s "a_in", 31 0, v000002845b4ec020_0;  1 drivers
v000002845b4da3c0_0 .net/s "b_in", 31 0, v000002845b4ec020_0;  alias, 1 drivers
v000002845b4d96a0_0 .net "expected_sign", 0 0, L_000002845b5a9e50;  1 drivers
v000002845b4dab40_0 .net "msb_of_product_full", 23 0, L_000002845b5a9950;  1 drivers
v000002845b4dad20_0 .net "overflow", 0 0, L_000002845b345e50;  1 drivers
v000002845b4d9100_0 .net/s "p_out", 31 0, L_000002845b5aaad0;  alias, 1 drivers
v000002845b4da280_0 .net/s "product_full", 63 0, L_000002845b5a98b0;  1 drivers
v000002845b4db220_0 .net "underflow_q", 0 0, L_000002845b5b5410;  1 drivers
L_000002845b5a9090 .extend/s 64, v000002845b4ec020_0;
L_000002845b5aac10 .extend/s 64, v000002845b4ec020_0;
L_000002845b5a98b0 .arith/mult 64, L_000002845b5a9090, L_000002845b5aac10;
L_000002845b5ab890 .part L_000002845b5a98b0, 8, 56;
L_000002845b5aa210 .extend/s 64, L_000002845b5ab890;
L_000002845b5aaad0 .part L_000002845b5aa210, 0, 32;
L_000002845b5a9e50 .part L_000002845b5aaad0, 31, 1;
L_000002845b5a9950 .part L_000002845b5a98b0, 40, 24;
L_000002845b5ab4d0 .reduce/or L_000002845b5a9950;
L_000002845b5a9ef0 .reduce/and L_000002845b5a9950;
S_000002845b4e7720 .scope module, "t4_par" "fixed_32_add_sub" 6 208, 7 1 0, S_000002845b26b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b537cd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b537c48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47afb0 .functor XNOR 1, L_000002845b537cd8, L_000002845b537c48, C4<0>, C4<0>;
L_000002845b47a990 .functor XOR 1, L_000002845b5a7bf0, L_000002845b5a7470, C4<0>, C4<0>;
v000002845b4dac80_0 .net/2u *"_ivl_0", 0 0, L_000002845b537c48;  1 drivers
v000002845b4d94c0_0 .net *"_ivl_11", 0 0, L_000002845b5a71f0;  1 drivers
v000002845b4da460_0 .net *"_ivl_12", 0 0, L_000002845b5a7fb0;  1 drivers
v000002845b4d92e0_0 .net *"_ivl_14", 32 0, L_000002845b5a8370;  1 drivers
v000002845b4d9380_0 .net *"_ivl_16", 32 0, L_000002845b5a8410;  1 drivers
v000002845b4d9600_0 .net *"_ivl_19", 0 0, L_000002845b5a8d70;  1 drivers
v000002845b4d9740_0 .net *"_ivl_2", 0 0, L_000002845b47afb0;  1 drivers
v000002845b4d9880_0 .net *"_ivl_20", 0 0, L_000002845b5a78d0;  1 drivers
v000002845b4d9920_0 .net *"_ivl_22", 32 0, L_000002845b5a8ff0;  1 drivers
v000002845b4d99c0_0 .net *"_ivl_25", 0 0, L_000002845b5a8730;  1 drivers
v000002845b4d9c40_0 .net *"_ivl_26", 0 0, L_000002845b5a7010;  1 drivers
v000002845b4eaea0_0 .net *"_ivl_28", 32 0, L_000002845b5a9590;  1 drivers
v000002845b4ebee0_0 .net *"_ivl_30", 32 0, L_000002845b5a7510;  1 drivers
v000002845b4ecac0_0 .net *"_ivl_37", 0 0, L_000002845b5a7bf0;  1 drivers
v000002845b4eb440_0 .net *"_ivl_39", 0 0, L_000002845b5a7470;  1 drivers
v000002845b4eaf40_0 .net *"_ivl_5", 0 0, L_000002845b5a9130;  1 drivers
v000002845b4ea900_0 .net *"_ivl_6", 0 0, L_000002845b5a82d0;  1 drivers
v000002845b4eb1c0_0 .net *"_ivl_8", 32 0, L_000002845b5a73d0;  1 drivers
v000002845b4ebd00_0 .net/s "a_in", 31 0, L_000002845b5a9270;  1 drivers
L_000002845b537c90 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b4ebc60_0 .net/s "b_in", 31 0, L_000002845b537c90;  1 drivers
v000002845b4eb760_0 .net "overflow", 0 0, L_000002845b47a990;  1 drivers
v000002845b4eaa40_0 .net "sub_n_add", 0 0, L_000002845b537cd8;  1 drivers
v000002845b4ec8e0_0 .net/s "sum_diff_out", 31 0, L_000002845b5a91d0;  alias, 1 drivers
v000002845b4eab80_0 .net/s "temp_result_wide", 32 0, L_000002845b5a8870;  1 drivers
L_000002845b5a9130 .part L_000002845b5a9270, 31, 1;
L_000002845b5a82d0 .concat [ 1 0 0 0], L_000002845b5a9130;
L_000002845b5a73d0 .concat [ 32 1 0 0], L_000002845b5a9270, L_000002845b5a82d0;
L_000002845b5a71f0 .part L_000002845b537c90, 31, 1;
L_000002845b5a7fb0 .concat [ 1 0 0 0], L_000002845b5a71f0;
L_000002845b5a8370 .concat [ 32 1 0 0], L_000002845b537c90, L_000002845b5a7fb0;
L_000002845b5a8410 .arith/sub 33, L_000002845b5a73d0, L_000002845b5a8370;
L_000002845b5a8d70 .part L_000002845b5a9270, 31, 1;
L_000002845b5a78d0 .concat [ 1 0 0 0], L_000002845b5a8d70;
L_000002845b5a8ff0 .concat [ 32 1 0 0], L_000002845b5a9270, L_000002845b5a78d0;
L_000002845b5a8730 .part L_000002845b537c90, 31, 1;
L_000002845b5a7010 .concat [ 1 0 0 0], L_000002845b5a8730;
L_000002845b5a9590 .concat [ 32 1 0 0], L_000002845b537c90, L_000002845b5a7010;
L_000002845b5a7510 .arith/sum 33, L_000002845b5a8ff0, L_000002845b5a9590;
L_000002845b5a8870 .functor MUXZ 33, L_000002845b5a7510, L_000002845b5a8410, L_000002845b47afb0, C4<>;
L_000002845b5a91d0 .part L_000002845b5a8870, 0, 32;
L_000002845b5a7bf0 .part L_000002845b5a8870, 32, 1;
L_000002845b5a7470 .part L_000002845b5a91d0, 31, 1;
S_000002845b4e7270 .scope module, "func_b_grad" "func" 4 286, 6 1 0, S_000002845b24e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_000002845b4effa0 .param/l "COMP_1" 1 6 45, C4<010>;
P_000002845b4effd8 .param/l "COMP_2" 1 6 46, C4<011>;
P_000002845b4f0010 .param/l "COMP_3" 1 6 47, C4<100>;
P_000002845b4f0048 .param/l "DONE" 1 6 48, C4<101>;
P_000002845b4f0080 .param/l "IDLE" 1 6 43, C4<000>;
P_000002845b4f00b8 .param/l "INIT" 1 6 44, C4<001>;
P_000002845b4f00f0 .param/l "MINUS_FIVE" 1 6 51, C4<11111111111111111111101100000000>;
P_000002845b4f0128 .param/l "MINUS_TWO" 1 6 52, C4<11111111111111111111111000000000>;
P_000002845b4f0160 .param/l "PLUS_FIVE" 1 6 53, C4<00000000000000000000010100000000>;
P_000002845b4f0198 .param/l "PLUS_TWO" 1 6 54, C4<00000000000000000000001000000000>;
v000002845b4f5770_0 .net *"_ivl_1", 0 0, L_000002845b5ac650;  1 drivers
v000002845b4f5ef0_0 .net *"_ivl_13", 0 0, L_000002845b5ad730;  1 drivers
v000002845b4f5090_0 .net *"_ivl_14", 15 0, L_000002845b5ac970;  1 drivers
v000002845b4f6710_0 .net *"_ivl_2", 15 0, L_000002845b5acab0;  1 drivers
v000002845b4f71b0_0 .net *"_ivl_21", 0 0, L_000002845b5ae4f0;  1 drivers
v000002845b4f58b0_0 .net *"_ivl_22", 15 0, L_000002845b5adcd0;  1 drivers
v000002845b4f67b0_0 .net *"_ivl_31", 0 0, L_000002845b5aeb30;  1 drivers
v000002845b4f5130_0 .net *"_ivl_32", 15 0, L_000002845b5aebd0;  1 drivers
v000002845b4f4af0_0 .net *"_ivl_7", 0 0, L_000002845b5ae090;  1 drivers
v000002845b4f5270_0 .net *"_ivl_8", 15 0, L_000002845b5ac830;  1 drivers
v000002845b4f5450_0 .net/s "a_in", 15 0, v000002845b52f800_0;  1 drivers
v000002845b4f54f0_0 .var/s "a_in_buffer", 15 0;
v000002845b4f4e10_0 .net/s "b_in", 15 0, v000002845b532960_0;  1 drivers
v000002845b4f5b30_0 .var/s "b_in_buffer", 15 0;
v000002845b4f6170_0 .net/s "c_in", 15 0, v000002845b532a00_0;  alias, 1 drivers
v000002845b4f5590_0 .var/s "c_in_buffer", 15 0;
v000002845b4f7110_0 .net "clk", 0 0, v000002845b533a40_0;  alias, 1 drivers
v000002845b4f5c70_0 .var "curr_state", 2 0;
v000002845b4f5630_0 .net/s "d_in", 15 0, v000002845b532f00_0;  alias, 1 drivers
v000002845b4f65d0_0 .var/s "d_in_buffer", 15 0;
v000002845b4f6f30_0 .net/s "final_value", 31 0, L_000002845b5baf90;  1 drivers
v000002845b4f5f90_0 .var "func_done", 0 0;
v000002845b4f4ff0_0 .var "next_state", 2 0;
v000002845b4f60d0_0 .var "overflow", 0 0;
v000002845b4f6850_0 .net "rst_n", 0 0, v000002845b530f20_0;  alias, 1 drivers
v000002845b4f6210_0 .net "start_func", 0 0, v000002845b531380_0;  alias, 1 drivers
v000002845b4f6df0_0 .net/s "term1", 31 0, L_000002845b5a1430;  1 drivers
v000002845b4f68f0_0 .net/s "term1_partial", 31 0, L_000002845b5ac010;  1 drivers
v000002845b4f6e90_0 .var/s "term1_partial_reg", 31 0;
v000002845b4f4a50_0 .net/s "term1_plus_term2", 31 0, L_000002845b59fef0;  1 drivers
v000002845b4f4b90_0 .var/s "term1_plus_term2_reg", 31 0;
v000002845b4f56d0_0 .var/s "term1_reg", 31 0;
v000002845b4f4c30_0 .net/s "term2", 31 0, L_000002845b5a0a30;  1 drivers
v000002845b4f7430_0 .net/s "term2_partial", 31 0, L_000002845b5ac470;  1 drivers
v000002845b4f8a10_0 .var/s "term2_partial_reg", 31 0;
v000002845b4f8970_0 .var/s "term2_reg", 31 0;
v000002845b4f8e70_0 .net/s "term3", 31 0, L_000002845b5a02b0;  1 drivers
v000002845b4f7930_0 .net/s "term3_partial", 31 0, L_000002845b5adeb0;  1 drivers
v000002845b4f7570_0 .var/s "term3_partial_reg", 31 0;
v000002845b4f7890_0 .net/s "term3_plus_term4", 31 0, L_000002845b5b9550;  1 drivers
v000002845b4f8c90_0 .var/s "term3_plus_term4_reg", 31 0;
v000002845b4f8d30_0 .var/s "term3_reg", 31 0;
v000002845b4f9370_0 .net/s "term4", 31 0, L_000002845b5a0170;  1 drivers
v000002845b4f79d0_0 .net/s "term4_partial", 31 0, L_000002845b5af3f0;  1 drivers
v000002845b4f9410_0 .var/s "term4_partial_reg", 31 0;
v000002845b4f7a70_0 .var/s "term4_reg", 31 0;
v000002845b4f9910_0 .var/s "z_out", 31 0;
E_000002845b42bd70 .event anyedge, v000002845b4f5c70_0, v000002845b4ea720_0;
L_000002845b5ac650 .part v000002845b4f5b30_0, 15, 1;
LS_000002845b5acab0_0_0 .concat [ 1 1 1 1], L_000002845b5ac650, L_000002845b5ac650, L_000002845b5ac650, L_000002845b5ac650;
LS_000002845b5acab0_0_4 .concat [ 1 1 1 1], L_000002845b5ac650, L_000002845b5ac650, L_000002845b5ac650, L_000002845b5ac650;
LS_000002845b5acab0_0_8 .concat [ 1 1 1 1], L_000002845b5ac650, L_000002845b5ac650, L_000002845b5ac650, L_000002845b5ac650;
LS_000002845b5acab0_0_12 .concat [ 1 1 1 1], L_000002845b5ac650, L_000002845b5ac650, L_000002845b5ac650, L_000002845b5ac650;
L_000002845b5acab0 .concat [ 4 4 4 4], LS_000002845b5acab0_0_0, LS_000002845b5acab0_0_4, LS_000002845b5acab0_0_8, LS_000002845b5acab0_0_12;
L_000002845b5ac0b0 .concat [ 16 16 0 0], v000002845b4f5b30_0, L_000002845b5acab0;
L_000002845b5ae090 .part v000002845b4f5b30_0, 15, 1;
LS_000002845b5ac830_0_0 .concat [ 1 1 1 1], L_000002845b5ae090, L_000002845b5ae090, L_000002845b5ae090, L_000002845b5ae090;
LS_000002845b5ac830_0_4 .concat [ 1 1 1 1], L_000002845b5ae090, L_000002845b5ae090, L_000002845b5ae090, L_000002845b5ae090;
LS_000002845b5ac830_0_8 .concat [ 1 1 1 1], L_000002845b5ae090, L_000002845b5ae090, L_000002845b5ae090, L_000002845b5ae090;
LS_000002845b5ac830_0_12 .concat [ 1 1 1 1], L_000002845b5ae090, L_000002845b5ae090, L_000002845b5ae090, L_000002845b5ae090;
L_000002845b5ac830 .concat [ 4 4 4 4], LS_000002845b5ac830_0_0, LS_000002845b5ac830_0_4, LS_000002845b5ac830_0_8, LS_000002845b5ac830_0_12;
L_000002845b5ad0f0 .concat [ 16 16 0 0], v000002845b4f5b30_0, L_000002845b5ac830;
L_000002845b5ad730 .part v000002845b4f65d0_0, 15, 1;
LS_000002845b5ac970_0_0 .concat [ 1 1 1 1], L_000002845b5ad730, L_000002845b5ad730, L_000002845b5ad730, L_000002845b5ad730;
LS_000002845b5ac970_0_4 .concat [ 1 1 1 1], L_000002845b5ad730, L_000002845b5ad730, L_000002845b5ad730, L_000002845b5ad730;
LS_000002845b5ac970_0_8 .concat [ 1 1 1 1], L_000002845b5ad730, L_000002845b5ad730, L_000002845b5ad730, L_000002845b5ad730;
LS_000002845b5ac970_0_12 .concat [ 1 1 1 1], L_000002845b5ad730, L_000002845b5ad730, L_000002845b5ad730, L_000002845b5ad730;
L_000002845b5ac970 .concat [ 4 4 4 4], LS_000002845b5ac970_0_0, LS_000002845b5ac970_0_4, LS_000002845b5ac970_0_8, LS_000002845b5ac970_0_12;
L_000002845b5adaf0 .concat [ 16 16 0 0], v000002845b4f65d0_0, L_000002845b5ac970;
L_000002845b5ae4f0 .part v000002845b4f5590_0, 15, 1;
LS_000002845b5adcd0_0_0 .concat [ 1 1 1 1], L_000002845b5ae4f0, L_000002845b5ae4f0, L_000002845b5ae4f0, L_000002845b5ae4f0;
LS_000002845b5adcd0_0_4 .concat [ 1 1 1 1], L_000002845b5ae4f0, L_000002845b5ae4f0, L_000002845b5ae4f0, L_000002845b5ae4f0;
LS_000002845b5adcd0_0_8 .concat [ 1 1 1 1], L_000002845b5ae4f0, L_000002845b5ae4f0, L_000002845b5ae4f0, L_000002845b5ae4f0;
LS_000002845b5adcd0_0_12 .concat [ 1 1 1 1], L_000002845b5ae4f0, L_000002845b5ae4f0, L_000002845b5ae4f0, L_000002845b5ae4f0;
L_000002845b5adcd0 .concat [ 4 4 4 4], LS_000002845b5adcd0_0_0, LS_000002845b5adcd0_0_4, LS_000002845b5adcd0_0_8, LS_000002845b5adcd0_0_12;
L_000002845b5ad410 .concat [ 16 16 0 0], v000002845b4f5590_0, L_000002845b5adcd0;
L_000002845b5aeb30 .part v000002845b4f54f0_0, 15, 1;
LS_000002845b5aebd0_0_0 .concat [ 1 1 1 1], L_000002845b5aeb30, L_000002845b5aeb30, L_000002845b5aeb30, L_000002845b5aeb30;
LS_000002845b5aebd0_0_4 .concat [ 1 1 1 1], L_000002845b5aeb30, L_000002845b5aeb30, L_000002845b5aeb30, L_000002845b5aeb30;
LS_000002845b5aebd0_0_8 .concat [ 1 1 1 1], L_000002845b5aeb30, L_000002845b5aeb30, L_000002845b5aeb30, L_000002845b5aeb30;
LS_000002845b5aebd0_0_12 .concat [ 1 1 1 1], L_000002845b5aeb30, L_000002845b5aeb30, L_000002845b5aeb30, L_000002845b5aeb30;
L_000002845b5aebd0 .concat [ 4 4 4 4], LS_000002845b5aebd0_0_0, LS_000002845b5aebd0_0_4, LS_000002845b5aebd0_0_8, LS_000002845b5aebd0_0_12;
L_000002845b5af030 .concat [ 16 16 0 0], v000002845b4f54f0_0, L_000002845b5aebd0;
S_000002845b4e78b0 .scope module, "final_val" "fixed_32_add_sub" 6 276, 7 1 0, S_000002845b4e7270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b538860 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b538818 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b54f0 .functor XNOR 1, L_000002845b538860, L_000002845b538818, C4<0>, C4<0>;
L_000002845b5b43e0 .functor XOR 1, L_000002845b5b8f10, L_000002845b5ba1d0, C4<0>, C4<0>;
v000002845b4ec160_0 .net/2u *"_ivl_0", 0 0, L_000002845b538818;  1 drivers
v000002845b4ec340_0 .net *"_ivl_11", 0 0, L_000002845b5bab30;  1 drivers
v000002845b4ec3e0_0 .net *"_ivl_12", 0 0, L_000002845b5babd0;  1 drivers
v000002845b4ec480_0 .net *"_ivl_14", 32 0, L_000002845b5badb0;  1 drivers
v000002845b4ee0a0_0 .net *"_ivl_16", 32 0, L_000002845b5bad10;  1 drivers
v000002845b4eee60_0 .net *"_ivl_19", 0 0, L_000002845b5b9370;  1 drivers
v000002845b4ee140_0 .net *"_ivl_2", 0 0, L_000002845b5b54f0;  1 drivers
v000002845b4ef220_0 .net *"_ivl_20", 0 0, L_000002845b5bae50;  1 drivers
v000002845b4ef540_0 .net *"_ivl_22", 32 0, L_000002845b5ba3b0;  1 drivers
v000002845b4ef180_0 .net *"_ivl_25", 0 0, L_000002845b5baef0;  1 drivers
v000002845b4eeb40_0 .net *"_ivl_26", 0 0, L_000002845b5b9f50;  1 drivers
v000002845b4ed380_0 .net *"_ivl_28", 32 0, L_000002845b5b90f0;  1 drivers
v000002845b4ed740_0 .net *"_ivl_30", 32 0, L_000002845b5b9190;  1 drivers
v000002845b4ef0e0_0 .net *"_ivl_37", 0 0, L_000002845b5b8f10;  1 drivers
v000002845b4eefa0_0 .net *"_ivl_39", 0 0, L_000002845b5ba1d0;  1 drivers
v000002845b4ed600_0 .net *"_ivl_5", 0 0, L_000002845b5bb3f0;  1 drivers
v000002845b4ee780_0 .net *"_ivl_6", 0 0, L_000002845b5ba4f0;  1 drivers
v000002845b4ed2e0_0 .net *"_ivl_8", 32 0, L_000002845b5bac70;  1 drivers
v000002845b4edf60_0 .net/s "a_in", 31 0, v000002845b4f4b90_0;  1 drivers
v000002845b4ee640_0 .net/s "b_in", 31 0, v000002845b4f8c90_0;  1 drivers
v000002845b4ef040_0 .net "overflow", 0 0, L_000002845b5b43e0;  1 drivers
v000002845b4ed100_0 .net "sub_n_add", 0 0, L_000002845b538860;  1 drivers
v000002845b4ef2c0_0 .net/s "sum_diff_out", 31 0, L_000002845b5baf90;  alias, 1 drivers
v000002845b4ef360_0 .net/s "temp_result_wide", 32 0, L_000002845b5b9410;  1 drivers
L_000002845b5bb3f0 .part v000002845b4f4b90_0, 31, 1;
L_000002845b5ba4f0 .concat [ 1 0 0 0], L_000002845b5bb3f0;
L_000002845b5bac70 .concat [ 32 1 0 0], v000002845b4f4b90_0, L_000002845b5ba4f0;
L_000002845b5bab30 .part v000002845b4f8c90_0, 31, 1;
L_000002845b5babd0 .concat [ 1 0 0 0], L_000002845b5bab30;
L_000002845b5badb0 .concat [ 32 1 0 0], v000002845b4f8c90_0, L_000002845b5babd0;
L_000002845b5bad10 .arith/sub 33, L_000002845b5bac70, L_000002845b5badb0;
L_000002845b5b9370 .part v000002845b4f4b90_0, 31, 1;
L_000002845b5bae50 .concat [ 1 0 0 0], L_000002845b5b9370;
L_000002845b5ba3b0 .concat [ 32 1 0 0], v000002845b4f4b90_0, L_000002845b5bae50;
L_000002845b5baef0 .part v000002845b4f8c90_0, 31, 1;
L_000002845b5b9f50 .concat [ 1 0 0 0], L_000002845b5baef0;
L_000002845b5b90f0 .concat [ 32 1 0 0], v000002845b4f8c90_0, L_000002845b5b9f50;
L_000002845b5b9190 .arith/sum 33, L_000002845b5ba3b0, L_000002845b5b90f0;
L_000002845b5b9410 .functor MUXZ 33, L_000002845b5b9190, L_000002845b5bad10, L_000002845b5b54f0, C4<>;
L_000002845b5baf90 .part L_000002845b5b9410, 0, 32;
L_000002845b5b8f10 .part L_000002845b5b9410, 32, 1;
L_000002845b5ba1d0 .part L_000002845b5baf90, 31, 1;
S_000002845b4e7a40 .scope module, "t1" "fixed_32_add_sub" 6 221, 7 1 0, S_000002845b4e7270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b538500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b538470 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b45a0 .functor XNOR 1, L_000002845b538500, L_000002845b538470, C4<0>, C4<0>;
L_000002845b5b48b0 .functor XOR 1, L_000002845b5a0cb0, L_000002845b5a0fd0, C4<0>, C4<0>;
v000002845b4eed20_0 .net/2u *"_ivl_0", 0 0, L_000002845b538470;  1 drivers
v000002845b4ee5a0_0 .net *"_ivl_11", 0 0, L_000002845b5aee50;  1 drivers
v000002845b4ee320_0 .net *"_ivl_12", 0 0, L_000002845b5af0d0;  1 drivers
v000002845b4ed560_0 .net *"_ivl_14", 32 0, L_000002845b5af530;  1 drivers
v000002845b4ee000_0 .net *"_ivl_16", 32 0, L_000002845b5af5d0;  1 drivers
v000002845b4edce0_0 .net *"_ivl_19", 0 0, L_000002845b5af210;  1 drivers
v000002845b4ee1e0_0 .net *"_ivl_2", 0 0, L_000002845b5b45a0;  1 drivers
v000002845b4eef00_0 .net *"_ivl_20", 0 0, L_000002845b5af670;  1 drivers
v000002845b4eebe0_0 .net *"_ivl_22", 32 0, L_000002845b5af2b0;  1 drivers
v000002845b4ee280_0 .net *"_ivl_25", 0 0, L_000002845b5af350;  1 drivers
v000002845b4ee3c0_0 .net *"_ivl_26", 0 0, L_000002845b5ae810;  1 drivers
v000002845b4ed420_0 .net *"_ivl_28", 32 0, L_000002845b5ae950;  1 drivers
v000002845b4eda60_0 .net *"_ivl_30", 32 0, L_000002845b5a07b0;  1 drivers
v000002845b4ecfc0_0 .net *"_ivl_37", 0 0, L_000002845b5a0cb0;  1 drivers
v000002845b4ed060_0 .net *"_ivl_39", 0 0, L_000002845b5a0fd0;  1 drivers
v000002845b4ee6e0_0 .net *"_ivl_5", 0 0, L_000002845b5aed10;  1 drivers
v000002845b4ee8c0_0 .net *"_ivl_6", 0 0, L_000002845b5aeef0;  1 drivers
v000002845b4eeaa0_0 .net *"_ivl_8", 32 0, L_000002845b5af490;  1 drivers
v000002845b4eec80_0 .net/s "a_in", 31 0, v000002845b4f6e90_0;  1 drivers
L_000002845b5384b8 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v000002845b4edd80_0 .net/s "b_in", 31 0, L_000002845b5384b8;  1 drivers
v000002845b4ef400_0 .net "overflow", 0 0, L_000002845b5b48b0;  1 drivers
v000002845b4ed6a0_0 .net "sub_n_add", 0 0, L_000002845b538500;  1 drivers
v000002845b4ed880_0 .net/s "sum_diff_out", 31 0, L_000002845b5a1430;  alias, 1 drivers
v000002845b4ed7e0_0 .net/s "temp_result_wide", 32 0, L_000002845b59fc70;  1 drivers
L_000002845b5aed10 .part v000002845b4f6e90_0, 31, 1;
L_000002845b5aeef0 .concat [ 1 0 0 0], L_000002845b5aed10;
L_000002845b5af490 .concat [ 32 1 0 0], v000002845b4f6e90_0, L_000002845b5aeef0;
L_000002845b5aee50 .part L_000002845b5384b8, 31, 1;
L_000002845b5af0d0 .concat [ 1 0 0 0], L_000002845b5aee50;
L_000002845b5af530 .concat [ 32 1 0 0], L_000002845b5384b8, L_000002845b5af0d0;
L_000002845b5af5d0 .arith/sub 33, L_000002845b5af490, L_000002845b5af530;
L_000002845b5af210 .part v000002845b4f6e90_0, 31, 1;
L_000002845b5af670 .concat [ 1 0 0 0], L_000002845b5af210;
L_000002845b5af2b0 .concat [ 32 1 0 0], v000002845b4f6e90_0, L_000002845b5af670;
L_000002845b5af350 .part L_000002845b5384b8, 31, 1;
L_000002845b5ae810 .concat [ 1 0 0 0], L_000002845b5af350;
L_000002845b5ae950 .concat [ 32 1 0 0], L_000002845b5384b8, L_000002845b5ae810;
L_000002845b5a07b0 .arith/sum 33, L_000002845b5af2b0, L_000002845b5ae950;
L_000002845b59fc70 .functor MUXZ 33, L_000002845b5a07b0, L_000002845b5af5d0, L_000002845b5b45a0, C4<>;
L_000002845b5a1430 .part L_000002845b59fc70, 0, 32;
L_000002845b5a0cb0 .part L_000002845b59fc70, 32, 1;
L_000002845b5a0fd0 .part L_000002845b5a1430, 31, 1;
S_000002845b4e6dc0 .scope module, "t1_par" "fixed_32_mult" 6 183, 8 1 0, S_000002845b4e7270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b9f0 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b538158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4760 .functor XNOR 1, L_000002845b5acb50, L_000002845b538158, C4<0>, C4<0>;
L_000002845b5b5020 .functor AND 1, L_000002845b5b4760, L_000002845b5acc90, C4<1>, C4<1>;
L_000002845b5381a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b5090 .functor XNOR 1, L_000002845b5acb50, L_000002845b5381a0, C4<0>, C4<0>;
L_000002845b5b5aa0 .functor NOT 1, L_000002845b5aca10, C4<0>, C4<0>, C4<0>;
L_000002845b5b44c0 .functor AND 1, L_000002845b5b5090, L_000002845b5b5aa0, C4<1>, C4<1>;
v000002845b4ed920_0 .net/s *"_ivl_0", 63 0, L_000002845b5ac330;  1 drivers
v000002845b4ed9c0_0 .net/2u *"_ivl_16", 0 0, L_000002845b538158;  1 drivers
v000002845b4ecf20_0 .net *"_ivl_18", 0 0, L_000002845b5b4760;  1 drivers
v000002845b4edb00_0 .net/s *"_ivl_2", 63 0, L_000002845b5acdd0;  1 drivers
v000002845b4ee460_0 .net *"_ivl_21", 0 0, L_000002845b5acc90;  1 drivers
v000002845b4ed1a0_0 .net/2u *"_ivl_24", 0 0, L_000002845b5381a0;  1 drivers
v000002845b4eedc0_0 .net *"_ivl_26", 0 0, L_000002845b5b5090;  1 drivers
v000002845b4ee500_0 .net *"_ivl_29", 0 0, L_000002845b5aca10;  1 drivers
v000002845b4ef4a0_0 .net *"_ivl_30", 0 0, L_000002845b5b5aa0;  1 drivers
v000002845b4ecde0_0 .net *"_ivl_6", 63 0, L_000002845b5ad9b0;  1 drivers
v000002845b4edba0_0 .net *"_ivl_8", 55 0, L_000002845b5adff0;  1 drivers
v000002845b4ed240_0 .net/s "a_in", 31 0, L_000002845b5ac0b0;  1 drivers
v000002845b4ece80_0 .net/s "b_in", 31 0, L_000002845b5ad0f0;  1 drivers
v000002845b4ed4c0_0 .net "expected_sign", 0 0, L_000002845b5acb50;  1 drivers
v000002845b4edc40_0 .net "msb_of_product_full", 23 0, L_000002845b5adc30;  1 drivers
v000002845b4ede20_0 .net "overflow", 0 0, L_000002845b5b5020;  1 drivers
v000002845b4edec0_0 .net/s "p_out", 31 0, L_000002845b5ac010;  alias, 1 drivers
v000002845b4ee820_0 .net/s "product_full", 63 0, L_000002845b5ac3d0;  1 drivers
v000002845b4ee960_0 .net "underflow_q", 0 0, L_000002845b5b44c0;  1 drivers
L_000002845b5ac330 .extend/s 64, L_000002845b5ac0b0;
L_000002845b5acdd0 .extend/s 64, L_000002845b5ad0f0;
L_000002845b5ac3d0 .arith/mult 64, L_000002845b5ac330, L_000002845b5acdd0;
L_000002845b5adff0 .part L_000002845b5ac3d0, 8, 56;
L_000002845b5ad9b0 .extend/s 64, L_000002845b5adff0;
L_000002845b5ac010 .part L_000002845b5ad9b0, 0, 32;
L_000002845b5acb50 .part L_000002845b5ac010, 31, 1;
L_000002845b5adc30 .part L_000002845b5ac3d0, 40, 24;
L_000002845b5acc90 .reduce/or L_000002845b5adc30;
L_000002845b5aca10 .reduce/and L_000002845b5adc30;
S_000002845b4e7400 .scope module, "t1_sum_t2" "fixed_32_add_sub" 6 256, 7 1 0, S_000002845b4e7270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b538740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5386f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4530 .functor XNOR 1, L_000002845b538740, L_000002845b5386f8, C4<0>, C4<0>;
L_000002845b5b41b0 .functor XOR 1, L_000002845b5a0c10, L_000002845b5a0df0, C4<0>, C4<0>;
v000002845b4eea00_0 .net/2u *"_ivl_0", 0 0, L_000002845b5386f8;  1 drivers
v000002845b4efa40_0 .net *"_ivl_11", 0 0, L_000002845b5a0850;  1 drivers
v000002845b4efcc0_0 .net *"_ivl_12", 0 0, L_000002845b5a1a70;  1 drivers
v000002845b4ef9a0_0 .net *"_ivl_14", 32 0, L_000002845b5a0b70;  1 drivers
v000002845b4efae0_0 .net *"_ivl_16", 32 0, L_000002845b59fbd0;  1 drivers
v000002845b4efc20_0 .net *"_ivl_19", 0 0, L_000002845b5a1250;  1 drivers
v000002845b4ef720_0 .net *"_ivl_2", 0 0, L_000002845b5b4530;  1 drivers
v000002845b4efb80_0 .net *"_ivl_20", 0 0, L_000002845b59fdb0;  1 drivers
v000002845b4ef5e0_0 .net *"_ivl_22", 32 0, L_000002845b5a12f0;  1 drivers
v000002845b4ef680_0 .net *"_ivl_25", 0 0, L_000002845b5a1570;  1 drivers
v000002845b4ef7c0_0 .net *"_ivl_26", 0 0, L_000002845b5a03f0;  1 drivers
v000002845b4ef860_0 .net *"_ivl_28", 32 0, L_000002845b5a0490;  1 drivers
v000002845b4ef900_0 .net *"_ivl_30", 32 0, L_000002845b5a0f30;  1 drivers
v000002845b4ea2c0_0 .net *"_ivl_37", 0 0, L_000002845b5a0c10;  1 drivers
v000002845b4ea0e0_0 .net *"_ivl_39", 0 0, L_000002845b5a0df0;  1 drivers
v000002845b4e8380_0 .net *"_ivl_5", 0 0, L_000002845b5a1c50;  1 drivers
v000002845b4e9c80_0 .net *"_ivl_6", 0 0, L_000002845b5a0990;  1 drivers
v000002845b4e8600_0 .net *"_ivl_8", 32 0, L_000002845b59fd10;  1 drivers
v000002845b4ea4a0_0 .net/s "a_in", 31 0, v000002845b4f56d0_0;  1 drivers
v000002845b4ea360_0 .net/s "b_in", 31 0, v000002845b4f8970_0;  1 drivers
v000002845b4e8240_0 .net "overflow", 0 0, L_000002845b5b41b0;  1 drivers
v000002845b4e84c0_0 .net "sub_n_add", 0 0, L_000002845b538740;  1 drivers
v000002845b4e87e0_0 .net/s "sum_diff_out", 31 0, L_000002845b59fef0;  alias, 1 drivers
v000002845b4e8100_0 .net/s "temp_result_wide", 32 0, L_000002845b5a0030;  1 drivers
L_000002845b5a1c50 .part v000002845b4f56d0_0, 31, 1;
L_000002845b5a0990 .concat [ 1 0 0 0], L_000002845b5a1c50;
L_000002845b59fd10 .concat [ 32 1 0 0], v000002845b4f56d0_0, L_000002845b5a0990;
L_000002845b5a0850 .part v000002845b4f8970_0, 31, 1;
L_000002845b5a1a70 .concat [ 1 0 0 0], L_000002845b5a0850;
L_000002845b5a0b70 .concat [ 32 1 0 0], v000002845b4f8970_0, L_000002845b5a1a70;
L_000002845b59fbd0 .arith/sub 33, L_000002845b59fd10, L_000002845b5a0b70;
L_000002845b5a1250 .part v000002845b4f56d0_0, 31, 1;
L_000002845b59fdb0 .concat [ 1 0 0 0], L_000002845b5a1250;
L_000002845b5a12f0 .concat [ 32 1 0 0], v000002845b4f56d0_0, L_000002845b59fdb0;
L_000002845b5a1570 .part v000002845b4f8970_0, 31, 1;
L_000002845b5a03f0 .concat [ 1 0 0 0], L_000002845b5a1570;
L_000002845b5a0490 .concat [ 32 1 0 0], v000002845b4f8970_0, L_000002845b5a03f0;
L_000002845b5a0f30 .arith/sum 33, L_000002845b5a12f0, L_000002845b5a0490;
L_000002845b5a0030 .functor MUXZ 33, L_000002845b5a0f30, L_000002845b59fbd0, L_000002845b5b4530, C4<>;
L_000002845b59fef0 .part L_000002845b5a0030, 0, 32;
L_000002845b5a0c10 .part L_000002845b5a0030, 32, 1;
L_000002845b5a0df0 .part L_000002845b59fef0, 31, 1;
S_000002845b4e70e0 .scope module, "t2" "fixed_32_mult" 6 229, 8 1 0, S_000002845b4e7270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42ba30 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b538548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4990 .functor XNOR 1, L_000002845b5a1d90, L_000002845b538548, C4<0>, C4<0>;
L_000002845b5b47d0 .functor AND 1, L_000002845b5b4990, L_000002845b5a0710, C4<1>, C4<1>;
L_000002845b538590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b5b10 .functor XNOR 1, L_000002845b5a1d90, L_000002845b538590, C4<0>, C4<0>;
L_000002845b5b4610 .functor NOT 1, L_000002845b5a17f0, C4<0>, C4<0>, C4<0>;
L_000002845b5b5b80 .functor AND 1, L_000002845b5b5b10, L_000002845b5b4610, C4<1>, C4<1>;
v000002845b4e7e80_0 .net/s *"_ivl_0", 63 0, L_000002845b59fe50;  1 drivers
v000002845b4e8e20_0 .net/2u *"_ivl_16", 0 0, L_000002845b538548;  1 drivers
v000002845b4e8a60_0 .net *"_ivl_18", 0 0, L_000002845b5b4990;  1 drivers
v000002845b4e8d80_0 .net/s *"_ivl_2", 63 0, L_000002845b5a05d0;  1 drivers
v000002845b4e9f00_0 .net *"_ivl_21", 0 0, L_000002845b5a0710;  1 drivers
v000002845b4ea400_0 .net/2u *"_ivl_24", 0 0, L_000002845b538590;  1 drivers
v000002845b4e9dc0_0 .net *"_ivl_26", 0 0, L_000002845b5b5b10;  1 drivers
v000002845b4e90a0_0 .net *"_ivl_29", 0 0, L_000002845b5a17f0;  1 drivers
v000002845b4ea220_0 .net *"_ivl_30", 0 0, L_000002845b5b4610;  1 drivers
v000002845b4e8ec0_0 .net *"_ivl_6", 63 0, L_000002845b5a0e90;  1 drivers
v000002845b4ea180_0 .net *"_ivl_8", 55 0, L_000002845b59f8b0;  1 drivers
v000002845b4e9b40_0 .net/s "a_in", 31 0, v000002845b4f8a10_0;  1 drivers
v000002845b4e8420_0 .net/s "b_in", 31 0, v000002845b4f8a10_0;  alias, 1 drivers
v000002845b4e8740_0 .net "expected_sign", 0 0, L_000002845b5a1d90;  1 drivers
v000002845b4e9500_0 .net "msb_of_product_full", 23 0, L_000002845b59ff90;  1 drivers
v000002845b4e7de0_0 .net "overflow", 0 0, L_000002845b5b47d0;  1 drivers
v000002845b4ea540_0 .net/s "p_out", 31 0, L_000002845b5a0a30;  alias, 1 drivers
v000002845b4e8f60_0 .net/s "product_full", 63 0, L_000002845b5a1890;  1 drivers
v000002845b4e8920_0 .net "underflow_q", 0 0, L_000002845b5b5b80;  1 drivers
L_000002845b59fe50 .extend/s 64, v000002845b4f8a10_0;
L_000002845b5a05d0 .extend/s 64, v000002845b4f8a10_0;
L_000002845b5a1890 .arith/mult 64, L_000002845b59fe50, L_000002845b5a05d0;
L_000002845b59f8b0 .part L_000002845b5a1890, 8, 56;
L_000002845b5a0e90 .extend/s 64, L_000002845b59f8b0;
L_000002845b5a0a30 .part L_000002845b5a0e90, 0, 32;
L_000002845b5a1d90 .part L_000002845b5a0a30, 31, 1;
L_000002845b59ff90 .part L_000002845b5a1890, 40, 24;
L_000002845b5a0710 .reduce/or L_000002845b59ff90;
L_000002845b5a17f0 .reduce/and L_000002845b59ff90;
S_000002845b4e7590 .scope module, "t2_par" "fixed_32_mult" 6 192, 8 1 0, S_000002845b4e7270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42ba70 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b5381e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b5100 .functor XNOR 1, L_000002845b5ac510, L_000002845b5381e8, C4<0>, C4<0>;
L_000002845b5b58e0 .functor AND 1, L_000002845b5b5100, L_000002845b5adf50, C4<1>, C4<1>;
L_000002845b538230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b5790 .functor XNOR 1, L_000002845b5ac510, L_000002845b538230, C4<0>, C4<0>;
L_000002845b5b5170 .functor NOT 1, L_000002845b5ad870, C4<0>, C4<0>, C4<0>;
L_000002845b5b4300 .functor AND 1, L_000002845b5b5790, L_000002845b5b5170, C4<1>, C4<1>;
v000002845b4e9000_0 .net/s *"_ivl_0", 63 0, L_000002845b5ad7d0;  1 drivers
v000002845b4e82e0_0 .net/2u *"_ivl_16", 0 0, L_000002845b5381e8;  1 drivers
v000002845b4e9140_0 .net *"_ivl_18", 0 0, L_000002845b5b5100;  1 drivers
v000002845b4e9640_0 .net/s *"_ivl_2", 63 0, L_000002845b5ae630;  1 drivers
v000002845b4e96e0_0 .net *"_ivl_21", 0 0, L_000002845b5adf50;  1 drivers
v000002845b4e9280_0 .net/2u *"_ivl_24", 0 0, L_000002845b538230;  1 drivers
v000002845b4e95a0_0 .net *"_ivl_26", 0 0, L_000002845b5b5790;  1 drivers
v000002845b4e86a0_0 .net *"_ivl_29", 0 0, L_000002845b5ad870;  1 drivers
v000002845b4e9320_0 .net *"_ivl_30", 0 0, L_000002845b5b5170;  1 drivers
v000002845b4e8560_0 .net *"_ivl_6", 63 0, L_000002845b5acbf0;  1 drivers
v000002845b4e91e0_0 .net *"_ivl_8", 55 0, L_000002845b5ada50;  1 drivers
v000002845b4e8880_0 .net/s "a_in", 31 0, L_000002845b5adaf0;  1 drivers
L_000002845b538278 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b4e9e60_0 .net/s "b_in", 31 0, L_000002845b538278;  1 drivers
v000002845b4e9fa0_0 .net "expected_sign", 0 0, L_000002845b5ac510;  1 drivers
v000002845b4e93c0_0 .net "msb_of_product_full", 23 0, L_000002845b5ad2d0;  1 drivers
v000002845b4e7f20_0 .net "overflow", 0 0, L_000002845b5b58e0;  1 drivers
v000002845b4e9460_0 .net/s "p_out", 31 0, L_000002845b5ac470;  alias, 1 drivers
v000002845b4e8b00_0 .net/s "product_full", 63 0, L_000002845b5ad5f0;  1 drivers
v000002845b4e9aa0_0 .net "underflow_q", 0 0, L_000002845b5b4300;  1 drivers
L_000002845b5ad7d0 .extend/s 64, L_000002845b5adaf0;
L_000002845b5ae630 .extend/s 64, L_000002845b538278;
L_000002845b5ad5f0 .arith/mult 64, L_000002845b5ad7d0, L_000002845b5ae630;
L_000002845b5ada50 .part L_000002845b5ad5f0, 8, 56;
L_000002845b5acbf0 .extend/s 64, L_000002845b5ada50;
L_000002845b5ac470 .part L_000002845b5acbf0, 0, 32;
L_000002845b5ac510 .part L_000002845b5ac470, 31, 1;
L_000002845b5ad2d0 .part L_000002845b5ad5f0, 40, 24;
L_000002845b5adf50 .reduce/or L_000002845b5ad2d0;
L_000002845b5ad870 .reduce/and L_000002845b5ad2d0;
S_000002845b4f1810 .scope module, "t3" "fixed_32_mult" 6 237, 8 1 0, S_000002845b4e7270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b2b0 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b5385d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4e60 .functor XNOR 1, L_000002845b59fb30, L_000002845b5385d8, C4<0>, C4<0>;
L_000002845b5b5640 .functor AND 1, L_000002845b5b4e60, L_000002845b5a08f0, C4<1>, C4<1>;
L_000002845b538620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4450 .functor XNOR 1, L_000002845b59fb30, L_000002845b538620, C4<0>, C4<0>;
L_000002845b5b40d0 .functor NOT 1, L_000002845b59f9f0, C4<0>, C4<0>, C4<0>;
L_000002845b5b5bf0 .functor AND 1, L_000002845b5b4450, L_000002845b5b40d0, C4<1>, C4<1>;
v000002845b4e89c0_0 .net/s *"_ivl_0", 63 0, L_000002845b59f950;  1 drivers
v000002845b4e9be0_0 .net/2u *"_ivl_16", 0 0, L_000002845b5385d8;  1 drivers
v000002845b4e7fc0_0 .net *"_ivl_18", 0 0, L_000002845b5b4e60;  1 drivers
v000002845b4e8ba0_0 .net/s *"_ivl_2", 63 0, L_000002845b5a1070;  1 drivers
v000002845b4e9780_0 .net *"_ivl_21", 0 0, L_000002845b5a08f0;  1 drivers
v000002845b4ea040_0 .net/2u *"_ivl_24", 0 0, L_000002845b538620;  1 drivers
v000002845b4e9820_0 .net *"_ivl_26", 0 0, L_000002845b5b4450;  1 drivers
v000002845b4e98c0_0 .net *"_ivl_29", 0 0, L_000002845b59f9f0;  1 drivers
v000002845b4e8c40_0 .net *"_ivl_30", 0 0, L_000002845b5b40d0;  1 drivers
v000002845b4e9960_0 .net *"_ivl_6", 63 0, L_000002845b5a1110;  1 drivers
v000002845b4e8ce0_0 .net *"_ivl_8", 55 0, L_000002845b5a0670;  1 drivers
v000002845b4e9a00_0 .net/s "a_in", 31 0, v000002845b4f7570_0;  1 drivers
v000002845b4e9d20_0 .net/s "b_in", 31 0, v000002845b4f7570_0;  alias, 1 drivers
v000002845b4e8060_0 .net "expected_sign", 0 0, L_000002845b59fb30;  1 drivers
v000002845b4e81a0_0 .net "msb_of_product_full", 23 0, L_000002845b5a0530;  1 drivers
v000002845b4f2e30_0 .net "overflow", 0 0, L_000002845b5b5640;  1 drivers
v000002845b4f2ed0_0 .net/s "p_out", 31 0, L_000002845b5a02b0;  alias, 1 drivers
v000002845b4f2390_0 .net/s "product_full", 63 0, L_000002845b5a1e30;  1 drivers
v000002845b4f2890_0 .net "underflow_q", 0 0, L_000002845b5b5bf0;  1 drivers
L_000002845b59f950 .extend/s 64, v000002845b4f7570_0;
L_000002845b5a1070 .extend/s 64, v000002845b4f7570_0;
L_000002845b5a1e30 .arith/mult 64, L_000002845b59f950, L_000002845b5a1070;
L_000002845b5a0670 .part L_000002845b5a1e30, 8, 56;
L_000002845b5a1110 .extend/s 64, L_000002845b5a0670;
L_000002845b5a02b0 .part L_000002845b5a1110, 0, 32;
L_000002845b59fb30 .part L_000002845b5a02b0, 31, 1;
L_000002845b5a0530 .part L_000002845b5a1e30, 40, 24;
L_000002845b5a08f0 .reduce/or L_000002845b5a0530;
L_000002845b59f9f0 .reduce/and L_000002845b5a0530;
S_000002845b4f19a0 .scope module, "t3_par" "fixed_32_add_sub" 6 200, 7 1 0, S_000002845b4e7270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b538350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5382c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4140 .functor XNOR 1, L_000002845b538350, L_000002845b5382c0, C4<0>, C4<0>;
L_000002845b5b5a30 .functor XOR 1, L_000002845b5ad370, L_000002845b5ae770, C4<0>, C4<0>;
v000002845b4f22f0_0 .net/2u *"_ivl_0", 0 0, L_000002845b5382c0;  1 drivers
v000002845b4f4870_0 .net *"_ivl_11", 0 0, L_000002845b5ac8d0;  1 drivers
v000002845b4f2cf0_0 .net *"_ivl_12", 0 0, L_000002845b5ae590;  1 drivers
v000002845b4f2930_0 .net *"_ivl_14", 32 0, L_000002845b5ace70;  1 drivers
v000002845b4f2610_0 .net *"_ivl_16", 32 0, L_000002845b5ac790;  1 drivers
v000002845b4f29d0_0 .net *"_ivl_19", 0 0, L_000002845b5ad230;  1 drivers
v000002845b4f27f0_0 .net *"_ivl_2", 0 0, L_000002845b5b4140;  1 drivers
v000002845b4f2a70_0 .net *"_ivl_20", 0 0, L_000002845b5acf10;  1 drivers
v000002845b4f4910_0 .net *"_ivl_22", 32 0, L_000002845b5ae3b0;  1 drivers
v000002845b4f3830_0 .net *"_ivl_25", 0 0, L_000002845b5ac5b0;  1 drivers
v000002845b4f3970_0 .net *"_ivl_26", 0 0, L_000002845b5acfb0;  1 drivers
v000002845b4f2430_0 .net *"_ivl_28", 32 0, L_000002845b5ad050;  1 drivers
v000002845b4f2d90_0 .net *"_ivl_30", 32 0, L_000002845b5ae6d0;  1 drivers
v000002845b4f36f0_0 .net *"_ivl_37", 0 0, L_000002845b5ad370;  1 drivers
v000002845b4f24d0_0 .net *"_ivl_39", 0 0, L_000002845b5ae770;  1 drivers
v000002845b4f4050_0 .net *"_ivl_5", 0 0, L_000002845b5acd30;  1 drivers
v000002845b4f2f70_0 .net *"_ivl_6", 0 0, L_000002845b5add70;  1 drivers
v000002845b4f3f10_0 .net *"_ivl_8", 32 0, L_000002845b5ac6f0;  1 drivers
v000002845b4f3790_0 .net/s "a_in", 31 0, L_000002845b5ad410;  1 drivers
L_000002845b538308 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b4f4730_0 .net/s "b_in", 31 0, L_000002845b538308;  1 drivers
v000002845b4f4550_0 .net "overflow", 0 0, L_000002845b5b5a30;  1 drivers
v000002845b4f2250_0 .net "sub_n_add", 0 0, L_000002845b538350;  1 drivers
v000002845b4f2b10_0 .net/s "sum_diff_out", 31 0, L_000002845b5adeb0;  alias, 1 drivers
v000002845b4f4370_0 .net/s "temp_result_wide", 32 0, L_000002845b5ad690;  1 drivers
L_000002845b5acd30 .part L_000002845b5ad410, 31, 1;
L_000002845b5add70 .concat [ 1 0 0 0], L_000002845b5acd30;
L_000002845b5ac6f0 .concat [ 32 1 0 0], L_000002845b5ad410, L_000002845b5add70;
L_000002845b5ac8d0 .part L_000002845b538308, 31, 1;
L_000002845b5ae590 .concat [ 1 0 0 0], L_000002845b5ac8d0;
L_000002845b5ace70 .concat [ 32 1 0 0], L_000002845b538308, L_000002845b5ae590;
L_000002845b5ac790 .arith/sub 33, L_000002845b5ac6f0, L_000002845b5ace70;
L_000002845b5ad230 .part L_000002845b5ad410, 31, 1;
L_000002845b5acf10 .concat [ 1 0 0 0], L_000002845b5ad230;
L_000002845b5ae3b0 .concat [ 32 1 0 0], L_000002845b5ad410, L_000002845b5acf10;
L_000002845b5ac5b0 .part L_000002845b538308, 31, 1;
L_000002845b5acfb0 .concat [ 1 0 0 0], L_000002845b5ac5b0;
L_000002845b5ad050 .concat [ 32 1 0 0], L_000002845b538308, L_000002845b5acfb0;
L_000002845b5ae6d0 .arith/sum 33, L_000002845b5ae3b0, L_000002845b5ad050;
L_000002845b5ad690 .functor MUXZ 33, L_000002845b5ae6d0, L_000002845b5ac790, L_000002845b5b4140, C4<>;
L_000002845b5adeb0 .part L_000002845b5ad690, 0, 32;
L_000002845b5ad370 .part L_000002845b5ad690, 32, 1;
L_000002845b5ae770 .part L_000002845b5adeb0, 31, 1;
S_000002845b4f1e50 .scope module, "t3_sum_t4" "fixed_32_add_sub" 6 264, 7 1 0, S_000002845b4e7270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b5387d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b538788 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4a70 .functor XNOR 1, L_000002845b5387d0, L_000002845b538788, C4<0>, C4<0>;
L_000002845b5b4680 .functor XOR 1, L_000002845b5b92d0, L_000002845b5ba8b0, C4<0>, C4<0>;
v000002845b4f2bb0_0 .net/2u *"_ivl_0", 0 0, L_000002845b538788;  1 drivers
v000002845b4f2c50_0 .net *"_ivl_11", 0 0, L_000002845b5a1ed0;  1 drivers
v000002845b4f30b0_0 .net *"_ivl_12", 0 0, L_000002845b5a19d0;  1 drivers
v000002845b4f3d30_0 .net *"_ivl_14", 32 0, L_000002845b5a1b10;  1 drivers
v000002845b4f4410_0 .net *"_ivl_16", 32 0, L_000002845b5a1f70;  1 drivers
v000002845b4f3650_0 .net *"_ivl_19", 0 0, L_000002845b5a1bb0;  1 drivers
v000002845b4f3010_0 .net *"_ivl_2", 0 0, L_000002845b5b4a70;  1 drivers
v000002845b4f3150_0 .net *"_ivl_20", 0 0, L_000002845b59f810;  1 drivers
v000002845b4f3290_0 .net *"_ivl_22", 32 0, L_000002845b5ba270;  1 drivers
v000002845b4f31f0_0 .net *"_ivl_25", 0 0, L_000002845b5b94b0;  1 drivers
v000002845b4f3330_0 .net *"_ivl_26", 0 0, L_000002845b5b9870;  1 drivers
v000002845b4f44b0_0 .net *"_ivl_28", 32 0, L_000002845b5b9d70;  1 drivers
v000002845b4f49b0_0 .net *"_ivl_30", 32 0, L_000002845b5ba310;  1 drivers
v000002845b4f4230_0 .net *"_ivl_37", 0 0, L_000002845b5b92d0;  1 drivers
v000002845b4f2570_0 .net *"_ivl_39", 0 0, L_000002845b5ba8b0;  1 drivers
v000002845b4f38d0_0 .net *"_ivl_5", 0 0, L_000002845b5a1610;  1 drivers
v000002845b4f33d0_0 .net *"_ivl_6", 0 0, L_000002845b5a1750;  1 drivers
v000002845b4f3470_0 .net *"_ivl_8", 32 0, L_000002845b5a1930;  1 drivers
v000002845b4f42d0_0 .net/s "a_in", 31 0, v000002845b4f8d30_0;  1 drivers
v000002845b4f3a10_0 .net/s "b_in", 31 0, v000002845b4f7a70_0;  1 drivers
v000002845b4f3ab0_0 .net "overflow", 0 0, L_000002845b5b4680;  1 drivers
v000002845b4f26b0_0 .net "sub_n_add", 0 0, L_000002845b5387d0;  1 drivers
v000002845b4f45f0_0 .net/s "sum_diff_out", 31 0, L_000002845b5b9550;  alias, 1 drivers
v000002845b4f3510_0 .net/s "temp_result_wide", 32 0, L_000002845b5b9230;  1 drivers
L_000002845b5a1610 .part v000002845b4f8d30_0, 31, 1;
L_000002845b5a1750 .concat [ 1 0 0 0], L_000002845b5a1610;
L_000002845b5a1930 .concat [ 32 1 0 0], v000002845b4f8d30_0, L_000002845b5a1750;
L_000002845b5a1ed0 .part v000002845b4f7a70_0, 31, 1;
L_000002845b5a19d0 .concat [ 1 0 0 0], L_000002845b5a1ed0;
L_000002845b5a1b10 .concat [ 32 1 0 0], v000002845b4f7a70_0, L_000002845b5a19d0;
L_000002845b5a1f70 .arith/sub 33, L_000002845b5a1930, L_000002845b5a1b10;
L_000002845b5a1bb0 .part v000002845b4f8d30_0, 31, 1;
L_000002845b59f810 .concat [ 1 0 0 0], L_000002845b5a1bb0;
L_000002845b5ba270 .concat [ 32 1 0 0], v000002845b4f8d30_0, L_000002845b59f810;
L_000002845b5b94b0 .part v000002845b4f7a70_0, 31, 1;
L_000002845b5b9870 .concat [ 1 0 0 0], L_000002845b5b94b0;
L_000002845b5b9d70 .concat [ 32 1 0 0], v000002845b4f7a70_0, L_000002845b5b9870;
L_000002845b5ba310 .arith/sum 33, L_000002845b5ba270, L_000002845b5b9d70;
L_000002845b5b9230 .functor MUXZ 33, L_000002845b5ba310, L_000002845b5a1f70, L_000002845b5b4a70, C4<>;
L_000002845b5b9550 .part L_000002845b5b9230, 0, 32;
L_000002845b5b92d0 .part L_000002845b5b9230, 32, 1;
L_000002845b5ba8b0 .part L_000002845b5b9550, 31, 1;
S_000002845b4f1cc0 .scope module, "t4" "fixed_32_mult" 6 245, 8 1 0, S_000002845b4e7270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b7f0 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b538668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b56b0 .functor XNOR 1, L_000002845b59fa90, L_000002845b538668, C4<0>, C4<0>;
L_000002845b5b5720 .functor AND 1, L_000002845b5b56b0, L_000002845b5a0ad0, C4<1>, C4<1>;
L_000002845b5386b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4f40 .functor XNOR 1, L_000002845b59fa90, L_000002845b5386b0, C4<0>, C4<0>;
L_000002845b5b4370 .functor NOT 1, L_000002845b5a0d50, C4<0>, C4<0>, C4<0>;
L_000002845b5b5800 .functor AND 1, L_000002845b5b4f40, L_000002845b5b4370, C4<1>, C4<1>;
v000002845b4f35b0_0 .net/s *"_ivl_0", 63 0, L_000002845b5a1cf0;  1 drivers
v000002845b4f3b50_0 .net/2u *"_ivl_16", 0 0, L_000002845b538668;  1 drivers
v000002845b4f2750_0 .net *"_ivl_18", 0 0, L_000002845b5b56b0;  1 drivers
v000002845b4f3bf0_0 .net/s *"_ivl_2", 63 0, L_000002845b5a00d0;  1 drivers
v000002845b4f4690_0 .net *"_ivl_21", 0 0, L_000002845b5a0ad0;  1 drivers
v000002845b4f3e70_0 .net/2u *"_ivl_24", 0 0, L_000002845b5386b0;  1 drivers
v000002845b4f3c90_0 .net *"_ivl_26", 0 0, L_000002845b5b4f40;  1 drivers
v000002845b4f3dd0_0 .net *"_ivl_29", 0 0, L_000002845b5a0d50;  1 drivers
v000002845b4f3fb0_0 .net *"_ivl_30", 0 0, L_000002845b5b4370;  1 drivers
v000002845b4f40f0_0 .net *"_ivl_6", 63 0, L_000002845b5a11b0;  1 drivers
v000002845b4f4190_0 .net *"_ivl_8", 55 0, L_000002845b5a0210;  1 drivers
v000002845b4f47d0_0 .net/s "a_in", 31 0, v000002845b4f9410_0;  1 drivers
v000002845b4f59f0_0 .net/s "b_in", 31 0, v000002845b4f9410_0;  alias, 1 drivers
v000002845b4f6b70_0 .net "expected_sign", 0 0, L_000002845b59fa90;  1 drivers
v000002845b4f5d10_0 .net "msb_of_product_full", 23 0, L_000002845b5a16b0;  1 drivers
v000002845b4f6ad0_0 .net "overflow", 0 0, L_000002845b5b5720;  1 drivers
v000002845b4f6030_0 .net/s "p_out", 31 0, L_000002845b5a0170;  alias, 1 drivers
v000002845b4f6a30_0 .net/s "product_full", 63 0, L_000002845b5a14d0;  1 drivers
v000002845b4f5a90_0 .net "underflow_q", 0 0, L_000002845b5b5800;  1 drivers
L_000002845b5a1cf0 .extend/s 64, v000002845b4f9410_0;
L_000002845b5a00d0 .extend/s 64, v000002845b4f9410_0;
L_000002845b5a14d0 .arith/mult 64, L_000002845b5a1cf0, L_000002845b5a00d0;
L_000002845b5a0210 .part L_000002845b5a14d0, 8, 56;
L_000002845b5a11b0 .extend/s 64, L_000002845b5a0210;
L_000002845b5a0170 .part L_000002845b5a11b0, 0, 32;
L_000002845b59fa90 .part L_000002845b5a0170, 31, 1;
L_000002845b5a16b0 .part L_000002845b5a14d0, 40, 24;
L_000002845b5a0ad0 .reduce/or L_000002845b5a16b0;
L_000002845b5a0d50 .reduce/and L_000002845b5a16b0;
S_000002845b4f1b30 .scope module, "t4_par" "fixed_32_add_sub" 6 208, 7 1 0, S_000002845b4e7270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b538428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b538398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b5250 .functor XNOR 1, L_000002845b538428, L_000002845b538398, C4<0>, C4<0>;
L_000002845b5b52c0 .functor XOR 1, L_000002845b5af170, L_000002845b5aef90, C4<0>, C4<0>;
v000002845b4f53b0_0 .net/2u *"_ivl_0", 0 0, L_000002845b538398;  1 drivers
v000002845b4f4cd0_0 .net *"_ivl_11", 0 0, L_000002845b5ade10;  1 drivers
v000002845b4f6cb0_0 .net *"_ivl_12", 0 0, L_000002845b5ae130;  1 drivers
v000002845b4f63f0_0 .net *"_ivl_14", 32 0, L_000002845b5ac150;  1 drivers
v000002845b4f6490_0 .net *"_ivl_16", 32 0, L_000002845b5ae1d0;  1 drivers
v000002845b4f5bd0_0 .net *"_ivl_19", 0 0, L_000002845b5ae270;  1 drivers
v000002845b4f62b0_0 .net *"_ivl_2", 0 0, L_000002845b5b5250;  1 drivers
v000002845b4f6530_0 .net *"_ivl_20", 0 0, L_000002845b5ae310;  1 drivers
v000002845b4f4d70_0 .net *"_ivl_22", 32 0, L_000002845b5ae450;  1 drivers
v000002845b4f5810_0 .net *"_ivl_25", 0 0, L_000002845b5ac290;  1 drivers
v000002845b4f4f50_0 .net *"_ivl_26", 0 0, L_000002845b5ae9f0;  1 drivers
v000002845b4f4eb0_0 .net *"_ivl_28", 32 0, L_000002845b5aedb0;  1 drivers
v000002845b4f6c10_0 .net *"_ivl_30", 32 0, L_000002845b5ae8b0;  1 drivers
v000002845b4f6670_0 .net *"_ivl_37", 0 0, L_000002845b5af170;  1 drivers
v000002845b4f6990_0 .net *"_ivl_39", 0 0, L_000002845b5aef90;  1 drivers
v000002845b4f51d0_0 .net *"_ivl_5", 0 0, L_000002845b5ad4b0;  1 drivers
v000002845b4f5310_0 .net *"_ivl_6", 0 0, L_000002845b5ac1f0;  1 drivers
v000002845b4f6350_0 .net *"_ivl_8", 32 0, L_000002845b5ad550;  1 drivers
v000002845b4f7070_0 .net/s "a_in", 31 0, L_000002845b5af030;  1 drivers
L_000002845b5383e0 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b4f5db0_0 .net/s "b_in", 31 0, L_000002845b5383e0;  1 drivers
v000002845b4f5950_0 .net "overflow", 0 0, L_000002845b5b52c0;  1 drivers
v000002845b4f6d50_0 .net "sub_n_add", 0 0, L_000002845b538428;  1 drivers
v000002845b4f6fd0_0 .net/s "sum_diff_out", 31 0, L_000002845b5af3f0;  alias, 1 drivers
v000002845b4f5e50_0 .net/s "temp_result_wide", 32 0, L_000002845b5aec70;  1 drivers
L_000002845b5ad4b0 .part L_000002845b5af030, 31, 1;
L_000002845b5ac1f0 .concat [ 1 0 0 0], L_000002845b5ad4b0;
L_000002845b5ad550 .concat [ 32 1 0 0], L_000002845b5af030, L_000002845b5ac1f0;
L_000002845b5ade10 .part L_000002845b5383e0, 31, 1;
L_000002845b5ae130 .concat [ 1 0 0 0], L_000002845b5ade10;
L_000002845b5ac150 .concat [ 32 1 0 0], L_000002845b5383e0, L_000002845b5ae130;
L_000002845b5ae1d0 .arith/sub 33, L_000002845b5ad550, L_000002845b5ac150;
L_000002845b5ae270 .part L_000002845b5af030, 31, 1;
L_000002845b5ae310 .concat [ 1 0 0 0], L_000002845b5ae270;
L_000002845b5ae450 .concat [ 32 1 0 0], L_000002845b5af030, L_000002845b5ae310;
L_000002845b5ac290 .part L_000002845b5383e0, 31, 1;
L_000002845b5ae9f0 .concat [ 1 0 0 0], L_000002845b5ac290;
L_000002845b5aedb0 .concat [ 32 1 0 0], L_000002845b5383e0, L_000002845b5ae9f0;
L_000002845b5ae8b0 .arith/sum 33, L_000002845b5ae450, L_000002845b5aedb0;
L_000002845b5aec70 .functor MUXZ 33, L_000002845b5ae8b0, L_000002845b5ae1d0, L_000002845b5b5250, C4<>;
L_000002845b5af3f0 .part L_000002845b5aec70, 0, 32;
L_000002845b5af170 .part L_000002845b5aec70, 32, 1;
L_000002845b5aef90 .part L_000002845b5af3f0, 31, 1;
S_000002845b4f06e0 .scope module, "func_c_grad" "func" 4 299, 6 1 0, S_000002845b24e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_000002845b4fa410 .param/l "COMP_1" 1 6 45, C4<010>;
P_000002845b4fa448 .param/l "COMP_2" 1 6 46, C4<011>;
P_000002845b4fa480 .param/l "COMP_3" 1 6 47, C4<100>;
P_000002845b4fa4b8 .param/l "DONE" 1 6 48, C4<101>;
P_000002845b4fa4f0 .param/l "IDLE" 1 6 43, C4<000>;
P_000002845b4fa528 .param/l "INIT" 1 6 44, C4<001>;
P_000002845b4fa560 .param/l "MINUS_FIVE" 1 6 51, C4<11111111111111111111101100000000>;
P_000002845b4fa598 .param/l "MINUS_TWO" 1 6 52, C4<11111111111111111111111000000000>;
P_000002845b4fa5d0 .param/l "PLUS_FIVE" 1 6 53, C4<00000000000000000000010100000000>;
P_000002845b4fa608 .param/l "PLUS_TWO" 1 6 54, C4<00000000000000000000001000000000>;
v000002845b504960_0 .net *"_ivl_1", 0 0, L_000002845b5b97d0;  1 drivers
v000002845b502a20_0 .net *"_ivl_13", 0 0, L_000002845b5bb170;  1 drivers
v000002845b5034c0_0 .net *"_ivl_14", 15 0, L_000002845b5ba770;  1 drivers
v000002845b503560_0 .net *"_ivl_2", 15 0, L_000002845b5ba090;  1 drivers
v000002845b503600_0 .net *"_ivl_21", 0 0, L_000002845b5bbc10;  1 drivers
v000002845b502b60_0 .net *"_ivl_22", 15 0, L_000002845b5bbf30;  1 drivers
v000002845b505040_0 .net *"_ivl_31", 0 0, L_000002845b5bcd90;  1 drivers
v000002845b5028e0_0 .net *"_ivl_32", 15 0, L_000002845b5bb850;  1 drivers
v000002845b503c40_0 .net *"_ivl_7", 0 0, L_000002845b5b9910;  1 drivers
v000002845b5043c0_0 .net *"_ivl_8", 15 0, L_000002845b5ba130;  1 drivers
v000002845b503e20_0 .net/s "a_in", 15 0, v000002845b52f800_0;  alias, 1 drivers
v000002845b5037e0_0 .var/s "a_in_buffer", 15 0;
v000002845b503920_0 .net/s "b_in", 15 0, v000002845b5311a0_0;  alias, 1 drivers
v000002845b504aa0_0 .var/s "b_in_buffer", 15 0;
v000002845b502ac0_0 .net/s "c_in", 15 0, v000002845b532140_0;  1 drivers
v000002845b503a60_0 .var/s "c_in_buffer", 15 0;
v000002845b503b00_0 .net "clk", 0 0, v000002845b533a40_0;  alias, 1 drivers
v000002845b504460_0 .var "curr_state", 2 0;
v000002845b504500_0 .net/s "d_in", 15 0, v000002845b532f00_0;  alias, 1 drivers
v000002845b503ec0_0 .var/s "d_in_buffer", 15 0;
v000002845b5045a0_0 .net/s "final_value", 31 0, L_000002845b5c0850;  1 drivers
v000002845b502c00_0 .var "func_done", 0 0;
v000002845b503f60_0 .var "next_state", 2 0;
v000002845b504640_0 .var "overflow", 0 0;
v000002845b5046e0_0 .net "rst_n", 0 0, v000002845b530f20_0;  alias, 1 drivers
v000002845b504780_0 .net "start_func", 0 0, v000002845b531380_0;  alias, 1 drivers
v000002845b504b40_0 .net/s "term1", 31 0, L_000002845b5bdbf0;  1 drivers
v000002845b511110_0 .net/s "term1_partial", 31 0, L_000002845b5ba590;  1 drivers
v000002845b510cb0_0 .var/s "term1_partial_reg", 31 0;
v000002845b511610_0 .net/s "term1_plus_term2", 31 0, L_000002845b5bef50;  1 drivers
v000002845b510fd0_0 .var/s "term1_plus_term2_reg", 31 0;
v000002845b510c10_0 .var/s "term1_reg", 31 0;
v000002845b510b70_0 .net/s "term2", 31 0, L_000002845b5bb8f0;  1 drivers
v000002845b511a70_0 .net/s "term2_partial", 31 0, L_000002845b5bb210;  1 drivers
v000002845b510350_0 .var/s "term2_partial_reg", 31 0;
v000002845b50fdb0_0 .var/s "term2_reg", 31 0;
v000002845b511930_0 .net/s "term3", 31 0, L_000002845b5be870;  1 drivers
v000002845b5107b0_0 .net/s "term3_partial", 31 0, L_000002845b5bd6f0;  1 drivers
v000002845b510670_0 .var/s "term3_partial_reg", 31 0;
v000002845b512150_0 .net/s "term3_plus_term4", 31 0, L_000002845b5bdfb0;  1 drivers
v000002845b510df0_0 .var/s "term3_plus_term4_reg", 31 0;
v000002845b50fe50_0 .var/s "term3_reg", 31 0;
v000002845b5114d0_0 .net/s "term4", 31 0, L_000002845b5be4b0;  1 drivers
v000002845b510710_0 .net/s "term4_partial", 31 0, L_000002845b5bbcb0;  1 drivers
v000002845b510850_0 .var/s "term4_partial_reg", 31 0;
v000002845b510d50_0 .var/s "term4_reg", 31 0;
v000002845b5116b0_0 .var/s "z_out", 31 0;
E_000002845b42bf70 .event anyedge, v000002845b504460_0, v000002845b4ea720_0;
L_000002845b5b97d0 .part v000002845b504aa0_0, 15, 1;
LS_000002845b5ba090_0_0 .concat [ 1 1 1 1], L_000002845b5b97d0, L_000002845b5b97d0, L_000002845b5b97d0, L_000002845b5b97d0;
LS_000002845b5ba090_0_4 .concat [ 1 1 1 1], L_000002845b5b97d0, L_000002845b5b97d0, L_000002845b5b97d0, L_000002845b5b97d0;
LS_000002845b5ba090_0_8 .concat [ 1 1 1 1], L_000002845b5b97d0, L_000002845b5b97d0, L_000002845b5b97d0, L_000002845b5b97d0;
LS_000002845b5ba090_0_12 .concat [ 1 1 1 1], L_000002845b5b97d0, L_000002845b5b97d0, L_000002845b5b97d0, L_000002845b5b97d0;
L_000002845b5ba090 .concat [ 4 4 4 4], LS_000002845b5ba090_0_0, LS_000002845b5ba090_0_4, LS_000002845b5ba090_0_8, LS_000002845b5ba090_0_12;
L_000002845b5ba6d0 .concat [ 16 16 0 0], v000002845b504aa0_0, L_000002845b5ba090;
L_000002845b5b9910 .part v000002845b504aa0_0, 15, 1;
LS_000002845b5ba130_0_0 .concat [ 1 1 1 1], L_000002845b5b9910, L_000002845b5b9910, L_000002845b5b9910, L_000002845b5b9910;
LS_000002845b5ba130_0_4 .concat [ 1 1 1 1], L_000002845b5b9910, L_000002845b5b9910, L_000002845b5b9910, L_000002845b5b9910;
LS_000002845b5ba130_0_8 .concat [ 1 1 1 1], L_000002845b5b9910, L_000002845b5b9910, L_000002845b5b9910, L_000002845b5b9910;
LS_000002845b5ba130_0_12 .concat [ 1 1 1 1], L_000002845b5b9910, L_000002845b5b9910, L_000002845b5b9910, L_000002845b5b9910;
L_000002845b5ba130 .concat [ 4 4 4 4], LS_000002845b5ba130_0_0, LS_000002845b5ba130_0_4, LS_000002845b5ba130_0_8, LS_000002845b5ba130_0_12;
L_000002845b5ba950 .concat [ 16 16 0 0], v000002845b504aa0_0, L_000002845b5ba130;
L_000002845b5bb170 .part v000002845b503ec0_0, 15, 1;
LS_000002845b5ba770_0_0 .concat [ 1 1 1 1], L_000002845b5bb170, L_000002845b5bb170, L_000002845b5bb170, L_000002845b5bb170;
LS_000002845b5ba770_0_4 .concat [ 1 1 1 1], L_000002845b5bb170, L_000002845b5bb170, L_000002845b5bb170, L_000002845b5bb170;
LS_000002845b5ba770_0_8 .concat [ 1 1 1 1], L_000002845b5bb170, L_000002845b5bb170, L_000002845b5bb170, L_000002845b5bb170;
LS_000002845b5ba770_0_12 .concat [ 1 1 1 1], L_000002845b5bb170, L_000002845b5bb170, L_000002845b5bb170, L_000002845b5bb170;
L_000002845b5ba770 .concat [ 4 4 4 4], LS_000002845b5ba770_0_0, LS_000002845b5ba770_0_4, LS_000002845b5ba770_0_8, LS_000002845b5ba770_0_12;
L_000002845b5bb2b0 .concat [ 16 16 0 0], v000002845b503ec0_0, L_000002845b5ba770;
L_000002845b5bbc10 .part v000002845b503a60_0, 15, 1;
LS_000002845b5bbf30_0_0 .concat [ 1 1 1 1], L_000002845b5bbc10, L_000002845b5bbc10, L_000002845b5bbc10, L_000002845b5bbc10;
LS_000002845b5bbf30_0_4 .concat [ 1 1 1 1], L_000002845b5bbc10, L_000002845b5bbc10, L_000002845b5bbc10, L_000002845b5bbc10;
LS_000002845b5bbf30_0_8 .concat [ 1 1 1 1], L_000002845b5bbc10, L_000002845b5bbc10, L_000002845b5bbc10, L_000002845b5bbc10;
LS_000002845b5bbf30_0_12 .concat [ 1 1 1 1], L_000002845b5bbc10, L_000002845b5bbc10, L_000002845b5bbc10, L_000002845b5bbc10;
L_000002845b5bbf30 .concat [ 4 4 4 4], LS_000002845b5bbf30_0_0, LS_000002845b5bbf30_0_4, LS_000002845b5bbf30_0_8, LS_000002845b5bbf30_0_12;
L_000002845b5bb5d0 .concat [ 16 16 0 0], v000002845b503a60_0, L_000002845b5bbf30;
L_000002845b5bcd90 .part v000002845b5037e0_0, 15, 1;
LS_000002845b5bb850_0_0 .concat [ 1 1 1 1], L_000002845b5bcd90, L_000002845b5bcd90, L_000002845b5bcd90, L_000002845b5bcd90;
LS_000002845b5bb850_0_4 .concat [ 1 1 1 1], L_000002845b5bcd90, L_000002845b5bcd90, L_000002845b5bcd90, L_000002845b5bcd90;
LS_000002845b5bb850_0_8 .concat [ 1 1 1 1], L_000002845b5bcd90, L_000002845b5bcd90, L_000002845b5bcd90, L_000002845b5bcd90;
LS_000002845b5bb850_0_12 .concat [ 1 1 1 1], L_000002845b5bcd90, L_000002845b5bcd90, L_000002845b5bcd90, L_000002845b5bcd90;
L_000002845b5bb850 .concat [ 4 4 4 4], LS_000002845b5bb850_0_0, LS_000002845b5bb850_0_4, LS_000002845b5bb850_0_8, LS_000002845b5bb850_0_12;
L_000002845b5bd510 .concat [ 16 16 0 0], v000002845b5037e0_0, L_000002845b5bb850;
S_000002845b4f1fe0 .scope module, "final_val" "fixed_32_add_sub" 6 276, 7 1 0, S_000002845b4f06e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b538fb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b538f68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b3570 .functor XNOR 1, L_000002845b538fb0, L_000002845b538f68, C4<0>, C4<0>;
L_000002845b5b3340 .functor XOR 1, L_000002845b5c1930, L_000002845b5c2510, C4<0>, C4<0>;
v000002845b4f9230_0 .net/2u *"_ivl_0", 0 0, L_000002845b538f68;  1 drivers
v000002845b4f80b0_0 .net *"_ivl_11", 0 0, L_000002845b5c0990;  1 drivers
v000002845b4f8470_0 .net *"_ivl_12", 0 0, L_000002845b5c28d0;  1 drivers
v000002845b4f77f0_0 .net *"_ivl_14", 32 0, L_000002845b5c1750;  1 drivers
v000002845b4f7bb0_0 .net *"_ivl_16", 32 0, L_000002845b5c2470;  1 drivers
v000002845b4f74d0_0 .net *"_ivl_19", 0 0, L_000002845b5c0f30;  1 drivers
v000002845b4f9690_0 .net *"_ivl_2", 0 0, L_000002845b5b3570;  1 drivers
v000002845b4f7b10_0 .net *"_ivl_20", 0 0, L_000002845b5c25b0;  1 drivers
v000002845b4f8bf0_0 .net *"_ivl_22", 32 0, L_000002845b5c1d90;  1 drivers
v000002845b4f7750_0 .net *"_ivl_25", 0 0, L_000002845b5c05d0;  1 drivers
v000002845b4f83d0_0 .net *"_ivl_26", 0 0, L_000002845b5c0a30;  1 drivers
v000002845b4f8ab0_0 .net *"_ivl_28", 32 0, L_000002845b5c1430;  1 drivers
v000002845b4f94b0_0 .net *"_ivl_30", 32 0, L_000002845b5c17f0;  1 drivers
v000002845b4f7c50_0 .net *"_ivl_37", 0 0, L_000002845b5c1930;  1 drivers
v000002845b4f8010_0 .net *"_ivl_39", 0 0, L_000002845b5c2510;  1 drivers
v000002845b4f7cf0_0 .net *"_ivl_5", 0 0, L_000002845b5be230;  1 drivers
v000002845b4f76b0_0 .net *"_ivl_6", 0 0, L_000002845b5bfa90;  1 drivers
v000002845b4f8b50_0 .net *"_ivl_8", 32 0, L_000002845b5bfb30;  1 drivers
v000002845b4f8dd0_0 .net/s "a_in", 31 0, v000002845b510fd0_0;  1 drivers
v000002845b4f86f0_0 .net/s "b_in", 31 0, v000002845b510df0_0;  1 drivers
v000002845b4f8f10_0 .net "overflow", 0 0, L_000002845b5b3340;  1 drivers
v000002845b4f7d90_0 .net "sub_n_add", 0 0, L_000002845b538fb0;  1 drivers
v000002845b4f8790_0 .net/s "sum_diff_out", 31 0, L_000002845b5c0850;  alias, 1 drivers
v000002845b4f92d0_0 .net/s "temp_result_wide", 32 0, L_000002845b5c1890;  1 drivers
L_000002845b5be230 .part v000002845b510fd0_0, 31, 1;
L_000002845b5bfa90 .concat [ 1 0 0 0], L_000002845b5be230;
L_000002845b5bfb30 .concat [ 32 1 0 0], v000002845b510fd0_0, L_000002845b5bfa90;
L_000002845b5c0990 .part v000002845b510df0_0, 31, 1;
L_000002845b5c28d0 .concat [ 1 0 0 0], L_000002845b5c0990;
L_000002845b5c1750 .concat [ 32 1 0 0], v000002845b510df0_0, L_000002845b5c28d0;
L_000002845b5c2470 .arith/sub 33, L_000002845b5bfb30, L_000002845b5c1750;
L_000002845b5c0f30 .part v000002845b510fd0_0, 31, 1;
L_000002845b5c25b0 .concat [ 1 0 0 0], L_000002845b5c0f30;
L_000002845b5c1d90 .concat [ 32 1 0 0], v000002845b510fd0_0, L_000002845b5c25b0;
L_000002845b5c05d0 .part v000002845b510df0_0, 31, 1;
L_000002845b5c0a30 .concat [ 1 0 0 0], L_000002845b5c05d0;
L_000002845b5c1430 .concat [ 32 1 0 0], v000002845b510df0_0, L_000002845b5c0a30;
L_000002845b5c17f0 .arith/sum 33, L_000002845b5c1d90, L_000002845b5c1430;
L_000002845b5c1890 .functor MUXZ 33, L_000002845b5c17f0, L_000002845b5c2470, L_000002845b5b3570, C4<>;
L_000002845b5c0850 .part L_000002845b5c1890, 0, 32;
L_000002845b5c1930 .part L_000002845b5c1890, 32, 1;
L_000002845b5c2510 .part L_000002845b5c0850, 31, 1;
S_000002845b4f0230 .scope module, "t1" "fixed_32_add_sub" 6 221, 7 1 0, S_000002845b4f06e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b538c50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b538bc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4fb0 .functor XNOR 1, L_000002845b538c50, L_000002845b538bc0, C4<0>, C4<0>;
L_000002845b5b4d10 .functor XOR 1, L_000002845b5bd1f0, L_000002845b5bc930, C4<0>, C4<0>;
v000002845b4f8150_0 .net/2u *"_ivl_0", 0 0, L_000002845b538bc0;  1 drivers
v000002845b4f7390_0 .net *"_ivl_11", 0 0, L_000002845b5bd5b0;  1 drivers
v000002845b4f8fb0_0 .net *"_ivl_12", 0 0, L_000002845b5bc7f0;  1 drivers
v000002845b4f7e30_0 .net *"_ivl_14", 32 0, L_000002845b5bbdf0;  1 drivers
v000002845b4f7ed0_0 .net *"_ivl_16", 32 0, L_000002845b5bc430;  1 drivers
v000002845b4f9550_0 .net *"_ivl_19", 0 0, L_000002845b5bd790;  1 drivers
v000002845b4f9050_0 .net *"_ivl_2", 0 0, L_000002845b5b4fb0;  1 drivers
v000002845b4f7f70_0 .net *"_ivl_20", 0 0, L_000002845b5bcbb0;  1 drivers
v000002845b4f81f0_0 .net *"_ivl_22", 32 0, L_000002845b5bd830;  1 drivers
v000002845b4f90f0_0 .net *"_ivl_25", 0 0, L_000002845b5bce30;  1 drivers
v000002845b4f9190_0 .net *"_ivl_26", 0 0, L_000002845b5bd8d0;  1 drivers
v000002845b4f8290_0 .net *"_ivl_28", 32 0, L_000002845b5bdab0;  1 drivers
v000002845b4f9870_0 .net *"_ivl_30", 32 0, L_000002845b5bc890;  1 drivers
v000002845b4f95f0_0 .net *"_ivl_37", 0 0, L_000002845b5bd1f0;  1 drivers
v000002845b4f8510_0 .net *"_ivl_39", 0 0, L_000002845b5bc930;  1 drivers
v000002845b4f97d0_0 .net *"_ivl_5", 0 0, L_000002845b5bc750;  1 drivers
v000002845b4f8330_0 .net *"_ivl_6", 0 0, L_000002845b5bc9d0;  1 drivers
v000002845b4f72f0_0 .net *"_ivl_8", 32 0, L_000002845b5bbd50;  1 drivers
v000002845b4f9730_0 .net/s "a_in", 31 0, v000002845b510cb0_0;  1 drivers
L_000002845b538c08 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v000002845b4f85b0_0 .net/s "b_in", 31 0, L_000002845b538c08;  1 drivers
v000002845b4f8650_0 .net "overflow", 0 0, L_000002845b5b4d10;  1 drivers
v000002845b4f8830_0 .net "sub_n_add", 0 0, L_000002845b538c50;  1 drivers
v000002845b4f88d0_0 .net/s "sum_diff_out", 31 0, L_000002845b5bdbf0;  alias, 1 drivers
v000002845b4f99b0_0 .net/s "temp_result_wide", 32 0, L_000002845b5bdb50;  1 drivers
L_000002845b5bc750 .part v000002845b510cb0_0, 31, 1;
L_000002845b5bc9d0 .concat [ 1 0 0 0], L_000002845b5bc750;
L_000002845b5bbd50 .concat [ 32 1 0 0], v000002845b510cb0_0, L_000002845b5bc9d0;
L_000002845b5bd5b0 .part L_000002845b538c08, 31, 1;
L_000002845b5bc7f0 .concat [ 1 0 0 0], L_000002845b5bd5b0;
L_000002845b5bbdf0 .concat [ 32 1 0 0], L_000002845b538c08, L_000002845b5bc7f0;
L_000002845b5bc430 .arith/sub 33, L_000002845b5bbd50, L_000002845b5bbdf0;
L_000002845b5bd790 .part v000002845b510cb0_0, 31, 1;
L_000002845b5bcbb0 .concat [ 1 0 0 0], L_000002845b5bd790;
L_000002845b5bd830 .concat [ 32 1 0 0], v000002845b510cb0_0, L_000002845b5bcbb0;
L_000002845b5bce30 .part L_000002845b538c08, 31, 1;
L_000002845b5bd8d0 .concat [ 1 0 0 0], L_000002845b5bce30;
L_000002845b5bdab0 .concat [ 32 1 0 0], L_000002845b538c08, L_000002845b5bd8d0;
L_000002845b5bc890 .arith/sum 33, L_000002845b5bd830, L_000002845b5bdab0;
L_000002845b5bdb50 .functor MUXZ 33, L_000002845b5bc890, L_000002845b5bc430, L_000002845b5b4fb0, C4<>;
L_000002845b5bdbf0 .part L_000002845b5bdb50, 0, 32;
L_000002845b5bd1f0 .part L_000002845b5bdb50, 32, 1;
L_000002845b5bc930 .part L_000002845b5bdbf0, 31, 1;
S_000002845b4f0a00 .scope module, "t1_par" "fixed_32_mult" 6 183, 8 1 0, S_000002845b4f06e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b2f0 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b5388a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4840 .functor XNOR 1, L_000002845b5b9b90, L_000002845b5388a8, C4<0>, C4<0>;
L_000002845b5b4c30 .functor AND 1, L_000002845b5b4840, L_000002845b5b9730, C4<1>, C4<1>;
L_000002845b5388f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b46f0 .functor XNOR 1, L_000002845b5b9b90, L_000002845b5388f0, C4<0>, C4<0>;
L_000002845b5b4920 .functor NOT 1, L_000002845b5ba450, C4<0>, C4<0>, C4<0>;
L_000002845b5b5950 .functor AND 1, L_000002845b5b46f0, L_000002845b5b4920, C4<1>, C4<1>;
v000002845b4f7250_0 .net/s *"_ivl_0", 63 0, L_000002845b5bb030;  1 drivers
v000002845b4f7610_0 .net/2u *"_ivl_16", 0 0, L_000002845b5388a8;  1 drivers
v000002845b4fa130_0 .net *"_ivl_18", 0 0, L_000002845b5b4840;  1 drivers
v000002845b4fa090_0 .net/s *"_ivl_2", 63 0, L_000002845b5b95f0;  1 drivers
v000002845b4f9e10_0 .net *"_ivl_21", 0 0, L_000002845b5b9730;  1 drivers
v000002845b4f9ff0_0 .net/2u *"_ivl_24", 0 0, L_000002845b5388f0;  1 drivers
v000002845b4f9c30_0 .net *"_ivl_26", 0 0, L_000002845b5b46f0;  1 drivers
v000002845b4f9a50_0 .net *"_ivl_29", 0 0, L_000002845b5ba450;  1 drivers
v000002845b4f9b90_0 .net *"_ivl_30", 0 0, L_000002845b5b4920;  1 drivers
v000002845b4f9eb0_0 .net *"_ivl_6", 63 0, L_000002845b5b9ff0;  1 drivers
v000002845b4f9af0_0 .net *"_ivl_8", 55 0, L_000002845b5b9690;  1 drivers
v000002845b4f9cd0_0 .net/s "a_in", 31 0, L_000002845b5ba6d0;  1 drivers
v000002845b4f9d70_0 .net/s "b_in", 31 0, L_000002845b5ba950;  1 drivers
v000002845b4f9f50_0 .net "expected_sign", 0 0, L_000002845b5b9b90;  1 drivers
v000002845b505540_0 .net "msb_of_product_full", 23 0, L_000002845b5ba630;  1 drivers
v000002845b5070c0_0 .net "overflow", 0 0, L_000002845b5b4c30;  1 drivers
v000002845b507160_0 .net/s "p_out", 31 0, L_000002845b5ba590;  alias, 1 drivers
v000002845b505a40_0 .net/s "product_full", 63 0, L_000002845b5b8fb0;  1 drivers
v000002845b5073e0_0 .net "underflow_q", 0 0, L_000002845b5b5950;  1 drivers
L_000002845b5bb030 .extend/s 64, L_000002845b5ba6d0;
L_000002845b5b95f0 .extend/s 64, L_000002845b5ba950;
L_000002845b5b8fb0 .arith/mult 64, L_000002845b5bb030, L_000002845b5b95f0;
L_000002845b5b9690 .part L_000002845b5b8fb0, 8, 56;
L_000002845b5b9ff0 .extend/s 64, L_000002845b5b9690;
L_000002845b5ba590 .part L_000002845b5b9ff0, 0, 32;
L_000002845b5b9b90 .part L_000002845b5ba590, 31, 1;
L_000002845b5ba630 .part L_000002845b5b8fb0, 40, 24;
L_000002845b5b9730 .reduce/or L_000002845b5ba630;
L_000002845b5ba450 .reduce/and L_000002845b5ba630;
S_000002845b4f1040 .scope module, "t1_sum_t2" "fixed_32_add_sub" 6 256, 7 1 0, S_000002845b4f06e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b538e90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b538e48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b5cd0 .functor XNOR 1, L_000002845b538e90, L_000002845b538e48, C4<0>, C4<0>;
L_000002845b5b5fe0 .functor XOR 1, L_000002845b5be370, L_000002845b5bde70, C4<0>, C4<0>;
v000002845b506a80_0 .net/2u *"_ivl_0", 0 0, L_000002845b538e48;  1 drivers
v000002845b506260_0 .net *"_ivl_11", 0 0, L_000002845b5bf6d0;  1 drivers
v000002845b505d60_0 .net *"_ivl_12", 0 0, L_000002845b5be9b0;  1 drivers
v000002845b505400_0 .net *"_ivl_14", 32 0, L_000002845b5bea50;  1 drivers
v000002845b506080_0 .net *"_ivl_16", 32 0, L_000002845b5bed70;  1 drivers
v000002845b5055e0_0 .net *"_ivl_19", 0 0, L_000002845b5bf590;  1 drivers
v000002845b505680_0 .net *"_ivl_2", 0 0, L_000002845b5b5cd0;  1 drivers
v000002845b505180_0 .net *"_ivl_20", 0 0, L_000002845b5bdc90;  1 drivers
v000002845b507700_0 .net *"_ivl_22", 32 0, L_000002845b5beaf0;  1 drivers
v000002845b507020_0 .net *"_ivl_25", 0 0, L_000002845b5bfdb0;  1 drivers
v000002845b505860_0 .net *"_ivl_26", 0 0, L_000002845b5bf8b0;  1 drivers
v000002845b5059a0_0 .net *"_ivl_28", 32 0, L_000002845b5bfd10;  1 drivers
v000002845b5077a0_0 .net *"_ivl_30", 32 0, L_000002845b5bdd30;  1 drivers
v000002845b505900_0 .net *"_ivl_37", 0 0, L_000002845b5be370;  1 drivers
v000002845b506300_0 .net *"_ivl_39", 0 0, L_000002845b5bde70;  1 drivers
v000002845b5057c0_0 .net *"_ivl_5", 0 0, L_000002845b5c02b0;  1 drivers
v000002845b507200_0 .net *"_ivl_6", 0 0, L_000002845b5be7d0;  1 drivers
v000002845b505f40_0 .net *"_ivl_8", 32 0, L_000002845b5bee10;  1 drivers
v000002845b505720_0 .net/s "a_in", 31 0, v000002845b510c10_0;  1 drivers
v000002845b5063a0_0 .net/s "b_in", 31 0, v000002845b50fdb0_0;  1 drivers
v000002845b5066c0_0 .net "overflow", 0 0, L_000002845b5b5fe0;  1 drivers
v000002845b506620_0 .net "sub_n_add", 0 0, L_000002845b538e90;  1 drivers
v000002845b507660_0 .net/s "sum_diff_out", 31 0, L_000002845b5bef50;  alias, 1 drivers
v000002845b505ae0_0 .net/s "temp_result_wide", 32 0, L_000002845b5beb90;  1 drivers
L_000002845b5c02b0 .part v000002845b510c10_0, 31, 1;
L_000002845b5be7d0 .concat [ 1 0 0 0], L_000002845b5c02b0;
L_000002845b5bee10 .concat [ 32 1 0 0], v000002845b510c10_0, L_000002845b5be7d0;
L_000002845b5bf6d0 .part v000002845b50fdb0_0, 31, 1;
L_000002845b5be9b0 .concat [ 1 0 0 0], L_000002845b5bf6d0;
L_000002845b5bea50 .concat [ 32 1 0 0], v000002845b50fdb0_0, L_000002845b5be9b0;
L_000002845b5bed70 .arith/sub 33, L_000002845b5bee10, L_000002845b5bea50;
L_000002845b5bf590 .part v000002845b510c10_0, 31, 1;
L_000002845b5bdc90 .concat [ 1 0 0 0], L_000002845b5bf590;
L_000002845b5beaf0 .concat [ 32 1 0 0], v000002845b510c10_0, L_000002845b5bdc90;
L_000002845b5bfdb0 .part v000002845b50fdb0_0, 31, 1;
L_000002845b5bf8b0 .concat [ 1 0 0 0], L_000002845b5bfdb0;
L_000002845b5bfd10 .concat [ 32 1 0 0], v000002845b50fdb0_0, L_000002845b5bf8b0;
L_000002845b5bdd30 .arith/sum 33, L_000002845b5beaf0, L_000002845b5bfd10;
L_000002845b5beb90 .functor MUXZ 33, L_000002845b5bdd30, L_000002845b5bed70, L_000002845b5b5cd0, C4<>;
L_000002845b5bef50 .part L_000002845b5beb90, 0, 32;
L_000002845b5be370 .part L_000002845b5beb90, 32, 1;
L_000002845b5bde70 .part L_000002845b5bef50, 31, 1;
S_000002845b4f03c0 .scope module, "t2" "fixed_32_mult" 6 229, 8 1 0, S_000002845b4f06e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b4f0 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b538c98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b5330 .functor XNOR 1, L_000002845b5bb990, L_000002845b538c98, C4<0>, C4<0>;
L_000002845b5b55d0 .functor AND 1, L_000002845b5b5330, L_000002845b5becd0, C4<1>, C4<1>;
L_000002845b538ce0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b5db0 .functor XNOR 1, L_000002845b5bb990, L_000002845b538ce0, C4<0>, C4<0>;
L_000002845b5b6130 .functor NOT 1, L_000002845b5beff0, C4<0>, C4<0>, C4<0>;
L_000002845b5b61a0 .functor AND 1, L_000002845b5b5db0, L_000002845b5b6130, C4<1>, C4<1>;
v000002845b506e40_0 .net/s *"_ivl_0", 63 0, L_000002845b5bced0;  1 drivers
v000002845b505220_0 .net/2u *"_ivl_16", 0 0, L_000002845b538c98;  1 drivers
v000002845b505b80_0 .net *"_ivl_18", 0 0, L_000002845b5b5330;  1 drivers
v000002845b505c20_0 .net/s *"_ivl_2", 63 0, L_000002845b5bb7b0;  1 drivers
v000002845b505cc0_0 .net *"_ivl_21", 0 0, L_000002845b5becd0;  1 drivers
v000002845b5054a0_0 .net/2u *"_ivl_24", 0 0, L_000002845b538ce0;  1 drivers
v000002845b505ea0_0 .net *"_ivl_26", 0 0, L_000002845b5b5db0;  1 drivers
v000002845b5052c0_0 .net *"_ivl_29", 0 0, L_000002845b5beff0;  1 drivers
v000002845b505e00_0 .net *"_ivl_30", 0 0, L_000002845b5b6130;  1 drivers
v000002845b505fe0_0 .net *"_ivl_6", 63 0, L_000002845b5bd010;  1 drivers
v000002845b506120_0 .net *"_ivl_8", 55 0, L_000002845b5bcf70;  1 drivers
v000002845b5061c0_0 .net/s "a_in", 31 0, v000002845b510350_0;  1 drivers
v000002845b506b20_0 .net/s "b_in", 31 0, v000002845b510350_0;  alias, 1 drivers
v000002845b507480_0 .net "expected_sign", 0 0, L_000002845b5bb990;  1 drivers
v000002845b506440_0 .net "msb_of_product_full", 23 0, L_000002845b5be690;  1 drivers
v000002845b506580_0 .net "overflow", 0 0, L_000002845b5b55d0;  1 drivers
v000002845b5064e0_0 .net/s "p_out", 31 0, L_000002845b5bb8f0;  alias, 1 drivers
v000002845b506ee0_0 .net/s "product_full", 63 0, L_000002845b5bb490;  1 drivers
v000002845b506760_0 .net "underflow_q", 0 0, L_000002845b5b61a0;  1 drivers
L_000002845b5bced0 .extend/s 64, v000002845b510350_0;
L_000002845b5bb7b0 .extend/s 64, v000002845b510350_0;
L_000002845b5bb490 .arith/mult 64, L_000002845b5bced0, L_000002845b5bb7b0;
L_000002845b5bcf70 .part L_000002845b5bb490, 8, 56;
L_000002845b5bd010 .extend/s 64, L_000002845b5bcf70;
L_000002845b5bb8f0 .part L_000002845b5bd010, 0, 32;
L_000002845b5bb990 .part L_000002845b5bb8f0, 31, 1;
L_000002845b5be690 .part L_000002845b5bb490, 40, 24;
L_000002845b5becd0 .reduce/or L_000002845b5be690;
L_000002845b5beff0 .reduce/and L_000002845b5be690;
S_000002845b4f0d20 .scope module, "t2_par" "fixed_32_mult" 6 192, 8 1 0, S_000002845b4f06e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42bef0 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b538938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4ae0 .functor XNOR 1, L_000002845b5b9e10, L_000002845b538938, C4<0>, C4<0>;
L_000002845b5b51e0 .functor AND 1, L_000002845b5b4ae0, L_000002845b5b9eb0, C4<1>, C4<1>;
L_000002845b538980 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4060 .functor XNOR 1, L_000002845b5b9e10, L_000002845b538980, C4<0>, C4<0>;
L_000002845b5b5560 .functor NOT 1, L_000002845b5bb0d0, C4<0>, C4<0>, C4<0>;
L_000002845b5b4ed0 .functor AND 1, L_000002845b5b4060, L_000002845b5b5560, C4<1>, C4<1>;
v000002845b506800_0 .net/s *"_ivl_0", 63 0, L_000002845b5b99b0;  1 drivers
v000002845b5072a0_0 .net/2u *"_ivl_16", 0 0, L_000002845b538938;  1 drivers
v000002845b505360_0 .net *"_ivl_18", 0 0, L_000002845b5b4ae0;  1 drivers
v000002845b507520_0 .net/s *"_ivl_2", 63 0, L_000002845b5baa90;  1 drivers
v000002845b5068a0_0 .net *"_ivl_21", 0 0, L_000002845b5b9eb0;  1 drivers
v000002845b506940_0 .net/2u *"_ivl_24", 0 0, L_000002845b538980;  1 drivers
v000002845b5069e0_0 .net *"_ivl_26", 0 0, L_000002845b5b4060;  1 drivers
v000002845b506bc0_0 .net *"_ivl_29", 0 0, L_000002845b5bb0d0;  1 drivers
v000002845b506c60_0 .net *"_ivl_30", 0 0, L_000002845b5b5560;  1 drivers
v000002845b506d00_0 .net *"_ivl_6", 63 0, L_000002845b5b9af0;  1 drivers
v000002845b506da0_0 .net *"_ivl_8", 55 0, L_000002845b5b9a50;  1 drivers
v000002845b5075c0_0 .net/s "a_in", 31 0, L_000002845b5bb2b0;  1 drivers
L_000002845b5389c8 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b506f80_0 .net/s "b_in", 31 0, L_000002845b5389c8;  1 drivers
v000002845b507340_0 .net "expected_sign", 0 0, L_000002845b5b9e10;  1 drivers
v000002845b507840_0 .net "msb_of_product_full", 23 0, L_000002845b5b8dd0;  1 drivers
v000002845b5050e0_0 .net "overflow", 0 0, L_000002845b5b51e0;  1 drivers
v000002845b5078e0_0 .net/s "p_out", 31 0, L_000002845b5bb210;  alias, 1 drivers
v000002845b507c00_0 .net/s "product_full", 63 0, L_000002845b5b8d30;  1 drivers
v000002845b507a20_0 .net "underflow_q", 0 0, L_000002845b5b4ed0;  1 drivers
L_000002845b5b99b0 .extend/s 64, L_000002845b5bb2b0;
L_000002845b5baa90 .extend/s 64, L_000002845b5389c8;
L_000002845b5b8d30 .arith/mult 64, L_000002845b5b99b0, L_000002845b5baa90;
L_000002845b5b9a50 .part L_000002845b5b8d30, 8, 56;
L_000002845b5b9af0 .extend/s 64, L_000002845b5b9a50;
L_000002845b5bb210 .part L_000002845b5b9af0, 0, 32;
L_000002845b5b9e10 .part L_000002845b5bb210, 31, 1;
L_000002845b5b8dd0 .part L_000002845b5b8d30, 40, 24;
L_000002845b5b9eb0 .reduce/or L_000002845b5b8dd0;
L_000002845b5bb0d0 .reduce/and L_000002845b5b8dd0;
S_000002845b4f0550 .scope module, "t3" "fixed_32_mult" 6 237, 8 1 0, S_000002845b4f06e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42bab0 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b538d28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b5e20 .functor XNOR 1, L_000002845b5bddd0, L_000002845b538d28, C4<0>, C4<0>;
L_000002845b5b6280 .functor AND 1, L_000002845b5b5e20, L_000002845b5bf9f0, C4<1>, C4<1>;
L_000002845b538d70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b5e90 .functor XNOR 1, L_000002845b5bddd0, L_000002845b538d70, C4<0>, C4<0>;
L_000002845b5b5f70 .functor NOT 1, L_000002845b5c00d0, C4<0>, C4<0>, C4<0>;
L_000002845b5b5d40 .functor AND 1, L_000002845b5b5e90, L_000002845b5b5f70, C4<1>, C4<1>;
v000002845b507de0_0 .net/s *"_ivl_0", 63 0, L_000002845b5bf090;  1 drivers
v000002845b507d40_0 .net/2u *"_ivl_16", 0 0, L_000002845b538d28;  1 drivers
v000002845b507ac0_0 .net *"_ivl_18", 0 0, L_000002845b5b5e20;  1 drivers
v000002845b507ca0_0 .net/s *"_ivl_2", 63 0, L_000002845b5bec30;  1 drivers
v000002845b507b60_0 .net *"_ivl_21", 0 0, L_000002845b5bf9f0;  1 drivers
v000002845b507f20_0 .net/2u *"_ivl_24", 0 0, L_000002845b538d70;  1 drivers
v000002845b507fc0_0 .net *"_ivl_26", 0 0, L_000002845b5b5e90;  1 drivers
v000002845b507e80_0 .net *"_ivl_29", 0 0, L_000002845b5c00d0;  1 drivers
v000002845b507980_0 .net *"_ivl_30", 0 0, L_000002845b5b5f70;  1 drivers
v000002845b5011c0_0 .net *"_ivl_6", 63 0, L_000002845b5c0210;  1 drivers
v000002845b500e00_0 .net *"_ivl_8", 55 0, L_000002845b5beeb0;  1 drivers
v000002845b502660_0 .net/s "a_in", 31 0, v000002845b510670_0;  1 drivers
v000002845b500860_0 .net/s "b_in", 31 0, v000002845b510670_0;  alias, 1 drivers
v000002845b5022a0_0 .net "expected_sign", 0 0, L_000002845b5bddd0;  1 drivers
v000002845b500220_0 .net "msb_of_product_full", 23 0, L_000002845b5be2d0;  1 drivers
v000002845b500720_0 .net "overflow", 0 0, L_000002845b5b6280;  1 drivers
v000002845b500fe0_0 .net/s "p_out", 31 0, L_000002845b5be870;  alias, 1 drivers
v000002845b500b80_0 .net/s "product_full", 63 0, L_000002845b5be410;  1 drivers
v000002845b5002c0_0 .net "underflow_q", 0 0, L_000002845b5b5d40;  1 drivers
L_000002845b5bf090 .extend/s 64, v000002845b510670_0;
L_000002845b5bec30 .extend/s 64, v000002845b510670_0;
L_000002845b5be410 .arith/mult 64, L_000002845b5bf090, L_000002845b5bec30;
L_000002845b5beeb0 .part L_000002845b5be410, 8, 56;
L_000002845b5c0210 .extend/s 64, L_000002845b5beeb0;
L_000002845b5be870 .part L_000002845b5c0210, 0, 32;
L_000002845b5bddd0 .part L_000002845b5be870, 31, 1;
L_000002845b5be2d0 .part L_000002845b5be410, 40, 24;
L_000002845b5bf9f0 .reduce/or L_000002845b5be2d0;
L_000002845b5c00d0 .reduce/and L_000002845b5be2d0;
S_000002845b4f0870 .scope module, "t3_par" "fixed_32_add_sub" 6 200, 7 1 0, S_000002845b4f06e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b538aa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b538a10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4b50 .functor XNOR 1, L_000002845b538aa0, L_000002845b538a10, C4<0>, C4<0>;
L_000002845b5b4ca0 .functor XOR 1, L_000002845b5bcc50, L_000002845b5bc070, C4<0>, C4<0>;
v000002845b500900_0 .net/2u *"_ivl_0", 0 0, L_000002845b538a10;  1 drivers
v000002845b502700_0 .net *"_ivl_11", 0 0, L_000002845b5b8e70;  1 drivers
v000002845b501260_0 .net *"_ivl_12", 0 0, L_000002845b5b9c30;  1 drivers
v000002845b501800_0 .net *"_ivl_14", 32 0, L_000002845b5b9cd0;  1 drivers
v000002845b5007c0_0 .net *"_ivl_16", 32 0, L_000002845b5bd970;  1 drivers
v000002845b502340_0 .net *"_ivl_19", 0 0, L_000002845b5bc4d0;  1 drivers
v000002845b5016c0_0 .net *"_ivl_2", 0 0, L_000002845b5b4b50;  1 drivers
v000002845b5009a0_0 .net *"_ivl_20", 0 0, L_000002845b5bccf0;  1 drivers
v000002845b5019e0_0 .net *"_ivl_22", 32 0, L_000002845b5bd3d0;  1 drivers
v000002845b500c20_0 .net *"_ivl_25", 0 0, L_000002845b5bbfd0;  1 drivers
v000002845b501580_0 .net *"_ivl_26", 0 0, L_000002845b5bd0b0;  1 drivers
v000002845b500360_0 .net *"_ivl_28", 32 0, L_000002845b5bbad0;  1 drivers
v000002845b501ee0_0 .net *"_ivl_30", 32 0, L_000002845b5bbb70;  1 drivers
v000002845b500cc0_0 .net *"_ivl_37", 0 0, L_000002845b5bcc50;  1 drivers
v000002845b5018a0_0 .net *"_ivl_39", 0 0, L_000002845b5bc070;  1 drivers
v000002845b501760_0 .net *"_ivl_5", 0 0, L_000002845b5ba810;  1 drivers
v000002845b501300_0 .net *"_ivl_6", 0 0, L_000002845b5bb350;  1 drivers
v000002845b502020_0 .net *"_ivl_8", 32 0, L_000002845b5b8c90;  1 drivers
v000002845b500a40_0 .net/s "a_in", 31 0, L_000002845b5bb5d0;  1 drivers
L_000002845b538a58 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b502200_0 .net/s "b_in", 31 0, L_000002845b538a58;  1 drivers
v000002845b500ae0_0 .net "overflow", 0 0, L_000002845b5b4ca0;  1 drivers
v000002845b501940_0 .net "sub_n_add", 0 0, L_000002845b538aa0;  1 drivers
v000002845b5023e0_0 .net/s "sum_diff_out", 31 0, L_000002845b5bd6f0;  alias, 1 drivers
v000002845b501620_0 .net/s "temp_result_wide", 32 0, L_000002845b5bb530;  1 drivers
L_000002845b5ba810 .part L_000002845b5bb5d0, 31, 1;
L_000002845b5bb350 .concat [ 1 0 0 0], L_000002845b5ba810;
L_000002845b5b8c90 .concat [ 32 1 0 0], L_000002845b5bb5d0, L_000002845b5bb350;
L_000002845b5b8e70 .part L_000002845b538a58, 31, 1;
L_000002845b5b9c30 .concat [ 1 0 0 0], L_000002845b5b8e70;
L_000002845b5b9cd0 .concat [ 32 1 0 0], L_000002845b538a58, L_000002845b5b9c30;
L_000002845b5bd970 .arith/sub 33, L_000002845b5b8c90, L_000002845b5b9cd0;
L_000002845b5bc4d0 .part L_000002845b5bb5d0, 31, 1;
L_000002845b5bccf0 .concat [ 1 0 0 0], L_000002845b5bc4d0;
L_000002845b5bd3d0 .concat [ 32 1 0 0], L_000002845b5bb5d0, L_000002845b5bccf0;
L_000002845b5bbfd0 .part L_000002845b538a58, 31, 1;
L_000002845b5bd0b0 .concat [ 1 0 0 0], L_000002845b5bbfd0;
L_000002845b5bbad0 .concat [ 32 1 0 0], L_000002845b538a58, L_000002845b5bd0b0;
L_000002845b5bbb70 .arith/sum 33, L_000002845b5bd3d0, L_000002845b5bbad0;
L_000002845b5bb530 .functor MUXZ 33, L_000002845b5bbb70, L_000002845b5bd970, L_000002845b5b4b50, C4<>;
L_000002845b5bd6f0 .part L_000002845b5bb530, 0, 32;
L_000002845b5bcc50 .part L_000002845b5bb530, 32, 1;
L_000002845b5bc070 .part L_000002845b5bd6f0, 31, 1;
S_000002845b4f0eb0 .scope module, "t3_sum_t4" "fixed_32_add_sub" 6 264, 7 1 0, S_000002845b4f06e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b538f20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b538ed8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b6360 .functor XNOR 1, L_000002845b538f20, L_000002845b538ed8, C4<0>, C4<0>;
L_000002845b5b3e30 .functor XOR 1, L_000002845b5be0f0, L_000002845b5be190, C4<0>, C4<0>;
v000002845b501a80_0 .net/2u *"_ivl_0", 0 0, L_000002845b538ed8;  1 drivers
v000002845b502840_0 .net *"_ivl_11", 0 0, L_000002845b5bf130;  1 drivers
v000002845b501b20_0 .net *"_ivl_12", 0 0, L_000002845b5bdf10;  1 drivers
v000002845b500d60_0 .net *"_ivl_14", 32 0, L_000002845b5c0030;  1 drivers
v000002845b501bc0_0 .net *"_ivl_16", 32 0, L_000002845b5bf1d0;  1 drivers
v000002845b5005e0_0 .net *"_ivl_19", 0 0, L_000002845b5bf770;  1 drivers
v000002845b5020c0_0 .net *"_ivl_2", 0 0, L_000002845b5b6360;  1 drivers
v000002845b501080_0 .net *"_ivl_20", 0 0, L_000002845b5bf310;  1 drivers
v000002845b502480_0 .net *"_ivl_22", 32 0, L_000002845b5c0350;  1 drivers
v000002845b500ea0_0 .net *"_ivl_25", 0 0, L_000002845b5bf4f0;  1 drivers
v000002845b501c60_0 .net *"_ivl_26", 0 0, L_000002845b5bf450;  1 drivers
v000002845b502520_0 .net *"_ivl_28", 32 0, L_000002845b5bf810;  1 drivers
v000002845b5000e0_0 .net *"_ivl_30", 32 0, L_000002845b5c03f0;  1 drivers
v000002845b501d00_0 .net *"_ivl_37", 0 0, L_000002845b5be0f0;  1 drivers
v000002845b500f40_0 .net *"_ivl_39", 0 0, L_000002845b5be190;  1 drivers
v000002845b502160_0 .net *"_ivl_5", 0 0, L_000002845b5bff90;  1 drivers
v000002845b501da0_0 .net *"_ivl_6", 0 0, L_000002845b5bfc70;  1 drivers
v000002845b5025c0_0 .net *"_ivl_8", 32 0, L_000002845b5be5f0;  1 drivers
v000002845b5027a0_0 .net/s "a_in", 31 0, v000002845b50fe50_0;  1 drivers
v000002845b501120_0 .net/s "b_in", 31 0, v000002845b510d50_0;  1 drivers
v000002845b501e40_0 .net "overflow", 0 0, L_000002845b5b3e30;  1 drivers
v000002845b5013a0_0 .net "sub_n_add", 0 0, L_000002845b538f20;  1 drivers
v000002845b500680_0 .net/s "sum_diff_out", 31 0, L_000002845b5bdfb0;  alias, 1 drivers
v000002845b501440_0 .net/s "temp_result_wide", 32 0, L_000002845b5bf950;  1 drivers
L_000002845b5bff90 .part v000002845b50fe50_0, 31, 1;
L_000002845b5bfc70 .concat [ 1 0 0 0], L_000002845b5bff90;
L_000002845b5be5f0 .concat [ 32 1 0 0], v000002845b50fe50_0, L_000002845b5bfc70;
L_000002845b5bf130 .part v000002845b510d50_0, 31, 1;
L_000002845b5bdf10 .concat [ 1 0 0 0], L_000002845b5bf130;
L_000002845b5c0030 .concat [ 32 1 0 0], v000002845b510d50_0, L_000002845b5bdf10;
L_000002845b5bf1d0 .arith/sub 33, L_000002845b5be5f0, L_000002845b5c0030;
L_000002845b5bf770 .part v000002845b50fe50_0, 31, 1;
L_000002845b5bf310 .concat [ 1 0 0 0], L_000002845b5bf770;
L_000002845b5c0350 .concat [ 32 1 0 0], v000002845b50fe50_0, L_000002845b5bf310;
L_000002845b5bf4f0 .part v000002845b510d50_0, 31, 1;
L_000002845b5bf450 .concat [ 1 0 0 0], L_000002845b5bf4f0;
L_000002845b5bf810 .concat [ 32 1 0 0], v000002845b510d50_0, L_000002845b5bf450;
L_000002845b5c03f0 .arith/sum 33, L_000002845b5c0350, L_000002845b5bf810;
L_000002845b5bf950 .functor MUXZ 33, L_000002845b5c03f0, L_000002845b5bf1d0, L_000002845b5b6360, C4<>;
L_000002845b5bdfb0 .part L_000002845b5bf950, 0, 32;
L_000002845b5be0f0 .part L_000002845b5bf950, 32, 1;
L_000002845b5be190 .part L_000002845b5bdfb0, 31, 1;
S_000002845b4f14f0 .scope module, "t4" "fixed_32_mult" 6 245, 8 1 0, S_000002845b4f06e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b530 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b538db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b60c0 .functor XNOR 1, L_000002845b5be910, L_000002845b538db8, C4<0>, C4<0>;
L_000002845b5b6210 .functor AND 1, L_000002845b5b60c0, L_000002845b5bfbd0, C4<1>, C4<1>;
L_000002845b538e00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b62f0 .functor XNOR 1, L_000002845b5be910, L_000002845b538e00, C4<0>, C4<0>;
L_000002845b5b6050 .functor NOT 1, L_000002845b5be050, C4<0>, C4<0>, C4<0>;
L_000002845b5b5f00 .functor AND 1, L_000002845b5b62f0, L_000002845b5b6050, C4<1>, C4<1>;
v000002845b500180_0 .net/s *"_ivl_0", 63 0, L_000002845b5bfe50;  1 drivers
v000002845b5014e0_0 .net/2u *"_ivl_16", 0 0, L_000002845b538db8;  1 drivers
v000002845b501f80_0 .net *"_ivl_18", 0 0, L_000002845b5b60c0;  1 drivers
v000002845b500400_0 .net/s *"_ivl_2", 63 0, L_000002845b5bf270;  1 drivers
v000002845b5004a0_0 .net *"_ivl_21", 0 0, L_000002845b5bfbd0;  1 drivers
v000002845b500540_0 .net/2u *"_ivl_24", 0 0, L_000002845b538e00;  1 drivers
v000002845b504be0_0 .net *"_ivl_26", 0 0, L_000002845b5b62f0;  1 drivers
v000002845b503100_0 .net *"_ivl_29", 0 0, L_000002845b5be050;  1 drivers
v000002845b503240_0 .net *"_ivl_30", 0 0, L_000002845b5b6050;  1 drivers
v000002845b502ca0_0 .net *"_ivl_6", 63 0, L_000002845b5c0170;  1 drivers
v000002845b5036a0_0 .net *"_ivl_8", 55 0, L_000002845b5be730;  1 drivers
v000002845b504000_0 .net/s "a_in", 31 0, v000002845b510850_0;  1 drivers
v000002845b502fc0_0 .net/s "b_in", 31 0, v000002845b510850_0;  alias, 1 drivers
v000002845b504f00_0 .net "expected_sign", 0 0, L_000002845b5be910;  1 drivers
v000002845b503420_0 .net "msb_of_product_full", 23 0, L_000002845b5bf3b0;  1 drivers
v000002845b503740_0 .net "overflow", 0 0, L_000002845b5b6210;  1 drivers
v000002845b5040a0_0 .net/s "p_out", 31 0, L_000002845b5be4b0;  alias, 1 drivers
v000002845b504c80_0 .net/s "product_full", 63 0, L_000002845b5bf630;  1 drivers
v000002845b503060_0 .net "underflow_q", 0 0, L_000002845b5b5f00;  1 drivers
L_000002845b5bfe50 .extend/s 64, v000002845b510850_0;
L_000002845b5bf270 .extend/s 64, v000002845b510850_0;
L_000002845b5bf630 .arith/mult 64, L_000002845b5bfe50, L_000002845b5bf270;
L_000002845b5be730 .part L_000002845b5bf630, 8, 56;
L_000002845b5c0170 .extend/s 64, L_000002845b5be730;
L_000002845b5be4b0 .part L_000002845b5c0170, 0, 32;
L_000002845b5be910 .part L_000002845b5be4b0, 31, 1;
L_000002845b5bf3b0 .part L_000002845b5bf630, 40, 24;
L_000002845b5bfbd0 .reduce/or L_000002845b5bf3b0;
L_000002845b5be050 .reduce/and L_000002845b5bf3b0;
S_000002845b4f0b90 .scope module, "t4_par" "fixed_32_add_sub" 6 208, 7 1 0, S_000002845b4f06e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b538b78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b538ae8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b4220 .functor XNOR 1, L_000002845b538b78, L_000002845b538ae8, C4<0>, C4<0>;
L_000002845b5b4290 .functor XOR 1, L_000002845b5bc6b0, L_000002845b5bc390, C4<0>, C4<0>;
v000002845b504d20_0 .net/2u *"_ivl_0", 0 0, L_000002845b538ae8;  1 drivers
v000002845b5039c0_0 .net *"_ivl_11", 0 0, L_000002845b5bd650;  1 drivers
v000002845b504820_0 .net *"_ivl_12", 0 0, L_000002845b5bc2f0;  1 drivers
v000002845b504dc0_0 .net *"_ivl_14", 32 0, L_000002845b5bb670;  1 drivers
v000002845b502e80_0 .net *"_ivl_16", 32 0, L_000002845b5bca70;  1 drivers
v000002845b504a00_0 .net *"_ivl_19", 0 0, L_000002845b5bd290;  1 drivers
v000002845b5031a0_0 .net *"_ivl_2", 0 0, L_000002845b5b4220;  1 drivers
v000002845b504140_0 .net *"_ivl_20", 0 0, L_000002845b5bc1b0;  1 drivers
v000002845b5041e0_0 .net *"_ivl_22", 32 0, L_000002845b5bc610;  1 drivers
v000002845b502d40_0 .net *"_ivl_25", 0 0, L_000002845b5bc250;  1 drivers
v000002845b504e60_0 .net *"_ivl_26", 0 0, L_000002845b5bd470;  1 drivers
v000002845b502f20_0 .net *"_ivl_28", 32 0, L_000002845b5bd330;  1 drivers
v000002845b504280_0 .net *"_ivl_30", 32 0, L_000002845b5bb710;  1 drivers
v000002845b503d80_0 .net *"_ivl_37", 0 0, L_000002845b5bc6b0;  1 drivers
v000002845b5032e0_0 .net *"_ivl_39", 0 0, L_000002845b5bc390;  1 drivers
v000002845b504fa0_0 .net *"_ivl_5", 0 0, L_000002845b5bda10;  1 drivers
v000002845b503ce0_0 .net *"_ivl_6", 0 0, L_000002845b5bc570;  1 drivers
v000002845b502980_0 .net *"_ivl_8", 32 0, L_000002845b5bba30;  1 drivers
v000002845b503380_0 .net/s "a_in", 31 0, L_000002845b5bd510;  1 drivers
L_000002845b538b30 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b502de0_0 .net/s "b_in", 31 0, L_000002845b538b30;  1 drivers
v000002845b5048c0_0 .net "overflow", 0 0, L_000002845b5b4290;  1 drivers
v000002845b503880_0 .net "sub_n_add", 0 0, L_000002845b538b78;  1 drivers
v000002845b504320_0 .net/s "sum_diff_out", 31 0, L_000002845b5bbcb0;  alias, 1 drivers
v000002845b503ba0_0 .net/s "temp_result_wide", 32 0, L_000002845b5bd150;  1 drivers
L_000002845b5bda10 .part L_000002845b5bd510, 31, 1;
L_000002845b5bc570 .concat [ 1 0 0 0], L_000002845b5bda10;
L_000002845b5bba30 .concat [ 32 1 0 0], L_000002845b5bd510, L_000002845b5bc570;
L_000002845b5bd650 .part L_000002845b538b30, 31, 1;
L_000002845b5bc2f0 .concat [ 1 0 0 0], L_000002845b5bd650;
L_000002845b5bb670 .concat [ 32 1 0 0], L_000002845b538b30, L_000002845b5bc2f0;
L_000002845b5bca70 .arith/sub 33, L_000002845b5bba30, L_000002845b5bb670;
L_000002845b5bd290 .part L_000002845b5bd510, 31, 1;
L_000002845b5bc1b0 .concat [ 1 0 0 0], L_000002845b5bd290;
L_000002845b5bc610 .concat [ 32 1 0 0], L_000002845b5bd510, L_000002845b5bc1b0;
L_000002845b5bc250 .part L_000002845b538b30, 31, 1;
L_000002845b5bd470 .concat [ 1 0 0 0], L_000002845b5bc250;
L_000002845b5bd330 .concat [ 32 1 0 0], L_000002845b538b30, L_000002845b5bd470;
L_000002845b5bb710 .arith/sum 33, L_000002845b5bc610, L_000002845b5bd330;
L_000002845b5bd150 .functor MUXZ 33, L_000002845b5bb710, L_000002845b5bca70, L_000002845b5b4220, C4<>;
L_000002845b5bbcb0 .part L_000002845b5bd150, 0, 32;
L_000002845b5bc6b0 .part L_000002845b5bd150, 32, 1;
L_000002845b5bc390 .part L_000002845b5bbcb0, 31, 1;
S_000002845b4f11d0 .scope module, "func_d_grad" "func" 4 312, 6 1 0, S_000002845b24e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_000002845b4fc870 .param/l "COMP_1" 1 6 45, C4<010>;
P_000002845b4fc8a8 .param/l "COMP_2" 1 6 46, C4<011>;
P_000002845b4fc8e0 .param/l "COMP_3" 1 6 47, C4<100>;
P_000002845b4fc918 .param/l "DONE" 1 6 48, C4<101>;
P_000002845b4fc950 .param/l "IDLE" 1 6 43, C4<000>;
P_000002845b4fc988 .param/l "INIT" 1 6 44, C4<001>;
P_000002845b4fc9c0 .param/l "MINUS_FIVE" 1 6 51, C4<11111111111111111111101100000000>;
P_000002845b4fc9f8 .param/l "MINUS_TWO" 1 6 52, C4<11111111111111111111111000000000>;
P_000002845b4fca30 .param/l "PLUS_FIVE" 1 6 53, C4<00000000000000000000010100000000>;
P_000002845b4fca68 .param/l "PLUS_TWO" 1 6 54, C4<00000000000000000000001000000000>;
v000002845b5097d0_0 .net *"_ivl_1", 0 0, L_000002845b5c1ed0;  1 drivers
v000002845b50a4f0_0 .net *"_ivl_13", 0 0, L_000002845b5c1cf0;  1 drivers
v000002845b50a950_0 .net *"_ivl_14", 15 0, L_000002845b5c1a70;  1 drivers
v000002845b509690_0 .net *"_ivl_2", 15 0, L_000002845b5c12f0;  1 drivers
v000002845b509730_0 .net *"_ivl_21", 0 0, L_000002845b5c3870;  1 drivers
v000002845b508510_0 .net *"_ivl_22", 15 0, L_000002845b5c30f0;  1 drivers
v000002845b509870_0 .net *"_ivl_31", 0 0, L_000002845b5c5170;  1 drivers
v000002845b509910_0 .net *"_ivl_32", 15 0, L_000002845b5c3550;  1 drivers
v000002845b509a50_0 .net *"_ivl_7", 0 0, L_000002845b5c0670;  1 drivers
v000002845b50a770_0 .net *"_ivl_8", 15 0, L_000002845b5c0c10;  1 drivers
v000002845b509b90_0 .net/s "a_in", 15 0, v000002845b52f800_0;  alias, 1 drivers
v000002845b509eb0_0 .var/s "a_in_buffer", 15 0;
v000002845b509f50_0 .net/s "b_in", 15 0, v000002845b5311a0_0;  alias, 1 drivers
v000002845b509ff0_0 .var/s "b_in_buffer", 15 0;
v000002845b50a090_0 .net/s "c_in", 15 0, v000002845b532a00_0;  alias, 1 drivers
v000002845b50a130_0 .var/s "c_in_buffer", 15 0;
v000002845b50a6d0_0 .net "clk", 0 0, v000002845b533a40_0;  alias, 1 drivers
v000002845b50a270_0 .var "curr_state", 2 0;
v000002845b50a310_0 .net/s "d_in", 15 0, v000002845b5334a0_0;  1 drivers
v000002845b50a630_0 .var/s "d_in_buffer", 15 0;
v000002845b50a8b0_0 .net/s "final_value", 31 0, L_000002845b5b6e90;  1 drivers
v000002845b50b8f0_0 .var "func_done", 0 0;
v000002845b50d010_0 .var "next_state", 2 0;
v000002845b50b2b0_0 .var "overflow", 0 0;
v000002845b50c4d0_0 .net "rst_n", 0 0, v000002845b530f20_0;  alias, 1 drivers
v000002845b50cbb0_0 .net "start_func", 0 0, v000002845b531380_0;  alias, 1 drivers
v000002845b50ce30_0 .net/s "term1", 31 0, L_000002845b5c37d0;  1 drivers
v000002845b50b530_0 .net/s "term1_partial", 31 0, L_000002845b5c07b0;  1 drivers
v000002845b50d3d0_0 .var/s "term1_partial_reg", 31 0;
v000002845b50d1f0_0 .net/s "term1_plus_term2", 31 0, L_000002845b5b80b0;  1 drivers
v000002845b50b170_0 .var/s "term1_plus_term2_reg", 31 0;
v000002845b50d290_0 .var/s "term1_reg", 31 0;
v000002845b50b350_0 .net/s "term2", 31 0, L_000002845b5c4270;  1 drivers
v000002845b50c430_0 .net/s "term2_partial", 31 0, L_000002845b5c1c50;  1 drivers
v000002845b50c1b0_0 .var/s "term2_partial_reg", 31 0;
v000002845b50b710_0 .var/s "term2_reg", 31 0;
v000002845b50d330_0 .net/s "term3", 31 0, L_000002845b5c2d30;  1 drivers
v000002845b50c110_0 .net/s "term3_partial", 31 0, L_000002845b5c2290;  1 drivers
v000002845b50b5d0_0 .var/s "term3_partial_reg", 31 0;
v000002845b50c2f0_0 .net/s "term3_plus_term4", 31 0, L_000002845b5b6850;  1 drivers
v000002845b50cc50_0 .var/s "term3_plus_term4_reg", 31 0;
v000002845b50b990_0 .var/s "term3_reg", 31 0;
v000002845b50bcb0_0 .net/s "term4", 31 0, L_000002845b5c61b0;  1 drivers
v000002845b50ced0_0 .net/s "term4_partial", 31 0, L_000002845b5c4f90;  1 drivers
v000002845b50d470_0 .var/s "term4_partial_reg", 31 0;
v000002845b50ccf0_0 .var/s "term4_reg", 31 0;
v000002845b50af90_0 .var/s "z_out", 31 0;
E_000002845b42bb70 .event anyedge, v000002845b50a270_0, v000002845b4ea720_0;
L_000002845b5c1ed0 .part v000002845b509ff0_0, 15, 1;
LS_000002845b5c12f0_0_0 .concat [ 1 1 1 1], L_000002845b5c1ed0, L_000002845b5c1ed0, L_000002845b5c1ed0, L_000002845b5c1ed0;
LS_000002845b5c12f0_0_4 .concat [ 1 1 1 1], L_000002845b5c1ed0, L_000002845b5c1ed0, L_000002845b5c1ed0, L_000002845b5c1ed0;
LS_000002845b5c12f0_0_8 .concat [ 1 1 1 1], L_000002845b5c1ed0, L_000002845b5c1ed0, L_000002845b5c1ed0, L_000002845b5c1ed0;
LS_000002845b5c12f0_0_12 .concat [ 1 1 1 1], L_000002845b5c1ed0, L_000002845b5c1ed0, L_000002845b5c1ed0, L_000002845b5c1ed0;
L_000002845b5c12f0 .concat [ 4 4 4 4], LS_000002845b5c12f0_0_0, LS_000002845b5c12f0_0_4, LS_000002845b5c12f0_0_8, LS_000002845b5c12f0_0_12;
L_000002845b5c1070 .concat [ 16 16 0 0], v000002845b509ff0_0, L_000002845b5c12f0;
L_000002845b5c0670 .part v000002845b509ff0_0, 15, 1;
LS_000002845b5c0c10_0_0 .concat [ 1 1 1 1], L_000002845b5c0670, L_000002845b5c0670, L_000002845b5c0670, L_000002845b5c0670;
LS_000002845b5c0c10_0_4 .concat [ 1 1 1 1], L_000002845b5c0670, L_000002845b5c0670, L_000002845b5c0670, L_000002845b5c0670;
LS_000002845b5c0c10_0_8 .concat [ 1 1 1 1], L_000002845b5c0670, L_000002845b5c0670, L_000002845b5c0670, L_000002845b5c0670;
LS_000002845b5c0c10_0_12 .concat [ 1 1 1 1], L_000002845b5c0670, L_000002845b5c0670, L_000002845b5c0670, L_000002845b5c0670;
L_000002845b5c0c10 .concat [ 4 4 4 4], LS_000002845b5c0c10_0_0, LS_000002845b5c0c10_0_4, LS_000002845b5c0c10_0_8, LS_000002845b5c0c10_0_12;
L_000002845b5c21f0 .concat [ 16 16 0 0], v000002845b509ff0_0, L_000002845b5c0c10;
L_000002845b5c1cf0 .part v000002845b50a630_0, 15, 1;
LS_000002845b5c1a70_0_0 .concat [ 1 1 1 1], L_000002845b5c1cf0, L_000002845b5c1cf0, L_000002845b5c1cf0, L_000002845b5c1cf0;
LS_000002845b5c1a70_0_4 .concat [ 1 1 1 1], L_000002845b5c1cf0, L_000002845b5c1cf0, L_000002845b5c1cf0, L_000002845b5c1cf0;
LS_000002845b5c1a70_0_8 .concat [ 1 1 1 1], L_000002845b5c1cf0, L_000002845b5c1cf0, L_000002845b5c1cf0, L_000002845b5c1cf0;
LS_000002845b5c1a70_0_12 .concat [ 1 1 1 1], L_000002845b5c1cf0, L_000002845b5c1cf0, L_000002845b5c1cf0, L_000002845b5c1cf0;
L_000002845b5c1a70 .concat [ 4 4 4 4], LS_000002845b5c1a70_0_0, LS_000002845b5c1a70_0_4, LS_000002845b5c1a70_0_8, LS_000002845b5c1a70_0_12;
L_000002845b5c1b10 .concat [ 16 16 0 0], v000002845b50a630_0, L_000002845b5c1a70;
L_000002845b5c3870 .part v000002845b50a130_0, 15, 1;
LS_000002845b5c30f0_0_0 .concat [ 1 1 1 1], L_000002845b5c3870, L_000002845b5c3870, L_000002845b5c3870, L_000002845b5c3870;
LS_000002845b5c30f0_0_4 .concat [ 1 1 1 1], L_000002845b5c3870, L_000002845b5c3870, L_000002845b5c3870, L_000002845b5c3870;
LS_000002845b5c30f0_0_8 .concat [ 1 1 1 1], L_000002845b5c3870, L_000002845b5c3870, L_000002845b5c3870, L_000002845b5c3870;
LS_000002845b5c30f0_0_12 .concat [ 1 1 1 1], L_000002845b5c3870, L_000002845b5c3870, L_000002845b5c3870, L_000002845b5c3870;
L_000002845b5c30f0 .concat [ 4 4 4 4], LS_000002845b5c30f0_0_0, LS_000002845b5c30f0_0_4, LS_000002845b5c30f0_0_8, LS_000002845b5c30f0_0_12;
L_000002845b5c3050 .concat [ 16 16 0 0], v000002845b50a130_0, L_000002845b5c30f0;
L_000002845b5c5170 .part v000002845b509eb0_0, 15, 1;
LS_000002845b5c3550_0_0 .concat [ 1 1 1 1], L_000002845b5c5170, L_000002845b5c5170, L_000002845b5c5170, L_000002845b5c5170;
LS_000002845b5c3550_0_4 .concat [ 1 1 1 1], L_000002845b5c5170, L_000002845b5c5170, L_000002845b5c5170, L_000002845b5c5170;
LS_000002845b5c3550_0_8 .concat [ 1 1 1 1], L_000002845b5c5170, L_000002845b5c5170, L_000002845b5c5170, L_000002845b5c5170;
LS_000002845b5c3550_0_12 .concat [ 1 1 1 1], L_000002845b5c5170, L_000002845b5c5170, L_000002845b5c5170, L_000002845b5c5170;
L_000002845b5c3550 .concat [ 4 4 4 4], LS_000002845b5c3550_0_0, LS_000002845b5c3550_0_4, LS_000002845b5c3550_0_8, LS_000002845b5c3550_0_12;
L_000002845b5c3e10 .concat [ 16 16 0 0], v000002845b509eb0_0, L_000002845b5c3550;
S_000002845b4f1360 .scope module, "final_val" "fixed_32_add_sub" 6 276, 7 1 0, S_000002845b4f11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b539700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5396b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b3a40 .functor XNOR 1, L_000002845b539700, L_000002845b5396b8, C4<0>, C4<0>;
L_000002845b5b3b90 .functor XOR 1, L_000002845b5b7110, L_000002845b5b7250, C4<0>, C4<0>;
v000002845b510030_0 .net/2u *"_ivl_0", 0 0, L_000002845b5396b8;  1 drivers
v000002845b511750_0 .net *"_ivl_11", 0 0, L_000002845b5b8790;  1 drivers
v000002845b5108f0_0 .net *"_ivl_12", 0 0, L_000002845b5b71b0;  1 drivers
v000002845b5117f0_0 .net *"_ivl_14", 32 0, L_000002845b5b6710;  1 drivers
v000002845b512010_0 .net *"_ivl_16", 32 0, L_000002845b5b81f0;  1 drivers
v000002845b510ad0_0 .net *"_ivl_19", 0 0, L_000002845b5b8b50;  1 drivers
v000002845b510e90_0 .net *"_ivl_2", 0 0, L_000002845b5b3a40;  1 drivers
v000002845b510210_0 .net *"_ivl_20", 0 0, L_000002845b5b6f30;  1 drivers
v000002845b511c50_0 .net *"_ivl_22", 32 0, L_000002845b5b7c50;  1 drivers
v000002845b511570_0 .net *"_ivl_25", 0 0, L_000002845b5b7890;  1 drivers
v000002845b511070_0 .net *"_ivl_26", 0 0, L_000002845b5b7b10;  1 drivers
v000002845b511d90_0 .net *"_ivl_28", 32 0, L_000002845b5b6a30;  1 drivers
v000002845b5111b0_0 .net *"_ivl_30", 32 0, L_000002845b5b8a10;  1 drivers
v000002845b511cf0_0 .net *"_ivl_37", 0 0, L_000002845b5b7110;  1 drivers
v000002845b5103f0_0 .net *"_ivl_39", 0 0, L_000002845b5b7250;  1 drivers
v000002845b510170_0 .net *"_ivl_5", 0 0, L_000002845b5b8470;  1 drivers
v000002845b511e30_0 .net *"_ivl_6", 0 0, L_000002845b5b7570;  1 drivers
v000002845b50fd10_0 .net *"_ivl_8", 32 0, L_000002845b5b8510;  1 drivers
v000002845b5102b0_0 .net/s "a_in", 31 0, v000002845b50b170_0;  1 drivers
v000002845b50ff90_0 .net/s "b_in", 31 0, v000002845b50cc50_0;  1 drivers
v000002845b5121f0_0 .net "overflow", 0 0, L_000002845b5b3b90;  1 drivers
v000002845b510530_0 .net "sub_n_add", 0 0, L_000002845b539700;  1 drivers
v000002845b510f30_0 .net/s "sum_diff_out", 31 0, L_000002845b5b6e90;  alias, 1 drivers
v000002845b510990_0 .net/s "temp_result_wide", 32 0, L_000002845b5b79d0;  1 drivers
L_000002845b5b8470 .part v000002845b50b170_0, 31, 1;
L_000002845b5b7570 .concat [ 1 0 0 0], L_000002845b5b8470;
L_000002845b5b8510 .concat [ 32 1 0 0], v000002845b50b170_0, L_000002845b5b7570;
L_000002845b5b8790 .part v000002845b50cc50_0, 31, 1;
L_000002845b5b71b0 .concat [ 1 0 0 0], L_000002845b5b8790;
L_000002845b5b6710 .concat [ 32 1 0 0], v000002845b50cc50_0, L_000002845b5b71b0;
L_000002845b5b81f0 .arith/sub 33, L_000002845b5b8510, L_000002845b5b6710;
L_000002845b5b8b50 .part v000002845b50b170_0, 31, 1;
L_000002845b5b6f30 .concat [ 1 0 0 0], L_000002845b5b8b50;
L_000002845b5b7c50 .concat [ 32 1 0 0], v000002845b50b170_0, L_000002845b5b6f30;
L_000002845b5b7890 .part v000002845b50cc50_0, 31, 1;
L_000002845b5b7b10 .concat [ 1 0 0 0], L_000002845b5b7890;
L_000002845b5b6a30 .concat [ 32 1 0 0], v000002845b50cc50_0, L_000002845b5b7b10;
L_000002845b5b8a10 .arith/sum 33, L_000002845b5b7c50, L_000002845b5b6a30;
L_000002845b5b79d0 .functor MUXZ 33, L_000002845b5b8a10, L_000002845b5b81f0, L_000002845b5b3a40, C4<>;
L_000002845b5b6e90 .part L_000002845b5b79d0, 0, 32;
L_000002845b5b7110 .part L_000002845b5b79d0, 32, 1;
L_000002845b5b7250 .part L_000002845b5b6e90, 31, 1;
S_000002845b4f1680 .scope module, "t1" "fixed_32_add_sub" 6 221, 7 1 0, S_000002845b4f11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b5393a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b539310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b3b20 .functor XNOR 1, L_000002845b5393a0, L_000002845b539310, C4<0>, C4<0>;
L_000002845b5b35e0 .functor XOR 1, L_000002845b5c39b0, L_000002845b5c53f0, C4<0>, C4<0>;
v000002845b510a30_0 .net/2u *"_ivl_0", 0 0, L_000002845b539310;  1 drivers
v000002845b512290_0 .net *"_ivl_11", 0 0, L_000002845b5c3230;  1 drivers
v000002845b510490_0 .net *"_ivl_12", 0 0, L_000002845b5c46d0;  1 drivers
v000002845b511ed0_0 .net *"_ivl_14", 32 0, L_000002845b5c3730;  1 drivers
v000002845b5119d0_0 .net *"_ivl_16", 32 0, L_000002845b5c50d0;  1 drivers
v000002845b511250_0 .net *"_ivl_19", 0 0, L_000002845b5c32d0;  1 drivers
v000002845b511890_0 .net *"_ivl_2", 0 0, L_000002845b5b3b20;  1 drivers
v000002845b5105d0_0 .net *"_ivl_20", 0 0, L_000002845b5c44f0;  1 drivers
v000002845b512330_0 .net *"_ivl_22", 32 0, L_000002845b5c4310;  1 drivers
v000002845b5123d0_0 .net *"_ivl_25", 0 0, L_000002845b5c4bd0;  1 drivers
v000002845b5112f0_0 .net *"_ivl_26", 0 0, L_000002845b5c3410;  1 drivers
v000002845b511390_0 .net *"_ivl_28", 32 0, L_000002845b5c3f50;  1 drivers
v000002845b511430_0 .net *"_ivl_30", 32 0, L_000002845b5c35f0;  1 drivers
v000002845b511b10_0 .net *"_ivl_37", 0 0, L_000002845b5c39b0;  1 drivers
v000002845b511bb0_0 .net *"_ivl_39", 0 0, L_000002845b5c53f0;  1 drivers
v000002845b511f70_0 .net *"_ivl_5", 0 0, L_000002845b5c4450;  1 drivers
v000002845b5120b0_0 .net *"_ivl_6", 0 0, L_000002845b5c3eb0;  1 drivers
v000002845b512470_0 .net *"_ivl_8", 32 0, L_000002845b5c41d0;  1 drivers
v000002845b50fef0_0 .net/s "a_in", 31 0, v000002845b50d3d0_0;  1 drivers
L_000002845b539358 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v000002845b5100d0_0 .net/s "b_in", 31 0, L_000002845b539358;  1 drivers
v000002845b514130_0 .net "overflow", 0 0, L_000002845b5b35e0;  1 drivers
v000002845b512b50_0 .net "sub_n_add", 0 0, L_000002845b5393a0;  1 drivers
v000002845b512510_0 .net/s "sum_diff_out", 31 0, L_000002845b5c37d0;  alias, 1 drivers
v000002845b512bf0_0 .net/s "temp_result_wide", 32 0, L_000002845b5c3690;  1 drivers
L_000002845b5c4450 .part v000002845b50d3d0_0, 31, 1;
L_000002845b5c3eb0 .concat [ 1 0 0 0], L_000002845b5c4450;
L_000002845b5c41d0 .concat [ 32 1 0 0], v000002845b50d3d0_0, L_000002845b5c3eb0;
L_000002845b5c3230 .part L_000002845b539358, 31, 1;
L_000002845b5c46d0 .concat [ 1 0 0 0], L_000002845b5c3230;
L_000002845b5c3730 .concat [ 32 1 0 0], L_000002845b539358, L_000002845b5c46d0;
L_000002845b5c50d0 .arith/sub 33, L_000002845b5c41d0, L_000002845b5c3730;
L_000002845b5c32d0 .part v000002845b50d3d0_0, 31, 1;
L_000002845b5c44f0 .concat [ 1 0 0 0], L_000002845b5c32d0;
L_000002845b5c4310 .concat [ 32 1 0 0], v000002845b50d3d0_0, L_000002845b5c44f0;
L_000002845b5c4bd0 .part L_000002845b539358, 31, 1;
L_000002845b5c3410 .concat [ 1 0 0 0], L_000002845b5c4bd0;
L_000002845b5c3f50 .concat [ 32 1 0 0], L_000002845b539358, L_000002845b5c3410;
L_000002845b5c35f0 .arith/sum 33, L_000002845b5c4310, L_000002845b5c3f50;
L_000002845b5c3690 .functor MUXZ 33, L_000002845b5c35f0, L_000002845b5c50d0, L_000002845b5b3b20, C4<>;
L_000002845b5c37d0 .part L_000002845b5c3690, 0, 32;
L_000002845b5c39b0 .part L_000002845b5c3690, 32, 1;
L_000002845b5c53f0 .part L_000002845b5c37d0, 31, 1;
S_000002845b4fe8b0 .scope module, "t1_par" "fixed_32_mult" 6 183, 8 1 0, S_000002845b4f11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b570 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b538ff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b2fc0 .functor XNOR 1, L_000002845b5c1250, L_000002845b538ff8, C4<0>, C4<0>;
L_000002845b5b2460 .functor AND 1, L_000002845b5b2fc0, L_000002845b5c1e30, C4<1>, C4<1>;
L_000002845b539040 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b3810 .functor XNOR 1, L_000002845b5c1250, L_000002845b539040, C4<0>, C4<0>;
L_000002845b5b2e00 .functor NOT 1, L_000002845b5c0b70, C4<0>, C4<0>, C4<0>;
L_000002845b5b3260 .functor AND 1, L_000002845b5b3810, L_000002845b5b2e00, C4<1>, C4<1>;
v000002845b5141d0_0 .net/s *"_ivl_0", 63 0, L_000002845b5c2650;  1 drivers
v000002845b513e10_0 .net/2u *"_ivl_16", 0 0, L_000002845b538ff8;  1 drivers
v000002845b5135f0_0 .net *"_ivl_18", 0 0, L_000002845b5b2fc0;  1 drivers
v000002845b513230_0 .net/s *"_ivl_2", 63 0, L_000002845b5c2a10;  1 drivers
v000002845b514a90_0 .net *"_ivl_21", 0 0, L_000002845b5c1e30;  1 drivers
v000002845b512c90_0 .net/2u *"_ivl_24", 0 0, L_000002845b539040;  1 drivers
v000002845b5146d0_0 .net *"_ivl_26", 0 0, L_000002845b5b3810;  1 drivers
v000002845b512650_0 .net *"_ivl_29", 0 0, L_000002845b5c0b70;  1 drivers
v000002845b514630_0 .net *"_ivl_30", 0 0, L_000002845b5b2e00;  1 drivers
v000002845b513370_0 .net *"_ivl_6", 63 0, L_000002845b5c1110;  1 drivers
v000002845b512fb0_0 .net *"_ivl_8", 55 0, L_000002845b5c1610;  1 drivers
v000002845b5126f0_0 .net/s "a_in", 31 0, L_000002845b5c1070;  1 drivers
v000002845b5125b0_0 .net/s "b_in", 31 0, L_000002845b5c21f0;  1 drivers
v000002845b513a50_0 .net "expected_sign", 0 0, L_000002845b5c1250;  1 drivers
v000002845b514270_0 .net "msb_of_product_full", 23 0, L_000002845b5c0ad0;  1 drivers
v000002845b513050_0 .net "overflow", 0 0, L_000002845b5b2460;  1 drivers
v000002845b513730_0 .net/s "p_out", 31 0, L_000002845b5c07b0;  alias, 1 drivers
v000002845b514950_0 .net/s "product_full", 63 0, L_000002845b5c0fd0;  1 drivers
v000002845b513690_0 .net "underflow_q", 0 0, L_000002845b5b3260;  1 drivers
L_000002845b5c2650 .extend/s 64, L_000002845b5c1070;
L_000002845b5c2a10 .extend/s 64, L_000002845b5c21f0;
L_000002845b5c0fd0 .arith/mult 64, L_000002845b5c2650, L_000002845b5c2a10;
L_000002845b5c1610 .part L_000002845b5c0fd0, 8, 56;
L_000002845b5c1110 .extend/s 64, L_000002845b5c1610;
L_000002845b5c07b0 .part L_000002845b5c1110, 0, 32;
L_000002845b5c1250 .part L_000002845b5c07b0, 31, 1;
L_000002845b5c0ad0 .part L_000002845b5c0fd0, 40, 24;
L_000002845b5c1e30 .reduce/or L_000002845b5c0ad0;
L_000002845b5c0b70 .reduce/and L_000002845b5c0ad0;
S_000002845b4fe400 .scope module, "t1_sum_t2" "fixed_32_add_sub" 6 256, 7 1 0, S_000002845b4f11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b5395e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b539598 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b3880 .functor XNOR 1, L_000002845b5395e0, L_000002845b539598, C4<0>, C4<0>;
L_000002845b5b38f0 .functor XOR 1, L_000002845b5b7390, L_000002845b5b72f0, C4<0>, C4<0>;
v000002845b5130f0_0 .net/2u *"_ivl_0", 0 0, L_000002845b539598;  1 drivers
v000002845b512dd0_0 .net *"_ivl_11", 0 0, L_000002845b5c62f0;  1 drivers
v000002845b512790_0 .net *"_ivl_12", 0 0, L_000002845b5c58f0;  1 drivers
v000002845b512d30_0 .net *"_ivl_14", 32 0, L_000002845b5c5e90;  1 drivers
v000002845b512830_0 .net *"_ivl_16", 32 0, L_000002845b5c5530;  1 drivers
v000002845b5128d0_0 .net *"_ivl_19", 0 0, L_000002845b5c5fd0;  1 drivers
v000002845b5137d0_0 .net *"_ivl_2", 0 0, L_000002845b5b3880;  1 drivers
v000002845b514810_0 .net *"_ivl_20", 0 0, L_000002845b5c5cb0;  1 drivers
v000002845b514310_0 .net *"_ivl_22", 32 0, L_000002845b5c5a30;  1 drivers
v000002845b514450_0 .net *"_ivl_25", 0 0, L_000002845b5c5d50;  1 drivers
v000002845b513190_0 .net *"_ivl_26", 0 0, L_000002845b5c5ad0;  1 drivers
v000002845b5144f0_0 .net *"_ivl_28", 32 0, L_000002845b5c5b70;  1 drivers
v000002845b512e70_0 .net *"_ivl_30", 32 0, L_000002845b5c5c10;  1 drivers
v000002845b514770_0 .net *"_ivl_37", 0 0, L_000002845b5b7390;  1 drivers
v000002845b512f10_0 .net *"_ivl_39", 0 0, L_000002845b5b72f0;  1 drivers
v000002845b514bd0_0 .net *"_ivl_5", 0 0, L_000002845b5c6250;  1 drivers
v000002845b5149f0_0 .net *"_ivl_6", 0 0, L_000002845b5c5df0;  1 drivers
v000002845b512970_0 .net *"_ivl_8", 32 0, L_000002845b5c55d0;  1 drivers
v000002845b5132d0_0 .net/s "a_in", 31 0, v000002845b50d290_0;  1 drivers
v000002845b512a10_0 .net/s "b_in", 31 0, v000002845b50b710_0;  1 drivers
v000002845b513410_0 .net "overflow", 0 0, L_000002845b5b38f0;  1 drivers
v000002845b5139b0_0 .net "sub_n_add", 0 0, L_000002845b5395e0;  1 drivers
v000002845b513ff0_0 .net/s "sum_diff_out", 31 0, L_000002845b5b80b0;  alias, 1 drivers
v000002845b5148b0_0 .net/s "temp_result_wide", 32 0, L_000002845b5b7070;  1 drivers
L_000002845b5c6250 .part v000002845b50d290_0, 31, 1;
L_000002845b5c5df0 .concat [ 1 0 0 0], L_000002845b5c6250;
L_000002845b5c55d0 .concat [ 32 1 0 0], v000002845b50d290_0, L_000002845b5c5df0;
L_000002845b5c62f0 .part v000002845b50b710_0, 31, 1;
L_000002845b5c58f0 .concat [ 1 0 0 0], L_000002845b5c62f0;
L_000002845b5c5e90 .concat [ 32 1 0 0], v000002845b50b710_0, L_000002845b5c58f0;
L_000002845b5c5530 .arith/sub 33, L_000002845b5c55d0, L_000002845b5c5e90;
L_000002845b5c5fd0 .part v000002845b50d290_0, 31, 1;
L_000002845b5c5cb0 .concat [ 1 0 0 0], L_000002845b5c5fd0;
L_000002845b5c5a30 .concat [ 32 1 0 0], v000002845b50d290_0, L_000002845b5c5cb0;
L_000002845b5c5d50 .part v000002845b50b710_0, 31, 1;
L_000002845b5c5ad0 .concat [ 1 0 0 0], L_000002845b5c5d50;
L_000002845b5c5b70 .concat [ 32 1 0 0], v000002845b50b710_0, L_000002845b5c5ad0;
L_000002845b5c5c10 .arith/sum 33, L_000002845b5c5a30, L_000002845b5c5b70;
L_000002845b5b7070 .functor MUXZ 33, L_000002845b5c5c10, L_000002845b5c5530, L_000002845b5b3880, C4<>;
L_000002845b5b80b0 .part L_000002845b5b7070, 0, 32;
L_000002845b5b7390 .part L_000002845b5b7070, 32, 1;
L_000002845b5b72f0 .part L_000002845b5b80b0, 31, 1;
S_000002845b4fd460 .scope module, "t2" "fixed_32_mult" 6 229, 8 1 0, S_000002845b4f11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b6b0 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b5393e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b33b0 .functor XNOR 1, L_000002845b5c4c70, L_000002845b5393e8, C4<0>, C4<0>;
L_000002845b5b3500 .functor AND 1, L_000002845b5b33b0, L_000002845b5c2c90, C4<1>, C4<1>;
L_000002845b539430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b2a10 .functor XNOR 1, L_000002845b5c4c70, L_000002845b539430, C4<0>, C4<0>;
L_000002845b5b3650 .functor NOT 1, L_000002845b5c3ff0, C4<0>, C4<0>, C4<0>;
L_000002845b5b36c0 .functor AND 1, L_000002845b5b2a10, L_000002845b5b3650, C4<1>, C4<1>;
v000002845b514b30_0 .net/s *"_ivl_0", 63 0, L_000002845b5c3a50;  1 drivers
v000002845b514c70_0 .net/2u *"_ivl_16", 0 0, L_000002845b5393e8;  1 drivers
v000002845b5134b0_0 .net *"_ivl_18", 0 0, L_000002845b5b33b0;  1 drivers
v000002845b513af0_0 .net/s *"_ivl_2", 63 0, L_000002845b5c3cd0;  1 drivers
v000002845b512ab0_0 .net *"_ivl_21", 0 0, L_000002845b5c2c90;  1 drivers
v000002845b513550_0 .net/2u *"_ivl_24", 0 0, L_000002845b539430;  1 drivers
v000002845b5143b0_0 .net *"_ivl_26", 0 0, L_000002845b5b2a10;  1 drivers
v000002845b513870_0 .net *"_ivl_29", 0 0, L_000002845b5c3ff0;  1 drivers
v000002845b514590_0 .net *"_ivl_30", 0 0, L_000002845b5b3650;  1 drivers
v000002845b513910_0 .net *"_ivl_6", 63 0, L_000002845b5c5350;  1 drivers
v000002845b513b90_0 .net *"_ivl_8", 55 0, L_000002845b5c4590;  1 drivers
v000002845b513c30_0 .net/s "a_in", 31 0, v000002845b50c1b0_0;  1 drivers
v000002845b513cd0_0 .net/s "b_in", 31 0, v000002845b50c1b0_0;  alias, 1 drivers
v000002845b513d70_0 .net "expected_sign", 0 0, L_000002845b5c4c70;  1 drivers
v000002845b513eb0_0 .net "msb_of_product_full", 23 0, L_000002845b5c49f0;  1 drivers
v000002845b513f50_0 .net "overflow", 0 0, L_000002845b5b3500;  1 drivers
v000002845b514090_0 .net/s "p_out", 31 0, L_000002845b5c4270;  alias, 1 drivers
v000002845b515c10_0 .net/s "product_full", 63 0, L_000002845b5c3d70;  1 drivers
v000002845b5166b0_0 .net "underflow_q", 0 0, L_000002845b5b36c0;  1 drivers
L_000002845b5c3a50 .extend/s 64, v000002845b50c1b0_0;
L_000002845b5c3cd0 .extend/s 64, v000002845b50c1b0_0;
L_000002845b5c3d70 .arith/mult 64, L_000002845b5c3a50, L_000002845b5c3cd0;
L_000002845b5c4590 .part L_000002845b5c3d70, 8, 56;
L_000002845b5c5350 .extend/s 64, L_000002845b5c4590;
L_000002845b5c4270 .part L_000002845b5c5350, 0, 32;
L_000002845b5c4c70 .part L_000002845b5c4270, 31, 1;
L_000002845b5c49f0 .part L_000002845b5c3d70, 40, 24;
L_000002845b5c2c90 .reduce/or L_000002845b5c49f0;
L_000002845b5c3ff0 .reduce/and L_000002845b5c49f0;
S_000002845b4fe720 .scope module, "t2_par" "fixed_32_mult" 6 192, 8 1 0, S_000002845b4f11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b330 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b539088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b3490 .functor XNOR 1, L_000002845b5c2ab0, L_000002845b539088, C4<0>, C4<0>;
L_000002845b5b3ea0 .functor AND 1, L_000002845b5b3490, L_000002845b5c11b0, C4<1>, C4<1>;
L_000002845b5390d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b3180 .functor XNOR 1, L_000002845b5c2ab0, L_000002845b5390d0, C4<0>, C4<0>;
L_000002845b5b32d0 .functor NOT 1, L_000002845b5c2150, C4<0>, C4<0>, C4<0>;
L_000002845b5b3ab0 .functor AND 1, L_000002845b5b3180, L_000002845b5b32d0, C4<1>, C4<1>;
v000002845b516cf0_0 .net/s *"_ivl_0", 63 0, L_000002845b5c26f0;  1 drivers
v000002845b516610_0 .net/2u *"_ivl_16", 0 0, L_000002845b539088;  1 drivers
v000002845b515530_0 .net *"_ivl_18", 0 0, L_000002845b5b3490;  1 drivers
v000002845b5162f0_0 .net/s *"_ivl_2", 63 0, L_000002845b5c2790;  1 drivers
v000002845b516bb0_0 .net *"_ivl_21", 0 0, L_000002845b5c11b0;  1 drivers
v000002845b515990_0 .net/2u *"_ivl_24", 0 0, L_000002845b5390d0;  1 drivers
v000002845b515cb0_0 .net *"_ivl_26", 0 0, L_000002845b5b3180;  1 drivers
v000002845b5164d0_0 .net *"_ivl_29", 0 0, L_000002845b5c2150;  1 drivers
v000002845b515fd0_0 .net *"_ivl_30", 0 0, L_000002845b5b32d0;  1 drivers
v000002845b516d90_0 .net *"_ivl_6", 63 0, L_000002845b5c0cb0;  1 drivers
v000002845b516070_0 .net *"_ivl_8", 55 0, L_000002845b5c08f0;  1 drivers
v000002845b516e30_0 .net/s "a_in", 31 0, L_000002845b5c1b10;  1 drivers
L_000002845b539118 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b515350_0 .net/s "b_in", 31 0, L_000002845b539118;  1 drivers
v000002845b515170_0 .net "expected_sign", 0 0, L_000002845b5c2ab0;  1 drivers
v000002845b515490_0 .net "msb_of_product_full", 23 0, L_000002845b5c19d0;  1 drivers
v000002845b516ed0_0 .net "overflow", 0 0, L_000002845b5b3ea0;  1 drivers
v000002845b514d10_0 .net/s "p_out", 31 0, L_000002845b5c1c50;  alias, 1 drivers
v000002845b516430_0 .net/s "product_full", 63 0, L_000002845b5c16b0;  1 drivers
v000002845b514db0_0 .net "underflow_q", 0 0, L_000002845b5b3ab0;  1 drivers
L_000002845b5c26f0 .extend/s 64, L_000002845b5c1b10;
L_000002845b5c2790 .extend/s 64, L_000002845b539118;
L_000002845b5c16b0 .arith/mult 64, L_000002845b5c26f0, L_000002845b5c2790;
L_000002845b5c08f0 .part L_000002845b5c16b0, 8, 56;
L_000002845b5c0cb0 .extend/s 64, L_000002845b5c08f0;
L_000002845b5c1c50 .part L_000002845b5c0cb0, 0, 32;
L_000002845b5c2ab0 .part L_000002845b5c1c50, 31, 1;
L_000002845b5c19d0 .part L_000002845b5c16b0, 40, 24;
L_000002845b5c11b0 .reduce/or L_000002845b5c19d0;
L_000002845b5c2150 .reduce/and L_000002845b5c19d0;
S_000002845b4fd910 .scope module, "t3" "fixed_32_mult" 6 237, 8 1 0, S_000002845b4f11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42baf0 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b539478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b2b60 .functor XNOR 1, L_000002845b5c4a90, L_000002845b539478, C4<0>, C4<0>;
L_000002845b5b3420 .functor AND 1, L_000002845b5b2b60, L_000002845b5c2f10, C4<1>, C4<1>;
L_000002845b5394c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b3730 .functor XNOR 1, L_000002845b5c4a90, L_000002845b5394c0, C4<0>, C4<0>;
L_000002845b5b3f10 .functor NOT 1, L_000002845b5c2fb0, C4<0>, C4<0>, C4<0>;
L_000002845b5b28c0 .functor AND 1, L_000002845b5b3730, L_000002845b5b3f10, C4<1>, C4<1>;
v000002845b515d50_0 .net/s *"_ivl_0", 63 0, L_000002845b5c4090;  1 drivers
v000002845b516f70_0 .net/2u *"_ivl_16", 0 0, L_000002845b539478;  1 drivers
v000002845b517010_0 .net *"_ivl_18", 0 0, L_000002845b5b2b60;  1 drivers
v000002845b5171f0_0 .net/s *"_ivl_2", 63 0, L_000002845b5c4130;  1 drivers
v000002845b5150d0_0 .net *"_ivl_21", 0 0, L_000002845b5c2f10;  1 drivers
v000002845b515df0_0 .net/2u *"_ivl_24", 0 0, L_000002845b5394c0;  1 drivers
v000002845b516570_0 .net *"_ivl_26", 0 0, L_000002845b5b3730;  1 drivers
v000002845b516930_0 .net *"_ivl_29", 0 0, L_000002845b5c2fb0;  1 drivers
v000002845b515210_0 .net *"_ivl_30", 0 0, L_000002845b5b3f10;  1 drivers
v000002845b5155d0_0 .net *"_ivl_6", 63 0, L_000002845b5c4810;  1 drivers
v000002845b515670_0 .net *"_ivl_8", 55 0, L_000002845b5c5030;  1 drivers
v000002845b517330_0 .net/s "a_in", 31 0, v000002845b50b5d0_0;  1 drivers
v000002845b515710_0 .net/s "b_in", 31 0, v000002845b50b5d0_0;  alias, 1 drivers
v000002845b5173d0_0 .net "expected_sign", 0 0, L_000002845b5c4a90;  1 drivers
v000002845b515ad0_0 .net "msb_of_product_full", 23 0, L_000002845b5c2e70;  1 drivers
v000002845b5153f0_0 .net "overflow", 0 0, L_000002845b5b3420;  1 drivers
v000002845b516110_0 .net/s "p_out", 31 0, L_000002845b5c2d30;  alias, 1 drivers
v000002845b514e50_0 .net/s "product_full", 63 0, L_000002845b5c4770;  1 drivers
v000002845b5157b0_0 .net "underflow_q", 0 0, L_000002845b5b28c0;  1 drivers
L_000002845b5c4090 .extend/s 64, v000002845b50b5d0_0;
L_000002845b5c4130 .extend/s 64, v000002845b50b5d0_0;
L_000002845b5c4770 .arith/mult 64, L_000002845b5c4090, L_000002845b5c4130;
L_000002845b5c5030 .part L_000002845b5c4770, 8, 56;
L_000002845b5c4810 .extend/s 64, L_000002845b5c5030;
L_000002845b5c2d30 .part L_000002845b5c4810, 0, 32;
L_000002845b5c4a90 .part L_000002845b5c2d30, 31, 1;
L_000002845b5c2e70 .part L_000002845b5c4770, 40, 24;
L_000002845b5c2f10 .reduce/or L_000002845b5c2e70;
L_000002845b5c2fb0 .reduce/and L_000002845b5c2e70;
S_000002845b4fce20 .scope module, "t3_par" "fixed_32_add_sub" 6 200, 7 1 0, S_000002845b4f11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b5391f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b539160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b2930 .functor XNOR 1, L_000002845b5391f0, L_000002845b539160, C4<0>, C4<0>;
L_000002845b5b2690 .functor XOR 1, L_000002845b5c1390, L_000002845b5c2330, C4<0>, C4<0>;
v000002845b515850_0 .net/2u *"_ivl_0", 0 0, L_000002845b539160;  1 drivers
v000002845b515a30_0 .net *"_ivl_11", 0 0, L_000002845b5c2010;  1 drivers
v000002845b5158f0_0 .net *"_ivl_12", 0 0, L_000002845b5c0d50;  1 drivers
v000002845b515b70_0 .net *"_ivl_14", 32 0, L_000002845b5c14d0;  1 drivers
v000002845b5169d0_0 .net *"_ivl_16", 32 0, L_000002845b5c2970;  1 drivers
v000002845b515e90_0 .net *"_ivl_19", 0 0, L_000002845b5c1bb0;  1 drivers
v000002845b514ef0_0 .net *"_ivl_2", 0 0, L_000002845b5b2930;  1 drivers
v000002845b517470_0 .net *"_ivl_20", 0 0, L_000002845b5c2830;  1 drivers
v000002845b5170b0_0 .net *"_ivl_22", 32 0, L_000002845b5c2b50;  1 drivers
v000002845b515f30_0 .net *"_ivl_25", 0 0, L_000002845b5c2bf0;  1 drivers
v000002845b517150_0 .net *"_ivl_26", 0 0, L_000002845b5c20b0;  1 drivers
v000002845b5161b0_0 .net *"_ivl_28", 32 0, L_000002845b5c0530;  1 drivers
v000002845b514f90_0 .net *"_ivl_30", 32 0, L_000002845b5c0710;  1 drivers
v000002845b516750_0 .net *"_ivl_37", 0 0, L_000002845b5c1390;  1 drivers
v000002845b516250_0 .net *"_ivl_39", 0 0, L_000002845b5c2330;  1 drivers
v000002845b516390_0 .net *"_ivl_5", 0 0, L_000002845b5c23d0;  1 drivers
v000002845b5167f0_0 .net *"_ivl_6", 0 0, L_000002845b5c0e90;  1 drivers
v000002845b516890_0 .net *"_ivl_8", 32 0, L_000002845b5c1f70;  1 drivers
v000002845b517290_0 .net/s "a_in", 31 0, L_000002845b5c3050;  1 drivers
L_000002845b5391a8 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b516a70_0 .net/s "b_in", 31 0, L_000002845b5391a8;  1 drivers
v000002845b516b10_0 .net "overflow", 0 0, L_000002845b5b2690;  1 drivers
v000002845b516c50_0 .net "sub_n_add", 0 0, L_000002845b5391f0;  1 drivers
v000002845b515030_0 .net/s "sum_diff_out", 31 0, L_000002845b5c2290;  alias, 1 drivers
v000002845b5152b0_0 .net/s "temp_result_wide", 32 0, L_000002845b5c0df0;  1 drivers
L_000002845b5c23d0 .part L_000002845b5c3050, 31, 1;
L_000002845b5c0e90 .concat [ 1 0 0 0], L_000002845b5c23d0;
L_000002845b5c1f70 .concat [ 32 1 0 0], L_000002845b5c3050, L_000002845b5c0e90;
L_000002845b5c2010 .part L_000002845b5391a8, 31, 1;
L_000002845b5c0d50 .concat [ 1 0 0 0], L_000002845b5c2010;
L_000002845b5c14d0 .concat [ 32 1 0 0], L_000002845b5391a8, L_000002845b5c0d50;
L_000002845b5c2970 .arith/sub 33, L_000002845b5c1f70, L_000002845b5c14d0;
L_000002845b5c1bb0 .part L_000002845b5c3050, 31, 1;
L_000002845b5c2830 .concat [ 1 0 0 0], L_000002845b5c1bb0;
L_000002845b5c2b50 .concat [ 32 1 0 0], L_000002845b5c3050, L_000002845b5c2830;
L_000002845b5c2bf0 .part L_000002845b5391a8, 31, 1;
L_000002845b5c20b0 .concat [ 1 0 0 0], L_000002845b5c2bf0;
L_000002845b5c0530 .concat [ 32 1 0 0], L_000002845b5391a8, L_000002845b5c20b0;
L_000002845b5c0710 .arith/sum 33, L_000002845b5c2b50, L_000002845b5c0530;
L_000002845b5c0df0 .functor MUXZ 33, L_000002845b5c0710, L_000002845b5c2970, L_000002845b5b2930, C4<>;
L_000002845b5c2290 .part L_000002845b5c0df0, 0, 32;
L_000002845b5c1390 .part L_000002845b5c0df0, 32, 1;
L_000002845b5c2330 .part L_000002845b5c2290, 31, 1;
S_000002845b4fe270 .scope module, "t3_sum_t4" "fixed_32_add_sub" 6 264, 7 1 0, S_000002845b4f11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b539670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b539628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b39d0 .functor XNOR 1, L_000002845b539670, L_000002845b539628, C4<0>, C4<0>;
L_000002845b5b3960 .functor XOR 1, L_000002845b5b83d0, L_000002845b5b86f0, C4<0>, C4<0>;
v000002845b5180f0_0 .net/2u *"_ivl_0", 0 0, L_000002845b539628;  1 drivers
v000002845b517dd0_0 .net *"_ivl_11", 0 0, L_000002845b5b6b70;  1 drivers
v000002845b5175b0_0 .net *"_ivl_12", 0 0, L_000002845b5b8650;  1 drivers
v000002845b518370_0 .net *"_ivl_14", 32 0, L_000002845b5b6d50;  1 drivers
v000002845b5182d0_0 .net *"_ivl_16", 32 0, L_000002845b5b8830;  1 drivers
v000002845b517650_0 .net *"_ivl_19", 0 0, L_000002845b5b8970;  1 drivers
v000002845b5178d0_0 .net *"_ivl_2", 0 0, L_000002845b5b39d0;  1 drivers
v000002845b5176f0_0 .net *"_ivl_20", 0 0, L_000002845b5b6cb0;  1 drivers
v000002845b517e70_0 .net *"_ivl_22", 32 0, L_000002845b5b6fd0;  1 drivers
v000002845b517970_0 .net *"_ivl_25", 0 0, L_000002845b5b7d90;  1 drivers
v000002845b517510_0 .net *"_ivl_26", 0 0, L_000002845b5b8ab0;  1 drivers
v000002845b518190_0 .net *"_ivl_28", 32 0, L_000002845b5b6490;  1 drivers
v000002845b517790_0 .net *"_ivl_30", 32 0, L_000002845b5b85b0;  1 drivers
v000002845b517f10_0 .net *"_ivl_37", 0 0, L_000002845b5b83d0;  1 drivers
v000002845b518230_0 .net *"_ivl_39", 0 0, L_000002845b5b86f0;  1 drivers
v000002845b517830_0 .net *"_ivl_5", 0 0, L_000002845b5b76b0;  1 drivers
v000002845b517a10_0 .net *"_ivl_6", 0 0, L_000002845b5b88d0;  1 drivers
v000002845b517c90_0 .net *"_ivl_8", 32 0, L_000002845b5b6c10;  1 drivers
v000002845b517ab0_0 .net/s "a_in", 31 0, v000002845b50b990_0;  1 drivers
v000002845b517b50_0 .net/s "b_in", 31 0, v000002845b50ccf0_0;  1 drivers
v000002845b517fb0_0 .net "overflow", 0 0, L_000002845b5b3960;  1 drivers
v000002845b517bf0_0 .net "sub_n_add", 0 0, L_000002845b539670;  1 drivers
v000002845b518050_0 .net/s "sum_diff_out", 31 0, L_000002845b5b6850;  alias, 1 drivers
v000002845b517d30_0 .net/s "temp_result_wide", 32 0, L_000002845b5b6df0;  1 drivers
L_000002845b5b76b0 .part v000002845b50b990_0, 31, 1;
L_000002845b5b88d0 .concat [ 1 0 0 0], L_000002845b5b76b0;
L_000002845b5b6c10 .concat [ 32 1 0 0], v000002845b50b990_0, L_000002845b5b88d0;
L_000002845b5b6b70 .part v000002845b50ccf0_0, 31, 1;
L_000002845b5b8650 .concat [ 1 0 0 0], L_000002845b5b6b70;
L_000002845b5b6d50 .concat [ 32 1 0 0], v000002845b50ccf0_0, L_000002845b5b8650;
L_000002845b5b8830 .arith/sub 33, L_000002845b5b6c10, L_000002845b5b6d50;
L_000002845b5b8970 .part v000002845b50b990_0, 31, 1;
L_000002845b5b6cb0 .concat [ 1 0 0 0], L_000002845b5b8970;
L_000002845b5b6fd0 .concat [ 32 1 0 0], v000002845b50b990_0, L_000002845b5b6cb0;
L_000002845b5b7d90 .part v000002845b50ccf0_0, 31, 1;
L_000002845b5b8ab0 .concat [ 1 0 0 0], L_000002845b5b7d90;
L_000002845b5b6490 .concat [ 32 1 0 0], v000002845b50ccf0_0, L_000002845b5b8ab0;
L_000002845b5b85b0 .arith/sum 33, L_000002845b5b6fd0, L_000002845b5b6490;
L_000002845b5b6df0 .functor MUXZ 33, L_000002845b5b85b0, L_000002845b5b8830, L_000002845b5b39d0, C4<>;
L_000002845b5b6850 .part L_000002845b5b6df0, 0, 32;
L_000002845b5b83d0 .part L_000002845b5b6df0, 32, 1;
L_000002845b5b86f0 .part L_000002845b5b6850, 31, 1;
S_000002845b4fd780 .scope module, "t4" "fixed_32_mult" 6 245, 8 1 0, S_000002845b4f11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b770 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b539508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5b29a0 .functor XNOR 1, L_000002845b5c57b0, L_000002845b539508, C4<0>, C4<0>;
L_000002845b5b2cb0 .functor AND 1, L_000002845b5b29a0, L_000002845b5c6110, C4<1>, C4<1>;
L_000002845b539550 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b37a0 .functor XNOR 1, L_000002845b5c57b0, L_000002845b539550, C4<0>, C4<0>;
L_000002845b5b2af0 .functor NOT 1, L_000002845b5c5850, C4<0>, C4<0>, C4<0>;
L_000002845b5b24d0 .functor AND 1, L_000002845b5b37a0, L_000002845b5b2af0, C4<1>, C4<1>;
v000002845b50aa90_0 .net/s *"_ivl_0", 63 0, L_000002845b5c5670;  1 drivers
v000002845b5090f0_0 .net/2u *"_ivl_16", 0 0, L_000002845b539508;  1 drivers
v000002845b508650_0 .net *"_ivl_18", 0 0, L_000002845b5b29a0;  1 drivers
v000002845b508b50_0 .net/s *"_ivl_2", 63 0, L_000002845b5c5990;  1 drivers
v000002845b509370_0 .net *"_ivl_21", 0 0, L_000002845b5c6110;  1 drivers
v000002845b508fb0_0 .net/2u *"_ivl_24", 0 0, L_000002845b539550;  1 drivers
v000002845b5086f0_0 .net *"_ivl_26", 0 0, L_000002845b5b37a0;  1 drivers
v000002845b508bf0_0 .net *"_ivl_29", 0 0, L_000002845b5c5850;  1 drivers
v000002845b509410_0 .net *"_ivl_30", 0 0, L_000002845b5b2af0;  1 drivers
v000002845b5094b0_0 .net *"_ivl_6", 63 0, L_000002845b5c6070;  1 drivers
v000002845b508d30_0 .net *"_ivl_8", 55 0, L_000002845b5c5490;  1 drivers
v000002845b508c90_0 .net/s "a_in", 31 0, v000002845b50d470_0;  1 drivers
v000002845b5088d0_0 .net/s "b_in", 31 0, v000002845b50d470_0;  alias, 1 drivers
v000002845b5092d0_0 .net "expected_sign", 0 0, L_000002845b5c57b0;  1 drivers
v000002845b5085b0_0 .net "msb_of_product_full", 23 0, L_000002845b5c5710;  1 drivers
v000002845b509cd0_0 .net "overflow", 0 0, L_000002845b5b2cb0;  1 drivers
v000002845b50a590_0 .net/s "p_out", 31 0, L_000002845b5c61b0;  alias, 1 drivers
v000002845b509050_0 .net/s "product_full", 63 0, L_000002845b5c5f30;  1 drivers
v000002845b509550_0 .net "underflow_q", 0 0, L_000002845b5b24d0;  1 drivers
L_000002845b5c5670 .extend/s 64, v000002845b50d470_0;
L_000002845b5c5990 .extend/s 64, v000002845b50d470_0;
L_000002845b5c5f30 .arith/mult 64, L_000002845b5c5670, L_000002845b5c5990;
L_000002845b5c5490 .part L_000002845b5c5f30, 8, 56;
L_000002845b5c6070 .extend/s 64, L_000002845b5c5490;
L_000002845b5c61b0 .part L_000002845b5c6070, 0, 32;
L_000002845b5c57b0 .part L_000002845b5c61b0, 31, 1;
L_000002845b5c5710 .part L_000002845b5c5f30, 40, 24;
L_000002845b5c6110 .reduce/or L_000002845b5c5710;
L_000002845b5c5850 .reduce/and L_000002845b5c5710;
S_000002845b4fd2d0 .scope module, "t4_par" "fixed_32_add_sub" 6 208, 7 1 0, S_000002845b4f11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b5392c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b539238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5b2c40 .functor XNOR 1, L_000002845b5392c8, L_000002845b539238, C4<0>, C4<0>;
L_000002845b5b3d50 .functor XOR 1, L_000002845b5c3af0, L_000002845b5c4630, C4<0>, C4<0>;
v000002845b508830_0 .net/2u *"_ivl_0", 0 0, L_000002845b539238;  1 drivers
v000002845b508970_0 .net *"_ivl_11", 0 0, L_000002845b5c3b90;  1 drivers
v000002845b509190_0 .net *"_ivl_12", 0 0, L_000002845b5c4e50;  1 drivers
v000002845b50a1d0_0 .net *"_ivl_14", 32 0, L_000002845b5c3370;  1 drivers
v000002845b509d70_0 .net *"_ivl_16", 32 0, L_000002845b5c3910;  1 drivers
v000002845b509230_0 .net *"_ivl_19", 0 0, L_000002845b5c4ef0;  1 drivers
v000002845b50a450_0 .net *"_ivl_2", 0 0, L_000002845b5b2c40;  1 drivers
v000002845b508ab0_0 .net *"_ivl_20", 0 0, L_000002845b5c3c30;  1 drivers
v000002845b50a3b0_0 .net *"_ivl_22", 32 0, L_000002845b5c4950;  1 drivers
v000002845b508dd0_0 .net *"_ivl_25", 0 0, L_000002845b5c52b0;  1 drivers
v000002845b50abd0_0 .net *"_ivl_26", 0 0, L_000002845b5c4b30;  1 drivers
v000002845b50a9f0_0 .net *"_ivl_28", 32 0, L_000002845b5c34b0;  1 drivers
v000002845b508a10_0 .net *"_ivl_30", 32 0, L_000002845b5c3190;  1 drivers
v000002845b50ab30_0 .net *"_ivl_37", 0 0, L_000002845b5c3af0;  1 drivers
v000002845b508e70_0 .net *"_ivl_39", 0 0, L_000002845b5c4630;  1 drivers
v000002845b509c30_0 .net *"_ivl_5", 0 0, L_000002845b5c4db0;  1 drivers
v000002845b5099b0_0 .net *"_ivl_6", 0 0, L_000002845b5c48b0;  1 drivers
v000002845b50ac70_0 .net *"_ivl_8", 32 0, L_000002845b5c4d10;  1 drivers
v000002845b509e10_0 .net/s "a_in", 31 0, L_000002845b5c3e10;  1 drivers
L_000002845b539280 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b50a810_0 .net/s "b_in", 31 0, L_000002845b539280;  1 drivers
v000002845b508790_0 .net "overflow", 0 0, L_000002845b5b3d50;  1 drivers
v000002845b509af0_0 .net "sub_n_add", 0 0, L_000002845b5392c8;  1 drivers
v000002845b5095f0_0 .net/s "sum_diff_out", 31 0, L_000002845b5c4f90;  alias, 1 drivers
v000002845b508f10_0 .net/s "temp_result_wide", 32 0, L_000002845b5c43b0;  1 drivers
L_000002845b5c4db0 .part L_000002845b5c3e10, 31, 1;
L_000002845b5c48b0 .concat [ 1 0 0 0], L_000002845b5c4db0;
L_000002845b5c4d10 .concat [ 32 1 0 0], L_000002845b5c3e10, L_000002845b5c48b0;
L_000002845b5c3b90 .part L_000002845b539280, 31, 1;
L_000002845b5c4e50 .concat [ 1 0 0 0], L_000002845b5c3b90;
L_000002845b5c3370 .concat [ 32 1 0 0], L_000002845b539280, L_000002845b5c4e50;
L_000002845b5c3910 .arith/sub 33, L_000002845b5c4d10, L_000002845b5c3370;
L_000002845b5c4ef0 .part L_000002845b5c3e10, 31, 1;
L_000002845b5c3c30 .concat [ 1 0 0 0], L_000002845b5c4ef0;
L_000002845b5c4950 .concat [ 32 1 0 0], L_000002845b5c3e10, L_000002845b5c3c30;
L_000002845b5c52b0 .part L_000002845b539280, 31, 1;
L_000002845b5c4b30 .concat [ 1 0 0 0], L_000002845b5c52b0;
L_000002845b5c34b0 .concat [ 32 1 0 0], L_000002845b539280, L_000002845b5c4b30;
L_000002845b5c3190 .arith/sum 33, L_000002845b5c4950, L_000002845b5c34b0;
L_000002845b5c43b0 .functor MUXZ 33, L_000002845b5c3190, L_000002845b5c3910, L_000002845b5b2c40, C4<>;
L_000002845b5c4f90 .part L_000002845b5c43b0, 0, 32;
L_000002845b5c3af0 .part L_000002845b5c43b0, 32, 1;
L_000002845b5c4630 .part L_000002845b5c4f90, 31, 1;
S_000002845b4fcfb0 .scope module, "func_val" "func" 4 260, 6 1 0, S_000002845b24e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_000002845b4fecd0 .param/l "COMP_1" 1 6 45, C4<010>;
P_000002845b4fed08 .param/l "COMP_2" 1 6 46, C4<011>;
P_000002845b4fed40 .param/l "COMP_3" 1 6 47, C4<100>;
P_000002845b4fed78 .param/l "DONE" 1 6 48, C4<101>;
P_000002845b4fedb0 .param/l "IDLE" 1 6 43, C4<000>;
P_000002845b4fede8 .param/l "INIT" 1 6 44, C4<001>;
P_000002845b4fee20 .param/l "MINUS_FIVE" 1 6 51, C4<11111111111111111111101100000000>;
P_000002845b4fee58 .param/l "MINUS_TWO" 1 6 52, C4<11111111111111111111111000000000>;
P_000002845b4fee90 .param/l "PLUS_FIVE" 1 6 53, C4<00000000000000000000010100000000>;
P_000002845b4feec8 .param/l "PLUS_TWO" 1 6 54, C4<00000000000000000000001000000000>;
v000002845b52f620_0 .net *"_ivl_1", 0 0, L_000002845b525080;  1 drivers
v000002845b530480_0 .net *"_ivl_13", 0 0, L_000002845b525760;  1 drivers
v000002845b530840_0 .net *"_ivl_14", 15 0, L_000002845b525a80;  1 drivers
v000002845b52eb80_0 .net *"_ivl_2", 15 0, L_000002845b526020;  1 drivers
v000002845b530660_0 .net *"_ivl_21", 0 0, L_000002845b527600;  1 drivers
v000002845b52e5e0_0 .net *"_ivl_22", 15 0, L_000002845b526e80;  1 drivers
v000002845b530980_0 .net *"_ivl_31", 0 0, L_000002845b5274c0;  1 drivers
v000002845b52fa80_0 .net *"_ivl_32", 15 0, L_000002845b526d40;  1 drivers
v000002845b52e900_0 .net *"_ivl_7", 0 0, L_000002845b524720;  1 drivers
v000002845b52fd00_0 .net *"_ivl_8", 15 0, L_000002845b526c00;  1 drivers
v000002845b52ef40_0 .net/s "a_in", 15 0, v000002845b52f800_0;  alias, 1 drivers
v000002845b5307a0_0 .var/s "a_in_buffer", 15 0;
v000002845b52fb20_0 .net/s "b_in", 15 0, v000002845b5311a0_0;  alias, 1 drivers
v000002845b52eea0_0 .var/s "b_in_buffer", 15 0;
v000002845b52fe40_0 .net/s "c_in", 15 0, v000002845b532a00_0;  alias, 1 drivers
v000002845b530a20_0 .var/s "c_in_buffer", 15 0;
v000002845b52ecc0_0 .net "clk", 0 0, v000002845b533a40_0;  alias, 1 drivers
v000002845b52e9a0_0 .var "curr_state", 2 0;
v000002845b52f260_0 .net/s "d_in", 15 0, v000002845b532f00_0;  alias, 1 drivers
v000002845b530340_0 .var/s "d_in_buffer", 15 0;
v000002845b52f120_0 .net/s "final_value", 31 0, L_000002845b5a5e90;  1 drivers
v000002845b52fc60_0 .var "func_done", 0 0;
v000002845b52f6c0_0 .var "next_state", 2 0;
v000002845b530520_0 .var "overflow", 0 0;
v000002845b52fbc0_0 .net "rst_n", 0 0, v000002845b530f20_0;  alias, 1 drivers
v000002845b52fda0_0 .net "start_func", 0 0, v000002845b531380_0;  alias, 1 drivers
v000002845b530ac0_0 .net/s "term1", 31 0, L_000002845b528a00;  1 drivers
v000002845b52ed60_0 .net/s "term1_partial", 31 0, L_000002845b5251c0;  1 drivers
v000002845b530b60_0 .var/s "term1_partial_reg", 31 0;
v000002845b52efe0_0 .net/s "term1_plus_term2", 31 0, L_000002845b5a2a10;  1 drivers
v000002845b530c00_0 .var/s "term1_plus_term2_reg", 31 0;
v000002845b530ca0_0 .var/s "term1_reg", 31 0;
v000002845b52ea40_0 .net/s "term2", 31 0, L_000002845b528820;  1 drivers
v000002845b52e540_0 .net/s "term2_partial", 31 0, L_000002845b524d60;  1 drivers
v000002845b52f080_0 .var/s "term2_partial_reg", 31 0;
v000002845b52ff80_0 .var/s "term2_reg", 31 0;
v000002845b530020_0 .net/s "term3", 31 0, L_000002845b5a39b0;  1 drivers
v000002845b52f1c0_0 .net/s "term3_partial", 31 0, L_000002845b527e20;  1 drivers
v000002845b52e680_0 .var/s "term3_partial_reg", 31 0;
v000002845b52f940_0 .net/s "term3_plus_term4", 31 0, L_000002845b5a30f0;  1 drivers
v000002845b52f300_0 .var/s "term3_plus_term4_reg", 31 0;
v000002845b5300c0_0 .var/s "term3_reg", 31 0;
v000002845b5303e0_0 .net/s "term4", 31 0, L_000002845b5a4310;  1 drivers
v000002845b52f440_0 .net/s "term4_partial", 31 0, L_000002845b528dc0;  1 drivers
v000002845b52f4e0_0 .var/s "term4_partial_reg", 31 0;
v000002845b52e720_0 .var/s "term4_reg", 31 0;
v000002845b52e7c0_0 .var/s "z_out", 31 0;
E_000002845b42bf30 .event anyedge, v000002845b52e9a0_0, v000002845b4ea720_0;
L_000002845b525080 .part v000002845b52eea0_0, 15, 1;
LS_000002845b526020_0_0 .concat [ 1 1 1 1], L_000002845b525080, L_000002845b525080, L_000002845b525080, L_000002845b525080;
LS_000002845b526020_0_4 .concat [ 1 1 1 1], L_000002845b525080, L_000002845b525080, L_000002845b525080, L_000002845b525080;
LS_000002845b526020_0_8 .concat [ 1 1 1 1], L_000002845b525080, L_000002845b525080, L_000002845b525080, L_000002845b525080;
LS_000002845b526020_0_12 .concat [ 1 1 1 1], L_000002845b525080, L_000002845b525080, L_000002845b525080, L_000002845b525080;
L_000002845b526020 .concat [ 4 4 4 4], LS_000002845b526020_0_0, LS_000002845b526020_0_4, LS_000002845b526020_0_8, LS_000002845b526020_0_12;
L_000002845b525440 .concat [ 16 16 0 0], v000002845b52eea0_0, L_000002845b526020;
L_000002845b524720 .part v000002845b52eea0_0, 15, 1;
LS_000002845b526c00_0_0 .concat [ 1 1 1 1], L_000002845b524720, L_000002845b524720, L_000002845b524720, L_000002845b524720;
LS_000002845b526c00_0_4 .concat [ 1 1 1 1], L_000002845b524720, L_000002845b524720, L_000002845b524720, L_000002845b524720;
LS_000002845b526c00_0_8 .concat [ 1 1 1 1], L_000002845b524720, L_000002845b524720, L_000002845b524720, L_000002845b524720;
LS_000002845b526c00_0_12 .concat [ 1 1 1 1], L_000002845b524720, L_000002845b524720, L_000002845b524720, L_000002845b524720;
L_000002845b526c00 .concat [ 4 4 4 4], LS_000002845b526c00_0_0, LS_000002845b526c00_0_4, LS_000002845b526c00_0_8, LS_000002845b526c00_0_12;
L_000002845b524540 .concat [ 16 16 0 0], v000002845b52eea0_0, L_000002845b526c00;
L_000002845b525760 .part v000002845b530340_0, 15, 1;
LS_000002845b525a80_0_0 .concat [ 1 1 1 1], L_000002845b525760, L_000002845b525760, L_000002845b525760, L_000002845b525760;
LS_000002845b525a80_0_4 .concat [ 1 1 1 1], L_000002845b525760, L_000002845b525760, L_000002845b525760, L_000002845b525760;
LS_000002845b525a80_0_8 .concat [ 1 1 1 1], L_000002845b525760, L_000002845b525760, L_000002845b525760, L_000002845b525760;
LS_000002845b525a80_0_12 .concat [ 1 1 1 1], L_000002845b525760, L_000002845b525760, L_000002845b525760, L_000002845b525760;
L_000002845b525a80 .concat [ 4 4 4 4], LS_000002845b525a80_0_0, LS_000002845b525a80_0_4, LS_000002845b525a80_0_8, LS_000002845b525a80_0_12;
L_000002845b526340 .concat [ 16 16 0 0], v000002845b530340_0, L_000002845b525a80;
L_000002845b527600 .part v000002845b530a20_0, 15, 1;
LS_000002845b526e80_0_0 .concat [ 1 1 1 1], L_000002845b527600, L_000002845b527600, L_000002845b527600, L_000002845b527600;
LS_000002845b526e80_0_4 .concat [ 1 1 1 1], L_000002845b527600, L_000002845b527600, L_000002845b527600, L_000002845b527600;
LS_000002845b526e80_0_8 .concat [ 1 1 1 1], L_000002845b527600, L_000002845b527600, L_000002845b527600, L_000002845b527600;
LS_000002845b526e80_0_12 .concat [ 1 1 1 1], L_000002845b527600, L_000002845b527600, L_000002845b527600, L_000002845b527600;
L_000002845b526e80 .concat [ 4 4 4 4], LS_000002845b526e80_0_0, LS_000002845b526e80_0_4, LS_000002845b526e80_0_8, LS_000002845b526e80_0_12;
L_000002845b527100 .concat [ 16 16 0 0], v000002845b530a20_0, L_000002845b526e80;
L_000002845b5274c0 .part v000002845b5307a0_0, 15, 1;
LS_000002845b526d40_0_0 .concat [ 1 1 1 1], L_000002845b5274c0, L_000002845b5274c0, L_000002845b5274c0, L_000002845b5274c0;
LS_000002845b526d40_0_4 .concat [ 1 1 1 1], L_000002845b5274c0, L_000002845b5274c0, L_000002845b5274c0, L_000002845b5274c0;
LS_000002845b526d40_0_8 .concat [ 1 1 1 1], L_000002845b5274c0, L_000002845b5274c0, L_000002845b5274c0, L_000002845b5274c0;
LS_000002845b526d40_0_12 .concat [ 1 1 1 1], L_000002845b5274c0, L_000002845b5274c0, L_000002845b5274c0, L_000002845b5274c0;
L_000002845b526d40 .concat [ 4 4 4 4], LS_000002845b526d40_0_0, LS_000002845b526d40_0_4, LS_000002845b526d40_0_8, LS_000002845b526d40_0_12;
L_000002845b5286e0 .concat [ 16 16 0 0], v000002845b5307a0_0, L_000002845b526d40;
S_000002845b4fd140 .scope module, "final_val" "fixed_32_add_sub" 6 276, 7 1 0, S_000002845b4fcfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b5379c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b537978 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47ad80 .functor XNOR 1, L_000002845b5379c0, L_000002845b537978, C4<0>, C4<0>;
L_000002845b47c0c0 .functor XOR 1, L_000002845b5a67f0, L_000002845b5a4e50, C4<0>, C4<0>;
v000002845b50cd90_0 .net/2u *"_ivl_0", 0 0, L_000002845b537978;  1 drivers
v000002845b50c610_0 .net *"_ivl_11", 0 0, L_000002845b5a46d0;  1 drivers
v000002845b50ad10_0 .net *"_ivl_12", 0 0, L_000002845b5a52b0;  1 drivers
v000002845b50b670_0 .net *"_ivl_14", 32 0, L_000002845b5a49f0;  1 drivers
v000002845b50cf70_0 .net *"_ivl_16", 32 0, L_000002845b5a6750;  1 drivers
v000002845b50b3f0_0 .net *"_ivl_19", 0 0, L_000002845b5a5f30;  1 drivers
v000002845b50bad0_0 .net *"_ivl_2", 0 0, L_000002845b47ad80;  1 drivers
v000002845b50ba30_0 .net *"_ivl_20", 0 0, L_000002845b5a6890;  1 drivers
v000002845b50c250_0 .net *"_ivl_22", 32 0, L_000002845b5a5990;  1 drivers
v000002845b50adb0_0 .net *"_ivl_25", 0 0, L_000002845b5a61b0;  1 drivers
v000002845b50b490_0 .net *"_ivl_26", 0 0, L_000002845b5a6cf0;  1 drivers
v000002845b50bdf0_0 .net *"_ivl_28", 32 0, L_000002845b5a4b30;  1 drivers
v000002845b50bb70_0 .net *"_ivl_30", 32 0, L_000002845b5a6610;  1 drivers
v000002845b50ae50_0 .net *"_ivl_37", 0 0, L_000002845b5a67f0;  1 drivers
v000002845b50b7b0_0 .net *"_ivl_39", 0 0, L_000002845b5a4e50;  1 drivers
v000002845b50d0b0_0 .net *"_ivl_5", 0 0, L_000002845b5a34b0;  1 drivers
v000002845b50c930_0 .net *"_ivl_6", 0 0, L_000002845b5a4130;  1 drivers
v000002845b50bc10_0 .net *"_ivl_8", 32 0, L_000002845b5a4450;  1 drivers
v000002845b50bd50_0 .net/s "a_in", 31 0, v000002845b530c00_0;  1 drivers
v000002845b50ca70_0 .net/s "b_in", 31 0, v000002845b52f300_0;  1 drivers
v000002845b50b850_0 .net "overflow", 0 0, L_000002845b47c0c0;  1 drivers
v000002845b50d150_0 .net "sub_n_add", 0 0, L_000002845b5379c0;  1 drivers
v000002845b50aef0_0 .net/s "sum_diff_out", 31 0, L_000002845b5a5e90;  alias, 1 drivers
v000002845b50be90_0 .net/s "temp_result_wide", 32 0, L_000002845b5a5fd0;  1 drivers
L_000002845b5a34b0 .part v000002845b530c00_0, 31, 1;
L_000002845b5a4130 .concat [ 1 0 0 0], L_000002845b5a34b0;
L_000002845b5a4450 .concat [ 32 1 0 0], v000002845b530c00_0, L_000002845b5a4130;
L_000002845b5a46d0 .part v000002845b52f300_0, 31, 1;
L_000002845b5a52b0 .concat [ 1 0 0 0], L_000002845b5a46d0;
L_000002845b5a49f0 .concat [ 32 1 0 0], v000002845b52f300_0, L_000002845b5a52b0;
L_000002845b5a6750 .arith/sub 33, L_000002845b5a4450, L_000002845b5a49f0;
L_000002845b5a5f30 .part v000002845b530c00_0, 31, 1;
L_000002845b5a6890 .concat [ 1 0 0 0], L_000002845b5a5f30;
L_000002845b5a5990 .concat [ 32 1 0 0], v000002845b530c00_0, L_000002845b5a6890;
L_000002845b5a61b0 .part v000002845b52f300_0, 31, 1;
L_000002845b5a6cf0 .concat [ 1 0 0 0], L_000002845b5a61b0;
L_000002845b5a4b30 .concat [ 32 1 0 0], v000002845b52f300_0, L_000002845b5a6cf0;
L_000002845b5a6610 .arith/sum 33, L_000002845b5a5990, L_000002845b5a4b30;
L_000002845b5a5fd0 .functor MUXZ 33, L_000002845b5a6610, L_000002845b5a6750, L_000002845b47ad80, C4<>;
L_000002845b5a5e90 .part L_000002845b5a5fd0, 0, 32;
L_000002845b5a67f0 .part L_000002845b5a5fd0, 32, 1;
L_000002845b5a4e50 .part L_000002845b5a5e90, 31, 1;
S_000002845b4fd5f0 .scope module, "t1" "fixed_32_add_sub" 6 221, 7 1 0, S_000002845b4fcfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b537660 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5375d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47b410 .functor XNOR 1, L_000002845b537660, L_000002845b5375d0, C4<0>, C4<0>;
L_000002845b47bdb0 .functor XOR 1, L_000002845b529180, L_000002845b5280a0, C4<0>, C4<0>;
v000002845b50b030_0 .net/2u *"_ivl_0", 0 0, L_000002845b5375d0;  1 drivers
v000002845b50bf30_0 .net *"_ivl_11", 0 0, L_000002845b526f20;  1 drivers
v000002845b50b0d0_0 .net *"_ivl_12", 0 0, L_000002845b528960;  1 drivers
v000002845b50bfd0_0 .net *"_ivl_14", 32 0, L_000002845b529360;  1 drivers
v000002845b50c6b0_0 .net *"_ivl_16", 32 0, L_000002845b5276a0;  1 drivers
v000002845b50b210_0 .net *"_ivl_19", 0 0, L_000002845b5277e0;  1 drivers
v000002845b50c070_0 .net *"_ivl_2", 0 0, L_000002845b47b410;  1 drivers
v000002845b50c390_0 .net *"_ivl_20", 0 0, L_000002845b527880;  1 drivers
v000002845b50c570_0 .net *"_ivl_22", 32 0, L_000002845b5279c0;  1 drivers
v000002845b50c750_0 .net *"_ivl_25", 0 0, L_000002845b527d80;  1 drivers
v000002845b50c7f0_0 .net *"_ivl_26", 0 0, L_000002845b528000;  1 drivers
v000002845b50c890_0 .net *"_ivl_28", 32 0, L_000002845b526fc0;  1 drivers
v000002845b50c9d0_0 .net *"_ivl_30", 32 0, L_000002845b5281e0;  1 drivers
v000002845b50cb10_0 .net *"_ivl_37", 0 0, L_000002845b529180;  1 drivers
v000002845b50eeb0_0 .net *"_ivl_39", 0 0, L_000002845b5280a0;  1 drivers
v000002845b50ef50_0 .net *"_ivl_5", 0 0, L_000002845b529040;  1 drivers
v000002845b50f810_0 .net *"_ivl_6", 0 0, L_000002845b5290e0;  1 drivers
v000002845b50ed70_0 .net *"_ivl_8", 32 0, L_000002845b527560;  1 drivers
v000002845b50f770_0 .net/s "a_in", 31 0, v000002845b530b60_0;  1 drivers
L_000002845b537618 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v000002845b50df10_0 .net/s "b_in", 31 0, L_000002845b537618;  1 drivers
v000002845b50e2d0_0 .net "overflow", 0 0, L_000002845b47bdb0;  1 drivers
v000002845b50e0f0_0 .net "sub_n_add", 0 0, L_000002845b537660;  1 drivers
v000002845b50d8d0_0 .net/s "sum_diff_out", 31 0, L_000002845b528a00;  alias, 1 drivers
v000002845b50e550_0 .net/s "temp_result_wide", 32 0, L_000002845b528b40;  1 drivers
L_000002845b529040 .part v000002845b530b60_0, 31, 1;
L_000002845b5290e0 .concat [ 1 0 0 0], L_000002845b529040;
L_000002845b527560 .concat [ 32 1 0 0], v000002845b530b60_0, L_000002845b5290e0;
L_000002845b526f20 .part L_000002845b537618, 31, 1;
L_000002845b528960 .concat [ 1 0 0 0], L_000002845b526f20;
L_000002845b529360 .concat [ 32 1 0 0], L_000002845b537618, L_000002845b528960;
L_000002845b5276a0 .arith/sub 33, L_000002845b527560, L_000002845b529360;
L_000002845b5277e0 .part v000002845b530b60_0, 31, 1;
L_000002845b527880 .concat [ 1 0 0 0], L_000002845b5277e0;
L_000002845b5279c0 .concat [ 32 1 0 0], v000002845b530b60_0, L_000002845b527880;
L_000002845b527d80 .part L_000002845b537618, 31, 1;
L_000002845b528000 .concat [ 1 0 0 0], L_000002845b527d80;
L_000002845b526fc0 .concat [ 32 1 0 0], L_000002845b537618, L_000002845b528000;
L_000002845b5281e0 .arith/sum 33, L_000002845b5279c0, L_000002845b526fc0;
L_000002845b528b40 .functor MUXZ 33, L_000002845b5281e0, L_000002845b5276a0, L_000002845b47b410, C4<>;
L_000002845b528a00 .part L_000002845b528b40, 0, 32;
L_000002845b529180 .part L_000002845b528b40, 32, 1;
L_000002845b5280a0 .part L_000002845b528a00, 31, 1;
S_000002845b4fdaa0 .scope module, "t1_par" "fixed_32_mult" 6 183, 8 1 0, S_000002845b4fcfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42bb30 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b5372b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b47b020 .functor XNOR 1, L_000002845b526200, L_000002845b5372b8, C4<0>, C4<0>;
L_000002845b47a840 .functor AND 1, L_000002845b47b020, L_000002845b524b80, C4<1>, C4<1>;
L_000002845b537300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47b800 .functor XNOR 1, L_000002845b526200, L_000002845b537300, C4<0>, C4<0>;
L_000002845b47aed0 .functor NOT 1, L_000002845b524ae0, C4<0>, C4<0>, C4<0>;
L_000002845b47b790 .functor AND 1, L_000002845b47b800, L_000002845b47aed0, C4<1>, C4<1>;
v000002845b50f4f0_0 .net/s *"_ivl_0", 63 0, L_000002845b525b20;  1 drivers
v000002845b50db50_0 .net/2u *"_ivl_16", 0 0, L_000002845b5372b8;  1 drivers
v000002845b50de70_0 .net *"_ivl_18", 0 0, L_000002845b47b020;  1 drivers
v000002845b50f590_0 .net/s *"_ivl_2", 63 0, L_000002845b525ee0;  1 drivers
v000002845b50f130_0 .net *"_ivl_21", 0 0, L_000002845b524b80;  1 drivers
v000002845b50e410_0 .net/2u *"_ivl_24", 0 0, L_000002845b537300;  1 drivers
v000002845b50e5f0_0 .net *"_ivl_26", 0 0, L_000002845b47b800;  1 drivers
v000002845b50e690_0 .net *"_ivl_29", 0 0, L_000002845b524ae0;  1 drivers
v000002845b50eaf0_0 .net *"_ivl_30", 0 0, L_000002845b47aed0;  1 drivers
v000002845b50fa90_0 .net *"_ivl_6", 63 0, L_000002845b5249a0;  1 drivers
v000002845b50dc90_0 .net *"_ivl_8", 55 0, L_000002845b524900;  1 drivers
v000002845b50f6d0_0 .net/s "a_in", 31 0, L_000002845b525440;  1 drivers
v000002845b50f1d0_0 .net/s "b_in", 31 0, L_000002845b524540;  1 drivers
v000002845b50fc70_0 .net "expected_sign", 0 0, L_000002845b526200;  1 drivers
v000002845b50e370_0 .net "msb_of_product_full", 23 0, L_000002845b525f80;  1 drivers
v000002845b50dfb0_0 .net "overflow", 0 0, L_000002845b47a840;  1 drivers
v000002845b50f270_0 .net/s "p_out", 31 0, L_000002845b5251c0;  alias, 1 drivers
v000002845b50d5b0_0 .net/s "product_full", 63 0, L_000002845b526b60;  1 drivers
v000002845b50f9f0_0 .net "underflow_q", 0 0, L_000002845b47b790;  1 drivers
L_000002845b525b20 .extend/s 64, L_000002845b525440;
L_000002845b525ee0 .extend/s 64, L_000002845b524540;
L_000002845b526b60 .arith/mult 64, L_000002845b525b20, L_000002845b525ee0;
L_000002845b524900 .part L_000002845b526b60, 8, 56;
L_000002845b5249a0 .extend/s 64, L_000002845b524900;
L_000002845b5251c0 .part L_000002845b5249a0, 0, 32;
L_000002845b526200 .part L_000002845b5251c0, 31, 1;
L_000002845b525f80 .part L_000002845b526b60, 40, 24;
L_000002845b524b80 .reduce/or L_000002845b525f80;
L_000002845b524ae0 .reduce/and L_000002845b525f80;
S_000002845b4fdc30 .scope module, "t1_sum_t2" "fixed_32_add_sub" 6 256, 7 1 0, S_000002845b4fcfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b5378a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b537858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47af40 .functor XNOR 1, L_000002845b5378a0, L_000002845b537858, C4<0>, C4<0>;
L_000002845b47b170 .functor XOR 1, L_000002845b5a21f0, L_000002845b5a3eb0, C4<0>, C4<0>;
v000002845b50d970_0 .net/2u *"_ivl_0", 0 0, L_000002845b537858;  1 drivers
v000002845b50dd30_0 .net *"_ivl_11", 0 0, L_000002845b5a2330;  1 drivers
v000002845b50ecd0_0 .net *"_ivl_12", 0 0, L_000002845b5a3870;  1 drivers
v000002845b50fb30_0 .net *"_ivl_14", 32 0, L_000002845b5a3730;  1 drivers
v000002845b50e730_0 .net *"_ivl_16", 32 0, L_000002845b5a3f50;  1 drivers
v000002845b50ec30_0 .net *"_ivl_19", 0 0, L_000002845b5a3ff0;  1 drivers
v000002845b50d650_0 .net *"_ivl_2", 0 0, L_000002845b47af40;  1 drivers
v000002845b50fbd0_0 .net *"_ivl_20", 0 0, L_000002845b5a3a50;  1 drivers
v000002845b50e4b0_0 .net *"_ivl_22", 32 0, L_000002845b5a2830;  1 drivers
v000002845b50d790_0 .net *"_ivl_25", 0 0, L_000002845b5a3af0;  1 drivers
v000002845b50f310_0 .net *"_ivl_26", 0 0, L_000002845b5a2470;  1 drivers
v000002845b50e190_0 .net *"_ivl_28", 32 0, L_000002845b5a2010;  1 drivers
v000002845b50ee10_0 .net *"_ivl_30", 32 0, L_000002845b5a3d70;  1 drivers
v000002845b50d510_0 .net *"_ivl_37", 0 0, L_000002845b5a21f0;  1 drivers
v000002845b50f450_0 .net *"_ivl_39", 0 0, L_000002845b5a3eb0;  1 drivers
v000002845b50eb90_0 .net *"_ivl_5", 0 0, L_000002845b5a2e70;  1 drivers
v000002845b50d6f0_0 .net *"_ivl_6", 0 0, L_000002845b5a3910;  1 drivers
v000002845b50f3b0_0 .net *"_ivl_8", 32 0, L_000002845b5a26f0;  1 drivers
v000002845b50d830_0 .net/s "a_in", 31 0, v000002845b530ca0_0;  1 drivers
v000002845b50eff0_0 .net/s "b_in", 31 0, v000002845b52ff80_0;  1 drivers
v000002845b50f090_0 .net "overflow", 0 0, L_000002845b47b170;  1 drivers
v000002845b50ea50_0 .net "sub_n_add", 0 0, L_000002845b5378a0;  1 drivers
v000002845b50da10_0 .net/s "sum_diff_out", 31 0, L_000002845b5a2a10;  alias, 1 drivers
v000002845b50dab0_0 .net/s "temp_result_wide", 32 0, L_000002845b5a20b0;  1 drivers
L_000002845b5a2e70 .part v000002845b530ca0_0, 31, 1;
L_000002845b5a3910 .concat [ 1 0 0 0], L_000002845b5a2e70;
L_000002845b5a26f0 .concat [ 32 1 0 0], v000002845b530ca0_0, L_000002845b5a3910;
L_000002845b5a2330 .part v000002845b52ff80_0, 31, 1;
L_000002845b5a3870 .concat [ 1 0 0 0], L_000002845b5a2330;
L_000002845b5a3730 .concat [ 32 1 0 0], v000002845b52ff80_0, L_000002845b5a3870;
L_000002845b5a3f50 .arith/sub 33, L_000002845b5a26f0, L_000002845b5a3730;
L_000002845b5a3ff0 .part v000002845b530ca0_0, 31, 1;
L_000002845b5a3a50 .concat [ 1 0 0 0], L_000002845b5a3ff0;
L_000002845b5a2830 .concat [ 32 1 0 0], v000002845b530ca0_0, L_000002845b5a3a50;
L_000002845b5a3af0 .part v000002845b52ff80_0, 31, 1;
L_000002845b5a2470 .concat [ 1 0 0 0], L_000002845b5a3af0;
L_000002845b5a2010 .concat [ 32 1 0 0], v000002845b52ff80_0, L_000002845b5a2470;
L_000002845b5a3d70 .arith/sum 33, L_000002845b5a2830, L_000002845b5a2010;
L_000002845b5a20b0 .functor MUXZ 33, L_000002845b5a3d70, L_000002845b5a3f50, L_000002845b47af40, C4<>;
L_000002845b5a2a10 .part L_000002845b5a20b0, 0, 32;
L_000002845b5a21f0 .part L_000002845b5a20b0, 32, 1;
L_000002845b5a3eb0 .part L_000002845b5a2a10, 31, 1;
S_000002845b4fddc0 .scope module, "t2" "fixed_32_mult" 6 229, 8 1 0, S_000002845b4fcfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b5b0 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b5376a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b47b8e0 .functor XNOR 1, L_000002845b5288c0, L_000002845b5376a8, C4<0>, C4<0>;
L_000002845b47abc0 .functor AND 1, L_000002845b47b8e0, L_000002845b5a2150, C4<1>, C4<1>;
L_000002845b5376f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47b870 .functor XNOR 1, L_000002845b5288c0, L_000002845b5376f0, C4<0>, C4<0>;
L_000002845b47b720 .functor NOT 1, L_000002845b5a2d30, C4<0>, C4<0>, C4<0>;
L_000002845b47b6b0 .functor AND 1, L_000002845b47b870, L_000002845b47b720, C4<1>, C4<1>;
v000002845b50e910_0 .net/s *"_ivl_0", 63 0, L_000002845b528140;  1 drivers
v000002845b50dbf0_0 .net/2u *"_ivl_16", 0 0, L_000002845b5376a8;  1 drivers
v000002845b50e7d0_0 .net *"_ivl_18", 0 0, L_000002845b47b8e0;  1 drivers
v000002845b50ddd0_0 .net/s *"_ivl_2", 63 0, L_000002845b528320;  1 drivers
v000002845b50f950_0 .net *"_ivl_21", 0 0, L_000002845b5a2150;  1 drivers
v000002845b50f630_0 .net/2u *"_ivl_24", 0 0, L_000002845b5376f0;  1 drivers
v000002845b50e870_0 .net *"_ivl_26", 0 0, L_000002845b47b870;  1 drivers
v000002845b50e230_0 .net *"_ivl_29", 0 0, L_000002845b5a2d30;  1 drivers
v000002845b50f8b0_0 .net *"_ivl_30", 0 0, L_000002845b47b720;  1 drivers
v000002845b50e050_0 .net *"_ivl_6", 63 0, L_000002845b5294a0;  1 drivers
v000002845b50e9b0_0 .net *"_ivl_8", 55 0, L_000002845b528780;  1 drivers
v000002845b529e00_0 .net/s "a_in", 31 0, v000002845b52f080_0;  1 drivers
v000002845b52b480_0 .net/s "b_in", 31 0, v000002845b52f080_0;  alias, 1 drivers
v000002845b529ae0_0 .net "expected_sign", 0 0, L_000002845b5288c0;  1 drivers
v000002845b52aa80_0 .net "msb_of_product_full", 23 0, L_000002845b528be0;  1 drivers
v000002845b52ac60_0 .net "overflow", 0 0, L_000002845b47abc0;  1 drivers
v000002845b529860_0 .net/s "p_out", 31 0, L_000002845b528820;  alias, 1 drivers
v000002845b52b160_0 .net/s "product_full", 63 0, L_000002845b528640;  1 drivers
v000002845b529ea0_0 .net "underflow_q", 0 0, L_000002845b47b6b0;  1 drivers
L_000002845b528140 .extend/s 64, v000002845b52f080_0;
L_000002845b528320 .extend/s 64, v000002845b52f080_0;
L_000002845b528640 .arith/mult 64, L_000002845b528140, L_000002845b528320;
L_000002845b528780 .part L_000002845b528640, 8, 56;
L_000002845b5294a0 .extend/s 64, L_000002845b528780;
L_000002845b528820 .part L_000002845b5294a0, 0, 32;
L_000002845b5288c0 .part L_000002845b528820, 31, 1;
L_000002845b528be0 .part L_000002845b528640, 40, 24;
L_000002845b5a2150 .reduce/or L_000002845b528be0;
L_000002845b5a2d30 .reduce/and L_000002845b528be0;
S_000002845b4fdf50 .scope module, "t2_par" "fixed_32_mult" 6 192, 8 1 0, S_000002845b4fcfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b970 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b537348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b47b9c0 .functor XNOR 1, L_000002845b5268e0, L_000002845b537348, C4<0>, C4<0>;
L_000002845b47bfe0 .functor AND 1, L_000002845b47b9c0, L_000002845b5254e0, C4<1>, C4<1>;
L_000002845b537390 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47c1a0 .functor XNOR 1, L_000002845b5268e0, L_000002845b537390, C4<0>, C4<0>;
L_000002845b47be20 .functor NOT 1, L_000002845b5256c0, C4<0>, C4<0>, C4<0>;
L_000002845b47aa70 .functor AND 1, L_000002845b47c1a0, L_000002845b47be20, C4<1>, C4<1>;
v000002845b52bb60_0 .net/s *"_ivl_0", 63 0, L_000002845b524cc0;  1 drivers
v000002845b52ab20_0 .net/2u *"_ivl_16", 0 0, L_000002845b537348;  1 drivers
v000002845b52aee0_0 .net *"_ivl_18", 0 0, L_000002845b47b9c0;  1 drivers
v000002845b52b8e0_0 .net/s *"_ivl_2", 63 0, L_000002845b5245e0;  1 drivers
v000002845b529c20_0 .net *"_ivl_21", 0 0, L_000002845b5254e0;  1 drivers
v000002845b529900_0 .net/2u *"_ivl_24", 0 0, L_000002845b537390;  1 drivers
v000002845b52a260_0 .net *"_ivl_26", 0 0, L_000002845b47c1a0;  1 drivers
v000002845b52b340_0 .net *"_ivl_29", 0 0, L_000002845b5256c0;  1 drivers
v000002845b52a800_0 .net *"_ivl_30", 0 0, L_000002845b47be20;  1 drivers
v000002845b52ad00_0 .net *"_ivl_6", 63 0, L_000002845b525260;  1 drivers
v000002845b52bc00_0 .net *"_ivl_8", 55 0, L_000002845b526520;  1 drivers
v000002845b52b520_0 .net/s "a_in", 31 0, L_000002845b526340;  1 drivers
L_000002845b5373d8 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b52abc0_0 .net/s "b_in", 31 0, L_000002845b5373d8;  1 drivers
v000002845b529540_0 .net "expected_sign", 0 0, L_000002845b5268e0;  1 drivers
v000002845b529b80_0 .net "msb_of_product_full", 23 0, L_000002845b525620;  1 drivers
v000002845b52b660_0 .net "overflow", 0 0, L_000002845b47bfe0;  1 drivers
v000002845b529720_0 .net/s "p_out", 31 0, L_000002845b524d60;  alias, 1 drivers
v000002845b52bca0_0 .net/s "product_full", 63 0, L_000002845b524e00;  1 drivers
v000002845b52ba20_0 .net "underflow_q", 0 0, L_000002845b47aa70;  1 drivers
L_000002845b524cc0 .extend/s 64, L_000002845b526340;
L_000002845b5245e0 .extend/s 64, L_000002845b5373d8;
L_000002845b524e00 .arith/mult 64, L_000002845b524cc0, L_000002845b5245e0;
L_000002845b526520 .part L_000002845b524e00, 8, 56;
L_000002845b525260 .extend/s 64, L_000002845b526520;
L_000002845b524d60 .part L_000002845b525260, 0, 32;
L_000002845b5268e0 .part L_000002845b524d60, 31, 1;
L_000002845b525620 .part L_000002845b524e00, 40, 24;
L_000002845b5254e0 .reduce/or L_000002845b525620;
L_000002845b5256c0 .reduce/and L_000002845b525620;
S_000002845b4fcc90 .scope module, "t3" "fixed_32_mult" 6 237, 8 1 0, S_000002845b4fcfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42b370 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b537738 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b47b090 .functor XNOR 1, L_000002845b5a2510, L_000002845b537738, C4<0>, C4<0>;
L_000002845b47b100 .functor AND 1, L_000002845b47b090, L_000002845b5a41d0, C4<1>, C4<1>;
L_000002845b537780 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47be90 .functor XNOR 1, L_000002845b5a2510, L_000002845b537780, C4<0>, C4<0>;
L_000002845b47a7d0 .functor NOT 1, L_000002845b5a23d0, C4<0>, C4<0>, C4<0>;
L_000002845b47a8b0 .functor AND 1, L_000002845b47be90, L_000002845b47a7d0, C4<1>, C4<1>;
v000002845b529fe0_0 .net/s *"_ivl_0", 63 0, L_000002845b5a3550;  1 drivers
v000002845b52b700_0 .net/2u *"_ivl_16", 0 0, L_000002845b537738;  1 drivers
v000002845b52a940_0 .net *"_ivl_18", 0 0, L_000002845b47b090;  1 drivers
v000002845b529d60_0 .net/s *"_ivl_2", 63 0, L_000002845b5a3cd0;  1 drivers
v000002845b52ada0_0 .net *"_ivl_21", 0 0, L_000002845b5a41d0;  1 drivers
v000002845b52b3e0_0 .net/2u *"_ivl_24", 0 0, L_000002845b537780;  1 drivers
v000002845b52a1c0_0 .net *"_ivl_26", 0 0, L_000002845b47be90;  1 drivers
v000002845b52b980_0 .net *"_ivl_29", 0 0, L_000002845b5a23d0;  1 drivers
v000002845b5299a0_0 .net *"_ivl_30", 0 0, L_000002845b47a7d0;  1 drivers
v000002845b52a8a0_0 .net *"_ivl_6", 63 0, L_000002845b5a4270;  1 drivers
v000002845b52b5c0_0 .net *"_ivl_8", 55 0, L_000002845b5a2290;  1 drivers
v000002845b52a9e0_0 .net/s "a_in", 31 0, v000002845b52e680_0;  1 drivers
v000002845b52b7a0_0 .net/s "b_in", 31 0, v000002845b52e680_0;  alias, 1 drivers
v000002845b52b2a0_0 .net "expected_sign", 0 0, L_000002845b5a2510;  1 drivers
v000002845b52b840_0 .net "msb_of_product_full", 23 0, L_000002845b5a3190;  1 drivers
v000002845b52ae40_0 .net "overflow", 0 0, L_000002845b47b100;  1 drivers
v000002845b52b200_0 .net/s "p_out", 31 0, L_000002845b5a39b0;  alias, 1 drivers
v000002845b52af80_0 .net/s "product_full", 63 0, L_000002845b5a35f0;  1 drivers
v000002845b52b020_0 .net "underflow_q", 0 0, L_000002845b47a8b0;  1 drivers
L_000002845b5a3550 .extend/s 64, v000002845b52e680_0;
L_000002845b5a3cd0 .extend/s 64, v000002845b52e680_0;
L_000002845b5a35f0 .arith/mult 64, L_000002845b5a3550, L_000002845b5a3cd0;
L_000002845b5a2290 .part L_000002845b5a35f0, 8, 56;
L_000002845b5a4270 .extend/s 64, L_000002845b5a2290;
L_000002845b5a39b0 .part L_000002845b5a4270, 0, 32;
L_000002845b5a2510 .part L_000002845b5a39b0, 31, 1;
L_000002845b5a3190 .part L_000002845b5a35f0, 40, 24;
L_000002845b5a41d0 .reduce/or L_000002845b5a3190;
L_000002845b5a23d0 .reduce/and L_000002845b5a3190;
S_000002845b4fcb00 .scope module, "t3_par" "fixed_32_add_sub" 6 200, 7 1 0, S_000002845b4fcfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b5374b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b537420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47bb80 .functor XNOR 1, L_000002845b5374b0, L_000002845b537420, C4<0>, C4<0>;
L_000002845b47c280 .functor XOR 1, L_000002845b528460, L_000002845b527420, C4<0>, C4<0>;
v000002845b52a080_0 .net/2u *"_ivl_0", 0 0, L_000002845b537420;  1 drivers
v000002845b52bac0_0 .net *"_ivl_11", 0 0, L_000002845b526480;  1 drivers
v000002845b52b0c0_0 .net *"_ivl_12", 0 0, L_000002845b525d00;  1 drivers
v000002845b52a300_0 .net *"_ivl_14", 32 0, L_000002845b5260c0;  1 drivers
v000002845b5295e0_0 .net *"_ivl_16", 32 0, L_000002845b524680;  1 drivers
v000002845b52a120_0 .net *"_ivl_19", 0 0, L_000002845b528500;  1 drivers
v000002845b529a40_0 .net *"_ivl_2", 0 0, L_000002845b47bb80;  1 drivers
v000002845b52a580_0 .net *"_ivl_20", 0 0, L_000002845b527920;  1 drivers
v000002845b529680_0 .net *"_ivl_22", 32 0, L_000002845b527a60;  1 drivers
v000002845b529cc0_0 .net *"_ivl_25", 0 0, L_000002845b527c40;  1 drivers
v000002845b5297c0_0 .net *"_ivl_26", 0 0, L_000002845b527ba0;  1 drivers
v000002845b529f40_0 .net *"_ivl_28", 32 0, L_000002845b528aa0;  1 drivers
v000002845b52a3a0_0 .net *"_ivl_30", 32 0, L_000002845b527060;  1 drivers
v000002845b52a440_0 .net *"_ivl_37", 0 0, L_000002845b528460;  1 drivers
v000002845b52a4e0_0 .net *"_ivl_39", 0 0, L_000002845b527420;  1 drivers
v000002845b52a620_0 .net *"_ivl_5", 0 0, L_000002845b525bc0;  1 drivers
v000002845b52a6c0_0 .net *"_ivl_6", 0 0, L_000002845b525c60;  1 drivers
v000002845b52a760_0 .net *"_ivl_8", 32 0, L_000002845b5265c0;  1 drivers
v000002845b52cc40_0 .net/s "a_in", 31 0, L_000002845b527100;  1 drivers
L_000002845b537468 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b52cd80_0 .net/s "b_in", 31 0, L_000002845b537468;  1 drivers
v000002845b52d780_0 .net "overflow", 0 0, L_000002845b47c280;  1 drivers
v000002845b52ca60_0 .net "sub_n_add", 0 0, L_000002845b5374b0;  1 drivers
v000002845b52c240_0 .net/s "sum_diff_out", 31 0, L_000002845b527e20;  alias, 1 drivers
v000002845b52c920_0 .net/s "temp_result_wide", 32 0, L_000002845b527f60;  1 drivers
L_000002845b525bc0 .part L_000002845b527100, 31, 1;
L_000002845b525c60 .concat [ 1 0 0 0], L_000002845b525bc0;
L_000002845b5265c0 .concat [ 32 1 0 0], L_000002845b527100, L_000002845b525c60;
L_000002845b526480 .part L_000002845b537468, 31, 1;
L_000002845b525d00 .concat [ 1 0 0 0], L_000002845b526480;
L_000002845b5260c0 .concat [ 32 1 0 0], L_000002845b537468, L_000002845b525d00;
L_000002845b524680 .arith/sub 33, L_000002845b5265c0, L_000002845b5260c0;
L_000002845b528500 .part L_000002845b527100, 31, 1;
L_000002845b527920 .concat [ 1 0 0 0], L_000002845b528500;
L_000002845b527a60 .concat [ 32 1 0 0], L_000002845b527100, L_000002845b527920;
L_000002845b527c40 .part L_000002845b537468, 31, 1;
L_000002845b527ba0 .concat [ 1 0 0 0], L_000002845b527c40;
L_000002845b528aa0 .concat [ 32 1 0 0], L_000002845b537468, L_000002845b527ba0;
L_000002845b527060 .arith/sum 33, L_000002845b527a60, L_000002845b528aa0;
L_000002845b527f60 .functor MUXZ 33, L_000002845b527060, L_000002845b524680, L_000002845b47bb80, C4<>;
L_000002845b527e20 .part L_000002845b527f60, 0, 32;
L_000002845b528460 .part L_000002845b527f60, 32, 1;
L_000002845b527420 .part L_000002845b527e20, 31, 1;
S_000002845b4fe590 .scope module, "t3_sum_t4" "fixed_32_add_sub" 6 264, 7 1 0, S_000002845b4fcfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b537930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b5378e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47b560 .functor XNOR 1, L_000002845b537930, L_000002845b5378e8, C4<0>, C4<0>;
L_000002845b47bf00 .functor XOR 1, L_000002845b5a4630, L_000002845b5a3230, C4<0>, C4<0>;
v000002845b52cba0_0 .net/2u *"_ivl_0", 0 0, L_000002845b5378e8;  1 drivers
v000002845b52bf20_0 .net *"_ivl_11", 0 0, L_000002845b5a4090;  1 drivers
v000002845b52e180_0 .net *"_ivl_12", 0 0, L_000002845b5a2ab0;  1 drivers
v000002845b52c740_0 .net *"_ivl_14", 32 0, L_000002845b5a2b50;  1 drivers
v000002845b52c060_0 .net *"_ivl_16", 32 0, L_000002845b5a4590;  1 drivers
v000002845b52d820_0 .net *"_ivl_19", 0 0, L_000002845b5a2c90;  1 drivers
v000002845b52d8c0_0 .net *"_ivl_2", 0 0, L_000002845b47b560;  1 drivers
v000002845b52e4a0_0 .net *"_ivl_20", 0 0, L_000002845b5a3370;  1 drivers
v000002845b52d640_0 .net *"_ivl_22", 32 0, L_000002845b5a43b0;  1 drivers
v000002845b52c100_0 .net *"_ivl_25", 0 0, L_000002845b5a3050;  1 drivers
v000002845b52cb00_0 .net *"_ivl_26", 0 0, L_000002845b5a2dd0;  1 drivers
v000002845b52ce20_0 .net *"_ivl_28", 32 0, L_000002845b5a2f10;  1 drivers
v000002845b52bfc0_0 .net *"_ivl_30", 32 0, L_000002845b5a3b90;  1 drivers
v000002845b52e220_0 .net *"_ivl_37", 0 0, L_000002845b5a4630;  1 drivers
v000002845b52d500_0 .net *"_ivl_39", 0 0, L_000002845b5a3230;  1 drivers
v000002845b52d000_0 .net *"_ivl_5", 0 0, L_000002845b5a32d0;  1 drivers
v000002845b52ddc0_0 .net *"_ivl_6", 0 0, L_000002845b5a3690;  1 drivers
v000002845b52c1a0_0 .net *"_ivl_8", 32 0, L_000002845b5a28d0;  1 drivers
v000002845b52d280_0 .net/s "a_in", 31 0, v000002845b5300c0_0;  1 drivers
v000002845b52c2e0_0 .net/s "b_in", 31 0, v000002845b52e720_0;  1 drivers
v000002845b52d320_0 .net "overflow", 0 0, L_000002845b47bf00;  1 drivers
v000002845b52dc80_0 .net "sub_n_add", 0 0, L_000002845b537930;  1 drivers
v000002845b52dd20_0 .net/s "sum_diff_out", 31 0, L_000002845b5a30f0;  alias, 1 drivers
v000002845b52d3c0_0 .net/s "temp_result_wide", 32 0, L_000002845b5a3e10;  1 drivers
L_000002845b5a32d0 .part v000002845b5300c0_0, 31, 1;
L_000002845b5a3690 .concat [ 1 0 0 0], L_000002845b5a32d0;
L_000002845b5a28d0 .concat [ 32 1 0 0], v000002845b5300c0_0, L_000002845b5a3690;
L_000002845b5a4090 .part v000002845b52e720_0, 31, 1;
L_000002845b5a2ab0 .concat [ 1 0 0 0], L_000002845b5a4090;
L_000002845b5a2b50 .concat [ 32 1 0 0], v000002845b52e720_0, L_000002845b5a2ab0;
L_000002845b5a4590 .arith/sub 33, L_000002845b5a28d0, L_000002845b5a2b50;
L_000002845b5a2c90 .part v000002845b5300c0_0, 31, 1;
L_000002845b5a3370 .concat [ 1 0 0 0], L_000002845b5a2c90;
L_000002845b5a43b0 .concat [ 32 1 0 0], v000002845b5300c0_0, L_000002845b5a3370;
L_000002845b5a3050 .part v000002845b52e720_0, 31, 1;
L_000002845b5a2dd0 .concat [ 1 0 0 0], L_000002845b5a3050;
L_000002845b5a2f10 .concat [ 32 1 0 0], v000002845b52e720_0, L_000002845b5a2dd0;
L_000002845b5a3b90 .arith/sum 33, L_000002845b5a43b0, L_000002845b5a2f10;
L_000002845b5a3e10 .functor MUXZ 33, L_000002845b5a3b90, L_000002845b5a4590, L_000002845b47b560, C4<>;
L_000002845b5a30f0 .part L_000002845b5a3e10, 0, 32;
L_000002845b5a4630 .part L_000002845b5a3e10, 32, 1;
L_000002845b5a3230 .part L_000002845b5a30f0, 31, 1;
S_000002845b4fe0e0 .scope module, "t4" "fixed_32_mult" 6 245, 8 1 0, S_000002845b4fcfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002845b42bff0 .param/l "FRACT_BITS" 1 8 9, +C4<00000000000000000000000000001000>;
L_000002845b5377c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002845b47bf70 .functor XNOR 1, L_000002845b5a37d0, L_000002845b5377c8, C4<0>, C4<0>;
L_000002845b47b1e0 .functor AND 1, L_000002845b47bf70, L_000002845b5a4770, C4<1>, C4<1>;
L_000002845b537810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47b250 .functor XNOR 1, L_000002845b5a37d0, L_000002845b537810, C4<0>, C4<0>;
L_000002845b47c130 .functor NOT 1, L_000002845b5a2970, C4<0>, C4<0>, C4<0>;
L_000002845b47ad10 .functor AND 1, L_000002845b47b250, L_000002845b47c130, C4<1>, C4<1>;
v000002845b52c380_0 .net/s *"_ivl_0", 63 0, L_000002845b5a44f0;  1 drivers
v000002845b52d0a0_0 .net/2u *"_ivl_16", 0 0, L_000002845b5377c8;  1 drivers
v000002845b52d6e0_0 .net *"_ivl_18", 0 0, L_000002845b47bf70;  1 drivers
v000002845b52c420_0 .net/s *"_ivl_2", 63 0, L_000002845b5a3c30;  1 drivers
v000002845b52cce0_0 .net *"_ivl_21", 0 0, L_000002845b5a4770;  1 drivers
v000002845b52c9c0_0 .net/2u *"_ivl_24", 0 0, L_000002845b537810;  1 drivers
v000002845b52c4c0_0 .net *"_ivl_26", 0 0, L_000002845b47b250;  1 drivers
v000002845b52cec0_0 .net *"_ivl_29", 0 0, L_000002845b5a2970;  1 drivers
v000002845b52de60_0 .net *"_ivl_30", 0 0, L_000002845b47c130;  1 drivers
v000002845b52d960_0 .net *"_ivl_6", 63 0, L_000002845b5a2790;  1 drivers
v000002845b52d1e0_0 .net *"_ivl_8", 55 0, L_000002845b5a2fb0;  1 drivers
v000002845b52d5a0_0 .net/s "a_in", 31 0, v000002845b52f4e0_0;  1 drivers
v000002845b52bd40_0 .net/s "b_in", 31 0, v000002845b52f4e0_0;  alias, 1 drivers
v000002845b52df00_0 .net "expected_sign", 0 0, L_000002845b5a37d0;  1 drivers
v000002845b52cf60_0 .net "msb_of_product_full", 23 0, L_000002845b5a2bf0;  1 drivers
v000002845b52e360_0 .net "overflow", 0 0, L_000002845b47b1e0;  1 drivers
v000002845b52d140_0 .net/s "p_out", 31 0, L_000002845b5a4310;  alias, 1 drivers
v000002845b52dfa0_0 .net/s "product_full", 63 0, L_000002845b5a2650;  1 drivers
v000002845b52da00_0 .net "underflow_q", 0 0, L_000002845b47ad10;  1 drivers
L_000002845b5a44f0 .extend/s 64, v000002845b52f4e0_0;
L_000002845b5a3c30 .extend/s 64, v000002845b52f4e0_0;
L_000002845b5a2650 .arith/mult 64, L_000002845b5a44f0, L_000002845b5a3c30;
L_000002845b5a2fb0 .part L_000002845b5a2650, 8, 56;
L_000002845b5a2790 .extend/s 64, L_000002845b5a2fb0;
L_000002845b5a4310 .part L_000002845b5a2790, 0, 32;
L_000002845b5a37d0 .part L_000002845b5a4310, 31, 1;
L_000002845b5a2bf0 .part L_000002845b5a2650, 40, 24;
L_000002845b5a4770 .reduce/or L_000002845b5a2bf0;
L_000002845b5a2970 .reduce/and L_000002845b5a2bf0;
S_000002845b535fb0 .scope module, "t4_par" "fixed_32_add_sub" 6 208, 7 1 0, S_000002845b4fcfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002845b537588 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b5374f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002845b47b4f0 .functor XNOR 1, L_000002845b537588, L_000002845b5374f8, C4<0>, C4<0>;
L_000002845b47bbf0 .functor XOR 1, L_000002845b527380, L_000002845b528280, C4<0>, C4<0>;
v000002845b52daa0_0 .net/2u *"_ivl_0", 0 0, L_000002845b5374f8;  1 drivers
v000002845b52c560_0 .net *"_ivl_11", 0 0, L_000002845b528e60;  1 drivers
v000002845b52d460_0 .net *"_ivl_12", 0 0, L_000002845b526de0;  1 drivers
v000002845b52c600_0 .net *"_ivl_14", 32 0, L_000002845b529220;  1 drivers
v000002845b52db40_0 .net *"_ivl_16", 32 0, L_000002845b5292c0;  1 drivers
v000002845b52dbe0_0 .net *"_ivl_19", 0 0, L_000002845b5283c0;  1 drivers
v000002845b52e040_0 .net *"_ivl_2", 0 0, L_000002845b47b4f0;  1 drivers
v000002845b52bde0_0 .net *"_ivl_20", 0 0, L_000002845b5285a0;  1 drivers
v000002845b52e2c0_0 .net *"_ivl_22", 32 0, L_000002845b528f00;  1 drivers
v000002845b52be80_0 .net *"_ivl_25", 0 0, L_000002845b5271a0;  1 drivers
v000002845b52e0e0_0 .net *"_ivl_26", 0 0, L_000002845b527b00;  1 drivers
v000002845b52e400_0 .net *"_ivl_28", 32 0, L_000002845b527240;  1 drivers
v000002845b52c6a0_0 .net *"_ivl_30", 32 0, L_000002845b5272e0;  1 drivers
v000002845b52c7e0_0 .net *"_ivl_37", 0 0, L_000002845b527380;  1 drivers
v000002845b52c880_0 .net *"_ivl_39", 0 0, L_000002845b528280;  1 drivers
v000002845b5305c0_0 .net *"_ivl_5", 0 0, L_000002845b527ec0;  1 drivers
v000002845b530700_0 .net *"_ivl_6", 0 0, L_000002845b528c80;  1 drivers
v000002845b52f3a0_0 .net *"_ivl_8", 32 0, L_000002845b528d20;  1 drivers
v000002845b52fee0_0 .net/s "a_in", 31 0, L_000002845b5286e0;  1 drivers
L_000002845b537540 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002845b5308e0_0 .net/s "b_in", 31 0, L_000002845b537540;  1 drivers
v000002845b52ec20_0 .net "overflow", 0 0, L_000002845b47bbf0;  1 drivers
v000002845b52f9e0_0 .net "sub_n_add", 0 0, L_000002845b537588;  1 drivers
v000002845b52ee00_0 .net/s "sum_diff_out", 31 0, L_000002845b528dc0;  alias, 1 drivers
v000002845b52e860_0 .net/s "temp_result_wide", 32 0, L_000002845b527ce0;  1 drivers
L_000002845b527ec0 .part L_000002845b5286e0, 31, 1;
L_000002845b528c80 .concat [ 1 0 0 0], L_000002845b527ec0;
L_000002845b528d20 .concat [ 32 1 0 0], L_000002845b5286e0, L_000002845b528c80;
L_000002845b528e60 .part L_000002845b537540, 31, 1;
L_000002845b526de0 .concat [ 1 0 0 0], L_000002845b528e60;
L_000002845b529220 .concat [ 32 1 0 0], L_000002845b537540, L_000002845b526de0;
L_000002845b5292c0 .arith/sub 33, L_000002845b528d20, L_000002845b529220;
L_000002845b5283c0 .part L_000002845b5286e0, 31, 1;
L_000002845b5285a0 .concat [ 1 0 0 0], L_000002845b5283c0;
L_000002845b528f00 .concat [ 32 1 0 0], L_000002845b5286e0, L_000002845b5285a0;
L_000002845b5271a0 .part L_000002845b537540, 31, 1;
L_000002845b527b00 .concat [ 1 0 0 0], L_000002845b5271a0;
L_000002845b527240 .concat [ 32 1 0 0], L_000002845b537540, L_000002845b527b00;
L_000002845b5272e0 .arith/sum 33, L_000002845b528f00, L_000002845b527240;
L_000002845b527ce0 .functor MUXZ 33, L_000002845b5272e0, L_000002845b5292c0, L_000002845b47b4f0, C4<>;
L_000002845b528dc0 .part L_000002845b527ce0, 0, 32;
L_000002845b527380 .part L_000002845b527ce0, 32, 1;
L_000002845b528280 .part L_000002845b528dc0, 31, 1;
    .scope S_000002845b4fcfb0;
T_0 ;
    %wait E_000002845b42bf30;
    %load/vec4 v000002845b52e9a0_0;
    %store/vec4 v000002845b52f6c0_0, 0, 3;
    %load/vec4 v000002845b52e9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002845b52f6c0_0, 0, 3;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v000002845b52fda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002845b52f6c0_0, 0, 3;
T_0.8 ;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002845b52f6c0_0, 0, 3;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002845b52f6c0_0, 0, 3;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002845b52f6c0_0, 0, 3;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002845b52f6c0_0, 0, 3;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v000002845b52fda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002845b52f6c0_0, 0, 3;
T_0.10 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002845b4fcfb0;
T_1 ;
    %wait E_000002845b4286b0;
    %load/vec4 v000002845b52fbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b5307a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b52eea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b530a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b530340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b52e7c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002845b52e9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b52fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b530520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b530b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b52f080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b52e680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b52f4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b530ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b52ff80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b5300c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b52e720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b530c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b52f300_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002845b52f6c0_0;
    %assign/vec4 v000002845b52e9a0_0, 0;
    %load/vec4 v000002845b52e9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b52fc60_0, 0;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v000002845b52ef40_0;
    %assign/vec4 v000002845b5307a0_0, 0;
    %load/vec4 v000002845b52fb20_0;
    %assign/vec4 v000002845b52eea0_0, 0;
    %load/vec4 v000002845b52fe40_0;
    %assign/vec4 v000002845b530a20_0, 0;
    %load/vec4 v000002845b52f260_0;
    %assign/vec4 v000002845b530340_0, 0;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000002845b52ed60_0;
    %assign/vec4 v000002845b530b60_0, 0;
    %load/vec4 v000002845b52e540_0;
    %assign/vec4 v000002845b52f080_0, 0;
    %load/vec4 v000002845b52f1c0_0;
    %assign/vec4 v000002845b52e680_0, 0;
    %load/vec4 v000002845b52f440_0;
    %assign/vec4 v000002845b52f4e0_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v000002845b530ac0_0;
    %assign/vec4 v000002845b530ca0_0, 0;
    %load/vec4 v000002845b52ea40_0;
    %assign/vec4 v000002845b52ff80_0, 0;
    %load/vec4 v000002845b530020_0;
    %assign/vec4 v000002845b5300c0_0, 0;
    %load/vec4 v000002845b5303e0_0;
    %assign/vec4 v000002845b52e720_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v000002845b52efe0_0;
    %assign/vec4 v000002845b530c00_0, 0;
    %load/vec4 v000002845b52f940_0;
    %assign/vec4 v000002845b52f300_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000002845b52f120_0;
    %assign/vec4 v000002845b52e7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002845b52fc60_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002845b26b690;
T_2 ;
    %wait E_000002845b428730;
    %load/vec4 v000002845b4eca20_0;
    %store/vec4 v000002845b4ea5e0_0, 0, 3;
    %load/vec4 v000002845b4eca20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002845b4ea5e0_0, 0, 3;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v000002845b4ea720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002845b4ea5e0_0, 0, 3;
T_2.8 ;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002845b4ea5e0_0, 0, 3;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002845b4ea5e0_0, 0, 3;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002845b4ea5e0_0, 0, 3;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002845b4ea5e0_0, 0, 3;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v000002845b4ea720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002845b4ea5e0_0, 0, 3;
T_2.10 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002845b26b690;
T_3 ;
    %wait E_000002845b4286b0;
    %load/vec4 v000002845b4ec980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b4ead60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b4eae00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b4eb300_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b4ec200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4ec7a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002845b4eca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b4ec5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b4eb080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4eb940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4eb3a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4ec2a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4ec020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4ebe40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4eb4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4eb6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4ec0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4ebb20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4eb620_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002845b4ea5e0_0;
    %assign/vec4 v000002845b4eca20_0, 0;
    %load/vec4 v000002845b4eca20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b4ec5c0_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v000002845b4eacc0_0;
    %assign/vec4 v000002845b4ead60_0, 0;
    %load/vec4 v000002845b4ec520_0;
    %assign/vec4 v000002845b4eae00_0, 0;
    %load/vec4 v000002845b4eb8a0_0;
    %assign/vec4 v000002845b4eb300_0, 0;
    %load/vec4 v000002845b4ecd40_0;
    %assign/vec4 v000002845b4ec200_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v000002845b4ea7c0_0;
    %assign/vec4 v000002845b4eb940_0, 0;
    %load/vec4 v000002845b4eb260_0;
    %assign/vec4 v000002845b4eb3a0_0, 0;
    %load/vec4 v000002845b4ec660_0;
    %assign/vec4 v000002845b4ec2a0_0, 0;
    %load/vec4 v000002845b4ebf80_0;
    %assign/vec4 v000002845b4ec020_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v000002845b4ecca0_0;
    %assign/vec4 v000002845b4ebe40_0, 0;
    %load/vec4 v000002845b4ec840_0;
    %assign/vec4 v000002845b4eb4e0_0, 0;
    %load/vec4 v000002845b4eb580_0;
    %assign/vec4 v000002845b4eb6c0_0, 0;
    %load/vec4 v000002845b4ea860_0;
    %assign/vec4 v000002845b4ec0c0_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v000002845b4eb120_0;
    %assign/vec4 v000002845b4ebb20_0, 0;
    %load/vec4 v000002845b4ec700_0;
    %assign/vec4 v000002845b4eb620_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000002845b4eb800_0;
    %assign/vec4 v000002845b4ec7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002845b4ec5c0_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002845b4e7270;
T_4 ;
    %wait E_000002845b42bd70;
    %load/vec4 v000002845b4f5c70_0;
    %store/vec4 v000002845b4f4ff0_0, 0, 3;
    %load/vec4 v000002845b4f5c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002845b4f4ff0_0, 0, 3;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v000002845b4f6210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002845b4f4ff0_0, 0, 3;
T_4.8 ;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002845b4f4ff0_0, 0, 3;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002845b4f4ff0_0, 0, 3;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002845b4f4ff0_0, 0, 3;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002845b4f4ff0_0, 0, 3;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v000002845b4f6210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002845b4f4ff0_0, 0, 3;
T_4.10 ;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002845b4e7270;
T_5 ;
    %wait E_000002845b4286b0;
    %load/vec4 v000002845b4f6850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b4f54f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b4f5b30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b4f5590_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b4f65d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4f9910_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002845b4f5c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b4f5f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b4f60d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4f6e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4f8a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4f7570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4f9410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4f56d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4f8970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4f8d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4f7a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4f4b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b4f8c90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002845b4f4ff0_0;
    %assign/vec4 v000002845b4f5c70_0, 0;
    %load/vec4 v000002845b4f5c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b4f5f90_0, 0;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v000002845b4f5450_0;
    %assign/vec4 v000002845b4f54f0_0, 0;
    %load/vec4 v000002845b4f4e10_0;
    %assign/vec4 v000002845b4f5b30_0, 0;
    %load/vec4 v000002845b4f6170_0;
    %assign/vec4 v000002845b4f5590_0, 0;
    %load/vec4 v000002845b4f5630_0;
    %assign/vec4 v000002845b4f65d0_0, 0;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v000002845b4f68f0_0;
    %assign/vec4 v000002845b4f6e90_0, 0;
    %load/vec4 v000002845b4f7430_0;
    %assign/vec4 v000002845b4f8a10_0, 0;
    %load/vec4 v000002845b4f7930_0;
    %assign/vec4 v000002845b4f7570_0, 0;
    %load/vec4 v000002845b4f79d0_0;
    %assign/vec4 v000002845b4f9410_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v000002845b4f6df0_0;
    %assign/vec4 v000002845b4f56d0_0, 0;
    %load/vec4 v000002845b4f4c30_0;
    %assign/vec4 v000002845b4f8970_0, 0;
    %load/vec4 v000002845b4f8e70_0;
    %assign/vec4 v000002845b4f8d30_0, 0;
    %load/vec4 v000002845b4f9370_0;
    %assign/vec4 v000002845b4f7a70_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v000002845b4f4a50_0;
    %assign/vec4 v000002845b4f4b90_0, 0;
    %load/vec4 v000002845b4f7890_0;
    %assign/vec4 v000002845b4f8c90_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v000002845b4f6f30_0;
    %assign/vec4 v000002845b4f9910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002845b4f5f90_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002845b4f06e0;
T_6 ;
    %wait E_000002845b42bf70;
    %load/vec4 v000002845b504460_0;
    %store/vec4 v000002845b503f60_0, 0, 3;
    %load/vec4 v000002845b504460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002845b503f60_0, 0, 3;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v000002845b504780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002845b503f60_0, 0, 3;
T_6.8 ;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002845b503f60_0, 0, 3;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002845b503f60_0, 0, 3;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002845b503f60_0, 0, 3;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002845b503f60_0, 0, 3;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000002845b504780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002845b503f60_0, 0, 3;
T_6.10 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002845b4f06e0;
T_7 ;
    %wait E_000002845b4286b0;
    %load/vec4 v000002845b5046e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b5037e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b504aa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b503a60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b503ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b5116b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002845b504460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b502c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b504640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b510cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b510350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b510670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b510850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b510c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b50fdb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b50fe50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b510d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b510fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b510df0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002845b503f60_0;
    %assign/vec4 v000002845b504460_0, 0;
    %load/vec4 v000002845b504460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b502c00_0, 0;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v000002845b503e20_0;
    %assign/vec4 v000002845b5037e0_0, 0;
    %load/vec4 v000002845b503920_0;
    %assign/vec4 v000002845b504aa0_0, 0;
    %load/vec4 v000002845b502ac0_0;
    %assign/vec4 v000002845b503a60_0, 0;
    %load/vec4 v000002845b504500_0;
    %assign/vec4 v000002845b503ec0_0, 0;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v000002845b511110_0;
    %assign/vec4 v000002845b510cb0_0, 0;
    %load/vec4 v000002845b511a70_0;
    %assign/vec4 v000002845b510350_0, 0;
    %load/vec4 v000002845b5107b0_0;
    %assign/vec4 v000002845b510670_0, 0;
    %load/vec4 v000002845b510710_0;
    %assign/vec4 v000002845b510850_0, 0;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v000002845b504b40_0;
    %assign/vec4 v000002845b510c10_0, 0;
    %load/vec4 v000002845b510b70_0;
    %assign/vec4 v000002845b50fdb0_0, 0;
    %load/vec4 v000002845b511930_0;
    %assign/vec4 v000002845b50fe50_0, 0;
    %load/vec4 v000002845b5114d0_0;
    %assign/vec4 v000002845b510d50_0, 0;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v000002845b511610_0;
    %assign/vec4 v000002845b510fd0_0, 0;
    %load/vec4 v000002845b512150_0;
    %assign/vec4 v000002845b510df0_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v000002845b5045a0_0;
    %assign/vec4 v000002845b5116b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002845b502c00_0, 0;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002845b4f11d0;
T_8 ;
    %wait E_000002845b42bb70;
    %load/vec4 v000002845b50a270_0;
    %store/vec4 v000002845b50d010_0, 0, 3;
    %load/vec4 v000002845b50a270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002845b50d010_0, 0, 3;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v000002845b50cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002845b50d010_0, 0, 3;
T_8.8 ;
    %jmp T_8.7;
T_8.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002845b50d010_0, 0, 3;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002845b50d010_0, 0, 3;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002845b50d010_0, 0, 3;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002845b50d010_0, 0, 3;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v000002845b50cbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002845b50d010_0, 0, 3;
T_8.10 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002845b4f11d0;
T_9 ;
    %wait E_000002845b4286b0;
    %load/vec4 v000002845b50c4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b509eb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b509ff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b50a130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b50a630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b50af90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002845b50a270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b50b8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b50b2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b50d3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b50c1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b50b5d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b50d470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b50d290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b50b710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b50b990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b50ccf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b50b170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b50cc50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002845b50d010_0;
    %assign/vec4 v000002845b50a270_0, 0;
    %load/vec4 v000002845b50a270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b50b8f0_0, 0;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v000002845b509b90_0;
    %assign/vec4 v000002845b509eb0_0, 0;
    %load/vec4 v000002845b509f50_0;
    %assign/vec4 v000002845b509ff0_0, 0;
    %load/vec4 v000002845b50a090_0;
    %assign/vec4 v000002845b50a130_0, 0;
    %load/vec4 v000002845b50a310_0;
    %assign/vec4 v000002845b50a630_0, 0;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v000002845b50b530_0;
    %assign/vec4 v000002845b50d3d0_0, 0;
    %load/vec4 v000002845b50c430_0;
    %assign/vec4 v000002845b50c1b0_0, 0;
    %load/vec4 v000002845b50c110_0;
    %assign/vec4 v000002845b50b5d0_0, 0;
    %load/vec4 v000002845b50ced0_0;
    %assign/vec4 v000002845b50d470_0, 0;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v000002845b50ce30_0;
    %assign/vec4 v000002845b50d290_0, 0;
    %load/vec4 v000002845b50b350_0;
    %assign/vec4 v000002845b50b710_0, 0;
    %load/vec4 v000002845b50d330_0;
    %assign/vec4 v000002845b50b990_0, 0;
    %load/vec4 v000002845b50bcb0_0;
    %assign/vec4 v000002845b50ccf0_0, 0;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v000002845b50d1f0_0;
    %assign/vec4 v000002845b50b170_0, 0;
    %load/vec4 v000002845b50c2f0_0;
    %assign/vec4 v000002845b50cc50_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v000002845b50a8b0_0;
    %assign/vec4 v000002845b50af90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002845b50b8f0_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002845b24e6d0;
T_10 ;
    %wait E_000002845b428670;
    %load/vec4 v000002845b52f760_0;
    %subi 2, 0, 16;
    %store/vec4 v000002845b52f8a0_0, 0, 16;
    %load/vec4 v000002845b531240_0;
    %subi 2, 0, 16;
    %store/vec4 v000002845b532d20_0, 0, 16;
    %load/vec4 v000002845b533220_0;
    %subi 2, 0, 16;
    %store/vec4 v000002845b5319c0_0, 0, 16;
    %load/vec4 v000002845b531560_0;
    %subi 2, 0, 16;
    %store/vec4 v000002845b532aa0_0, 0, 16;
    %load/vec4 v000002845b532320_0;
    %load/vec4 v000002845b532000_0;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002845b52eae0_0, 0, 32;
    %load/vec4 v000002845b532320_0;
    %load/vec4 v000002845b5320a0_0;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002845b531b00_0, 0, 32;
    %load/vec4 v000002845b532320_0;
    %load/vec4 v000002845b5323c0_0;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002845b532dc0_0, 0, 32;
    %load/vec4 v000002845b532320_0;
    %load/vec4 v000002845b530fc0_0;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002845b5332c0_0, 0, 32;
    %load/vec4 v000002845b531f60_0;
    %load/vec4 v000002845b531880_0;
    %and;
    %load/vec4 v000002845b532b40_0;
    %and;
    %load/vec4 v000002845b530e80_0;
    %and;
    %load/vec4 v000002845b531060_0;
    %and;
    %store/vec4 v000002845b531ec0_0, 0, 1;
    %load/vec4 v000002845b531420_0;
    %load/vec4 v000002845b531920_0;
    %or;
    %load/vec4 v000002845b532be0_0;
    %or;
    %load/vec4 v000002845b532c80_0;
    %or;
    %load/vec4 v000002845b531c40_0;
    %or;
    %store/vec4 v000002845b531e20_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002845b24e6d0;
T_11 ;
    %wait E_000002845b428430;
    %load/vec4 v000002845b530de0_0;
    %store/vec4 v000002845b533180_0, 0, 3;
    %load/vec4 v000002845b530de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002845b533180_0, 0, 3;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v000002845b5316a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002845b533180_0, 0, 3;
T_11.7 ;
    %jmp T_11.6;
T_11.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002845b533180_0, 0, 3;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v000002845b531ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002845b533180_0, 0, 3;
T_11.9 ;
    %jmp T_11.6;
T_11.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002845b533180_0, 0, 3;
    %jmp T_11.6;
T_11.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002845b533180_0, 0, 3;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002845b24e6d0;
T_12 ;
    %wait E_000002845b4280f0;
    %load/vec4 v000002845b5330e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002845b530de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b532e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b531380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b530f20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b52f800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b5311a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b532a00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b532f00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b5302a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b532960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b532140_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b5334a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b530160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b531740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b530d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b5317e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b530200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b532fa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b532500_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002845b531ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002845b531a60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002845b533180_0;
    %assign/vec4 v000002845b530de0_0, 0;
    %load/vec4 v000002845b530de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002845b530de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b532e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b531380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b530f20_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b532e60_0, 0;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v000002845b52f760_0;
    %assign/vec4 v000002845b52f800_0, 0;
    %load/vec4 v000002845b531240_0;
    %assign/vec4 v000002845b5311a0_0, 0;
    %load/vec4 v000002845b533220_0;
    %assign/vec4 v000002845b532a00_0, 0;
    %load/vec4 v000002845b531560_0;
    %assign/vec4 v000002845b532f00_0, 0;
    %load/vec4 v000002845b52f8a0_0;
    %assign/vec4 v000002845b5302a0_0, 0;
    %load/vec4 v000002845b532d20_0;
    %assign/vec4 v000002845b532960_0, 0;
    %load/vec4 v000002845b5319c0_0;
    %assign/vec4 v000002845b532140_0, 0;
    %load/vec4 v000002845b532aa0_0;
    %assign/vec4 v000002845b5334a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b531380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002845b530f20_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002845b531380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002845b530f20_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v000002845b52eae0_0;
    %assign/vec4 v000002845b530160_0, 0;
    %load/vec4 v000002845b531b00_0;
    %assign/vec4 v000002845b531740_0, 0;
    %load/vec4 v000002845b532dc0_0;
    %assign/vec4 v000002845b530d40_0, 0;
    %load/vec4 v000002845b5332c0_0;
    %assign/vec4 v000002845b5317e0_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v000002845b52f580_0;
    %assign/vec4 v000002845b530200_0, 0;
    %load/vec4 v000002845b5325a0_0;
    %assign/vec4 v000002845b532fa0_0, 0;
    %load/vec4 v000002845b5321e0_0;
    %assign/vec4 v000002845b532500_0, 0;
    %load/vec4 v000002845b5314c0_0;
    %assign/vec4 v000002845b531ba0_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v000002845b532320_0;
    %assign/vec4 v000002845b531a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002845b532e60_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002845b47cf10;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002845b533a40_0, 0, 1;
T_13.0 ;
    %delay 5000, 0;
    %load/vec4 v000002845b533a40_0;
    %inv;
    %store/vec4 v000002845b533a40_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_000002845b47cf10;
T_14 ;
    %fork t_1, S_000002845b47f8a0;
    %jmp t_0;
    .scope S_000002845b47f8a0;
t_1 ;
    %vpi_call/w 3 56 "$dumpfile", "tb_top.vcd" {0 0 0};
    %vpi_call/w 3 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002845b47cf10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002845b533ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002845b533d60_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002845b532460_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002845b532780_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002845b533860_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002845b533720_0, 0, 16;
    %vpi_call/w 3 66 "$display", "---------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 67 "$display", "---Starting Testbench for Polynomial Gradient Function---" {0 0 0};
    %vpi_call/w 3 68 "$display", "---------------------------------------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002845b533ae0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002845b46f3d0_0, 0, 32;
T_14.0 ;
    %load/vec4 v000002845b46f3d0_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_14.1, 5;
    %load/vec4 v000002845b532460_0;
    %store/vec4 v000002845b5326e0_0, 0, 16;
    %load/vec4 v000002845b532780_0;
    %store/vec4 v000002845b5328c0_0, 0, 16;
    %load/vec4 v000002845b533860_0;
    %store/vec4 v000002845b534300_0, 0, 16;
    %load/vec4 v000002845b533720_0;
    %store/vec4 v000002845b534120_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002845b533d60_0, 0, 1;
T_14.2 ;
    %load/vec4 v000002845b5341c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_14.3, 6;
    %wait E_000002845b428e70;
    %jmp T_14.2;
T_14.3 ;
    %vpi_func/r 3 82 "$itor", v000002845b532460_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 3 82 "$itor", v000002845b532780_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 3 82 "$itor", v000002845b533860_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 3 82 "$itor", v000002845b533720_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 82 "$display", "\012--- Test Case %0d: Initial a = %f, b = %f, c = %f, d = %f, (Q8.8) ---", v000002845b46f3d0_0, W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 4 0};
    %vpi_func/r 3 83 "$itor", v000002845b532460_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 83 "$display", "a input : %f (0x%H)", W<0,r>, v000002845b532460_0 {0 1 0};
    %vpi_func/r 3 84 "$itor", v000002845b532780_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 84 "$display", "b input : %f (0x%H)", W<0,r>, v000002845b532780_0 {0 1 0};
    %vpi_func/r 3 85 "$itor", v000002845b533860_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 85 "$display", "c input : %f (0x%H)", W<0,r>, v000002845b533860_0 {0 1 0};
    %vpi_func/r 3 86 "$itor", v000002845b533720_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 86 "$display", "d input : %f (0x%H)", W<0,r>, v000002845b533720_0 {0 1 0};
    %vpi_func/r 3 87 "$itor", v000002845b533540_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 87 "$display", "z output: %f (0x%H)", W<0,r>, v000002845b533540_0 {0 1 0};
    %vpi_func/r 3 88 "$itor", v000002845b531100_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 88 "$display", " a_diff : %f (0x%H)", W<0,r>, v000002845b531100_0 {0 1 0};
    %vpi_func/r 3 89 "$itor", v000002845b5312e0_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 89 "$display", " b_diff : %f (0x%H)", W<0,r>, v000002845b5312e0_0 {0 1 0};
    %vpi_func/r 3 90 "$itor", v000002845b533fe0_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 90 "$display", " c_diff : %f (0x%H)", W<0,r>, v000002845b533fe0_0 {0 1 0};
    %vpi_func/r 3 91 "$itor", v000002845b5337c0_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 91 "$display", " d_diff : %f (0x%H)", W<0,r>, v000002845b5337c0_0 {0 1 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002845b533d60_0, 0, 1;
T_14.4 ;
    %load/vec4 v000002845b5341c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_14.5, 6;
    %wait E_000002845b428e70;
    %jmp T_14.4;
T_14.5 ;
    %load/vec4 v000002845b532460_0;
    %addi 2560, 0, 16;
    %store/vec4 v000002845b532460_0, 0, 16;
    %load/vec4 v000002845b532780_0;
    %addi 2560, 0, 16;
    %store/vec4 v000002845b532780_0, 0, 16;
    %load/vec4 v000002845b533860_0;
    %addi 2560, 0, 16;
    %store/vec4 v000002845b533860_0, 0, 16;
    %load/vec4 v000002845b533720_0;
    %addi 2560, 0, 16;
    %store/vec4 v000002845b533720_0, 0, 16;
    %load/vec4 v000002845b46f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002845b46f3d0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %vpi_call/w 3 101 "$finish" {0 0 0};
    %end;
    .scope S_000002845b47cf10;
t_0 %join;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "Top_tb.v";
    "Top.v";
    "fixed_32_capped_mult.v";
    "func.v";
    "fixed_32_add_sub.v";
    "fixed_32_mult.v";
