

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Jun  2 16:42:49 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.218 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                   |                                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                              Instance                             |                          Module                         |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_77  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0  |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |grp_dense_latency_ap_ufixed_ap_fixed_config5_0_0_fu_83             |dense_latency_ap_ufixed_ap_fixed_config5_0_0             |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |call_ret1_relu_ap_fixed_ap_ufixed_6_0_5_3_0_relu_config4_s_fu_106  |relu_ap_fixed_ap_ufixed_6_0_5_3_0_relu_config4_s         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_129  |sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config7_s   |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       6|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        1|      0|    2871|   59519|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      36|    -|
|Register         |        -|      -|    1690|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      0|    4561|   59561|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      21|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+-------+------+-------+-----+
    |                              Instance                             |                          Module                         | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+-------+------+-------+-----+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_77  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0  |        0|      0|  2815|  58323|    0|
    |grp_dense_latency_ap_ufixed_ap_fixed_config5_0_0_fu_83             |dense_latency_ap_ufixed_ap_fixed_config5_0_0             |        0|      0|    43|    682|    0|
    |call_ret1_relu_ap_fixed_ap_ufixed_6_0_5_3_0_relu_config4_s_fu_106  |relu_ap_fixed_ap_ufixed_6_0_5_3_0_relu_config4_s         |        0|      0|     0|    361|    0|
    |grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_129  |sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config7_s   |        1|      0|    13|    153|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                              |                                                         |        1|      0|  2871|  59519|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+------+-----------+
    |               Name              | LUT| Input Size| Bits | Total Bits|
    +---------------------------------+----+-----------+------+-----------+
    |qinput_features_V_ap_vld_in_sig  |   9|          2|     1|          2|
    |qinput_features_V_ap_vld_preg    |   9|          2|     1|          2|
    |qinput_features_V_blk_n          |   9|          2|     1|          2|
    |qinput_features_V_in_sig         |   9|          2|  1568|       3136|
    +---------------------------------+----+-----------+------+-----------+
    |Total                            |  36|          8|  1571|       3142|
    +---------------------------------+----+-----------+------+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+------+----+------+-----------+
    |                                      Name                                      |  FF  | LUT| Bits | Const Bits|
    +--------------------------------------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                                                       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                                                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                                                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3                                                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4                                                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5                                                         |     1|   0|     1|          0|
    |grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_129_ap_start_reg  |     1|   0|     1|          0|
    |layer4_out_0_V_reg_313                                                          |     6|   0|     6|          0|
    |layer4_out_10_V_reg_363                                                         |     6|   0|     6|          0|
    |layer4_out_11_V_reg_368                                                         |     6|   0|     6|          0|
    |layer4_out_12_V_reg_373                                                         |     6|   0|     6|          0|
    |layer4_out_13_V_reg_378                                                         |     6|   0|     6|          0|
    |layer4_out_15_V_reg_383                                                         |     6|   0|     6|          0|
    |layer4_out_16_V_reg_388                                                         |     6|   0|     6|          0|
    |layer4_out_17_V_reg_393                                                         |     6|   0|     6|          0|
    |layer4_out_18_V_reg_398                                                         |     6|   0|     6|          0|
    |layer4_out_19_V_reg_403                                                         |     6|   0|     6|          0|
    |layer4_out_1_V_reg_318                                                          |     6|   0|     6|          0|
    |layer4_out_2_V_reg_323                                                          |     6|   0|     6|          0|
    |layer4_out_3_V_reg_328                                                          |     6|   0|     6|          0|
    |layer4_out_4_V_reg_333                                                          |     6|   0|     6|          0|
    |layer4_out_5_V_reg_338                                                          |     6|   0|     6|          0|
    |layer4_out_6_V_reg_343                                                          |     6|   0|     6|          0|
    |layer4_out_7_V_reg_348                                                          |     6|   0|     6|          0|
    |layer4_out_8_V_reg_353                                                          |     6|   0|     6|          0|
    |layer4_out_9_V_reg_358                                                          |     6|   0|     6|          0|
    |qinput_features_V_ap_vld_preg                                                   |     1|   0|     1|          0|
    |qinput_features_V_preg                                                          |  1568|   0|  1568|          0|
    +--------------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                           |  1690|   0|  1690|          0|
    +--------------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+------+------------+-------------------+--------------+
|ap_clk                    |  in |     1| ap_ctrl_hs |     myproject     | return value |
|ap_rst                    |  in |     1| ap_ctrl_hs |     myproject     | return value |
|ap_start                  |  in |     1| ap_ctrl_hs |     myproject     | return value |
|ap_done                   | out |     1| ap_ctrl_hs |     myproject     | return value |
|ap_idle                   | out |     1| ap_ctrl_hs |     myproject     | return value |
|ap_ready                  | out |     1| ap_ctrl_hs |     myproject     | return value |
|qinput_features_V_ap_vld  |  in |     1|   ap_vld   | qinput_features_V |    pointer   |
|qinput_features_V         |  in |  1568|   ap_vld   | qinput_features_V |    pointer   |
|layer7_out_0_V            | out |    16|   ap_vld   |   layer7_out_0_V  |    pointer   |
|layer7_out_0_V_ap_vld     | out |     1|   ap_vld   |   layer7_out_0_V  |    pointer   |
|const_size_in_1           | out |    16|   ap_vld   |  const_size_in_1  |    pointer   |
|const_size_in_1_ap_vld    | out |     1|   ap_vld   |  const_size_in_1  |    pointer   |
|const_size_out_1          | out |    16|   ap_vld   |  const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld   | out |     1|   ap_vld   |  const_size_out_1 |    pointer   |
+--------------------------+-----+------+------------+-------------------+--------------+

