v 20110115 2
C 8200 11800 1 0 0 74138-1.sym
{
T 8500 14650 5 10 0 1 0 0 1
device=74138
T 9900 14500 5 10 1 1 0 6 1
refdes=U5
T 8500 15050 5 10 0 1 0 0 1
footprint=DIP16
}
C 8200 6900 1 0 0 74138-1.sym
{
T 8500 9750 5 10 0 1 0 0 1
device=74138
T 9900 9600 5 10 1 1 0 6 1
refdes=U2
T 8500 10150 5 10 0 1 0 0 1
footprint=DIP16
}
C 3700 1000 1 0 0 74153-1.sym
{
T 4000 5250 5 10 0 1 0 0 1
device=74153
T 5400 5100 5 10 1 1 0 6 1
refdes=U3
T 4000 5450 5 10 0 1 0 0 1
footprint=DIP16
}
C 3700 5500 1 0 0 74153-1.sym
{
T 4000 9750 5 10 0 1 0 0 1
device=74153
T 5400 9600 5 10 1 1 0 6 1
refdes=U1
T 4000 9950 5 10 0 1 0 0 1
footprint=DIP16
}
C 3700 10300 1 0 0 74157-1.sym
{
T 4000 14840 5 10 0 1 0 0 1
device=74157
T 4000 14640 5 10 0 1 0 0 1
footprint=DIP16
T 5400 14500 5 10 1 1 0 6 1
refdes=U4
}
N 8200 9200 5700 9200 4
N 5700 9200 5700 8500 4
N 5700 6900 6000 6900 4
N 6000 6900 6000 8900 4
N 6000 8900 8200 8900 4
N 5700 4000 6400 4000 4
N 6400 4000 6400 8600 4
N 6400 8600 8200 8600 4
N 5700 14100 8200 14100 4
N 5700 13300 6000 13300 4
N 6000 13300 6000 13800 4
N 6000 13800 8200 13800 4
N 5700 12500 6300 12500 4
N 6300 12500 6300 13500 4
N 6300 13500 8200 13500 4
C 1800 2700 1 0 0 in-1.sym
{
T 1800 3000 5 10 0 0 0 0 1
device=INPUT
T 1200 2700 5 10 1 1 0 0 1
refdes=op2:3
}
C 1800 3000 1 0 0 in-1.sym
{
T 1800 3300 5 10 0 0 0 0 1
device=INPUT
T 1200 3000 5 10 1 1 0 0 1
refdes=op1:3
}
C 1800 3300 1 0 0 in-1.sym
{
T 1800 3600 5 10 0 0 0 0 1
device=INPUT
T 1200 3300 5 10 1 1 0 0 1
refdes=op0:3
}
C 1800 3600 1 0 0 in-1.sym
{
T 1800 3900 5 10 0 0 0 0 1
device=INPUT
T 300 3600 5 10 1 1 0 0 1
refdes=uSeqRegSelOE:3
}
C 1800 5600 1 0 0 in-1.sym
{
T 1800 5900 5 10 0 0 0 0 1
device=INPUT
T 1200 5600 5 10 1 1 0 0 1
refdes=op2:2
}
C 1800 5900 1 0 0 in-1.sym
{
T 1800 6200 5 10 0 0 0 0 1
device=INPUT
T 1200 5900 5 10 1 1 0 0 1
refdes=op1:2
}
C 1800 6200 1 0 0 in-1.sym
{
T 1800 6500 5 10 0 0 0 0 1
device=INPUT
T 1200 6200 5 10 1 1 0 0 1
refdes=op0:2
}
C 1800 6500 1 0 0 in-1.sym
{
T 1800 6800 5 10 0 0 0 0 1
device=INPUT
T 300 6500 5 10 1 1 0 0 1
refdes=uSeqRegSelOE:2
}
C 1800 7200 1 0 0 in-1.sym
{
T 1800 7500 5 10 0 0 0 0 1
device=INPUT
T 1200 7200 5 10 1 1 0 0 1
refdes=op2:1
}
C 1800 7500 1 0 0 in-1.sym
{
T 1800 7800 5 10 0 0 0 0 1
device=INPUT
T 1200 7500 5 10 1 1 0 0 1
refdes=op1:1
}
C 1800 7800 1 0 0 in-1.sym
{
T 1800 8100 5 10 0 0 0 0 1
device=INPUT
T 1200 7800 5 10 1 1 0 0 1
refdes=op0:1
}
C 1800 8100 1 0 0 in-1.sym
{
T 1800 8400 5 10 0 0 0 0 1
device=INPUT
T 300 8100 5 10 1 1 0 0 1
refdes=uSeqRegSelOE:1
}
C 1800 8800 1 0 0 in-1.sym
{
T 1800 9100 5 10 0 0 0 0 1
device=INPUT
T 500 8800 5 10 1 1 0 0 1
refdes=OESourceSel:2
}
C 1800 9100 1 0 0 in-1.sym
{
T 1800 9400 5 10 0 0 0 0 1
device=INPUT
T 500 9100 5 10 1 1 0 0 1
refdes=OESourceSel:1
}
N 3100 2400 3700 2400 4
N 2400 2800 3700 2800 4
N 2400 3100 3700 3100 4
N 2400 3400 3700 3400 4
N 2400 3700 3700 3700 4
N 3400 4000 3700 4000 4
N 2800 4400 3700 4400 4
N 3100 4700 3700 4700 4
N 2400 5700 3700 5700 4
N 2400 6000 3700 6000 4
N 2400 6300 3700 6300 4
N 2400 6600 3700 6600 4
N 3400 6900 3700 6900 4
N 2400 7300 3700 7300 4
N 2400 7600 3700 7600 4
N 2400 7900 3700 7900 4
N 2400 8200 3700 8200 4
N 3400 8500 3700 8500 4
N 2400 8900 3700 8900 4
N 2400 9200 3700 9200 4
C 1800 10800 1 0 0 in-1.sym
{
T 1800 11100 5 10 0 0 0 0 1
device=INPUT
T 600 10800 5 10 1 1 0 0 1
refdes=loadSourceSel
}
C 1800 12400 1 0 0 in-1.sym
{
T 1800 12700 5 10 0 0 0 0 1
device=INPUT
T 200 12400 5 10 1 1 0 0 1
refdes=uSeqRegSelLoad:3
}
C 1800 13200 1 0 0 in-1.sym
{
T 1800 13500 5 10 0 0 0 0 1
device=INPUT
T 200 13200 5 10 1 1 0 0 1
refdes=uSeqRegSelLoad:2
}
C 1800 14000 1 0 0 in-1.sym
{
T 1800 14300 5 10 0 0 0 0 1
device=INPUT
T 200 14000 5 10 1 1 0 0 1
refdes=uSeqRegSelLoad:1
}
C 7300 7600 1 0 0 in-1.sym
{
T 7300 7900 5 10 0 0 0 0 1
device=INPUT
T 6900 7600 5 10 1 1 0 0 1
refdes=OE
}
C 7300 12500 1 0 0 in-1.sym
{
T 7300 12800 5 10 0 0 0 0 1
device=INPUT
T 6800 12500 5 10 1 1 0 0 1
refdes=Load
}
N 7900 12000 8200 12000 4
N 7900 12300 8200 12300 4
N 7900 12600 8200 12600 4
N 7900 7100 8200 7100 4
N 7900 7400 8200 7400 4
N 7900 7700 8200 7700 4
N 2400 10900 3700 10900 4
N 2700 12100 3700 12100 4
N 2400 12500 3700 12500 4
N 2600 12900 3700 12900 4
N 2400 13300 3700 13300 4
N 2500 13700 3700 13700 4
N 2400 14100 3700 14100 4
C 10500 14000 1 0 0 out-1.sym
{
T 10500 14300 5 10 0 0 0 0 1
device=OUTPUT
T 11200 14000 5 10 1 1 0 0 1
refdes=regNotLoads:1
}
C 10500 9100 1 0 0 out-1.sym
{
T 10500 9400 5 10 0 0 0 0 1
device=OUTPUT
T 11200 9100 5 10 1 1 0 0 1
refdes=regNotOEs:1
}
C 10500 8800 1 0 0 out-1.sym
{
T 10500 9100 5 10 0 0 0 0 1
device=OUTPUT
T 11200 8800 5 10 1 1 0 0 1
refdes=regNotOEs:2
}
C 10500 8500 1 0 0 out-1.sym
{
T 10500 8800 5 10 0 0 0 0 1
device=OUTPUT
T 11200 8500 5 10 1 1 0 0 1
refdes=regNotOEs:3
}
C 10500 8200 1 0 0 out-1.sym
{
T 10500 8500 5 10 0 0 0 0 1
device=OUTPUT
T 11200 8200 5 10 1 1 0 0 1
refdes=regNotOEs:4
}
C 10500 7900 1 0 0 out-1.sym
{
T 10500 8200 5 10 0 0 0 0 1
device=OUTPUT
T 11200 7900 5 10 1 1 0 0 1
refdes=regNotOEs:5
}
C 10500 7600 1 0 0 out-1.sym
{
T 10500 7900 5 10 0 0 0 0 1
device=OUTPUT
T 11200 7600 5 10 1 1 0 0 1
refdes=regNotOEs:6
}
C 10500 7300 1 0 0 out-1.sym
{
T 10500 7600 5 10 0 0 0 0 1
device=OUTPUT
T 11200 7300 5 10 1 1 0 0 1
refdes=regNotOEs:7
}
C 10500 7000 1 0 0 out-1.sym
{
T 10500 7300 5 10 0 0 0 0 1
device=OUTPUT
T 11200 7000 5 10 1 1 0 0 1
refdes=regNotOEs:8
}
N 10500 9200 10200 9200 4
N 10500 8900 10200 8900 4
N 10500 8600 10200 8600 4
N 10500 8300 10200 8300 4
N 10500 8000 10200 8000 4
N 10500 7700 10200 7700 4
N 10500 7400 10200 7400 4
N 10500 7100 10200 7100 4
N 3400 8500 3400 2400 4
N 3100 4700 3100 9200 4
N 2800 4400 2800 8900 4
C 10500 13700 1 0 0 out-1.sym
{
T 10500 14000 5 10 0 0 0 0 1
device=OUTPUT
T 11200 13700 5 10 1 1 0 0 1
refdes=regNotLoads:2
}
C 10500 13400 1 0 0 out-1.sym
{
T 10500 13700 5 10 0 0 0 0 1
device=OUTPUT
T 11200 13400 5 10 1 1 0 0 1
refdes=regNotLoads:3
}
C 10500 13100 1 0 0 out-1.sym
{
T 10500 13400 5 10 0 0 0 0 1
device=OUTPUT
T 11200 13100 5 10 1 1 0 0 1
refdes=regNotLoads:4
}
C 10500 12800 1 0 0 out-1.sym
{
T 10500 13100 5 10 0 0 0 0 1
device=OUTPUT
T 11200 12800 5 10 1 1 0 0 1
refdes=regNotLoads:5
}
C 10500 12500 1 0 0 out-1.sym
{
T 10500 12800 5 10 0 0 0 0 1
device=OUTPUT
T 11200 12500 5 10 1 1 0 0 1
refdes=regNotLoads:6
}
C 10500 12200 1 0 0 out-1.sym
{
T 10500 12500 5 10 0 0 0 0 1
device=OUTPUT
T 11200 12200 5 10 1 1 0 0 1
refdes=regNotLoads:7
}
C 10500 11900 1 0 0 out-1.sym
{
T 10500 12200 5 10 0 0 0 0 1
device=OUTPUT
T 11200 11900 5 10 1 1 0 0 1
refdes=regNotLoads:8
}
N 10500 14100 10200 14100 4
N 10500 13800 10200 13800 4
N 10500 13500 10200 13500 4
N 10500 13200 10200 13200 4
N 10500 12900 10200 12900 4
N 10500 12600 10200 12600 4
N 10500 12300 10200 12300 4
N 10500 12000 10200 12000 4
C 7800 6500 1 0 0 gnd-1.sym
C 7800 11400 1 0 0 gnd-1.sym
N 7900 7400 7900 6800 4
N 7900 12300 7900 11700 4
C 3000 1700 1 0 0 gnd-1.sym
N 3100 2000 3100 2400 4
C 3300 9900 1 0 0 gnd-1.sym
N 3400 10200 3400 10500 4
N 3400 10500 3700 10500 4
N 2500 7900 2500 13700 4
N 2600 6300 2600 12900 4
N 2700 12100 2700 3400 4
