<stg><name>applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6</name>


<trans_list>

<trans id="131" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %s_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_idx"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %state_next_222129_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %state_next_222129

]]></Node>
<StgValue><ssdm name="state_next_222129_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:2 %sext_ln127_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %sext_ln127

]]></Node>
<StgValue><ssdm name="sext_ln127_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:3 %trunc_ln102_cast_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %trunc_ln102_cast

]]></Node>
<StgValue><ssdm name="trunc_ln102_cast_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %state_cur_223131_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %state_cur_223131

]]></Node>
<StgValue><ssdm name="state_cur_223131_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %mask_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %mask

]]></Node>
<StgValue><ssdm name="mask_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:6 %shl49_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %shl49

]]></Node>
<StgValue><ssdm name="shl49_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:7 %zext_ln128_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln128_1

]]></Node>
<StgValue><ssdm name="zext_ln128_1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="52" op_0_bw="22">
<![CDATA[
newFuncRoot:8 %sext_ln127_cast = sext i22 %sext_ln127_read

]]></Node>
<StgValue><ssdm name="sext_ln127_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="52" op_0_bw="22">
<![CDATA[
newFuncRoot:9 %trunc_ln102_cast_cast = sext i22 %trunc_ln102_cast_read

]]></Node>
<StgValue><ssdm name="trunc_ln102_cast_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="3">
<![CDATA[
newFuncRoot:10 %zext_ln128_1_cast = zext i3 %zext_ln128_1_read

]]></Node>
<StgValue><ssdm name="zext_ln128_1_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufB_im, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufB_re, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufA_im, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufA_re, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:15 %store_ln140 = store i10 0, i10 %s_idx

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %for.body48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body48:0 %s_idx_1 = load i10 %s_idx

]]></Node>
<StgValue><ssdm name="s_idx_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body48:1 %icmp_ln140 = icmp_eq  i10 %s_idx_1, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body48:2 %add_ln140 = add i10 %s_idx_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body48:3 %br_ln140 = br i1 %icmp_ln140, void %for.body48.split, void %for.inc82.exitStub

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="10">
<![CDATA[
for.body48.split:0 %zext_ln140 = zext i10 %s_idx_1

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body48.split:1 %specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln142"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body48.split:2 %speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln140"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body48.split:3 %specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="10">
<![CDATA[
for.body48.split:4 %trunc_ln141 = trunc i10 %s_idx_1

]]></Node>
<StgValue><ssdm name="trunc_ln141"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body48.split:5 %lshr_ln141 = lshr i9 %trunc_ln141, i9 %zext_ln128_1_cast

]]></Node>
<StgValue><ssdm name="lshr_ln141"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="9">
<![CDATA[
for.body48.split:6 %slice = trunc i9 %lshr_ln141

]]></Node>
<StgValue><ssdm name="slice"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body48.split:7 %icmp_ln144 = icmp_eq  i3 %slice, i3 %shl49_read

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body48.split:8 %br_ln144 = br i1 %icmp_ln144, void %for.inc78, void %if.then_ifconv

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then_ifconv:0 %s_flip = xor i9 %trunc_ln141, i9 %mask_read

]]></Node>
<StgValue><ssdm name="s_flip"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="9">
<![CDATA[
if.then_ifconv:1 %zext_ln147 = zext i9 %s_flip

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:2 %bufB_re_addr = getelementptr i32 %bufB_re, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="bufB_re_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:3 %bufB_re_load = load i9 %bufB_re_addr

]]></Node>
<StgValue><ssdm name="bufB_re_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:4 %bufB_im_addr = getelementptr i32 %bufB_im, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="bufB_im_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:5 %bufB_im_load = load i9 %bufB_im_addr

]]></Node>
<StgValue><ssdm name="bufB_im_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:6 %bufB_re_addr_1 = getelementptr i32 %bufB_re, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="bufB_re_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:7 %bufB_re_load_1 = load i9 %bufB_re_addr_1

]]></Node>
<StgValue><ssdm name="bufB_re_load_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:8 %bufB_im_addr_1 = getelementptr i32 %bufB_im, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="bufB_im_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:9 %bufB_im_load_1 = load i9 %bufB_im_addr_1

]]></Node>
<StgValue><ssdm name="bufB_im_load_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:10 %bufA_re_addr = getelementptr i32 %bufA_re, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="bufA_re_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:11 %a_re = load i9 %bufA_re_addr

]]></Node>
<StgValue><ssdm name="a_re"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:12 %bufA_im_addr = getelementptr i32 %bufA_im, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="bufA_im_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:13 %a_im = load i9 %bufA_im_addr

]]></Node>
<StgValue><ssdm name="a_im"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:14 %bufA_re_addr_1 = getelementptr i32 %bufA_re, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="bufA_re_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:15 %b_re = load i9 %bufA_re_addr_1

]]></Node>
<StgValue><ssdm name="b_re"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then_ifconv:16 %bufA_im_addr_1 = getelementptr i32 %bufA_im, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="bufA_im_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:17 %bufA_im_load_1 = load i9 %bufA_im_addr_1

]]></Node>
<StgValue><ssdm name="bufA_im_load_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0">
<![CDATA[
for.inc82.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:3 %bufB_re_load = load i9 %bufB_re_addr

]]></Node>
<StgValue><ssdm name="bufB_re_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:5 %bufB_im_load = load i9 %bufB_im_addr

]]></Node>
<StgValue><ssdm name="bufB_im_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:7 %bufB_re_load_1 = load i9 %bufB_re_addr_1

]]></Node>
<StgValue><ssdm name="bufB_re_load_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:9 %bufB_im_load_1 = load i9 %bufB_im_addr_1

]]></Node>
<StgValue><ssdm name="bufB_im_load_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:11 %a_re = load i9 %bufA_re_addr

]]></Node>
<StgValue><ssdm name="a_re"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:13 %a_im = load i9 %bufA_im_addr

]]></Node>
<StgValue><ssdm name="a_im"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:15 %b_re = load i9 %bufA_re_addr_1

]]></Node>
<StgValue><ssdm name="b_re"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_cur_223131_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="9">
<![CDATA[
if.then_ifconv:17 %bufA_im_load_1 = load i9 %bufA_im_addr_1

]]></Node>
<StgValue><ssdm name="bufA_im_load_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then_ifconv:18 %empty = select i1 %state_cur_223131_read, i32 %bufB_re_load_1, i32 %b_re

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then_ifconv:19 %empty_58 = select i1 %state_cur_223131_read, i32 %bufB_re_load, i32 %a_re

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then_ifconv:20 %empty_59 = select i1 %state_cur_223131_read, i32 %bufB_im_load, i32 %a_im

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then_ifconv:21 %b_im = select i1 %state_cur_223131_read, i32 %bufB_im_load_1, i32 %bufA_im_load_1

]]></Node>
<StgValue><ssdm name="b_im"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="52" op_0_bw="32">
<![CDATA[
if.then_ifconv:22 %sext_ln56 = sext i32 %empty_58

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:23 %mul_ln56 = mul i52 %sext_ln56, i52 %trunc_ln102_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln56"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="52" op_0_bw="32">
<![CDATA[
if.then_ifconv:24 %sext_ln56_1 = sext i32 %empty_59

]]></Node>
<StgValue><ssdm name="sext_ln56_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:26 %mul_ln56_1 = mul i52 %sext_ln56_1, i52 %trunc_ln102_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln56_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="52" op_0_bw="32">
<![CDATA[
if.then_ifconv:28 %sext_ln56_2 = sext i32 %empty

]]></Node>
<StgValue><ssdm name="sext_ln56_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="52" op_0_bw="32">
<![CDATA[
if.then_ifconv:29 %sext_ln56_3 = sext i32 %b_im

]]></Node>
<StgValue><ssdm name="sext_ln56_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:30 %mul_ln56_2 = mul i52 %sext_ln56_3, i52 %sext_ln127_cast

]]></Node>
<StgValue><ssdm name="mul_ln56_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:33 %mul_ln56_3 = mul i52 %sext_ln56_2, i52 %sext_ln127_cast

]]></Node>
<StgValue><ssdm name="mul_ln56_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="75" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:23 %mul_ln56 = mul i52 %sext_ln56, i52 %trunc_ln102_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln56"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:25 %trunc_ln5 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln56, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:26 %mul_ln56_1 = mul i52 %sext_ln56_1, i52 %trunc_ln102_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln56_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:27 %trunc_ln56_1 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln56_1, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln56_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:30 %mul_ln56_2 = mul i52 %sext_ln56_3, i52 %sext_ln127_cast

]]></Node>
<StgValue><ssdm name="mul_ln56_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:31 %sub_ln56 = sub i52 0, i52 %mul_ln56_2

]]></Node>
<StgValue><ssdm name="sub_ln56"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:32 %trunc_ln56_2 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %sub_ln56, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln56_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:33 %mul_ln56_3 = mul i52 %sext_ln56_2, i52 %sext_ln127_cast

]]></Node>
<StgValue><ssdm name="mul_ln56_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:34 %trunc_ln56_3 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln56_3, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln56_3"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:35 %sub_ln62 = sub i32 %trunc_ln5, i32 %trunc_ln56_2

]]></Node>
<StgValue><ssdm name="sub_ln62"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:36 %sub_ln62_1 = sub i32 %trunc_ln56_1, i32 %trunc_ln56_3

]]></Node>
<StgValue><ssdm name="sub_ln62_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:37 %mul_ln56_4 = mul i52 %sext_ln56_1, i52 %sext_ln127_cast

]]></Node>
<StgValue><ssdm name="mul_ln56_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:39 %mul_ln56_5 = mul i52 %sext_ln56, i52 %sext_ln127_cast

]]></Node>
<StgValue><ssdm name="mul_ln56_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:42 %mul_ln56_6 = mul i52 %sext_ln56_2, i52 %trunc_ln102_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln56_6"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:44 %mul_ln56_7 = mul i52 %sext_ln56_3, i52 %trunc_ln102_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln56_7"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_next_222129_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln151 = store i32 %sub_ln62, i9 %bufA_re_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_next_222129_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln151 = store i32 %sub_ln62_1, i9 %bufA_im_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_next_222129_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln151 = store i32 %sub_ln62, i9 %bufB_re_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_next_222129_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln151 = store i32 %sub_ln62_1, i9 %bufB_im_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="94" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:37 %mul_ln56_4 = mul i52 %sext_ln56_1, i52 %sext_ln127_cast

]]></Node>
<StgValue><ssdm name="mul_ln56_4"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:38 %trunc_ln56_4 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln56_4, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln56_4"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:39 %mul_ln56_5 = mul i52 %sext_ln56, i52 %sext_ln127_cast

]]></Node>
<StgValue><ssdm name="mul_ln56_5"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:40 %sub_ln56_1 = sub i52 0, i52 %mul_ln56_5

]]></Node>
<StgValue><ssdm name="sub_ln56_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:41 %trunc_ln56_5 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %sub_ln56_1, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln56_5"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:42 %mul_ln56_6 = mul i52 %sext_ln56_2, i52 %trunc_ln102_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln56_6"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:43 %trunc_ln56_6 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln56_6, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln56_6"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then_ifconv:44 %mul_ln56_7 = mul i52 %sext_ln56_3, i52 %trunc_ln102_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln56_7"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then_ifconv:45 %trunc_ln56_7 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln56_7, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln56_7"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:46 %add_ln59 = add i32 %trunc_ln56_4, i32 %trunc_ln56_6

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then_ifconv:47 %add_ln59_1 = add i32 %trunc_ln56_7, i32 %trunc_ln56_5

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then_ifconv:48 %br_ln151 = br i1 %state_next_222129_read, void, void

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_next_222129_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
:2 %store_ln152 = store i32 %add_ln59, i9 %bufA_re_addr_1

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_next_222129_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
:3 %store_ln152 = store i32 %add_ln59_1, i9 %bufA_im_addr_1

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_next_222129_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln152 = br void

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_next_222129_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
:2 %store_ln152 = store i32 %add_ln59, i9 %bufB_re_addr_1

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_next_222129_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
:3 %store_ln152 = store i32 %add_ln59_1, i9 %bufB_im_addr_1

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
<literal name="state_next_222129_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln152 = br void

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln153 = br void %for.inc78

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc78:0 %store_ln140 = store i10 %add_ln140, i10 %s_idx

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
for.inc78:1 %br_ln140 = br void %for.body48

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
