#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f9e360 .scope module, "testBench" "testBench" 2 2;
 .timescale 0 0;
v0000000002772ff0_0 .net "clk", 0 0, v0000000002716be0_0;  1 drivers
v0000000002773bd0_0 .net "q", 3 0, L_0000000002773090;  1 drivers
v0000000002772550_0 .net "rst", 0 0, v0000000002715ce0_0;  1 drivers
S_0000000000f9e4e0 .scope module, "aTester" "Tester" 2 11, 2 15 0, S_0000000000f9e360;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "qOut"
    .port_info 1 /OUTPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "rst"
P_0000000000f971b0 .param/l "period" 0 2 21, +C4<00000000000000000000000000000101>;
P_0000000000f971e8 .param/l "stimDelay" 0 2 22, +C4<00000000000000000000000000010100>;
v0000000002716be0_0 .var "clk", 0 0;
v0000000002716960_0 .net "qOut", 3 0, L_0000000002773090;  alias, 1 drivers
v0000000002715ce0_0 .var "rst", 0 0;
E_0000000002710d70 .event posedge, v0000000002716be0_0;
S_0000000000f96700 .scope module, "counter" "rippleDown" 2 8, 3 15 0, S_0000000000f9e360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "qOut"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v0000000002772af0_0 .net "Qbar", 3 0, L_0000000002772eb0;  1 drivers
v00000000027733b0_0 .net "clk", 0 0, v0000000002716be0_0;  alias, 1 drivers
v0000000002773e50_0 .net "qOut", 3 0, L_0000000002773090;  alias, 1 drivers
v00000000027724b0_0 .net "rst", 0 0, v0000000002715ce0_0;  alias, 1 drivers
L_0000000002773c70 .part L_0000000002772eb0, 0, 1;
L_00000000027725f0 .part L_0000000002772eb0, 1, 1;
L_00000000027734f0 .part L_0000000002773090, 0, 1;
L_0000000002772b90 .part L_0000000002772eb0, 2, 1;
L_0000000002772a50 .part L_0000000002773090, 1, 1;
L_0000000002773090 .concat8 [ 1 1 1 1], v0000000002715d80_0, v0000000002715f60_0, v0000000002716500_0, v0000000002773590_0;
L_0000000002772eb0 .concat8 [ 1 1 1 1], L_0000000002714ed0, L_0000000002713a40, L_0000000002717e70, L_0000000002713d50;
L_0000000002773310 .part L_0000000002772eb0, 3, 1;
L_0000000002773450 .part L_0000000002773090, 2, 1;
S_0000000000f96880 .scope module, "ff0" "DFlipFlop" 3 21, 3 1 0, S_0000000000f96700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0000000002714ed0 .functor NOT 1, v0000000002715d80_0, C4<0>, C4<0>, C4<0>;
v00000000027161e0_0 .net "D", 0 0, L_0000000002773c70;  1 drivers
v0000000002716aa0_0 .net "clk", 0 0, v0000000002716be0_0;  alias, 1 drivers
v0000000002715d80_0 .var "q", 0 0;
v00000000027168c0_0 .net "qBar", 0 0, L_0000000002714ed0;  1 drivers
v0000000002716820_0 .net "rst", 0 0, v0000000002715ce0_0;  alias, 1 drivers
E_0000000002710a70/0 .event negedge, v0000000002715ce0_0;
E_0000000002710a70/1 .event posedge, v0000000002716be0_0;
E_0000000002710a70 .event/or E_0000000002710a70/0, E_0000000002710a70/1;
S_0000000000f9eb90 .scope module, "ff1" "DFlipFlop" 3 22, 3 1 0, S_0000000000f96700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0000000002713a40 .functor NOT 1, v0000000002715f60_0, C4<0>, C4<0>, C4<0>;
v0000000002716460_0 .net "D", 0 0, L_00000000027725f0;  1 drivers
v0000000002715ec0_0 .net "clk", 0 0, L_00000000027734f0;  1 drivers
v0000000002715f60_0 .var "q", 0 0;
v0000000002716320_0 .net "qBar", 0 0, L_0000000002713a40;  1 drivers
v0000000002715e20_0 .net "rst", 0 0, v0000000002715ce0_0;  alias, 1 drivers
E_0000000002710cb0/0 .event negedge, v0000000002715ce0_0;
E_0000000002710cb0/1 .event posedge, v0000000002715ec0_0;
E_0000000002710cb0 .event/or E_0000000002710cb0/0, E_0000000002710cb0/1;
S_0000000000f9ed10 .scope module, "ff2" "DFlipFlop" 3 23, 3 1 0, S_0000000000f96700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0000000002717e70 .functor NOT 1, v0000000002716500_0, C4<0>, C4<0>, C4<0>;
v0000000002716000_0 .net "D", 0 0, L_0000000002772b90;  1 drivers
v00000000027163c0_0 .net "clk", 0 0, L_0000000002772a50;  1 drivers
v0000000002716500_0 .var "q", 0 0;
v0000000002773130_0 .net "qBar", 0 0, L_0000000002717e70;  1 drivers
v0000000002772050_0 .net "rst", 0 0, v0000000002715ce0_0;  alias, 1 drivers
E_00000000027104f0/0 .event negedge, v0000000002715ce0_0;
E_00000000027104f0/1 .event posedge, v00000000027163c0_0;
E_00000000027104f0 .event/or E_00000000027104f0/0, E_00000000027104f0/1;
S_0000000002773f70 .scope module, "ff3" "DFlipFlop" 3 24, 3 1 0, S_0000000000f96700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0000000002713d50 .functor NOT 1, v0000000002773590_0, C4<0>, C4<0>, C4<0>;
v0000000002772190_0 .net "D", 0 0, L_0000000002773310;  1 drivers
v00000000027722d0_0 .net "clk", 0 0, L_0000000002773450;  1 drivers
v0000000002773590_0 .var "q", 0 0;
v0000000002772c30_0 .net "qBar", 0 0, L_0000000002713d50;  1 drivers
v0000000002772410_0 .net "rst", 0 0, v0000000002715ce0_0;  alias, 1 drivers
E_0000000002710af0/0 .event negedge, v0000000002715ce0_0;
E_0000000002710af0/1 .event posedge, v00000000027722d0_0;
E_0000000002710af0 .event/or E_0000000002710af0/0, E_0000000002710af0/1;
    .scope S_0000000000f96880;
T_0 ;
    %wait E_0000000002710a70;
    %load/vec4 v0000000002716820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002715d80_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000027161e0_0;
    %store/vec4 v0000000002715d80_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f9eb90;
T_1 ;
    %wait E_0000000002710cb0;
    %load/vec4 v0000000002715e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002715f60_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002716460_0;
    %store/vec4 v0000000002715f60_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f9ed10;
T_2 ;
    %wait E_00000000027104f0;
    %load/vec4 v0000000002772050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002716500_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000002716000_0;
    %store/vec4 v0000000002716500_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002773f70;
T_3 ;
    %wait E_0000000002710af0;
    %load/vec4 v0000000002772410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002773590_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002772190_0;
    %store/vec4 v0000000002773590_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000f9e4e0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0000000002716be0_0;
    %inv;
    %store/vec4 v0000000002716be0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000f9e4e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002716be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002715ce0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000000f9e4e0;
T_6 ;
    %vpi_call 2 36 "$dumpfile", "rippleDown.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000000000f9e4e0;
T_7 ;
    %wait E_0000000002710d70;
    %vpi_call 2 42 "$monitor", $time, "qOut = %b", v0000000002716960_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002715ce0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002715ce0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002715ce0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002715ce0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %delay 100, 0;
    %vpi_call 2 53 "$stop" {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "rippleDownTop.v";
    "./rippleDown.v";
