IP Upgrade report for DE1_SoC_Computer
Sat Sep 19 13:24:12 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Failed Upgrade IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Sat Sep 19 13:24:12 2020           ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                ; DE1_SoC_Computer                            ;
; Top-level Entity Name        ; DE1_SoC_Computer                            ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                                        ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------+---------------------------------------------------------------+
; Entity Name     ; Component Name ; Version ; Original Source File                          ; Generation File Path ; New Source File ; Message                                                       ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------+---------------------------------------------------------------+
; Computer_System ; Qsys           ; 15.0    ; Computer_System/synthesis/Computer_System.qip ; Computer_System.qsys ;                 ; Error upgrading Platform Designer file "Computer_System.qsys" ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------+---------------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "Computer_System.qsys" to "Computer_System.BAK.qsys"
Info (11902): Backing up file "Computer_System/synthesis/Computer_System.v" to "Computer_System.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "Computer_System.qsys"
Info: 2020.09.19.13:19:35 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2020.09.19.13:19:35 Info: Finished upgrading the ip cores
Info: 2020.09.19.13:20:02 Info: Saving generation log to C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System
Info: 2020.09.19.13:20:02 Info: Starting: Create simulation model
Info: 2020.09.19.13:20:02 Info: qsys-generate "C:\Users\grue\Documents\Courses\ECE 643\Cornell\Univ_Computer\DE1-SoC_Computer_15_640_current\verilog\Computer_System.qsys" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="C:\Users\grue\Documents\Courses\ECE 643\Cornell\Univ_Computer\DE1-SoC_Computer_15_640_current\verilog\Computer_System\simulation" --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2020.09.19.13:20:02 Info: Loading verilog
Info: 2020.09.19.13:20:02 Info: Reading input file
Info: 2020.09.19.13:20:02 Info: Adding ARM_A9_HPS [altera_hps 18.1]
Info: 2020.09.19.13:20:02 Info: Parameterizing module ARM_A9_HPS
Info: 2020.09.19.13:20:02 Info: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Info: 2020.09.19.13:20:02 Info: Parameterizing module AV_Config
Info: 2020.09.19.13:20:02 Info: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Audio_Subsystem
Info: 2020.09.19.13:20:03 Info: Adding Expansion_JP1 [altera_avalon_pio 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Expansion_JP1
Info: 2020.09.19.13:20:03 Info: Adding Expansion_JP2 [altera_avalon_pio 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Expansion_JP2
Info: 2020.09.19.13:20:03 Info: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module F2H_Mem_Window_00000000
Info: 2020.09.19.13:20:03 Info: Adding F2H_Mem_Window_FF600000 [altera_address_span_extender 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module F2H_Mem_Window_FF600000
Info: 2020.09.19.13:20:03 Info: Adding F2H_Mem_Window_FF800000 [altera_address_span_extender 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module F2H_Mem_Window_FF800000
Info: 2020.09.19.13:20:03 Info: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module HEX3_HEX0
Info: 2020.09.19.13:20:03 Info: Adding HEX5_HEX4 [altera_avalon_pio 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module HEX5_HEX4
Info: 2020.09.19.13:20:03 Info: Adding Interval_Timer [altera_avalon_timer 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Interval_Timer
Info: 2020.09.19.13:20:03 Info: Adding Interval_Timer_2 [altera_avalon_timer 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Interval_Timer_2
Info: 2020.09.19.13:20:03 Info: Adding Interval_Timer_2nd_Core [altera_avalon_timer 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Interval_Timer_2nd_Core
Info: 2020.09.19.13:20:03 Info: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Interval_Timer_2nd_Core_2
Info: 2020.09.19.13:20:03 Info: Adding IrDA [altera_up_avalon_irda 18.0]
Info: 2020.09.19.13:20:03 Info: Parameterizing module IrDA
Info: 2020.09.19.13:20:03 Info: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module JTAG_UART
Info: 2020.09.19.13:20:03 Info: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module JTAG_UART_2nd_Core
Info: 2020.09.19.13:20:03 Info: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module JTAG_UART_for_ARM_0
Info: 2020.09.19.13:20:03 Info: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module JTAG_UART_for_ARM_1
Info: 2020.09.19.13:20:03 Info: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module JTAG_to_FPGA_Bridge
Info: 2020.09.19.13:20:03 Info: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module JTAG_to_HPS_Bridge
Info: 2020.09.19.13:20:03 Info: Adding LEDs [altera_avalon_pio 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module LEDs
Info: 2020.09.19.13:20:03 Info: Adding Nios2 [altera_nios2_gen2 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Nios2
Info: 2020.09.19.13:20:03 Info: Adding Nios2_2nd_Core [altera_nios2_gen2 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Nios2_2nd_Core
Info: 2020.09.19.13:20:03 Info: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Nios2_Floating_Point
Info: 2020.09.19.13:20:03 Info: Adding Nios2_Floating_Point_2nd_Core [altera_nios_custom_instr_floating_point 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Nios2_Floating_Point_2nd_Core
Info: 2020.09.19.13:20:03 Info: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Onchip_SRAM
Info: 2020.09.19.13:20:03 Info: Adding PS2_Port [altera_up_avalon_ps2 18.0]
Info: 2020.09.19.13:20:03 Info: Parameterizing module PS2_Port
Info: 2020.09.19.13:20:03 Info: Adding PS2_Port_Dual [altera_up_avalon_ps2 18.0]
Info: 2020.09.19.13:20:03 Info: Parameterizing module PS2_Port_Dual
Info: 2020.09.19.13:20:03 Info: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Pixel_DMA_Addr_Translation
Info: 2020.09.19.13:20:03 Info: Adding Pushbuttons [altera_avalon_pio 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Pushbuttons
Info: 2020.09.19.13:20:03 Info: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module SDRAM
Info: 2020.09.19.13:20:03 Info: Adding Slider_Switches [altera_avalon_pio 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module Slider_Switches
Info: 2020.09.19.13:20:03 Info: Adding SysID [altera_avalon_sysid_qsys 18.1]
Info: 2020.09.19.13:20:03 Info: Parameterizing module SysID
Info: 2020.09.19.13:20:03 Info: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Info: 2020.09.19.13:20:03 Info: Parameterizing module System_PLL
Info: 2020.09.19.13:20:03 Info: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Info: 2020.09.19.13:20:04 Info: Parameterizing module VGA_Subsystem
Info: 2020.09.19.13:20:04 Info: Adding Video_In_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Info: 2020.09.19.13:20:04 Info: Parameterizing module Video_In_DMA_Addr_Translation
Info: 2020.09.19.13:20:04 Info: Adding Video_In_Subsystem [Video_In_Subsystem 1.0]
Info: 2020.09.19.13:20:05 Info: Parameterizing module Video_In_Subsystem
Info: 2020.09.19.13:20:05 Info: Building connections
Info: 2020.09.19.13:20:05 Info: Parameterizing connections
Info: 2020.09.19.13:20:05 Info: Validating
Info: 2020.09.19.13:20:15 Info: Done reading input file
Info: 2020.09.19.13:20:21 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2020.09.19.13:20:21 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2020.09.19.13:20:21 Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2020.09.19.13:20:21 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: 2020.09.19.13:20:21 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: 2020.09.19.13:20:21 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2020.09.19.13:20:21 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2020.09.19.13:20:21 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: 2020.09.19.13:20:21 Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: 2020.09.19.13:20:21 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: 2020.09.19.13:20:21 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Error: 2020.09.19.13:20:21 Error: Computer_System.VGA_Subsystem.VGA_PLL: "Video In Device" (camera) "5MP Digital Camera" is out of range: "5MP Digital Camera (THDB_D5M)", "8MP Digital Camera (D8M-GPIO)"
Info: 2020.09.19.13:20:21 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Warning: 2020.09.19.13:20:21 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Warning: 2020.09.19.13:20:21 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master
Warning: 2020.09.19.13:20:21 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master
Warning: 2020.09.19.13:20:21 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master
Info: 2020.09.19.13:20:22 Info: Computer_System: Generating Computer_System "Computer_System" for SIM_VERILOG
Info: 2020.09.19.13:20:35 Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Warning: 2020.09.19.13:20:35 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2020.09.19.13:20:35 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2020.09.19.13:20:35 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2020.09.19.13:20:35 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2020.09.19.13:20:44 Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: 2020.09.19.13:20:45 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2020.09.19.13:20:45 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2020.09.19.13:20:45 Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2020.09.19.13:20:45 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2020.09.19.13:20:48 Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: 2020.09.19.13:20:48 Info: AV_Config: Starting Generation of Audio and Video Config
Info: 2020.09.19.13:20:48 Info: AV_Config: "Computer_System" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: 2020.09.19.13:20:50 Info: Audio_Subsystem: "Computer_System" instantiated Audio_Subsystem "Audio_Subsystem"
Info: 2020.09.19.13:20:50 Info: F2H_Mem_Window_00000000: "Computer_System" instantiated altera_address_span_extender "F2H_Mem_Window_00000000"
Info: 2020.09.19.13:20:50 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'
Info: 2020.09.19.13:20:50 Info: HEX3_HEX0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0004_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0004_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0004_HEX3_HEX0_gen
Info: 2020.09.19.13:20:51 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'
Info: 2020.09.19.13:20:51 Info: HEX3_HEX0: "Computer_System" instantiated altera_avalon_pio "HEX3_HEX0"
Info: 2020.09.19.13:20:51 Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'
Info: 2020.09.19.13:20:51 Info: LEDs:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0005_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0005_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0005_LEDs_gen
Info: 2020.09.19.13:20:51 Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'
Info: 2020.09.19.13:20:51 Info: LEDs: "Computer_System" instantiated altera_avalon_pio "LEDs"
Info: 2020.09.19.13:20:51 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'
Info: 2020.09.19.13:20:51 Info: Onchip_SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0006_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0006_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0006_Onchip_SRAM_gen
Info: 2020.09.19.13:20:52 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'
Info: 2020.09.19.13:20:52 Info: Onchip_SRAM: "Computer_System" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: 2020.09.19.13:20:52 Info: Pixel_DMA_Addr_Translation: "Computer_System" instantiated altera_up_avalon_video_dma_ctrl_addr_trans "Pixel_DMA_Addr_Translation"
Info: 2020.09.19.13:20:52 Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'
Info: 2020.09.19.13:20:52 Info: Pushbuttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0008_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0008_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0008_Pushbuttons_gen
Info: 2020.09.19.13:20:52 Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'
Info: 2020.09.19.13:20:52 Info: Pushbuttons: "Computer_System" instantiated altera_avalon_pio "Pushbuttons"
Info: 2020.09.19.13:20:52 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: 2020.09.19.13:20:52 Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0009_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0009_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0009_SDRAM_gen
Info: 2020.09.19.13:20:53 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: 2020.09.19.13:20:53 Info: SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: 2020.09.19.13:20:53 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'
Info: 2020.09.19.13:20:53 Info: Slider_Switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0010_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0010_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0010_Slider_Switches_gen
Info: 2020.09.19.13:20:53 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'
Info: 2020.09.19.13:20:53 Info: Slider_Switches: "Computer_System" instantiated altera_avalon_pio "Slider_Switches"
Info: 2020.09.19.13:20:53 Info: SysID: "Computer_System" instantiated altera_avalon_sysid_qsys "SysID"
Info: 2020.09.19.13:20:54 Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: 2020.09.19.13:20:56 Info: VGA_Subsystem: "Computer_System" instantiated VGA_Subsystem "VGA_Subsystem"
Info: 2020.09.19.13:20:59 Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2020.09.19.13:21:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:21:03 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:21:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:21:04 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:21:07 Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2020.09.19.13:21:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:21:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:21:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:21:14 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:21:15 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:21:15 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:21:16 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:21:16 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:21:17 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:21:22 Info: mm_interconnect_2: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2020.09.19.13:21:23 Info: mm_interconnect_3: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: 2020.09.19.13:21:23 Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: 2020.09.19.13:21:23 Info: irq_mapper_001: "Computer_System" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2020.09.19.13:21:23 Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: 2020.09.19.13:21:23 Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: 2020.09.19.13:21:24 Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: 2020.09.19.13:21:24 Info: Audio: Starting Generation of Audio Controller
Info: 2020.09.19.13:21:24 Info: Audio: "Audio_Subsystem" instantiated altera_up_avalon_audio "Audio"
Info: 2020.09.19.13:21:26 Info: Audio_PLL: "Audio_Subsystem" instantiated altera_up_avalon_audio_pll "Audio_PLL"
Info: 2020.09.19.13:21:26 Info: sys_pll: Generating simgen model
Info: 2020.09.19.13:21:44 Info: sys_pll: Simgen was successful
Info: 2020.09.19.13:21:44 Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: 2020.09.19.13:21:44 Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: 2020.09.19.13:21:44 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender
Info: 2020.09.19.13:21:44 Info: VGA_Alpha_Blender: "VGA_Subsystem" instantiated altera_up_avalon_video_alpha_blender "VGA_Alpha_Blender"
Info: 2020.09.19.13:21:44 Info: VGA_Char_Buffer: Starting Generation of Character Buffer
Info: 2020.09.19.13:21:44 Info: VGA_Char_Buffer: "VGA_Subsystem" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info: 2020.09.19.13:21:44 Info: VGA_Controller: Starting Generation of VGA Controller
Info: 2020.09.19.13:21:44 Info: VGA_Controller: "VGA_Subsystem" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: 2020.09.19.13:21:44 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: 2020.09.19.13:21:44 Info: VGA_Dual_Clock_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: 2020.09.19.13:21:45 Info: VGA_PLL: "VGA_Subsystem" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info: 2020.09.19.13:21:45 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer
Info: 2020.09.19.13:21:45 Info: VGA_Pixel_DMA: "VGA_Subsystem" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_DMA"
Info: 2020.09.19.13:21:45 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer
Info: 2020.09.19.13:21:45 Info: VGA_Pixel_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Pixel_FIFO"
Info: 2020.09.19.13:21:45 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: 2020.09.19.13:21:45 Info: VGA_Pixel_RGB_Resampler: "VGA_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: 2020.09.19.13:21:45 Info: F2H_Mem_Window_00000000_expanded_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "F2H_Mem_Window_00000000_expanded_master_translator"
Info: 2020.09.19.13:21:45 Info: F2H_Mem_Window_00000000_expanded_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "F2H_Mem_Window_00000000_expanded_master_agent"
Info: 2020.09.19.13:21:45 Info: ARM_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "ARM_A9_HPS_f2h_axi_slave_agent"
Info: 2020.09.19.13:21:45 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2020.09.19.13:21:45 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2020.09.19.13:21:45 Info: F2H_Mem_Window_00000000_expanded_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "F2H_Mem_Window_00000000_expanded_master_limiter"
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:45 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2020.09.19.13:21:45 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2020.09.19.13:21:45 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2020.09.19.13:21:45 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:45 Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter"
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:45 Info: VGA_Subsystem_char_buffer_slave_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "VGA_Subsystem_char_buffer_slave_translator"
Info: 2020.09.19.13:21:45 Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:45 Info: VGA_Subsystem_char_buffer_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "VGA_Subsystem_char_buffer_slave_agent"
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:45 Info: VGA_Subsystem_char_buffer_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "VGA_Subsystem_char_buffer_slave_agent_rsp_fifo"
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:45 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2020.09.19.13:21:45 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2020.09.19.13:21:45 Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: 2020.09.19.13:21:45 Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: 2020.09.19.13:21:45 Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
Info: 2020.09.19.13:21:45 Info: router_006: "mm_interconnect_1" instantiated altera_merlin_router "router_006"
Info: 2020.09.19.13:21:45 Info: VGA_Subsystem_char_buffer_slave_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "VGA_Subsystem_char_buffer_slave_burst_adapter"
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:45 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2020.09.19.13:21:45 Info: cmd_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2020.09.19.13:21:45 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:45 Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:45 Info: cmd_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:45 Info: cmd_mux_003: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:45 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2020.09.19.13:21:45 Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2020.09.19.13:21:45 Info: rsp_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2020.09.19.13:21:45 Info: rsp_demux_003: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: 2020.09.19.13:21:45 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:45 Info: rsp_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2020.09.19.13:21:45 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:46 Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2020.09.19.13:21:47 Info: avalon_st_adapter_001: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2020.09.19.13:21:48 Info: avalon_st_adapter_002: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: 2020.09.19.13:21:48 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2020.09.19.13:21:48 Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: 2020.09.19.13:21:48 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2020.09.19.13:21:48 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:48 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2020.09.19.13:21:48 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:48 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules
Info: 2020.09.19.13:21:48 Info: audio_pll: Generating simgen model
Info: 2020.09.19.13:22:00 Info: audio_pll: Simgen was successful
Info: 2020.09.19.13:22:00 Info: audio_pll: "Audio_PLL" instantiated altera_pll "audio_pll"
Info: 2020.09.19.13:22:00 Info: video_pll: Generating simgen model
Info: 2020.09.19.13:22:10 Info: video_pll: Simgen was successful
Info: 2020.09.19.13:22:10 Info: video_pll: "VGA_PLL" instantiated altera_pll "video_pll"
Info: 2020.09.19.13:22:10 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2020.09.19.13:22:10 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2020.09.19.13:22:10 Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: 2020.09.19.13:22:10 Info: Computer_System: Done "Computer_System" with 85 modules, 140 files
Error: 2020.09.19.13:22:11 Error: qsys-generate failed with exit code 1: 2 Errors, 15 Warnings
Info: 2020.09.19.13:22:11 Info: Finished: Create simulation model
Info: 2020.09.19.13:22:11 Info: Starting: Create Modelsim Project.
Info: 2020.09.19.13:22:11 Info: Doing: ip-make-simscript --spd=C:\Users\grue\Documents\Courses\ECE 643\Cornell\Univ_Computer\DE1-SoC_Computer_15_640_current\verilog\Computer_System\Computer_System.spd --output-directory=C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation
Info: 2020.09.19.13:22:12 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation
Info: 2020.09.19.13:22:12 Info:     mentor
Info: 2020.09.19.13:22:12 Info: Generating the following file(s) for VCS simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation
Info: 2020.09.19.13:22:12 Info:     synopsys/vcs
Info: 2020.09.19.13:22:12 Info: Generating the following file(s) for VCSMX simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation
Info: 2020.09.19.13:22:12 Info:     synopsys/vcsmx
Info: 2020.09.19.13:22:12 Info:     synopsys/vcsmx
Info: 2020.09.19.13:22:12 Info: Generating the following file(s) for NCSIM simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation
Info: 2020.09.19.13:22:12 Info:     cadence
Info: 2020.09.19.13:22:12 Info:     cadence
Info: 2020.09.19.13:22:12 Info:     cadence
Info: 2020.09.19.13:22:12 Info:     71 .cds.lib files in cadence/cds_libs
Info: 2020.09.19.13:22:12 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation
Info: 2020.09.19.13:22:12 Info:     aldec
Info: 2020.09.19.13:22:12 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation
Info: 2020.09.19.13:22:12 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2020.09.19.13:22:12 Info: Finished: Create Modelsim Project.
Info: 2020.09.19.13:22:12 Info: Starting: Create block symbol file (.bsf)
Info: 2020.09.19.13:22:12 Info: qsys-generate "C:\Users\grue\Documents\Courses\ECE 643\Cornell\Univ_Computer\DE1-SoC_Computer_15_640_current\verilog\Computer_System.qsys" --block-symbol-file --output-directory="C:\Users\grue\Documents\Courses\ECE 643\Cornell\Univ_Computer\DE1-SoC_Computer_15_640_current\verilog\Computer_System" --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2020.09.19.13:22:12 Info: Loading verilog
Info: 2020.09.19.13:22:12 Info: Reading input file
Info: 2020.09.19.13:22:12 Info: Adding ARM_A9_HPS [altera_hps 18.1]
Info: 2020.09.19.13:22:12 Info: Parameterizing module ARM_A9_HPS
Info: 2020.09.19.13:22:12 Info: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Info: 2020.09.19.13:22:12 Info: Parameterizing module AV_Config
Info: 2020.09.19.13:22:12 Info: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Audio_Subsystem
Info: 2020.09.19.13:22:13 Info: Adding Expansion_JP1 [altera_avalon_pio 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Expansion_JP1
Info: 2020.09.19.13:22:13 Info: Adding Expansion_JP2 [altera_avalon_pio 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Expansion_JP2
Info: 2020.09.19.13:22:13 Info: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module F2H_Mem_Window_00000000
Info: 2020.09.19.13:22:13 Info: Adding F2H_Mem_Window_FF600000 [altera_address_span_extender 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module F2H_Mem_Window_FF600000
Info: 2020.09.19.13:22:13 Info: Adding F2H_Mem_Window_FF800000 [altera_address_span_extender 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module F2H_Mem_Window_FF800000
Info: 2020.09.19.13:22:13 Info: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module HEX3_HEX0
Info: 2020.09.19.13:22:13 Info: Adding HEX5_HEX4 [altera_avalon_pio 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module HEX5_HEX4
Info: 2020.09.19.13:22:13 Info: Adding Interval_Timer [altera_avalon_timer 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Interval_Timer
Info: 2020.09.19.13:22:13 Info: Adding Interval_Timer_2 [altera_avalon_timer 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Interval_Timer_2
Info: 2020.09.19.13:22:13 Info: Adding Interval_Timer_2nd_Core [altera_avalon_timer 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Interval_Timer_2nd_Core
Info: 2020.09.19.13:22:13 Info: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Interval_Timer_2nd_Core_2
Info: 2020.09.19.13:22:13 Info: Adding IrDA [altera_up_avalon_irda 18.0]
Info: 2020.09.19.13:22:13 Info: Parameterizing module IrDA
Info: 2020.09.19.13:22:13 Info: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module JTAG_UART
Info: 2020.09.19.13:22:13 Info: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module JTAG_UART_2nd_Core
Info: 2020.09.19.13:22:13 Info: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module JTAG_UART_for_ARM_0
Info: 2020.09.19.13:22:13 Info: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module JTAG_UART_for_ARM_1
Info: 2020.09.19.13:22:13 Info: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module JTAG_to_FPGA_Bridge
Info: 2020.09.19.13:22:13 Info: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module JTAG_to_HPS_Bridge
Info: 2020.09.19.13:22:13 Info: Adding LEDs [altera_avalon_pio 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module LEDs
Info: 2020.09.19.13:22:13 Info: Adding Nios2 [altera_nios2_gen2 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Nios2
Info: 2020.09.19.13:22:13 Info: Adding Nios2_2nd_Core [altera_nios2_gen2 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Nios2_2nd_Core
Info: 2020.09.19.13:22:13 Info: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Nios2_Floating_Point
Info: 2020.09.19.13:22:13 Info: Adding Nios2_Floating_Point_2nd_Core [altera_nios_custom_instr_floating_point 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Nios2_Floating_Point_2nd_Core
Info: 2020.09.19.13:22:13 Info: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Onchip_SRAM
Info: 2020.09.19.13:22:13 Info: Adding PS2_Port [altera_up_avalon_ps2 18.0]
Info: 2020.09.19.13:22:13 Info: Parameterizing module PS2_Port
Info: 2020.09.19.13:22:13 Info: Adding PS2_Port_Dual [altera_up_avalon_ps2 18.0]
Info: 2020.09.19.13:22:13 Info: Parameterizing module PS2_Port_Dual
Info: 2020.09.19.13:22:13 Info: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Pixel_DMA_Addr_Translation
Info: 2020.09.19.13:22:13 Info: Adding Pushbuttons [altera_avalon_pio 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Pushbuttons
Info: 2020.09.19.13:22:13 Info: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module SDRAM
Info: 2020.09.19.13:22:13 Info: Adding Slider_Switches [altera_avalon_pio 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module Slider_Switches
Info: 2020.09.19.13:22:13 Info: Adding SysID [altera_avalon_sysid_qsys 18.1]
Info: 2020.09.19.13:22:13 Info: Parameterizing module SysID
Info: 2020.09.19.13:22:13 Info: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Info: 2020.09.19.13:22:13 Info: Parameterizing module System_PLL
Info: 2020.09.19.13:22:13 Info: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Info: 2020.09.19.13:22:14 Info: Parameterizing module VGA_Subsystem
Info: 2020.09.19.13:22:14 Info: Adding Video_In_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Info: 2020.09.19.13:22:14 Info: Parameterizing module Video_In_DMA_Addr_Translation
Info: 2020.09.19.13:22:14 Info: Adding Video_In_Subsystem [Video_In_Subsystem 1.0]
Info: 2020.09.19.13:22:15 Info: Parameterizing module Video_In_Subsystem
Info: 2020.09.19.13:22:15 Info: Building connections
Info: 2020.09.19.13:22:15 Info: Parameterizing connections
Info: 2020.09.19.13:22:15 Info: Validating
Info: 2020.09.19.13:22:24 Info: Done reading input file
Info: 2020.09.19.13:22:29 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2020.09.19.13:22:29 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2020.09.19.13:22:29 Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2020.09.19.13:22:29 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: 2020.09.19.13:22:29 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: 2020.09.19.13:22:29 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2020.09.19.13:22:29 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2020.09.19.13:22:29 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: 2020.09.19.13:22:29 Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: 2020.09.19.13:22:29 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: 2020.09.19.13:22:29 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Error: 2020.09.19.13:22:29 Error: Computer_System.VGA_Subsystem.VGA_PLL: "Video In Device" (camera) "5MP Digital Camera" is out of range: "5MP Digital Camera (THDB_D5M)", "8MP Digital Camera (D8M-GPIO)"
Info: 2020.09.19.13:22:29 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Warning: 2020.09.19.13:22:29 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Warning: 2020.09.19.13:22:29 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master
Warning: 2020.09.19.13:22:29 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master
Warning: 2020.09.19.13:22:29 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master
Info: 2020.09.19.13:22:29 Info: qsys-generate succeeded.
Info: 2020.09.19.13:22:29 Info: Finished: Create block symbol file (.bsf)
Info: 2020.09.19.13:22:29 Info:
Info: 2020.09.19.13:22:29 Info: Starting: Create HDL design files for synthesis
Info: 2020.09.19.13:22:29 Info: qsys-generate "C:\Users\grue\Documents\Courses\ECE 643\Cornell\Univ_Computer\DE1-SoC_Computer_15_640_current\verilog\Computer_System.qsys" --synthesis=VERILOG --output-directory="C:\Users\grue\Documents\Courses\ECE 643\Cornell\Univ_Computer\DE1-SoC_Computer_15_640_current\verilog\Computer_System\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2020.09.19.13:22:29 Info: Loading verilog
Info: 2020.09.19.13:22:30 Info: Reading input file
Info: 2020.09.19.13:22:30 Info: Adding ARM_A9_HPS [altera_hps 18.1]
Info: 2020.09.19.13:22:30 Info: Parameterizing module ARM_A9_HPS
Info: 2020.09.19.13:22:30 Info: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Info: 2020.09.19.13:22:30 Info: Parameterizing module AV_Config
Info: 2020.09.19.13:22:30 Info: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Audio_Subsystem
Info: 2020.09.19.13:22:31 Info: Adding Expansion_JP1 [altera_avalon_pio 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Expansion_JP1
Info: 2020.09.19.13:22:31 Info: Adding Expansion_JP2 [altera_avalon_pio 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Expansion_JP2
Info: 2020.09.19.13:22:31 Info: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module F2H_Mem_Window_00000000
Info: 2020.09.19.13:22:31 Info: Adding F2H_Mem_Window_FF600000 [altera_address_span_extender 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module F2H_Mem_Window_FF600000
Info: 2020.09.19.13:22:31 Info: Adding F2H_Mem_Window_FF800000 [altera_address_span_extender 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module F2H_Mem_Window_FF800000
Info: 2020.09.19.13:22:31 Info: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module HEX3_HEX0
Info: 2020.09.19.13:22:31 Info: Adding HEX5_HEX4 [altera_avalon_pio 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module HEX5_HEX4
Info: 2020.09.19.13:22:31 Info: Adding Interval_Timer [altera_avalon_timer 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Interval_Timer
Info: 2020.09.19.13:22:31 Info: Adding Interval_Timer_2 [altera_avalon_timer 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Interval_Timer_2
Info: 2020.09.19.13:22:31 Info: Adding Interval_Timer_2nd_Core [altera_avalon_timer 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Interval_Timer_2nd_Core
Info: 2020.09.19.13:22:31 Info: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Interval_Timer_2nd_Core_2
Info: 2020.09.19.13:22:31 Info: Adding IrDA [altera_up_avalon_irda 18.0]
Info: 2020.09.19.13:22:31 Info: Parameterizing module IrDA
Info: 2020.09.19.13:22:31 Info: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module JTAG_UART
Info: 2020.09.19.13:22:31 Info: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module JTAG_UART_2nd_Core
Info: 2020.09.19.13:22:31 Info: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module JTAG_UART_for_ARM_0
Info: 2020.09.19.13:22:31 Info: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module JTAG_UART_for_ARM_1
Info: 2020.09.19.13:22:31 Info: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module JTAG_to_FPGA_Bridge
Info: 2020.09.19.13:22:31 Info: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module JTAG_to_HPS_Bridge
Info: 2020.09.19.13:22:31 Info: Adding LEDs [altera_avalon_pio 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module LEDs
Info: 2020.09.19.13:22:31 Info: Adding Nios2 [altera_nios2_gen2 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Nios2
Info: 2020.09.19.13:22:31 Info: Adding Nios2_2nd_Core [altera_nios2_gen2 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Nios2_2nd_Core
Info: 2020.09.19.13:22:31 Info: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Nios2_Floating_Point
Info: 2020.09.19.13:22:31 Info: Adding Nios2_Floating_Point_2nd_Core [altera_nios_custom_instr_floating_point 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Nios2_Floating_Point_2nd_Core
Info: 2020.09.19.13:22:31 Info: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Onchip_SRAM
Info: 2020.09.19.13:22:31 Info: Adding PS2_Port [altera_up_avalon_ps2 18.0]
Info: 2020.09.19.13:22:31 Info: Parameterizing module PS2_Port
Info: 2020.09.19.13:22:31 Info: Adding PS2_Port_Dual [altera_up_avalon_ps2 18.0]
Info: 2020.09.19.13:22:31 Info: Parameterizing module PS2_Port_Dual
Info: 2020.09.19.13:22:31 Info: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Pixel_DMA_Addr_Translation
Info: 2020.09.19.13:22:31 Info: Adding Pushbuttons [altera_avalon_pio 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Pushbuttons
Info: 2020.09.19.13:22:31 Info: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module SDRAM
Info: 2020.09.19.13:22:31 Info: Adding Slider_Switches [altera_avalon_pio 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module Slider_Switches
Info: 2020.09.19.13:22:31 Info: Adding SysID [altera_avalon_sysid_qsys 18.1]
Info: 2020.09.19.13:22:31 Info: Parameterizing module SysID
Info: 2020.09.19.13:22:31 Info: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Info: 2020.09.19.13:22:31 Info: Parameterizing module System_PLL
Info: 2020.09.19.13:22:31 Info: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Info: 2020.09.19.13:22:32 Info: Parameterizing module VGA_Subsystem
Info: 2020.09.19.13:22:32 Info: Adding Video_In_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Info: 2020.09.19.13:22:32 Info: Parameterizing module Video_In_DMA_Addr_Translation
Info: 2020.09.19.13:22:32 Info: Adding Video_In_Subsystem [Video_In_Subsystem 1.0]
Info: 2020.09.19.13:22:33 Info: Parameterizing module Video_In_Subsystem
Info: 2020.09.19.13:22:33 Info: Building connections
Info: 2020.09.19.13:22:33 Info: Parameterizing connections
Info: 2020.09.19.13:22:33 Info: Validating
Info: 2020.09.19.13:22:41 Info: Done reading input file
Info: 2020.09.19.13:22:47 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Warning: 2020.09.19.13:22:47 Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2020.09.19.13:22:47 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: 2020.09.19.13:22:47 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: 2020.09.19.13:22:47 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2020.09.19.13:22:47 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2020.09.19.13:22:47 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
2020.09.19.13:22:47 Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: 2020.09.19.13:22:47 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Error: 2020.09.19.13:22:47 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
2020.09.19.13:22:47 Error: Computer_System.VGA_Subsystem.VGA_PLL: "Video In Device" (camera) "5MP Digital Camera" is out of range: "5MP Digital Camera (THDB_D5M)", "8MP Digital Camera (D8M-GPIO)"
Info: 2020.09.19.13:22:47 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Warning: 2020.09.19.13:22:47 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Warning: 2020.09.19.13:22:47 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master
Warning: 2020.09.19.13:22:47 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master
Warning: 2020.09.19.13:22:47 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master
Info: 2020.09.19.13:22:48 Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Info: 2020.09.19.13:22:58 Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Warning: 2020.09.19.13:22:59 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2020.09.19.13:22:59 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2020.09.19.13:22:59 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2020.09.19.13:22:59 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2020.09.19.13:23:07 Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: 2020.09.19.13:23:07 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2020.09.19.13:23:08 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2020.09.19.13:23:08 Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2020.09.19.13:23:08 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2020.09.19.13:23:10 Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: 2020.09.19.13:23:10 Info: AV_Config: Starting Generation of Audio and Video Config
Info: 2020.09.19.13:23:11 Info: AV_Config: "Computer_System" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: 2020.09.19.13:23:13 Info: Audio_Subsystem: "Computer_System" instantiated Audio_Subsystem "Audio_Subsystem"
Info: 2020.09.19.13:23:13 Info: F2H_Mem_Window_00000000: "Computer_System" instantiated altera_address_span_extender "F2H_Mem_Window_00000000"
Info: 2020.09.19.13:23:13 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'
Info: 2020.09.19.13:23:13 Info: HEX3_HEX0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0075_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0075_HEX3_HEX0_gen/
Info: 2020.09.19.13:23:13 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'
Info: 2020.09.19.13:23:13 Info: HEX3_HEX0: "Computer_System" instantiated altera_avalon_pio "HEX3_HEX0"
Info: 2020.09.19.13:23:13 Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'
Info: 2020.09.19.13:23:13 Info: LEDs:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0076_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0076_LEDs_gen/
Info: 2020.09.19.13:23:13 Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'
Info: 2020.09.19.13:23:13 Info: LEDs: "Computer_System" instantiated altera_avalon_pio "LEDs"
Info: 2020.09.19.13:23:13 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'
Info: 2020.09.19.13:23:13 Info: Onchip_SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0077_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0077_Onchip_SRAM_gen/
Info: 2020.09.19.13:23:14 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'
Info: 2020.09.19.13:23:14 Info: Onchip_SRAM: "Computer_System" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: 2020.09.19.13:23:14 Info: Pixel_DMA_Addr_Translation: "Computer_System" instantiated altera_up_avalon_video_dma_ctrl_addr_trans "Pixel_DMA_Addr_Translation"
Info: 2020.09.19.13:23:14 Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'
Info: 2020.09.19.13:23:14 Info: Pushbuttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0079_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0079_Pushbuttons_gen/
Info: 2020.09.19.13:23:14 Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'
Info: 2020.09.19.13:23:14 Info: Pushbuttons: "Computer_System" instantiated altera_avalon_pio "Pushbuttons"
Info: 2020.09.19.13:23:14 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: 2020.09.19.13:23:14 Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0080_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0080_SDRAM_gen/
Info: 2020.09.19.13:23:14 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: 2020.09.19.13:23:14 Info: SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: 2020.09.19.13:23:14 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'
Info: 2020.09.19.13:23:14 Info: Slider_Switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0081_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt8524_4831262472104463488.dir/0081_Slider_Switches_gen/
Info: 2020.09.19.13:23:15 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'
Info: 2020.09.19.13:23:15 Info: Slider_Switches: "Computer_System" instantiated altera_avalon_pio "Slider_Switches"
Info: 2020.09.19.13:23:15 Info: SysID: "Computer_System" instantiated altera_avalon_sysid_qsys "SysID"
Info: 2020.09.19.13:23:16 Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: 2020.09.19.13:23:18 Info: VGA_Subsystem: "Computer_System" instantiated VGA_Subsystem "VGA_Subsystem"
Info: 2020.09.19.13:23:20 Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2020.09.19.13:23:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:23:25 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:23:25 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:23:26 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:23:28 Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2020.09.19.13:23:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:23:35 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:23:35 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:23:36 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:23:36 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:23:36 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:23:37 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:23:37 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:23:38 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2020.09.19.13:23:43 Info: mm_interconnect_2: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2020.09.19.13:23:44 Info: mm_interconnect_3: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: 2020.09.19.13:23:44 Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: 2020.09.19.13:23:44 Info: irq_mapper_001: "Computer_System" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2020.09.19.13:23:44 Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: 2020.09.19.13:23:44 Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: 2020.09.19.13:23:45 Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: 2020.09.19.13:23:45 Info: Audio: Starting Generation of Audio Controller
Info: 2020.09.19.13:23:45 Info: Audio: "Audio_Subsystem" instantiated altera_up_avalon_audio "Audio"
Info: 2020.09.19.13:23:47 Info: Audio_PLL: "Audio_Subsystem" instantiated altera_up_avalon_audio_pll "Audio_PLL"
Info: 2020.09.19.13:23:47 Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: 2020.09.19.13:23:47 Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: 2020.09.19.13:23:47 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender
Info: 2020.09.19.13:23:47 Info: VGA_Alpha_Blender: "VGA_Subsystem" instantiated altera_up_avalon_video_alpha_blender "VGA_Alpha_Blender"
Info: 2020.09.19.13:23:47 Info: VGA_Char_Buffer: Starting Generation of Character Buffer
Info: 2020.09.19.13:23:47 Info: VGA_Char_Buffer: "VGA_Subsystem" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info: 2020.09.19.13:23:47 Info: VGA_Controller: Starting Generation of VGA Controller
Info: 2020.09.19.13:23:47 Info: VGA_Controller: "VGA_Subsystem" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: 2020.09.19.13:23:47 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: 2020.09.19.13:23:47 Info: VGA_Dual_Clock_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: 2020.09.19.13:23:48 Info: VGA_PLL: "VGA_Subsystem" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info: 2020.09.19.13:23:48 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer
Info: 2020.09.19.13:23:48 Info: VGA_Pixel_DMA: "VGA_Subsystem" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_DMA"
Info: 2020.09.19.13:23:48 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer
Info: 2020.09.19.13:23:48 Info: VGA_Pixel_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Pixel_FIFO"
Info: 2020.09.19.13:23:48 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: 2020.09.19.13:23:48 Info: VGA_Pixel_RGB_Resampler: "VGA_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: 2020.09.19.13:23:48 Info: F2H_Mem_Window_00000000_expanded_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "F2H_Mem_Window_00000000_expanded_master_translator"
Info: 2020.09.19.13:23:48 Info: F2H_Mem_Window_00000000_expanded_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "F2H_Mem_Window_00000000_expanded_master_agent"
Info: 2020.09.19.13:23:48 Info: ARM_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "ARM_A9_HPS_f2h_axi_slave_agent"
Info: 2020.09.19.13:23:48 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2020.09.19.13:23:48 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2020.09.19.13:23:48 Info: F2H_Mem_Window_00000000_expanded_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "F2H_Mem_Window_00000000_expanded_master_limiter"
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:48 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2020.09.19.13:23:48 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2020.09.19.13:23:48 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2020.09.19.13:23:48 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:48 Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter"
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:48 Info: VGA_Subsystem_char_buffer_slave_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "VGA_Subsystem_char_buffer_slave_translator"
Info: 2020.09.19.13:23:48 Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:48 Info: VGA_Subsystem_char_buffer_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "VGA_Subsystem_char_buffer_slave_agent"
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:48 Info: VGA_Subsystem_char_buffer_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "VGA_Subsystem_char_buffer_slave_agent_rsp_fifo"
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:48 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2020.09.19.13:23:48 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2020.09.19.13:23:48 Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: 2020.09.19.13:23:48 Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: 2020.09.19.13:23:48 Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
Info: 2020.09.19.13:23:48 Info: router_006: "mm_interconnect_1" instantiated altera_merlin_router "router_006"
Info: 2020.09.19.13:23:48 Info: VGA_Subsystem_char_buffer_slave_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "VGA_Subsystem_char_buffer_slave_burst_adapter"
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:48 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2020.09.19.13:23:48 Info: cmd_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2020.09.19.13:23:48 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:48 Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:48 Info: cmd_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:48 Info: cmd_mux_003: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:48 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2020.09.19.13:23:48 Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2020.09.19.13:23:48 Info: rsp_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2020.09.19.13:23:48 Info: rsp_demux_003: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: 2020.09.19.13:23:48 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:48 Info: rsp_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2020.09.19.13:23:48 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:49 Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2020.09.19.13:23:50 Info: avalon_st_adapter_001: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2020.09.19.13:23:51 Info: avalon_st_adapter_002: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: 2020.09.19.13:23:51 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2020.09.19.13:23:51 Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: 2020.09.19.13:23:51 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2020.09.19.13:23:51 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2020.09.19.13:23:51 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:23:51 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2020.09.19.13:23:51 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2020.09.19.13:23:51 Info: Reusing file C:/Users/grue/Documents/Courses/ECE 643/Cornell/Univ_Computer/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules
Info: 2020.09.19.13:24:11 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2020.09.19.13:24:11 Info: audio_pll: "Audio_PLL" instantiated altera_pll "audio_pll"
Info: 2020.09.19.13:24:11 Info: video_pll: "VGA_PLL" instantiated altera_pll "video_pll"
Info: 2020.09.19.13:24:11 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2020.09.19.13:24:11 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2020.09.19.13:24:11 Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: 2020.09.19.13:24:11 Info: Computer_System: Done "Computer_System" with 85 modules, 173 files
Error: 2020.09.19.13:24:12 Error: qsys-generate failed with exit code 1: 2 Errors, 15 Warnings
Info: 2020.09.19.13:24:12 Info: Finished: Create HDL design files for synthesis
Info (11904): Restoring file "Computer_System.BAK.qsys" to "Computer_System.qsys"
Error (14923): Error upgrading Platform Designer file "Computer_System.qsys"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "Computer_System.qsys" in Platform Designer
Error (23031): Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 11 errors, 38 warnings
    Error: Peak virtual memory: 4869 megabytes
    Error: Processing ended: Sat Sep 19 13:24:30 2020
    Error: Elapsed time: 00:05:36
    Error: Total CPU time (on all processors): 00:04:59


