# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1010 3.2e-05 512 235 230 475136 36.9431 13.3428 69.4273 418.01 537.971 538.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 880 0.000512 2048 100 670 34624 3.46941 42.0066 104.829 150.348 150.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 670 3.2e-05 1024 240 840 311296 104.197 26.85 339.109 835.677 1306.08 1306.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1760 0.000256 2048 410 10210 68992 5.83155 7.06403 1322.21 209.497 1544.68 1544.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 390 0.000128 4096 155 7320 7168 90.5276 28.3216 251.113 856.551 1226.7 1226.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1770 6.4e-05 4096 300 2370 286592 46.3277 55.581 3011.68 1676.74 4790.41 4790.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 3.2e-05 1024 350 390 495616 65.1234 26.964 485.192 835.761 1413.26 1413.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 750 3.2e-05 2048 180 2110 452608 130.046 56.0844 2493.76 1680.52 4360.61 4360.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1900 0.000512 4096 350 3710 35520 6.60496 465.766 209.533 681.946 682.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1350 6.4e-05 512 370 220 249856 16.0476 6.70995 35.7995 211.429 270.204 270.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1010 3.2e-05 512 235 230 470016 36.6915 13.2276 78.4553 414.184 542.793 542.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 880 0.000512 2048 100 670 34632 3.47347 47.9284 104.771 156.214 156.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 670 3.2e-05 1024 240 840 304128 104.392 26.6021 380.511 828.016 1339.77 1339.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1760 0.000256 2048 410 10210 68976 5.85734 7.0512 1613.59 209.579 1836.15 1836.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 390 0.000128 4096 155 7320 6912 91.0498 28.3791 286.91 834.557 1241.07 1241.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1770 6.4e-05 4096 300 2370 286560 46.4609 55.7167 3412.98 1675.26 5190.49 5190.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 3.2e-05 1024 350 390 497664 64.6356 26.872 289.71 834.313 1215.74 1215.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 750 3.2e-05 2048 180 2110 451584 130.357 56.1265 2875.78 1674.32 4736.78 4736.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1900 0.000512 4096 350 3710 35496 6.6089 565.502 209.254 781.407 781.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1350 6.4e-05 512 370 220 248832 15.9332 6.65888 40.9488 207.173 270.923 271.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1010 3.2e-05 512 235 230 481280 36.4966 13.3898 83.866 419.004 553 553.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 880 0.000512 2048 100 670 34640 3.48333 50.0695 104.819 158.414 158.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 670 3.2e-05 1024 240 840 317440 103.514 26.9188 414.415 837.665 1382.76 1382.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1760 0.000256 2048 410 10210 68960 5.83018 7.03078 1672.73 209.265 1894.93 1895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 390 0.000128 4096 155 7320 7680 90.7588 28.3812 330.55 837.96 1287.82 1287.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1770 6.4e-05 4096 300 2370 286560 46.2942 55.6626 3559.5 1676.36 5337.88 5337.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 3.2e-05 1024 350 390 496640 65.173 26.919 302.088 841.856 1236.25 1236.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 750 3.2e-05 2048 180 2110 450560 130.225 56.1234 2996.01 1675.09 4857.63 4857.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1900 0.000512 4096 350 3710 35520 6.60243 587.995 209.434 804.073 804.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1350 6.4e-05 512 370 220 250880 16.0981 6.71744 43.0521 209.591 275.667 275.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1010 3.2e-05 512 235 230 466944 36.4999 13.1439 76.2851 412.249 538.429 538.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 880 0.000512 2048 100 670 34560 3.47546 46.6345 104.671 154.824 154.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 670 3.2e-05 1024 240 840 307200 103.061 26.54 374.026 824.143 1328.02 1328.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1760 0.000256 2048 410 10210 68928 5.82118 7.0392 1570.6 209.438 1792.97 1793.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 390 0.000128 4096 155 7320 6144 90.6714 28.2868 245.711 832.793 1197.64 1197.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1770 6.4e-05 4096 300 2370 286656 46.2012 55.5807 3316.33 1676.06 5094.26 5094.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 3.2e-05 1024 350 390 491520 64.9032 26.7264 279.469 832.463 1203.78 1203.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 750 3.2e-05 2048 180 2110 451584 129.692 55.9596 2799.69 1672.84 4658.38 4658.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1900 0.000512 4096 350 3710 35520 6.61571 548.154 209.563 764.377 764.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1350 6.4e-05 512 370 220 245760 15.9108 6.61517 39.6505 206.214 268.606 268.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1010 3.2e-05 512 235 230 460800 37.2264 13.178 76.2156 412.583 539.447 539.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 880 0.000512 2048 100 670 34600 3.48602 47.4397 104.875 155.846 155.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 670 3.2e-05 1024 240 840 307200 103.221 26.5129 379.231 824.887 1334.09 1334.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1760 0.000256 2048 410 10210 69000 5.85946 7.05462 1573.28 209.754 1796.02 1796.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 390 0.000128 4096 155 7320 6400 91.0037 28.3982 259.175 833.86 1212.61 1212.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1770 6.4e-05 4096 300 2370 286600 46.5105 55.7342 3348.89 1677.54 5128.75 5128.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 3.2e-05 1024 350 390 492800 65.0238 26.8124 282.96 833.49 1208.5 1208.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 750 3.2e-05 2048 180 2110 451200 130.289 56.2134 2824.96 1678.88 4690.53 4690.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1900 0.000512 4096 350 3710 35500 6.61203 552.186 209.654 768.494 768.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1350 6.4e-05 512 370 220 243200 16.1334 6.63443 39.722 206.39 269.09 269.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1010 3.2e-05 512 235 230 473088 36.1998 13.2041 81.1592 413.517 544.333 544.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 880 0.000512 2048 100 670 34608 3.48256 48.925 104.809 157.261 157.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 670 3.2e-05 1024 240 840 301056 104.49 26.541 382.886 826.687 1340.85 1341.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1760 0.000256 2048 410 10210 68992 5.84294 7.05203 1614.33 209.419 1836.72 1836.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 390 0.000128 4096 155 7320 7168 90.9156 28.3544 297.61 837.347 1254.4 1254.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1770 6.4e-05 4096 300 2370 286496 46.2881 55.6609 3419.49 1674.98 5196.49 5196.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 3.2e-05 1024 350 390 494592 65.2893 26.8943 291.779 836.447 1220.63 1220.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 750 3.2e-05 2048 180 2110 451584 129.717 56.098 2892.88 1674.49 4753.37 4753.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1900 0.000512 4096 350 3710 35504 6.62118 564.352 209.506 780.522 780.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1350 6.4e-05 512 370 220 243712 16.1669 6.63757 40.9118 206.856 270.785 270.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1010 3.2e-05 512 235 230 460800 37.2228 13.1724 79.1068 412.256 542.004 542.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 880 0.000512 2048 100 670 34560 3.47136 48.9656 104.733 157.214 157.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 670 3.2e-05 1024 240 840 307200 103.299 26.4969 390.792 824.161 1345 1345.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1760 0.000256 2048 410 10210 68880 5.8529 7.0495 1622.47 209.627 1845.08 1845.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 390 0.000128 4096 155 7320 5760 91.3352 28.3703 238.623 834.904 1193.41 1193.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1770 6.4e-05 4096 300 2370 286560 46.4148 55.6998 3449 1675.39 5226.58 5226.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 3.2e-05 1024 350 390 491520 65.623 27.0356 291.027 834.546 1218.45 1218.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 750 3.2e-05 2048 180 2110 449280 130.059 55.9683 2902.96 1668.68 4757.87 4758.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1900 0.000512 4096 350 3710 35400 6.60048 568.652 209.044 784.34 784.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1350 6.4e-05 512 370 220 245760 15.9637 6.62733 41.6311 206.232 270.671 270.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1010 3.2e-05 512 235 230 475136 36.9584 13.3474 79.0303 418.15 547.729 547.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 880 0.000512 2048 100 670 34560 3.46726 47.3088 104.857 155.675 155.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 670 3.2e-05 1024 240 840 311296 104.101 26.8303 383.627 835.953 1350.76 1350.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1760 0.000256 2048 410 10210 68864 5.82454 7.02259 1562.73 209.38 1785.03 1785.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 390 0.000128 4096 155 7320 6144 90.8234 28.3352 245.078 836.429 1200.84 1200.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1770 6.4e-05 4096 300 2370 286464 46.2384 55.5804 3334.11 1678.63 5114.64 5114.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 3.2e-05 1024 350 390 491520 65.573 26.8185 281.661 836.108 1210.38 1210.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 750 3.2e-05 2048 180 2110 450560 129.72 55.8767 2812.51 1671.67 4669.97 4670.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1900 0.000512 4096 350 3710 35456 6.61683 550.33 209.593 766.584 766.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1350 6.4e-05 512 370 220 245760 16.3783 6.70493 40.2597 209.184 272.736 272.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1010 3.2e-05 512 235 230 466944 36.5444 13.14 78.3969 412.264 540.59 540.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 880 0.000512 2048 100 670 34368 3.46733 47.5099 104.404 155.423 155.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 670 3.2e-05 1024 240 840 294912 104.911 26.4376 366.297 824.17 1322.05 1322.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1760 0.000256 2048 410 10210 68352 5.80326 7.00429 1585.26 208.642 1806.79 1806.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 390 0.000128 4096 155 7320 3072 90.9608 28.2218 121.674 824.943 1065.98 1066.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1770 6.4e-05 4096 300 2370 286464 46.2704 55.6012 3368.53 1675.35 5145.82 5145.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 3.2e-05 1024 350 390 479232 65.5633 26.4328 276.802 824.342 1193.35 1193.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 750 3.2e-05 2048 180 2110 448512 129.334 55.699 2821.44 1669.19 4675.84 4675.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1900 0.000512 4096 350 3710 35328 6.60003 557.902 209.021 773.566 773.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1350 6.4e-05 512 370 220 245760 15.916 6.61094 40.5821 208.591 271.909 272.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1010 3.2e-05 512 235 230 460800 37.2163 13.1667 83.0982 412.211 545.942 546.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 880 0.000512 2048 100 670 34400 3.46496 50.9759 104.493 158.976 159.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 670 3.2e-05 1024 240 840 307200 103.191 26.4967 408.189 824.068 1362.19 1362.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1760 0.000256 2048 410 10210 68400 5.82272 7.02758 1710.32 208.716 1931.97 1932.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 390 0.000128 4096 155 7320 3200 91.3005 28.2889 138.054 824.821 1082.64 1082.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1770 6.4e-05 4096 300 2370 286000 46.3863 55.7164 3567.38 1674.81 5344.38 5344.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 3.2e-05 1024 350 390 486400 64.469 26.5032 300.465 824.229 1215.88 1216.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 750 3.2e-05 2048 180 2110 448000 129.717 55.9084 3009.91 1665.03 4860.75 4860.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1900 0.000512 4096 350 3710 35400 6.61629 598.133 209.422 814.214 814.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1350 6.4e-05 512 370 220 243200 16.1274 6.63101 43.0962 206.224 272.288 272.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1010 3.2e-05 512 235 230 458752 38.334 13.3441 97.4345 418.154 567.511 567.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 880 0.000512 2048 100 670 34304 3.46125 59.7808 104.486 167.77 167.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 670 3.2e-05 1024 240 840 294912 107.127 26.8308 461.083 835.945 1431.22 1431.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1760 0.000256 2048 410 10210 68608 5.82246 7.03542 1963.37 209.674 2185.97 2186.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 390 0.000128 4096 155 7320 4096 91.5604 28.3225 196.882 837.036 1153.97 1154.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1770 6.4e-05 4096 300 2370 285696 46.2227 55.5943 4178.19 1675.05 5955.14 5955.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 3.2e-05 1024 350 390 491520 65.5719 26.8247 356.264 835.93 1284.81 1284.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 750 3.2e-05 2048 180 2110 450560 129.415 55.9514 3530.22 1687.83 5403.61 5403.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1900 0.000512 4096 350 3710 35328 6.61146 687.989 209.544 904.189 904.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1350 6.4e-05 512 370 220 245760 16.3943 6.7072 50.9523 209.222 283.483 283.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1010 3.2e-05 512 235 240 479232 36.4651 13.3411 135.418 417.685 603.156 603.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 880 0.000512 2048 100 675 34656 3.48979 78.9017 104.841 187.276 187.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 670 3.2e-05 1024 240 840 311296 104.124 26.8183 333.362 835.013 1299.56 1299.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1760 0.000256 2048 410 10215 69120 5.85434 7.04365 1366.84 209.616 1589.43 1589.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 390 0.000128 4096 155 7320 7680 90.5494 28.3286 270.055 838.074 1227.17 1227.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1770 6.4e-05 4096 300 2370 286656 46.3781 55.5937 5186.6 1676.08 6964.73 6964.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1280 3.2e-05 1024 350 390 501760 64.7681 26.9293 493.083 842.721 1427.72 1427.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 750 3.2e-05 2048 180 2115 451584 130.066 55.9908 2461.34 1675.29 4322.88 4323.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1900 0.000512 4096 350 3720 35584 6.62118 482.712 209.603 698.979 699.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1350 6.4e-05 512 370 225 245760 16.4611 6.71149 65.0735 209.058 297.514 297.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1010 3.2e-05 512 235 240 481280 36.6103 13.4024 128.759 419.469 598.488 598.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 880 0.000512 2048 100 675 34640 3.48566 41.0932 104.92 149.542 149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 670 3.2e-05 1024 240 840 312320 104.65 26.943 338.793 838.582 1309.21 1309.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1760 0.000256 2048 410 10215 69120 5.86138 7.1209 1384.24 209.828 1607.13 1607.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 390 0.000128 4096 155 7320 7680 90.9538 28.3917 273.024 838.774 1231.3 1231.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1770 6.4e-05 4096 300 2370 286640 46.5019 55.7098 2956.08 1677.42 4735.79 4735.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1280 3.2e-05 1024 350 390 501760 64.8583 26.9448 508.101 838.652 1438.77 1438.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 750 3.2e-05 2048 180 2115 451840 130.555 56.2688 2491.95 1680.94 4359.91 4360.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1900 0.000512 4096 350 3720 35560 6.61533 487.836 209.715 704.228 704.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1350 6.4e-05 512 370 225 248320 16.3973 6.72691 67.134 209.806 300.277 300.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1010 3.2e-05 512 235 240 479232 36.1492 13.3084 73.3361 416.379 539.417 539.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 880 0.000512 2048 100 675 34608 3.47322 40.75 104.77 149.037 149.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 670 3.2e-05 1024 240 840 307200 104.457 27.1037 330.345 832.416 1294.58 1294.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1760 0.000256 2048 410 10215 69024 5.84509 7.11843 1372.91 209.596 1595.55 1595.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 390 0.000128 4096 155 7320 6912 91.0704 28.3687 245.724 836.696 1202.02 1202.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1770 6.4e-05 4096 300 2370 286560 46.3288 55.6472 2947.29 1675.99 4725.34 4725.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1280 3.2e-05 1024 350 390 500736 64.7199 26.9009 484.231 836.698 1412.78 1412.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 750 3.2e-05 2048 180 2115 450048 130.214 56.0141 2464.56 1672.83 4323.82 4323.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1900 0.000512 4096 350 3720 35568 6.62323 486.089 209.634 702.391 702.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1350 6.4e-05 512 370 225 245760 16.2756 6.68672 35.4998 208.281 266.959 267.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 1010 3.2e-05 512 235 240 480256 36.5581 13.3898 73.46 418.456 542.113 542.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 880 0.000512 2048 100 675 34608 3.47101 42.1356 104.79 150.441 150.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 670 3.2e-05 1024 240 840 308224 105.268 26.9189 339.966 836.545 1308.95 1309.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1760 0.000256 2048 410 10215 69104 5.8647 7.0513 1409.28 209.662 1631.93 1632.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 390 0.000128 4096 155 7320 7168 91.2011 28.3773 260.046 836.742 1216.55 1216.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1770 6.4e-05 4096 300 2370 286608 46.4389 55.708 3015.79 1675.96 4793.98 4794.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 3.2e-05 1024 350 390 501760 64.3524 26.9284 260.754 836.642 1188.9 1189.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 750 3.2e-05 2048 180 2115 449792 130.53 56.0596 2526.76 1672.85 4386.41 4386.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1900 0.000512 4096 350 3720 35560 6.61699 496.511 209.637 712.809 712.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1350 6.4e-05 512 370 225 247296 16.3964 6.73136 36.8262 209.314 269.483 269.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1010 3.2e-05 512 235 240 475136 36.9413 13.3427 74.6569 418.059 543.249 543.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 880 0.000512 2048 100 675 34624 3.48774 43.8466 104.931 152.311 152.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 670 3.2e-05 1024 240 840 311296 104.248 26.8657 350.061 835.775 1317.21 1317.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1760 0.000256 2048 410 10215 68992 5.83315 7.10058 1362.42 209.525 1584.95 1585.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 390 0.000128 4096 155 7320 7168 90.6096 28.3177 259.822 836.006 1214.94 1215.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1770 6.4e-05 4096 300 2370 286464 46.2687 55.6075 3086.76 1676.92 4865.65 4865.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 3.2e-05 1024 350 390 499712 64.2922 26.8227 265.779 835.931 1193.04 1193.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 750 3.2e-05 2048 180 2115 450560 130.17 56.0397 2563.25 1681.91 4431.57 4431.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1900 0.000512 4096 350 3720 35520 6.61366 480.069 209.607 696.335 696.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1350 6.4e-05 512 370 225 245760 16.393 6.71123 37.3519 209.118 269.793 269.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1010 3.2e-05 512 235 240 470016 36.6853 13.2279 84.0466 414.344 548.557 548.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 880 0.000512 2048 100 675 34560 3.47133 49.6761 104.706 157.897 157.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 670 3.2e-05 1024 240 840 304128 104.248 26.6022 390.126 828.339 1349.56 1349.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1760 0.000256 2048 410 10215 68976 5.85504 7.05194 1633.07 209.661 1855.72 1855.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 390 0.000128 4096 155 7320 6912 90.9663 28.3787 291.208 834.767 1245.51 1245.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1770 6.4e-05 4096 300 2370 286560 46.4154 55.7179 3454.44 1675.89 5232.54 5232.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 3.2e-05 1024 350 390 497664 64.5774 26.9025 296.831 834.66 1223.19 1223.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 750 3.2e-05 2048 180 2115 451584 130.14 56.154 2928.29 1674.97 4789.75 4789.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1900 0.000512 4096 350 3720 35496 6.61504 571.884 209.382 787.928 787.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1350 6.4e-05 512 370 225 244224 16.2357 6.66451 42.2418 207.252 272.605 272.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1010 3.2e-05 512 235 240 481280 36.4988 13.3856 84.0481 419.098 553.279 553.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 880 0.000512 2048 100 675 34560 3.47962 48.564 104.71 156.799 156.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 670 3.2e-05 1024 240 840 307200 105.298 26.9184 385.735 837.847 1356.05 1356.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1760 0.000256 2048 410 10215 68960 5.82659 7.05862 1598.14 209.306 1820.4 1820.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 390 0.000128 4096 155 7320 7680 90.729 28.373 316.188 838.428 1273.9 1274.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1770 6.4e-05 4096 300 2370 286560 46.2561 55.6669 3372.75 1675.68 5150.43 5150.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 3.2e-05 1024 350 390 501760 64.3 26.923 291.745 849.484 1232.67 1232.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 750 3.2e-05 2048 180 2115 450560 130.175 56.0498 2853.49 1679.72 4719.64 4719.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1900 0.000512 4096 350 3720 35520 6.62323 558.832 209.523 775.024 775.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1350 6.4e-05 512 370 225 245760 16.5105 6.71907 41.3364 209.639 274.419 274.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1010 3.2e-05 512 235 240 466944 36.5162 13.142 87.6684 412.588 550.181 550.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 880 0.000512 2048 100 675 34560 3.47578 52.0397 104.843 160.404 160.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 670 3.2e-05 1024 240 840 294912 104.806 26.4453 395.393 824.817 1351.72 1351.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1760 0.000256 2048 410 10215 68928 5.81632 7.0327 1701.85 209.61 1924.38 1924.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 390 0.000128 4096 155 7320 6144 90.6494 28.2872 268.199 833.411 1220.73 1220.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1770 6.4e-05 4096 300 2370 286464 46.1709 55.5889 3587.09 1678.11 5367.04 5367.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 3.2e-05 1024 350 390 497664 63.8334 26.7344 309.249 833.32 1233.36 1233.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 750 3.2e-05 2048 180 2115 448512 129.842 56.0879 3023.25 1674.15 4883.53 4883.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1900 0.000512 4096 350 3720 35520 6.62765 595.081 209.782 811.536 811.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1350 6.4e-05 512 370 225 239616 16.3526 6.61414 43.2793 206.386 272.854 273.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1010 3.2e-05 512 235 240 473600 36.0259 13.1856 88.2985 412.477 550.233 550.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 880 0.000512 2048 100 675 34600 3.4903 51.6086 104.937 160.08 160.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 670 3.2e-05 1024 240 840 294400 105.25 26.5128 391.415 824.68 1348.11 1348.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1760 0.000256 2048 410 10215 69000 5.85965 7.06365 1678.38 209.703 1901.09 1901.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 390 0.000128 4096 155 7320 6400 90.9247 28.3847 277.189 833.575 1230.25 1230.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1770 6.4e-05 4096 300 2370 286600 46.4888 55.7415 3564.73 1677.15 5344.19 5344.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 3.2e-05 1024 350 390 499200 63.9627 26.8165 307.804 833.362 1232.16 1232.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 750 3.2e-05 2048 180 2115 451200 130.161 56.1335 3020.12 1674.77 4881.39 4881.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1900 0.000512 4096 350 3720 35500 6.62874 589.568 209.641 805.883 805.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1350 6.4e-05 512 370 225 243200 16.1352 6.63168 43.6406 206.334 272.949 273.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1010 3.2e-05 512 235 240 473088 36.2093 13.2055 88.7404 413.627 552.034 552.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 880 0.000512 2048 100 675 34496 3.46726 51.7708 104.629 159.91 159.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 670 3.2e-05 1024 240 840 301056 104.435 26.5482 402.844 826.907 1360.98 1361.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1760 0.000256 2048 410 10215 68992 5.83344 7.13523 1697.23 209.483 1919.75 1919.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 390 0.000128 4096 155 7320 7168 90.9093 28.3689 311.226 836.939 1267.62 1267.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1770 6.4e-05 4096 300 2370 286496 46.2695 55.6587 3595.2 1675.52 5372.73 5372.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 3.2e-05 1024 350 390 501760 64.2017 26.96 312.493 836.737 1240.61 1240.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 750 3.2e-05 2048 180 2115 448000 130.19 56.1387 3023.05 1676.9 4886.47 4886.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1900 0.000512 4096 350 3720 35504 6.6295 594.789 209.609 811.073 811.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1350 6.4e-05 512 370 225 243712 16.1731 6.63962 44.0741 206.909 274.007 274.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1010 3.2e-05 512 235 240 460800 37.1919 13.1684 84.4181 412.208 547.231 547.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 880 0.000512 2048 100 675 34560 3.48493 50.7819 104.806 159.117 159.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 670 3.2e-05 1024 240 840 291840 105.662 26.497 383.11 824.074 1339.6 1339.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1760 0.000256 2048 410 10215 68880 5.84794 7.05293 1666.33 209.609 1888.91 1888.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 390 0.000128 4096 155 7320 5760 91.3276 28.3764 248.25 834.895 1203.03 1203.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1770 6.4e-05 4096 300 2370 286320 46.3824 55.7034 3550.57 1675.22 5327.95 5328.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 3.2e-05 1024 350 390 499200 64.3684 26.8676 305.091 834.474 1231.02 1231.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 750 3.2e-05 2048 180 2115 449280 129.962 55.9568 2984.01 1670.71 4840.84 4840.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1900 0.000512 4096 350 3720 35400 6.61786 586.665 209.068 802.396 802.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1350 6.4e-05 512 370 225 238080 16.5291 6.63216 42.4499 206.202 272.028 272.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1010 3.2e-05 512 235 240 475136 36.9504 13.3442 83.5328 417.815 551.892 552.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 880 0.000512 2048 100 675 34560 3.48173 48.7793 104.849 157.156 157.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 670 3.2e-05 1024 240 840 311296 104.06 26.8247 391.559 835.283 1357.97 1358.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1760 0.000256 2048 410 10215 68864 5.8151 7.0265 1591.66 209.206 1813.79 1813.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 390 0.000128 4096 155 7320 6144 90.8734 28.3213 254.498 835.833 1209.7 1209.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1770 6.4e-05 4096 300 2370 286464 46.2469 55.5868 3399.88 1676.77 5178.56 5178.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 3.2e-05 1024 350 390 499712 64.2245 26.8175 292.27 838.94 1222.47 1222.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 750 3.2e-05 2048 180 2115 446464 130.141 55.9872 2840.06 1670.31 4696.7 4696.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1900 0.000512 4096 350 3720 35456 6.61306 561.443 209.47 777.574 777.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1350 6.4e-05 512 370 225 245760 16.3912 6.70944 41.9606 209.01 274.28 274.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1010 3.2e-05 512 235 240 466944 36.5272 13.14 96.6728 412.69 559.274 559.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 880 0.000512 2048 100 675 34368 3.47024 56.7737 104.597 164.883 164.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 670 3.2e-05 1024 240 840 294912 104.945 26.438 435.308 825.031 1391.96 1392.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1760 0.000256 2048 410 10215 68352 5.79587 7.00189 1848.27 208.858 2070 2070.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 390 0.000128 4096 155 7320 3072 90.9782 28.2419 145.27 825.781 1090.44 1090.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1770 6.4e-05 4096 300 2370 286080 46.221 55.5868 3928.54 1677.09 5707.52 5707.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 3.2e-05 1024 350 390 491520 63.4957 26.7358 336.705 825.098 1252.25 1252.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 750 3.2e-05 2048 180 2115 442368 129.988 55.6562 3261.42 1666.5 5113.75 5113.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1900 0.000512 4096 350 3720 35328 6.61299 648.086 209.287 864.03 864.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1350 6.4e-05 512 370 225 233472 16.8458 6.61382 46.3996 206.465 276.536 276.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1010 3.2e-05 512 235 240 460800 37.2062 13.1669 96.0556 412.222 558.897 559.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 880 0.000512 2048 100 675 34400 3.46522 56.91 104.581 165 165.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 670 3.2e-05 1024 240 840 281600 107.82 26.4991 416.213 824.079 1374.86 1375.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1760 0.000256 2048 410 10215 68400 5.81971 7.01965 1882.26 208.72 2103.9 2103.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 390 0.000128 4096 155 7320 3200 91.3113 28.2866 154.168 824.855 1098.8 1098.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1770 6.4e-05 4096 300 2370 286000 46.3877 55.6932 3953.72 1674.13 5730.01 5730.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 3.2e-05 1024 350 390 486400 64.4494 26.9217 333.712 828.306 1253.61 1253.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 750 3.2e-05 2048 180 2115 448000 129.602 55.8578 3323.16 1665.05 5173.86 5174.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1900 0.000512 4096 350 3720 35400 6.62445 663.633 209.471 879.775 879.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1350 6.4e-05 512 370 225 243200 16.1317 6.62685 48.7379 206.232 277.939 278.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1010 3.2e-05 512 235 240 458752 38.3711 13.3407 86.7163 417.988 556.664 556.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 880 0.000512 2048 100 675 34304 3.46691 51.6532 104.497 159.661 159.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 670 3.2e-05 1024 240 840 294912 107.153 26.8247 397.75 835.321 1367.29 1367.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1760 0.000256 2048 410 10215 68608 5.82992 7.06883 1693.46 209.519 1915.96 1916.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 390 0.000128 4096 155 7320 4096 91.5501 28.3249 175.389 836.308 1131.74 1131.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1770 6.4e-05 4096 300 2370 285696 46.2254 55.5889 3614.95 1673.81 5390.65 5390.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 3.2e-05 1024 350 390 491520 65.5876 26.8263 307.639 835.422 1235.7 1235.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 750 3.2e-05 2048 180 2115 442368 130.989 55.863 3001.26 1670.43 4858.74 4858.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1900 0.000512 4096 350 3720 35328 6.61709 596.556 209.432 812.65 812.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1350 6.4e-05 512 370 225 245760 16.392 6.70416 45.222 209.063 277.593 277.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1010 3.2e-05 512 235 240 475136 36.9456 13.3386 130.867 418.094 599.497 599.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 880 0.000512 2048 100 680 34624 3.48618 39.1802 105.044 147.753 147.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 670 3.2e-05 1024 240 840 311296 104.071 26.8184 316.186 835.823 1283.15 1283.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1760 0.000256 2048 410 10220 69056 5.83366 7.03862 1294.53 209.81 1517.28 1517.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 390 0.000128 4096 155 7320 7168 90.8085 28.3361 238.428 838.793 1196.53 1196.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1770 6.4e-05 4096 300 2380 286592 46.319 55.5913 5086.9 1677.66 6866.55 6866.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1280 3.2e-05 1024 350 400 489472 66.615 26.8764 481.652 842.571 1417.93 1418.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 750 3.2e-05 2048 180 2120 451584 130.093 55.9829 2336.51 1676.93 4199.71 4199.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1900 0.000512 4096 350 3720 35584 6.64454 454.966 209.812 671.466 671.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1350 6.4e-05 512 370 220 243712 16.563 6.7095 61.6789 209.118 294.29 294.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1010 3.2e-05 512 235 240 476160 37.0818 13.4062 132.648 419.022 602.42 602.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 880 0.000512 2048 100 680 34600 3.47552 44.1554 104.888 152.565 152.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 670 3.2e-05 1024 240 840 312320 104.513 26.9539 356.594 837.696 1326.01 1326.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1760 0.000256 2048 410 10220 69040 5.85987 7.05741 1456.66 209.607 1679.26 1679.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 390 0.000128 4096 155 7320 7040 91.2225 28.3999 263.611 837.942 1221.35 1221.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1770 6.4e-05 4096 300 2380 286560 46.4636 55.7066 3110.84 1675.69 4888.78 4888.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1280 3.2e-05 1024 350 400 488960 66.7841 26.9472 512.768 837.67 1444.39 1444.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 750 3.2e-05 2048 180 2120 451840 130.35 56.1626 2630.14 1675.14 4492 4492.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1900 0.000512 4096 350 3720 35560 6.62144 510.885 209.496 727.066 727.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1350 6.4e-05 512 370 220 243200 16.7612 6.7328 68.4242 209.58 301.709 301.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1010 3.2e-05 512 235 240 473088 36.7944 13.3093 73.0207 416.712 540.083 540.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 880 0.000512 2048 100 680 34608 3.48774 41.1377 104.935 149.603 149.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 670 3.2e-05 1024 240 840 307200 104.442 26.7551 327.139 833.076 1291.66 1291.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1760 0.000256 2048 410 10220 69024 5.8457 7.03488 1358 209.766 1580.72 1580.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 390 0.000128 4096 155 7320 6912 91.0015 28.3696 242.008 837.37 1198.91 1199.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1770 6.4e-05 4096 300 2380 286560 46.3172 55.6629 2894.87 1677.35 4674.28 4674.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 3.2e-05 1024 350 400 488448 66.709 26.8948 450.042 837.361 1381.22 1381.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 750 3.2e-05 2048 180 2120 450048 130.18 55.9759 2443.18 1679.2 4308.73 4308.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1900 0.000512 4096 350 3720 35568 6.62246 476.636 209.808 693.112 693.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1350 6.4e-05 512 370 220 242688 16.5012 6.68694 35.0064 210.542 268.949 269.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1010 3.2e-05 512 235 240 473088 37.202 13.3894 72.6726 418.396 541.907 542.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 880 0.000512 2048 100 680 34608 3.4849 42.351 104.862 150.74 150.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 670 3.2e-05 1024 240 840 315392 103.832 26.9154 341.722 836.444 1309.15 1309.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1760 0.000256 2048 410 10220 68992 5.86966 7.06765 1373.06 209.636 1595.71 1595.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 390 0.000128 4096 155 7320 6272 91.3612 28.3709 223.077 836.713 1179.69 1179.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1770 6.4e-05 4096 300 2380 286496 46.428 55.6959 2956.51 1676.51 4735.21 4735.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 3.2e-05 1024 350 400 487424 66.542 26.9193 254.718 836.539 1184.93 1185.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 750 3.2e-05 2048 180 2120 449792 130.524 56.0588 2468.56 1672.66 4328 4328.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1900 0.000512 4096 350 3720 35560 6.62096 483.586 209.611 699.859 699.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1350 6.4e-05 512 370 220 243712 16.6329 6.72966 35.9978 209.284 268.855 269.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1010 3.2e-05 512 235 240 475136 36.9166 13.3412 73.6126 418.098 542.218 542.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 880 0.000512 2048 100 680 34560 3.4775 42.6557 104.852 151.027 151.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 670 3.2e-05 1024 240 840 311296 104.11 26.8194 338.483 835.847 1305.51 1305.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1760 0.000256 2048 410 10220 68864 5.8343 7.0303 1310 209.548 1532.48 1532.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 390 0.000128 4096 155 7320 6144 90.8083 28.3224 214.983 836.091 1170.39 1170.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1770 6.4e-05 4096 300 2380 286464 46.2893 55.5972 2996.42 1677.1 4775.49 4775.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 3.2e-05 1024 350 400 487424 66.1487 26.8249 256.152 835.99 1185.33 1185.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 750 3.2e-05 2048 180 2120 450560 130.142 55.9898 2490.49 1681.18 4358 4358.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1900 0.000512 4096 350 3720 35520 6.62118 463.507 209.632 679.805 679.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1350 6.4e-05 512 370 220 241664 16.6656 6.70698 36.0829 209.133 268.799 268.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1010 3.2e-05 512 235 240 470016 36.6785 13.2298 89.7864 414.346 554.29 554.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 880 0.000512 2048 100 680 34560 3.4711 52.7567 104.791 161.063 161.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 670 3.2e-05 1024 240 840 304128 104.269 26.6012 411.612 828.338 1371.06 1371.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1760 0.000256 2048 410 10220 68976 5.85958 7.06269 1710.88 209.663 1933.54 1933.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 390 0.000128 4096 155 7320 5760 91.3232 28.386 254.738 834.865 1209.49 1209.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1770 6.4e-05 4096 300 2380 286416 46.3995 55.7209 3627.68 1675.91 5405.79 5405.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 3.2e-05 1024 350 400 488448 66.0227 26.8616 313.485 834.608 1241.19 1241.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 750 3.2e-05 2048 180 2120 451584 130.044 56.1193 3080.84 1675.04 4942.25 4942.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1900 0.000512 4096 350 3720 35496 6.61773 599.087 209.527 815.278 815.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1350 6.4e-05 512 370 220 239616 16.5986 8.47264 44.0905 207.257 276.625 276.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1010 3.2e-05 512 235 240 460800 36.3426 13.0732 61.848 408.493 520.006 520.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 880 0.000512 2048 100 680 34416 3.47232 36.768 104.673 144.959 145.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 670 3.2e-05 1024 240 840 294912 103.778 26.253 278.09 816.634 1225.01 1225.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1760 0.000256 2048 410 10220 68544 5.81299 7.03078 1185.08 209.221 1407.22 1407.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 390 0.000128 4096 155 7320 4608 90.902 28.3098 141.909 829.549 1090.85 1090.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1770 6.4e-05 4096 300 2380 286272 46.2237 55.6426 2515.96 1676.67 4294.58 4294.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 3.2e-05 1024 350 400 479232 66.1661 26.5849 214.801 830.64 1138.41 1138.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 750 3.2e-05 2048 180 2120 446976 129.836 55.9332 2117.49 1670.16 3973.62 3973.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1900 0.000512 4096 350 3720 35424 6.61485 415.654 209.522 631.835 631.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1350 6.4e-05 512 370 220 230400 16.7464 6.58298 29.7794 204.353 257.675 257.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1010 3.2e-05 512 235 240 471040 37.5314 13.3917 86.2679 419.086 556.533 556.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 880 0.000512 2048 100 680 34560 3.47728 50.646 104.797 158.964 159.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 670 3.2e-05 1024 240 840 307200 105.264 26.925 398.926 837.828 1369.19 1369.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1760 0.000256 2048 410 10220 68800 5.82851 7.1207 1652.55 209.307 1874.89 1874.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 390 0.000128 4096 155 7320 6400 91.1605 28.3771 272.577 838.116 1230.41 1230.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1770 6.4e-05 4096 300 2380 286400 46.2436 55.6834 3523.02 1675.61 5300.64 5300.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 3.2e-05 1024 350 400 486400 66.5926 26.921 299.354 837.925 1231.02 1231.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 750 3.2e-05 2048 180 2120 450560 129.975 56.0845 2975.08 1679.37 4840.7 4840.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1900 0.000512 4096 350 3720 35520 6.61776 581.227 209.516 797.406 797.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1350 6.4e-05 512 370 220 240640 16.8709 6.72771 42.6876 209.627 276.12 276.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1010 3.2e-05 512 235 240 450560 38.1203 13.1441 58.5524 412.287 522.351 522.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 880 0.000512 2048 100 680 34400 3.46387 35.5662 104.584 143.657 143.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 670 3.2e-05 1024 240 840 286720 106.369 26.438 262.038 824.229 1219.32 1219.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1760 0.000256 2048 410 10220 68480 5.79789 7.0255 1155.93 209.095 1377.92 1378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 390 0.000128 4096 155 7320 2560 91.0724 28.2095 76.685 824.847 1020.99 1021.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1770 6.4e-05 4096 300 2380 286400 46.1486 55.5865 2457.8 1676.12 4235.73 4235.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 3.2e-05 1024 350 400 481280 67.1587 26.8861 208.809 838.057 1141.13 1141.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 750 3.2e-05 2048 180 2120 450560 129.689 56.2486 2074.09 1679.12 3939.34 3939.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1900 0.000512 4096 350 3720 35360 6.61453 405.487 209.097 621.242 621.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1350 6.4e-05 512 370 220 235520 16.642 6.61558 29.6493 206.254 259.377 259.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1010 3.2e-05 512 235 240 466944 36.479 13.1492 80.0068 412.577 542.459 542.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 880 0.000512 2048 100 680 34560 3.4857 47.4323 104.929 155.89 155.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 670 3.2e-05 1024 240 840 294912 104.796 26.4321 358.425 824.824 1314.72 1314.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1760 0.000256 2048 410 10220 68928 5.81632 7.03078 1563.57 209.615 1786.11 1786.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 390 0.000128 4096 155 7320 6144 90.6383 28.2803 246.297 833.428 1198.81 1198.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1770 6.4e-05 4096 300 2380 286464 46.1601 55.5867 3303.43 1677.46 5082.72 5082.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 3.2e-05 1024 350 400 485376 65.8947 26.7284 280.807 833.281 1206.92 1207.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 750 3.2e-05 2048 180 2120 448512 129.969 55.9492 2774.64 1676.07 4636.82 4636.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1900 0.000512 4096 350 3720 35520 6.62378 548.113 209.783 764.564 764.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1350 6.4e-05 512 370 220 239616 16.3383 6.61718 39.8019 206.38 269.353 269.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1010 3.2e-05 512 235 240 466944 36.5231 13.1461 58.1949 412.657 520.768 520.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 880 0.000512 2048 100 680 34368 3.47206 34.0548 104.672 142.24 142.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 670 3.2e-05 1024 240 840 294912 104.93 26.4704 258.299 824.96 1214.91 1215.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1760 0.000256 2048 410 10220 68352 5.80166 7.00141 1113.02 208.835 1334.73 1334.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 390 0.000128 4096 155 7320 3072 90.9611 28.2229 86.8193 825.693 1031.87 1031.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1770 6.4e-05 4096 300 2380 286080 46.2154 55.5832 2340.93 1677.9 4120.7 4120.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 3.2e-05 1024 350 400 479232 65.5241 26.4366 199.761 825.046 1116.97 1117.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 750 3.2e-05 2048 180 2120 442368 129.947 55.6668 1946.94 1666.17 3798.9 3799.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1900 0.000512 4096 350 3720 35328 6.61914 387.326 209.272 603.261 603.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1350 6.4e-05 512 370 220 233472 16.8487 6.61626 28.0338 206.448 258.156 258.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1010 3.2e-05 512 235 240 460800 37.1672 13.1816 82.9088 412.302 545.817 546.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 880 0.000512 2048 100 680 34500 3.46928 49.658 104.884 158.056 158.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 670 3.2e-05 1024 240 840 294400 105.283 26.5217 375.264 824.248 1331.57 1331.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1760 0.000256 2048 410 10220 69000 5.86118 7.08122 1614.94 209.604 1837.56 1837.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 390 0.000128 4096 155 7320 4800 91.6152 28.3836 199.484 833.198 1152.86 1152.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1770 6.4e-05 4096 300 2380 286400 46.4896 55.7387 3432.68 1677.02 5212 5212.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 3.2e-05 1024 350 400 486400 66.035 26.8122 294.417 832.91 1220.39 1220.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 750 3.2e-05 2048 180 2120 451200 130.105 56.1642 2908.23 1674 4768.7 4768.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1900 0.000512 4096 350 3720 35500 6.62118 565.935 209.545 782.144 782.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1350 6.4e-05 512 370 220 236800 16.6336 6.6336 41.2474 206.239 270.975 271.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1010 3.2e-05 512 235 240 460800 37.2056 13.1727 59.1847 412.625 522.44 522.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 880 0.000512 2048 100 680 34400 3.47619 35.2114 104.772 143.503 143.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 670 3.2e-05 1024 240 840 281600 107.842 26.4955 253.812 824.889 1213.28 1213.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1760 0.000256 2048 410 10220 68400 5.82246 7.07584 1128.13 208.929 1350.04 1350.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 390 0.000128 4096 155 7320 3200 91.3078 28.2748 95.03 825.671 1040.47 1040.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1770 6.4e-05 4096 300 2380 286000 46.3708 55.7056 2406.04 1675.8 4184 4184.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 3.2e-05 1024 350 400 473600 66.4006 26.4991 202.931 825.001 1121.05 1121.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 750 3.2e-05 2048 180 2120 448000 129.636 55.9332 2029.1 1666.73 3881.59 3881.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1900 0.000512 4096 350 3720 35400 6.62528 396.693 209.68 613.042 613.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1350 6.4e-05 512 370 220 230400 17.144 6.62845 28.5928 206.441 259.013 259.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1010 3.2e-05 512 235 240 458752 37.4938 13.1973 105.793 413.745 570.476 570.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 880 0.000512 2048 100 680 34496 3.47248 63.5692 104.712 171.795 171.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 670 3.2e-05 1024 240 840 301056 104.387 26.5503 489.576 826.906 1447.67 1447.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1760 0.000256 2048 410 10220 68768 5.82941 7.06355 2041.54 209.479 2263.98 2264.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 390 0.000128 4096 155 7320 5376 91.467 28.3628 284.064 836.943 1241.01 1241.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1770 6.4e-05 4096 300 2380 286272 46.2479 55.655 4349.33 1675.46 6126.78 6126.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 3.2e-05 1024 350 400 487424 66.3316 26.8981 375.255 836.502 1305.2 1305.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 750 3.2e-05 2048 180 2120 448000 130.113 58.2624 3651.39 1672.9 5512.86 5513.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1900 0.000512 4096 350 3720 35504 6.62803 714.965 209.609 931.25 931.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1350 6.4e-05 512 370 220 236544 16.694 6.64166 52.2112 206.909 282.67 282.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1010 3.2e-05 512 235 240 430080 38.4775 13.0542 65.8181 404.421 522.02 522.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 880 0.000512 2048 100 680 34272 3.46397 41.3006 104.499 149.307 149.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 670 3.2e-05 1024 240 840 286720 103.67 26.2283 306.005 808.509 1244.66 1244.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1760 0.000256 2048 410 10220 68096 5.7999 7.01645 1336.34 208.749 1557.98 1558.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 390 0.000128 4096 155 7320 3584 91.026 28.2494 118.621 828.685 1066.76 1066.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1770 6.4e-05 4096 300 2380 286272 46.1487 55.5772 2879.26 1677.45 4658.51 4658.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 3.2e-05 1024 350 400 473088 66.5897 26.5221 240.465 827.847 1161.64 1161.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 750 3.2e-05 2048 180 2120 444416 130.603 56.0415 2387.2 1674.49 4248.53 4248.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1900 0.000512 4096 350 3720 35392 6.62336 473.306 209.782 689.756 689.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1350 6.4e-05 512 370 220 229376 16.4421 6.56714 33.8291 202.346 259.391 259.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1010 3.2e-05 512 235 240 460800 37.1804 13.1714 102.075 412.663 565.339 565.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 880 0.000512 2048 100 680 34440 3.47136 60.4255 104.672 168.613 168.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 670 3.2e-05 1024 240 840 291840 105.651 26.5007 454.235 824.866 1411.5 1411.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1760 0.000256 2048 410 10220 68880 5.84739 7.15475 1962 209.808 2184.89 2184.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 390 0.000128 4096 155 7320 5760 91.3546 28.3683 287.753 835.632 1243.29 1243.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1770 6.4e-05 4096 300 2380 286320 46.3784 55.6954 4187.47 1677.75 5967.38 5967.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 3.2e-05 1024 350 400 483840 66.6529 26.8642 356.856 836.31 1286.9 1287.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 750 3.2e-05 2048 180 2120 449280 129.866 56.0353 3510.75 1670.24 5367.09 5367.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1900 0.000512 4096 350 3720 35400 6.61981 686.913 209.269 902.847 902.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1350 6.4e-05 512 370 220 238080 16.5128 6.63757 50.5356 206.399 280.299 280.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1010 3.2e-05 512 235 240 460800 37.1586 13.1627 69.4379 412.348 532.356 532.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 880 0.000512 2048 100 680 34320 3.46362 41.2488 104.585 149.342 149.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 670 3.2e-05 1024 240 840 276480 108.676 26.4731 292.284 824.34 1252.02 1252.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1760 0.000256 2048 410 10220 68640 5.82742 7.03811 1327.4 209.307 1549.64 1549.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 390 0.000128 4096 155 7320 3840 90.7942 28.2446 128.879 825.277 1073.38 1073.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1770 6.4e-05 4096 300 2380 286080 46.2354 55.6604 2835.94 1674.78 4612.69 4612.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 3.2e-05 1024 350 400 476160 66.0129 26.4728 239.236 836.396 1168.34 1168.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 750 3.2e-05 2048 180 2120 445440 130.17 55.9534 2363.28 1669.03 4218.62 4218.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1900 0.000512 4096 350 3720 35280 6.61482 464.564 212.169 683.393 683.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1350 6.4e-05 512 370 220 230400 17.0983 6.62576 33.3856 206.308 263.631 263.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1010 3.2e-05 512 235 240 475136 36.9377 13.3393 102.287 418.103 570.914 571.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 880 0.000512 2048 100 680 34432 3.46109 58.769 104.673 166.946 167.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 670 3.2e-05 1024 240 840 311296 104.014 26.8213 470.032 835.861 1436.97 1437.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1760 0.000256 2048 410 10220 68608 5.82131 7.04922 1899.2 209.354 2121.5 2121.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 390 0.000128 4096 155 7320 6144 90.838 28.3156 297.339 836.996 1253.66 1253.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1770 6.4e-05 4096 300 2380 286464 46.2183 55.5964 4085.09 1677.28 5864.26 5864.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 3.2e-05 1024 350 400 483328 66.6103 26.8247 346.135 835.855 1275.63 1275.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 750 3.2e-05 2048 180 2120 446464 130.052 55.9145 3396.28 1671.56 5254 5254.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1900 0.000512 4096 350 3720 35456 6.61946 670.519 209.609 886.793 886.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1350 6.4e-05 512 370 220 237568 16.9953 6.7072 49.2191 209.156 282.289 282.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1010 3.2e-05 512 235 240 458752 38.3866 13.3383 66.7657 418.143 536.882 537.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 880 0.000512 2048 100 680 34304 3.47174 39.7564 104.661 147.931 147.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 670 3.2e-05 1024 240 840 294912 107.137 26.8263 300.302 835.942 1270.45 1270.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1760 0.000256 2048 410 10220 68608 5.82451 7.03693 1277.65 209.678 1500.27 1500.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 390 0.000128 4096 155 7320 4096 91.583 28.3159 132.413 836.94 1089.43 1089.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1770 6.4e-05 4096 300 2380 285696 46.2085 55.5848 2736.54 1675.05 4513.46 4513.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 3.2e-05 1024 350 400 475136 67.9007 26.8296 229.866 836.029 1160.84 1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 750 3.2e-05 2048 180 2120 442368 130.954 55.8852 2260.8 1671.67 4119.51 4119.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1900 0.000512 4096 350 3720 35328 6.61469 448.48 209.592 664.729 664.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1350 6.4e-05 512 370 220 229376 17.6107 6.70877 32.0819 209.222 265.831 265.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1010 3.2e-05 512 235 240 466944 36.5266 13.1441 87.1939 412.21 549.32 549.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 880 0.000512 2048 100 680 34368 3.46538 50.9153 104.558 158.982 159.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 670 3.2e-05 1024 240 840 294912 104.936 26.4405 388.347 824.061 1344.03 1344.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1760 0.000256 2048 410 10220 68352 5.79818 7.0025 1670.69 208.616 1892.18 1892.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 390 0.000128 4096 155 7320 3072 90.9369 28.2241 131.359 824.801 1075.5 1075.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1770 6.4e-05 4096 300 2380 286080 46.2459 55.5882 3581.73 1675.14 5358.78 5358.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 3.2e-05 1024 350 400 479232 65.5238 26.4316 299.637 824.163 1215.97 1216.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 750 3.2e-05 2048 180 2120 442368 130.023 55.6869 2954.5 1664.51 4804.92 4805.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1900 0.000512 4096 350 3720 35328 6.61504 589.808 209.043 805.508 805.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1350 6.4e-05 512 370 220 233472 16.8455 7.94854 42.3583 206.224 273.59 273.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1010 3.2e-05 512 235 240 442368 35.6161 12.836 58.9529 396.288 503.938 504.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 880 0.000512 2048 100 680 34176 3.46698 36.2128 104.673 144.396 144.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 670 3.2e-05 1024 240 840 245760 107.545 25.8093 228.798 792.217 1154.61 1154.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1760 0.000256 2048 410 10220 68352 5.82246 7.42813 1167.91 209.347 1390.59 1390.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 390 0.000128 4096 155 7320 0 28.2282 0.005568 826.653 854.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1770 6.4e-05 4096 300 2380 285696 46.2064 83.8252 2479.47 2502.88 5112.55 4257.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 3.2e-05 1024 350 400 466944 67.2488 26.4546 207.158 825.172 1126.25 1126.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 750 3.2e-05 2048 180 2120 430080 130.817 55.1329 2007.32 1650.26 3843.73 3843.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1900 0.000512 4096 350 3720 34944 6.55296 405.117 208.232 619.946 620.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1350 6.4e-05 512 370 220 221184 16.375 6.53504 28.5376 198.332 249.991 250.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1010 3.2e-05 512 235 240 460800 37.2155 13.1784 89.6793 412.695 553.013 553.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 880 0.000512 2048 100 680 34400 3.46992 53.4589 104.789 161.763 161.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 670 3.2e-05 1024 240 840 281600 107.822 26.497 385.6 825.043 1345.21 1345.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1760 0.000256 2048 410 10220 68400 5.81837 7.02 1746.72 208.97 1968.6 1968.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 390 0.000128 4096 155 7320 3200 91.3126 28.2584 146.316 825.838 1091.9 1092.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1770 6.4e-05 4096 300 2380 286000 46.3616 55.6949 3658.63 1676.2 5436.97 5437.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 3.2e-05 1024 350 400 473600 66.3779 26.5004 307.911 825.345 1226.35 1226.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 750 3.2e-05 2048 180 2120 448000 129.626 55.8349 3079.95 1669.69 4935.3 4935.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1900 0.000512 4096 350 3720 35400 6.62144 609.645 209.718 826.031 826.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1350 6.4e-05 512 370 220 230400 17.1285 6.62774 43.27 206.474 273.714 273.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1010 3.2e-05 512 235 240 460800 37.1844 13.1625 64.486 412.837 527.916 528.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 880 0.000512 2048 100 680 34000 3.45094 37.4263 104.258 145.178 145.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 670 3.2e-05 1024 240 840 256000 112.563 26.4681 250.01 825.323 1214.61 1214.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1760 0.000256 2048 410 10220 68000 5.81466 7.0697 1270.37 209.501 1492.84 1492.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 390 0.000128 4096 155 7320 0 28.2586 0.004384 826.854 855.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1770 6.4e-05 4096 300 2380 285600 46.2403 83.9296 2603.75 2504.05 5238.15 4383.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 3.2e-05 1024 350 400 460800 68.3236 26.4745 214.955 825.404 1135.37 1135.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 750 3.2e-05 2048 180 2120 435200 129.627 55.1172 2152.79 1650.41 3988.14 3988.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1900 0.000512 4096 350 3720 35200 6.62122 440.206 209.723 656.596 656.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1350 6.4e-05 512 370 220 230400 17.1131 6.6272 31.2196 206.613 261.782 261.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1010 3.2e-05 512 235 240 471040 37.2145 13.3406 126.956 418.039 595.798 595.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 880 0.000512 2048 100 672 34688 3.48854 38.2382 104.965 146.736 146.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 670 3.2e-05 1024 240 840 299008 106.303 26.8206 299.624 835.727 1268.73 1268.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1760 0.000256 2048 410 10224 69056 5.84499 7.07379 1276.82 209.785 1499.6 1499.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 390 0.000128 4096 155 7320 7168 90.7426 28.3279 236.653 838.64 1194.52 1194.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1770 6.4e-05 4096 300 2376 286656 46.2252 55.5909 2774.75 1678.14 4554.79 4554.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1280 3.2e-05 1024 350 384 497664 65.3312 26.882 457.097 838.6 1388.13 1388.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 750 3.2e-05 2048 180 2112 448512 130.366 55.9945 2291.21 1676.7 4154.46 4154.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1900 0.000512 4096 350 3720 35584 6.64451 451.086 209.788 667.562 667.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1350 6.4e-05 512 370 216 241664 16.7394 6.70899 58.9861 209.089 291.737 291.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1010 3.2e-05 512 235 240 471040 37.583 14.5372 75.1337 419.081 546.578 546.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 880 0.000512 2048 100 672 34680 3.48598 40.3768 104.876 148.783 148.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 670 3.2e-05 1024 240 840 302080 106.363 26.9514 320.515 837.809 1291.89 1292.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1760 0.000256 2048 410 10224 69040 5.85933 7.05126 1353.54 209.632 1576.16 1576.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 390 0.000128 4096 155 7320 7040 91.2143 28.4108 245.627 837.93 1203.34 1203.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1770 6.4e-05 4096 300 2376 286560 46.4509 55.7161 2883.7 1675.85 4661.8 4661.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1280 3.2e-05 1024 350 384 496640 65.7968 26.9487 446.657 837.974 1377.6 1377.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 750 3.2e-05 2048 180 2112 449280 130.792 56.1413 2426.58 1675.35 4289.07 4289.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1900 0.000512 4096 350 3720 35560 6.61808 475.591 209.527 691.784 691.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1350 6.4e-05 512 370 216 243200 16.7852 6.72877 58.8223 209.615 292.174 292.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1010 3.2e-05 512 235 240 466944 37.2855 13.314 72.8675 416.328 540.043 540.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 880 0.000512 2048 100 672 34656 3.49034 40.4555 104.831 148.82 148.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 670 3.2e-05 1024 240 840 294912 106.714 27.0254 309.446 832.305 1275.76 1275.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1760 0.000256 2048 410 10224 69024 5.83478 7.31136 1333.14 209.57 1555.93 1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 390 0.000128 4096 155 7320 6912 90.9724 28.375 238.705 836.59 1194.8 1194.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1770 6.4e-05 4096 300 2376 286560 46.2725 55.6523 2840.67 1675.8 4618.47 4618.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 3.2e-05 1024 350 384 497664 65.0643 26.8984 455.195 836.644 1384.02 1384.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 750 3.2e-05 2048 180 2112 446976 130.568 55.9759 2375.66 1672.61 4235.02 4235.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1900 0.000512 4096 350 3720 35568 6.62144 468.451 209.608 684.725 684.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1350 6.4e-05 512 370 216 239616 16.7188 6.68803 33.5025 208.239 265.356 265.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1010 3.2e-05 512 235 240 454656 37.6802 13.1423 109.393 412.319 572.788 572.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 880 0.000512 2048 100 672 34560 3.47936 26.0811 104.721 134.323 134.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 670 3.2e-05 1024 240 840 282624 107.356 26.4334 192.422 824.263 1150.72 1150.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1760 0.000256 2048 410 10224 68928 5.80963 7.05699 857.371 209.469 1079.79 1079.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 390 0.000128 4096 155 7320 6144 90.6259 28.2849 136.187 832.988 1088.25 1088.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1770 6.4e-05 4096 300 2376 286464 46.1681 55.5992 1833.37 1676.3 3611.52 3611.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1280 3.2e-05 1024 350 384 491520 65.1856 26.7251 440.548 832.493 1365.18 1365.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 750 3.2e-05 2048 180 2112 445440 130.481 55.9319 1531.39 1673.25 3391.25 3391.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1900 0.000512 4096 350 3720 35520 6.62323 302.389 209.638 518.713 518.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1350 6.4e-05 512 370 216 233472 16.8622 6.61504 56.0429 209.936 289.676 289.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1010 3.2e-05 512 235 240 473088 37.1457 13.3836 82.9499 418.794 552.527 552.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 880 0.000512 2048 100 672 34664 3.49168 47.0335 104.973 155.544 155.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 670 3.2e-05 1024 240 840 301056 106.254 27.1257 364.135 837.24 1335 1335.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1760 0.000256 2048 410 10224 68992 5.84909 7.18058 1536.23 209.831 1759.16 1759.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 390 0.000128 4096 155 7320 6272 91.3232 28.3931 248.817 837.427 1206.14 1206.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1770 6.4e-05 4096 300 2376 286496 46.3845 55.7179 3302.72 1677.99 5082.89 5082.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 3.2e-05 1024 350 384 494592 65.394 26.9164 279.337 840.86 1212.73 1212.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 750 3.2e-05 2048 180 2112 448000 130.492 56.064 2767.63 1674.24 4628.61 4628.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1900 0.000512 4096 350 3720 35560 6.62112 543.535 209.813 760.014 760.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1350 6.4e-05 512 370 216 240128 16.904 6.72973 39.2339 209.469 272.549 272.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1010 3.2e-05 512 235 240 458752 37.5082 13.2011 56.5393 413.681 521.178 521.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 880 0.000512 2048 100 672 34608 3.4879 30.1548 104.895 138.582 138.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 670 3.2e-05 1024 240 840 286720 107.189 26.5428 220.736 827.012 1181.73 1181.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1760 0.000256 2048 410 10224 68768 5.83187 7.03885 970.973 209.511 1193.43 1193.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 390 0.000128 4096 155 7320 5376 91.4687 28.3755 135.649 837.143 1092.79 1092.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1770 6.4e-05 4096 300 2376 286272 46.2733 55.6559 2090.48 1675.72 3868.2 3868.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1280 3.2e-05 1024 350 384 494592 65.4643 26.9036 522.212 836.712 1451.5 1451.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 750 3.2e-05 2048 180 2112 448000 130.196 55.9711 1743.85 1673.03 3603.24 3603.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1900 0.000512 4096 350 3720 35504 6.61914 342.577 209.644 558.885 558.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1350 6.4e-05 512 370 216 236544 16.6912 6.64275 25.0454 206.937 255.531 255.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1010 3.2e-05 512 235 240 466944 37.5788 13.349 79.3286 418.1 548.607 548.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 880 0.000512 2048 100 672 34624 3.47546 45.8056 104.886 154.211 154.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 670 3.2e-05 1024 240 840 294912 107.046 26.8258 345.863 835.873 1315.85 1316.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1760 0.000256 2048 410 10224 68864 5.8449 7.12784 1406.81 209.549 1629.4 1629.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 390 0.000128 4096 155 7320 6144 90.7907 28.3239 232.024 836.107 1187.43 1187.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1770 6.4e-05 4096 300 2376 286464 46.2152 55.592 3209.76 1677.16 4988.8 4988.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 3.2e-05 1024 350 384 495616 64.751 26.8256 273.146 835.975 1200.91 1201.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 750 3.2e-05 2048 180 2112 448512 130.174 56.0996 2657.9 1680.91 4525.28 4525.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1900 0.000512 4096 350 3720 35520 6.61094 494.854 209.64 711.148 711.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1350 6.4e-05 512 370 216 241664 16.6801 6.70259 37.8493 209.136 270.579 270.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 1010 3.2e-05 512 235 240 458752 38.3756 13.3386 52.7906 417.822 522.574 522.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 880 0.000512 2048 100 672 34560 3.4799 30.8123 104.81 139.147 139.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 670 3.2e-05 1024 240 840 294912 107.04 26.8189 227.668 835.279 1197.06 1197.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1760 0.000256 2048 410 10224 68608 5.81837 7.02307 897.069 209.211 1119.2 1119.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 390 0.000128 4096 155 7320 6144 90.8406 28.3197 150.86 835.824 1106.02 1106.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1770 6.4e-05 4096 300 2376 286464 46.2024 55.5983 2131.37 1677.01 3910.26 3910.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 3.2e-05 1024 350 384 491520 65.5601 26.8201 182.458 835.407 1110.46 1110.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 750 3.2e-05 2048 180 2112 446464 130.18 55.8423 1736.06 1670.35 3592.64 3592.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1900 0.000512 4096 350 3720 35456 6.61488 315.21 209.463 531.333 531.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1350 6.4e-05 512 370 216 237568 17.0012 6.70762 25.5256 209.016 258.465 258.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1010 3.2e-05 512 235 240 460800 37.4806 13.226 84.9081 414.678 550.534 550.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 880 0.000512 2048 100 672 34632 3.49309 49.818 104.931 158.284 158.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 670 3.2e-05 1024 240 840 294912 105.784 26.6017 379.348 829.089 1341.07 1341.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1760 0.000256 2048 410 10224 68976 5.85843 7.09802 1641.34 209.832 1864.2 1864.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 390 0.000128 4096 155 7320 5760 91.3452 28.3798 244.041 835.451 1199.39 1199.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1770 6.4e-05 4096 300 2376 286416 46.3995 55.7082 3482.68 1678 5262.86 5262.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 3.2e-05 1024 350 384 493056 65.1905 26.8718 294.435 836.987 1223.7 1223.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 750 3.2e-05 2048 180 2112 446976 130.611 56.106 2923.32 1676.34 4786.57 4786.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1900 0.000512 4096 350 3720 35496 6.62272 576.014 209.549 792.228 792.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1350 6.4e-05 512 370 216 239616 16.6012 6.66253 41.4339 207.42 272.328 272.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1010 3.2e-05 512 235 240 442368 38.0764 13.0682 57.9804 408.161 517.537 517.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 880 0.000512 2048 100 672 34560 3.49197 34.9885 104.835 143.358 143.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 670 3.2e-05 1024 240 840 276480 107.04 26.2512 250.549 815.975 1200.07 1200.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1760 0.000256 2048 410 10224 68544 5.8144 7.14822 1148.64 209.05 1370.74 1370.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 390 0.000128 4096 155 7320 4608 90.9045 28.2991 136.023 828.958 1084.36 1084.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1770 6.4e-05 4096 300 2376 286272 46.2334 55.6464 2436.66 1675.36 4213.98 4214.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 3.2e-05 1024 350 384 488448 64.7423 26.5822 205.5 828.397 1125.44 1125.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 750 3.2e-05 2048 180 2112 442368 130.754 55.9231 2024.99 1668.92 3880.79 3880.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1900 0.000512 4096 350 3720 35424 6.61536 403.905 209.351 619.917 619.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1350 6.4e-05 512 370 216 230400 16.7502 6.57597 28.1683 204.189 255.892 256.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1010 3.2e-05 512 235 240 471040 37.5232 13.3932 82.2703 419.143 552.575 552.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 880 0.000512 2048 100 672 34640 3.48218 47.2025 104.888 155.618 155.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 670 3.2e-05 1024 240 840 296960 107.211 26.924 363.461 837.939 1335.79 1335.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1760 0.000256 2048 410 10224 68800 5.83021 7.03549 1565.06 209.333 1787.33 1787.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 390 0.000128 4096 155 7320 6400 91.2031 28.3785 258.384 838.274 1216.42 1216.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1770 6.4e-05 4096 300 2376 286400 46.2438 55.6687 3321.25 1675.81 5099.05 5099.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 3.2e-05 1024 350 384 496640 65.146 26.9211 280.747 838.01 1211.04 1211.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 750 3.2e-05 2048 180 2112 448000 130.357 56.0724 2789.48 1675.71 4651.81 4651.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1900 0.000512 4096 350 3720 35520 6.62518 550.056 209.544 766.268 766.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1350 6.4e-05 512 370 216 240640 16.8784 6.71949 39.3631 209.655 272.831 272.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1010 3.2e-05 512 235 240 450560 38.0857 13.1494 57.276 412.573 521.333 521.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 880 0.000512 2048 100 672 34560 3.48979 34.0947 104.955 142.582 142.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 670 3.2e-05 1024 240 840 286720 106.34 26.5034 252.873 824.806 1210.78 1210.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1760 0.000256 2048 410 10224 68480 5.7952 7.02886 1116.16 209.243 1338.3 1338.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 390 0.000128 4096 155 7320 2560 91.0273 28.2132 73.5231 825.643 1018.58 1018.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1770 6.4e-05 4096 300 2376 286400 46.1397 55.5871 2366.04 1677.23 4145.07 4145.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 3.2e-05 1024 350 384 491520 65.8763 26.88 200.263 838.626 1131.86 1132.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 750 3.2e-05 2048 180 2112 445440 130.588 55.991 1974.24 1682.07 3843.08 3843.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1900 0.000512 4096 350 3720 35360 6.62426 390.351 209.24 606.261 606.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1350 6.4e-05 512 370 216 235520 16.6553 6.61818 27.8339 206.401 257.723 257.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1010 3.2e-05 512 235 240 454656 37.6088 13.1436 103.04 412.232 566.27 566.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 880 0.000512 2048 100 672 34560 3.47722 60.9597 104.702 169.185 169.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 670 3.2e-05 1024 240 840 282624 107.368 26.436 445.833 824.104 1403.99 1404.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1760 0.000256 2048 410 10224 68928 5.81302 7.09632 1985.29 209.434 2207.71 2207.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 390 0.000128 4096 155 7320 6144 90.6375 28.2766 315.379 832.712 1267.19 1267.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1770 6.4e-05 4096 300 2376 286464 46.1415 55.5866 4206.34 1676.02 5984.17 5984.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 3.2e-05 1024 350 384 491520 64.772 26.7215 356.716 837.239 1285.66 1285.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 750 3.2e-05 2048 180 2112 445440 130.256 55.9674 3517.06 1672.87 5376.35 5376.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1900 0.000512 4096 350 3720 35520 6.62112 693.624 209.606 909.898 909.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1350 6.4e-05 512 370 216 233472 16.8149 6.62144 48.9022 206.203 278.754 278.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1010 3.2e-05 512 235 240 442368 38.8467 13.1396 65.6875 412.648 530.566 530.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 880 0.000512 2048 100 672 34368 3.46931 38.596 104.535 146.64 146.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 670 3.2e-05 1024 240 840 270336 109.553 26.6546 274.005 824.96 1235.41 1235.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1760 0.000256 2048 410 10224 68352 5.79808 7.06355 1289.22 208.843 1511.01 1511.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 390 0.000128 4096 155 7320 3072 90.9332 28.2341 98.3361 825.709 1043.39 1043.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1770 6.4e-05 4096 300 2376 286080 46.2045 55.611 2735.74 1676.96 4514.59 4514.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 3.2e-05 1024 350 384 479232 65.5178 26.5339 225.614 825.074 1142.95 1143.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 750 3.2e-05 2048 180 2112 442368 129.939 55.7097 2254.59 1671.26 4111.7 4111.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1900 0.000512 4096 350 3720 35328 6.61478 451.815 209.277 667.751 667.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1350 6.4e-05 512 370 216 233472 16.8359 6.62032 32.1949 206.453 262.314 262.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1010 3.2e-05 512 235 240 460800 37.1697 13.1792 103.113 412.499 566.208 566.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 880 0.000512 2048 100 672 34600 3.48979 59.7799 104.886 168.2 168.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 670 3.2e-05 1024 240 840 294400 105.277 26.5077 455.864 824.636 1412.53 1412.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1760 0.000256 2048 410 10224 69000 5.86208 7.0743 1956.21 209.703 2178.92 2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 390 0.000128 4096 155 7320 4800 91.5707 28.3792 240.406 833.613 1194.14 1194.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1770 6.4e-05 4096 300 2376 286600 46.4628 55.7451 4159.48 1677.18 5938.95 5939.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 3.2e-05 1024 350 384 492800 64.9359 26.8162 352.07 837.425 1281.46 1281.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 750 3.2e-05 2048 180 2112 448000 130.328 56.1206 3478.57 1674.95 5340.17 5340.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1900 0.000512 4096 350 3720 35500 6.61709 685.166 209.645 901.471 901.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1350 6.4e-05 512 370 216 236800 16.6348 6.6327 48.9574 206.34 278.78 278.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1010 3.2e-05 512 235 240 460800 37.2137 13.1724 70.0781 412.65 533.357 533.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 880 0.000512 2048 100 672 34400 3.4761 40.7695 104.712 149.002 149.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 670 3.2e-05 1024 240 840 281600 107.794 26.4995 295.625 824.953 1255.12 1255.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1760 0.000256 2048 410 10224 68400 5.82272 7.0201 1316.63 208.946 1538.5 1538.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 390 0.000128 4096 155 7320 3200 91.2954 28.272 107.245 825.752 1052.74 1052.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1770 6.4e-05 4096 300 2376 286000 46.3892 55.7039 2817.14 1675.95 4595.25 4595.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 3.2e-05 1024 350 384 486400 64.4607 26.5023 236.214 825.064 1152.45 1152.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 750 3.2e-05 2048 180 2112 441600 130.673 55.8209 2326.85 1671.95 4185.48 4185.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1900 0.000512 4096 350 3720 35400 6.62102 464.282 209.696 680.642 680.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1350 6.4e-05 512 370 216 230400 17.1366 6.63526 32.4694 206.452 262.907 263.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1010 3.2e-05 512 235 240 458752 37.498 13.1996 100.294 414.014 565.25 565.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 880 0.000512 2048 100 672 34608 3.49194 58.5519 104.976 167.062 167.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 670 3.2e-05 1024 240 840 286720 107.204 26.552 434.479 827.693 1396.17 1396.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1760 0.000256 2048 410 10224 68768 5.83325 7.05536 1918.32 209.678 2140.96 2141.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 390 0.000128 4096 155 7320 5376 91.4465 28.3595 264.09 837.737 1221.81 1221.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1770 6.4e-05 4096 300 2376 286272 46.2236 55.6519 4080.8 1677.84 5860.59 5860.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 3.2e-05 1024 350 384 494592 65.2282 26.8946 346.221 841.664 1280.22 1280.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 750 3.2e-05 2048 180 2112 448000 130.092 56.0472 3424.89 1674.53 5285.76 5285.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1900 0.000512 4096 350 3720 35504 6.62381 673.765 209.81 890.245 890.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1350 6.4e-05 512 370 216 236544 16.7078 6.64166 48.0008 207.105 278.664 278.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1010 3.2e-05 512 235 240 430080 38.4859 13.0451 62.7642 404.468 519.012 519.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 880 0.000512 2048 100 672 34496 3.48579 39.0357 104.974 147.539 147.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 670 3.2e-05 1024 240 840 258048 108.646 26.4812 260.18 808.594 1204.15 1204.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1760 0.000256 2048 410 10224 68096 5.79994 7.09222 1255.88 208.773 1477.62 1477.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 390 0.000128 4096 155 7320 3584 90.9482 28.2376 117.782 828.711 1065.85 1065.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1770 6.4e-05 4096 300 2376 286272 46.1372 55.5868 2690.87 1677.65 4470.32 4470.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 3.2e-05 1024 350 384 487424 64.6105 26.5112 226.345 827.923 1145.6 1145.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 750 3.2e-05 2048 180 2112 444416 130.633 56.0457 2243.83 1679.82 4110.52 4110.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1900 0.000512 4096 350 3720 35392 6.62016 443.65 209.812 660.122 660.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1350 6.4e-05 512 370 216 229376 16.4404 6.56384 31.1617 202.368 256.748 256.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1010 3.2e-05 512 235 240 460800 37.1782 14.2541 98.4024 412.156 562.234 562.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 880 0.000512 2048 100 672 34560 3.48138 56.888 104.741 165.153 165.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 670 3.2e-05 1024 240 840 291840 105.642 26.4916 431.293 823.962 1387.63 1387.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1760 0.000256 2048 410 10224 68880 5.85114 7.18016 1856.01 209.582 2078.7 2078.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 390 0.000128 4096 155 7320 5760 91.3172 28.3671 276.007 834.72 1230.58 1230.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1770 6.4e-05 4096 300 2376 286320 46.3749 55.7021 3935.79 1675.73 5713.67 5713.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 3.2e-05 1024 350 384 491520 65.5589 26.8698 335.03 838.582 1266.24 1266.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 750 3.2e-05 2048 180 2112 445440 130.385 55.9657 3293.95 1668.4 5148.9 5149.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1900 0.000512 4096 350 3720 35400 6.60707 647.688 209.043 863.381 863.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1350 6.4e-05 512 370 216 238080 16.5196 6.63238 47.0481 206.175 276.586 276.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1010 3.2e-05 512 235 240 460800 37.1467 13.1623 64.0634 412.29 526.909 527.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 880 0.000512 2048 100 672 34320 3.46368 36.6021 104.432 144.542 144.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 670 3.2e-05 1024 240 840 276480 108.662 26.8267 264.749 824.217 1224.7 1224.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1760 0.000256 2048 410 10224 68640 5.82451 7.03306 1192.57 209.276 1414.78 1414.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 390 0.000128 4096 155 7320 3840 90.7629 28.2501 120.892 828.625 1068.73 1068.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1770 6.4e-05 4096 300 2376 286080 46.2089 55.6712 2536.09 1674.6 4312.65 4312.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 3.2e-05 1024 350 384 476160 66.0256 26.4747 210.198 824.305 1127.22 1127.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 750 3.2e-05 2048 180 2112 445440 130.121 55.9159 2121.08 1668.79 3976.1 3976.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1900 0.000512 4096 350 3720 35280 6.61552 415.23 209.063 630.954 631.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1350 6.4e-05 512 370 216 230400 17.0989 6.62349 29.7808 206.279 259.994 260.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1010 3.2e-05 512 235 240 458752 38.3764 13.3419 93.2505 421.758 566.972 567.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 880 0.000512 2048 100 672 34560 3.48582 54.5382 105.793 163.86 163.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 670 3.2e-05 1024 240 840 294912 107.073 26.8187 416.789 843.166 1394.09 1394.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1760 0.000256 2048 410 10224 68608 5.83059 7.03482 1766.84 211.182 1990.96 1991.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 390 0.000128 4096 155 7320 6144 90.8321 28.3215 283.82 843.691 1246.84 1246.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1770 6.4e-05 4096 300 2376 286464 46.2027 55.6008 3767.38 1691.94 5561.21 5561.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 3.2e-05 1024 350 384 491520 65.5364 26.8228 320.077 843.164 1255.82 1255.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 750 3.2e-05 2048 180 2112 446464 130.059 55.9088 3153.35 1686.15 5025.66 5025.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1900 0.000512 4096 350 3720 35456 6.61206 619.668 211.444 837.767 837.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1350 6.4e-05 512 370 216 237568 16.9783 6.70922 44.7731 210.977 279.648 279.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1010 3.2e-05 512 235 240 458752 38.3799 13.3496 63.5845 418.192 533.758 533.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 880 0.000512 2048 100 672 34304 3.46365 36.5471 104.535 144.59 144.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 670 3.2e-05 1024 240 840 294912 107.159 26.827 281.444 836.03 1251.71 1251.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1760 0.000256 2048 410 10224 68608 5.83302 7.02886 1198.24 209.697 1420.87 1420.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 390 0.000128 4096 155 7320 4096 91.5968 28.3255 125.622 837.03 1082.76 1082.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1770 6.4e-05 4096 300 2376 285696 46.2208 55.5923 2561.89 1675.22 4339 4339.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 3.2e-05 1024 350 384 491520 65.5846 26.8268 216.767 836.148 1145.55 1145.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 750 3.2e-05 2048 180 2112 442368 130.974 56.0255 2118.39 1671.83 3977.43 3977.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1900 0.000512 4096 350 3720 35328 6.61299 420.732 209.627 637.017 637.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1350 6.4e-05 512 370 216 229376 17.6303 6.7113 29.8384 209.244 263.634 263.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1010 3.2e-05 512 235 250 466944 37.6058 13.3407 144.096 417.69 612.985 613.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 880 0.000512 2048 100 675 34656 3.48534 44.1338 104.942 152.607 152.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 670 3.2e-05 1024 240 850 311296 104.025 26.8192 359.759 835.101 1325.95 1326.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1760 0.000256 2048 410 10225 69056 5.84243 7.03706 1445.83 209.605 1668.39 1668.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 390 0.000128 4096 155 7325 7168 90.7139 28.3362 266.521 838.287 1224.02 1224.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1770 6.4e-05 4096 300 2375 286528 46.1861 55.5879 3122.78 1676.09 4900.72 4900.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1280 3.2e-05 1024 350 400 495616 65.638 26.877 518.213 837.768 1448.71 1448.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 750 3.2e-05 2048 180 2125 449536 130.112 55.9715 2612.74 1679.89 4478.91 4479.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1900 0.000512 4096 350 3725 35584 6.63805 509.945 209.636 726.265 726.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1350 6.4e-05 512 370 225 239616 16.8538 6.71027 68.6804 208.919 301.378 301.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1010 3.2e-05 512 235 250 471040 37.5637 13.4001 72.6072 419.469 543.283 543.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 880 0.000512 2048 100 675 34640 3.48378 38.9041 104.919 147.35 147.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 670 3.2e-05 1024 240 850 312320 104.544 26.9452 324.085 838.582 1294.4 1294.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1760 0.000256 2048 410 10225 69040 5.86371 7.04954 1303.87 209.834 1526.69 1526.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 390 0.000128 4096 155 7325 7040 91.216 28.3958 236.255 838.711 1194.73 1194.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1770 6.4e-05 4096 300 2375 286480 46.479 55.6899 2774.63 1677.43 4554.31 4554.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1280 3.2e-05 1024 350 400 494080 66.258 26.9466 445.986 838.696 1378.1 1378.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 750 3.2e-05 2048 180 2125 449280 130.749 56.089 2341.94 1676.94 4205.9 4206.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1900 0.000512 4096 350 3725 35560 6.62285 458.588 209.746 674.999 675.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1350 6.4e-05 512 370 225 240640 16.9708 6.72819 58.4071 209.806 292.13 292.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1010 3.2e-05 512 235 250 471040 37.5793 13.3895 125.743 419.452 596.408 596.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 880 0.000512 2048 100 675 34560 3.47923 25.6164 104.798 133.939 133.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 670 3.2e-05 1024 240 850 307200 105.356 26.9189 207.673 838.561 1178.75 1178.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1760 0.000256 2048 410 10225 68800 5.83354 7.03824 837.202 209.479 1059.63 1059.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 390 0.000128 4096 155 7325 6400 91.1542 28.3771 139.467 838.93 1098.09 1098.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1770 6.4e-05 4096 300 2375 286400 46.3196 55.6732 1789.9 1677.03 3569 3569.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1280 3.2e-05 1024 350 400 491520 66.5592 26.919 444.371 838.644 1376.71 1376.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 750 3.2e-05 2048 180 2125 448000 130.428 56.1295 1507.78 1676.93 3371.46 3371.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1900 0.000512 4096 350 3725 35520 6.63757 294.808 209.728 511.217 511.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1350 6.4e-05 512 370 225 240640 16.9447 6.72387 56.2312 209.811 289.931 290.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1010 3.2e-05 512 235 250 466944 37.2526 13.3083 75.1069 416.299 542.214 542.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 880 0.000512 2048 100 675 34608 3.47581 41.8263 104.75 150.097 150.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 670 3.2e-05 1024 240 850 307200 104.402 26.8003 339.577 832.252 1303.28 1303.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1760 0.000256 2048 410 10225 69024 5.82451 7.03814 1384.6 209.557 1607.1 1607.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 390 0.000128 4096 155 7325 6912 91.0105 28.3625 247.571 837.266 1204.37 1204.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1770 6.4e-05 4096 300 2375 286464 46.2971 55.6681 2955.67 1675.69 4733.41 4733.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 3.2e-05 1024 350 400 494592 65.6904 26.8924 469.897 836.471 1399.17 1399.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 750 3.2e-05 2048 180 2125 448512 130.267 56.0814 2489.32 1676.2 4352.07 4352.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1900 0.000512 4096 350 3725 35568 6.62118 487.958 209.624 704.248 704.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1350 6.4e-05 512 370 225 236544 16.955 6.68672 35.5936 209.14 268.586 268.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1010 3.2e-05 512 235 250 454656 37.6254 13.1441 52.2654 412.539 515.821 515.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 880 0.000512 2048 100 675 34560 3.47546 27.0131 104.833 135.363 135.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 670 3.2e-05 1024 240 850 294912 104.836 26.4535 210.735 824.734 1167 1167.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1760 0.000256 2048 410 10225 68928 5.81782 7.05536 892.215 209.586 1114.75 1114.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 390 0.000128 4096 155 7325 6144 90.6447 28.2911 141.234 833.501 1093.83 1093.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1770 6.4e-05 4096 300 2375 286464 46.1614 55.6054 1912.62 1677.25 3691.72 3691.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1280 3.2e-05 1024 350 400 491520 65.2965 26.7284 456.318 832.96 1381.52 1381.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 750 3.2e-05 2048 180 2125 448512 129.964 55.9293 1614.7 1674.05 3474.83 3474.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1900 0.000512 4096 350 3725 35520 6.62563 315.89 209.789 532.35 532.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1350 6.4e-05 512 370 225 233472 16.8822 6.62173 58.3011 206.362 288.384 288.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1010 3.2e-05 512 235 250 465920 37.8938 13.3899 79.9089 418.699 550.148 550.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 880 0.000512 2048 100 675 34608 3.46963 45.4236 104.851 153.789 153.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 670 3.2e-05 1024 240 850 308224 105.072 26.9232 364.397 837.041 1333.67 1333.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1760 0.000256 2048 410 10225 68992 5.85312 7.06368 1491.37 209.789 1714.15 1714.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 390 0.000128 4096 155 7325 7168 91.1698 28.3792 273.652 837.248 1230.63 1230.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1770 6.4e-05 4096 300 2375 286384 46.4103 55.6954 3175.14 1676.99 4954.32 4954.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 3.2e-05 1024 350 400 494592 65.3772 26.923 280.027 837.195 1209.74 1209.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 750 3.2e-05 2048 180 2125 448000 130.485 56.0485 2672.45 1673.88 4533.06 4533.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1900 0.000512 4096 350 3725 35560 6.61962 522.638 209.79 739.091 739.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1350 6.4e-05 512 370 225 240128 16.9077 6.72992 39.2684 209.427 272.549 272.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1010 3.2e-05 512 235 250 458752 37.4988 13.1973 54.3939 414.011 519.349 519.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 880 0.000512 2048 100 675 34496 3.47696 29.0052 104.731 137.255 137.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 670 3.2e-05 1024 240 850 301056 104.477 26.5439 226.44 827.663 1185.38 1185.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1760 0.000256 2048 410 10225 68768 5.83475 7.06531 933.972 209.683 1156.63 1156.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 390 0.000128 4096 155 7325 7168 90.9174 28.3703 173.345 837.78 1130.57 1130.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1770 6.4e-05 4096 300 2375 286272 46.249 55.6503 2018.38 1677.02 3797.38 3797.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 3.2e-05 1024 350 400 494592 65.485 26.8956 525.089 839.05 1456.74 1456.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 750 3.2e-05 2048 180 2125 448000 130.219 55.9921 1684.68 1674.35 3545.44 3545.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1900 0.000512 4096 350 3725 35504 6.62125 329.831 209.826 546.323 546.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1350 6.4e-05 512 370 225 236544 16.7116 6.64342 25.1884 207.093 255.849 256.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1010 3.2e-05 512 235 250 466944 37.5713 13.3448 82.8635 418 552.022 552.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 880 0.000512 2048 100 675 34624 3.48758 47.3558 104.919 155.808 155.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 670 3.2e-05 1024 240 850 311296 104.026 26.9809 385.557 835.664 1352.48 1352.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1760 0.000256 2048 410 10225 68864 5.82557 7.03078 1477.64 209.524 1700.09 1700.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 390 0.000128 4096 155 7325 6144 90.7793 28.3457 241.372 835.897 1196.57 1196.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1770 6.4e-05 4096 300 2375 286336 46.2702 55.6044 3290.02 1677.33 5069.31 5069.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 3.2e-05 1024 350 400 491520 65.5337 26.8186 289.146 835.737 1217.45 1217.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 750 3.2e-05 2048 180 2125 448512 130.216 55.9895 2759.96 1676.6 4622.98 4623.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1900 0.000512 4096 350 3725 35520 6.61389 523.032 214.393 744.084 744.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1350 6.4e-05 512 370 225 237568 16.9977 6.70925 40.1368 209.081 273.134 273.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 1010 3.2e-05 512 235 250 458752 38.3607 13.3496 55.3369 418.162 525.456 525.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 880 0.000512 2048 100 675 34560 3.48602 31.8708 104.942 140.342 140.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 670 3.2e-05 1024 240 850 311296 104.024 26.8228 254.257 835.946 1221.3 1221.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1760 0.000256 2048 410 10225 68608 5.81414 7.0199 933.271 209.377 1155.55 1155.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 390 0.000128 4096 155 7325 6144 90.8157 28.3239 156.783 836.494 1112.6 1112.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1770 6.4e-05 4096 300 2375 286208 46.2356 55.5786 2199.41 1677.46 3978.76 3978.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 3.2e-05 1024 350 400 491520 65.5586 26.8265 194.674 836.055 1123.33 1123.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 750 3.2e-05 2048 180 2125 446464 130.128 55.9104 1809.93 1671.67 3667.82 3667.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1900 0.000512 4096 350 3725 35456 6.60675 330.07 209.659 546.379 546.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1350 6.4e-05 512 370 225 237568 16.9972 6.70765 27.4288 209.178 260.522 260.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1010 3.2e-05 512 235 250 460800 37.4633 13.226 86.1093 414.624 551.667 551.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 880 0.000512 2048 100 675 34560 3.46714 49.6197 104.938 158.068 158.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 670 3.2e-05 1024 240 850 304128 104.244 26.6542 398.837 828.911 1358.9 1359.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1760 0.000256 2048 410 10225 68976 5.85443 7.05088 1647.67 209.808 1870.46 1870.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 390 0.000128 4096 155 7325 5760 91.3333 28.373 245.414 835.794 1201.09 1201.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1770 6.4e-05 4096 300 2375 286416 46.3974 55.7028 3486.52 1677.13 5265.82 5265.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 3.2e-05 1024 350 400 493056 65.1826 26.8619 304.999 835.209 1232.47 1232.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 750 3.2e-05 2048 180 2125 449280 130.372 56.0988 2950.89 1680.36 4817.91 4818.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1900 0.000512 4096 350 3725 35496 6.61504 578.503 209.552 794.712 794.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1350 6.4e-05 512 370 225 235008 16.9448 6.6601 42.2056 207.396 273.42 273.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1010 3.2e-05 512 235 250 442368 38.0715 13.0676 60.2388 408.157 519.778 519.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 880 0.000512 2048 100 675 34416 3.46317 35.9793 104.499 143.983 144.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 670 3.2e-05 1024 240 850 294912 103.767 26.2554 278.345 815.949 1224.56 1224.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1760 0.000256 2048 410 10225 68544 5.81277 7.03498 1178.35 209.046 1400.32 1400.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 390 0.000128 4096 155 7325 4608 90.8892 28.3067 138.526 828.904 1086.8 1086.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1770 6.4e-05 4096 300 2375 286272 46.2111 55.6384 2488.66 1675.91 4266.5 4266.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 3.2e-05 1024 350 400 488448 64.7165 26.5807 218.421 828.402 1138.33 1138.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 750 3.2e-05 2048 180 2125 446976 129.798 55.9112 2103.42 1668.74 3958.05 3958.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1900 0.000512 4096 350 3725 35424 6.61299 414.155 211.61 632.421 632.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1350 6.4e-05 512 370 225 230400 16.7489 6.5791 30.0048 204.181 257.726 257.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1010 3.2e-05 512 235 250 471040 37.5101 13.3871 85.8005 419.448 556.394 556.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 880 0.000512 2048 100 675 34560 3.47331 48.7336 104.801 157.052 157.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 670 3.2e-05 1024 240 850 307200 105.252 26.9169 392.724 838.554 1363.68 1363.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1760 0.000256 2048 410 10225 68800 5.82125 7.04301 1596.87 209.489 1819.3 1819.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 390 0.000128 4096 155 7325 6400 91.1276 28.3691 264.188 838.846 1222.7 1222.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1770 6.4e-05 4096 300 2375 286400 46.2919 55.6625 3386.9 1695.47 5184.4 5184.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 3.2e-05 1024 350 400 491520 65.9462 26.9476 296.061 839.508 1228.67 1228.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 750 3.2e-05 2048 180 2125 448000 130.262 56.1292 2859.32 1676.87 4722.77 4722.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1900 0.000512 4096 350 3725 35520 6.61878 561.993 209.725 778.379 778.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1350 6.4e-05 512 370 225 240640 16.8596 6.72397 41.796 209.809 275.404 275.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1010 3.2e-05 512 235 250 450560 38.1072 13.1424 58.4172 412.186 522.111 522.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 880 0.000512 2048 100 675 34400 3.4712 34.3593 104.475 142.352 142.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 670 3.2e-05 1024 240 850 286720 106.352 26.4727 258.507 824.019 1215.6 1215.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1760 0.000256 2048 410 10225 68480 5.80608 7.01894 1118.16 209.042 1340.1 1340.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 390 0.000128 4096 155 7325 2560 91.0303 28.2173 74.8142 824.634 1018.88 1019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1770 6.4e-05 4096 300 2375 286400 46.126 55.5808 2373.43 1675.65 4150.86 4150.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 3.2e-05 1024 350 400 491520 65.8643 26.8841 208.936 837.843 1139.75 1139.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 750 3.2e-05 2048 180 2125 445440 130.617 56.1418 1991.72 1675.26 3853.93 3854.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1900 0.000512 4096 350 3725 35360 6.60989 391.352 209.072 607.08 607.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1350 6.4e-05 512 370 225 235520 16.6524 6.61613 29.0793 206.21 258.762 258.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1010 3.2e-05 512 235 250 454656 37.6228 13.1419 101.878 412.14 565.033 565.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 880 0.000512 2048 100 675 34560 3.47366 59.3002 104.73 167.547 167.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 670 3.2e-05 1024 240 850 294912 104.796 26.5668 459.451 824 1415.07 1415.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1760 0.000256 2048 410 10225 68928 5.82253 7.03318 1939.6 209.389 2161.93 2162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 390 0.000128 4096 155 7325 6144 90.6224 28.2829 305.659 832.544 1257.28 1257.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1770 6.4e-05 4096 300 2375 286464 46.1435 55.5736 4110.7 1675.66 5888.16 5888.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 3.2e-05 1024 350 400 491520 64.8187 26.7265 361.368 832.218 1285.35 1285.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 750 3.2e-05 2048 180 2125 448512 129.819 55.9492 3466.47 1672.35 5324.79 5324.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1900 0.000512 4096 350 3725 35520 6.61709 680.755 209.583 897 897.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1350 6.4e-05 512 370 225 233472 16.8149 6.6177 49.9287 206.162 279.734 279.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1010 3.2e-05 512 235 250 442368 38.828 13.1386 66.9045 412.651 531.771 531.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 880 0.000512 2048 100 675 34368 3.46819 39.7356 104.584 147.832 147.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 670 3.2e-05 1024 240 850 294912 104.923 26.4313 308.672 824.936 1265.21 1265.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1760 0.000256 2048 410 10225 68352 5.80608 6.99763 1303.38 208.837 1525.09 1525.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 390 0.000128 4096 155 7325 3072 90.9785 28.2195 99.3642 825.694 1044.43 1044.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1770 6.4e-05 4096 300 2375 286080 46.1761 55.582 2769.13 1676.89 4547.86 4547.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 3.2e-05 1024 350 400 479232 65.5116 26.4335 237.446 825.026 1154.63 1154.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 750 3.2e-05 2048 180 2125 442368 129.988 55.7199 2298.76 1668.04 4152.7 4152.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1900 0.000512 4096 350 3725 35328 6.61299 455.979 209.29 671.927 671.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1350 6.4e-05 512 370 225 233472 16.8445 6.61709 33.5947 206.449 263.71 263.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1010 3.2e-05 512 235 250 460800 37.1892 13.1797 103.7 412.242 566.566 566.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 880 0.000512 2048 100 675 34600 3.4857 59.433 104.876 167.836 167.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 670 3.2e-05 1024 240 850 294400 105.251 27.5811 458.805 824.131 1416.01 1416.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1760 0.000256 2048 410 10225 69000 5.85373 7.0895 1940.44 209.579 2163.04 2163.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 390 0.000128 4096 155 7325 6400 90.9246 28.3912 321.304 833.103 1273.9 1274.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1770 6.4e-05 4096 300 2375 286400 46.482 55.7429 4141.3 1676.16 5919.76 5919.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 3.2e-05 1024 350 400 486400 66.004 26.8207 357.62 837.499 1288.16 1288.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 750 3.2e-05 2048 180 2125 448000 130.319 56.1342 3463.86 1673.89 5324.4 5324.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1900 0.000512 4096 350 3725 35500 6.62528 681.815 209.547 898.039 898.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1350 6.4e-05 512 370 225 230400 17.1036 6.63616 49.3237 206.213 279.484 279.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1010 3.2e-05 512 235 250 460800 37.2194 13.1687 69.7428 412.652 533.03 533.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 880 0.000512 2048 100 675 34400 3.46538 40.1636 104.697 148.37 148.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 670 3.2e-05 1024 240 850 281600 107.835 26.5034 293.93 824.974 1253.48 1253.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1760 0.000256 2048 410 10225 68400 5.82112 7.02374 1287.06 208.948 1508.92 1509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 390 0.000128 4096 155 7325 3200 91.3089 28.2726 105.406 825.746 1050.91 1051.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1770 6.4e-05 4096 300 2375 286000 46.3646 55.7231 2769.58 1677.1 4548.84 4548.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 3.2e-05 1024 350 400 473600 66.3882 26.6709 233.206 830.087 1156.56 1156.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 750 3.2e-05 2048 180 2125 441600 130.617 55.9411 2287.61 1666.88 4141.23 4141.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1900 0.000512 4096 350 3725 35400 6.62333 455.842 209.721 672.23 672.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1350 6.4e-05 512 370 225 230400 17.1297 6.63075 33.2097 206.455 263.638 263.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1010 3.2e-05 512 235 250 458752 37.5127 13.1994 99.2481 413.968 564.178 564.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 880 0.000512 2048 100 675 34496 3.46781 57.2539 104.713 165.477 165.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 670 3.2e-05 1024 240 850 301056 104.421 26.546 456.741 827.605 1415.56 1415.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1760 0.000256 2048 410 10225 68768 5.82861 7.08794 1876.73 209.656 2099.37 2099.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 390 0.000128 4096 155 7325 7168 90.9332 28.3651 346.472 837.652 1303.6 1303.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1770 6.4e-05 4096 300 2375 286272 46.2188 55.6544 3986.09 1676.84 5764.88 5764.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 3.2e-05 1024 350 400 494592 65.2451 26.903 355.01 837.287 1284.66 1284.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 750 3.2e-05 2048 180 2125 448000 130.143 56.189 3366.71 1674.4 5227.63 5227.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1900 0.000512 4096 350 3725 35504 6.62938 658.231 209.81 874.714 874.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1350 6.4e-05 512 370 225 236544 16.6985 6.64166 49.1486 207.084 279.79 279.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1010 3.2e-05 512 235 250 430080 38.4919 13.0495 61.9754 404.464 518.231 518.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 880 0.000512 2048 100 675 34272 3.45907 37.7014 104.428 145.633 145.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 670 3.2e-05 1024 240 850 286720 103.693 26.2182 285.486 808.583 1224.23 1224.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1760 0.000256 2048 410 10225 68096 5.79174 7.00573 1215.12 208.786 1436.79 1436.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 390 0.000128 4096 155 7325 3584 90.9808 28.2423 115.452 828.711 1063.56 1063.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1770 6.4e-05 4096 300 2375 286272 46.1382 55.5869 2604.32 1677.64 4383.76 4383.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 3.2e-05 1024 350 400 487424 64.6051 26.555 227.947 827.939 1147.26 1147.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 750 3.2e-05 2048 180 2125 444416 130.62 55.9409 2182.06 1679.08 4047.89 4048.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1900 0.000512 4096 350 3725 35392 6.61155 428.396 209.83 644.883 644.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1350 6.4e-05 512 370 225 229376 16.4247 6.55901 31.3871 202.375 256.958 257.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1010 3.2e-05 512 235 250 460800 37.1895 13.1726 97.3422 412.309 560.261 560.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 880 0.000512 2048 100 675 34560 3.48365 55.8121 104.833 164.172 164.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 670 3.2e-05 1024 240 850 291840 105.659 26.4956 428.77 824.284 1385.45 1385.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1760 0.000256 2048 410 10225 68880 5.86365 7.05664 1814.68 209.662 2037.34 2037.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 390 0.000128 4096 155 7325 5760 91.3488 28.3748 270.838 835.062 1225.8 1225.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1770 6.4e-05 4096 300 2375 286320 46.3849 55.7049 3851.48 1675.79 5629.45 5629.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 3.2e-05 1024 350 400 491520 65.5379 26.872 340.103 834.656 1267.38 1267.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 750 3.2e-05 2048 180 2125 445440 130.435 56.0229 3235.43 1672 5094.08 5094.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1900 0.000512 4096 350 3725 35400 6.60851 634.795 209.15 850.597 850.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1350 6.4e-05 512 370 225 230400 17.1283 6.62733 46.2702 206.254 276.49 276.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1010 3.2e-05 512 235 250 460800 37.1655 13.16 65.3938 412.33 528.293 528.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 880 0.000512 2048 100 675 34320 3.46429 36.7971 104.504 144.807 144.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 670 3.2e-05 1024 240 850 276480 108.622 26.4751 270.12 824.318 1229.78 1229.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1760 0.000256 2048 410 10225 68640 5.82861 7.03232 1210.93 209.304 1433.17 1433.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 390 0.000128 4096 155 7325 3840 90.7854 28.2595 118.8 825.251 1063.28 1063.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1770 6.4e-05 4096 300 2375 286080 46.2336 55.6493 2576.55 1675.47 4353.99 4354.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 3.2e-05 1024 350 400 476160 66.0428 26.4744 220.185 824.407 1137.34 1137.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 750 3.2e-05 2048 180 2125 445440 130.155 55.9561 2161.9 1669 4017.2 4017.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1900 0.000512 4096 350 3725 35280 6.61498 424.651 209.121 640.433 640.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1350 6.4e-05 512 370 225 230400 17.0973 6.62704 31.433 206.304 261.675 261.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1010 3.2e-05 512 235 250 458752 38.3805 13.3402 92.7892 417.759 562.521 562.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 880 0.000512 2048 100 675 34560 3.48298 53.502 104.838 161.868 161.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 670 3.2e-05 1024 240 850 311296 104.072 26.8273 436.085 835.158 1402.39 1402.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1760 0.000256 2048 410 10225 68608 5.82064 7.08512 1723.15 209.183 1945.31 1945.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 390 0.000128 4096 155 7325 6144 90.8645 28.3232 276.048 836.26 1231.68 1231.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1770 6.4e-05 4096 300 2375 286208 46.1966 55.6083 3689.97 1675.89 5467.74 5467.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 3.2e-05 1024 350 400 491520 65.5668 26.841 323.819 835.156 1251.59 1251.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 750 3.2e-05 2048 180 2125 446464 130.031 56.0786 3088.04 1673.19 4947.54 4947.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1900 0.000512 4096 350 3725 35456 6.61536 608.15 211.809 826.62 826.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1350 6.4e-05 512 370 225 237568 16.9926 6.71232 45.6783 208.983 278.575 278.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1010 3.2e-05 512 235 250 458752 38.4001 13.3415 65.9841 417.903 535.88 536.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 880 0.000512 2048 100 675 34304 3.46438 37.521 104.516 145.543 145.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 670 3.2e-05 1024 240 850 294912 107.132 26.8208 292.316 835.457 1261.96 1262.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1760 0.000256 2048 410 10225 68608 5.82042 7.03488 1229.35 209.551 1451.83 1451.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 390 0.000128 4096 155 7325 4096 91.582 28.3197 126.65 836.465 1083.19 1083.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1770 6.4e-05 4096 300 2375 285696 46.2307 55.5953 2639.87 1674.75 4416.52 4416.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 3.2e-05 1024 350 400 491520 65.5744 26.8285 230.61 835.619 1158.84 1159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 750 3.2e-05 2048 180 2125 442368 130.965 55.8776 2186.65 1670.82 4044.51 4044.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1900 0.000512 4096 350 3725 35328 6.61069 435.564 209.502 651.72 651.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1350 6.4e-05 512 370 225 229376 17.6089 6.70518 31.7867 209.095 265.409 265.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1010 3.2e-05 512 235 256 458752 38.4059 13.343 117.266 418.046 587.314 587.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 880 0.000512 2048 100 672 34688 3.48733 38.437 104.961 146.931 146.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 670 3.2e-05 1024 240 864 299008 106.213 27.007 306.946 835.738 1276.16 1276.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1760 0.000256 2048 410 10208 69056 5.82861 7.04931 1267.34 209.792 1490.09 1490.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 390 0.000128 4096 155 7328 6144 91.0028 28.3236 201.012 838.646 1159.14 1159.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1770 6.4e-05 4096 300 2368 286784 46.2029 55.5889 2723.12 1677.46 4502.44 4502.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1280 3.2e-05 1024 350 384 483328 67.5404 26.875 413.958 840.445 1349.04 1349.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 750 3.2e-05 2048 180 2112 448512 130.257 55.9799 2271.61 1676.72 4134.76 4134.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1900 0.000512 4096 350 3712 35584 6.64909 444.857 209.75 661.304 661.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1350 6.4e-05 512 370 224 235520 17.2146 6.70746 54.0991 209.094 287.327 287.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1010 3.2e-05 512 235 256 458752 38.466 13.3498 121.885 418.105 592.054 592.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 880 0.000512 2048 100 672 34624 3.47709 68.8139 104.893 177.229 177.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 670 3.2e-05 1024 240 864 294912 107.024 26.8311 195.629 835.873 1165.6 1165.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1760 0.000256 2048 410 10208 68864 5.83066 7.03478 813.571 209.552 1036.06 1036.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 390 0.000128 4096 155 7328 5120 91.1734 28.3274 108.58 836.278 1064.52 1064.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1770 6.4e-05 4096 300 2368 286592 46.4053 55.6249 4516.19 1677.28 6295.59 6295.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1280 3.2e-05 1024 350 384 479232 67.772 26.8275 415.864 836.013 1346.7 1346.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 750 3.2e-05 2048 180 2112 448512 130.306 55.978 1464.13 1681.05 3331.66 3331.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1900 0.000512 4096 350 3712 35520 6.61872 285.426 209.601 501.689 501.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1350 6.4e-05 512 370 224 233472 17.3652 6.70957 54.0923 209.135 287.522 287.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1010 3.2e-05 512 235 256 460800 38.4887 13.4046 73.9283 419.46 545.529 545.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 880 0.000512 2048 100 672 34680 3.48979 38.9629 104.972 147.469 147.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 670 3.2e-05 1024 240 864 296960 107.371 26.9476 311.448 838.571 1284.59 1284.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1760 0.000256 2048 410 10208 69040 5.8673 7.11024 1294.87 209.835 1517.76 1517.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 390 0.000128 4096 155 7328 6400 91.39 28.4019 215.142 838.732 1173.83 1173.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1770 6.4e-05 4096 300 2368 286720 46.4337 55.6975 2755.33 1678.52 4536.06 4536.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1280 3.2e-05 1024 350 384 483840 67.5773 26.9436 423.043 842.57 1360.35 1360.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 750 3.2e-05 2048 180 2112 448000 130.753 56.1411 2320.89 1676.93 4184.93 4185.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1900 0.000512 4096 350 3712 35560 6.61744 455.297 209.684 671.644 671.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1350 6.4e-05 512 370 224 235520 17.3883 6.72611 56.6355 209.805 290.776 290.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1010 3.2e-05 512 235 256 460800 38.6303 13.3901 113.878 419.161 585.314 585.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 880 0.000512 2048 100 672 34640 3.49184 25.3267 104.976 133.839 133.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 670 3.2e-05 1024 240 864 296960 107.252 26.9323 201.698 837.963 1174.1 1174.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1760 0.000256 2048 410 10208 68800 5.83066 7.02922 832.55 209.403 1054.89 1054.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 390 0.000128 4096 155 7328 6400 91.2048 28.3822 139.084 838.338 1097.17 1097.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1770 6.4e-05 4096 300 2368 286560 46.2828 55.679 1774.47 1676.48 3552.98 3553.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1280 3.2e-05 1024 350 384 481280 67.7385 26.921 423.164 838.055 1356.1 1356.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 750 3.2e-05 2048 180 2112 448000 130.417 56.0524 1499.11 1675.71 3361.5 3361.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1900 0.000512 4096 350 3712 35520 6.62733 292.335 209.509 508.513 508.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1350 6.4e-05 512 370 224 235520 17.3426 6.71949 54.1008 213.455 291.832 292.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 1010 3.2e-05 512 235 256 454656 38.384 13.3125 76.011 416.267 544.223 544.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 880 0.000512 2048 100 672 34656 3.4921 42.565 104.817 150.918 150.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 670 3.2e-05 1024 240 864 294912 106.647 26.7526 336.806 832.179 1302.63 1302.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1760 0.000256 2048 410 10208 69024 5.83302 7.04307 1400.65 209.535 1623.14 1623.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 390 0.000128 4096 155 7328 6144 91.21 28.3447 223.099 836.453 1179.29 1179.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1770 6.4e-05 4096 300 2368 286656 46.2438 55.6567 2977.97 1676.18 4756.13 4756.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 3.2e-05 1024 350 384 482304 67.0026 26.8943 251.283 839.98 1185.37 1185.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 750 3.2e-05 2048 180 2112 446976 130.372 55.9906 2510.62 1672.36 4369.54 4369.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1900 0.000512 4096 350 3712 35568 6.62602 492.073 209.541 708.286 708.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1350 6.4e-05 512 370 224 233472 17.2034 6.6848 35.5359 208.21 267.852 268.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1010 3.2e-05 512 235 256 442368 38.8243 13.1446 52.5678 412.156 516.94 517.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 880 0.000512 2048 100 672 34560 3.47571 27.6954 104.684 135.898 135.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 670 3.2e-05 1024 240 864 282624 107.33 26.4294 208.546 823.961 1166.51 1166.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1760 0.000256 2048 410 10208 68928 5.82272 7.03283 895.117 209.463 1117.51 1117.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 390 0.000128 4096 155 7328 4608 91.0573 28.3004 107.337 832.686 1059.54 1059.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1770 6.4e-05 4096 300 2368 286656 46.1499 55.5905 1895.69 1676.13 3673.64 3673.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1280 3.2e-05 1024 350 384 479232 66.8524 26.7295 444.702 832.17 1370.67 1370.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 750 3.2e-05 2048 180 2112 445440 130.311 55.9098 1597.57 1672.39 3456.39 3456.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1900 0.000512 4096 350 3712 35520 6.62464 313.004 213.576 533.247 533.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1350 6.4e-05 512 370 224 227328 17.2581 6.61136 29.0687 206.168 259.313 259.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1010 3.2e-05 512 235 256 458752 38.569 13.3919 75.8224 418.455 546.484 546.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 880 0.000512 2048 100 672 34664 3.48861 42.4115 104.89 150.834 150.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 670 3.2e-05 1024 240 864 293888 108.049 26.9307 330.445 836.547 1302.22 1302.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1760 0.000256 2048 410 10208 68992 5.8545 7.05152 1377.13 209.662 1599.77 1599.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 390 0.000128 4096 155 7328 5376 91.668 28.38 191.896 836.807 1148.93 1149.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1770 6.4e-05 4096 300 2368 286720 46.3913 55.7038 2924.62 1676.58 4703.37 4703.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 3.2e-05 1024 350 384 480256 67.383 26.9268 246.515 839.704 1180.75 1180.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 750 3.2e-05 2048 180 2112 448000 130.518 56.1372 2465.25 1672.86 4324.97 4325.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1900 0.000512 4096 350 3712 35560 6.6272 482.036 215.019 703.727 703.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1350 6.4e-05 512 370 224 232960 17.429 6.72618 34.9074 209.299 268.573 268.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 1010 3.2e-05 512 235 256 444416 38.972 13.2043 48.2183 413.973 514.619 514.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 880 0.000512 2048 100 672 34608 3.49536 27.4006 104.969 135.91 135.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 670 3.2e-05 1024 240 864 286720 107.195 26.5523 205.896 827.596 1167.48 1167.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1760 0.000256 2048 410 10208 68768 5.82781 7.08842 878.794 209.813 1101.6 1101.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 390 0.000128 4096 155 7328 5376 91.4317 28.3624 123.734 837.712 1081.41 1081.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1770 6.4e-05 4096 300 2368 286496 46.2571 55.6631 1888.82 1677.32 3668.14 3668.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 3.2e-05 1024 350 384 480256 67.2763 26.9009 161.088 837.194 1092.67 1092.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 750 3.2e-05 2048 180 2112 448000 130.234 55.9841 1581.21 1678.03 3445.65 3445.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1900 0.000512 4096 350 3712 35504 6.62909 308.218 209.746 524.64 524.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1350 6.4e-05 512 370 224 229376 17.2487 6.64854 22.5971 207.086 253.793 253.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1010 3.2e-05 512 235 256 451584 39.2436 13.3877 46.2164 418.778 517.868 518.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 880 0.000512 2048 100 672 34440 3.46912 22.5788 104.656 130.746 130.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 670 3.2e-05 1024 240 864 279552 110.464 27.0972 164.813 837.203 1139.83 1140.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1760 0.000256 2048 410 10208 68880 5.85523 7.08048 723.859 209.786 946.657 946.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 390 0.000128 4096 155 7328 5376 91.7107 28.4085 101.878 837.928 1060.08 1060.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1770 6.4e-05 4096 300 2368 286272 46.3503 55.7036 1560.57 1676.4 3339.1 3339.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1280 3.2e-05 1024 350 384 473088 68.7739 26.9236 420.555 837.267 1353.75 1353.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 750 3.2e-05 2048 180 2112 446208 130.642 56.0478 1293.59 1677.49 3157.97 3158.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1900 0.000512 4096 350 3712 35448 6.62749 253.542 209.755 469.969 470.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1350 6.4e-05 512 370 224 225792 18.0454 6.73398 53.982 209.517 288.501 288.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1010 3.2e-05 512 235 256 458752 38.3836 13.3448 77.1478 417.71 546.853 547.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 880 0.000512 2048 100 672 34624 3.47955 43.0844 104.789 151.398 151.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 670 3.2e-05 1024 240 864 294912 107.062 26.8186 333.684 835.083 1314.18 1314.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1760 0.000256 2048 410 10208 68864 5.82768 7.04102 1330.43 209.348 1552.72 1552.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 390 0.000128 4096 155 7328 5120 91.2014 28.3132 182.681 835.306 1137.68 1137.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1770 6.4e-05 4096 300 2368 286592 46.2418 55.5973 2998.29 1675.54 4775.74 4775.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 3.2e-05 1024 350 384 479232 67.169 26.8224 251.152 835.247 1180.61 1180.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 750 3.2e-05 2048 180 2112 448512 130.291 56.0824 2490.23 1675.4 4352.21 4352.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1900 0.000512 4096 350 3712 35520 6.61709 466.807 209.4 682.868 682.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1350 6.4e-05 512 370 224 233472 17.2877 6.7031 35.7699 208.936 268.907 269.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1010 3.2e-05 512 235 256 458752 38.3604 13.3427 53.1848 417.751 522.888 523.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 880 0.000512 2048 100 672 34560 3.48061 29.4114 104.79 137.724 137.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 670 3.2e-05 1024 240 864 294912 107.083 26.8244 224.527 835.162 1193.84 1194.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1760 0.000256 2048 410 10208 68608 5.80854 7.02794 847.098 209.179 1069.19 1069.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 390 0.000128 4096 155 7328 4096 91.5586 28.316 96.2542 835.647 1051.96 1052.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1770 6.4e-05 4096 300 2368 286464 46.2273 55.5833 2037.76 1676.73 3816.39 3816.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 3.2e-05 1024 350 384 475136 67.9161 26.8288 169.921 835.253 1100.13 1100.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 750 3.2e-05 2048 180 2112 446464 130.178 55.9049 1659.15 1674.3 3519.73 3519.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1900 0.000512 4096 350 3712 35456 6.61344 297.926 209.398 513.982 514.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1350 6.4e-05 512 370 224 229376 17.5997 6.7111 24.1689 208.977 257.671 257.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1010 3.2e-05 512 235 256 442368 38.8417 13.1456 46.0904 412.28 510.603 510.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 880 0.000512 2048 100 672 34368 3.46458 24.474 104.44 132.422 132.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 670 3.2e-05 1024 240 864 270336 109.469 26.4356 171.014 824.212 1131.39 1131.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1760 0.000256 2048 410 10208 68352 5.7999 7.00275 707.97 208.647 929.497 929.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 390 0.000128 4096 155 7328 3072 90.9783 28.2419 62.2804 825.187 1006.84 1006.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1770 6.4e-05 4096 300 2368 286464 46.2152 55.5869 1676.93 1676.14 3454.97 3455.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 3.2e-05 1024 350 384 466944 67.6766 26.4377 377.267 824.486 1296.08 1296.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 750 3.2e-05 2048 180 2112 442368 129.961 55.656 1357.46 1669 3212.28 3212.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1900 0.000512 4096 350 3712 35328 6.6065 247.809 209.045 463.504 463.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1350 6.4e-05 512 370 224 221184 17.7529 6.61392 19.6307 206.259 250.465 250.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1010 3.2e-05 512 235 256 451584 38.3732 13.228 107.462 414.192 573.501 573.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 880 0.000512 2048 100 672 34632 3.49347 61.0555 104.81 169.402 169.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 670 3.2e-05 1024 240 864 285696 107.797 26.6206 465.134 828.036 1427.83 1428.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1760 0.000256 2048 410 10208 68976 5.86195 7.05536 1987.25 209.581 2209.83 2209.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 390 0.000128 4096 155 7328 5760 91.3374 28.375 298.007 834.49 1252.38 1252.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1770 6.4e-05 4096 300 2368 286560 46.3811 55.7157 4190.88 1675.28 5968.34 5968.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 3.2e-05 1024 350 384 479232 67.166 26.8753 351.734 834.267 1280.26 1280.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 750 3.2e-05 2048 180 2112 446976 130.531 56.1357 3536.92 1674.47 5398.25 5398.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1900 0.000512 4096 350 3712 35496 6.61504 692.117 209.263 908.038 908.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1350 6.4e-05 512 370 224 230400 17.2659 6.65805 49.5499 207.183 280.865 281.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1010 3.2e-05 512 235 256 442368 38.0843 13.0724 68.9762 408.527 528.912 529.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 880 0.000512 2048 100 672 34560 3.48979 38.3921 104.938 146.863 146.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 670 3.2e-05 1024 240 864 276480 107.039 26.2535 286.565 816.908 1237.02 1237.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1760 0.000256 2048 410 10208 68544 5.82077 7.02403 1271.43 209.246 1493.6 1493.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 390 0.000128 4096 155 7328 4608 90.9158 28.3054 147.802 829.648 1096.85 1097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1770 6.4e-05 4096 300 2368 286272 46.2196 55.6421 2701.57 1676.86 4480.37 4480.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 3.2e-05 1024 350 384 470016 67.4843 26.9088 221.719 829.184 1145.52 1145.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 750 3.2e-05 2048 180 2112 442368 130.747 55.8899 2238.28 1674.52 4099.63 4099.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1900 0.000512 4096 350 3712 35424 6.61846 449.166 209.508 665.337 665.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1350 6.4e-05 512 370 224 221184 17.451 6.57661 31.3913 204.374 260.009 260.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1010 3.2e-05 512 235 256 442368 38.1411 14.3746 57.2732 408.199 518.234 518.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 880 0.000512 2048 100 672 34344 3.46726 31.7956 104.444 139.749 139.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 670 3.2e-05 1024 240 864 276480 107.148 26.3004 237.194 816.046 1186.92 1187.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1760 0.000256 2048 410 10208 68688 5.8409 7.03619 1054.71 209.24 1276.9 1276.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 390 0.000128 4096 155 7328 3456 91.8935 28.3828 94.5604 835.417 1050.43 1050.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1770 6.4e-05 4096 300 2368 285984 46.3849 55.7065 2214.55 1674.09 3990.81 3990.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 3.2e-05 1024 350 384 470016 68.5522 26.9076 183.924 834.566 1114.16 1114.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 750 3.2e-05 2048 180 2112 442368 130.99 56.0131 1851.39 1668.92 3707.51 3707.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1900 0.000512 4096 350 3712 35208 6.57402 366.304 208.533 581.455 581.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1350 6.4e-05 512 370 224 221184 17.481 6.58301 26.1235 204.228 254.624 254.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1010 3.2e-05 512 235 256 460800 38.4019 13.3879 103.027 419.101 574.163 574.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 880 0.000512 2048 100 672 34640 3.49414 56.765 104.921 165.224 165.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 670 3.2e-05 1024 240 864 296960 107.18 26.9165 450.463 838.014 1422.82 1423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1760 0.000256 2048 410 10208 68800 5.82451 7.03306 1860.53 209.307 2082.78 2082.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 390 0.000128 4096 155 7328 6400 91.1399 28.3808 311.01 838.142 1268.85 1268.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1770 6.4e-05 4096 300 2368 286560 46.2398 55.6663 3947.27 1675.69 5724.94 5725.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 3.2e-05 1024 350 384 481280 67.2484 26.9212 330.709 837.898 1263 1263.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 750 3.2e-05 2048 180 2112 448000 130.176 56.0988 3317.52 1675.56 5179.55 5179.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1900 0.000512 4096 350 3712 35520 6.61597 652.761 209.484 868.905 868.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1350 6.4e-05 512 370 224 235520 17.2763 6.72154 47.9742 209.636 281.819 281.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1010 3.2e-05 512 235 256 450560 38.0817 13.1444 67.9809 412.286 531.746 531.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 880 0.000512 2048 100 672 34560 3.48774 38.8164 104.881 147.229 147.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 670 3.2e-05 1024 240 864 286720 106.37 26.4396 291.253 824.229 1248.55 1248.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1760 0.000256 2048 410 10208 68480 5.81018 7.05536 1236.64 209.099 1458.69 1458.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 390 0.000128 4096 155 7328 2560 91.1083 28.215 83.2891 824.84 1027.63 1027.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1770 6.4e-05 4096 300 2368 286400 46.1396 55.593 2651.69 1676.07 4429.58 4429.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 3.2e-05 1024 350 384 481280 67.1611 26.8859 220.919 838.051 1153.24 1153.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 750 3.2e-05 2048 180 2112 445440 130.613 56.0198 2207.75 1688.1 4082.69 4082.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1900 0.000512 4096 350 3712 35360 6.60275 437.474 209.064 653.186 653.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1350 6.4e-05 512 370 224 225280 17.4596 6.61523 30.9092 206.259 261.456 261.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1010 3.2e-05 512 235 256 430080 40.0012 13.1525 54.7898 412.276 520.466 520.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 880 0.000512 2048 100 672 34320 3.46768 32.0026 104.434 139.948 140.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 670 3.2e-05 1024 240 864 276480 108.641 26.4707 235.8 824.205 1195.36 1195.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1760 0.000256 2048 410 10208 68640 5.83136 7.04314 1046.73 209.281 1268.96 1269.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 390 0.000128 4096 155 7328 3840 90.7731 28.242 103.411 825.145 1047.74 1047.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1770 6.4e-05 4096 300 2368 286080 46.2381 55.6472 2234.51 1674.52 4011 4011.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 3.2e-05 1024 350 384 460800 68.2552 26.4724 178.562 824.191 1097.69 1097.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 750 3.2e-05 2048 180 2112 445440 130.209 56.0003 1858.24 1672.9 3717.54 3717.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1900 0.000512 4096 350 3712 35280 6.59901 369.021 209.025 584.688 584.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1350 6.4e-05 512 370 224 230400 17.1055 6.62118 26.7771 206.276 256.992 257.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1010 3.2e-05 512 235 256 442368 38.8084 13.1384 94.3275 412.137 558.66 558.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 880 0.000512 2048 100 672 34560 3.4816 53.8506 104.677 162.051 162.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 670 3.2e-05 1024 240 864 282624 107.35 26.4253 408.175 823.931 1366.13 1366.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1760 0.000256 2048 410 10208 68928 5.82509 7.03283 1765.31 209.385 1987.63 1987.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 390 0.000128 4096 155 7328 4608 91.1 28.2816 209.965 832.527 1162.06 1162.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1770 6.4e-05 4096 300 2368 286656 46.1575 55.5869 3718.16 1675.62 5495.61 5495.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 3.2e-05 1024 350 384 479232 66.5646 26.7336 313.782 836.356 1243.66 1243.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 750 3.2e-05 2048 180 2112 445440 130.295 55.9328 3126.56 1672.32 4985.31 4985.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1900 0.000512 4096 350 3712 35520 6.62528 615.146 209.517 831.339 831.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1350 6.4e-05 512 370 224 227328 17.2517 6.61674 43.6998 206.158 273.936 274.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1010 3.2e-05 512 235 256 442368 38.8634 13.1481 62.0012 412.673 526.936 527.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 880 0.000512 2048 100 672 34368 3.46925 35.1232 104.523 143.157 143.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 670 3.2e-05 1024 240 864 270336 109.566 26.438 254.362 824.859 1215.47 1215.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1760 0.000256 2048 410 10208 68352 5.80973 7.00275 1157.97 208.818 1379.68 1379.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 390 0.000128 4096 155 7328 3072 90.9727 28.2247 93.9017 825.613 1038.89 1039.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1770 6.4e-05 4096 300 2368 286464 46.209 55.5889 2426.55 1676.76 4205.19 4205.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 3.2e-05 1024 350 384 466944 67.2028 26.4329 199.882 824.964 1118.7 1118.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 750 3.2e-05 2048 180 2112 442368 130.006 55.6924 2025.67 1665.99 3877.55 3877.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1900 0.000512 4096 350 3712 35328 6.60445 400.974 209.201 616.824 616.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1350 6.4e-05 512 370 224 221184 17.7685 6.6232 28.3806 206.438 259.42 259.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1010 3.2e-05 512 235 256 405504 39.1025 12.8254 49.1846 396.273 497.633 497.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 880 0.000512 2048 100 672 34272 3.46461 30.4294 104.547 138.482 138.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 670 3.2e-05 1024 240 864 258048 105.55 25.813 211.123 792.188 1134.91 1135.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1760 0.000256 2048 410 10208 68544 5.81018 7.08198 987.971 209.64 1210.58 1210.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 390 0.000128 4096 155 7328 0 28.1316 0.005664 818.294 846.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1770 6.4e-05 4096 300 2368 286272 46.1392 83.7165 2093.27 2495.93 4719.23 3872.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 3.2e-05 1024 350 384 460800 66.7426 26.2455 170.682 816.927 1080.81 1080.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 750 3.2e-05 2048 180 2112 433152 131.063 55.3576 1714.42 1658.35 3559.39 3559.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1900 0.000512 4096 350 3712 35136 6.57818 343.362 208.74 558.724 558.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1350 6.4e-05 512 370 224 202752 17.7388 6.53722 22.5637 198.291 245.343 245.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1010 3.2e-05 512 235 256 448000 38.3677 13.1842 94.055 412.542 558.398 558.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 880 0.000512 2048 100 672 34600 3.49174 53.1367 104.896 161.567 161.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 670 3.2e-05 1024 240 864 281600 107.788 26.5074 399.453 824.739 1358.74 1358.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1760 0.000256 2048 410 10208 69000 5.85885 7.05331 1731.3 209.736 1954.02 1954.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 390 0.000128 4096 155 7328 4800 91.641 28.3848 215.99 833.753 1169.95 1170.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1770 6.4e-05 4096 300 2368 286600 46.4732 55.7273 3666.77 1677.41 5446.46 5446.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 3.2e-05 1024 350 384 480000 66.7971 26.8165 307.759 833.325 1234.91 1235.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 750 3.2e-05 2048 180 2112 448000 130.374 56.2249 3090.13 1679.1 4956.03 4956.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1900 0.000512 4096 350 3712 35500 6.61504 606.91 209.639 823.209 823.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1350 6.4e-05 512 370 224 230400 17.1079 6.63696 43.8319 206.369 274.158 274.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1010 3.2e-05 512 235 256 435200 39.606 13.1715 64.0524 412.695 529.779 529.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 880 0.000512 2048 100 672 34400 3.47136 36.8655 104.655 145.033 145.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 670 3.2e-05 1024 240 864 281600 107.854 26.4979 278.41 825.05 1238.05 1238.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1760 0.000256 2048 410 10208 68400 5.81955 7.01546 1207.57 208.967 1429.45 1429.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 390 0.000128 4096 155 7328 3200 91.3053 28.2722 100.74 825.821 1046.31 1046.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1770 6.4e-05 4096 300 2368 286000 46.3701 55.7179 2586.91 1676.13 4365.21 4365.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 3.2e-05 1024 350 384 473600 66.4011 26.5018 214.044 828.348 1135.51 1135.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 750 3.2e-05 2048 180 2112 441600 130.657 55.8581 2143.21 1667.06 3996.97 3997.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1900 0.000512 4096 350 3712 35400 6.61914 429.826 209.677 646.165 646.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1350 6.4e-05 512 370 224 230400 17.1274 6.63344 31.1775 206.472 261.622 261.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1010 3.2e-05 512 235 256 422400 40.883 13.1788 51.9916 412.764 519.064 519.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 880 0.000512 2048 100 672 34200 3.45907 30.9551 104.389 138.844 138.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 670 3.2e-05 1024 240 864 268800 110.214 26.5155 222.085 825.193 1184.25 1184.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1760 0.000256 2048 410 10208 68400 5.84 7.03693 999.41 208.701 1221.06 1221.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 390 0.000128 4096 155 7328 0 28.299 0.004544 826.377 854.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1770 6.4e-05 4096 300 2368 286200 46.4445 84.0309 2135.55 2503.67 4769.86 3915.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 3.2e-05 1024 350 384 460800 68.4418 26.5198 172.382 825.19 1092.75 1092.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 750 3.2e-05 2048 180 2112 441600 132.268 56.234 1769.84 1675.94 3634.47 3634.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1900 0.000512 4096 350 3712 35100 6.56195 348.468 212.271 567.345 567.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1350 6.4e-05 512 370 224 230400 17.1557 6.63552 25.885 206.547 256.429 256.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1010 3.2e-05 512 235 256 444416 38.9452 13.1972 90.0069 413.969 556.37 556.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 880 0.000512 2048 100 672 34608 3.48867 51.1147 104.962 159.609 159.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 670 3.2e-05 1024 240 864 286720 107.226 26.5472 394.485 827.591 1356.1 1356.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1760 0.000256 2048 410 10208 68768 5.8327 7.03898 1696.48 209.66 1919.09 1919.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 390 0.000128 4096 155 7328 5376 91.5028 28.3604 232.279 837.665 1189.99 1190.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1770 6.4e-05 4096 300 2368 286496 46.2296 55.6605 3591.98 1676.85 5370.81 5370.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 3.2e-05 1024 350 384 480256 67.2804 26.897 301.127 837.27 1232.8 1232.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 750 3.2e-05 2048 180 2112 448000 130.113 56.1405 3026.24 1676.5 4889.2 4889.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1900 0.000512 4096 350 3712 35504 6.62547 594.209 209.746 810.628 810.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1350 6.4e-05 512 370 224 229376 17.2537 6.64144 42.5715 207.085 273.765 273.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1010 3.2e-05 512 235 256 430080 38.4318 13.0462 61.7243 408.052 521.496 521.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 880 0.000512 2048 100 672 34496 3.48774 35.9813 105.902 145.414 145.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 670 3.2e-05 1024 240 864 258048 108.643 26.2675 249.317 815.756 1200.23 1200.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1760 0.000256 2048 410 10208 68096 5.79805 6.99584 1182.97 210.623 1406.46 1406.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 390 0.000128 4096 155 7328 3584 90.9983 28.2544 109.936 836.073 1065.44 1065.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1770 6.4e-05 4096 300 2368 286272 46.169 55.5862 2516.37 1693.06 4311.26 4311.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 3.2e-05 1024 350 384 473088 66.6071 26.5171 208.007 835.187 1136.53 1136.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 750 3.2e-05 2048 180 2112 444416 130.615 55.9449 2102.44 1689.5 3978.69 3978.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1900 0.000512 4096 350 3712 35392 6.62371 415.494 211.626 633.789 633.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1350 6.4e-05 512 370 224 215040 17.5244 6.56019 28.2043 204.158 256.647 256.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1010 3.2e-05 512 235 256 430080 38.5383 13.0514 50.9421 404.59 507.369 507.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 880 0.000512 2048 100 672 34272 3.47379 29.6689 104.644 137.829 137.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 670 3.2e-05 1024 240 864 258048 108.751 26.3496 205.65 808.512 1149.5 1149.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1760 0.000256 2048 410 10208 67872 5.79994 6.99187 955.519 208.413 1176.8 1176.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 390 0.000128 4096 155 7328 5376 91.5033 28.3807 140.333 838.732 1099.12 1099.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1770 6.4e-05 4096 300 2368 285600 46.2215 55.6532 2045.37 1675.99 3823.31 3823.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 3.2e-05 1024 350 384 473088 68.368 26.9128 171.755 839.715 1106.96 1107.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 750 3.2e-05 2048 180 2112 440832 131.939 56.023 1703.92 1674.57 3566.64 3566.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1900 0.000512 4096 350 3712 35280 6.6271 338.746 209.705 555.124 555.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1350 6.4e-05 512 370 224 215040 17.5533 6.5703 23.713 202.385 250.435 250.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1010 3.2e-05 512 235 256 445440 38.6561 13.1686 88.1124 412.158 552.34 552.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 880 0.000512 2048 100 672 34560 3.47315 50.1862 104.744 158.445 158.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 670 3.2e-05 1024 240 864 276480 108.776 26.4984 368.963 823.963 1328.44 1328.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1760 0.000256 2048 410 10208 68880 5.85053 7.08198 1655.45 209.582 1878.03 1878.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 390 0.000128 4096 155 7328 5760 91.3807 28.3687 245.745 834.715 1200.38 1200.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1770 6.4e-05 4096 300 2368 286560 46.3483 55.7155 3559.1 1675.64 5336.88 5336.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 3.2e-05 1024 350 384 476160 67.7509 26.8723 288.933 834.435 1218.2 1218.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 750 3.2e-05 2048 180 2112 445440 130.476 55.9433 2968 1668.34 4822.94 4823.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1900 0.000512 4096 350 3712 35400 6.6089 588.319 209.003 803.974 804.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1350 6.4e-05 512 370 224 230400 17.1167 6.63574 42.4844 206.173 272.624 272.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1010 3.2e-05 512 235 256 430080 40.0046 13.1621 61.7372 412.334 527.485 527.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 880 0.000512 2048 100 672 34320 3.45859 36.3541 104.447 144.303 144.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 670 3.2e-05 1024 240 864 276480 108.622 26.4745 267.653 824.324 1227.32 1227.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1760 0.000256 2048 410 10208 68640 5.83741 7.0369 1180.3 209.302 1402.55 1402.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 390 0.000128 4096 155 7328 3840 90.796 28.2468 120.784 825.26 1065.27 1065.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1770 6.4e-05 4096 300 2368 286080 46.2335 55.6477 2497.63 1674.77 4274.35 4274.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 3.2e-05 1024 350 384 460800 68.2857 26.4657 203.175 824.421 1122.56 1122.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 750 3.2e-05 2048 180 2112 445440 130.196 55.8879 2103.05 1672.69 3962.02 3962.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1900 0.000512 4096 350 3712 35280 6.60525 411.241 209.052 626.945 627.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1350 6.4e-05 512 370 224 230400 17.1049 6.62694 30.1939 206.305 260.444 260.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1010 3.2e-05 512 235 256 414720 39.6129 13.0601 49.7074 402.501 505.121 505.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 880 0.000512 2048 100 672 34200 3.4632 29.9421 104.546 137.991 138.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 670 3.2e-05 1024 240 864 230400 113.739 26.3055 185.36 804.647 1130.29 1130.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1760 0.000256 2048 410 10208 68400 5.8384 7.1047 973.082 209.823 1195.92 1196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 390 0.000128 4096 155 7328 5760 91.4101 28.3873 152.632 836.986 1109.6 1109.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1770 6.4e-05 4096 300 2368 285840 46.3546 55.705 2091.14 1676.34 3869.62 3869.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 3.2e-05 1024 350 384 460800 70.0337 26.8838 170.02 835.554 1102.7 1102.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 750 3.2e-05 2048 180 2112 437760 132.403 56.0198 1715.13 1675.16 3578.9 3579.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1900 0.000512 4096 350 3712 34920 6.53926 341.964 207.962 556.508 556.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1350 6.4e-05 512 370 224 207360 17.9883 6.56342 23.3142 201.427 249.498 249.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1010 3.2e-05 512 235 256 458752 38.383 13.341 91.8921 418.048 561.907 562.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 880 0.000512 2048 100 672 34560 3.47709 50.8375 104.863 159.219 159.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 670 3.2e-05 1024 240 864 294912 107.056 26.8154 401.504 835.744 1371.36 1371.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1760 0.000256 2048 410 10208 68608 5.81363 7.02646 1654.81 209.328 1877.06 1877.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 390 0.000128 4096 155 7328 4096 91.5841 28.3116 177.764 836.236 1134.07 1134.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1770 6.4e-05 4096 300 2368 286464 46.2152 55.5827 3518.59 1677.85 5298.32 5298.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 3.2e-05 1024 350 384 475136 67.8958 26.8329 292.73 835.903 1223.58 1223.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 750 3.2e-05 2048 180 2112 446464 130.078 55.8961 2964.67 1671.28 4822.12 4822.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1900 0.000512 4096 350 3712 35456 6.61875 581.27 209.542 797.476 797.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1350 6.4e-05 512 370 224 229376 17.5942 6.70797 41.7398 209.128 275.382 275.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1010 3.2e-05 512 235 256 458752 38.3952 13.3522 63.1496 418.196 533.347 533.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 880 0.000512 2048 100 672 34304 3.47296 34.5907 104.534 142.641 142.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 670 3.2e-05 1024 240 864 294912 107.114 26.8183 272.84 836.037 1243.05 1243.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1760 0.000256 2048 410 10208 68608 5.82691 7.06365 1124.51 209.7 1347.17 1347.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 390 0.000128 4096 155 7328 4096 91.6081 28.3178 122.698 837.029 1079.83 1079.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1770 6.4e-05 4096 300 2368 285696 46.2165 55.5848 2381.07 1675.22 4158.17 4158.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 3.2e-05 1024 350 384 475136 67.9358 26.8243 199.362 836.115 1130.45 1130.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 750 3.2e-05 2048 180 2112 442368 130.971 55.8788 1993.66 1671.84 3852.54 3852.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1900 0.000512 4096 350 3712 35328 6.61114 392.294 209.568 608.518 608.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1350 6.4e-05 512 370 224 229376 17.6267 6.70925 28.6864 209.254 262.487 262.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1010 3.2e-05 512 235 256 393216 40.2556 12.841 48.6279 395.958 497.928 498.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 880 0.000512 2048 100 672 34176 3.47066 30.7446 104.447 138.706 138.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 670 3.2e-05 1024 240 864 245760 107.534 25.8113 204.045 791.571 1129.21 1129.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1760 0.000256 2048 410 10208 68352 5.81629 7.02464 1010.26 209.184 1232.36 1232.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 390 0.000128 4096 155 7328 0 28.2315 0.006144 826.044 854.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1770 6.4e-05 4096 300 2368 285696 46.1885 83.8377 2181.04 2500.55 4811.78 3957.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 3.2e-05 1024 350 384 466944 67.2723 26.4421 177.648 824.516 1096.09 1096.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 750 3.2e-05 2048 180 2112 430080 130.797 55.2411 1757.34 1653.26 3596.83 3597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1900 0.000512 4096 350 3712 34944 6.55187 357.45 208.019 572.067 572.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1350 6.4e-05 512 370 224 196608 18.2633 6.53434 22.5682 198.172 245.751 245.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1010 3.2e-05 512 235 240 425984 41.4514 13.3407 100.608 418.049 573.702 573.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 880 0.000512 2048 100 680 34624 3.48944 39.5017 104.928 147.963 148.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 670 3.2e-05 1024 240 840 307200 104.841 27.0418 316.603 835.737 1284.47 1284.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1760 0.000256 2048 410 10240 69056 5.83277 7.04006 1292.51 209.783 1515.25 1515.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 390 0.000128 4096 155 7320 6144 90.9962 28.3315 204.316 838.631 1162.44 1162.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1770 6.4e-05 4096 300 2400 286464 46.1988 55.5977 2800.33 1677.46 4579.67 4579.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1280 3.2e-05 1024 350 400 471040 69.2464 26.8786 424.685 838.577 1359.6 1359.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 750 3.2e-05 2048 180 2120 449536 130.17 56.0175 2325.64 1676.73 4188.76 4188.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1900 0.000512 4096 350 3720 35584 6.64352 453.194 209.789 669.671 669.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1350 6.4e-05 512 370 240 233472 17.342 6.7072 60.1623 209.093 293.521 293.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1010 3.2e-05 512 235 240 425984 41.47 13.3408 112.543 418.056 585.651 585.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 880 0.000512 2048 100 680 34560 3.47725 25.866 104.847 134.235 134.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 670 3.2e-05 1024 240 840 303104 105.487 26.8246 200.881 835.764 1169.2 1169.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1760 0.000256 2048 410 10240 68864 5.82986 7.09965 828.92 209.526 1051.45 1051.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 390 0.000128 4096 155 7320 5120 91.1811 28.3113 110.704 836.07 1066.42 1066.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1770 6.4e-05 4096 300 2400 286336 46.4095 55.5956 4714.99 1676.93 6494.01 6494.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1280 3.2e-05 1024 350 400 466944 69.4497 26.818 425.581 847.441 1380.52 1380.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 750 3.2e-05 2048 180 2120 448512 130.314 55.9879 1499.44 1676.81 3362.74 3362.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1900 0.000512 4096 350 3720 35520 6.61174 291.146 209.609 507.41 507.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1350 6.4e-05 512 370 240 233472 17.3677 6.7072 61.8267 209.119 295.238 295.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1010 3.2e-05 512 235 240 424960 41.8454 13.4079 76.0595 419.132 550.692 550.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 880 0.000512 2048 100 680 34600 3.48253 44.7365 104.818 153.082 153.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 670 3.2e-05 1024 240 840 307200 105.36 26.9451 355.753 837.916 1326.22 1326.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1760 0.000256 2048 410 10240 69040 5.85955 7.04675 1469.61 209.66 1692.25 1692.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 390 0.000128 4096 155 7320 5760 91.5162 28.4078 220.387 838.043 1178.52 1178.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1770 6.4e-05 4096 300 2400 286400 46.3929 55.7134 3164.79 1676.87 4943.83 4943.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1280 3.2e-05 1024 350 400 471040 76.4375 26.9434 475.167 841.41 1420.18 1420.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 750 3.2e-05 2048 180 2120 449280 130.447 56.0931 2651.28 1675.58 4513.6 4513.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1900 0.000512 4096 350 3720 35560 6.62342 517.867 209.552 734.088 734.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1350 6.4e-05 512 370 240 232960 17.5394 6.73178 68.6911 209.639 302.82 302.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1010 3.2e-05 512 235 240 419840 42.3423 13.3868 108.167 419.446 583.59 583.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 880 0.000512 2048 100 680 34560 3.48154 29.0017 104.888 137.412 137.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 670 3.2e-05 1024 240 840 307200 105.244 27.2653 230.698 838.548 1202 1202.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1760 0.000256 2048 410 10240 68800 5.83066 7.03488 930.939 209.483 1153.36 1153.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 390 0.000128 4096 155 7320 5120 91.527 28.3771 124.782 838.928 1083.78 1083.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1770 6.4e-05 4096 300 2400 286240 46.2422 55.6619 2001.54 1677.05 3780.56 3780.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1280 3.2e-05 1024 350 400 471040 69.2507 26.9249 461.108 838.663 1396.17 1396.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 750 3.2e-05 2048 180 2120 448000 130.26 56.1625 1678.61 1676.87 3542.1 3542.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1900 0.000512 4096 350 3720 35520 6.61974 328.055 209.7 544.435 544.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1350 6.4e-05 512 370 240 230400 17.6996 6.72342 65.7923 209.81 300.235 300.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1010 3.2e-05 512 235 240 414720 41.541 13.1748 120.27 412.615 587.867 588.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 880 0.000512 2048 100 680 34440 3.46726 23.6534 104.671 131.835 131.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 670 3.2e-05 1024 240 840 291840 105.603 26.4945 179.827 824.868 1137.05 1137.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1760 0.000256 2048 410 10240 68880 5.85034 7.13549 760.305 209.809 983.176 983.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 390 0.000128 4096 155 7320 3840 92.0683 28.3659 77.51 835.758 1033.86 1034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1770 6.4e-05 4096 300 2400 286080 46.3579 55.6982 1629.04 1676.81 3407.98 3408.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1280 3.2e-05 1024 350 400 468480 69.3483 26.8688 470.963 835.164 1402.56 1402.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 750 3.2e-05 2048 180 2120 445440 130.452 55.9985 1356.98 1670.2 3213.83 3213.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1900 0.000512 4096 350 3720 35400 6.63072 265.734 209.273 481.683 481.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1350 6.4e-05 512 370 240 222720 17.7516 6.63142 62.2896 206.401 293.287 293.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 1010 3.2e-05 512 235 240 423936 53.4018 13.3099 66.9159 416.639 550.513 550.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 880 0.000512 2048 100 680 34608 3.48355 41.3015 104.918 149.745 149.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 670 3.2e-05 1024 240 840 301056 118.485 26.7455 324.014 832.93 1302.43 1302.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1760 0.000256 2048 410 10240 69024 5.82595 7.09018 1353.39 209.725 1576.1 1576.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 390 0.000128 4096 155 7320 5376 91.383 28.3416 188.514 837.204 1145.62 1145.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1770 6.4e-05 4096 300 2400 286368 46.2716 55.6484 2898.09 1677.02 4677.12 4677.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 3.2e-05 1024 350 400 470016 68.8684 26.8964 244.257 837.209 1177.45 1177.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 750 3.2e-05 2048 180 2120 448512 130.123 55.9971 2433.14 1673.84 4293.3 4293.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1900 0.000512 4096 350 3720 35568 6.6273 474.35 209.762 690.783 690.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1350 6.4e-05 512 370 240 230400 17.4184 6.68656 37.084 208.394 269.789 269.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1010 3.2e-05 512 235 240 417792 41.1279 13.1438 46.4719 412.588 513.579 513.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 880 0.000512 2048 100 680 34560 3.48774 27.3287 104.932 135.789 135.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 670 3.2e-05 1024 240 840 294912 104.788 26.5122 208.841 824.833 1165.23 1165.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1760 0.000256 2048 410 10240 68928 5.8177 7.0991 883.502 209.617 1106.11 1106.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 390 0.000128 4096 155 7320 4608 91.0948 28.3116 106.601 833.519 1059.69 1059.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1770 6.4e-05 4096 300 2400 286272 46.1722 55.5868 1886.81 1677.61 3666.26 3666.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 3.2e-05 1024 350 400 466944 68.9032 26.7244 403.144 833.069 1332.06 1332.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 750 3.2e-05 2048 180 2120 448512 129.858 55.8876 1586.95 1674.32 3447.22 3447.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1900 0.000512 4096 350 3720 35520 6.62387 309.666 209.792 526.125 526.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1350 6.4e-05 512 370 240 227328 17.287 6.61661 24.4073 206.393 254.908 255.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1010 3.2e-05 512 235 240 405504 41.5627 13.0606 41.3566 408.048 504.278 504.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 880 0.000512 2048 100 680 34416 3.46934 22.2867 104.558 130.357 130.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 670 3.2e-05 1024 240 840 276480 106.985 26.2554 161.945 815.74 1111.17 1111.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1760 0.000256 2048 410 10240 68544 5.81725 7.0249 719.802 208.993 941.711 941.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 390 0.000128 4096 155 7320 2304 91.5302 28.3148 45.0825 828.703 993.789 993.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1770 6.4e-05 4096 300 2400 285984 46.2131 55.6442 1548.74 1675.44 3326.11 3326.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1280 3.2e-05 1024 350 400 460800 69.1471 26.5789 400.604 828.202 1324.75 1324.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 750 3.2e-05 2048 180 2120 446976 129.852 56.0368 1301.82 1668.31 3156.21 3156.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1900 0.000512 4096 350 3720 35424 6.61219 253.681 209.289 469.641 469.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1350 6.4e-05 512 370 240 221184 17.526 6.57414 55.898 204.131 284.35 284.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1010 3.2e-05 512 235 240 422912 41.8891 13.3925 96.2417 418.739 570.515 570.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 880 0.000512 2048 100 680 34608 3.48774 59.7346 104.948 168.215 168.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 670 3.2e-05 1024 240 840 308224 105.037 26.9198 483.381 837.136 1452.72 1452.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1760 0.000256 2048 410 10240 68992 5.85488 7.0528 1929.25 209.806 2152.04 2152.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 390 0.000128 4096 155 7320 5376 91.6391 28.3894 268.495 837.343 1226.04 1226.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1770 6.4e-05 4096 300 2400 286384 46.3876 55.7097 4130.29 1695.57 5928.05 5928.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 3.2e-05 1024 350 400 469504 69.1042 26.9251 354.509 837.188 1287.94 1288.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 750 3.2e-05 2048 180 2120 448000 130.388 56.149 3469.69 1674.28 5330.72 5330.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1900 0.000512 4096 350 3720 35560 6.62906 670.025 209.788 886.488 886.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1350 6.4e-05 512 370 240 232960 17.4235 6.7313 53.3367 209.451 287.159 287.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1010 3.2e-05 512 235 240 415744 41.5772 13.1994 61.0876 414.011 530.123 530.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 880 0.000512 2048 100 680 34496 3.46931 37.5679 104.817 145.9 145.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 670 3.2e-05 1024 240 840 301056 104.489 26.5441 295.7 827.682 1254.66 1254.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1760 0.000256 2048 410 10240 68768 5.82861 7.04176 1215.24 209.675 1437.86 1437.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 390 0.000128 4096 155 7320 5376 91.4241 28.3616 169.915 837.717 1127.6 1127.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1770 6.4e-05 4096 300 2400 286272 46.2295 55.6605 2598.88 1677.04 4377.89 4377.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 3.2e-05 1024 350 400 465920 69.3877 26.8984 218.536 837.389 1152.42 1152.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 750 3.2e-05 2048 180 2120 448000 130.113 56.0906 2180.58 1678.43 4045.41 4045.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1900 0.000512 4096 350 3720 35504 6.62454 423.756 209.811 640.236 640.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1350 6.4e-05 512 370 240 229376 17.2532 6.6432 33.8875 207.105 265.101 265.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1010 3.2e-05 512 235 240 408576 43.3257 13.3841 54.774 418.866 530.597 530.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 880 0.000512 2048 100 680 34440 3.47136 30.9444 104.811 139.269 139.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 670 3.2e-05 1024 240 840 301056 106.184 26.9216 240.545 837.366 1211.26 1211.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1760 0.000256 2048 410 10240 68880 5.85728 7.05971 993.054 209.826 1215.87 1215.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 390 0.000128 4096 155 7320 5376 91.7102 28.3957 137.45 838.195 1095.91 1096.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1770 6.4e-05 4096 300 2400 285936 46.3681 55.7031 2119.37 1677.71 3899.22 3899.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 3.2e-05 1024 350 400 462336 70.1081 26.9265 603.153 837.48 1537.89 1538.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 750 3.2e-05 2048 180 2120 446208 130.526 56.0973 1770.31 1674.52 3631.65 3631.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1900 0.000512 4096 350 3720 35448 6.62458 346.744 209.806 563.219 563.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1350 6.4e-05 512 370 240 225792 18.0082 6.72755 27.5723 209.547 262.065 262.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1010 3.2e-05 512 235 240 425984 41.3923 13.3497 90.8047 417.599 563.395 563.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 880 0.000512 2048 100 680 34560 3.47136 55.475 104.726 163.717 163.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 670 3.2e-05 1024 240 840 303104 105.463 26.8229 442.215 834.835 1409.59 1409.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1760 0.000256 2048 410 10240 68864 5.82826 7.03277 1773.71 209.298 1995.94 1996.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 390 0.000128 4096 155 7320 5120 91.1879 28.3218 237.571 835.069 1192.33 1192.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1770 6.4e-05 4096 300 2400 286336 46.2091 55.605 3828.22 1675.9 5606.01 5606.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 3.2e-05 1024 350 400 466944 68.904 26.821 324.493 838.192 1258.63 1258.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 750 3.2e-05 2048 180 2120 448512 130.054 56.0886 3212.52 1675.13 5073.99 5074.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1900 0.000512 4096 350 3720 35520 6.6143 618.049 209.378 834.087 834.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1350 6.4e-05 512 370 240 233472 17.2893 6.71258 50.0924 208.883 283.19 283.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1010 3.2e-05 512 235 240 425984 41.422 13.3427 59.8536 418.147 533.007 533.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 880 0.000512 2048 100 680 34432 3.46522 35.8465 104.686 144.04 144.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 670 3.2e-05 1024 240 840 294912 107.062 26.8255 273.379 836.225 1243.73 1243.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1760 0.000256 2048 410 10240 68608 5.82576 7.03238 1078.57 209.376 1300.87 1300.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 390 0.000128 4096 155 7320 4096 91.6111 28.3177 119.981 836.441 1076.52 1076.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1770 6.4e-05 4096 300 2400 286208 46.2111 55.5789 2473.92 1677.46 4253.24 4253.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 3.2e-05 1024 350 400 466944 68.935 26.8232 208.205 836.084 1140.26 1140.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 750 3.2e-05 2048 180 2120 446464 130.066 55.9262 2031.19 1676.5 3893.86 3894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1900 0.000512 4096 350 3720 35456 6.60947 376.248 209.63 592.534 592.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1350 6.4e-05 512 370 240 229376 17.5941 6.7113 32.191 209.181 265.889 266.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1010 3.2e-05 512 235 240 417792 41.1511 13.1461 47.1775 412.316 514.041 514.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 880 0.000512 2048 100 680 34368 3.46726 28.8535 104.587 136.95 137.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 670 3.2e-05 1024 240 840 294912 104.838 26.4355 220.649 824.28 1176.45 1176.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1760 0.000256 2048 410 10240 68352 5.7943 6.99734 886.375 208.667 1107.91 1107.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 390 0.000128 4096 155 7320 3072 90.9775 28.2158 75.547 825.026 1019.94 1020.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1770 6.4e-05 4096 300 2400 286080 46.2224 55.59 1996.44 1675.55 3773.87 3773.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 3.2e-05 1024 350 400 454656 69.0609 26.4363 164.365 824.261 1084.34 1084.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 750 3.2e-05 2048 180 2120 442368 129.965 55.722 1636.87 1664.8 3487.54 3487.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1900 0.000512 4096 350 3720 35328 6.61504 310.591 209.095 526.344 526.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1350 6.4e-05 512 370 240 221184 17.7525 6.61645 25.616 206.28 256.477 256.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1010 3.2e-05 512 235 240 414720 41.8124 13.2276 91.4246 414.586 561.295 561.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 880 0.000512 2048 100 680 34560 3.47718 56.963 104.855 165.339 165.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 670 3.2e-05 1024 240 840 294912 105.765 26.6019 437.086 828.817 1398.52 1398.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1760 0.000256 2048 410 10240 68976 5.8409 7.05786 1851.91 209.784 2074.67 2074.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 390 0.000128 4096 155 7320 4608 91.6964 28.3717 219.521 835.283 1175.05 1175.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1770 6.4e-05 4096 300 2400 286272 46.3801 55.7405 3928.2 1676.89 5707.29 5707.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 3.2e-05 1024 350 400 465408 69.2652 26.8641 329.211 834.994 1260.55 1260.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 750 3.2e-05 2048 180 2120 449280 130.24 56.0906 3313.43 1679.95 5179.9 5180.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1900 0.000512 4096 350 3720 35496 6.61885 642.057 209.501 858.222 858.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1350 6.4e-05 512 370 240 230400 17.2558 6.66608 51.1243 207.376 282.638 282.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1010 3.2e-05 512 235 240 405504 41.5668 13.062 58.2983 408.453 521.62 521.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 880 0.000512 2048 100 680 34416 3.46931 37.0762 104.661 145.247 145.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 670 3.2e-05 1024 240 840 276480 107.004 26.2825 267.426 816.545 1217.51 1217.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1760 0.000256 2048 410 10240 68544 5.81837 7.02669 1190.84 209.199 1412.96 1413.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 390 0.000128 4096 155 7320 2304 91.5472 28.3301 74.8142 829.513 1024.38 1024.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1770 6.4e-05 4096 300 2400 285984 46.2254 55.6587 2543.61 1676.48 4322.05 4322.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 3.2e-05 1024 350 400 460800 68.7168 26.5747 211.032 831.493 1138.03 1138.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 750 3.2e-05 2048 180 2120 446976 129.74 55.9977 2135.11 1670.03 3991.07 3991.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1900 0.000512 4096 350 3720 35424 6.61914 416.043 209.498 632.204 632.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1350 6.4e-05 512 370 240 221184 17.4543 6.56979 31.8921 204.329 260.458 260.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1010 3.2e-05 512 235 240 387072 43.4216 13.0777 48.9892 408.264 513.997 514.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 880 0.000512 2048 100 680 34344 3.46746 32.6676 104.601 140.781 140.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 670 3.2e-05 1024 240 840 276480 107.107 26.2754 234.882 816.163 1184.67 1184.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1760 0.000256 2048 410 10240 68688 5.84294 7.05875 1056.32 209.27 1278.57 1278.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 390 0.000128 4096 155 7320 3456 91.8868 28.3829 98.5591 835.603 1054.61 1054.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1770 6.4e-05 4096 300 2400 285552 46.3766 55.7158 2249.07 1674.35 4025.59 4025.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 3.2e-05 1024 350 400 456192 70.7399 26.8713 184.6 834.695 1117.12 1117.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 750 3.2e-05 2048 180 2120 442368 131.014 56.0504 1868.94 1669.17 3725.37 3725.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1900 0.000512 4096 350 3720 35208 6.57421 365.99 208.609 581.216 581.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1350 6.4e-05 512 370 240 221184 17.4961 6.58336 28.4197 204.26 256.969 257.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 1010 3.2e-05 512 235 240 368640 42.5002 12.8305 42.2184 396.27 494.064 494.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 880 0.000512 2048 100 680 34272 3.46726 28.885 104.684 137.081 137.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 670 3.2e-05 1024 240 840 258048 105.524 25.9145 196.23 792.186 1120.1 1120.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1760 0.000256 2048 410 10240 68544 5.8137 7.03466 941.074 209.635 1163.63 1163.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 390 0.000128 4096 155 7320 0 28.1578 0.005696 818.059 846.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1770 6.4e-05 4096 300 2400 285696 46.1496 83.748 2005.76 2495.7 4631.52 3785.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 3.2e-05 1024 350 400 442368 69.6598 26.2267 160.384 818.776 1075.26 1075.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 750 3.2e-05 2048 180 2120 442368 129.043 55.5229 1668.93 1658.39 3512.07 3512.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1900 0.000512 4096 350 3720 35136 6.57408 328.219 208.779 543.617 543.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1350 6.4e-05 512 370 240 202752 17.75 6.53517 23.4466 198.298 246.235 246.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1010 3.2e-05 512 235 240 419840 42.2898 13.3957 86.4258 419.057 561.413 561.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 880 0.000512 2048 100 680 34560 3.47555 53.7881 104.783 162.089 162.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 670 3.2e-05 1024 240 840 307200 105.253 26.9169 426.774 837.741 1396.93 1397.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1760 0.000256 2048 410 10240 68800 5.82861 7.05741 1725.57 209.285 1947.82 1947.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 390 0.000128 4096 155 7320 5120 91.582 28.368 229.661 838.042 1187.83 1187.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1770 6.4e-05 4096 300 2400 286240 46.2236 55.6765 3683.91 1675.41 5461.31 5461.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 3.2e-05 1024 350 400 471040 68.8457 26.9271 310.57 837.732 1244.29 1244.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 750 3.2e-05 2048 180 2120 448000 130.204 56.0924 3087.35 1675.3 4949.14 4949.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1900 0.000512 4096 350 3720 35520 6.6215 602.532 209.493 818.692 818.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1350 6.4e-05 512 370 240 230400 17.6423 6.72374 47.5228 209.608 281.706 281.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1010 3.2e-05 512 235 240 409600 41.9168 13.1457 58.0818 412.281 525.674 525.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 880 0.000512 2048 100 680 34400 3.46931 36.1001 104.582 144.195 144.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 670 3.2e-05 1024 240 840 286720 106.344 26.431 271.574 824.203 1228.8 1228.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1760 0.000256 2048 410 10240 68480 5.80278 7.06902 1185.55 209.089 1407.59 1407.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 390 0.000128 4096 155 7320 2560 91.032 28.2087 80.8502 825.299 1025.56 1025.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1770 6.4e-05 4096 300 2400 286080 46.1394 55.5786 2534.38 1676.09 4312.27 4312.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 3.2e-05 1024 350 400 471040 68.7664 26.9148 212.894 838.032 1146.83 1147.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 750 3.2e-05 2048 180 2120 445440 130.626 56.021 2106.2 1679.66 3972.7 3972.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1900 0.000512 4096 350 3720 35360 6.61853 416.137 209.088 631.89 631.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1350 6.4e-05 512 370 240 225280 17.4648 6.61306 32.4338 206.249 262.976 263.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1010 3.2e-05 512 235 240 399360 42.9724 13.1606 47.7926 412.688 516.857 517.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 880 0.000512 2048 100 680 34320 3.46522 30.2541 104.671 138.433 138.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 670 3.2e-05 1024 240 840 276480 108.607 26.55 219.801 825.017 1180.22 1180.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1760 0.000256 2048 410 10240 68640 5.82861 7.04102 996.356 209.485 1218.78 1218.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 390 0.000128 4096 155 7320 0 28.249 0.004128 825.965 854.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1770 6.4e-05 4096 300 2400 285600 46.2107 83.8998 2115.77 2502.13 4748.18 3893.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 3.2e-05 1024 350 400 460800 68.2817 26.7679 175.04 824.998 1095.31 1095.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 750 3.2e-05 2048 180 2120 445440 130.174 56.0742 1765.18 1670.4 3622.01 3622.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1900 0.000512 4096 350 3720 35280 6.61622 347.797 209.267 563.725 563.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1350 6.4e-05 512 370 240 215040 18.2583 6.6256 26.1023 206.483 257.68 257.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1010 3.2e-05 512 235 240 409600 41.9592 13.1477 47.2458 412.732 515.335 515.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 880 0.000512 2048 100 680 34240 3.46634 30.0692 104.671 138.249 138.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 670 3.2e-05 1024 240 840 286720 106.484 26.4375 220.895 825.116 1179.17 1179.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1760 0.000256 2048 410 10240 67840 5.79584 7.16957 979.675 208.838 1201.55 1201.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 40 390 0.000128 4096 155 7320 0 28.2173 0.005696 826.325 854.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1770 6.4e-05 4096 300 2400 285440 46.2582 83.7978 2128.46 2501.19 4759.87 3905.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 3.2e-05 1024 350 400 450560 69.8566 26.4423 167.627 825.108 1089.25 1089.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 750 3.2e-05 2048 180 2120 440320 132.141 56.031 1727.1 1677.48 3592.95 3593.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1900 0.000512 4096 350 3720 35200 6.6089 349.606 209.267 565.523 565.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1350 6.4e-05 512 370 240 225280 17.4912 6.62118 26.5248 206.533 257.386 257.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1010 3.2e-05 512 235 240 417792 41.1352 13.1407 80.8231 412.697 548.05 548.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 880 0.000512 2048 100 680 34560 3.48186 50.3593 104.944 158.829 158.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 670 3.2e-05 1024 240 840 294912 104.839 26.4315 383.155 824.919 1339.59 1339.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1760 0.000256 2048 410 10240 68928 5.81456 7.04288 1641.26 209.642 1863.84 1863.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 390 0.000128 4096 155 7320 4608 91.0846 28.2931 195.155 833.517 1148.23 1148.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1770 6.4e-05 4096 300 2400 286272 46.16 55.5991 3531.11 1677.65 5310.6 5310.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 3.2e-05 1024 350 400 466944 68.4422 26.7223 288.449 833.331 1217.15 1217.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 750 3.2e-05 2048 180 2120 448512 129.826 55.9606 2940.24 1677.99 4804.21 4804.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1900 0.000512 4096 350 3720 35520 6.62118 582.784 209.812 799.262 799.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1350 6.4e-05 512 370 240 227328 17.2632 6.61299 44.9894 206.414 275.49 275.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1010 3.2e-05 512 235 240 417792 41.1879 13.1379 57.8178 412.69 525.076 525.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 880 0.000512 2048 100 680 34368 3.46909 35.8293 104.69 144.031 144.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 670 3.2e-05 1024 240 840 294912 104.934 26.4356 275.427 825.036 1232.08 1232.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1760 0.000256 2048 410 10240 68352 5.80826 6.99994 1168.35 208.859 1390.09 1390.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 390 0.000128 4096 155 7320 3072 91.0115 28.2283 94.5797 825.829 1039.82 1039.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1770 6.4e-05 4096 300 2400 286080 46.2397 55.6162 2485.95 1677.12 4265 4265.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 3.2e-05 1024 350 400 454656 69.0848 26.4377 203.263 825.181 1124.18 1124.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 750 3.2e-05 2048 180 2120 442368 129.958 55.7425 2058.22 1666.33 3910.44 3910.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1900 0.000512 4096 350 3720 35328 6.61571 406.723 209.294 622.675 622.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1350 6.4e-05 512 370 240 221184 17.7683 6.61504 31.2723 206.47 262.336 262.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1010 3.2e-05 512 235 240 368640 42.4946 12.8247 42.9079 396.432 494.906 495.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 880 0.000512 2048 100 680 34272 3.47152 29.4524 104.673 137.639 137.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 670 3.2e-05 1024 240 840 258048 105.565 25.8095 199.894 792.1 1123.61 1123.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1760 0.000256 2048 410 10240 68544 5.81392 7.03466 961.405 209.612 1183.94 1184.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 390 0.000128 4096 155 7320 0 28.1281 0.005728 817.989 846.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1770 6.4e-05 4096 300 2400 285696 46.1415 83.7275 2041.8 2496.12 4667.95 3821.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 3.2e-05 1024 350 400 442368 69.6932 26.2315 163.988 816.819 1076.94 1077.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 750 3.2e-05 2048 180 2120 442368 129.056 55.4032 1694.04 1658.17 3536.86 3537.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1900 0.000512 4096 350 3720 35136 6.57386 333.681 208.75 549.046 549.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1350 6.4e-05 512 370 240 202752 17.7701 6.53517 23.6847 199.968 248.167 248.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1010 3.2e-05 512 235 240 393216 40.2655 12.8348 43.1314 396.223 492.706 492.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 880 0.000512 2048 100 680 34176 3.4775 28.3864 104.653 136.56 136.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 670 3.2e-05 1024 240 840 245760 107.552 25.815 180.112 792.098 1105.82 1106.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1760 0.000256 2048 410 10240 68352 5.80618 7.02707 892.107 209.316 1114.33 1114.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 390 0.000128 4096 155 7320 0 28.2266 0.005728 826.531 854.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1770 6.4e-05 4096 300 2400 285696 46.2164 83.8132 1906.13 2502.81 4539.15 3684.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 3.2e-05 1024 350 400 442368 70.9737 26.4449 153.494 825.15 1076.28 1076.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 750 3.2e-05 2048 180 2120 430080 130.796 55.0895 1540.97 1653.18 3380.22 3380.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1900 0.000512 4096 350 3720 34944 6.55581 309.248 208.196 524.043 524.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1350 6.4e-05 512 370 240 196608 18.2634 6.53904 22.0072 198.3 245.322 245.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1010 3.2e-05 512 235 240 409600 41.9997 13.1854 82.3223 412.307 550.06 550.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 880 0.000512 2048 100 680 34500 3.47229 52.0434 104.704 160.263 160.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 670 3.2e-05 1024 240 840 294400 105.276 26.5171 400.766 824.255 1357.06 1357.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1760 0.000256 2048 410 10240 68800 5.8615 7.05459 1694.5 209.613 1917.11 1917.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 390 0.000128 4096 155 7320 4800 91.6356 28.3879 211.21 833.221 1164.63 1164.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1770 6.4e-05 4096 300 2400 286400 46.4607 55.7404 3623.84 1676.41 5402.53 5402.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 3.2e-05 1024 350 400 467200 68.7282 26.8104 302.982 833.002 1231.73 1231.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 750 3.2e-05 2048 180 2120 448000 130.347 56.1324 3040.43 1674.04 4901.14 4901.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1900 0.000512 4096 350 3720 35500 6.62118 593.307 209.554 809.524 809.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1350 6.4e-05 512 370 240 224000 17.5972 6.63501 45.8495 206.243 276.537 276.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1010 3.2e-05 512 235 240 409600 41.9896 13.1692 56.882 412.695 524.979 525.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 880 0.000512 2048 100 680 34400 3.47136 35.4691 104.791 143.774 143.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 670 3.2e-05 1024 240 840 281600 107.793 26.5026 262.005 825.057 1221.6 1221.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1760 0.000256 2048 410 10240 68400 5.82451 7.02122 1145.01 208.968 1366.9 1366.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 390 0.000128 4096 155 7320 3200 91.3332 28.271 99.3452 825.817 1044.94 1045.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1770 6.4e-05 4096 300 2400 286000 46.367 55.6933 2456.55 1676.13 4234.81 4234.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 3.2e-05 1024 350 400 460800 68.3734 26.4994 204.362 826.611 1126.06 1126.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 750 3.2e-05 2048 180 2120 441600 130.661 55.894 2033.63 1667.03 3887.41 3887.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1900 0.000512 4096 350 3720 35400 6.62093 400.976 209.719 617.361 617.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1350 6.4e-05 512 370 240 217600 18.0797 6.63142 30.18 206.479 261.579 261.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1010 3.2e-05 512 235 240 384000 44.505 13.1891 46.5497 412.373 516.869 517.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 880 0.000512 2048 100 680 34200 3.46317 30.7197 104.421 138.647 138.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 670 3.2e-05 1024 240 840 268800 110.205 26.6341 215.622 824.399 1177.1 1177.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1760 0.000256 2048 410 10240 67800 5.84173 7.04163 995.578 208.504 1217.04 1217.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 390 0.000128 4096 155 7320 0 28.3013 0.0048 825.537 853.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1770 6.4e-05 4096 300 2400 285600 46.4651 84.0504 2209.64 2500.6 4840.92 3987.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 3.2e-05 1024 350 400 460800 68.4551 26.5363 178.194 826.424 1099.82 1100
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 750 3.2e-05 2048 180 2120 441600 132.29 56.0986 1781.51 1679.69 3649.8 3649.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1900 0.000512 4096 350 3720 35100 6.56765 355.107 208.447 570.167 570.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1350 6.4e-05 512 370 240 211200 18.6363 6.63142 25.9216 206.341 257.747 257.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1010 3.2e-05 512 235 240 409600 41.9523 13.1611 45.7235 412.731 513.811 513.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 880 0.000512 2048 100 680 34000 3.44874 28.713 104.231 136.436 136.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 670 3.2e-05 1024 240 840 256000 112.474 27.1462 190.675 825.113 1155.64 1155.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1760 0.000256 2048 410 10240 68000 5.83066 7.03318 910.539 209.457 1132.93 1133.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 390 0.000128 4096 155 7320 0 28.2685 0.005376 826.65 855.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1770 6.4e-05 4096 300 2400 285600 46.2541 83.944 1957.41 2504.1 4591.87 3736.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 3.2e-05 1024 350 400 460800 68.3149 26.4703 164.354 825.235 1084.59 1084.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 750 3.2e-05 2048 180 2120 435200 129.65 55.1243 1601.47 1650 3436.44 3436.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1900 0.000512 4096 350 3720 35200 6.62291 319.259 209.674 535.6 535.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1350 6.4e-05 512 370 240 204800 19.0387 6.62995 23.6514 206.557 256.09 256.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1010 3.2e-05 512 235 240 434176 40.6867 13.3384 111.795 417.744 583.815 584.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 880 0.000512 2048 100 672 34688 3.48672 42.9424 104.893 151.366 151.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 670 3.2e-05 1024 240 864 286720 108.666 26.8127 321.623 835.166 1292.52 1292.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1760 0.000256 2048 410 10224 69056 5.81958 7.04934 1391.11 209.642 1613.7 1613.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 390 0.000128 4096 155 7344 5632 91.1158 28.3431 203.426 838.198 1161.24 1161.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1770 6.4e-05 4096 300 2400 286208 46.152 55.6012 3023.83 1677 4802.66 4802.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1280 3.2e-05 1024 350 384 487424 66.7166 26.878 471.551 841.169 1406.54 1406.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 750 3.2e-05 2048 180 2112 445440 130.638 56.064 2466.38 1675.69 4328.98 4329.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1900 0.000512 4096 350 3744 35552 6.64378 490.469 209.592 706.752 706.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1350 6.4e-05 512 370 240 221184 18.2338 6.70918 59.9551 208.957 294.071 294.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1010 3.2e-05 512 235 240 434176 40.718 13.3424 125.469 418.11 597.887 598.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 880 0.000512 2048 100 672 34624 3.47958 27.9379 104.991 136.45 136.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 670 3.2e-05 1024 240 864 286720 108.793 26.8243 207.357 835.866 1179.08 1179.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1760 0.000256 2048 410 10224 68864 5.82198 7.03226 888.16 209.541 1110.63 1110.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 390 0.000128 4096 155 7344 5120 91.1609 28.3136 119.917 836.261 1075.81 1075.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1770 6.4e-05 4096 300 2400 286080 46.269 55.6257 5404.86 1677.11 7183.94 7184.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1280 3.2e-05 1024 350 384 483328 66.9456 26.8175 459.57 835.869 1389.42 1389.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 750 3.2e-05 2048 180 2112 444416 131.102 55.9926 1579.73 1676.99 3444.01 3444.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1900 0.000512 4096 350 3744 35520 6.61914 313.722 214.129 534.513 534.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1350 6.4e-05 512 370 240 221184 18.264 6.70384 60.5853 209.133 294.905 295.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1010 3.2e-05 512 235 240 417792 41.1809 13.1456 122.094 412.628 589.295 589.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 880 0.000512 2048 100 672 34560 3.48432 79.3016 104.802 187.633 187.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 670 3.2e-05 1024 240 864 270336 109.38 26.4335 161.589 824.907 1122.55 1122.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1760 0.000256 2048 410 10224 68928 5.82224 7.03094 736.29 209.631 958.851 958.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 390 0.000128 4096 155 7344 4608 91.0822 28.2849 89.6815 833.597 1042.8 1042.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1770 6.4e-05 4096 300 2400 286080 46.201 55.5868 5359.44 1677.61 7138.92 7139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1280 3.2e-05 1024 350 384 479232 66.9108 26.7264 472.286 833.208 1399.36 1399.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 750 3.2e-05 2048 180 2112 442368 131.173 55.9687 1300.44 1674.31 3162.08 3162.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1900 0.000512 4096 350 3744 35424 6.60358 259.29 209.414 475.358 475.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1350 6.4e-05 512 370 240 215040 18.2593 6.61334 59.3366 206.41 290.84 291.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1010 3.2e-05 512 235 240 435200 40.9265 13.4002 70.5852 419.466 544.629 544.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 880 0.000512 2048 100 672 34680 3.49066 40.8948 104.975 149.404 149.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 670 3.2e-05 1024 240 864 286720 109.327 26.942 309.638 838.586 1284.75 1284.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1760 0.000256 2048 410 10224 69040 5.85504 7.05485 1347.57 209.832 1570.38 1570.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 390 0.000128 4096 155 7344 5760 91.5146 28.4093 202.618 838.771 1161.48 1161.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1770 6.4e-05 4096 300 2400 286160 46.4197 55.7134 2901.86 1677.42 4681.5 4681.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1280 3.2e-05 1024 350 384 486400 67.1723 26.9463 439.336 838.715 1379.69 1379.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 750 3.2e-05 2048 180 2112 445440 131.127 56.2436 2396.01 1680.62 4264.19 4264.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1900 0.000512 4096 350 3744 35520 6.60749 475.322 209.627 691.604 691.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1350 6.4e-05 512 370 240 220160 18.4844 6.73178 37.6177 209.812 272.859 273.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1010 3.2e-05 512 235 240 430080 41.2766 13.3918 50.3183 419.446 524.68 524.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 880 0.000512 2048 100 672 34640 3.48979 27.282 104.965 135.78 135.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 670 3.2e-05 1024 240 864 286720 109.199 26.921 203.845 838.542 1178.75 1178.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1760 0.000256 2048 410 10224 68800 5.82451 7.09869 878.329 209.483 1100.81 1100.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 390 0.000128 4096 155 7344 5120 91.5691 28.3859 118.146 838.835 1077.09 1077.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1770 6.4e-05 4096 300 2400 286080 46.3002 55.6777 1891.79 1677.02 3670.87 3670.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1280 3.2e-05 1024 350 384 486400 67.1338 26.9251 426.967 838.636 1359.89 1360.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 750 3.2e-05 2048 180 2112 445440 130.848 56.1732 1565.7 1680.19 3433.11 3433.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1900 0.000512 4096 350 3744 35440 6.6089 310.435 209.39 526.496 526.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1350 6.4e-05 512 370 240 220160 18.5315 6.7175 53.8523 209.809 289.133 289.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1010 3.2e-05 512 235 240 414720 41.6252 13.1701 94.2181 412.646 561.909 562.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 880 0.000512 2048 100 672 34560 3.47901 22.2662 104.869 130.657 130.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 670 3.2e-05 1024 240 864 276480 108.71 26.4921 162.048 824.964 1122.45 1122.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1760 0.000256 2048 410 10224 68880 5.85501 7.07117 718.458 209.836 941.293 941.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 390 0.000128 4096 155 7344 3840 92.0277 28.3813 72.548 835.906 1029.02 1029.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1770 6.4e-05 4096 300 2400 285840 46.3604 55.7078 1545.39 1677.02 3324.56 3324.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1280 3.2e-05 1024 350 384 483840 67.2339 27.0807 435.496 836.858 1366.88 1367.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 750 3.2e-05 2048 180 2112 441600 131.175 55.9841 1269.83 1670.3 3127.48 3127.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1900 0.000512 4096 350 3744 35400 6.62666 253.386 209.415 469.472 469.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1350 6.4e-05 512 370 240 215040 18.3625 6.63002 52.0689 206.434 283.711 283.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 1010 3.2e-05 512 235 240 430080 40.7389 13.3097 92.7414 416.333 563.372 563.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 880 0.000512 2048 100 672 34656 3.48979 57.2129 104.836 165.58 165.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 670 3.2e-05 1024 240 864 282624 109.034 26.751 434.347 832.315 1402.7 1402.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1760 0.000256 2048 410 10224 69024 5.82656 7.04598 1877.2 209.576 2099.73 2099.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 390 0.000128 4096 155 7344 5376 91.4181 28.3595 261.363 836.613 1217.94 1218.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1770 6.4e-05 4096 300 2400 286080 46.2478 55.6504 4006.55 1676.43 5784.96 5785.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 3.2e-05 1024 350 384 485376 66.5786 26.8955 354.232 836.437 1284.36 1284.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 750 3.2e-05 2048 180 2112 443904 130.886 56.0095 3323.01 1675.1 5185.21 5185.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1900 0.000512 4096 350 3744 35520 6.61114 654.438 209.479 870.576 870.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1350 6.4e-05 512 370 240 218112 18.3462 6.68486 46.5781 208.236 280.057 280.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1010 3.2e-05 512 235 240 417792 41.1212 13.1391 63.8376 412.636 530.977 531.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 880 0.000512 2048 100 672 34560 3.4816 36.4133 104.808 144.747 144.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 670 3.2e-05 1024 240 864 270336 109.476 26.4295 259.433 824.922 1220.52 1220.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1760 0.000256 2048 410 10224 68928 5.81853 7.03322 1180.69 209.633 1403.26 1403.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 390 0.000128 4096 155 7344 4608 91.112 28.3218 142.775 833.527 1095.89 1096.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1770 6.4e-05 4096 300 2400 286080 46.1596 55.5758 2530.42 1677.66 4309.9 4309.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 3.2e-05 1024 350 384 479232 66.6549 26.7225 563.626 833.314 1490.54 1490.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 750 3.2e-05 2048 180 2112 442368 131.205 56.1375 2080.82 1674.36 3942.72 3942.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1900 0.000512 4096 350 3744 35424 6.60906 413.67 209.42 629.745 629.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1350 6.4e-05 512 370 240 215040 18.201 6.61523 29.8148 206.412 261.252 261.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1010 3.2e-05 512 235 240 405504 41.5713 13.0635 53.083 408.498 516.47 516.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 880 0.000512 2048 100 672 34560 3.49011 29.3233 104.919 137.776 137.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 670 3.2e-05 1024 240 864 258048 110.61 26.2554 201.734 816.645 1155.5 1155.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1760 0.000256 2048 410 10224 68544 5.82672 7.02912 951.718 209.226 1173.88 1173.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 390 0.000128 4096 155 7344 2304 91.5124 28.33 58.1232 829.56 1007.68 1007.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1770 6.4e-05 4096 300 2400 285696 46.2275 55.6562 2048.05 1677.35 3827.37 3827.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1280 3.2e-05 1024 350 384 479232 66.1559 26.5789 590.746 829 1512.7 1512.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 750 3.2e-05 2048 180 2112 442368 130.73 55.8866 1689.06 1670.16 3546.02 3546.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1900 0.000512 4096 350 3744 35424 6.6113 335.123 209.65 551.427 551.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1350 6.4e-05 512 370 240 211968 18.1382 6.57818 73.8824 204.353 303.167 303.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1010 3.2e-05 512 235 240 417792 41.1884 13.1484 127.31 412.373 594.267 594.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 880 0.000512 2048 100 672 34368 3.46931 24.5931 104.461 132.566 132.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 670 3.2e-05 1024 240 864 270336 109.554 26.4335 178.172 824.453 1138.86 1139.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1760 0.000256 2048 410 10224 68352 5.80179 7.01645 801.783 208.695 1023.37 1023.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 390 0.000128 4096 155 7344 3072 90.9603 28.2389 65.8406 825.143 1010.34 1010.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1770 6.4e-05 4096 300 2400 285696 46.2226 55.5912 1726.52 1675.79 3504.2 3504.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1280 3.2e-05 1024 350 384 466944 67.3214 26.4438 538.903 824.378 1457.26 1457.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 750 3.2e-05 2048 180 2112 436224 131.665 55.6941 1405.3 1669.2 3262.04 3262.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1900 0.000512 4096 350 3744 35328 6.60957 281.815 209.257 497.741 497.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1350 6.4e-05 512 370 240 208896 18.7053 6.61878 68.2443 206.306 300.087 300.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1010 3.2e-05 512 235 240 437248 40.6016 13.396 88.5999 418.391 561.224 561.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 880 0.000512 2048 100 672 34664 3.48883 53.266 104.874 161.671 161.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 670 3.2e-05 1024 240 864 286720 109.286 26.9242 407.667 836.447 1380.57 1380.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1760 0.000256 2048 410 10224 68992 5.85142 7.07574 1731.82 209.628 1954.45 1954.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 390 0.000128 4096 155 7344 5376 91.6381 28.382 242.841 836.764 1199.8 1199.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1770 6.4e-05 4096 300 2400 286048 46.3671 55.7076 3708.89 1675.75 5486.79 5486.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 3.2e-05 1024 350 384 483840 66.9116 26.924 328.17 836.484 1258.71 1258.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 750 3.2e-05 2048 180 2112 444416 130.873 56.06 3073.32 1672.75 4933.2 4933.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1900 0.000512 4096 350 3744 35504 6.61299 603.736 209.429 819.821 819.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1350 6.4e-05 512 370 240 218624 18.5462 6.72358 43.6282 209.271 278.381 278.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1010 3.2e-05 512 235 240 430080 40.2432 13.1972 57.8048 413.68 525.174 525.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 880 0.000512 2048 100 672 34608 3.48813 33.8693 104.891 142.29 142.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 670 3.2e-05 1024 240 864 272384 109.728 26.5481 244.635 827.006 1208.17 1208.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1760 0.000256 2048 410 10224 68768 5.82454 7.03898 1095.07 209.503 1317.51 1317.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 390 0.000128 4096 155 7344 5376 91.4045 28.3594 154.292 837.036 1111.27 1111.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1770 6.4e-05 4096 300 2400 285824 46.2369 55.6618 2362.01 1676.36 4140.34 4140.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 3.2e-05 1024 350 384 480256 67.2946 26.8913 206.972 836.701 1138.07 1138.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 750 3.2e-05 2048 180 2112 444416 130.72 56.2689 1945.33 1672.98 3805.49 3805.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1900 0.000512 4096 350 3744 35392 6.60467 383.756 209.52 599.924 599.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1350 6.4e-05 512 370 240 215040 18.3537 6.64429 28.6813 206.945 260.833 260.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1010 3.2e-05 512 235 240 430080 41.2567 13.3796 47.2397 418.467 520.585 520.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 880 0.000512 2048 100 672 34440 3.47341 27.9163 104.577 136.009 136.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 670 3.2e-05 1024 240 864 279552 110.489 26.9245 204.694 836.581 1178.93 1179.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1760 0.000256 2048 410 10224 68880 5.86166 7.04941 903.706 209.626 1126.32 1126.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 390 0.000128 4096 155 7344 5376 91.6863 28.3917 127.301 837.29 1084.85 1084.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1770 6.4e-05 4096 300 2400 285600 46.3585 55.7047 1943.33 1675.79 3721.25 3721.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 3.2e-05 1024 350 384 483840 81.075 26.923 552.063 836.563 1496.84 1497.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 750 3.2e-05 2048 180 2112 440832 132.052 56.053 1587.19 1672.93 3448.43 3448.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1900 0.000512 4096 350 3744 35280 6.6056 0 208.819 215.436 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1010 3.2e-05 512 235 240 401408 41.1835 13.0472 44.9567 404.391 503.82 503.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 880 0.000512 2048 100 672 34496 3.48486 25.1116 104.955 133.594 133.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 670 3.2e-05 1024 240 864 258048 108.606 26.2233 171.491 808.478 1115.04 1115.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1760 0.000256 2048 410 10224 68096 5.78938 7.03283 800.172 208.732 1021.8 1021.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 390 0.000128 4096 155 7344 3584 90.9756 28.2638 76.1288 828.542 1024.07 1024.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1770 6.4e-05 4096 300 2400 285824 46.1352 55.5994 1754.51 1677.26 3533.58 3533.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1280 3.2e-05 1024 350 384 473088 66.6943 26.5175 506.013 827.655 1427.09 1427.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 750 3.2e-05 2048 180 2112 444416 130.581 56.0398 1444.56 1677.72 3309.09 3309.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1900 0.000512 4096 350 3744 35168 6.57194 284.492 208.692 499.799 499.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1350 6.4e-05 512 370 240 200704 18.6257 6.5656 20.0089 202.324 247.729 247.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1010 3.2e-05 512 235 240 434176 40.6782 13.346 86.9376 417.778 558.99 559.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 880 0.000512 2048 100 672 34624 3.48058 51.5768 104.802 159.905 159.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 670 3.2e-05 1024 240 864 286720 108.803 26.816 391.866 835.218 1362.96 1363.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1760 0.000256 2048 410 10224 68864 5.82246 7.02531 1623.89 209.383 1846.2 1846.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 390 0.000128 4096 155 7344 5120 91.1589 28.322 222.058 835.445 1177.16 1177.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1770 6.4e-05 4096 300 2400 286080 46.2284 55.6108 3608.29 1677.03 5387.24 5387.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 3.2e-05 1024 350 384 483328 66.6019 26.8186 314.743 839.792 1248.17 1248.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 750 3.2e-05 2048 180 2112 444416 131.039 56.0282 2970.05 1675.76 4833.08 4833.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1900 0.000512 4096 350 3744 35520 6.62166 568.106 209.594 784.368 784.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1350 6.4e-05 512 370 240 221184 18.2201 6.70698 43.7968 208.969 277.903 278.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1010 3.2e-05 512 235 240 425984 41.4237 13.3497 55.3908 418.116 528.524 528.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 880 0.000512 2048 100 672 34560 3.4816 33.7114 104.884 142.121 142.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 670 3.2e-05 1024 240 864 278528 110.29 26.819 246.087 835.886 1219.32 1219.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1760 0.000256 2048 410 10224 68608 5.81446 7.03328 1023.44 209.357 1245.72 1245.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 390 0.000128 4096 155 7344 4096 91.5831 28.3251 114.864 836.813 1071.76 1071.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1770 6.4e-05 4096 300 2400 285952 46.2325 55.5854 2347.63 1677.32 4126.85 4126.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 3.2e-05 1024 350 384 483328 66.5825 26.8515 203.078 836.034 1132.76 1132.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 750 3.2e-05 2048 180 2112 442368 130.909 55.9739 1904.87 1671.52 3763.47 3763.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1900 0.000512 4096 350 3744 35456 6.61885 360.192 209.744 576.6 576.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1350 6.4e-05 512 370 240 221184 18.2202 6.70346 28.3053 209.158 262.598 262.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1010 3.2e-05 512 235 240 417792 41.1521 13.1425 45.4858 416.261 516.285 516.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 880 0.000512 2048 100 672 34368 3.46675 28.0924 105.449 137.051 137.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 670 3.2e-05 1024 240 864 270336 109.545 26.4397 199.009 832.172 1167.4 1167.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1760 0.000256 2048 410 10224 68352 5.7992 7.0103 839.141 210.666 1062.69 1062.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 390 0.000128 4096 155 7344 3072 90.9952 28.2153 71.5711 832.924 1023.88 1024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1770 6.4e-05 4096 300 2400 285696 46.2146 55.5909 1971.12 1691.74 3764.74 3764.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 3.2e-05 1024 350 384 466944 67.2159 26.4362 166.607 833.35 1093.83 1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 750 3.2e-05 2048 180 2112 436224 131.741 55.724 1571.25 1680.76 3439.67 3439.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1900 0.000512 4096 350 3744 35328 6.60899 296.011 211.227 513.889 513.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1350 6.4e-05 512 370 240 208896 18.6968 6.61434 22.5774 208.253 256.354 256.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 1010 3.2e-05 512 235 240 425984 41.4125 13.3388 41.531 418.301 514.833 515.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 880 0.000512 2048 100 672 34304 3.46918 24.9161 104.544 132.972 133.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 670 3.2e-05 1024 240 864 262144 113.211 26.8229 169.719 836.12 1146.12 1146.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1760 0.000256 2048 410 10224 68608 5.81667 7.0319 742.88 209.718 965.52 965.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 390 0.000128 4096 155 7344 4096 91.5286 28.3196 85.5612 837.143 1042.73 1042.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1770 6.4e-05 4096 300 2400 285184 46.2245 55.5964 1733.14 1676.03 3511.07 3511.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 3.2e-05 1024 350 384 475136 67.9141 26.8217 149.434 836.123 1080.51 1080.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 750 3.2e-05 2048 180 2112 442368 130.976 55.9899 1403.14 1675.04 3265.34 3265.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1900 0.000512 4096 350 3744 35328 6.62067 261.732 209.763 478.159 478.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1350 6.4e-05 512 370 240 212992 18.8522 6.71043 21.0163 209.261 256.054 256.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1010 3.2e-05 512 235 240 423936 40.9736 13.2325 81.9678 414.319 550.737 550.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 880 0.000512 2048 100 672 34632 3.49082 50.3005 104.841 158.677 158.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 670 3.2e-05 1024 240 864 276480 109.411 26.5994 366.746 828.286 1331.3 1331.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1760 0.000256 2048 410 10224 68976 5.85088 7.05261 1655.8 209.654 1878.43 1878.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 390 0.000128 4096 155 7344 4608 91.7048 28.381 198.429 834.735 1153.43 1153.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1770 6.4e-05 4096 300 2400 285984 46.3736 55.7124 3578.6 1675.8 5356.58 5356.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 3.2e-05 1024 350 384 483840 66.6489 26.8698 303.861 834.542 1232.15 1232.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 750 3.2e-05 2048 180 2112 444672 131.253 56.1975 2936.71 1674.89 4799.26 4799.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1900 0.000512 4096 350 3744 35496 6.60963 589.661 209.486 805.803 805.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1350 6.4e-05 512 370 240 216576 18.3376 6.66182 42.2484 207.244 274.702 274.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1010 3.2e-05 512 235 240 405504 41.5516 13.0683 55.1484 408.459 518.481 518.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 880 0.000512 2048 100 672 34560 3.49184 35.3419 104.915 143.791 143.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 670 3.2e-05 1024 240 864 258048 110.536 26.2555 239.918 816.573 1193.54 1193.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1760 0.000256 2048 410 10224 68544 5.82512 7.02662 1144.88 209.205 1367.01 1367.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 390 0.000128 4096 155 7344 2304 91.5419 28.3065 70.8734 829.999 1020.89 1021.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1770 6.4e-05 4096 300 2400 285696 46.209 55.642 2457.45 1676.55 4235.93 4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 3.2e-05 1024 350 384 479232 66.1126 27.2853 209.939 829.022 1132.57 1132.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 750 3.2e-05 2048 180 2112 442368 130.746 55.9767 2014.34 1670.01 3871.27 3871.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1900 0.000512 4096 350 3744 35424 6.61251 402.33 209.629 618.616 618.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1350 6.4e-05 512 370 240 211968 18.142 6.57824 28.7052 204.351 257.988 258.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1010 3.2e-05 512 235 240 414720 40.7561 13.0724 47.8804 408.269 510.222 510.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 880 0.000512 2048 100 672 34344 3.46576 29.5737 104.464 137.548 137.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 670 3.2e-05 1024 240 864 248832 112.328 26.2799 196.547 816.18 1151.58 1151.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1760 0.000256 2048 410 10224 68688 5.83728 7.12621 967.073 209.274 1189.39 1189.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 390 0.000128 4096 155 7344 3456 91.8116 28.3819 91.2888 835.554 1047.21 1047.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1770 6.4e-05 4096 300 2400 285552 46.3684 55.71 2078.94 1674.51 3855.62 3855.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 3.2e-05 1024 350 384 483840 66.6471 26.8699 180.739 834.709 1109.18 1109.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 750 3.2e-05 2048 180 2112 442368 130.985 55.9882 1712.85 1669.33 3569.35 3569.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1900 0.000512 4096 350 3744 35208 6.58842 341.068 208.734 556.434 556.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1350 6.4e-05 512 370 240 207360 18.558 6.58426 24.226 204.27 253.853 254.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1010 3.2e-05 512 235 240 368640 42.4858 12.822 42.9374 396.224 494.717 494.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 880 0.000512 2048 100 672 34272 3.46634 29.9609 104.536 138.005 138.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 670 3.2e-05 1024 240 864 221184 112.444 25.8116 174.591 792.117 1105.2 1105.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1760 0.000256 2048 410 10224 68544 5.81222 7.03046 972.071 209.611 1194.6 1194.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 390 0.000128 4096 155 7344 0 28.1436 0.00496 817.93 846.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1770 6.4e-05 4096 300 2400 285696 46.1343 83.7345 2079.27 2496.06 4705.36 3859.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 3.2e-05 1024 350 384 460800 66.7732 26.5228 172.967 816.818 1083.3 1083.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 750 3.2e-05 2048 180 2112 433152 131.062 55.3051 1681.66 1658.27 3526.49 3526.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1900 0.000512 4096 350 3744 35136 6.58998 341.662 208.876 557.176 557.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1350 6.4e-05 512 370 240 202752 17.7516 6.5423 23.418 198.271 246.189 246.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1010 3.2e-05 512 235 240 430080 41.2676 13.3817 81.8341 419.094 555.827 556.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 880 0.000512 2048 100 672 34640 3.49475 49.9512 104.873 158.362 158.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 670 3.2e-05 1024 240 864 286720 109.253 26.9271 375.139 837.834 1349.4 1349.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1760 0.000256 2048 410 10224 68800 5.83606 7.09037 1631.62 209.307 1853.93 1854.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 390 0.000128 4096 155 7344 5120 91.5535 28.3781 218.258 838.12 1176.49 1176.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1770 6.4e-05 4096 300 2400 286080 46.2434 55.6667 3543.06 1676.47 5321.52 5321.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 3.2e-05 1024 350 384 486400 66.5752 26.9214 299.764 841.018 1234.49 1234.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 750 3.2e-05 2048 180 2112 445440 130.807 56.0822 2898.49 1675.49 4761.06 4761.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1900 0.000512 4096 350 3744 35440 6.6048 582.272 209.217 798.139 798.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1350 6.4e-05 512 370 240 220160 18.4378 6.72189 41.7519 209.634 276.758 276.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1010 3.2e-05 512 235 240 409600 41.8977 13.1461 56.5924 412.296 524.179 524.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 880 0.000512 2048 100 672 34560 3.49558 36.0488 104.878 144.465 144.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 670 3.2e-05 1024 240 864 266240 110.417 26.4369 251.86 824.227 1213.18 1213.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1760 0.000256 2048 410 10224 68480 5.79491 7.02266 1170.03 209.097 1392.02 1392.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 390 0.000128 4096 155 7344 2560 91.0513 28.216 79.1488 824.84 1023.43 1023.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1770 6.4e-05 4096 300 2400 286080 46.1578 55.5892 2515.48 1676.08 4293.39 4293.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 3.2e-05 1024 350 384 481280 67.1588 26.8918 215.624 838.108 1148 1148.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 750 3.2e-05 2048 180 2112 445440 130.586 55.9939 2076.75 1675.68 3939.2 3939.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1900 0.000512 4096 350 3744 35360 6.6145 412.096 209.215 627.969 628.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1350 6.4e-05 512 370 240 215040 18.2027 6.6176 29.2217 206.26 260.514 260.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1010 3.2e-05 512 235 240 399360 42.9427 13.1623 46.1103 412.679 515.139 515.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 880 0.000512 2048 100 672 34320 3.46522 29.6489 104.533 137.689 137.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 670 3.2e-05 1024 240 864 276480 108.633 26.5249 216.785 825.025 1177.21 1177.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1760 0.000256 2048 410 10224 68640 5.82618 7.05331 971.136 209.487 1193.57 1193.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 390 0.000128 4096 155 7344 0 28.244 0.004928 825.914 854.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1770 6.4e-05 4096 300 2400 285600 46.2118 83.9025 2070.86 2502.1 4703.24 3849.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 3.2e-05 1024 350 384 476160 66.0472 26.4704 176.797 826.667 1096.2 1096.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 750 3.2e-05 2048 180 2112 437760 132.118 55.9452 1683.03 1670.44 3541.73 3541.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1900 0.000512 4096 350 3744 35280 6.60154 340.61 209.388 556.64 556.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1350 6.4e-05 512 370 240 215040 18.2485 6.62528 24.698 206.482 256.259 256.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1010 3.2e-05 512 235 240 409600 41.9174 13.1482 44.482 412.366 512.161 512.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 880 0.000512 2048 100 672 34240 3.46931 28.3949 104.44 136.344 136.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 670 3.2e-05 1024 240 864 245760 114.395 26.4349 180.419 824.362 1145.85 1146.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1760 0.000256 2048 410 10224 67840 5.79856 7.00032 885.337 208.646 1106.86 1106.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 48 390 0.000128 4096 155 7344 0 28.2199 0.004928 825.572 853.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1770 6.4e-05 4096 300 2400 285440 46.2626 83.8229 1917.59 2499.55 4547.4 3693.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 3.2e-05 1024 350 384 471040 66.4765 26.5052 162.957 824.354 1080.5 1080.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 750 3.2e-05 2048 180 2112 440320 132.116 56.1417 1575.42 1675.96 3439.83 3439.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1900 0.000512 4096 350 3744 35200 6.60838 313.879 209.199 529.729 529.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1350 6.4e-05 512 370 240 204800 19.0249 6.61946 22.0701 206.492 254.417 254.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1010 3.2e-05 512 235 250 434176 40.7101 13.3407 112.687 417.69 584.669 584.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 880 0.000512 2048 100 700 34496 3.48794 46.3422 104.848 154.725 154.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 670 3.2e-05 1024 240 850 303104 105.326 26.8126 350.763 835.053 1318.19 1318.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1760 0.000256 2048 410 10250 69056 5.82934 7.03885 1453.55 209.61 1676.1 1676.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 390 0.000128 4096 155 7350 6656 90.7396 28.3316 251.568 838.011 1208.8 1208.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1770 6.4e-05 4096 300 2400 286336 46.1707 55.5889 3160.71 1676.79 4939.34 4939.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1280 3.2e-05 1024 350 400 487424 66.7 26.8775 499.98 837.781 1431.56 1431.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 750 3.2e-05 2048 180 2150 447488 130.213 56.0067 2621.65 1675.35 4483.41 4483.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1900 0.000512 4096 350 3750 35552 6.64346 516.825 209.59 733.103 733.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1350 6.4e-05 512 370 250 217088 18.5293 6.70906 60.3129 208.914 294.67 294.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1010 3.2e-05 512 235 250 434176 40.7494 13.34 123.925 417.693 595.956 596.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 880 0.000512 2048 100 700 34432 3.47574 29.8004 104.755 138.076 138.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 670 3.2e-05 1024 240 850 303104 105.5 26.8233 227.151 835.029 1194.76 1194.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1760 0.000256 2048 410 10250 68864 5.8217 7.0303 926.006 209.336 1148.27 1148.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 390 0.000128 4096 155 7350 6144 90.7714 28.3162 149.796 835.336 1104.38 1104.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1770 6.4e-05 4096 300 2400 286208 46.2238 55.6027 2020.25 1675.45 3797.6 3797.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1280 3.2e-05 1024 350 400 483328 67.0199 26.8227 490.148 836.692 1420.9 1421.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 750 3.2e-05 2048 180 2150 446464 130.448 55.9723 1682.43 1675.33 3544.37 3544.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1900 0.000512 4096 350 3750 35520 6.64445 328.698 209.574 544.961 545.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1350 6.4e-05 512 370 250 217088 18.6195 6.70243 62.7562 208.925 297.221 297.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1010 3.2e-05 512 235 250 417792 41.1964 13.1481 120.249 412.58 587.418 587.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 880 0.000512 2048 100 700 34368 3.47955 82.5201 104.763 190.807 190.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 670 3.2e-05 1024 240 850 294912 104.691 26.4308 181.618 824.833 1137.81 1138.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1760 0.000256 2048 410 10250 68928 5.81827 7.02838 756.869 209.609 979.398 979.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 390 0.000128 4096 155 7350 4608 91.0869 28.2972 92.5719 833.605 1045.72 1045.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1770 6.4e-05 4096 300 2400 286272 46.2623 55.6116 5280.14 1677.46 7059.55 7059.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1280 3.2e-05 1024 350 400 479232 66.9625 26.7284 498.067 833.121 1425.1 1425.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 750 3.2e-05 2048 180 2150 445440 130.256 56.0904 1371.27 1674.16 3231.96 3232.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1900 0.000512 4096 350 3750 35424 6.61437 267.493 209.413 483.566 483.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1350 6.4e-05 512 370 250 208896 18.7189 6.61776 60.142 206.391 292.085 292.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1010 3.2e-05 512 235 250 435200 40.8921 13.4001 69.6245 419.065 543.233 543.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 880 0.000512 2048 100 700 34480 3.4879 42.7391 104.823 151.091 151.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 670 3.2e-05 1024 240 850 307200 105.309 27.0001 334.386 837.806 1304.74 1304.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1760 0.000256 2048 410 10250 69040 5.8528 7.07533 1358.9 209.637 1581.54 1581.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 390 0.000128 4096 155 7350 6400 91.3516 28.4097 225.725 837.914 1183.56 1183.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1770 6.4e-05 4096 300 2400 286320 46.4418 55.6995 2908.02 1675.84 4686.08 4686.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1280 3.2e-05 1024 350 400 486400 67.212 26.9407 447.376 837.94 1379.69 1379.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 750 3.2e-05 2048 180 2150 446720 130.81 56.145 2460.49 1675.34 4322.97 4323.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1900 0.000512 4096 350 3750 35520 6.60861 478.847 209.457 694.959 695.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1350 6.4e-05 512 370 250 217600 18.6772 6.73178 38.7865 209.604 274.013 274.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1010 3.2e-05 512 235 250 430080 41.296 13.3928 48.4267 419.487 522.852 523.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 880 0.000512 2048 100 700 34400 3.47744 27.7434 104.824 136.085 136.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 670 3.2e-05 1024 240 850 307200 105.237 26.9182 215.467 838.635 1186.5 1186.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1760 0.000256 2048 410 10250 68800 5.81888 7.03366 869.966 209.504 1092.4 1092.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 390 0.000128 4096 155 7350 6400 91.1591 28.662 146.841 839.153 1105.97 1106.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1770 6.4e-05 4096 300 2400 286240 46.2447 55.6708 1865.87 1677.81 3645.67 3645.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1280 3.2e-05 1024 350 400 486400 67.2721 26.9198 436.966 838.722 1370.1 1370.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 750 3.2e-05 2048 180 2150 445440 130.851 56.0374 1573.94 1677.04 3438.05 3438.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1900 0.000512 4096 350 3750 35440 6.6055 306.936 209.441 523.043 523.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1350 6.4e-05 512 370 250 215040 18.8949 6.72848 54.0718 210.421 290.335 290.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1010 3.2e-05 512 235 250 414720 41.5263 13.1754 92.1073 412.557 559.612 559.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 880 0.000512 2048 100 700 34320 3.47546 23.078 104.682 131.277 131.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 670 3.2e-05 1024 240 850 291840 105.584 26.4952 172.284 824.752 1129.35 1129.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1760 0.000256 2048 410 10250 68880 5.85264 7.05277 722.925 209.778 945.68 945.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 390 0.000128 4096 155 7350 5760 91.2723 28.3606 108.642 835.626 1064.06 1064.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1770 6.4e-05 4096 300 2400 286080 46.3688 55.6973 1555.53 1677.57 3335.24 3335.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1280 3.2e-05 1024 350 400 483840 67.2536 26.8657 443.64 835.051 1373.02 1373.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 750 3.2e-05 2048 180 2150 441600 131.182 55.9677 1299.93 1673.18 3160.45 3160.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1900 0.000512 4096 350 3750 35400 6.63757 255.134 209.387 471.204 471.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1350 6.4e-05 512 370 250 207360 18.9476 6.62733 51.2191 206.377 283.382 283.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1010 3.2e-05 512 235 250 409600 41.982 13.1359 104.778 412.588 572.728 572.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 880 0.000512 2048 100 700 34240 3.46528 20.1555 104.582 128.245 128.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 670 3.2e-05 1024 240 850 286720 106.282 26.4618 145.502 824.829 1103.32 1103.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1760 0.000256 2048 410 10250 68480 5.80208 7.05693 617.23 209.25 839.413 839.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 390 0.000128 4096 155 7350 2560 91.0294 28.221 44.5071 825.565 989.474 989.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1770 6.4e-05 4096 300 2400 286080 46.1498 55.5932 1340.59 1677.41 3119.81 3119.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1280 3.2e-05 1024 350 400 481280 67.7207 26.8884 438.802 839.525 1373.15 1373.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 750 3.2e-05 2048 180 2150 445440 130.63 55.9842 1129.74 1676.88 2993.42 2993.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1900 0.000512 4096 350 3750 35360 6.63587 219.645 209.394 435.72 435.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1350 6.4e-05 512 370 250 204800 19.0486 6.61795 52.2683 206.403 284.558 284.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 1010 3.2e-05 512 235 250 430080 40.7378 13.312 90.2205 416.386 560.907 561.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 880 0.000512 2048 100 700 34464 3.47933 58.2308 104.803 166.555 166.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 670 3.2e-05 1024 240 850 301056 105.283 26.7588 452.82 832.301 1417.41 1417.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1760 0.000256 2048 410 10250 69024 5.8368 7.04717 1848.54 209.568 2071.07 2071.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 390 0.000128 4096 155 7350 6144 91.1637 28.3484 293.383 836.591 1249.66 1249.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1770 6.4e-05 4096 300 2400 286272 46.2463 55.6709 3937.97 1675.79 5715.76 5715.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 3.2e-05 1024 350 400 485376 66.6176 26.8966 360.161 846.37 1300.26 1300.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 750 3.2e-05 2048 180 2150 445440 130.456 56.0517 3338.99 1687.99 5213.69 5213.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1900 0.000512 4096 350 3750 35520 6.61546 646.017 211.877 864.555 864.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1350 6.4e-05 512 370 250 215040 18.5967 6.68877 47.0248 208.24 280.763 280.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1010 3.2e-05 512 235 250 417792 41.113 13.1359 59.778 412.218 526.496 526.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 880 0.000512 2048 100 700 34368 3.47632 36.5551 104.672 144.747 144.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 670 3.2e-05 1024 240 850 294912 104.792 26.431 275.327 824.079 1230.88 1231.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1760 0.000256 2048 410 10250 68928 5.82144 7.14218 1151.36 209.426 1373.83 1373.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 390 0.000128 4096 155 7350 4608 91.0769 28.2935 139.205 832.835 1091.57 1091.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1770 6.4e-05 4096 300 2400 286272 46.1754 55.5771 2448.44 1676.63 4226.9 4226.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 3.2e-05 1024 350 400 479232 66.7067 26.7232 566.798 832.556 1493.01 1493.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 750 3.2e-05 2048 180 2150 445440 130.239 55.9575 2070.04 1672.65 3929.07 3929.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1900 0.000512 4096 350 3750 35424 6.61667 402.142 209.226 618.029 618.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1350 6.4e-05 512 370 250 208896 18.679 6.61709 28.9635 206.204 260.677 260.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1010 3.2e-05 512 235 250 405504 41.5744 13.0652 49.1317 408.077 512.103 512.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 880 0.000512 2048 100 700 34272 3.47459 29.5076 104.527 137.551 137.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 670 3.2e-05 1024 240 850 276480 106.962 26.259 210.346 815.811 1159.63 1159.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1760 0.000256 2048 410 10250 68544 5.81926 7.02048 930.111 209.014 1152.04 1152.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 390 0.000128 4096 155 7350 4608 90.8809 28.3341 112.948 828.714 1061.04 1061.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1770 6.4e-05 4096 300 2400 285984 46.2114 55.6392 2001.94 1674.96 3778.83 3778.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1280 3.2e-05 1024 350 400 479232 66.2109 26.5789 595.229 830.94 1519.18 1519.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 750 3.2e-05 2048 180 2150 442368 130.754 56.0886 1682.48 1668.45 3537.96 3538.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1900 0.000512 4096 350 3750 35424 6.6185 329.56 209.462 545.685 545.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1350 6.4e-05 512 370 250 202752 18.8526 6.57818 31.5507 204.146 261.343 261.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1010 3.2e-05 512 235 250 417792 41.1821 13.1436 123.301 412.597 590.469 590.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 880 0.000512 2048 100 700 34176 3.46726 25.1501 104.489 133.148 133.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 670 3.2e-05 1024 240 850 294912 104.912 26.4386 191.521 824.843 1147.96 1148.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1760 0.000256 2048 410 10250 68352 5.79635 7.01594 796.386 208.812 1018.08 1018.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 390 0.000128 4096 155 7350 3072 91.0141 28.236 66.2133 825.729 1011.35 1011.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1770 6.4e-05 4096 300 2400 286080 46.2249 55.593 1709.88 1677.33 3489.11 3489.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1280 3.2e-05 1024 350 400 466944 67.324 26.4705 541.389 824.942 1460.34 1460.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 750 3.2e-05 2048 180 2150 442368 129.981 55.6386 1435.22 1665.93 3286.96 3287.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1900 0.000512 4096 350 3750 35328 6.61491 279.949 209.397 496.021 496.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1350 6.4e-05 512 370 250 208896 18.7064 6.61504 68.6747 206.419 300.631 300.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1010 3.2e-05 512 235 250 430080 41.2711 13.3898 83.8678 418.449 557.22 557.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 880 0.000512 2048 100 700 34440 3.48557 53.606 104.778 161.914 161.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 670 3.2e-05 1024 240 850 301056 106.219 26.9271 419.127 836.572 1389.1 1389.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1760 0.000256 2048 410 10250 68992 5.8495 7.08403 1700 209.667 1922.67 1922.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 390 0.000128 4096 155 7350 6272 91.3271 28.4051 277.167 836.759 1233.84 1233.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1770 6.4e-05 4096 300 2400 286272 46.3581 55.7119 3637.29 1676.02 5415.46 5415.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 3.2e-05 1024 350 400 483840 66.8932 26.9266 333.561 836.633 1264.23 1264.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 750 3.2e-05 2048 180 2150 446208 130.602 56.0428 3085.13 1672.92 4944.88 4945.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1900 0.000512 4096 350 3750 35504 6.61715 593.806 209.493 809.961 810.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1350 6.4e-05 512 370 250 215040 18.8197 6.73382 43.8973 209.303 278.967 279.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1010 3.2e-05 512 235 250 415744 41.5836 13.203 54.29 414.02 523.351 523.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 880 0.000512 2048 100 700 34384 3.47955 34.5623 104.861 142.946 143.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 670 3.2e-05 1024 240 850 286720 107.215 26.5503 252.698 827.829 1214.54 1214.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1760 0.000256 2048 410 10250 68768 5.82042 7.06739 1079.54 209.673 1302.18 1302.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 390 0.000128 4096 155 7350 5376 91.4268 28.364 151.649 837.838 1109.45 1109.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1770 6.4e-05 4096 300 2400 286048 46.2275 55.6688 2315.49 1677.08 4094.55 4094.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 3.2e-05 1024 350 400 480256 67.2776 26.8935 211.004 837.376 1142.77 1142.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 750 3.2e-05 2048 180 2150 444416 130.716 56.046 1944.7 1677.64 3809.29 3809.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1900 0.000512 4096 350 3750 35392 6.60746 377.661 209.353 593.664 593.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1350 6.4e-05 512 370 250 207872 18.8928 6.64269 28.4203 207.104 261.271 261.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 1010 3.2e-05 512 235 250 430080 41.2517 13.3852 45.666 418.473 519.022 519.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 880 0.000512 2048 100 700 34272 3.47146 27.962 104.615 136.092 136.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 670 3.2e-05 1024 240 850 301056 106.213 26.924 215.884 836.581 1185.86 1186.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1760 0.000256 2048 410 10250 68880 5.84899 7.07174 888.315 209.631 1110.94 1111.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 390 0.000128 4096 155 7350 5376 91.7237 28.3905 124.574 837.327 1082.19 1082.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1770 6.4e-05 4096 300 2400 285936 46.3563 55.7056 1903.28 1675.15 3680.57 3680.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 3.2e-05 1024 350 400 483840 66.9039 26.9243 173.869 836.582 1104.49 1104.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 750 3.2e-05 2048 180 2150 446208 130.59 56.0476 1600.75 1672.95 3460.54 3460.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1900 0.000512 4096 350 3750 35280 6.59293 309.138 208.859 524.632 524.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1350 6.4e-05 512 370 250 215040 18.83 6.72973 24.0297 209.35 259.144 259.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1010 3.2e-05 512 235 250 401408 41.1767 13.0496 41.8472 404.461 500.78 500.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 880 0.000512 2048 100 700 34272 3.48166 25.5349 104.86 133.92 133.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 670 3.2e-05 1024 240 850 258048 108.601 26.5803 167.519 808.595 1111.54 1111.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1760 0.000256 2048 410 10250 68096 5.79117 7.03053 785.293 208.773 1006.96 1007.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 390 0.000128 4096 155 7350 3584 90.9653 28.2882 75.9646 828.922 1024.3 1024.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1770 6.4e-05 4096 300 2400 285824 46.1312 55.5839 1708.06 1678.1 3487.95 3488.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1280 3.2e-05 1024 350 400 473088 66.7498 26.5215 513.386 827.907 1434.78 1434.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 750 3.2e-05 2048 180 2150 444416 130.597 55.9419 1434.83 1674.78 3296.33 3296.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1900 0.000512 4096 350 3750 35168 6.57978 278.149 208.75 493.52 493.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1350 6.4e-05 512 370 250 200704 18.6329 6.56317 20.1943 202.368 247.974 248.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1010 3.2e-05 512 235 250 434176 40.6817 13.336 85.4568 417.713 557.439 557.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 880 0.000512 2048 100 700 34432 3.4856 53.2419 104.76 161.531 161.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 670 3.2e-05 1024 240 850 303104 105.479 26.8168 411.383 835.064 1378.99 1379.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1760 0.000256 2048 410 10250 68864 5.81632 7.03898 1630.04 209.359 1852.33 1852.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 390 0.000128 4096 155 7350 6144 90.8149 28.3156 266.047 835.291 1220.65 1220.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1770 6.4e-05 4096 300 2400 286208 46.2271 55.5863 3595.69 1676.16 5373.74 5373.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 3.2e-05 1024 350 400 483328 66.5982 26.825 323.543 835.129 1252.31 1252.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 750 3.2e-05 2048 180 2150 446464 130.401 56.0374 3034.99 1675.4 4897.03 4897.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1900 0.000512 4096 350 3750 35520 6.61987 572.151 209.591 788.406 788.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1350 6.4e-05 512 370 250 217088 18.5613 6.7032 44.3884 208.994 278.858 279.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1010 3.2e-05 512 235 250 425984 41.4182 13.3366 54.9784 418.057 528.036 528.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 880 0.000512 2048 100 700 34304 3.46826 35.0161 104.666 143.193 143.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 670 3.2e-05 1024 240 850 294912 107.035 26.8421 260.313 835.764 1230.2 1230.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1760 0.000256 2048 410 10250 68608 5.82387 7.0184 1057.71 209.473 1280.1 1280.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 390 0.000128 4096 155 7350 6144 90.8068 28.3171 173.99 836.252 1129.54 1129.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1770 6.4e-05 4096 300 2400 286208 46.221 55.5749 2341.48 1677.1 4120.46 4120.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 3.2e-05 1024 350 400 483328 66.6373 26.8271 210.061 835.836 1139.57 1139.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 750 3.2e-05 2048 180 2150 442368 130.894 55.9123 1943.97 1676.34 3807.3 3807.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1900 0.000512 4096 350 3750 35456 6.62291 371.996 209.742 588.404 588.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1350 6.4e-05 512 370 250 212992 18.8343 6.70083 28.7467 209.138 263.632 263.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1010 3.2e-05 512 235 250 417792 41.1666 13.1461 45.3285 412.304 512.189 512.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 880 0.000512 2048 100 700 34176 3.46592 29.5526 104.417 137.478 137.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 670 3.2e-05 1024 240 850 294912 104.864 26.4376 221.442 824.252 1177.24 1177.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1760 0.000256 2048 410 10250 68352 5.78902 7.0144 859.766 208.661 1081.3 1081.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 390 0.000128 4096 155 7350 3072 90.9941 28.2296 74.0169 825.063 1018.48 1018.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1770 6.4e-05 4096 300 2400 286080 46.1986 55.593 1983.56 1675.52 3760.95 3761.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 3.2e-05 1024 350 400 466944 67.2112 26.7266 172.745 825.767 1092.66 1092.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 750 3.2e-05 2048 180 2150 442368 129.927 55.6479 1643.94 1664.76 3494.46 3494.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1900 0.000512 4096 350 3750 35328 6.60742 304.483 209.237 520.371 520.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1350 6.4e-05 512 370 250 208896 18.6986 6.61651 23.6726 206.27 255.47 255.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 1010 3.2e-05 512 235 250 425984 41.4514 13.3429 41.8481 418.235 515.123 515.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 880 0.000512 2048 100 700 34048 3.4593 26.3182 104.346 134.167 134.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 670 3.2e-05 1024 240 850 294912 107.1 26.8206 194.343 836.117 1164.63 1164.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1760 0.000256 2048 410 10250 68608 5.84061 7.03315 761.097 209.712 983.754 983.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 390 0.000128 4096 155 7350 4096 91.5893 28.3116 87.6643 837.182 1044.92 1045.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1770 6.4e-05 4096 300 2400 285696 46.2174 55.6161 1772.48 1676.02 3550.41 3550.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 3.2e-05 1024 350 400 475136 67.9299 26.9556 157.432 836.124 1088.66 1088.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 750 3.2e-05 2048 180 2150 442368 130.99 55.8981 1456.4 1672 3315.48 3315.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1900 0.000512 4096 350 3750 35328 6.62016 266.682 209.785 483.13 483.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1350 6.4e-05 512 370 250 212992 18.8608 6.70826 22.2796 209.264 257.325 257.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1010 3.2e-05 512 235 250 423936 40.9915 13.2326 84.5085 414.291 553.267 553.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 880 0.000512 2048 100 700 34416 3.4759 54.5404 104.741 162.802 162.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 670 3.2e-05 1024 240 850 294912 105.81 26.5994 408.501 828.228 1369.38 1369.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1760 0.000256 2048 410 10250 68976 5.84355 7.07584 1723.02 209.628 1945.64 1945.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 390 0.000128 4096 155 7350 5760 91.3264 28.3898 259.526 834.664 1214.09 1214.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1770 6.4e-05 4096 300 2400 286128 46.396 55.7063 3700.98 1675.68 5478.84 5478.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 3.2e-05 1024 350 400 483840 66.6299 26.8716 327.839 834.462 1256.01 1256.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 750 3.2e-05 2048 180 2150 446976 130.564 56.0893 3109.66 1674.75 4971.25 4971.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1900 0.000512 4096 350 3750 35496 6.62195 609.166 209.498 825.33 825.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1350 6.4e-05 512 370 250 211968 18.7018 6.66186 44.2192 207.22 277.016 277.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1010 3.2e-05 512 235 250 405504 41.576 13.074 58.1093 408.159 521.169 521.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 880 0.000512 2048 100 700 34272 3.46931 39.1045 104.547 147.162 147.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 670 3.2e-05 1024 240 850 276480 107.025 26.2595 273.611 815.972 1223.11 1223.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1760 0.000256 2048 410 10250 68544 5.8153 7.05126 1225.51 209.049 1447.49 1447.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 390 0.000128 4096 155 7350 4608 90.8806 28.3095 146.613 828.869 1094.85 1094.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1770 6.4e-05 4096 300 2400 285984 46.2131 55.6549 2625.95 1675.3 4403.2 4403.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 3.2e-05 1024 350 400 479232 66.1514 26.5805 232.118 828.404 1153.46 1153.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 750 3.2e-05 2048 180 2150 442368 130.749 55.9575 2193.6 1668.78 4049.28 4049.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1900 0.000512 4096 350 3750 35424 6.61523 432.738 209.504 648.902 648.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1350 6.4e-05 512 370 250 202752 18.867 6.57818 30.1074 204.188 259.952 260.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1010 3.2e-05 512 235 250 414720 40.7696 13.0744 49.2772 408.271 511.632 511.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 880 0.000512 2048 100 700 34128 3.4601 31.8597 104.37 139.731 139.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 670 3.2e-05 1024 240 850 276480 107.083 26.3574 225.164 816.177 1175.02 1175.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1760 0.000256 2048 410 10250 68688 5.8431 7.03533 1016.64 209.68 1239.62 1239.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 390 0.000128 4096 155 7350 3456 91.8688 28.3852 96.0374 835.624 1052.09 1052.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1770 6.4e-05 4096 300 2400 285552 46.3881 55.7061 2162.75 1674.38 3939.3 3939.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 3.2e-05 1024 350 400 483840 66.659 26.8677 194.794 834.702 1123.23 1123.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 750 3.2e-05 2048 180 2150 442368 130.978 56.1018 1813.87 1674.1 3675.24 3675.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1900 0.000512 4096 350 3750 35208 6.588 355.155 208.759 570.545 570.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1350 6.4e-05 512 370 250 207360 18.5669 6.58173 26.0994 204.261 255.72 255.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1010 3.2e-05 512 235 250 368640 42.5128 12.8246 42.0732 396.273 493.93 494.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 880 0.000512 2048 100 700 33984 3.4624 30.8033 104.258 138.567 138.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 670 3.2e-05 1024 240 850 258048 105.558 25.8049 201.321 792.326 1125.25 1125.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1760 0.000256 2048 410 10250 68544 5.81142 7.03693 951.57 209.631 1174.12 1174.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 390 0.000128 4096 155 7350 0 28.1454 0.006144 817.987 846.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1770 6.4e-05 4096 300 2400 285696 46.129 83.7463 2034.99 2495.61 4660.65 3814.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 3.2e-05 1024 350 400 460800 66.7323 26.2316 175.322 816.919 1085.42 1085.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 750 3.2e-05 2048 180 2150 433152 131.038 55.4227 1673.5 1662.45 3522.6 3522.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1900 0.000512 4096 350 3750 35136 6.59866 333.089 208.929 548.66 548.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1350 6.4e-05 512 370 250 184320 19.1424 6.54138 21.9661 198.289 246.156 246.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 1010 3.2e-05 512 235 250 368640 44.0644 13.0568 38.3686 402.407 498.144 498.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 880 0.000512 2048 100 700 33840 3.44266 28.1149 104.039 135.638 135.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 670 3.2e-05 1024 240 850 276480 104.847 26.2513 198.172 804.438 1133.96 1134.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1760 0.000256 2048 410 10250 68400 5.85933 7.18131 872.731 209.776 1095.62 1095.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 390 0.000128 4096 155 7350 5760 91.3627 28.3955 138.069 836.854 1094.85 1094.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1770 6.4e-05 4096 300 2400 285120 46.3806 55.7112 1860.22 1675.28 3637.66 3637.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 3.2e-05 1024 350 400 483840 66.6881 26.8882 169.005 835.341 1098.13 1098.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 750 3.2e-05 2048 180 2150 437760 132.405 56.1017 1554.24 1670.49 3413.42 3413.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1900 0.000512 4096 350 3750 34920 6.55542 305.125 208.106 519.831 519.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1350 6.4e-05 512 370 250 184320 19.749 6.56669 20.3901 201.379 248.297 248.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1010 3.2e-05 512 235 250 430080 41.2962 13.387 83.0404 419.406 557.375 557.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 880 0.000512 2048 100 700 34400 3.47584 52.4963 104.794 160.808 160.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 670 3.2e-05 1024 240 850 307200 105.256 26.9161 415.712 838.446 1386.57 1386.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1760 0.000256 2048 410 10250 68800 5.81734 7.05741 1681.04 209.459 1903.44 1903.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 390 0.000128 4096 155 7350 6400 91.1329 28.3753 279.9 838.746 1238.33 1238.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1770 6.4e-05 4096 300 2400 286240 46.2346 55.6687 3581.06 1676.85 5359.88 5359.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 3.2e-05 1024 350 400 486400 66.5877 26.969 322.282 838.495 1254.55 1254.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 750 3.2e-05 2048 180 2150 445440 130.869 56.236 3031.24 1680.75 4899.28 4899.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1900 0.000512 4096 350 3750 35440 6.62378 592.808 209.395 808.871 808.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1350 6.4e-05 512 370 250 215040 18.8174 6.72557 43.8117 209.788 279.353 279.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1010 3.2e-05 512 235 250 409600 41.893 13.1464 55.0377 412.341 522.662 522.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 880 0.000512 2048 100 700 34240 3.46784 36.8896 104.522 144.923 144.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 670 3.2e-05 1024 240 850 286720 106.335 26.4359 267.033 824.349 1224.39 1224.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1760 0.000256 2048 410 10250 68480 5.80669 7.03283 1142.58 209.125 1364.62 1364.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 390 0.000128 4096 155 7350 2560 91.0383 28.2214 80.0833 824.96 1024.48 1024.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1770 6.4e-05 4096 300 2400 286080 46.1437 55.6031 2446.09 1676.97 4224.88 4224.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 3.2e-05 1024 350 400 481280 67.1427 26.8806 218.702 838.164 1151.11 1151.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 750 3.2e-05 2048 180 2150 445440 130.621 56.0128 2064.86 1675.92 3927.61 3927.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1900 0.000512 4096 350 3750 35360 6.61299 401.688 209.273 617.618 617.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1350 6.4e-05 512 370 250 204800 18.9865 6.61894 28.6729 206.288 260.778 260.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1010 3.2e-05 512 235 250 399360 42.9895 13.1645 45.9991 412.312 514.717 514.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 880 0.000512 2048 100 700 34080 3.46522 31.0964 104.281 138.885 138.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 670 3.2e-05 1024 240 850 276480 108.636 26.4836 218.153 824.273 1177.8 1178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1760 0.000256 2048 410 10250 68640 5.82928 7.03187 988.206 209.294 1210.43 1210.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 390 0.000128 4096 155 7350 3840 90.8025 28.2481 102.244 825.291 1046.77 1046.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1770 6.4e-05 4096 300 2400 285600 46.2234 55.6605 2115.5 1674.64 3892.09 3892.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 3.2e-05 1024 350 400 476160 66.0168 26.4663 184.727 824.261 1101.69 1101.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 750 3.2e-05 2048 180 2150 437760 132.084 55.976 1733.85 1668.91 3591.02 3591.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1900 0.000512 4096 350 3750 35280 6.61418 346.333 209.227 562.217 562.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1350 6.4e-05 512 370 250 199680 19.4021 6.62938 24.3518 206.295 256.908 257.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1010 3.2e-05 512 235 250 409600 41.9519 13.1462 43.5978 412.288 511.229 511.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 880 0.000512 2048 100 700 33920 3.45728 28.3165 104.049 135.867 135.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 670 3.2e-05 1024 240 850 286720 106.478 26.4372 209.418 824.228 1166.8 1166.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1760 0.000256 2048 410 10250 67840 5.8015 7.00211 900.833 208.613 1122.32 1122.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 50 390 0.000128 4096 155 7350 0 28.2255 0.005632 825.865 854.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1770 6.4e-05 4096 300 2400 285440 46.2524 83.8062 1924.56 2498.93 4553.72 3699.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 3.2e-05 1024 350 400 471040 66.4987 26.4379 169.308 824.212 1086.67 1086.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 750 3.2e-05 2048 180 2150 440320 132.139 56.0997 1610.55 1675.72 3474.71 3474.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1900 0.000512 4096 350 3750 35200 6.61898 317.004 209.199 532.866 532.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1350 6.4e-05 512 370 250 204800 19.0281 6.62022 23.0082 206.309 255.177 255.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1010 3.2e-05 512 235 250 409600 41.9892 13.1621 41.6721 412.603 509.675 509.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 880 0.000512 2048 100 700 34000 3.47002 27.6608 104.503 135.678 135.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 670 3.2e-05 1024 240 850 256000 112.458 26.4652 179.26 824.534 1142.96 1143.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1760 0.000256 2048 410 10250 68000 5.83066 7.04317 875.522 209.301 1097.77 1097.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 390 0.000128 4096 155 7350 0 28.2466 0.004544 826.051 854.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1770 6.4e-05 4096 300 2400 285600 46.2448 83.9112 1862.83 2502.01 4495.16 3640.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 3.2e-05 1024 350 400 460800 68.3193 26.4754 158.912 824.523 1078.45 1078.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 750 3.2e-05 2048 180 2150 435200 129.61 55.1793 1530.1 1648.83 3363.9 3364.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1900 0.000512 4096 350 3750 34800 6.53149 304.173 207.522 518.269 518.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1350 6.4e-05 512 370 250 204800 19.0461 6.6312 22.2321 206.409 254.532 254.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1010 3.2e-05 512 235 240 393216 44.604 13.3422 91.9743 417.765 567.932 568.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 880 0.000512 2048 100 720 34368 3.49798 43.7903 104.864 152.194 152.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 670 3.2e-05 1024 240 840 274432 110.978 26.8128 295.055 835.159 1268.24 1268.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1760 0.000256 2048 410 10260 69056 5.82918 7.05613 1345.21 209.646 1567.82 1567.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 390 0.000128 4096 155 7320 5632 91.149 28.3399 195.548 838.198 1153.39 1153.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1770 6.4e-05 4096 300 2400 286464 46.1787 55.5864 2900.18 1677.06 4679.08 4679.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1280 3.2e-05 1024 350 420 481280 67.6581 26.8797 456.897 841.995 1393.65 1393.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 750 3.2e-05 2048 180 2160 448512 130.025 56.0148 2443.83 1675.65 4305.71 4305.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1900 0.000512 4096 350 3720 35584 6.64166 470.312 209.64 686.638 686.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1350 6.4e-05 512 370 240 223232 18.1092 6.70928 57.0942 208.952 291.076 291.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1010 3.2e-05 512 235 240 393216 44.676 13.3386 102.877 417.724 578.869 579.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 880 0.000512 2048 100 720 34304 3.47661 28.9052 104.766 137.189 137.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 670 3.2e-05 1024 240 840 270336 111.667 26.8187 191.43 835.09 1165.25 1165.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1760 0.000256 2048 410 10260 68864 5.81469 7.05741 875.61 209.351 1097.91 1097.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 390 0.000128 4096 155 7320 5120 91.1396 28.3095 117.8 835.516 1072.92 1073.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1770 6.4e-05 4096 300 2400 286336 46.2107 55.5914 1893.52 1675.55 3670.95 3671.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1280 3.2e-05 1024 350 420 479232 67.5775 26.8237 449.735 835.076 1379.43 1379.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 750 3.2e-05 2048 180 2160 448512 130.113 55.987 1599.16 1675.56 3461.01 3461.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1900 0.000512 4096 350 3720 35520 6.63318 306.749 209.443 522.867 522.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1350 6.4e-05 512 370 240 221184 18.3063 6.70656 57.436 208.942 291.61 291.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1010 3.2e-05 512 235 240 380928 44.7278 13.1461 100.357 412.534 571.02 571.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 880 0.000512 2048 100 720 34272 3.48099 23.5822 104.842 131.949 132.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 670 3.2e-05 1024 240 840 258048 111.655 26.4335 149.532 824.726 1112.6 1112.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1760 0.000256 2048 410 10260 68928 5.82698 7.02925 709.061 209.591 931.584 931.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 390 0.000128 4096 155 7320 4608 91.0593 28.3172 87.1002 833.483 1040.12 1040.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1770 6.4e-05 4096 300 2400 286272 46.2702 55.6032 4620.56 1677.24 6399.75 6399.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1280 3.2e-05 1024 350 420 473088 68.1341 26.7297 455.436 836.211 1386.74 1386.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 750 3.2e-05 2048 180 2160 445440 130.295 55.9519 1290.02 1673.94 3150.41 3150.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1900 0.000512 4096 350 3720 35520 6.62323 248.306 209.754 464.727 464.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1350 6.4e-05 512 370 240 215040 18.291 6.61933 56.075 206.411 287.62 287.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1010 3.2e-05 512 235 240 393216 44.6555 13.3407 101.814 417.768 577.83 578.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 880 0.000512 2048 100 720 34176 3.47546 74.8032 104.592 182.914 182.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 670 3.2e-05 1024 240 840 262144 113.182 26.8216 131.767 835.173 1107.19 1107.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1760 0.000256 2048 410 10260 68608 5.81571 7.03818 611.694 209.177 833.801 833.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 390 0.000128 4096 155 7320 4096 91.5452 28.3149 67.4381 835.868 1023.32 1023.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1770 6.4e-05 4096 300 2400 286208 46.4039 55.6109 4580.36 1676.51 6358.97 6359.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1280 3.2e-05 1024 350 420 475136 68.3943 26.8186 455.358 835.237 1386.03 1386.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 750 3.2e-05 2048 180 2160 446464 130.094 55.9282 1119.34 1670.09 2975.65 2975.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1900 0.000512 4096 350 3720 35456 6.61334 215.813 209.433 431.904 431.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1350 6.4e-05 512 370 240 221184 18.308 6.70707 57.4037 208.979 291.614 291.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1010 3.2e-05 512 235 240 394240 44.819 13.3993 87.8156 419.071 565.352 565.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 880 0.000512 2048 100 720 34360 3.4857 60.0084 104.843 168.38 168.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 670 3.2e-05 1024 240 840 276480 111.23 26.9455 417.195 837.789 1393.41 1393.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1760 0.000256 2048 410 10260 69040 5.85504 7.06925 1851.09 209.63 2073.72 2073.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 390 0.000128 4096 155 7320 5760 91.456 28.4201 275.996 837.925 1233.96 1234.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1770 6.4e-05 4096 300 2400 286400 46.4056 55.6889 3931.43 1675.84 5709.44 5709.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1280 3.2e-05 1024 350 420 481280 67.4391 27.4021 629.487 837.773 1562.33 1562.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 750 3.2e-05 2048 180 2160 448000 130.362 56.1607 3365.84 1675.56 5228.12 5228.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1900 0.000512 4096 350 3720 35560 6.62189 641.622 209.522 857.811 857.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1350 6.4e-05 512 370 240 225280 18.0717 6.73123 48.8908 209.606 283.515 283.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1010 3.2e-05 512 235 240 389120 45.2259 13.3882 61.9168 419.098 539.88 540.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 880 0.000512 2048 100 720 34320 3.48803 37.5476 104.853 145.932 145.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 670 3.2e-05 1024 240 840 276480 111.206 26.9186 258.388 837.849 1234.62 1234.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1760 0.000256 2048 410 10260 68800 5.82646 7.07213 1150.7 209.308 1372.98 1373.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 390 0.000128 4096 155 7320 5120 91.5514 28.3709 154.178 838.146 1112.4 1112.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1770 6.4e-05 4096 300 2400 286240 46.2187 55.6904 2444.4 1675.64 4222.03 4222.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1280 3.2e-05 1024 350 420 481280 67.3726 26.9228 604.393 855.907 1554.82 1554.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 750 3.2e-05 2048 180 2160 448000 130.216 56.1225 2086.83 1675.47 3948.83 3948.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1900 0.000512 4096 350 3720 35520 6.61856 400.27 209.536 616.484 616.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1350 6.4e-05 512 370 240 225280 18.0524 6.72397 79.7382 209.631 314.355 314.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1010 3.2e-05 512 235 240 384000 44.4736 13.1726 123.123 412.329 593.346 593.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 880 0.000512 2048 100 720 34200 3.47331 30.7437 104.652 138.91 138.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 670 3.2e-05 1024 240 840 261120 111.566 26.5023 198.937 824.301 1161.54 1161.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1760 0.000256 2048 410 10260 68880 5.85728 7.112 939.262 209.667 1161.97 1162.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 390 0.000128 4096 155 7320 3840 92.0306 28.3648 94.375 835.063 1049.99 1050.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1770 6.4e-05 4096 300 2400 286080 46.3565 55.7022 2000.67 1675.74 3778.55 3778.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1280 3.2e-05 1024 350 420 476160 67.9083 26.9123 582.661 834.676 1512.37 1512.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 750 3.2e-05 2048 180 2160 445440 130.427 55.9413 1701.19 1668.98 3556.73 3556.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1900 0.000512 4096 350 3720 35400 6.61715 326.961 209.129 542.766 542.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1350 6.4e-05 512 370 240 215040 18.2886 6.63133 74.5143 206.257 305.903 306.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1010 3.2e-05 512 235 240 368640 45.8088 13.15 108.1 412.59 579.895 580.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 880 0.000512 2048 100 720 34240 3.49046 25.7874 104.922 134.245 134.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 670 3.2e-05 1024 240 840 266240 110.399 26.4337 172.508 824.809 1134.39 1134.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1760 0.000256 2048 410 10260 68480 5.81046 7.02666 794.784 209.248 1016.94 1017.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 390 0.000128 4096 155 7320 2560 91.0326 28.2052 55.5481 825.82 1000.76 1000.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1770 6.4e-05 4096 300 2400 286080 46.1596 55.5786 1699.43 1677.27 3478.51 3478.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1280 3.2e-05 1024 350 420 481280 67.2922 26.8827 587.696 838.549 1520.63 1520.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 750 3.2e-05 2048 180 2160 445440 130.604 56.0161 1442.03 1676.88 3305.72 3305.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1900 0.000512 4096 350 3720 35360 6.62989 276.808 209.254 492.735 492.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1350 6.4e-05 512 370 240 215040 18.2322 6.61645 70.9212 206.405 302.387 302.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1010 3.2e-05 512 235 240 393216 44.2745 13.3136 77.3543 416.328 551.521 551.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 880 0.000512 2048 100 720 34320 3.4761 55.0037 104.763 163.288 163.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 670 3.2e-05 1024 240 840 270336 111.452 26.754 375.343 832.313 1346.11 1346.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1760 0.000256 2048 410 10260 69024 5.82656 7.19878 1705.05 209.566 1927.72 1927.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 390 0.000128 4096 155 7320 5376 91.3763 28.3443 236.758 836.6 1193.26 1193.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1770 6.4e-05 4096 300 2400 286368 46.2326 55.6601 3618.75 1675.79 5396.51 5396.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 3.2e-05 1024 350 420 479232 67.4307 26.9586 331.323 836.496 1262.43 1262.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 750 3.2e-05 2048 180 2160 446976 130.249 56.355 3099.05 1677.04 4962.9 4963.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1900 0.000512 4096 350 3720 35568 6.62496 590.551 211.957 809.176 809.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1350 6.4e-05 512 370 240 221184 18.1041 6.68525 44.3004 208.241 277.544 277.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1010 3.2e-05 512 235 240 380928 44.6531 13.1507 53.7614 412.301 524.113 524.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 880 0.000512 2048 100 720 34272 3.47952 34.5887 104.783 142.893 142.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 670 3.2e-05 1024 240 840 258048 111.732 26.4294 225.677 824.255 1188.35 1188.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1760 0.000256 2048 410 10260 68928 5.81846 7.09082 1069.45 209.468 1291.9 1291.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 390 0.000128 4096 155 7320 4608 91.0858 28.31 130.707 832.909 1083.17 1083.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1770 6.4e-05 4096 300 2400 286272 46.1306 55.5936 2268.49 1676.31 4046.6 4046.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 3.2e-05 1024 350 420 473088 67.7494 26.7284 506.552 832.578 1433.88 1434.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 750 3.2e-05 2048 180 2160 445440 130.298 55.8949 1933.06 1673 3792.45 3792.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1900 0.000512 4096 350 3720 35520 6.62893 372.19 209.637 588.501 588.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1350 6.4e-05 512 370 240 215040 18.2164 6.61773 29.059 206.259 260.364 260.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1010 3.2e-05 512 235 240 368640 45.068 13.0671 43.2246 408.595 510.2 510.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 880 0.000512 2048 100 720 34128 3.46771 28.1969 104.596 136.302 136.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 670 3.2e-05 1024 240 840 258048 110.559 26.2508 183.654 816.646 1137.35 1137.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1760 0.000256 2048 410 10260 68544 5.81974 7.02618 876.421 209.229 1098.57 1098.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 390 0.000128 4096 155 7320 2304 91.5143 28.3376 55.005 830.065 1005.08 1005.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1770 6.4e-05 4096 300 2400 285984 46.211 55.6473 1869.25 1676.81 3648 3648.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1280 3.2e-05 1024 350 420 470016 67.6209 26.5779 520.273 829.009 1443.69 1443.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 750 3.2e-05 2048 180 2160 442368 130.705 55.9273 1578.06 1670.18 3435.06 3435.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1900 0.000512 4096 350 3720 35424 6.61427 305.539 209.523 521.717 521.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1350 6.4e-05 512 370 240 211968 18.1365 6.57526 23.1091 204.356 252.386 252.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1010 3.2e-05 512 235 240 368640 45.8375 13.1419 41.4504 412.312 512.989 513.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 880 0.000512 2048 100 720 34176 3.48365 25.9017 104.767 134.196 134.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 670 3.2e-05 1024 240 840 245760 114.396 26.44 158.407 824.282 1123.77 1123.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1760 0.000256 2048 410 10260 68352 5.80813 7.01014 782.436 208.663 1004 1004.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 390 0.000128 4096 155 7320 3072 90.9789 28.2524 65.3788 825.535 1010.3 1010.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1770 6.4e-05 4096 300 2400 286080 46.2379 55.5971 1683.19 1675.58 3460.68 3460.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1280 3.2e-05 1024 350 420 466944 67.3999 26.4376 491.766 824.275 1410.1 1410.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 750 3.2e-05 2048 180 2160 442368 129.991 55.6687 1420.81 1664.81 3271.47 3271.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1900 0.000512 4096 350 3720 35328 6.61299 274.274 209.094 490.026 490.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1350 6.4e-05 512 370 240 208896 18.7331 6.6153 60.0512 206.284 291.896 292.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1010 3.2e-05 512 235 240 368640 45.9002 13.1559 100.119 412.336 571.755 571.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 880 0.000512 2048 100 720 34080 3.47434 22.7716 104.636 130.925 130.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 670 3.2e-05 1024 240 840 245760 114.42 26.4722 137.84 824.328 1103.31 1103.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1760 0.000256 2048 410 10260 68640 5.82656 7.02842 681.307 209.313 903.549 903.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 60 390 0.000128 4096 155 7320 0 28.2501 0.004576 825.22 853.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1770 6.4e-05 4096 300 2400 285600 46.244 83.9133 1455.61 2500.07 4086 3232.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1280 3.2e-05 1024 350 420 460800 68.4542 26.4904 502.073 824.365 1421.6 1421.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 750 3.2e-05 2048 180 2160 445440 130.146 56.01 1242.29 1669.02 3097.66 3097.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1900 0.000512 4096 350 3720 35280 6.61718 237.853 209.092 453.607 453.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1350 6.4e-05 512 370 240 215040 18.2724 6.64314 65.9065 206.311 297.345 297.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1010 3.2e-05 512 235 240 394240 44.6663 13.3898 76.6033 418.409 553.317 553.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 880 0.000512 2048 100 720 34328 3.47715 52.9121 104.808 161.241 161.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 670 3.2e-05 1024 240 840 272384 112.034 26.9254 359.026 836.447 1334.68 1334.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1760 0.000256 2048 410 10260 68992 5.85523 7.11264 1623.97 209.641 1846.65 1846.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 390 0.000128 4096 155 7320 5376 91.6701 28.3809 227.543 836.656 1184.43 1184.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1770 6.4e-05 4096 300 2400 286384 46.383 55.6941 3462.94 1675.79 5240.88 5240.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 3.2e-05 1024 350 420 480256 67.3901 26.923 312.46 836.625 1243.61 1243.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 750 3.2e-05 2048 180 2160 446208 130.595 56.15 2941.82 1676.56 4805.32 4805.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1900 0.000512 4096 350 3720 35560 6.6297 565.484 209.612 781.77 781.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1350 6.4e-05 512 370 240 222208 18.2402 6.72589 43.5984 211.627 280.403 280.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1010 3.2e-05 512 235 240 387072 44.3446 13.1994 48.7084 413.964 520.465 520.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 880 0.000512 2048 100 720 34272 3.47955 33.582 104.9 142.005 142.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 670 3.2e-05 1024 240 840 258048 112.567 26.5433 215.96 827.577 1182.89 1183.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1760 0.000256 2048 410 10260 68768 5.82867 7.03878 1027.38 209.654 1249.98 1250.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 390 0.000128 4096 155 7320 5376 91.4376 28.3771 147.318 837.699 1105.01 1105.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1770 6.4e-05 4096 300 2400 286272 46.2617 55.6672 2203.16 1677.5 3982.67 3982.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 3.2e-05 1024 350 420 480256 67.2868 26.9023 200.042 837.293 1131.73 1131.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 750 3.2e-05 2048 180 2160 444416 130.736 56.0016 1851.45 1674.18 3712.56 3712.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1900 0.000512 4096 350 3720 35504 6.62192 358.253 209.785 574.704 574.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1350 6.4e-05 512 370 240 215040 18.3589 6.64576 27.5626 207.08 259.859 260.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1010 3.2e-05 512 235 240 387072 45.3548 13.3908 41.8013 418.346 519.141 519.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 880 0.000512 2048 100 720 34104 3.47664 28.1245 104.478 136.12 136.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 670 3.2e-05 1024 240 840 258048 114.528 26.9189 181.249 836.359 1159.3 1159.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1760 0.000256 2048 410 10260 68880 5.85469 7.13862 869.472 209.574 1092.11 1092.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 390 0.000128 4096 155 7320 5376 91.699 28.385 121.115 837.005 1078.38 1078.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1770 6.4e-05 4096 300 2400 285936 46.3851 55.6989 1857.93 1674.67 3634.76 3634.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 3.2e-05 1024 350 420 473088 68.4076 26.9209 168.763 836.339 1100.65 1100.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 750 3.2e-05 2048 180 2160 446208 130.526 56.1012 1570.74 1675.67 3433.23 3433.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1900 0.000512 4096 350 3720 35448 6.6231 302.358 209.556 518.582 518.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1350 6.4e-05 512 370 240 215040 18.8186 6.73178 23.5952 209.293 258.651 258.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1010 3.2e-05 512 235 240 372736 43.8864 13.0441 38.4167 404.424 500.016 500.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 880 0.000512 2048 100 720 34048 3.47133 24.6594 104.6 132.772 132.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 670 3.2e-05 1024 240 840 229376 114.269 26.481 142.415 808.496 1091.91 1092.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1760 0.000256 2048 410 10260 68096 5.79376 7.02685 749.526 208.75 971.172 971.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 390 0.000128 4096 155 7320 3584 90.9676 28.2763 72.316 828.697 1020.42 1020.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1770 6.4e-05 4096 300 2400 286272 46.1373 55.5702 1632.54 1677.45 3411.78 3411.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 3.2e-05 1024 350 420 473088 66.8697 26.5204 464.898 828.902 1387.4 1387.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 750 3.2e-05 2048 180 2160 444416 130.601 56.0377 1372.06 1674.59 3233.49 3233.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1900 0.000512 4096 350 3720 35392 6.62426 264.565 209.784 481.018 481.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1350 6.4e-05 512 370 240 200704 18.6354 6.56563 19.4322 202.348 247.193 247.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1010 3.2e-05 512 235 240 358400 46.2867 13.0888 33.9492 409.273 502.847 503.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 880 0.000512 2048 100 720 33880 3.45376 22.3334 104.296 130.127 130.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 670 3.2e-05 1024 240 840 250880 112.374 26.3174 138.174 818.207 1095.32 1095.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1760 0.000256 2048 410 10260 68320 5.85523 7.19101 664.179 209.803 887.105 887.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 60 390 0.000128 4096 155 7320 0 28.2077 0.005344 819.345 847.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1770 6.4e-05 4096 300 2400 285600 46.3716 83.9063 1451.83 2495.92 4078.17 3230.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1280 3.2e-05 1024 350 420 465920 66.7649 26.3209 475.823 818.292 1387.42 1387.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 750 3.2e-05 2048 180 2160 439040 130.239 55.6359 1198.46 1662.67 3047.2 3047.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1900 0.000512 4096 350 3720 35280 6.61504 233.001 209.484 449.146 449.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1350 6.4e-05 512 370 240 215040 17.9713 6.58765 18.7805 204.79 248.342 248.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1010 3.2e-05 512 235 240 393216 44.6082 13.344 73.8147 418.022 550.04 550.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 880 0.000512 2048 100 720 34304 3.48 50.2252 104.832 158.581 158.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 670 3.2e-05 1024 240 840 270336 111.814 27.3556 338.916 835.676 1314.01 1314.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1760 0.000256 2048 410 10260 68864 5.82042 7.02842 1475.43 209.502 1697.86 1697.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 390 0.000128 4096 155 7320 5120 91.1817 28.3261 201.621 835.954 1157.26 1157.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1770 6.4e-05 4096 300 2400 286336 46.2272 55.6134 3310.67 1677.74 5090.33 5090.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 3.2e-05 1024 350 420 479232 67.1363 26.8296 299.426 835.755 1229.36 1229.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 750 3.2e-05 2048 180 2160 448512 130.139 56.0723 2798.11 1676.59 4661.11 4661.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1900 0.000512 4096 350 3720 35520 6.61322 514.177 209.587 730.427 730.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1350 6.4e-05 512 370 240 221184 18.2261 6.70928 42.0387 209.086 276.27 276.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1010 3.2e-05 512 235 240 393216 44.6067 13.3407 50.1197 418.071 526.388 526.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 880 0.000512 2048 100 720 34176 3.4705 34.5331 104.672 142.72 142.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 670 3.2e-05 1024 240 840 262144 113.28 26.8159 221.597 835.778 1197.71 1197.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1760 0.000256 2048 410 10260 68608 5.81235 7.0648 982.847 209.334 1205.13 1205.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 390 0.000128 4096 155 7320 4096 91.5636 28.3263 109.346 836.268 1065.68 1065.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1770 6.4e-05 4096 300 2400 286208 46.2385 55.593 2261.08 1677.12 4040.11 4040.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 3.2e-05 1024 350 420 475136 67.904 26.825 201.821 838.012 1134.78 1134.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 750 3.2e-05 2048 180 2160 446464 130.045 55.9271 1887.24 1671.31 3744.72 3744.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1900 0.000512 4096 350 3720 35456 6.61709 343.303 209.658 559.622 559.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1350 6.4e-05 512 370 240 221184 18.2104 6.7031 28.7752 209.135 263.04 263.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1010 3.2e-05 512 235 240 368640 45.8717 13.1467 39.5824 412.365 511.215 511.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 880 0.000512 2048 100 720 34176 3.48032 28.9152 104.78 137.219 137.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 670 3.2e-05 1024 240 840 245760 114.401 26.4412 172.937 824.374 1138.4 1138.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1760 0.000256 2048 410 10260 68352 5.79472 7.00093 810.579 208.696 1032.15 1032.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 390 0.000128 4096 155 7320 3072 90.9839 28.2335 70.8387 825.22 1015.46 1015.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1770 6.4e-05 4096 300 2400 286080 46.2193 55.5891 1876.56 1675.77 3654.22 3654.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 3.2e-05 1024 350 420 466944 67.2308 26.4372 165.71 826.293 1085.89 1086.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 750 3.2e-05 2048 180 2160 442368 129.959 55.7226 1553.72 1665 3404.6 3404.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1900 0.000512 4096 350 3720 35328 6.61299 282.721 212.83 502.209 502.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1350 6.4e-05 512 370 240 208896 18.7049 6.61914 22.178 206.303 254.017 254.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1010 3.2e-05 512 235 240 393216 44.6126 13.3396 39.1256 418.086 515.409 515.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 880 0.000512 2048 100 720 34048 3.47136 26.8407 104.653 135.006 135.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 670 3.2e-05 1024 240 840 262144 113.235 26.8247 170.657 835.821 1146.78 1146.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1760 0.000256 2048 410 10260 68608 5.83088 7.03283 724.576 209.645 947.157 947.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 390 0.000128 4096 155 7320 4096 91.5951 28.3177 85.2756 836.832 1042.2 1042.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1770 6.4e-05 4096 300 2400 285696 46.2132 55.581 1738 1675.42 3515.29 3515.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 3.2e-05 1024 350 420 475136 67.9344 26.8323 157.228 835.815 1088.02 1088.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 750 3.2e-05 2048 180 2160 442368 130.956 55.9795 1428.4 1674.77 3290.29 3290.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1900 0.000512 4096 350 3720 35328 6.61389 251.315 209.559 467.531 467.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1350 6.4e-05 512 370 240 212992 18.8531 6.70778 21.7928 209.194 256.756 256.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 1010 3.2e-05 512 235 240 368640 45.8577 13.1544 33.9633 412.312 505.539 505.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 880 0.000512 2048 100 720 33920 3.46717 24.2934 104.401 132.203 132.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 670 3.2e-05 1024 240 840 245760 114.482 26.4417 146.78 824.278 1112.23 1112.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1760 0.000256 2048 410 10260 67840 5.79437 7.02237 653.865 208.62 875.38 875.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 390 0.000128 4096 155 7320 0 28.2283 0.00592 825.496 853.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1770 6.4e-05 4096 300 2400 285440 46.2649 83.8221 1578.55 2498.65 4207.45 3353.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 3.2e-05 1024 350 420 471040 66.5031 26.475 143.212 824.278 1060.7 1060.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 750 3.2e-05 2048 180 2160 440320 132.191 56.1766 1301.63 1675.83 3166.04 3166.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1900 0.000512 4096 350 3720 35200 6.6129 231.08 209.054 446.79 446.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1350 6.4e-05 512 370 240 204800 19.0281 6.61507 19.436 206.33 251.623 251.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1010 3.2e-05 512 235 256 380928 45.7819 13.3503 92.6435 417.768 569.81 570.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 880 0.000512 2048 100 704 34464 3.48774 42.2435 104.844 150.618 150.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 670 3.2e-05 1024 240 896 278528 110.153 26.8166 312.6 835.137 1284.96 1285.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1760 0.000256 2048 410 10240 68992 5.8368 7.05536 1323.97 209.639 1546.57 1546.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 390 0.000128 4096 155 7360 3584 91.6003 28.3279 124.304 838.704 1083.1 1083.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1770 6.4e-05 4096 300 2368 286784 46.1749 55.5848 2818.48 1676.28 4596.61 4596.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1280 3.2e-05 1024 350 384 473088 68.9143 26.8759 411.259 837.98 1345.26 1345.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 750 3.2e-05 2048 180 2112 443392 131.403 56.0647 2348.07 1679.41 4215.15 4215.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1900 0.000512 4096 350 3712 35584 6.64371 462.342 209.601 678.633 678.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1350 6.4e-05 512 370 256 219136 18.4681 6.70672 58.4186 208.949 292.757 292.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1010 3.2e-05 512 235 256 376832 46.3634 13.3366 102.097 417.774 579.824 580.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 880 0.000512 2048 100 704 34432 3.49082 27.6676 104.848 136.048 136.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 670 3.2e-05 1024 240 896 278528 110.233 26.8197 201.692 835.227 1174.23 1174.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1760 0.000256 2048 410 10240 68864 5.82656 7.02874 849.231 209.385 1071.55 1071.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 390 0.000128 4096 155 7360 3072 91.6346 28.3062 69.7956 835.515 1025.41 1025.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1770 6.4e-05 4096 300 2368 286592 46.2295 55.6067 1821.8 1676.5 3600.21 3600.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1280 3.2e-05 1024 350 384 471040 68.8116 26.8248 404.108 835.479 1335.45 1335.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 750 3.2e-05 2048 180 2112 442368 131.872 55.9882 1501.91 1675.69 3365.66 3365.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1900 0.000512 4096 350 3712 35520 6.63347 297.321 209.432 513.432 513.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1350 6.4e-05 512 370 256 217088 18.6611 6.70614 56.0507 208.973 290.611 290.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1010 3.2e-05 512 235 256 368640 45.8873 13.1462 99.7268 412.547 571.554 571.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 880 0.000512 2048 100 704 34368 3.48186 22.7903 104.819 131.135 131.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 670 3.2e-05 1024 240 896 270336 109.366 26.4778 163.093 824.747 1123.93 1124.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1760 0.000256 2048 410 10240 68736 5.81837 7.03062 694.998 209.589 917.512 917.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 390 0.000128 4096 155 7360 1536 91.5904 28.287 31.0461 833.444 984.521 984.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1770 6.4e-05 4096 300 2368 286656 46.3098 55.5848 4472.6 1677.28 6251.86 6251.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1280 3.2e-05 1024 350 384 466944 68.9924 26.7167 413.219 832.978 1342.13 1342.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 750 3.2e-05 2048 180 2112 442368 131.17 56.0199 1243.23 1673.98 3104.6 3104.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1900 0.000512 4096 350 3712 35520 6.62278 244.76 209.727 461.151 461.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1350 6.4e-05 512 370 256 215040 18.2887 6.61798 57.8538 210.095 293.076 293.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1010 3.2e-05 512 235 256 376832 46.2935 13.3433 101.675 418.024 579.584 579.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 880 0.000512 2048 100 704 34304 3.47398 70.7932 104.723 179.035 179.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 670 3.2e-05 1024 240 896 278528 110.209 26.8294 144.228 835.697 1117.22 1117.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1760 0.000256 2048 410 10240 68608 5.81251 7.02496 599.891 209.313 822.116 822.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 390 0.000128 4096 155 7360 2048 91.8095 28.3156 36.4094 836.406 993.092 993.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1770 6.4e-05 4096 300 2368 286464 46.4036 55.6153 4433.43 1676.97 6212.5 6212.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1280 3.2e-05 1024 350 384 466944 69.41 26.9175 410.158 838.908 1345.62 1345.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 750 3.2e-05 2048 180 2112 438272 132.171 55.9473 1061.59 1671.17 2921.07 2921.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1900 0.000512 4096 350 3712 35456 6.61994 210.831 209.54 427.037 427.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1350 6.4e-05 512 370 256 212992 18.9437 6.71152 56.6989 209.118 291.685 291.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1010 3.2e-05 512 235 256 384000 45.7421 13.3979 87.6204 419.463 566.472 566.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 880 0.000512 2048 100 704 34440 3.47827 56.7744 104.884 165.179 165.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 670 3.2e-05 1024 240 896 281600 110.194 26.9469 430.811 838.592 1406.79 1406.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1760 0.000256 2048 410 10240 69040 5.85078 7.12784 1785.39 209.833 2008.27 2008.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 390 0.000128 4096 155 7360 3840 91.9576 28.4143 178.913 839.378 1138.82 1138.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1770 6.4e-05 4096 300 2368 286720 46.4056 55.7056 3748.89 1677.42 5528.5 5528.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1280 3.2e-05 1024 350 384 471040 69.0465 26.9503 562.611 838.621 1497.45 1497.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 750 3.2e-05 2048 180 2112 442880 131.805 56.107 3147.53 1677.02 5012.67 5012.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1900 0.000512 4096 350 3712 35560 6.61818 618.334 209.681 834.676 834.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1350 6.4e-05 512 370 256 220160 18.4739 6.73309 48.9972 209.807 284.222 284.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1010 3.2e-05 512 235 256 378880 46.2484 13.3898 61.5666 419.453 540.906 541.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 880 0.000512 2048 100 704 34400 3.47754 34.857 104.872 143.251 143.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 670 3.2e-05 1024 240 896 276480 111.262 26.9175 259.696 838.545 1236.66 1236.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1760 0.000256 2048 410 10240 68800 5.83286 7.08608 1085.11 209.486 1307.59 1307.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 390 0.000128 4096 155 7360 3840 91.7646 28.3732 110.383 838.909 1069.59 1069.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1770 6.4e-05 4096 300 2368 286560 46.2805 55.6807 2273.24 1677.02 4052.29 4052.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1280 3.2e-05 1024 350 384 471040 68.9589 26.9213 538.577 838.685 1473.36 1473.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 750 3.2e-05 2048 180 2112 442880 131.675 56.0333 1918.03 1676.85 3782.78 3782.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1900 0.000512 4096 350 3712 35520 6.62086 375.996 209.656 592.332 592.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1350 6.4e-05 512 370 256 220160 18.4432 6.72173 78.9295 209.81 314.112 314.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1010 3.2e-05 512 235 256 368640 45.9204 13.1748 119.06 412.598 591.002 591.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 880 0.000512 2048 100 704 34320 3.48118 28.9078 104.763 137.198 137.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 670 3.2e-05 1024 240 896 261120 111.576 26.9714 200.386 824.834 1164.01 1164.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1760 0.000256 2048 410 10240 68880 5.86976 7.08192 898.918 209.805 1121.75 1121.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 390 0.000128 4096 155 7360 1920 92.099 28.3774 49.3734 835.608 1005.62 1005.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1770 6.4e-05 4096 300 2368 286560 46.3503 55.7195 1887.85 1676.79 3666.79 3666.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1280 3.2e-05 1024 350 384 468480 69.0494 26.9512 521.062 835.128 1452.41 1452.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 750 3.2e-05 2048 180 2112 437760 132.329 55.9937 1567.25 1673.65 3429.42 3429.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1900 0.000512 4096 350 3712 35400 6.6048 311.123 209.23 527.018 527.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1350 6.4e-05 512 370 256 215040 18.2866 6.6288 75.4206 206.403 306.952 307.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1010 3.2e-05 512 235 256 368640 45.8346 13.142 110.359 412.626 582.213 582.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 880 0.000512 2048 100 704 34240 3.47037 24.6199 104.657 132.789 132.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 670 3.2e-05 1024 240 896 266240 110.377 26.441 177.347 824.908 1139.32 1139.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1760 0.000256 2048 410 10240 68480 5.79453 7.0424 768.125 209.269 990.308 990.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 64 390 0.000128 4096 155 7360 0 28.2062 0.005152 825.491 853.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1770 6.4e-05 4096 300 2368 286400 46.1426 83.8057 1621.1 2503.02 4254.22 3400.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1280 3.2e-05 1024 350 384 471040 68.8641 26.8828 523.462 838.639 1458.07 1458.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 750 3.2e-05 2048 180 2112 440320 131.934 56.0459 1355.98 1677.07 3221.22 3221.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1900 0.000512 4096 350 3712 35360 6.60192 266.875 209.23 482.75 482.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1350 6.4e-05 512 370 256 215040 18.2282 6.63286 72.7918 206.426 304.293 304.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1010 3.2e-05 512 235 256 358400 46.8929 13.1788 143.985 412.616 616.921 617.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 880 0.000512 2048 100 704 34200 3.46915 22.5956 104.743 130.852 130.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 670 3.2e-05 1024 240 896 256000 112.522 26.5053 156.107 824.875 1120.25 1120.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1760 0.000256 2048 410 10240 68400 5.82042 7.05341 696.827 208.922 918.697 918.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 10 64 390 0.000128 4096 155 7360 0 28.2696 0.004992 825.605 853.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1770 6.4e-05 4096 300 2368 286000 46.3475 83.9729 1479.4 2501.79 4111.67 3257.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1280 3.2e-05 1024 350 384 460800 68.4591 26.5175 551.625 824.881 1471.7 1471.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 750 3.2e-05 2048 180 2112 435200 132.45 55.7819 1226.77 1666.71 3081.9 3082.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1900 0.000512 4096 350 3712 35400 6.61622 244.826 209.639 461.125 461.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1350 6.4e-05 512 370 256 204800 19.0712 6.63059 79.3945 206.432 311.741 311.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1010 3.2e-05 512 235 256 374784 46.0249 13.3137 75.9743 416.279 551.835 552.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 880 0.000512 2048 100 704 34464 3.48573 52.3039 104.857 160.689 160.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 670 3.2e-05 1024 240 896 276480 110.004 26.7571 392.675 832.215 1361.9 1362.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1760 0.000256 2048 410 10240 68928 5.82477 7.04134 1644.61 209.545 1867.09 1867.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 390 0.000128 4096 155 7360 3072 91.8251 28.3486 133.221 836.49 1090.07 1090.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1770 6.4e-05 4096 300 2368 286656 46.2213 55.6727 3449.99 1676.49 5228.46 5228.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 3.2e-05 1024 350 384 470016 68.8602 26.893 300.646 836.308 1232.92 1233.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 750 3.2e-05 2048 180 2112 442368 131.382 56.0046 2907.49 1672.48 4767.56 4767.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1900 0.000512 4096 350 3712 35568 6.62938 569.6 209.547 785.822 785.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1350 6.4e-05 512 370 256 218112 18.356 6.68592 44.9899 208.216 278.456 278.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1010 3.2e-05 512 235 256 368640 45.826 13.1417 50.4901 412.55 522.256 522.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 880 0.000512 2048 100 704 34368 3.47302 32.5892 104.822 140.926 140.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 670 3.2e-05 1024 240 896 270336 109.471 26.4315 241.498 824.742 1202.39 1202.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1760 0.000256 2048 410 10240 68736 5.81632 7.03264 1028.89 209.587 1251.4 1251.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 390 0.000128 4096 155 7360 1536 91.6532 28.2865 45.2442 833.35 998.712 998.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1770 6.4e-05 4096 300 2368 286656 46.1435 55.586 2159.8 1677.28 3938.89 3938.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 3.2e-05 1024 350 384 466944 68.6602 26.7265 455.995 833.038 1384.64 1384.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 750 3.2e-05 2048 180 2112 442368 131.197 55.9228 1823.47 1673.98 3684.77 3684.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1900 0.000512 4096 350 3712 35520 6.62342 355.461 209.723 571.852 571.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1350 6.4e-05 512 370 256 215040 18.198 6.61709 29.7409 206.366 261.129 261.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1010 3.2e-05 512 235 256 350208 46.8209 13.0652 42.2692 408.641 511.046 511.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 880 0.000512 2048 100 704 34272 3.47488 26.8627 104.714 135.096 135.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 670 3.2e-05 1024 240 896 258048 110.566 26.2551 187.3 816.74 1141.11 1141.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1760 0.000256 2048 410 10240 68544 5.81699 7.09427 844.617 209.249 1066.85 1066.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 64 390 0.000128 4096 155 7360 0 28.323 0.006144 829.663 858.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1770 6.4e-05 4096 300 2368 286272 46.2329 83.9856 1780.77 2506.59 4417.74 3559.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 3.2e-05 1024 350 384 460800 68.8472 26.577 465.217 830.827 1391.69 1391.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 750 3.2e-05 2048 180 2112 437760 132.091 55.9636 1480.65 1670.34 3339.24 3339.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1900 0.000512 4096 350 3712 35424 6.61523 293.841 209.51 510.011 510.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1350 6.4e-05 512 370 256 211968 18.1232 6.57869 23.691 204.379 252.985 253.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1010 3.2e-05 512 235 256 368640 45.8749 13.1461 39.6178 412.61 511.495 511.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 880 0.000512 2048 100 704 34176 3.472 23.9043 104.561 131.98 132.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 670 3.2e-05 1024 240 896 270336 109.504 26.4417 174.648 824.866 1135.7 1135.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1760 0.000256 2048 410 10240 68352 5.81242 7.0144 742.508 208.818 964.23 964.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 64 390 0.000128 4096 155 7360 0 28.2388 0.00448 825.584 853.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1770 6.4e-05 4096 300 2368 286464 46.2315 83.8434 1572.24 2502.97 4205.44 3351.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1280 3.2e-05 1024 350 384 454656 69.3356 26.4381 436.455 824.865 1357.32 1357.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 750 3.2e-05 2048 180 2112 436224 131.789 55.6274 1302.44 1668.77 3158.83 3158.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1900 0.000512 4096 350 3712 35328 6.6048 258.507 209.211 474.368 474.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1350 6.4e-05 512 370 256 208896 18.739 6.61654 61.7312 206.437 293.74 293.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1010 3.2e-05 512 235 256 368640 45.8782 13.1619 102.743 412.274 574.306 574.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 880 0.000512 2048 100 704 34080 3.46522 20.6811 104.34 128.531 128.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 670 3.2e-05 1024 240 896 245760 114.479 26.4746 140.653 824.198 1106.05 1106.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1760 0.000256 2048 410 10240 68640 5.82368 7.03517 661.046 209.277 883.256 883.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 64 390 0.000128 4096 155 7360 0 28.2416 0.004448 825.09 853.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1770 6.4e-05 4096 300 2368 286080 46.2458 83.9082 1390.34 2499.6 4020.26 3166.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1280 3.2e-05 1024 350 384 460800 68.4198 26.5238 458.256 824.193 1377.62 1377.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 750 3.2e-05 2048 180 2112 437760 132.14 55.8838 1156.05 1668.92 3013.19 3013.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1900 0.000512 4096 350 3712 35280 6.60448 228.428 209.027 444.104 444.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1350 6.4e-05 512 370 256 215040 18.2782 6.64352 67.2034 206.277 298.618 298.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1010 3.2e-05 512 235 256 379904 46.0435 13.3878 75.248 418.397 553.327 553.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 880 0.000512 2048 100 704 34440 3.48954 49.4331 104.83 157.796 157.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 670 3.2e-05 1024 240 896 279552 110.484 27.037 370.387 836.457 1344.61 1344.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1760 0.000256 2048 410 10240 68992 5.84477 7.0577 1543.86 209.638 1766.47 1766.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 390 0.000128 4096 155 7360 3584 92.0573 28.3914 146.45 836.635 1103.71 1103.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1770 6.4e-05 4096 300 2368 286720 46.379 55.7097 3240.89 1676.37 5019.43 5019.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 3.2e-05 1024 350 384 469504 69.1022 26.9298 279.931 836.421 1212.6 1212.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 750 3.2e-05 2048 180 2112 442624 131.562 56.1192 2721.51 1672.71 4582.1 4582.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1900 0.000512 4096 350 3712 35560 6.62118 535.822 209.577 752.063 752.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1350 6.4e-05 512 370 256 218624 18.5626 6.72768 43.5114 209.278 278.289 278.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1010 3.2e-05 512 235 256 372736 45.7152 13.2084 48.3421 414.018 521.531 521.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 880 0.000512 2048 100 704 34384 3.48662 31.5231 104.927 139.981 140.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 670 3.2e-05 1024 240 896 272384 109.693 26.5502 229.24 827.692 1193.42 1193.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1760 0.000256 2048 410 10240 68768 5.83542 7.05283 980.549 209.674 1203.19 1203.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 390 0.000128 4096 155 7360 3584 91.8254 28.3559 94.6802 837.783 1052.83 1052.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1770 6.4e-05 4096 300 2368 286496 46.216 55.6667 2079.23 1677.02 3858.21 3858.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 3.2e-05 1024 350 384 465920 69.3987 26.9385 178.778 837.391 1112.72 1112.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 750 3.2e-05 2048 180 2112 440832 131.816 56.1148 1725.85 1674.38 3588.35 3588.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1900 0.000512 4096 350 3712 35504 6.62118 340.961 209.767 557.393 557.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1350 6.4e-05 512 370 256 215040 18.3651 6.64528 28.1934 207.103 260.515 260.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1010 3.2e-05 512 235 256 365568 47.4612 13.3901 39.3856 418.445 518.933 519.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 880 0.000512 2048 100 704 34272 3.48019 26.3301 104.676 134.529 134.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 670 3.2e-05 1024 240 896 279552 110.476 26.9183 199.207 836.528 1173.37 1173.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1760 0.000256 2048 410 10240 68880 5.85853 7.05798 832.794 209.617 1055.4 1055.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 390 0.000128 4096 155 7360 2688 92.094 28.3773 62.9086 837.249 1020.81 1020.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1770 6.4e-05 4096 300 2368 286272 46.3482 55.7111 1756.26 1675.67 3534.07 3534.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 3.2e-05 1024 350 384 462336 70.0672 26.9243 150.957 836.526 1084.68 1084.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 750 3.2e-05 2048 180 2112 440832 132.119 56.0567 1465.16 1672.85 3326.37 3326.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1900 0.000512 4096 350 3712 35448 6.6297 289.045 209.556 505.275 505.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1350 6.4e-05 512 370 256 215040 18.8392 6.7296 23.8858 209.337 259.006 259.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1010 3.2e-05 512 235 256 344064 46.6503 13.0534 33.3309 404.465 497.749 497.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 880 0.000512 2048 100 704 34272 3.49184 23.375 104.927 131.839 131.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 670 3.2e-05 1024 240 896 258048 108.599 26.2158 162.028 808.589 1105.69 1105.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1760 0.000256 2048 410 10240 68096 5.79184 7.00384 718.101 208.773 939.743 939.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 390 0.000128 4096 155 7360 0 28.2583 0.004448 828.735 857.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1770 6.4e-05 4096 300 2368 286272 46.1477 83.8547 1542.35 2506.37 4178.89 3321.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 3.2e-05 1024 350 384 458752 69.0973 26.5172 413.274 828.092 1337.21 1337.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 750 3.2e-05 2048 180 2112 437248 132.432 56.0634 1271.69 1674.67 3135.06 3135.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1900 0.000512 4096 350 3712 35392 6.62576 251.808 209.767 468.247 468.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1350 6.4e-05 512 370 256 200704 18.6275 6.56038 19.9055 202.369 247.683 247.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1010 3.2e-05 512 235 256 358400 46.3022 13.0921 34.8545 409.323 503.815 504.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 880 0.000512 2048 100 704 34160 3.48682 20.869 104.78 129.176 129.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 670 3.2e-05 1024 240 896 250880 112.335 26.3124 140.002 818.285 1097.19 1097.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1760 0.000256 2048 410 10240 68320 5.8575 7.05126 639.256 209.828 862.068 862.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 390 0.000128 4096 155 7360 0 28.204 0.004352 819.431 847.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1770 6.4e-05 4096 300 2368 286160 46.3622 83.8987 1384.35 2496.19 4010.95 3163.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1280 3.2e-05 1024 350 384 448000 69.5196 26.3168 417.701 818.371 1332.12 1332.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 750 3.2e-05 2048 180 2112 430080 132.492 55.4987 1111.2 1660.51 2959.88 2960.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1900 0.000512 4096 350 3712 35280 6.6144 223.552 209.473 439.684 439.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1350 6.4e-05 512 370 256 197120 19.3406 6.58733 17.9162 204.814 248.866 249.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1010 3.2e-05 512 235 256 376832 46.1894 13.3457 74.6031 417.772 552.163 552.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 880 0.000512 2048 100 704 34432 3.48979 49.0045 104.845 157.382 157.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 670 3.2e-05 1024 240 896 278528 110.231 26.8206 364.985 835.207 1337.49 1337.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1760 0.000256 2048 410 10240 68864 5.82822 7.08131 1469.51 209.382 1691.88 1691.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 390 0.000128 4096 155 7360 3072 91.6388 28.3173 121.909 835.432 1077.47 1077.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1770 6.4e-05 4096 300 2368 286592 46.2167 55.585 3237.3 1675.78 5014.95 5015.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 3.2e-05 1024 350 384 471040 68.2911 26.8286 280.696 835.297 1211.33 1211.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 750 3.2e-05 2048 180 2112 442368 131.771 56.0868 2692.1 1675.72 4555.88 4556.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1900 0.000512 4096 350 3712 35520 6.61299 511.184 213.181 731.022 731.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1350 6.4e-05 512 370 256 217088 18.5589 6.70704 43.5898 208.97 278.037 278.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1010 3.2e-05 512 235 256 376832 46.2184 13.3489 50.3272 418.151 528.287 528.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 880 0.000512 2048 100 704 34304 3.47968 33.2125 104.759 141.496 141.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 670 3.2e-05 1024 240 896 278528 110.266 26.8268 243.145 835.956 1216.44 1216.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1760 0.000256 2048 410 10240 68608 5.82515 7.02326 953.937 209.383 1176.25 1176.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 390 0.000128 4096 155 7360 2048 91.8252 28.322 57.5075 836.501 1014.34 1014.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1770 6.4e-05 4096 300 2368 286464 46.1987 55.5857 2180.31 1678.1 3960.27 3960.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 3.2e-05 1024 350 384 466944 68.9423 26.8166 187.744 836.093 1119.82 1119.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 750 3.2e-05 2048 180 2112 438272 132.187 55.9002 1782.32 1671.66 3642.25 3642.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1900 0.000512 4096 350 3712 35456 6.61523 332.016 209.595 548.273 548.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1350 6.4e-05 512 370 256 212992 18.8588 6.7089 28.9049 209.179 263.864 264.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1010 3.2e-05 512 235 256 368640 45.8548 13.1412 41.1941 412.368 512.804 512.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 880 0.000512 2048 100 704 34176 3.47552 27.3107 104.504 135.335 135.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 670 3.2e-05 1024 240 896 270336 109.5 26.4364 196.189 824.378 1156.75 1156.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1760 0.000256 2048 410 10240 68352 5.79376 7.02669 783.937 208.691 1005.52 1005.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 390 0.000128 4096 155 7360 0 28.2133 0.00496 825.168 853.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1770 6.4e-05 4096 300 2368 286464 46.227 83.7978 1814.27 2500.94 4445.41 3592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 3.2e-05 1024 350 384 454656 69.068 26.4624 152.372 824.363 1072.49 1072.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 750 3.2e-05 2048 180 2112 436224 131.712 55.7016 1470.44 1668.35 3326.39 3326.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1900 0.000512 4096 350 3712 35328 6.60589 272.439 209.089 488.177 488.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1350 6.4e-05 512 370 256 208896 18.7195 6.61309 23.0656 206.309 254.919 255.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1010 3.2e-05 512 235 256 360448 47.8203 13.3427 37.2032 418.154 516.764 516.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 880 0.000512 2048 100 704 34048 3.46262 25.4734 104.388 133.367 133.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 670 3.2e-05 1024 240 896 262144 113.225 26.8254 175.139 835.959 1151.39 1151.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1760 0.000256 2048 410 10240 68608 5.83213 7.06672 703.859 209.677 926.508 926.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 1010 3.2e-05 512 235 256 368640 45.827 13.1481 35.3435 412.379 506.95 507.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 880 0.000512 2048 100 704 33920 3.46 23.9618 104.142 131.609 131.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 670 3.2e-05 1024 240 896 245760 114.435 26.4488 151.868 824.464 1117.47 1117.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1760 0.000256 2048 410 10240 67840 5.80989 7.01622 635.651 208.656 857.209 857.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 390 0.000128 4096 155 7360 0 28.2317 0.006176 825.626 853.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1770 6.4e-05 4096 300 2368 285440 46.2649 83.8367 1531.31 2499.07 4160.65 3306.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 3.2e-05 1024 350 384 450560 69.8698 26.4417 129.386 824.415 1050.34 1050.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 750 3.2e-05 2048 180 2112 440320 132.154 56.0643 1250.88 1676.16 3115.46 3115.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1900 0.000512 4096 350 3712 35200 6.60621 224.126 209.051 439.826 439.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1350 6.4e-05 512 370 256 204800 19.0239 6.62486 20.254 210.708 256.822 256.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1010 3.2e-05 512 235 256 344064 45 12.8317 34.4504 396.286 488.814 488.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 880 0.000512 2048 100 704 33792 3.44707 22.9196 104.058 130.468 130.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 670 3.2e-05 1024 240 896 245760 107.562 25.8212 145.341 792.226 1071.2 1071.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1760 0.000256 2048 410 10240 68352 5.83222 7.04307 589.091 209.35 811.389 811.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 390 0.000128 4096 155 7360 0 28.244 0.005792 826.735 855.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1770 6.4e-05 4096 300 2368 285696 46.2145 83.8185 1457.23 2502.62 4090.03 3235.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 3.2e-05 1024 350 384 442368 71.4049 26.4436 370.155 825.289 1294.33 1294.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 750 3.2e-05 2048 180 2112 430080 130.832 55.0584 1155.07 1650.14 2991.3 2991.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1900 0.000512 4096 350 3712 34944 6.55296 203.374 208.193 418.165 418.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1350 6.4e-05 512 370 256 196608 18.2596 6.53901 18.4968 198.328 241.834 242.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1010 3.2e-05 512 235 256 290816 54.0574 13.3891 80.5687 419.048 567.307 567.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 880 0.000512 2048 100 768 34080 3.4936 75.4156 104.863 183.816 183.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 670 3.2e-05 1024 240 896 270336 112.703 26.9025 490.578 837.752 1468.18 1468.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1760 0.000256 2048 410 10240 69024 5.83747 7.12294 1317.24 209.569 1539.84 1539.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1010 3.2e-05 512 235 256 286720 54.2764 13.3407 73.2028 417.966 559.027 559.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 880 0.000512 2048 100 768 34048 3.48995 50.9851 104.888 159.407 159.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 670 3.2e-05 1024 240 896 266240 112.23 26.8365 340.533 835.607 1315.45 1315.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1760 0.000256 2048 410 10240 68992 5.83459 7.03754 1474.41 209.745 1697.11 1697.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1010 3.2e-05 512 235 256 286720 54.351 13.3446 68.9385 418.059 554.958 555.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 880 0.000512 2048 100 768 33984 3.47968 32.9623 104.825 141.31 141.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 670 3.2e-05 1024 240 896 262144 113.165 26.8181 218.409 835.777 1194.41 1194.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1760 0.000256 2048 410 10240 68864 5.81312 7.08291 950.053 209.523 1172.55 1172.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1010 3.2e-05 512 235 256 270336 54.6202 13.1441 63.4094 412.194 543.622 543.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 880 0.000512 2048 100 768 33984 3.49178 27.5806 104.808 135.924 135.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 670 3.2e-05 1024 240 896 258048 111.693 26.6021 173.831 824.023 1136.4 1136.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1760 0.000256 2048 410 10240 68736 5.80822 7.0392 773.194 209.406 995.522 995.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1010 3.2e-05 512 235 256 278528 55.0228 13.3489 77.3704 418.044 564.041 564.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 880 0.000512 2048 100 768 33920 3.48253 24.504 104.815 132.846 132.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 670 3.2e-05 1024 240 896 262144 113.173 26.832 157.735 835.75 1133.73 1133.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1760 0.000256 2048 410 10240 68608 5.81606 7.0288 691.403 209.326 913.646 913.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1010 3.2e-05 512 235 256 266240 55.0957 13.1451 74.7581 412.346 555.587 555.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 880 0.000512 2048 100 768 33920 3.48682 22.4973 104.837 130.864 130.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 670 3.2e-05 1024 240 896 245760 114.253 26.4335 137.302 824.375 1102.6 1102.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1760 0.000256 2048 410 10240 68480 5.81005 7.07462 631.576 209.188 853.723 853.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1010 3.2e-05 512 235 256 270336 54.6564 13.1415 75.2546 412.694 555.991 556.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 880 0.000512 2048 100 768 33792 3.47546 21.0163 104.664 129.197 129.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 670 3.2e-05 1024 240 896 245760 114.374 26.4387 127.278 825.048 1093.38 1093.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1760 0.000256 2048 410 10240 68352 5.79862 7.00371 583.246 208.898 805.021 805.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1010 3.2e-05 512 235 256 258048 54.6669 13.058 75.0677 404.425 547.466 547.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 880 0.000512 2048 100 768 33824 3.48746 78.1496 104.826 186.509 186.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 670 3.2e-05 1024 240 896 229376 114.249 26.3926 111.811 808.494 1061.19 1061.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1760 0.000256 2048 410 10240 68096 5.80102 7.02042 545.276 208.756 766.924 766.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1010 3.2e-05 512 235 256 262144 56.6131 13.3414 72.7642 418.199 561.171 561.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 880 0.000512 2048 100 768 33792 3.48365 77.6676 104.825 186.018 186.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 670 3.2e-05 1024 240 896 262144 113.248 26.8271 120.412 836.036 1096.76 1096.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1760 0.000256 2048 410 10240 68608 5.8281 7.0296 524.042 209.73 746.702 746.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1010 3.2e-05 512 235 240 372736 44.186 13.0519 101.3 404.373 563.159 563.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 880 0.000512 2048 100 720 34048 3.46771 74.7971 104.578 182.886 182.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 670 3.2e-05 1024 240 840 229376 114.735 26.7249 366.236 808.429 1316.37 1316.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1760 0.000256 2048 410 10260 68096 5.78765 7.23146 505.497 208.888 727.478 727.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 390 0.000128 4096 155 7320 3584 90.9838 28.244 51.6194 828.503 999.509 999.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1770 6.4e-05 4096 300 2400 286272 46.2664 55.6003 5120.25 1677.67 6899.87 6899.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1280 3.2e-05 1024 350 420 473088 67.0447 26.5976 453.781 827.622 1375.26 1375.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 750 3.2e-05 2048 180 2160 444416 130.592 55.9985 925.212 1678.14 2790.13 2790.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1900 0.000512 4096 350 3720 35392 6.62688 179.067 209.756 395.493 395.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1350 6.4e-05 512 370 240 200704 18.6781 6.5639 54.1094 202.317 281.884 282.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1010 3.2e-05 512 235 256 344064 46.9125 13.0537 96.3416 404.382 560.94 561.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 880 0.000512 2048 100 704 34272 3.48979 70.7335 104.903 179.168 179.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 670 3.2e-05 1024 240 896 258048 109.011 26.2173 428.087 808.408 1371.97 1372.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1760 0.000256 2048 410 10240 68096 5.79459 7.03654 494.08 208.73 715.717 715.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 64 390 0.000128 4096 155 7360 0 28.246 0.005408 828.457 856.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1770 6.4e-05 4096 300 2368 286272 46.2963 83.8426 4969.23 2505.71 7605.24 6748.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1280 3.2e-05 1024 350 384 458752 69.3351 26.5388 404.526 832.472 1333.09 1333.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 750 3.2e-05 2048 180 2112 437248 132.429 55.935 878.229 1674.28 2741.07 2741.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1900 0.000512 4096 350 3712 35392 6.62528 174.68 209.715 391.064 391.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1350 6.4e-05 512 370 256 200704 18.6973 6.56979 56.4386 202.363 284.283 284.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1010 3.2e-05 512 235 250 394240 42.918 13.0908 103.699 408.925 568.881 569.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 880 0.000512 2048 100 700 34160 3.46618 72.3739 104.607 180.49 180.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 670 3.2e-05 1024 240 850 286720 105.702 26.319 473.274 817.448 1422.99 1423.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1760 0.000256 2048 410 10250 68320 5.87706 7.05891 509.495 209.615 732.12 732.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 50 390 0.000128 4096 155 7350 0 28.1825 0.004672 818.673 846.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1770 6.4e-05 4096 300 2400 285600 46.5224 83.8882 5173.09 2493.14 7796.8 6949.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1280 3.2e-05 1024 350 400 465920 66.9444 26.3381 440.508 817.441 1351.45 1351.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 750 3.2e-05 2048 180 2150 439040 130.201 55.4981 919.086 1658.69 2763.66 2763.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1900 0.000512 4096 350 3750 35280 6.6089 180.582 209.441 396.68 396.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1350 6.4e-05 512 370 250 197120 19.4239 6.59046 54.1292 204.6 284.96 285.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1010 3.2e-05 512 235 240 394240 42.8377 13.086 105.235 409.278 570.678 570.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 880 0.000512 2048 100 672 34440 3.49642 70.7626 104.964 179.268 179.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 670 3.2e-05 1024 240 864 250880 112.844 26.3213 420.04 818.193 1377.65 1377.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1760 0.000256 2048 410 10224 68320 5.85328 7.05098 505.571 209.808 728.355 728.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 48 390 0.000128 4096 155 7344 0 28.1887 0.00496 819.378 847.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1770 6.4e-05 4096 300 2400 285600 46.5371 83.9004 5156.23 2495.33 7782.16 6934.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1280 3.2e-05 1024 350 384 465920 67.001 26.3284 433.021 818.298 1344.86 1345.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 750 3.2e-05 2048 180 2112 439040 130.235 55.5029 897.917 1660.22 2744.07 2744.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1900 0.000512 4096 350 3744 35280 6.60531 179.362 209.74 395.75 395.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1350 6.4e-05 512 370 240 197120 19.3921 6.59082 52.3521 204.789 283.339 283.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1010 3.2e-05 512 235 256 458752 38.5116 13.3413 121.569 417.668 591.333 591.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 880 0.000512 2048 100 672 34560 3.47882 69.3094 104.763 177.593 177.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 670 3.2e-05 1024 240 864 294912 107.566 26.8252 484.242 834.975 1453.85 1454.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1760 0.000256 2048 410 10208 68608 5.82643 7.02454 582.955 209.187 805.065 805.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 390 0.000128 4096 155 7328 4096 91.5329 28.319 63.3089 835.589 1018.9 1019.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1770 6.4e-05 4096 300 2368 286464 46.415 55.5911 4992.99 1675.5 6770.56 6770.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1280 3.2e-05 1024 350 384 475136 68.5306 26.8227 410.325 835.027 1340.92 1341.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 750 3.2e-05 2048 180 2112 446464 130.193 55.9828 1052.5 1669.73 2908.59 2908.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1900 0.000512 4096 350 3712 35456 6.61898 205.859 209.351 421.872 421.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1350 6.4e-05 512 370 224 229376 17.6683 6.70432 55.1362 208.93 288.651 288.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1010 3.2e-05 512 235 256 430080 39.991 13.1426 160.564 412.807 626.757 626.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 880 0.000512 2048 100 672 34080 3.46166 98.8473 104.618 206.973 207.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 670 3.2e-05 1024 240 864 245760 114.378 26.735 181.752 825.249 1148.36 1148.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1760 0.000256 2048 410 10208 67200 5.7591 6.95808 869.742 207.53 1090.07 1090.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 20 32 390 0.000128 4096 155 7328 0 28.2399 0.004096 827.116 855.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1770 6.4e-05 4096 300 2368 286080 46.1312 83.8335 7047.02 2504.4 9681.56 8826.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1280 3.2e-05 1024 350 384 460800 68.3023 26.6587 533.988 825.334 1454.51 1454.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 750 3.2e-05 2048 180 2112 430080 130.734 55.0295 1528.03 1653.56 3367.55 3367.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1900 0.000512 4096 350 3712 35040 6.60794 307.711 209.209 523.572 523.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1350 6.4e-05 512 370 224 215040 18.2695 6.62938 72.8132 206.628 304.553 304.717
