Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /dept/enee/software/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab tb_evp -debug typical -s top 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.EVP_FSM_3
Compiling module work.tb_evp
Built simulation snapshot top

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top/xsim_script.tcl
# xsim {top} -autoloadwcfg -tclbatch {run.tcl}
Time resolution is 1 ps
source run.tcl
## run all
result =         27
status =          0
$finish called at time : 32 ns : File "/afs/glue.umd.edu/home/glue/e/r/erinq20/home/enee408c/project/team1/test/test_verilog/test_evp/test01/tb_evp.v" Line 187
## quit
INFO: [Common 17-206] Exiting xsim at Sat Dec  3 22:51:42 2022...
