{
  "design": {
    "design_info": {
      "boundary_crc": "0x795A3D80401BEDA7",
      "device": "xczu19eg-ffvc1760-2-i",
      "gen_directory": "../../../../sidewinder.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "system_reset_100mhz": "",
      "clock_buffer_100mhz": "",
      "pcie_axi_bridge": {
        "pcie_bridge": "",
        "constant_zero": "",
        "bridge_input_clock": "",
        "pcie_interrupt_mgr": "",
        "axi4_master_plug": "",
        "fake_pci_bridge_for_debugging": {
          "axis_data_fifo": "",
          "fake_pcie_bridge": ""
        }
      },
      "qsfp_data": {
        "row_req_fifo": "",
        "event_fifo": "",
        "ch0_ethernet": {
          "ethernet": "",
          "eth_reset_mgr": "",
          "rx_reset_inverter": "",
          "store_and_forward": ""
        },
        "ch1_ethernet": {
          "ethernet": "",
          "eth_reset_mgr": "",
          "store_and_forward": ""
        },
        "narrow_512_to_32": "",
        "narrow_512_to_256": "",
        "qsfp_status": "",
        "tx_data_ila": "",
        "rx_data_ila": ""
      },
      "restart_manager": "",
      "ch0_request_handler": {
        "row_buffer_fifo": "",
        "data_response_fifo": "",
        "request_mgr_core": ""
      },
      "system_interconnect": "",
      "axi_revision": "",
      "ecd_master_ctrl": "",
      "ch1_request_handler": {
        "row_buffer_fifo": "",
        "data_response_fifo": "",
        "request_mgr_core": ""
      },
      "ch0_axis_switch": "",
      "ch1_axis_switch": "",
      "event_broker": "",
      "request_presenter": "",
      "axi4lite_proxy": ""
    },
    "interface_ports": {
      "clk_100mhz": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "pci_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "qsfp0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "322265625"
          }
        }
      },
      "qsfp1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "322265625"
          }
        }
      },
      "qsfp0_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "qsfp1_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "pb_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "led_pci_link_up": {
        "direction": "O"
      },
      "qsfp0_up": {
        "direction": "O"
      },
      "qsfp1_up": {
        "direction": "O"
      }
    },
    "components": {
      "system_reset_100mhz": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_1",
        "xci_path": "ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xci",
        "inst_hier_path": "system_reset_100mhz"
      },
      "clock_buffer_100mhz": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_0_0",
        "xci_path": "ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xci",
        "inst_hier_path": "clock_buffer_100mhz"
      },
      "pcie_axi_bridge": {
        "interface_ports": {
          "S_BRIDGE_CTRL_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_B": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "pcie_mgt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "M_AXI_B": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_INT_MGR_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "pci_refclk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "axi_aresetn": {
            "type": "rst",
            "direction": "O"
          },
          "axi_aclk": {
            "type": "clk",
            "direction": "O"
          },
          "led_pci_link_up": {
            "direction": "O"
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "IRQ_EOB_IN": {
            "direction": "I"
          },
          "IRQ_UNDERFLOW_IN": {
            "direction": "I"
          },
          "IRQ_JOBCOMPLETE_IN": {
            "direction": "I"
          }
        },
        "components": {
          "pcie_bridge": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "xci_name": "design_1_xdma_0_0",
            "xci_path": "ip/design_1_xdma_0_0/design_1_xdma_0_0.xci",
            "inst_hier_path": "pcie_axi_bridge/pcie_bridge",
            "parameters": {
              "PF0_DEVICE_ID_mqdma": {
                "value": "903F"
              },
              "PF0_SRIOV_VF_DEVICE_ID": {
                "value": "A03F"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "923F"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "933F"
              },
              "axi_addr_width": {
                "value": "64"
              },
              "axi_data_width": {
                "value": "512_bit"
              },
              "axibar2pciebar_0": {
                "value": "0x0"
              },
              "axibar_num": {
                "value": "1"
              },
              "axilite_master_en": {
                "value": "true"
              },
              "axilite_master_size": {
                "value": "8"
              },
              "axisten_freq": {
                "value": "250"
              },
              "bridge_burst": {
                "value": "true"
              },
              "c_s_axi_supports_narrow_burst": {
                "value": "false"
              },
              "cfg_mgmt_if": {
                "value": "false"
              },
              "enable_jtag_dbg": {
                "value": "true"
              },
              "functional_mode": {
                "value": "AXI_Bridge"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pcie_blk_locn": {
                "value": "X1Y0"
              },
              "pcie_extended_tag": {
                "value": "false"
              },
              "pciebar2axibar_0": {
                "value": "0x00000000"
              },
              "pciebar2axibar_1": {
                "value": "0x800000000"
              },
              "pciebar2axibar_axil_master": {
                "value": "0A0000000"
              },
              "pf0_Use_Class_Code_Lookup_Assistant": {
                "value": "false"
              },
              "pf0_bar0_64bit": {
                "value": "false"
              },
              "pf0_bar0_scale": {
                "value": "Megabytes"
              },
              "pf0_bar0_size": {
                "value": "1"
              },
              "pf0_bar1_enabled": {
                "value": "true"
              },
              "pf0_bar1_scale": {
                "value": "Megabytes"
              },
              "pf0_bar1_size": {
                "value": "1"
              },
              "pf0_bar2_enabled": {
                "value": "false"
              },
              "pf0_base_class_menu": {
                "value": "Simple_communication_controllers"
              },
              "pf0_class_code_base": {
                "value": "07"
              },
              "pf0_class_code_interface": {
                "value": "01"
              },
              "pf0_class_code_sub": {
                "value": "00"
              },
              "pf0_device_id": {
                "value": "903F"
              },
              "pf0_interrupt_pin": {
                "value": "INTA"
              },
              "pf0_msi_enabled": {
                "value": "false"
              },
              "pf0_sub_class_interface_menu": {
                "value": "16450_compatible_serial_controller"
              },
              "pf0_subsystem_id": {
                "value": "0007"
              },
              "pl_link_cap_max_link_speed": {
                "value": "8.0_GT/s"
              },
              "pl_link_cap_max_link_width": {
                "value": "X16"
              },
              "plltype": {
                "value": "QPLL1"
              },
              "xdma_num_usr_irq": {
                "value": "1"
              },
              "xdma_sts_ports": {
                "value": "false"
              },
              "xdma_wnum_rids": {
                "value": "32"
              }
            },
            "interface_ports": {
              "S_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_B"
              },
              "M_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXI_B",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              },
              "S_AXI_LITE": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_LITE"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_LITE": {
                  "address_blocks": {
                    "CTL0": {
                      "base_address": "0",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory",
                      "offset_base_param": "baseaddr",
                      "offset_high_param": "highaddr"
                    }
                  }
                },
                "S_AXI_B": {
                  "address_blocks": {
                    "BAR0": {
                      "base_address": "0",
                      "range": "1M",
                      "width": "20",
                      "usage": "memory",
                      "offset_base_param": "axibar_0",
                      "offset_high_param": "axibar_highaddr_0"
                    }
                  }
                }
              },
              "address_spaces": {
                "M_AXI_B": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "constant_zero": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_0",
            "xci_path": "ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci",
            "inst_hier_path": "pcie_axi_bridge/constant_zero",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "bridge_input_clock": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "design_1_util_ds_buf_0_1",
            "xci_path": "ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1.xci",
            "inst_hier_path": "pcie_axi_bridge/bridge_input_clock",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "pcie_interrupt_mgr": {
            "vlnv": "xilinx.com:module_ref:pcie_int_manager:1.0",
            "xci_name": "design_1_pcie_int_manager_0_0",
            "xci_path": "ip/design_1_pcie_int_manager_0_0/design_1_pcie_int_manager_0_0.xci",
            "inst_hier_path": "pcie_axi_bridge/pcie_interrupt_mgr",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "pcie_int_manager",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "IRQ_REQ": {
                "direction": "O"
              },
              "IRQ_ACK": {
                "direction": "I"
              },
              "IRQ0_IN": {
                "direction": "I"
              },
              "IRQ1_IN": {
                "direction": "I"
              },
              "IRQ2_IN": {
                "direction": "I"
              },
              "IRQ3_IN": {
                "direction": "I"
              }
            }
          },
          "axi4_master_plug": {
            "vlnv": "xilinx.com:module_ref:axi4_master_plug:1.0",
            "xci_name": "design_1_axi4_master_plug_0_0",
            "xci_path": "ip/design_1_axi4_master_plug_0_0/design_1_axi4_master_plug_0_0.xci",
            "inst_hier_path": "pcie_axi_bridge/axi4_master_plug",
            "parameters": {
              "AXI_ADDR_WIDTH": {
                "value": "64"
              },
              "AXI_DATA_WIDTH": {
                "value": "512"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi4_master_plug",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "AXI_ARSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "AXI": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "fake_pci_bridge_for_debugging": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axis_data_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "design_1_axis_data_fifo_0_7",
                "xci_path": "ip/design_1_axis_data_fifo_0_7/design_1_axis_data_fifo_0_7.xci",
                "inst_hier_path": "pcie_axi_bridge/fake_pci_bridge_for_debugging/axis_data_fifo",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "16"
                  }
                }
              },
              "fake_pcie_bridge": {
                "vlnv": "xilinx.com:module_ref:fake_pcie_bridge:1.0",
                "xci_name": "design_1_fake_pcie_bridge_0_0",
                "xci_path": "ip/design_1_fake_pcie_bridge_0_0/design_1_fake_pcie_bridge_0_0.xci",
                "inst_hier_path": "pcie_axi_bridge/fake_pci_bridge_for_debugging/fake_pcie_bridge",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "fake_pcie_bridge",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_FF": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "8",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_FF_TDATA",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_FF_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_FF_TREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "AXIS_TF": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "8",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_TF_TDATA",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_TF_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_TF_TREADY",
                        "direction": "I"
                      }
                    }
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "constant"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "4",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "AWID": {
                        "physical_name": "S_AXI_AWID",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "S_AXI_AWADDR",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "S_AXI_AWLEN",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "S_AXI_AWSIZE",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "S_AXI_AWBURST",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "S_AXI_AWLOCK",
                        "direction": "I"
                      },
                      "AWCACHE": {
                        "physical_name": "S_AXI_AWCACHE",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "S_AXI_AWPROT",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "S_AXI_AWQOS",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "S_AXI_AWVALID",
                        "direction": "I"
                      },
                      "AWREADY": {
                        "physical_name": "S_AXI_AWREADY",
                        "direction": "O"
                      },
                      "WDATA": {
                        "physical_name": "S_AXI_WDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "S_AXI_WSTRB",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "S_AXI_WLAST",
                        "direction": "I"
                      },
                      "WVALID": {
                        "physical_name": "S_AXI_WVALID",
                        "direction": "I"
                      },
                      "WREADY": {
                        "physical_name": "S_AXI_WREADY",
                        "direction": "O"
                      },
                      "BRESP": {
                        "physical_name": "S_AXI_BRESP",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "S_AXI_BVALID",
                        "direction": "O"
                      },
                      "BREADY": {
                        "physical_name": "S_AXI_BREADY",
                        "direction": "I"
                      },
                      "ARID": {
                        "physical_name": "S_AXI_ARID",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "S_AXI_ARADDR",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "S_AXI_ARLEN",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "ARSIZE": {
                        "physical_name": "S_AXI_ARSIZE",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "S_AXI_ARBURST",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "S_AXI_ARLOCK",
                        "direction": "I"
                      },
                      "ARCACHE": {
                        "physical_name": "S_AXI_ARCACHE",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "S_AXI_ARPROT",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "S_AXI_ARQOS",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "S_AXI_ARVALID",
                        "direction": "I"
                      },
                      "ARREADY": {
                        "physical_name": "S_AXI_ARREADY",
                        "direction": "O"
                      },
                      "RDATA": {
                        "physical_name": "S_AXI_RDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "S_AXI_RRESP",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "S_AXI_RLAST",
                        "direction": "O"
                      },
                      "RVALID": {
                        "physical_name": "S_AXI_RVALID",
                        "direction": "O"
                      },
                      "RREADY": {
                        "physical_name": "S_AXI_RREADY",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_FF:AXIS_TF:S_AXI",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "S_AXI_B_1": {
                "interface_ports": [
                  "S_AXI",
                  "fake_pcie_bridge/S_AXI"
                ]
              },
              "axis_data_fifo_M_AXIS": {
                "interface_ports": [
                  "fake_pcie_bridge/AXIS_FF",
                  "axis_data_fifo/M_AXIS"
                ]
              },
              "fake_pcie_bridge_AXIS_TF": {
                "interface_ports": [
                  "fake_pcie_bridge/AXIS_TF",
                  "axis_data_fifo/S_AXIS"
                ]
              }
            },
            "nets": {
              "pcie_bridge_axi_aclk": {
                "ports": [
                  "axi_aclk",
                  "axis_data_fifo/s_axis_aclk",
                  "fake_pcie_bridge/clk"
                ]
              },
              "pcie_bridge_axi_aresetn": {
                "ports": [
                  "axi_aresetn",
                  "axis_data_fifo/s_axis_aresetn",
                  "fake_pcie_bridge/resetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_BRIDGE_CTRL_AXI",
              "pcie_bridge/S_AXI_LITE"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "pcie_mgt",
              "pcie_bridge/pcie_mgt"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M_AXI_B",
              "pcie_bridge/M_AXI_B"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "S_INT_MGR_AXI",
              "pcie_interrupt_mgr/S_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "pci_refclk",
              "bridge_input_clock/CLK_IN_D"
            ]
          },
          "S_AXI_B_1": {
            "interface_ports": [
              "S_AXI_B",
              "pcie_bridge/S_AXI_B"
            ]
          },
          "axi4_master_plug_AXI": {
            "interface_ports": [
              "axi4_master_plug/AXI",
              "fake_pci_bridge_for_debugging/S_AXI"
            ]
          }
        },
        "nets": {
          "IRQ0_IN_1": {
            "ports": [
              "IRQ_EOB_IN",
              "pcie_interrupt_mgr/IRQ0_IN"
            ]
          },
          "IRQ1_IN_1": {
            "ports": [
              "constant_zero/dout",
              "pcie_interrupt_mgr/IRQ3_IN"
            ]
          },
          "IRQ1_IN_2": {
            "ports": [
              "IRQ_UNDERFLOW_IN",
              "pcie_interrupt_mgr/IRQ1_IN"
            ]
          },
          "IRQ2_IN_1": {
            "ports": [
              "IRQ_JOBCOMPLETE_IN",
              "pcie_interrupt_mgr/IRQ2_IN"
            ]
          },
          "bridge_input_clock_IBUF_DS_ODIV2": {
            "ports": [
              "bridge_input_clock/IBUF_DS_ODIV2",
              "pcie_bridge/sys_clk"
            ]
          },
          "bridge_input_clock_IBUF_OUT": {
            "ports": [
              "bridge_input_clock/IBUF_OUT",
              "pcie_bridge/sys_clk_gt"
            ]
          },
          "pcie_bridge_axi_aclk": {
            "ports": [
              "pcie_bridge/axi_aclk",
              "axi_aclk",
              "pcie_interrupt_mgr/clk",
              "axi4_master_plug/clk",
              "fake_pci_bridge_for_debugging/axi_aclk"
            ]
          },
          "pcie_bridge_axi_aresetn": {
            "ports": [
              "pcie_bridge/axi_aresetn",
              "axi_aresetn",
              "pcie_interrupt_mgr/resetn",
              "fake_pci_bridge_for_debugging/axi_aresetn"
            ]
          },
          "pcie_bridge_user_lnk_up": {
            "ports": [
              "pcie_bridge/user_lnk_up",
              "led_pci_link_up"
            ]
          },
          "pcie_bridge_usr_irq_ack": {
            "ports": [
              "pcie_bridge/usr_irq_ack",
              "pcie_interrupt_mgr/IRQ_ACK"
            ]
          },
          "pcie_interrupt_mgr_IRQ_REQ": {
            "ports": [
              "pcie_interrupt_mgr/IRQ_REQ",
              "pcie_bridge/usr_irq_req"
            ]
          },
          "sys_rst_n_1": {
            "ports": [
              "sys_rst_n",
              "pcie_bridge/sys_rst_n"
            ]
          }
        }
      },
      "qsfp_data": {
        "interface_ports": {
          "qsfp0_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "qsfp1_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "ROW_REQ_STREAM": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "QSFP_TX0_STREAM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "AXI_QSFP_STATUS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "EVENT_STREAM": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "qsfp0_gt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "qsfp1_gt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "QSPF_TX1_STREAM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "init_clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "qsfp0_channel_up": {
            "direction": "O"
          },
          "qsfp1_channel_up": {
            "direction": "O"
          },
          "data_clock": {
            "type": "clk",
            "direction": "I"
          },
          "data_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "row_req_fifo": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "design_1_axis_data_fifo_0_4",
            "xci_path": "ip/design_1_axis_data_fifo_0_4/design_1_axis_data_fifo_0_4.xci",
            "inst_hier_path": "qsfp_data/row_req_fifo",
            "parameters": {
              "IS_ACLK_ASYNC": {
                "value": "1"
              }
            }
          },
          "event_fifo": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "design_1_axis_data_fifo_0_6",
            "xci_path": "ip/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_0_6.xci",
            "inst_hier_path": "qsfp_data/event_fifo",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "16"
              },
              "IS_ACLK_ASYNC": {
                "value": "1"
              }
            }
          },
          "ch0_ethernet": {
            "interface_ports": {
              "qsfp_gt": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "qsfp_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "axis_rx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "TX_DATA_STREAM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "reset_in": {
                "type": "rst",
                "direction": "I"
              },
              "init_clk": {
                "type": "clk",
                "direction": "I"
              },
              "rx_clk_out": {
                "type": "clk",
                "direction": "O"
              },
              "channel_up": {
                "direction": "O"
              },
              "data_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "data_clock": {
                "type": "clk",
                "direction": "I"
              },
              "rx_resetn": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "ethernet": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "xci_name": "design_1_cmac_usplus_0_0",
                "xci_path": "ip/design_1_cmac_usplus_0_0/design_1_cmac_usplus_0_0.xci",
                "inst_hier_path": "qsfp_data/ch0_ethernet/ethernet",
                "parameters": {
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "CMAC_CORE_SELECT": {
                    "value": "CMACE4_X0Y1"
                  },
                  "GT_GROUP_SELECT": {
                    "value": "X0Y12~X0Y15"
                  },
                  "GT_REF_CLK_FREQ": {
                    "value": "322.265625"
                  },
                  "INS_LOSS_NYQ": {
                    "value": "20"
                  },
                  "NUM_LANES": {
                    "value": "4x25"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "eth_reset_mgr": {
                "vlnv": "xilinx.com:module_ref:eth_reset_mgr:1.0",
                "xci_name": "design_1_eth_reset_mgr_0_0",
                "xci_path": "ip/design_1_eth_reset_mgr_0_0/design_1_eth_reset_mgr_0_0.xci",
                "inst_hier_path": "qsfp_data/ch0_ethernet/eth_reset_mgr",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "eth_reset_mgr",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clock": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "reset",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "100000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_util_ds_buf_0_0_IBUF_OUT",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "rx_enable": {
                    "direction": "O"
                  },
                  "tx_enable": {
                    "direction": "O"
                  },
                  "tx_send_rfi": {
                    "direction": "O"
                  },
                  "rx_aligned": {
                    "direction": "I"
                  }
                }
              },
              "rx_reset_inverter": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_rx_reset_inverter_0",
                "xci_path": "ip/design_1_rx_reset_inverter_0/design_1_rx_reset_inverter_0.xci",
                "inst_hier_path": "qsfp_data/ch0_ethernet/rx_reset_inverter",
                "parameters": {
                  "C_OPERATION": {
                    "value": "not"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "store_and_forward": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "design_1_store_and_forward_0",
                "xci_path": "ip/design_1_store_and_forward_0/design_1_store_and_forward_0.xci",
                "inst_hier_path": "qsfp_data/ch0_ethernet/store_and_forward",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "128"
                  },
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "IS_ACLK_ASYNC": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn7": {
                "interface_ports": [
                  "qsfp_gt",
                  "ethernet/gt_serial_port"
                ]
              },
              "TX_DATA_STREAM_1": {
                "interface_ports": [
                  "TX_DATA_STREAM",
                  "store_and_forward/S_AXIS"
                ]
              },
              "qsfp0_clk_1": {
                "interface_ports": [
                  "qsfp_clk",
                  "ethernet/gt_ref_clk"
                ]
              },
              "qsfp0_ethernet_axis_rx": {
                "interface_ports": [
                  "axis_rx",
                  "ethernet/axis_rx"
                ]
              },
              "store_and_forward_M_AXIS": {
                "interface_ports": [
                  "ethernet/axis_tx",
                  "store_and_forward/M_AXIS"
                ]
              }
            },
            "nets": {
              "aurora_64b66b_0_channel_up": {
                "ports": [
                  "ethernet/stat_rx_status",
                  "channel_up"
                ]
              },
              "clock_1": {
                "ports": [
                  "init_clk",
                  "ethernet/drp_clk",
                  "ethernet/init_clk",
                  "eth_reset_mgr/clock"
                ]
              },
              "data_aresetn_1": {
                "ports": [
                  "data_aresetn",
                  "store_and_forward/s_axis_aresetn"
                ]
              },
              "data_clock_1": {
                "ports": [
                  "data_clock",
                  "store_and_forward/s_axis_aclk"
                ]
              },
              "eth_reset_mgr_0_rx_enable": {
                "ports": [
                  "eth_reset_mgr/rx_enable",
                  "ethernet/ctl_rx_enable"
                ]
              },
              "eth_reset_mgr_0_tx_enable": {
                "ports": [
                  "eth_reset_mgr/tx_enable",
                  "ethernet/ctl_tx_enable"
                ]
              },
              "eth_reset_mgr_0_tx_send_rfi": {
                "ports": [
                  "eth_reset_mgr/tx_send_rfi",
                  "ethernet/ctl_tx_send_rfi"
                ]
              },
              "ethernet_gt_txusrclk2": {
                "ports": [
                  "ethernet/gt_txusrclk2",
                  "store_and_forward/m_axis_aclk"
                ]
              },
              "ethernet_stat_rx_aligned": {
                "ports": [
                  "ethernet/stat_rx_aligned",
                  "eth_reset_mgr/rx_aligned"
                ]
              },
              "ethernet_usr_rx_reset": {
                "ports": [
                  "ethernet/usr_rx_reset",
                  "rx_reset_inverter/Op1"
                ]
              },
              "qsfp0_ethernet_gt_rxusrclk2": {
                "ports": [
                  "ethernet/gt_rxusrclk2",
                  "rx_clk_out",
                  "ethernet/rx_clk"
                ]
              },
              "reset_in_1": {
                "ports": [
                  "reset_in",
                  "ethernet/core_tx_reset",
                  "ethernet/core_rx_reset",
                  "ethernet/core_drp_reset",
                  "ethernet/sys_reset",
                  "eth_reset_mgr/reset"
                ]
              },
              "rx_reset_inverter_Res": {
                "ports": [
                  "rx_reset_inverter/Res",
                  "rx_resetn"
                ]
              }
            }
          },
          "ch1_ethernet": {
            "interface_ports": {
              "qsfp_gt": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "qsfp_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "axis_rx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "TX_DATA_STREAM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "reset_in": {
                "type": "rst",
                "direction": "I"
              },
              "init_clk": {
                "type": "clk",
                "direction": "I"
              },
              "channel_up": {
                "direction": "O"
              },
              "data_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "data_clock": {
                "type": "clk",
                "direction": "I"
              },
              "rx_clk_in": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "ethernet": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "xci_name": "design_1_qsfp0_ethernet_0",
                "xci_path": "ip/design_1_qsfp0_ethernet_0/design_1_qsfp0_ethernet_0.xci",
                "inst_hier_path": "qsfp_data/ch1_ethernet/ethernet",
                "parameters": {
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "CMAC_CORE_SELECT": {
                    "value": "CMACE4_X0Y2"
                  },
                  "GT_GROUP_SELECT": {
                    "value": "X0Y16~X0Y19"
                  },
                  "GT_REF_CLK_FREQ": {
                    "value": "322.265625"
                  },
                  "INS_LOSS_NYQ": {
                    "value": "20"
                  },
                  "NUM_LANES": {
                    "value": "4x25"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "eth_reset_mgr": {
                "vlnv": "xilinx.com:module_ref:eth_reset_mgr:1.0",
                "xci_name": "design_1_eth_reset_mgr_0_1",
                "xci_path": "ip/design_1_eth_reset_mgr_0_1/design_1_eth_reset_mgr_0_1.xci",
                "inst_hier_path": "qsfp_data/ch1_ethernet/eth_reset_mgr",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "eth_reset_mgr",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clock": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "reset",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "100000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_util_ds_buf_0_0_IBUF_OUT",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "rx_enable": {
                    "direction": "O"
                  },
                  "tx_enable": {
                    "direction": "O"
                  },
                  "tx_send_rfi": {
                    "direction": "O"
                  },
                  "rx_aligned": {
                    "direction": "I"
                  }
                }
              },
              "store_and_forward": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "design_1_axis_data_fifo_0_8",
                "xci_path": "ip/design_1_axis_data_fifo_0_8/design_1_axis_data_fifo_0_8.xci",
                "inst_hier_path": "qsfp_data/ch1_ethernet/store_and_forward",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "128"
                  },
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "IS_ACLK_ASYNC": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn5": {
                "interface_ports": [
                  "qsfp_gt",
                  "ethernet/gt_serial_port"
                ]
              },
              "TX_DATA_STREAM_1": {
                "interface_ports": [
                  "TX_DATA_STREAM",
                  "store_and_forward/S_AXIS"
                ]
              },
              "qsfp1_clk_1": {
                "interface_ports": [
                  "qsfp_clk",
                  "ethernet/gt_ref_clk"
                ]
              },
              "qsfp1_ethernet_axis_rx": {
                "interface_ports": [
                  "axis_rx",
                  "ethernet/axis_rx"
                ]
              },
              "store_and_forward_M_AXIS": {
                "interface_ports": [
                  "store_and_forward/M_AXIS",
                  "ethernet/axis_tx"
                ]
              }
            },
            "nets": {
              "aurora_core_1_channel_up": {
                "ports": [
                  "ethernet/stat_rx_status",
                  "channel_up"
                ]
              },
              "clock_1": {
                "ports": [
                  "init_clk",
                  "ethernet/drp_clk",
                  "ethernet/init_clk",
                  "eth_reset_mgr/clock"
                ]
              },
              "data_aresetn_1": {
                "ports": [
                  "data_aresetn",
                  "store_and_forward/s_axis_aresetn"
                ]
              },
              "data_clock_1": {
                "ports": [
                  "data_clock",
                  "store_and_forward/s_axis_aclk"
                ]
              },
              "eth_reset_mgr_rx_enable": {
                "ports": [
                  "eth_reset_mgr/rx_enable",
                  "ethernet/ctl_rx_enable"
                ]
              },
              "eth_reset_mgr_tx_enable": {
                "ports": [
                  "eth_reset_mgr/tx_enable",
                  "ethernet/ctl_tx_enable"
                ]
              },
              "eth_reset_mgr_tx_send_rfi": {
                "ports": [
                  "eth_reset_mgr/tx_send_rfi",
                  "ethernet/ctl_tx_send_rfi"
                ]
              },
              "ethernet_core_gt_txusrclk2": {
                "ports": [
                  "ethernet/gt_txusrclk2",
                  "store_and_forward/m_axis_aclk"
                ]
              },
              "ethernet_stat_rx_aligned": {
                "ports": [
                  "ethernet/stat_rx_aligned",
                  "eth_reset_mgr/rx_aligned"
                ]
              },
              "reset_in_1": {
                "ports": [
                  "reset_in",
                  "ethernet/core_rx_reset",
                  "ethernet/core_tx_reset",
                  "ethernet/core_drp_reset",
                  "ethernet/sys_reset",
                  "eth_reset_mgr/reset"
                ]
              },
              "rx_clk_0_1": {
                "ports": [
                  "rx_clk_in",
                  "ethernet/rx_clk"
                ]
              }
            }
          },
          "narrow_512_to_32": {
            "vlnv": "xilinx.com:module_ref:axis_slice:1.0",
            "xci_name": "design_1_axis_slice_0_2",
            "xci_path": "ip/design_1_axis_slice_0_2/design_1_axis_slice_0_2.xci",
            "inst_hier_path": "qsfp_data/narrow_512_to_32",
            "parameters": {
              "DIN_WIDTH": {
                "value": "512"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axis_slice",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_RX": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_cmac_usplus_0_0_gt_rxusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_RX_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_RX_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_RX_TREADY",
                    "direction": "O"
                  }
                }
              },
              "AXIS_TX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_cmac_usplus_0_0_gt_rxusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_TX_TDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_TX_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_TX_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_RX:AXIS_TX",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_cmac_usplus_0_0_gt_rxusrclk2",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "narrow_512_to_256": {
            "vlnv": "xilinx.com:module_ref:axis_slice:1.0",
            "xci_name": "design_1_narrow_512_to_32_0",
            "xci_path": "ip/design_1_narrow_512_to_32_0/design_1_narrow_512_to_32_0.xci",
            "inst_hier_path": "qsfp_data/narrow_512_to_256",
            "parameters": {
              "DIN_WIDTH": {
                "value": "512"
              },
              "DOUT_WIDTH": {
                "value": "256"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axis_slice",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_RX": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_cmac_usplus_0_0_gt_rxusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_RX_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_RX_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_RX_TREADY",
                    "direction": "O"
                  }
                }
              },
              "AXIS_TX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_cmac_usplus_0_0_gt_rxusrclk2",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_TX_TDATA",
                    "direction": "O",
                    "left": "255",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_TX_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_TX_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_RX:AXIS_TX",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "322265625",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_cmac_usplus_0_0_gt_rxusrclk2",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "qsfp_status": {
            "vlnv": "xilinx.com:module_ref:axi_qsfp_status:1.0",
            "xci_name": "design_1_axi_qsfp_status_0_0",
            "xci_path": "ip/design_1_axi_qsfp_status_0_0/design_1_axi_qsfp_status_0_0.xci",
            "inst_hier_path": "qsfp_data/qsfp_status",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_qsfp_status",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "ss0_channel_up": {
                "direction": "I"
              },
              "ss1_channel_up": {
                "direction": "I"
              }
            }
          },
          "tx_data_ila": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "design_1_system_ila_0_0",
            "xci_path": "ip/design_1_system_ila_0_0/design_1_system_ila_0_0.xci",
            "inst_hier_path": "qsfp_data/tx_data_ila",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "2048"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "2"
              },
              "C_SLOT": {
                "value": "1"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "interface_ports": {
              "SLOT_0_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_1_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            }
          },
          "rx_data_ila": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "design_1_tx_data_ila_0",
            "xci_path": "ip/design_1_tx_data_ila_0/design_1_tx_data_ila_0.xci",
            "inst_hier_path": "qsfp_data/rx_data_ila",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "2048"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "2"
              },
              "C_SLOT": {
                "value": "1"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "interface_ports": {
              "SLOT_0_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_1_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "ROW_REQ_STREAM",
              "row_req_fifo/M_AXIS"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "QSPF_TX1_STREAM",
              "ch1_ethernet/TX_DATA_STREAM",
              "tx_data_ila/SLOT_1_AXIS"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "qsfp1_gt",
              "ch1_ethernet/qsfp_gt"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "AXI_QSFP_STATUS",
              "qsfp_status/S_AXI"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "qsfp0_gt",
              "ch0_ethernet/qsfp_gt"
            ]
          },
          "QSFP_TX0_STREAM_1": {
            "interface_ports": [
              "QSFP_TX0_STREAM",
              "ch0_ethernet/TX_DATA_STREAM",
              "tx_data_ila/SLOT_0_AXIS"
            ]
          },
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "EVENT_STREAM",
              "event_fifo/M_AXIS"
            ]
          },
          "ch0_ethernet_axis_rx": {
            "interface_ports": [
              "ch0_ethernet/axis_rx",
              "narrow_512_to_32/AXIS_RX",
              "rx_data_ila/SLOT_0_AXIS"
            ]
          },
          "ch1_ethernet_axis_rx": {
            "interface_ports": [
              "ch1_ethernet/axis_rx",
              "narrow_512_to_256/AXIS_RX",
              "rx_data_ila/SLOT_1_AXIS"
            ]
          },
          "narrow_512_to_256_AXIS_TX": {
            "interface_ports": [
              "narrow_512_to_256/AXIS_TX",
              "event_fifo/S_AXIS"
            ]
          },
          "narrow_512_to_32_AXIS_TX": {
            "interface_ports": [
              "narrow_512_to_32/AXIS_TX",
              "row_req_fifo/S_AXIS"
            ]
          },
          "qsfp0_clk_1": {
            "interface_ports": [
              "qsfp0_clk",
              "ch0_ethernet/qsfp_clk"
            ]
          },
          "qsfp1_clk_1": {
            "interface_ports": [
              "qsfp1_clk",
              "ch1_ethernet/qsfp_clk"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "data_clock",
              "event_fifo/m_axis_aclk",
              "ch1_ethernet/data_clock",
              "ch0_ethernet/data_clock",
              "qsfp_status/clk",
              "tx_data_ila/clk",
              "row_req_fifo/m_axis_aclk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "data_aresetn",
              "ch1_ethernet/data_aresetn",
              "ch0_ethernet/data_aresetn",
              "qsfp_status/resetn",
              "tx_data_ila/resetn"
            ]
          },
          "aurora_64b66b_0_channel_up": {
            "ports": [
              "ch0_ethernet/channel_up",
              "qsfp0_channel_up",
              "qsfp_status/ss0_channel_up"
            ]
          },
          "aurora_core_1_channel_up": {
            "ports": [
              "ch1_ethernet/channel_up",
              "qsfp1_channel_up",
              "qsfp_status/ss1_channel_up"
            ]
          },
          "clock_1": {
            "ports": [
              "init_clk",
              "ch0_ethernet/init_clk",
              "ch1_ethernet/init_clk"
            ]
          },
          "qsfp0_ethernet_gt_rxusrclk2": {
            "ports": [
              "ch0_ethernet/rx_clk_out",
              "row_req_fifo/s_axis_aclk",
              "narrow_512_to_32/clk",
              "ch1_ethernet/rx_clk_in",
              "event_fifo/s_axis_aclk",
              "narrow_512_to_256/clk",
              "rx_data_ila/clk"
            ]
          },
          "reset_in_1": {
            "ports": [
              "reset_in",
              "ch0_ethernet/reset_in",
              "ch1_ethernet/reset_in"
            ]
          },
          "reset_inverter_1_Res": {
            "ports": [
              "ch0_ethernet/rx_resetn",
              "event_fifo/s_axis_aresetn",
              "row_req_fifo/s_axis_aresetn",
              "rx_data_ila/resetn"
            ]
          }
        }
      },
      "restart_manager": {
        "vlnv": "xilinx.com:module_ref:restart_manager:1.0",
        "xci_name": "design_1_restart_manager_0_0",
        "xci_path": "ip/design_1_restart_manager_0_0/design_1_restart_manager_0_0.xci",
        "inst_hier_path": "restart_manager",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "restart_manager",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "restartn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "restartn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "ch0_request_handler": {
        "interface_ports": {
          "AXIS_TX": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "direction": "I"
          },
          "READY_FOR_REQ": {
            "direction": "O"
          },
          "REQ_ID_VALID": {
            "direction": "I"
          },
          "REQ_ID_IN": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "row_buffer_fifo": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "design_1_axis_data_fifo_0_5",
            "xci_path": "ip/design_1_axis_data_fifo_0_5/design_1_axis_data_fifo_0_5.xci",
            "inst_hier_path": "ch0_request_handler/row_buffer_fifo",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "64"
              }
            }
          },
          "data_response_fifo": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "design_1_axis_data_fifo_0_1",
            "xci_path": "ip/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1.xci",
            "inst_hier_path": "ch0_request_handler/data_response_fifo",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "4096"
              },
              "IS_ACLK_ASYNC": {
                "value": "0"
              }
            }
          },
          "request_mgr_core": {
            "vlnv": "xilinx.com:module_ref:req_manager:1.0",
            "xci_name": "design_1_req_manager_0_0",
            "xci_path": "ip/design_1_req_manager_0_0/design_1_req_manager_0_0.xci",
            "inst_hier_path": "ch0_request_handler/request_mgr_core",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "req_manager",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_RBF": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_RBF_TDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_RBF_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_RBF_TREADY",
                    "direction": "I"
                  }
                }
              },
              "AXIS_RX0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_RX0_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_RX0_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_RX0_TREADY",
                    "direction": "O"
                  }
                }
              },
              "AXIS_RX1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_RX1_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_RX1_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_RX1_TREADY",
                    "direction": "O"
                  }
                }
              },
              "AXIS_TX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_TX_TDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_TX_TLAST",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_TX_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_TX_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_RBF:AXIS_RX0:AXIS_RX1:AXIS_TX",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "REQ_ID_IN": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "REQ_ID_VALID": {
                "direction": "I"
              },
              "READY_FOR_REQ": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXIS",
              "data_response_fifo/S_AXIS"
            ]
          },
          "data_response_fifo_M_AXIS": {
            "interface_ports": [
              "data_response_fifo/M_AXIS",
              "request_mgr_core/AXIS_RX0"
            ]
          },
          "request_manager_AXIS_TX": {
            "interface_ports": [
              "AXIS_TX",
              "request_mgr_core/AXIS_TX"
            ]
          },
          "request_mgr_core_AXIS_RBF": {
            "interface_ports": [
              "request_mgr_core/AXIS_RBF",
              "row_buffer_fifo/S_AXIS"
            ]
          },
          "row_buffer_fifo_M_AXIS": {
            "interface_ports": [
              "row_buffer_fifo/M_AXIS",
              "request_mgr_core/AXIS_RX1"
            ]
          }
        },
        "nets": {
          "REQ_ID_IN_1": {
            "ports": [
              "REQ_ID_IN",
              "request_mgr_core/REQ_ID_IN"
            ]
          },
          "REQ_ID_VALID_1": {
            "ports": [
              "REQ_ID_VALID",
              "request_mgr_core/REQ_ID_VALID"
            ]
          },
          "qsfp_data_user_clk_out": {
            "ports": [
              "clk",
              "row_buffer_fifo/s_axis_aclk",
              "data_response_fifo/s_axis_aclk",
              "request_mgr_core/clk"
            ]
          },
          "request_mgr_core_READY_FOR_REQ": {
            "ports": [
              "request_mgr_core/READY_FOR_REQ",
              "READY_FOR_REQ"
            ]
          },
          "src_arst_1": {
            "ports": [
              "resetn",
              "data_response_fifo/s_axis_aresetn",
              "row_buffer_fifo/s_axis_aresetn",
              "request_mgr_core/resetn"
            ]
          }
        }
      },
      "system_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_1",
        "xci_path": "ip/design_1_smartconnect_0_1/design_1_smartconnect_0_1.xci",
        "inst_hier_path": "system_interconnect",
        "parameters": {
          "HAS_ARESETN": {
            "value": "0"
          },
          "NUM_CLKS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "8"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI",
              "M06_AXI",
              "M07_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_revision": {
        "vlnv": "xilinx.com:module_ref:axi_revision:1.0",
        "xci_name": "design_1_axi_revision_0_0",
        "xci_path": "ip/design_1_axi_revision_0_0/design_1_axi_revision_0_0.xci",
        "inst_hier_path": "axi_revision",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_revision",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "5",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "ecd_master_ctrl": {
        "vlnv": "xilinx.com:module_ref:ecd_master_ctrl:1.0",
        "xci_name": "design_1_ecd_master_ctrl_0_0",
        "xci_path": "ip/design_1_ecd_master_ctrl_0_0/design_1_ecd_master_ctrl_0_0.xci",
        "inst_hier_path": "ecd_master_ctrl",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ecd_master_ctrl",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "AXIS_TX0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_TX0_TDATA",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "AXIS_TX0_TVALID",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "AXIS_TX0_TREADY",
                "direction": "I"
              }
            }
          },
          "AXIS_TX1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_TX1_TDATA",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "AXIS_TX1_TVALID",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "AXIS_TX1_TREADY",
                "direction": "I"
              }
            }
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "M_AXI_AWID",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "M_AXI_AWADDR",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_AWLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_AWSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_AWBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "M_AXI_AWLOCK",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_AWCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "M_AXI_AWQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_WDATA",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_WSTRB",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_WLAST",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_WREADY",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_BREADY",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "M_AXI_ARID",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "M_AXI_ARADDR",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_ARLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_ARSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_ARBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M_AXI_ARLOCK",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_ARCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "M_AXI_ARQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_ARREADY",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M_AXI_RDATA",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_RLAST",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_RREADY",
                "direction": "O"
              }
            }
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "AXIS_TX0:AXIS_TX1:M_AXI:S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "IRQ_EOB": {
            "direction": "O"
          },
          "PRELOAD_COMPLETE": {
            "direction": "O"
          },
          "DRAINING": {
            "direction": "O"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "ch1_request_handler": {
        "interface_ports": {
          "AXIS_TX": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "direction": "I"
          },
          "READY_FOR_REQ": {
            "direction": "O"
          },
          "REQ_ID_VALID": {
            "direction": "I"
          },
          "REQ_ID_IN": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "row_buffer_fifo": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "design_1_row_buffer_fifo_0",
            "xci_path": "ip/design_1_row_buffer_fifo_0/design_1_row_buffer_fifo_0.xci",
            "inst_hier_path": "ch1_request_handler/row_buffer_fifo",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "64"
              }
            }
          },
          "data_response_fifo": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "design_1_ch0_data_response_fifo_0",
            "xci_path": "ip/design_1_ch0_data_response_fifo_0/design_1_ch0_data_response_fifo_0.xci",
            "inst_hier_path": "ch1_request_handler/data_response_fifo",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "4096"
              },
              "IS_ACLK_ASYNC": {
                "value": "0"
              }
            }
          },
          "request_mgr_core": {
            "vlnv": "xilinx.com:module_ref:req_manager:1.0",
            "xci_name": "design_1_request_mgr_core_0",
            "xci_path": "ip/design_1_request_mgr_core_0/design_1_request_mgr_core_0.xci",
            "inst_hier_path": "ch1_request_handler/request_mgr_core",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "req_manager",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_RBF": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_RBF_TDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_RBF_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_RBF_TREADY",
                    "direction": "I"
                  }
                }
              },
              "AXIS_RX0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_RX0_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_RX0_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_RX0_TREADY",
                    "direction": "O"
                  }
                }
              },
              "AXIS_RX1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_RX1_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_RX1_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_RX1_TREADY",
                    "direction": "O"
                  }
                }
              },
              "AXIS_TX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_TX_TDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_TX_TLAST",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_TX_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_TX_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_RBF:AXIS_RX0:AXIS_RX1:AXIS_TX",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "REQ_ID_IN": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "REQ_ID_VALID": {
                "direction": "I"
              },
              "READY_FOR_REQ": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXIS",
              "data_response_fifo/S_AXIS"
            ]
          },
          "ch1_data_response_fifo_M_AXIS": {
            "interface_ports": [
              "request_mgr_core/AXIS_RX0",
              "data_response_fifo/M_AXIS"
            ]
          },
          "request_manager_AXIS_TX": {
            "interface_ports": [
              "AXIS_TX",
              "request_mgr_core/AXIS_TX"
            ]
          },
          "request_mgr_core_AXIS_RBF": {
            "interface_ports": [
              "request_mgr_core/AXIS_RBF",
              "row_buffer_fifo/S_AXIS"
            ]
          },
          "row_buffer_fifo_M_AXIS": {
            "interface_ports": [
              "row_buffer_fifo/M_AXIS",
              "request_mgr_core/AXIS_RX1"
            ]
          }
        },
        "nets": {
          "REQ_ID_IN_1": {
            "ports": [
              "REQ_ID_IN",
              "request_mgr_core/REQ_ID_IN"
            ]
          },
          "REQ_ID_VALID_1": {
            "ports": [
              "REQ_ID_VALID",
              "request_mgr_core/REQ_ID_VALID"
            ]
          },
          "qsfp_data_user_clk_out": {
            "ports": [
              "clk",
              "row_buffer_fifo/s_axis_aclk",
              "data_response_fifo/s_axis_aclk",
              "request_mgr_core/clk"
            ]
          },
          "request_mgr_core_READY_FOR_REQ": {
            "ports": [
              "request_mgr_core/READY_FOR_REQ",
              "READY_FOR_REQ"
            ]
          },
          "src_arst_1": {
            "ports": [
              "resetn",
              "data_response_fifo/s_axis_aresetn",
              "row_buffer_fifo/s_axis_aresetn",
              "request_mgr_core/resetn"
            ]
          }
        }
      },
      "ch0_axis_switch": {
        "vlnv": "xilinx.com:module_ref:axis_switch:1.0",
        "xci_name": "design_1_axis_switch_0_1",
        "xci_path": "ip/design_1_axis_switch_0_1/design_1_axis_switch_0_1.xci",
        "inst_hier_path": "ch0_axis_switch",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_switch",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "AXIS_IN1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_IN1_TDATA",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "AXIS_IN1_TLAST",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "AXIS_IN1_TVALID",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "AXIS_IN1_TREADY",
                "direction": "O"
              }
            }
          },
          "AXIS_IN2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_IN2_TDATA",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "AXIS_IN2_TLAST",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "AXIS_IN2_TVALID",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "AXIS_IN2_TREADY",
                "direction": "O"
              }
            }
          },
          "AXIS_OUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_OUT_TDATA",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "AXIS_OUT_TLAST",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "AXIS_OUT_TVALID",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "AXIS_OUT_TREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "AXIS_IN1:AXIS_IN2:AXIS_OUT",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "ch1_axis_switch": {
        "vlnv": "xilinx.com:module_ref:axis_switch:1.0",
        "xci_name": "design_1_ch0_axis_switch_0",
        "xci_path": "ip/design_1_ch0_axis_switch_0/design_1_ch0_axis_switch_0.xci",
        "inst_hier_path": "ch1_axis_switch",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_switch",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "AXIS_IN1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_IN1_TDATA",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "AXIS_IN1_TLAST",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "AXIS_IN1_TVALID",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "AXIS_IN1_TREADY",
                "direction": "O"
              }
            }
          },
          "AXIS_IN2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_IN2_TDATA",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "AXIS_IN2_TLAST",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "AXIS_IN2_TVALID",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "AXIS_IN2_TREADY",
                "direction": "O"
              }
            }
          },
          "AXIS_OUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_OUT_TDATA",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "AXIS_OUT_TLAST",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "AXIS_OUT_TVALID",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "AXIS_OUT_TREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "AXIS_IN1:AXIS_IN2:AXIS_OUT",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "event_broker": {
        "vlnv": "xilinx.com:module_ref:event_broker:1.0",
        "xci_name": "design_1_event_broker_0_0",
        "xci_path": "ip/design_1_event_broker_0_0/design_1_event_broker_0_0.xci",
        "inst_hier_path": "event_broker",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "event_broker",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "AXIS_IN": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "32",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_IN_TDATA",
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "AXIS_IN_TVALID",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "AXIS_IN_TREADY",
                "direction": "O"
              }
            }
          },
          "AXIS_OUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "32",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_OUT_TDATA",
                "direction": "O",
                "left": "255",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "AXIS_OUT_TVALID",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "AXIS_OUT_TREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "AXIS_IN:AXIS_OUT",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ignore_rx": {
            "direction": "I"
          },
          "event_underflow": {
            "direction": "O"
          },
          "event_jobcomplete": {
            "direction": "O"
          }
        }
      },
      "request_presenter": {
        "vlnv": "xilinx.com:module_ref:req_presenter:1.0",
        "xci_name": "design_1_req_presenter_0_0",
        "xci_path": "ip/design_1_req_presenter_0_0/design_1_req_presenter_0_0.xci",
        "inst_hier_path": "request_presenter",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "req_presenter",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "FIFO": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "FIFO_TDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "FIFO_TVALID",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "FIFO_TREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "FIFO",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "ignore_rx": {
            "direction": "I"
          },
          "ch0_ready": {
            "direction": "I"
          },
          "ch1_ready": {
            "direction": "I"
          },
          "req_id_valid": {
            "direction": "O"
          },
          "req_id": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "axi4lite_proxy": {
        "vlnv": "xilinx.com:module_ref:axi_proxy:1.0",
        "xci_name": "design_1_axi_proxy_0_0",
        "xci_path": "ip/design_1_axi_proxy_0_0/design_1_axi_proxy_0_0.xci",
        "inst_hier_path": "axi4lite_proxy",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_proxy",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "AXIS_IN": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "32",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_IN_TDATA",
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "AXIS_IN_TVALID",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "AXIS_IN_TREADY",
                "direction": "O"
              }
            }
          },
          "AXIS_OUT_HI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_OUT_HI_TDATA",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "AXIS_OUT_HI_TLAST",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "AXIS_OUT_HI_TVALID",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "AXIS_OUT_HI_TREADY",
                "direction": "I"
              }
            }
          },
          "AXIS_OUT_LO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_OUT_LO_TDATA",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "AXIS_OUT_LO_TLAST",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "AXIS_OUT_LO_TVALID",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "AXIS_OUT_LO_TREADY",
                "direction": "I"
              }
            }
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "AXIS_IN:AXIS_OUT_HI:AXIS_OUT_LO:S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "preload_complete": {
            "direction": "I"
          },
          "sending_testp": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "clk_100mhz",
          "clock_buffer_100mhz/CLK_IN_D"
        ]
      },
      "GT_DIFF_REFCLK1_0_1": {
        "interface_ports": [
          "qsfp0_clk",
          "qsfp_data/qsfp0_clk"
        ]
      },
      "GT_DIFF_REFCLK1_0_3": {
        "interface_ports": [
          "qsfp1_clk",
          "qsfp_data/qsfp1_clk"
        ]
      },
      "axi4lite_proxy_AXIS_OUT_HI": {
        "interface_ports": [
          "axi4lite_proxy/AXIS_OUT_HI",
          "ch0_axis_switch/AXIS_IN2"
        ]
      },
      "axi4lite_proxy_AXIS_OUT_LO": {
        "interface_ports": [
          "axi4lite_proxy/AXIS_OUT_LO",
          "ch1_axis_switch/AXIS_IN2"
        ]
      },
      "axis_switch_0_AXIS_OUT": {
        "interface_ports": [
          "ch0_axis_switch/AXIS_OUT",
          "qsfp_data/QSFP_TX0_STREAM"
        ]
      },
      "ch1_axis_switch_AXIS_OUT": {
        "interface_ports": [
          "ch1_axis_switch/AXIS_OUT",
          "qsfp_data/QSPF_TX1_STREAM"
        ]
      },
      "ch1_request_manager_AXIS_TX": {
        "interface_ports": [
          "ch1_axis_switch/AXIS_IN1",
          "ch1_request_handler/AXIS_TX"
        ]
      },
      "ecd_master_ctrl_AXIS_TX0": {
        "interface_ports": [
          "ecd_master_ctrl/AXIS_TX0",
          "ch0_request_handler/S_AXIS"
        ]
      },
      "ecd_master_ctrl_AXIS_TX1": {
        "interface_ports": [
          "ecd_master_ctrl/AXIS_TX1",
          "ch1_request_handler/S_AXIS"
        ]
      },
      "ecd_master_ctrl_M_AXI": {
        "interface_ports": [
          "ecd_master_ctrl/M_AXI",
          "pcie_axi_bridge/S_AXI_B"
        ]
      },
      "event_broker_0_AXIS_OUT": {
        "interface_ports": [
          "event_broker/AXIS_OUT",
          "axi4lite_proxy/AXIS_IN"
        ]
      },
      "pci_refclk_1": {
        "interface_ports": [
          "pci_refclk",
          "pcie_axi_bridge/pci_refclk"
        ]
      },
      "pcie_axi_bridge_M_AXI_B": {
        "interface_ports": [
          "pcie_axi_bridge/M_AXI_B",
          "system_interconnect/S00_AXI"
        ]
      },
      "pcie_axi_bridge_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "pcie_axi_bridge/pcie_mgt"
        ]
      },
      "qsfp_data_EVENT_STREAM": {
        "interface_ports": [
          "qsfp_data/EVENT_STREAM",
          "event_broker/AXIS_IN"
        ]
      },
      "qsfp_data_ROW_REQ_STREAM": {
        "interface_ports": [
          "qsfp_data/ROW_REQ_STREAM",
          "request_presenter/FIFO"
        ]
      },
      "qsfp_data_gt_serial_port_0": {
        "interface_ports": [
          "qsfp0_gt",
          "qsfp_data/qsfp0_gt"
        ]
      },
      "qsfp_data_gt_serial_port_1": {
        "interface_ports": [
          "qsfp1_gt",
          "qsfp_data/qsfp1_gt"
        ]
      },
      "request_manager_AXIS_TX": {
        "interface_ports": [
          "ch0_request_handler/AXIS_TX",
          "ch0_axis_switch/AXIS_IN1"
        ]
      },
      "system_interconnect_M00_AXI": {
        "interface_ports": [
          "system_interconnect/M00_AXI",
          "pcie_axi_bridge/S_BRIDGE_CTRL_AXI"
        ]
      },
      "system_interconnect_M01_AXI": {
        "interface_ports": [
          "system_interconnect/M01_AXI",
          "pcie_axi_bridge/S_INT_MGR_AXI"
        ]
      },
      "system_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_revision/S_AXI",
          "system_interconnect/M02_AXI"
        ]
      },
      "system_interconnect_M03_AXI": {
        "interface_ports": [
          "ecd_master_ctrl/S_AXI",
          "system_interconnect/M03_AXI"
        ]
      },
      "system_interconnect_M04_AXI": {
        "interface_ports": [
          "axi4lite_proxy/S_AXI",
          "system_interconnect/M04_AXI"
        ]
      },
      "system_interconnect_M05_AXI": {
        "interface_ports": [
          "system_interconnect/M05_AXI",
          "qsfp_data/AXI_QSFP_STATUS"
        ]
      },
      "system_interconnect_M07_AXI": {
        "interface_ports": [
          "restart_manager/S_AXI",
          "system_interconnect/M07_AXI"
        ]
      }
    },
    "nets": {
      "REQ_ID_IN_1": {
        "ports": [
          "request_presenter/req_id",
          "ch0_request_handler/REQ_ID_IN",
          "ch1_request_handler/REQ_ID_IN"
        ]
      },
      "REQ_ID_VALID_1": {
        "ports": [
          "request_presenter/req_id_valid",
          "ch0_request_handler/REQ_ID_VALID",
          "ch1_request_handler/REQ_ID_VALID"
        ]
      },
      "axi4lite_proxy_sending_testp": {
        "ports": [
          "axi4lite_proxy/sending_testp",
          "request_presenter/ignore_rx",
          "event_broker/ignore_rx"
        ]
      },
      "ch1_request_manager_READY_FOR_REQ": {
        "ports": [
          "ch1_request_handler/READY_FOR_REQ",
          "request_presenter/ch1_ready"
        ]
      },
      "ecd_master_ctrl_IRQ_PPB0": {
        "ports": [
          "ecd_master_ctrl/IRQ_EOB",
          "pcie_axi_bridge/IRQ_EOB_IN"
        ]
      },
      "ecd_master_ctrl_PRELOAD_COMPLETE": {
        "ports": [
          "ecd_master_ctrl/PRELOAD_COMPLETE",
          "axi4lite_proxy/preload_complete"
        ]
      },
      "event_broker_event_jobcomplete": {
        "ports": [
          "event_broker/event_jobcomplete",
          "pcie_axi_bridge/IRQ_JOBCOMPLETE_IN"
        ]
      },
      "event_broker_event_underflow": {
        "ports": [
          "event_broker/event_underflow",
          "pcie_axi_bridge/IRQ_UNDERFLOW_IN"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "pb_rst_n",
          "system_reset_100mhz/ext_reset_in"
        ]
      },
      "ila_250mhz": {
        "ports": [
          "pcie_axi_bridge/axi_aclk",
          "restart_manager/clk",
          "system_interconnect/aclk",
          "axi_revision/AXI_ACLK",
          "qsfp_data/data_clock",
          "ch0_request_handler/clk",
          "ecd_master_ctrl/clk",
          "ch1_request_handler/clk",
          "ch0_axis_switch/clk",
          "ch1_axis_switch/clk",
          "event_broker/clk",
          "request_presenter/clk",
          "axi4lite_proxy/clk"
        ]
      },
      "pcie_axi_bridge_led_pci_link_up": {
        "ports": [
          "pcie_axi_bridge/led_pci_link_up",
          "led_pci_link_up"
        ]
      },
      "qsfp_data_channel_up_0": {
        "ports": [
          "qsfp_data/qsfp0_channel_up",
          "qsfp0_up"
        ]
      },
      "qsfp_data_channel_up_1": {
        "ports": [
          "qsfp_data/qsfp1_channel_up",
          "qsfp1_up"
        ]
      },
      "request_manager_READY_FOR_REQ": {
        "ports": [
          "ch0_request_handler/READY_FOR_REQ",
          "request_presenter/ch0_ready"
        ]
      },
      "reset_in_1": {
        "ports": [
          "system_reset_100mhz/peripheral_reset",
          "qsfp_data/reset_in"
        ]
      },
      "restartn": {
        "ports": [
          "restart_manager/restartn",
          "ch0_request_handler/resetn",
          "ecd_master_ctrl/resetn",
          "ch1_request_handler/resetn",
          "event_broker/resetn",
          "axi4lite_proxy/resetn"
        ]
      },
      "system_reset_100mhz_peripheral_aresetn": {
        "ports": [
          "system_reset_100mhz/peripheral_aresetn",
          "pcie_axi_bridge/sys_rst_n"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "clock_buffer_100mhz/IBUF_OUT",
          "system_reset_100mhz/slowest_sync_clk",
          "qsfp_data/init_clk"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "pcie_axi_bridge/axi_aresetn",
          "restart_manager/resetn",
          "axi_revision/AXI_ARESETN",
          "qsfp_data/data_aresetn"
        ]
      }
    },
    "addressing": {
      "/pcie_axi_bridge/pcie_bridge": {
        "address_spaces": {
          "M_AXI_B": {
            "segments": {
              "SEG_axi_proxy_reg0": {
                "address_block": "/axi4lite_proxy/S_AXI/reg0",
                "offset": "0x0000000000000400",
                "range": "256"
              },
              "SEG_axi_qsfp_status_reg0": {
                "address_block": "/qsfp_data/qsfp_status/S_AXI/reg0",
                "offset": "0x0000000000000500",
                "range": "256"
              },
              "SEG_axi_revision_reg0": {
                "address_block": "/axi_revision/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "256"
              },
              "SEG_ecd_master_ctrl_reg0": {
                "address_block": "/ecd_master_ctrl/S_AXI/reg0",
                "offset": "0x0000000000000100",
                "range": "256"
              },
              "SEG_pcie_bridge_CTL0": {
                "address_block": "/pcie_axi_bridge/pcie_bridge/S_AXI_LITE/CTL0",
                "offset": "0x0000000000009000",
                "range": "4K"
              },
              "SEG_pcie_interrupt_mgr_reg0": {
                "address_block": "/pcie_axi_bridge/pcie_interrupt_mgr/S_AXI/reg0",
                "offset": "0x0000000000000200",
                "range": "256"
              },
              "SEG_restart_manager_0_reg0": {
                "address_block": "/restart_manager/S_AXI/reg0",
                "offset": "0x0000000000000300",
                "range": "256"
              }
            }
          }
        }
      },
      "/pcie_axi_bridge/axi4_master_plug": {
        "address_spaces": {
          "AXI": {
            "segments": {
              "SEG_fake_pcie_bridge_reg0": {
                "address_block": "/pcie_axi_bridge/fake_pci_bridge_for_debugging/fake_pcie_bridge/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "16E"
              },
              "SEG_pcie_bridge_BAR0": {
                "address_block": "/pcie_axi_bridge/pcie_bridge/S_AXI_B/BAR0",
                "offset": "0x0000000000000000",
                "range": "1",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/ecd_master_ctrl": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_fake_pcie_bridge_reg0": {
                "address_block": "/pcie_axi_bridge/fake_pci_bridge_for_debugging/fake_pcie_bridge/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_pcie_bridge_BAR0": {
                "address_block": "/pcie_axi_bridge/pcie_bridge/S_AXI_B/BAR0",
                "offset": "0x0000000000000000",
                "range": "16E"
              }
            }
          }
        }
      }
    }
  }
}