--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
5 -n 3 -fastpaths -xml lab4.twx lab4.ncd -o lab4.twr lab4.pcf -ucf
Basys2_Lab4.ucf

Design file:              lab4.ncd
Physical constraint file: lab4.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |    5.955(R)|    0.536(R)|mclk_BUFGP        |   0.000|
btn<1>      |    6.063(R)|    1.114(R)|mclk_BUFGP        |   0.000|
btn<2>      |    6.228(R)|    0.038(R)|mclk_BUFGP        |   0.000|
sw<0>       |   16.522(R)|   -0.862(R)|mclk_BUFGP        |   0.000|
sw<1>       |   18.199(R)|   -1.234(R)|mclk_BUFGP        |   0.000|
sw<2>       |   12.981(R)|   -0.770(R)|mclk_BUFGP        |   0.000|
sw<3>       |   11.599(R)|   -0.492(R)|mclk_BUFGP        |   0.000|
sw<4>       |   17.839(R)|   -0.532(R)|mclk_BUFGP        |   0.000|
sw<5>       |   12.641(R)|   -0.498(R)|mclk_BUFGP        |   0.000|
sw<6>       |   10.623(R)|   -0.433(R)|mclk_BUFGP        |   0.000|
sw<7>       |   11.581(R)|   -2.140(R)|mclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock btn<3> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |   10.623(R)|btn_3_BUFGP       |   0.000|
an<1>       |   10.016(R)|btn_3_BUFGP       |   0.000|
an<2>       |   10.482(R)|btn_3_BUFGP       |   0.000|
an<3>       |   10.991(R)|btn_3_BUFGP       |   0.000|
seg<0>      |   10.440(R)|btn_3_BUFGP       |   0.000|
seg<1>      |   11.442(R)|btn_3_BUFGP       |   0.000|
seg<2>      |   11.828(R)|btn_3_BUFGP       |   0.000|
seg<3>      |   11.153(R)|btn_3_BUFGP       |   0.000|
seg<4>      |   11.153(R)|btn_3_BUFGP       |   0.000|
seg<5>      |   10.337(R)|btn_3_BUFGP       |   0.000|
seg<6>      |   10.346(R)|btn_3_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock btn<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<3>         |    1.915|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<3>         |    4.568|         |         |         |
mclk           |   16.005|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 20 23:40:39 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 207 MB



