

================================================================
== Vitis HLS Report for 'MorrisLecar'
================================================================
* Date:           Wed Jan  1 00:01:08 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MorrisLecar
* Solution:       MorrisLecar (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 11.594 ns |   2.70 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_sinh_cosh_range_redux_cordic_double_s_fu_177  |sinh_cosh_range_redux_cordic_double_s  |        3|      856| 34.781 ns | 9.924 us |    3|  856|   none  |
        |grp_generic_tanh_double_s_fu_184                  |generic_tanh_double_s                  |        3|      121| 34.781 ns | 1.403 us |    3|  121|   none  |
        |grp_generic_tanh_float_s_fu_195                   |generic_tanh_float_s                   |        3|       74| 34.781 ns | 0.858 us |    3|   74|   none  |
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        ?|        ?| 219 ~ 1072 |          -|          -|     ?|    no    |
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 217
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%W = alloca i32"   --->   Operation 218 'alloca' 'W' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%V = alloca i32"   --->   Operation 219 'alloca' 'V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty"   --->   Operation 220 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Iext_V_data_V, i4 %Iext_V_keep_V, i4 %Iext_V_strb_V, i2 %Iext_V_user_V, i1 %Iext_V_last_V, i5 %Iext_V_id_V, i6 %Iext_V_dest_V, void @empty_4, i32, i32, void @empty_3, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Iext_V_data_V"   --->   Operation 222 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %Iext_V_keep_V"   --->   Operation 223 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %Iext_V_strb_V"   --->   Operation 224 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %Iext_V_user_V"   --->   Operation 225 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %Iext_V_last_V"   --->   Operation 226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %Iext_V_id_V"   --->   Operation 227 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %Iext_V_dest_V"   --->   Operation 228 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Vout_V_data_V, i4 %Vout_V_keep_V, i4 %Vout_V_strb_V, i2 %Vout_V_user_V, i1 %Vout_V_last_V, i5 %Vout_V_id_V, i6 %Vout_V_dest_V, void @empty_4, i32, i32, void @empty_3, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Vout_V_data_V"   --->   Operation 230 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %Vout_V_keep_V"   --->   Operation 231 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %Vout_V_strb_V"   --->   Operation 232 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %Vout_V_user_V"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %Vout_V_last_V"   --->   Operation 234 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %Vout_V_id_V"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %Vout_V_dest_V"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_1, i32, i32, void @empty_2, i32, i32, void @empty_0, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:23]   --->   Operation 238 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P.i4P.i4P.i2P.i1P.i5P.i6P, i32 %Iext_V_data_V, i4 %Iext_V_keep_V, i4 %Iext_V_strb_V, i2 %Iext_V_user_V, i1 %Iext_V_last_V, i5 %Iext_V_id_V, i6 %Iext_V_dest_V, i32"   --->   Operation 239 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %tmp, void, void %bb" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:23]   --->   Operation 240 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%V_load = load i32 %V" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 241 'load' 'V_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 242 [5/5] (7.25ns)   --->   "%sub7 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 242 'fadd' 'sub7' <Predicate = (tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%ret_ln43 = ret" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:43]   --->   Operation 243 'ret' 'ret_ln43' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 244 [4/5] (7.25ns)   --->   "%sub7 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 244 'fadd' 'sub7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 245 [3/5] (7.25ns)   --->   "%sub7 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 245 'fadd' 'sub7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 246 [2/5] (7.25ns)   --->   "%sub7 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 246 'fadd' 'sub7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 247 [1/5] (7.25ns)   --->   "%sub7 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 247 'fadd' 'sub7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.43>
ST_7 : Operation 248 [2/2] (4.43ns)   --->   "%conv2 = fpext i32 %V_load" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 248 'fpext' 'conv2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 249 [2/2] (4.43ns)   --->   "%conv = fpext i32 %sub7" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 249 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.43>
ST_8 : Operation 250 [1/2] (4.43ns)   --->   "%conv2 = fpext i32 %V_load" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 250 'fpext' 'conv2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 251 [1/2] (4.43ns)   --->   "%conv = fpext i32 %sub7" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 251 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.86>
ST_9 : Operation 252 [7/7] (7.29ns)   --->   "%sub3 = dadd i64 %conv2, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 252 'dadd' 'sub3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [7/7] (7.86ns)   --->   "%mul = dmul i64 %conv, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 253 'dmul' 'mul' <Predicate = true> <Delay = 7.86> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 254 [6/7] (7.29ns)   --->   "%sub3 = dadd i64 %conv2, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 254 'dadd' 'sub3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [6/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 255 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 256 [5/7] (7.29ns)   --->   "%sub3 = dadd i64 %conv2, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 256 'dadd' 'sub3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [5/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 257 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 258 [4/7] (7.29ns)   --->   "%sub3 = dadd i64 %conv2, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 258 'dadd' 'sub3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 259 [4/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 259 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 260 [3/7] (7.29ns)   --->   "%sub3 = dadd i64 %conv2, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 260 'dadd' 'sub3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [3/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 261 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 262 [2/7] (7.29ns)   --->   "%sub3 = dadd i64 %conv2, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 262 'dadd' 'sub3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 263 [2/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 263 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 264 [1/7] (7.29ns)   --->   "%sub3 = dadd i64 %conv2, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 264 'dadd' 'sub3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 265 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.55>
ST_16 : Operation 266 [59/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 266 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [59/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 267 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.55>
ST_17 : Operation 268 [58/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 268 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 269 [58/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 269 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.55>
ST_18 : Operation 270 [57/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 270 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 271 [57/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 271 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.55>
ST_19 : Operation 272 [56/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 272 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 273 [56/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 273 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.55>
ST_20 : Operation 274 [55/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 274 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [55/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 275 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.55>
ST_21 : Operation 276 [54/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 276 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 277 [54/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 277 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.55>
ST_22 : Operation 278 [53/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 278 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 279 [53/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 279 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.55>
ST_23 : Operation 280 [52/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 280 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 281 [52/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 281 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.55>
ST_24 : Operation 282 [51/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 282 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 283 [51/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 283 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.55>
ST_25 : Operation 284 [50/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 284 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 285 [50/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 285 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.55>
ST_26 : Operation 286 [49/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 286 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 287 [49/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 287 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.55>
ST_27 : Operation 288 [48/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 288 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 289 [48/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 289 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.55>
ST_28 : Operation 290 [47/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 290 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 291 [47/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 291 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.55>
ST_29 : Operation 292 [46/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 292 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 293 [46/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 293 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.55>
ST_30 : Operation 294 [45/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 294 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 295 [45/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 295 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.55>
ST_31 : Operation 296 [44/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 296 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 297 [44/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 297 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.55>
ST_32 : Operation 298 [43/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 298 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 299 [43/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 299 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.55>
ST_33 : Operation 300 [42/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 300 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 301 [42/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 301 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.55>
ST_34 : Operation 302 [41/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 302 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 303 [41/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 303 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.55>
ST_35 : Operation 304 [40/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 304 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 305 [40/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 305 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.55>
ST_36 : Operation 306 [39/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 306 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 307 [39/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 307 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.55>
ST_37 : Operation 308 [38/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 308 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 309 [38/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 309 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.55>
ST_38 : Operation 310 [37/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 310 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 311 [37/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 311 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.55>
ST_39 : Operation 312 [36/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 312 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 313 [36/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 313 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.55>
ST_40 : Operation 314 [35/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 314 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 315 [35/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 315 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.55>
ST_41 : Operation 316 [34/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 316 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 317 [34/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 317 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.55>
ST_42 : Operation 318 [33/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 318 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 319 [33/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 319 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.55>
ST_43 : Operation 320 [32/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 320 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 321 [32/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 321 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.55>
ST_44 : Operation 322 [31/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 322 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 323 [31/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 323 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.55>
ST_45 : Operation 324 [30/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 324 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 325 [30/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 325 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.55>
ST_46 : Operation 326 [29/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 326 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 327 [29/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 327 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.55>
ST_47 : Operation 328 [28/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 328 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 329 [28/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 329 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.55>
ST_48 : Operation 330 [27/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 330 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 331 [27/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 331 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.55>
ST_49 : Operation 332 [26/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 332 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 333 [26/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 333 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.55>
ST_50 : Operation 334 [25/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 334 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 335 [25/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 335 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.55>
ST_51 : Operation 336 [24/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 336 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 337 [24/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 337 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.55>
ST_52 : Operation 338 [23/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 338 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 339 [23/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 339 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.55>
ST_53 : Operation 340 [22/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 340 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 341 [22/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 341 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.55>
ST_54 : Operation 342 [21/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 342 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 343 [21/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 343 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.55>
ST_55 : Operation 344 [20/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 344 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 345 [20/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 345 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 346 [19/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 346 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 347 [19/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 347 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 348 [18/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 348 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 349 [18/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 349 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 350 [17/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 350 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 351 [17/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 351 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.07>
ST_59 : Operation 352 [16/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 352 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 353 [16/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 353 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 354 [16/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 354 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.07>
ST_60 : Operation 355 [15/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 355 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 356 [15/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 356 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 357 [15/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 357 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.07>
ST_61 : Operation 358 [14/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 358 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 359 [14/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 359 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 360 [14/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 360 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.07>
ST_62 : Operation 361 [13/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 361 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 362 [13/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 362 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 363 [13/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 363 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.07>
ST_63 : Operation 364 [12/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 364 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 365 [12/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 365 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 366 [12/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 366 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.07>
ST_64 : Operation 367 [11/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 367 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 368 [11/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 368 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 369 [11/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 369 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.07>
ST_65 : Operation 370 [10/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 370 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 371 [10/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 371 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 372 [10/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 372 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.07>
ST_66 : Operation 373 [9/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 373 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 374 [9/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 374 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 375 [9/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 375 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.07>
ST_67 : Operation 376 [8/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 376 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 377 [8/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 377 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 378 [8/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 378 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.07>
ST_68 : Operation 379 [7/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 379 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 380 [7/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 380 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 381 [7/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 381 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.07>
ST_69 : Operation 382 [6/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 382 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 383 [6/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 383 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 384 [6/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 384 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.07>
ST_70 : Operation 385 [5/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 385 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 386 [5/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 386 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 387 [5/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 387 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.07>
ST_71 : Operation 388 [4/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 388 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 389 [4/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 389 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 390 [4/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 390 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.07>
ST_72 : Operation 391 [3/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 391 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 392 [3/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 392 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 393 [3/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 393 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.07>
ST_73 : Operation 394 [2/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 394 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 395 [2/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 395 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 396 [2/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 396 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.07>
ST_74 : Operation 397 [1/59] (4.55ns)   --->   "%x_assign = ddiv i64 %sub3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 397 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 398 [1/16] (6.07ns)   --->   "%x_assign_1 = fdiv i32 %sub7, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 398 'fdiv' 'x_assign_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 399 [1/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 399 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.29>
ST_75 : Operation 400 [2/2] (7.29ns)   --->   "%tmp_s = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c++/tanhdouble.cpp:7]   --->   Operation 400 'call' 'tmp_s' <Predicate = true> <Delay = 7.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 401 [2/2] (7.25ns)   --->   "%tmp_1 = call i32 @generic_tanh<float>, i32 %x_assign_1, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c++/tanhfloat.cpp:7]   --->   Operation 401 'call' 'tmp_1' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 402 [2/2] (5.46ns)   --->   "%c_out = call i64 @sinh_cosh_range_redux_cordic<double>, i64 %x_assign_3, i124 %cordic_hyperb_table_128_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c++/sinhcoshdouble.cpp:14]   --->   Operation 402 'call' 'c_out' <Predicate = true> <Delay = 5.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 6.41>
ST_76 : Operation 403 [1/2] (3.38ns)   --->   "%tmp_s = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c++/tanhdouble.cpp:7]   --->   Operation 403 'call' 'tmp_s' <Predicate = true> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 404 [1/2] (2.89ns)   --->   "%tmp_1 = call i32 @generic_tanh<float>, i32 %x_assign_1, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c++/tanhfloat.cpp:7]   --->   Operation 404 'call' 'tmp_1' <Predicate = true> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 405 [1/2] (1.86ns)   --->   "%c_out = call i64 @sinh_cosh_range_redux_cordic<double>, i64 %x_assign_3, i124 %cordic_hyperb_table_128_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c++/sinhcoshdouble.cpp:14]   --->   Operation 405 'call' 'c_out' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 406 [59/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 406 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.29>
ST_77 : Operation 407 [7/7] (7.29ns)   --->   "%add = dadd i64 %tmp_s, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 407 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 408 [58/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 408 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.29>
ST_78 : Operation 409 [6/7] (7.29ns)   --->   "%add = dadd i64 %tmp_s, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 409 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 410 [57/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 410 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.29>
ST_79 : Operation 411 [5/7] (7.29ns)   --->   "%add = dadd i64 %tmp_s, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 411 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 412 [56/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 412 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.29>
ST_80 : Operation 413 [4/7] (7.29ns)   --->   "%add = dadd i64 %tmp_s, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 413 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 414 [55/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 414 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.29>
ST_81 : Operation 415 [3/7] (7.29ns)   --->   "%add = dadd i64 %tmp_s, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 415 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 416 [54/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 416 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.29>
ST_82 : Operation 417 [2/7] (7.29ns)   --->   "%add = dadd i64 %tmp_s, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 417 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 418 [53/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 418 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.29>
ST_83 : Operation 419 [1/7] (7.29ns)   --->   "%add = dadd i64 %tmp_s, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 419 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 420 [52/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 420 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.86>
ST_84 : Operation 421 [7/7] (7.86ns)   --->   "%mul5 = dmul i64 %add, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 421 'dmul' 'mul5' <Predicate = true> <Delay = 7.86> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 422 [51/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 422 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.71>
ST_85 : Operation 423 [6/7] (6.71ns)   --->   "%mul5 = dmul i64 %add, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 423 'dmul' 'mul5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 424 [50/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 424 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.71>
ST_86 : Operation 425 [5/7] (6.71ns)   --->   "%mul5 = dmul i64 %add, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 425 'dmul' 'mul5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 426 [49/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 426 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 427 [5/5] (7.25ns)   --->   "%sub = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:27]   --->   Operation 427 'fadd' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 428 [4/7] (6.71ns)   --->   "%mul5 = dmul i64 %add, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 428 'dmul' 'mul5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 429 [48/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 429 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 430 [4/5] (7.25ns)   --->   "%sub = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:27]   --->   Operation 430 'fadd' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 431 [3/7] (6.71ns)   --->   "%mul5 = dmul i64 %add, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 431 'dmul' 'mul5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 432 [47/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 432 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 433 [3/5] (7.25ns)   --->   "%sub = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:27]   --->   Operation 433 'fadd' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 434 [2/7] (6.71ns)   --->   "%mul5 = dmul i64 %add, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 434 'dmul' 'mul5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 435 [46/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 435 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 436 [2/5] (7.25ns)   --->   "%sub = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:27]   --->   Operation 436 'fadd' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 437 [1/7] (6.71ns)   --->   "%mul5 = dmul i64 %add, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 437 'dmul' 'mul5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 438 [45/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 438 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 439 [1/5] (7.25ns)   --->   "%sub = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:27]   --->   Operation 439 'fadd' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 440 [2/2] (5.20ns)   --->   "%minf = fptrunc i64 %mul5" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 440 'fptrunc' 'minf' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 441 [44/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 441 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 442 [4/4] (6.88ns)   --->   "%IL = fmul i32 %sub, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:27]   --->   Operation 442 'fmul' 'IL' <Predicate = true> <Delay = 6.88> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 443 [1/2] (5.20ns)   --->   "%minf = fptrunc i64 %mul5" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:28]   --->   Operation 443 'fptrunc' 'minf' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 444 [43/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 444 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 445 [5/5] (7.25ns)   --->   "%sub9 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:31]   --->   Operation 445 'fadd' 'sub9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 446 [3/4] (5.70ns)   --->   "%IL = fmul i32 %sub, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:27]   --->   Operation 446 'fmul' 'IL' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 447 [42/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 447 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 448 [4/4] (6.88ns)   --->   "%mul4 = fmul i32 %minf, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:31]   --->   Operation 448 'fmul' 'mul4' <Predicate = true> <Delay = 6.88> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 449 [4/5] (7.25ns)   --->   "%sub9 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:31]   --->   Operation 449 'fadd' 'sub9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 450 [2/4] (5.70ns)   --->   "%IL = fmul i32 %sub, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:27]   --->   Operation 450 'fmul' 'IL' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 451 [41/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 451 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 452 [3/4] (5.70ns)   --->   "%mul4 = fmul i32 %minf, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:31]   --->   Operation 452 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 453 [3/5] (7.25ns)   --->   "%sub9 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:31]   --->   Operation 453 'fadd' 'sub9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 454 [1/4] (5.70ns)   --->   "%IL = fmul i32 %sub, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:27]   --->   Operation 454 'fmul' 'IL' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 455 [40/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 455 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 456 [2/4] (5.70ns)   --->   "%mul4 = fmul i32 %minf, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:31]   --->   Operation 456 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 457 [2/5] (7.25ns)   --->   "%sub9 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:31]   --->   Operation 457 'fadd' 'sub9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 458 [1/1] (0.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P, i32 %Iext_V_data_V, i4 %Iext_V_keep_V, i4 %Iext_V_strb_V, i2 %Iext_V_user_V, i1 %Iext_V_last_V, i5 %Iext_V_id_V, i6 %Iext_V_dest_V, i1 %tmp"   --->   Operation 458 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_96 : Operation 459 [1/1] (0.00ns)   --->   "%temp_data_V = extractvalue i54 %empty"   --->   Operation 459 'extractvalue' 'temp_data_V' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 460 [1/1] (0.00ns)   --->   "%temp_keep_V = extractvalue i54 %empty"   --->   Operation 460 'extractvalue' 'temp_keep_V' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 461 [1/1] (0.00ns)   --->   "%temp_strb_V = extractvalue i54 %empty"   --->   Operation 461 'extractvalue' 'temp_strb_V' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 462 [1/1] (0.00ns)   --->   "%temp_user_V = extractvalue i54 %empty"   --->   Operation 462 'extractvalue' 'temp_user_V' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 463 [1/1] (0.00ns)   --->   "%temp_last_V = extractvalue i54 %empty"   --->   Operation 463 'extractvalue' 'temp_last_V' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 464 [1/1] (0.00ns)   --->   "%temp_id_V = extractvalue i54 %empty"   --->   Operation 464 'extractvalue' 'temp_id_V' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 465 [1/1] (0.00ns)   --->   "%temp_dest_V = extractvalue i54 %empty"   --->   Operation 465 'extractvalue' 'temp_dest_V' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 466 [1/1] (0.00ns)   --->   "%Iinj = bitcast i32 %temp_data_V" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:26]   --->   Operation 466 'bitcast' 'Iinj' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 467 [39/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 467 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 468 [1/4] (5.70ns)   --->   "%mul4 = fmul i32 %minf, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:31]   --->   Operation 468 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 469 [1/5] (7.25ns)   --->   "%sub9 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:31]   --->   Operation 469 'fadd' 'sub9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 470 [5/5] (7.25ns)   --->   "%sub2 = fsub i32 %Iinj, i32 %IL" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 470 'fsub' 'sub2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 471 [38/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 471 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 472 [4/4] (6.88ns)   --->   "%INa = fmul i32 %mul4, i32 %sub9" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:31]   --->   Operation 472 'fmul' 'INa' <Predicate = true> <Delay = 6.88> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 473 [5/5] (7.25ns)   --->   "%sub1 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 473 'fadd' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 474 [4/5] (7.25ns)   --->   "%sub2 = fsub i32 %Iinj, i32 %IL" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 474 'fsub' 'sub2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 475 [1/1] (0.00ns)   --->   "%W_load = load i32 %W" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 475 'load' 'W_load' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 476 [37/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 476 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 477 [3/4] (5.70ns)   --->   "%INa = fmul i32 %mul4, i32 %sub9" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:31]   --->   Operation 477 'fmul' 'INa' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 478 [4/4] (6.88ns)   --->   "%mul7 = fmul i32 %W_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 478 'fmul' 'mul7' <Predicate = true> <Delay = 6.88> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 479 [4/5] (7.25ns)   --->   "%sub1 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 479 'fadd' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 480 [3/5] (7.25ns)   --->   "%sub2 = fsub i32 %Iinj, i32 %IL" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 480 'fsub' 'sub2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 481 [36/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 481 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 482 [2/4] (5.70ns)   --->   "%INa = fmul i32 %mul4, i32 %sub9" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:31]   --->   Operation 482 'fmul' 'INa' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 483 [3/4] (5.70ns)   --->   "%mul7 = fmul i32 %W_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 483 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 484 [3/5] (7.25ns)   --->   "%sub1 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 484 'fadd' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 485 [2/5] (7.25ns)   --->   "%sub2 = fsub i32 %Iinj, i32 %IL" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 485 'fsub' 'sub2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 486 [35/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 486 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 487 [1/4] (5.70ns)   --->   "%INa = fmul i32 %mul4, i32 %sub9" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:31]   --->   Operation 487 'fmul' 'INa' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 488 [2/4] (5.70ns)   --->   "%mul7 = fmul i32 %W_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 488 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 489 [2/5] (7.25ns)   --->   "%sub1 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 489 'fadd' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 490 [1/5] (7.25ns)   --->   "%sub2 = fsub i32 %Iinj, i32 %IL" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 490 'fsub' 'sub2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 491 [34/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 491 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 492 [1/4] (5.70ns)   --->   "%mul7 = fmul i32 %W_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 492 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 493 [1/5] (7.25ns)   --->   "%sub1 = fadd i32 %V_load, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 493 'fadd' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 494 [5/5] (7.25ns)   --->   "%sub4 = fsub i32 %sub2, i32 %INa" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 494 'fsub' 'sub4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 495 [33/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 495 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 496 [4/4] (6.88ns)   --->   "%IK = fmul i32 %mul7, i32 %sub1" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 496 'fmul' 'IK' <Predicate = true> <Delay = 6.88> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 497 [4/5] (7.25ns)   --->   "%sub4 = fsub i32 %sub2, i32 %INa" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 497 'fsub' 'sub4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 498 [32/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 498 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 499 [3/4] (5.70ns)   --->   "%IK = fmul i32 %mul7, i32 %sub1" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 499 'fmul' 'IK' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 500 [3/5] (7.25ns)   --->   "%sub4 = fsub i32 %sub2, i32 %INa" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 500 'fsub' 'sub4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 501 [31/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 501 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 502 [2/4] (5.70ns)   --->   "%IK = fmul i32 %mul7, i32 %sub1" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 502 'fmul' 'IK' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 503 [2/5] (7.25ns)   --->   "%sub4 = fsub i32 %sub2, i32 %INa" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 503 'fsub' 'sub4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 504 [30/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 504 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 505 [1/4] (5.70ns)   --->   "%IK = fmul i32 %mul7, i32 %sub1" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:32]   --->   Operation 505 'fmul' 'IK' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 506 [1/5] (7.25ns)   --->   "%sub4 = fsub i32 %sub2, i32 %INa" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 506 'fsub' 'sub4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 507 [29/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 507 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 508 [5/5] (7.25ns)   --->   "%sub5 = fsub i32 %sub4, i32 %IK" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 508 'fsub' 'sub5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 509 [28/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 509 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 510 [4/5] (7.25ns)   --->   "%sub5 = fsub i32 %sub4, i32 %IK" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 510 'fsub' 'sub5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 511 [27/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 511 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 512 [3/5] (7.25ns)   --->   "%sub5 = fsub i32 %sub4, i32 %IK" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 512 'fsub' 'sub5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 513 [26/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 513 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 514 [2/5] (7.25ns)   --->   "%sub5 = fsub i32 %sub4, i32 %IK" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 514 'fsub' 'sub5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 515 [25/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 515 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 516 [1/5] (7.25ns)   --->   "%sub5 = fsub i32 %sub4, i32 %IK" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 516 'fsub' 'sub5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 6.88>
ST_111 : Operation 517 [24/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 517 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 518 [4/4] (6.88ns)   --->   "%dvdt = fmul i32 %sub5, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 518 'fmul' 'dvdt' <Predicate = true> <Delay = 6.88> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.70>
ST_112 : Operation 519 [23/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 519 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 520 [3/4] (5.70ns)   --->   "%dvdt = fmul i32 %sub5, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 520 'fmul' 'dvdt' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.70>
ST_113 : Operation 521 [22/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 521 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 522 [2/4] (5.70ns)   --->   "%dvdt = fmul i32 %sub5, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 522 'fmul' 'dvdt' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.70>
ST_114 : Operation 523 [21/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 523 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 524 [1/4] (5.70ns)   --->   "%dvdt = fmul i32 %sub5, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:33]   --->   Operation 524 'fmul' 'dvdt' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 4.55>
ST_115 : Operation 525 [20/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 525 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 526 [2/2] (4.43ns)   --->   "%conv6 = fpext i32 %dvdt" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 526 'fpext' 'conv6' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 527 [5/5] (7.25ns)   --->   "%add5 = fadd i32 %tmp_1, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 527 'fadd' 'add5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 528 [19/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 528 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 529 [1/2] (4.43ns)   --->   "%conv6 = fpext i32 %dvdt" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 529 'fpext' 'conv6' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.86>
ST_117 : Operation 530 [4/5] (7.25ns)   --->   "%add5 = fadd i32 %tmp_1, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 530 'fadd' 'add5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 531 [18/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 531 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 532 [7/7] (7.86ns)   --->   "%mul1 = dmul i64 %conv6, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 532 'dmul' 'mul1' <Predicate = true> <Delay = 7.86> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 533 [3/5] (7.25ns)   --->   "%add5 = fadd i32 %tmp_1, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 533 'fadd' 'add5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 534 [17/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 534 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 535 [6/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv6, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 535 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 536 [2/5] (7.25ns)   --->   "%add5 = fadd i32 %tmp_1, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 536 'fadd' 'add5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 537 [16/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 537 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 538 [5/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv6, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 538 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 539 [1/5] (7.25ns)   --->   "%add5 = fadd i32 %tmp_1, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 539 'fadd' 'add5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 540 [15/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 540 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 541 [4/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv6, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 541 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.88>
ST_121 : Operation 542 [4/4] (6.88ns)   --->   "%winf = fmul i32 %add5, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 542 'fmul' 'winf' <Predicate = true> <Delay = 6.88> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 543 [14/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 543 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 544 [3/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv6, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 544 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.71>
ST_122 : Operation 545 [3/4] (5.70ns)   --->   "%winf = fmul i32 %add5, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 545 'fmul' 'winf' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 546 [13/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 546 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 547 [2/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv6, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 547 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.71>
ST_123 : Operation 548 [2/4] (5.70ns)   --->   "%winf = fmul i32 %add5, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 548 'fmul' 'winf' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 549 [12/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 549 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 550 [1/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv6, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 550 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.29>
ST_124 : Operation 551 [1/4] (5.70ns)   --->   "%winf = fmul i32 %add5, i32" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:29]   --->   Operation 551 'fmul' 'winf' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 552 [11/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 552 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 553 [7/7] (7.29ns)   --->   "%add6 = dadd i64 %conv2, i64 %mul1" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 553 'dadd' 'add6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.29>
ST_125 : Operation 554 [10/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 554 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 555 [5/5] (7.25ns)   --->   "%sub6 = fsub i32 %winf, i32 %W_load" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 555 'fsub' 'sub6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 556 [6/7] (7.29ns)   --->   "%add6 = dadd i64 %conv2, i64 %mul1" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 556 'dadd' 'add6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.29>
ST_126 : Operation 557 [9/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 557 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 558 [4/5] (7.25ns)   --->   "%sub6 = fsub i32 %winf, i32 %W_load" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 558 'fsub' 'sub6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 559 [5/7] (7.29ns)   --->   "%add6 = dadd i64 %conv2, i64 %mul1" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 559 'dadd' 'add6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.29>
ST_127 : Operation 560 [8/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 560 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 561 [3/5] (7.25ns)   --->   "%sub6 = fsub i32 %winf, i32 %W_load" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 561 'fsub' 'sub6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 562 [4/7] (7.29ns)   --->   "%add6 = dadd i64 %conv2, i64 %mul1" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 562 'dadd' 'add6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.29>
ST_128 : Operation 563 [7/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 563 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 564 [2/5] (7.25ns)   --->   "%sub6 = fsub i32 %winf, i32 %W_load" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 564 'fsub' 'sub6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 565 [3/7] (7.29ns)   --->   "%add6 = dadd i64 %conv2, i64 %mul1" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 565 'dadd' 'add6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.29>
ST_129 : Operation 566 [6/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 566 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 567 [1/5] (7.25ns)   --->   "%sub6 = fsub i32 %winf, i32 %W_load" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 567 'fsub' 'sub6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 568 [2/7] (7.29ns)   --->   "%add6 = dadd i64 %conv2, i64 %mul1" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 568 'dadd' 'add6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.29>
ST_130 : Operation 569 [5/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 569 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 570 [2/2] (4.43ns)   --->   "%conv3 = fpext i32 %sub6" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 570 'fpext' 'conv3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_130 : Operation 571 [1/7] (7.29ns)   --->   "%add6 = dadd i64 %conv2, i64 %mul1" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 571 'dadd' 'add6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.20>
ST_131 : Operation 572 [4/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 572 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 573 [1/2] (4.43ns)   --->   "%conv3 = fpext i32 %sub6" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 573 'fpext' 'conv3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 574 [2/2] (5.20ns)   --->   "%V_2 = fptrunc i64 %add6" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 574 'fptrunc' 'V_2' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.86>
ST_132 : Operation 575 [3/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 575 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 576 [7/7] (7.86ns)   --->   "%mul9 = dmul i64 %conv3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 576 'dmul' 'mul9' <Predicate = true> <Delay = 7.86> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 577 [1/2] (5.20ns)   --->   "%V_2 = fptrunc i64 %add6" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:36]   --->   Operation 577 'fptrunc' 'V_2' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_132 : Operation 578 [1/1] (0.00ns)   --->   "%temp_data_V_1 = bitcast i32 %V_2" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:40]   --->   Operation 578 'bitcast' 'temp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 579 [2/2] (0.00ns)   --->   "%write_ln224 = write void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P, i32 %Vout_V_data_V, i4 %Vout_V_keep_V, i4 %Vout_V_strb_V, i2 %Vout_V_user_V, i1 %Vout_V_last_V, i5 %Vout_V_id_V, i6 %Vout_V_dest_V, i32 %temp_data_V_1, i4 %temp_keep_V, i4 %temp_strb_V, i2 %temp_user_V, i1 %temp_last_V, i5 %temp_id_V, i6 %temp_dest_V"   --->   Operation 579 'write' 'write_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_132 : Operation 580 [1/1] (0.00ns)   --->   "%store_ln23 = store i32 %V_2, i32 %V, i32 %V_load" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:23]   --->   Operation 580 'store' 'store_ln23' <Predicate = true> <Delay = 0.00>

State 133 <SV = 132> <Delay = 6.71>
ST_133 : Operation 581 [2/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 581 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 582 [6/7] (6.71ns)   --->   "%mul9 = dmul i64 %conv3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 582 'dmul' 'mul9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 583 [1/2] (0.00ns)   --->   "%write_ln224 = write void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P, i32 %Vout_V_data_V, i4 %Vout_V_keep_V, i4 %Vout_V_strb_V, i2 %Vout_V_user_V, i1 %Vout_V_last_V, i5 %Vout_V_id_V, i6 %Vout_V_dest_V, i32 %temp_data_V_1, i4 %temp_keep_V, i4 %temp_strb_V, i2 %temp_user_V, i1 %temp_last_V, i5 %temp_id_V, i6 %temp_dest_V"   --->   Operation 583 'write' 'write_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 134 <SV = 133> <Delay = 6.71>
ST_134 : Operation 584 [1/59] (4.55ns)   --->   "%div = ddiv i64, i64 %c_out" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 584 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 585 [5/7] (6.71ns)   --->   "%mul9 = dmul i64 %conv3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 585 'dmul' 'mul9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 6.71>
ST_135 : Operation 586 [2/2] (5.20ns)   --->   "%tauw = fptrunc i64 %div" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 586 'fptrunc' 'tauw' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_135 : Operation 587 [4/7] (6.71ns)   --->   "%mul9 = dmul i64 %conv3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 587 'dmul' 'mul9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 6.71>
ST_136 : Operation 588 [1/2] (5.20ns)   --->   "%tauw = fptrunc i64 %div" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:30]   --->   Operation 588 'fptrunc' 'tauw' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_136 : Operation 589 [3/7] (6.71ns)   --->   "%mul9 = dmul i64 %conv3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 589 'dmul' 'mul9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 6.71>
ST_137 : Operation 590 [2/7] (6.71ns)   --->   "%mul9 = dmul i64 %conv3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 590 'dmul' 'mul9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 591 [2/2] (4.43ns)   --->   "%conv4 = fpext i32 %tauw" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 591 'fpext' 'conv4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 138 <SV = 137> <Delay = 6.71>
ST_138 : Operation 592 [1/7] (6.71ns)   --->   "%mul9 = dmul i64 %conv3, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 592 'dmul' 'mul9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 593 [1/2] (4.43ns)   --->   "%conv4 = fpext i32 %tauw" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 593 'fpext' 'conv4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 139 <SV = 138> <Delay = 4.55>
ST_139 : Operation 594 [59/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 594 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 4.55>
ST_140 : Operation 595 [58/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 595 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 4.55>
ST_141 : Operation 596 [57/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 596 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 4.55>
ST_142 : Operation 597 [56/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 597 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 4.55>
ST_143 : Operation 598 [55/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 598 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 4.55>
ST_144 : Operation 599 [54/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 599 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 4.55>
ST_145 : Operation 600 [53/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 600 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 4.55>
ST_146 : Operation 601 [52/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 601 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 4.55>
ST_147 : Operation 602 [51/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 602 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 4.55>
ST_148 : Operation 603 [50/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 603 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 4.55>
ST_149 : Operation 604 [49/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 604 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 4.55>
ST_150 : Operation 605 [48/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 605 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 4.55>
ST_151 : Operation 606 [47/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 606 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 4.55>
ST_152 : Operation 607 [46/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 607 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 4.55>
ST_153 : Operation 608 [45/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 608 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 4.55>
ST_154 : Operation 609 [44/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 609 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 4.55>
ST_155 : Operation 610 [43/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 610 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 4.55>
ST_156 : Operation 611 [42/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 611 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 4.55>
ST_157 : Operation 612 [41/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 612 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 4.55>
ST_158 : Operation 613 [40/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 613 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 4.55>
ST_159 : Operation 614 [39/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 614 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 4.55>
ST_160 : Operation 615 [38/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 615 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 4.55>
ST_161 : Operation 616 [37/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 616 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 4.55>
ST_162 : Operation 617 [36/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 617 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 4.55>
ST_163 : Operation 618 [35/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 618 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 4.55>
ST_164 : Operation 619 [34/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 619 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 4.55>
ST_165 : Operation 620 [33/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 620 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 4.55>
ST_166 : Operation 621 [32/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 621 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 4.55>
ST_167 : Operation 622 [31/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 622 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 4.55>
ST_168 : Operation 623 [30/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 623 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 4.55>
ST_169 : Operation 624 [29/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 624 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 4.55>
ST_170 : Operation 625 [28/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 625 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 4.55>
ST_171 : Operation 626 [27/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 626 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 4.55>
ST_172 : Operation 627 [26/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 627 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 4.55>
ST_173 : Operation 628 [25/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 628 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 4.55>
ST_174 : Operation 629 [24/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 629 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 4.55>
ST_175 : Operation 630 [23/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 630 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 4.55>
ST_176 : Operation 631 [22/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 631 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 4.55>
ST_177 : Operation 632 [21/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 632 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 4.55>
ST_178 : Operation 633 [20/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 633 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 4.55>
ST_179 : Operation 634 [19/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 634 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 4.55>
ST_180 : Operation 635 [18/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 635 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 4.55>
ST_181 : Operation 636 [17/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 636 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 4.55>
ST_182 : Operation 637 [16/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 637 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 4.55>
ST_183 : Operation 638 [15/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 638 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 4.55>
ST_184 : Operation 639 [14/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 639 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 4.55>
ST_185 : Operation 640 [13/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 640 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 4.55>
ST_186 : Operation 641 [12/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 641 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 4.55>
ST_187 : Operation 642 [11/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 642 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 4.55>
ST_188 : Operation 643 [10/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 643 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 4.55>
ST_189 : Operation 644 [9/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 644 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 4.55>
ST_190 : Operation 645 [8/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 645 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 4.55>
ST_191 : Operation 646 [7/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 646 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 4.55>
ST_192 : Operation 647 [6/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 647 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 4.55>
ST_193 : Operation 648 [5/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 648 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 4.55>
ST_194 : Operation 649 [4/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 649 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 4.55>
ST_195 : Operation 650 [3/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 650 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 4.55>
ST_196 : Operation 651 [2/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 651 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 4.55>
ST_197 : Operation 652 [1/59] (4.55ns)   --->   "%div2 = ddiv i64 %mul9, i64 %conv4" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 652 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 5.20>
ST_198 : Operation 653 [2/2] (5.20ns)   --->   "%dwdt = fptrunc i64 %div2" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 653 'fptrunc' 'dwdt' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 199 <SV = 198> <Delay = 5.20>
ST_199 : Operation 654 [1/2] (5.20ns)   --->   "%dwdt = fptrunc i64 %div2" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:34]   --->   Operation 654 'fptrunc' 'dwdt' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 200 <SV = 199> <Delay = 4.43>
ST_200 : Operation 655 [2/2] (4.43ns)   --->   "%conv8 = fpext i32 %dwdt" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 655 'fpext' 'conv8' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 201 <SV = 200> <Delay = 4.43>
ST_201 : Operation 656 [1/2] (4.43ns)   --->   "%conv8 = fpext i32 %dwdt" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 656 'fpext' 'conv8' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 202 <SV = 201> <Delay = 7.86>
ST_202 : Operation 657 [7/7] (7.86ns)   --->   "%mul2 = dmul i64 %conv8, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 657 'dmul' 'mul2' <Predicate = true> <Delay = 7.86> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 6.71>
ST_203 : Operation 658 [6/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv8, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 658 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 6.71>
ST_204 : Operation 659 [5/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv8, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 659 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 6.71>
ST_205 : Operation 660 [4/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv8, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 660 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 6.71>
ST_206 : Operation 661 [3/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv8, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 661 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 6.71>
ST_207 : Operation 662 [2/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv8, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 662 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 663 [2/2] (4.43ns)   --->   "%conv9 = fpext i32 %W_load" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 663 'fpext' 'conv9' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 208 <SV = 207> <Delay = 6.71>
ST_208 : Operation 664 [1/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv8, i64" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 664 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 665 [1/2] (4.43ns)   --->   "%conv9 = fpext i32 %W_load" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 665 'fpext' 'conv9' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 209 <SV = 208> <Delay = 7.29>
ST_209 : Operation 666 [7/7] (7.29ns)   --->   "%add7 = dadd i64 %conv9, i64 %mul2" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 666 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 7.29>
ST_210 : Operation 667 [6/7] (7.29ns)   --->   "%add7 = dadd i64 %conv9, i64 %mul2" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 667 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.29>
ST_211 : Operation 668 [5/7] (7.29ns)   --->   "%add7 = dadd i64 %conv9, i64 %mul2" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 668 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.29>
ST_212 : Operation 669 [4/7] (7.29ns)   --->   "%add7 = dadd i64 %conv9, i64 %mul2" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 669 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 7.29>
ST_213 : Operation 670 [3/7] (7.29ns)   --->   "%add7 = dadd i64 %conv9, i64 %mul2" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 670 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 7.29>
ST_214 : Operation 671 [2/7] (7.29ns)   --->   "%add7 = dadd i64 %conv9, i64 %mul2" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 671 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 7.29>
ST_215 : Operation 672 [1/7] (7.29ns)   --->   "%add7 = dadd i64 %conv9, i64 %mul2" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 672 'dadd' 'add7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 5.20>
ST_216 : Operation 673 [2/2] (5.20ns)   --->   "%W_1 = fptrunc i64 %add7" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 673 'fptrunc' 'W_1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 217 <SV = 216> <Delay = 5.20>
ST_217 : Operation 674 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 674 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 675 [1/2] (5.20ns)   --->   "%W_1 = fptrunc i64 %add7" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:37]   --->   Operation 675 'fptrunc' 'W_1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_217 : Operation 676 [1/1] (0.00ns)   --->   "%store_ln23 = store i32 %W_1, i32 %W, i32 %W_load" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:23]   --->   Operation 676 'store' 'store_ln23' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 677 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/home/sohun/Krembil/MorrisLecar/MorrisLecar/src/MorrisLecar.cpp:23]   --->   Operation 677 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Iext_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Iext_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Iext_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Iext_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Iext_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Iext_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Iext_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Vout_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Vout_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Vout_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Vout_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Vout_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Vout_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Vout_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cordic_hyperb_table_128_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
W                 (alloca       ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
V                 (alloca       ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln0 (spectopmodule) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln23           (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp               (nbreadreq    ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln23           (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_load            (load         ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln43          (ret          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub7              (fadd         ) [ 00000001111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2             (fpext        ) [ 00000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv              (fpext        ) [ 00000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub3              (dadd         ) [ 00000000000000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul               (dmul         ) [ 00000000000000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign          (ddiv         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_1        (fdiv         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_3        (ddiv         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s             (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1             (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_out             (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add               (dadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul5              (dmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub               (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
minf              (fptrunc      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
IL                (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty             (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_data_V       (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_keep_V       (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_strb_V       (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_user_V       (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_last_V       (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_id_V         (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_dest_V       (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Iinj              (bitcast      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul4              (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub9              (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
W_load            (load         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000]
INa               (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub2              (fsub         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul7              (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub1              (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
IK                (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub4              (fsub         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub5              (fsub         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dvdt              (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv6             (fpext        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add5              (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul1              (dmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
winf              (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub6              (fsub         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add6              (dadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv3             (fpext        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_2               (fptrunc      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_data_V_1     (bitcast      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln23        (store        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln224       (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div               (ddiv         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tauw              (fptrunc      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul9              (dmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100000000000000000000]
conv4             (fpext        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100000000000000000000]
div2              (ddiv         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000]
dwdt              (fptrunc      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000]
conv8             (fpext        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000]
mul2              (dmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100]
conv9             (fpext        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100]
add7              (dadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
specloopname_ln0  (specloopname ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
W_1               (fptrunc      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln23        (store        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln23           (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Iext_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iext_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Iext_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iext_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Iext_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iext_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Iext_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iext_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Iext_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iext_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Iext_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iext_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Iext_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iext_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Vout_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vout_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Vout_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vout_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Vout_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vout_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Vout_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vout_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Vout_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vout_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Vout_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vout_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Vout_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vout_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cordic_hyperb_table_128_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_hyperb_table_128_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_tanh<double>"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_tanh<float>"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sinh_cosh_range_redux_cordic<double>"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="W_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="97"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="W/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_nbreadreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="0" index="3" bw="4" slack="0"/>
<pin id="119" dir="0" index="4" bw="2" slack="0"/>
<pin id="120" dir="0" index="5" bw="1" slack="0"/>
<pin id="121" dir="0" index="6" bw="5" slack="0"/>
<pin id="122" dir="0" index="7" bw="6" slack="0"/>
<pin id="123" dir="0" index="8" bw="1" slack="0"/>
<pin id="124" dir="1" index="9" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="empty_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="54" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="0" index="3" bw="4" slack="0"/>
<pin id="139" dir="0" index="4" bw="2" slack="0"/>
<pin id="140" dir="0" index="5" bw="1" slack="0"/>
<pin id="141" dir="0" index="6" bw="5" slack="0"/>
<pin id="142" dir="0" index="7" bw="6" slack="0"/>
<pin id="143" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/96 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="0" index="3" bw="4" slack="0"/>
<pin id="157" dir="0" index="4" bw="2" slack="0"/>
<pin id="158" dir="0" index="5" bw="1" slack="0"/>
<pin id="159" dir="0" index="6" bw="5" slack="0"/>
<pin id="160" dir="0" index="7" bw="6" slack="0"/>
<pin id="161" dir="0" index="8" bw="32" slack="0"/>
<pin id="162" dir="0" index="9" bw="4" slack="36"/>
<pin id="163" dir="0" index="10" bw="4" slack="36"/>
<pin id="164" dir="0" index="11" bw="2" slack="36"/>
<pin id="165" dir="0" index="12" bw="1" slack="36"/>
<pin id="166" dir="0" index="13" bw="5" slack="36"/>
<pin id="167" dir="0" index="14" bw="6" slack="36"/>
<pin id="168" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/132 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_sinh_cosh_range_redux_cordic_double_s_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="1"/>
<pin id="180" dir="0" index="2" bw="124" slack="0"/>
<pin id="181" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="c_out/75 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_generic_tanh_double_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="1"/>
<pin id="187" dir="0" index="2" bw="58" slack="0"/>
<pin id="188" dir="0" index="3" bw="26" slack="0"/>
<pin id="189" dir="0" index="4" bw="42" slack="0"/>
<pin id="190" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/75 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_generic_tanh_float_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="0" index="2" bw="58" slack="0"/>
<pin id="199" dir="0" index="3" bw="26" slack="0"/>
<pin id="200" dir="0" index="4" bw="42" slack="0"/>
<pin id="201" dir="1" index="5" bw="32" slack="40"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_1/75 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sub7/2 sub/87 sub9/92 sub2/96 sub1/97 sub4/101 sub5/106 add5/116 sub6/125 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="IL/92 mul4/93 INa/97 mul7/98 IK/102 dvdt/111 winf/121 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="53"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="x_assign_1/59 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="minf/91 V_2/131 tauw/135 dwdt/198 W_1/216 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv2/7 conv6/115 conv3/130 conv4/137 conv8/200 conv9/207 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sub3/9 add/77 add6/124 add7/209 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/9 mul5/84 mul1/117 mul9/132 mul2/202 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="x_assign/16 div/76 div2/139 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="x_assign_3/16 "/>
</bind>
</comp>

<comp id="261" class="1005" name="reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub7 sub sub9 sub2 sub4 sub5 add5 sub6 "/>
</bind>
</comp>

<comp id="271" class="1005" name="reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="1"/>
<pin id="273" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv2 conv3 conv4 conv8 conv9 "/>
</bind>
</comp>

<comp id="278" class="1005" name="reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub3 add add6 add7 "/>
</bind>
</comp>

<comp id="285" class="1005" name="reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="1"/>
<pin id="287" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul mul5 mul1 mul9 mul2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign div div2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="minf tauw dwdt "/>
</bind>
</comp>

<comp id="305" class="1005" name="reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IL INa IK dvdt winf "/>
</bind>
</comp>

<comp id="312" class="1005" name="reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 mul7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="V_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_load/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="temp_data_V_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="54" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_data_V/96 "/>
</bind>
</comp>

<comp id="325" class="1004" name="temp_keep_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="54" slack="0"/>
<pin id="327" dir="1" index="1" bw="4" slack="36"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_keep_V/96 "/>
</bind>
</comp>

<comp id="329" class="1004" name="temp_strb_V_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="54" slack="0"/>
<pin id="331" dir="1" index="1" bw="4" slack="36"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_strb_V/96 "/>
</bind>
</comp>

<comp id="333" class="1004" name="temp_user_V_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="54" slack="0"/>
<pin id="335" dir="1" index="1" bw="2" slack="36"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_user_V/96 "/>
</bind>
</comp>

<comp id="337" class="1004" name="temp_last_V_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="54" slack="0"/>
<pin id="339" dir="1" index="1" bw="1" slack="36"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_last_V/96 "/>
</bind>
</comp>

<comp id="341" class="1004" name="temp_id_V_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="54" slack="0"/>
<pin id="343" dir="1" index="1" bw="5" slack="36"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_id_V/96 "/>
</bind>
</comp>

<comp id="345" class="1004" name="temp_dest_V_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="54" slack="0"/>
<pin id="347" dir="1" index="1" bw="6" slack="36"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_dest_V/96 "/>
</bind>
</comp>

<comp id="349" class="1004" name="Iinj_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="Iinj/96 "/>
</bind>
</comp>

<comp id="354" class="1004" name="W_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="97"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_load/98 "/>
</bind>
</comp>

<comp id="358" class="1004" name="temp_data_V_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_data_V_1/132 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln23_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="131"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/132 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln23_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="216"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/217 "/>
</bind>
</comp>

<comp id="373" class="1005" name="W_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="97"/>
<pin id="375" dir="1" index="1" bw="32" slack="97"/>
</pin_list>
<bind>
<opset="W "/>
</bind>
</comp>

<comp id="379" class="1005" name="V_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V "/>
</bind>
</comp>

<comp id="388" class="1005" name="V_load_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_load "/>
</bind>
</comp>

<comp id="394" class="1005" name="conv_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="399" class="1005" name="x_assign_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="x_assign_3_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_3 "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp_s_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="1"/>
<pin id="411" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="40"/>
<pin id="416" dir="1" index="1" bw="32" slack="40"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="c_out_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_out "/>
</bind>
</comp>

<comp id="424" class="1005" name="temp_keep_V_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="36"/>
<pin id="426" dir="1" index="1" bw="4" slack="36"/>
</pin_list>
<bind>
<opset="temp_keep_V "/>
</bind>
</comp>

<comp id="429" class="1005" name="temp_strb_V_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="36"/>
<pin id="431" dir="1" index="1" bw="4" slack="36"/>
</pin_list>
<bind>
<opset="temp_strb_V "/>
</bind>
</comp>

<comp id="434" class="1005" name="temp_user_V_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="36"/>
<pin id="436" dir="1" index="1" bw="2" slack="36"/>
</pin_list>
<bind>
<opset="temp_user_V "/>
</bind>
</comp>

<comp id="439" class="1005" name="temp_last_V_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="36"/>
<pin id="441" dir="1" index="1" bw="1" slack="36"/>
</pin_list>
<bind>
<opset="temp_last_V "/>
</bind>
</comp>

<comp id="444" class="1005" name="temp_id_V_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="36"/>
<pin id="446" dir="1" index="1" bw="5" slack="36"/>
</pin_list>
<bind>
<opset="temp_id_V "/>
</bind>
</comp>

<comp id="449" class="1005" name="temp_dest_V_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="36"/>
<pin id="451" dir="1" index="1" bw="6" slack="36"/>
</pin_list>
<bind>
<opset="temp_dest_V "/>
</bind>
</comp>

<comp id="454" class="1005" name="Iinj_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Iinj "/>
</bind>
</comp>

<comp id="459" class="1005" name="W_load_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_load "/>
</bind>
</comp>

<comp id="466" class="1005" name="sub1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="conv6_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv6 "/>
</bind>
</comp>

<comp id="476" class="1005" name="temp_data_V_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="114" pin=5"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="114" pin=7"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="114" pin=8"/></net>

<net id="144"><net_src comp="88" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="134" pin=5"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="134" pin=6"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="134" pin=7"/></net>

<net id="169"><net_src comp="100" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="152" pin=5"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="152" pin=6"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="152" pin=7"/></net>

<net id="182"><net_src comp="76" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="191"><net_src comp="72" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="202"><net_src comp="74" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="210"><net_src comp="60" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="211"><net_src comp="80" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="84" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="90" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="94" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="219"><net_src comp="82" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="220"><net_src comp="86" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="92" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="70" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="240"><net_src comp="62" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="241"><net_src comp="78" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="64" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="247"><net_src comp="96" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="98" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="66" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="68" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="259"><net_src comp="78" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="177" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="264"><net_src comp="206" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="270"><net_src comp="261" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="274"><net_src comp="230" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="281"><net_src comp="236" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="288"><net_src comp="242" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="296"><net_src comp="249" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="302"><net_src comp="227" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="308"><net_src comp="215" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="315"><net_src comp="215" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="324"><net_src comp="134" pin="8"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="134" pin="8"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="134" pin="8"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="134" pin="8"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="134" pin="8"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="134" pin="8"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="134" pin="8"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="321" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="361"><net_src comp="227" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="152" pin=8"/></net>

<net id="367"><net_src comp="227" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="227" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="106" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="382"><net_src comp="110" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="391"><net_src comp="317" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="397"><net_src comp="233" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="402"><net_src comp="222" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="407"><net_src comp="254" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="412"><net_src comp="184" pin="5"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="417"><net_src comp="195" pin="5"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="422"><net_src comp="177" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="427"><net_src comp="325" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="152" pin=9"/></net>

<net id="432"><net_src comp="329" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="152" pin=10"/></net>

<net id="437"><net_src comp="333" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="152" pin=11"/></net>

<net id="442"><net_src comp="337" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="152" pin=12"/></net>

<net id="447"><net_src comp="341" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="152" pin=13"/></net>

<net id="452"><net_src comp="345" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="152" pin=14"/></net>

<net id="457"><net_src comp="349" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="462"><net_src comp="354" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="469"><net_src comp="206" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="474"><net_src comp="230" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="479"><net_src comp="358" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="152" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Vout_V_data_V | {133 }
	Port: Vout_V_keep_V | {133 }
	Port: Vout_V_strb_V | {133 }
	Port: Vout_V_user_V | {133 }
	Port: Vout_V_last_V | {133 }
	Port: Vout_V_id_V | {133 }
	Port: Vout_V_dest_V | {133 }
 - Input state : 
	Port: MorrisLecar : Iext_V_data_V | {2 96 }
	Port: MorrisLecar : Iext_V_keep_V | {2 96 }
	Port: MorrisLecar : Iext_V_strb_V | {2 96 }
	Port: MorrisLecar : Iext_V_user_V | {2 96 }
	Port: MorrisLecar : Iext_V_last_V | {2 96 }
	Port: MorrisLecar : Iext_V_id_V | {2 96 }
	Port: MorrisLecar : Iext_V_dest_V | {2 96 }
	Port: MorrisLecar : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {75 76 }
	Port: MorrisLecar : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {75 76 }
	Port: MorrisLecar : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {75 76 }
	Port: MorrisLecar : cordic_hyperb_table_128_V | {75 76 }
  - Chain level:
	State 1
	State 2
		sub7 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
		div : 1
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
		Iinj : 1
		sub2 : 2
	State 97
	State 98
		mul7 : 1
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
		temp_data_V_1 : 1
		write_ln224 : 2
		store_ln23 : 1
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
		store_ln23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_sinh_cosh_range_redux_cordic_double_s_fu_177 |    4    |    34   | 53.1282 |   8653  |  17508  |
|   call   |         grp_generic_tanh_double_s_fu_184         |    0    |    43   | 28.7404 |   5215  |   5387  |
|          |          grp_generic_tanh_float_s_fu_195         |    0    |    37   |  32.208 |   4962  |   5314  |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
|   dadd   |                    grp_fu_236                    |    0    |    3    |    0    |   630   |   1141  |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
|   dmul   |                    grp_fu_242                    |    0    |    11   |    0    |   342   |   586   |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_206                    |    0    |    2    |    0    |   205   |   390   |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
|   fmul   |                    grp_fu_215                    |    0    |    3    |    0    |   143   |   321   |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
| nbreadreq|               tmp_nbreadreq_fu_114               |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |                 empty_read_fu_134                |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
|   write  |                 grp_write_fu_152                 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
|   fdiv   |                    grp_fu_222                    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
|  fptrunc |                    grp_fu_227                    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
|   fpext  |                    grp_fu_230                    |    0    |    0    |    0    |    0    |    0    |
|          |                    grp_fu_233                    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
|   ddiv   |                    grp_fu_249                    |    0    |    0    |    0    |    0    |    0    |
|          |                    grp_fu_254                    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
|          |                temp_data_V_fu_321                |    0    |    0    |    0    |    0    |    0    |
|          |                temp_keep_V_fu_325                |    0    |    0    |    0    |    0    |    0    |
|          |                temp_strb_V_fu_329                |    0    |    0    |    0    |    0    |    0    |
|extractvalue|                temp_user_V_fu_333                |    0    |    0    |    0    |    0    |    0    |
|          |                temp_last_V_fu_337                |    0    |    0    |    0    |    0    |    0    |
|          |                 temp_id_V_fu_341                 |    0    |    0    |    0    |    0    |    0    |
|          |                temp_dest_V_fu_345                |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                  |    4    |   133   | 114.077 |  20150  |  30647  |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-------------------------------------------------------------+--------+--------+--------+
|                                                             |  BRAM  |   FF   |   LUT  |
+-------------------------------------------------------------+--------+--------+--------+
|                  cordic_hyperb_table_128_V                  |    4   |    0   |    0   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V|    2   |    0   |    0   |
| table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V |    2   |    0   |    0   |
| table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V |    1   |    0   |    0   |
+-------------------------------------------------------------+--------+--------+--------+
|                            Total                            |    9   |    0   |    0   |
+-------------------------------------------------------------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     Iinj_reg_454    |   32   |
|    V_load_reg_388   |   32   |
|      V_reg_379      |   32   |
|    W_load_reg_459   |   32   |
|      W_reg_373      |   32   |
|    c_out_reg_419    |   64   |
|    conv6_reg_471    |   64   |
|     conv_reg_394    |   64   |
|       reg_261       |   32   |
|       reg_271       |   64   |
|       reg_278       |   64   |
|       reg_285       |   64   |
|       reg_293       |   64   |
|       reg_299       |   32   |
|       reg_305       |   32   |
|       reg_312       |   32   |
|     sub1_reg_466    |   32   |
|temp_data_V_1_reg_476|   32   |
| temp_dest_V_reg_449 |    6   |
|  temp_id_V_reg_444  |    5   |
| temp_keep_V_reg_424 |    4   |
| temp_last_V_reg_439 |    1   |
| temp_strb_V_reg_429 |    4   |
| temp_user_V_reg_434 |    2   |
|    tmp_1_reg_414    |   32   |
|    tmp_s_reg_409    |   64   |
|  x_assign_1_reg_399 |   32   |
|  x_assign_3_reg_404 |   64   |
+---------------------+--------+
|        Total        |  1014  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_152 |  p8  |   2  |  32  |   64   ||    9    |
|    grp_fu_206    |  p0  |   7  |  32  |   224  ||    38   |
|    grp_fu_206    |  p1  |   7  |  32  |   224  ||    21   |
|    grp_fu_215    |  p0  |   5  |  32  |   160  ||    27   |
|    grp_fu_215    |  p1  |   5  |  32  |   160  ||    15   |
|    grp_fu_227    |  p0  |   3  |  64  |   192  ||    15   |
|    grp_fu_230    |  p0  |   5  |  32  |   160  ||    27   |
|    grp_fu_236    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_236    |  p1  |   3  |  64  |   192  ||    9    |
|    grp_fu_242    |  p0  |   4  |  64  |   256  ||    21   |
|    grp_fu_242    |  p1  |   3  |  64  |   192  |
|    grp_fu_249    |  p0  |   3  |  64  |   192  ||    15   |
|    grp_fu_249    |  p1  |   4  |  64  |   256  ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  2400  || 24.1902 ||   227   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   133  |   114  |  20150 |  30647 |
|   Memory  |    9   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   24   |    -   |   227  |
|  Register |    -   |    -   |    -   |  1014  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   13   |   133  |   138  |  21164 |  30874 |
+-----------+--------+--------+--------+--------+--------+
