(set-info :smt-lib-version 2.6)
(set-logic AUFBVDTLIA)
(set-info :source |
Generated by: Andrew Reynolds
Generated on: 2017-04-28
Generator: Nunchaku, Leon, CVC4, converted to v2.6 by CVC4
Application: Counterexample generation for higher-order theorem provers
Target solver: CVC4, Z3
Publications: "Model Finding for Recursive Functions in SMT" by Andrew Reynolds, Jasmin Christian Blanchette, Simon Cruanes, and Cesare Tinelli, IJCAR 2016.
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :category "industrial")
(set-info :status unknown)


(declare-datatypes ((tuple3!904 0)) (((tuple3!904!905 (_1!906 Int) (_2!907 Int) (_3!908 Int)))
))
(declare-fun rec2!227 (Int Int Int Int) tuple3!904)
(declare-fun propSum!208 (Int Int Int Int) Bool)
(declare-fun prop!213 (Int Int Int Int) Bool)
(declare-sort I_rec2!227 0)
(declare-fun rec2!227_arg_0_1 (I_rec2!227) Int)
(declare-fun rec2!227_arg_1_2 (I_rec2!227) Int)
(declare-fun rec2!227_arg_2_3 (I_rec2!227) Int)
(declare-fun rec2!227_arg_3_4 (I_rec2!227) Int)
(declare-sort I_propSum!208 0)
(declare-fun propSum!208_arg_0_5 (I_propSum!208) Int)
(declare-fun propSum!208_arg_1_6 (I_propSum!208) Int)
(declare-fun propSum!208_arg_2_7 (I_propSum!208) Int)
(declare-fun propSum!208_arg_3_8 (I_propSum!208) Int)
(declare-sort I_prop!213 0)
(declare-fun prop!213_arg_0_9 (I_prop!213) Int)
(declare-fun prop!213_arg_1_10 (I_prop!213) Int)
(declare-fun prop!213_arg_2_11 (I_prop!213) Int)
(declare-fun prop!213_arg_3_12 (I_prop!213) Int)
(assert (forall ((?i I_rec2!227)) (and (= (rec2!227 (rec2!227_arg_0_1 ?i) (rec2!227_arg_1_2 ?i) (rec2!227_arg_2_3 ?i) (rec2!227_arg_3_4 ?i)) (ite (and (= (rec2!227_arg_3_4 ?i) 59) (>= (rec2!227_arg_1_2 ?i) 60)) (rec2!227 (rec2!227_arg_0_1 ?i) (+ (- 60) (rec2!227_arg_1_2 ?i)) (+ 1 (rec2!227_arg_2_3 ?i)) 0) (ite (>= (rec2!227_arg_1_2 ?i) 60) (rec2!227 (rec2!227_arg_0_1 ?i) (+ (- 60) (rec2!227_arg_1_2 ?i)) (rec2!227_arg_2_3 ?i) (+ 1 (rec2!227_arg_3_4 ?i))) (tuple3!904!905 (rec2!227_arg_2_3 ?i) (rec2!227_arg_3_4 ?i) (rec2!227_arg_1_2 ?i))))) (ite (and (= (rec2!227_arg_3_4 ?i) 59) (>= (rec2!227_arg_1_2 ?i) 60)) (not (forall ((?z I_rec2!227)) (not (and (= (rec2!227_arg_0_1 ?z) (rec2!227_arg_0_1 ?i)) (= (rec2!227_arg_1_2 ?z) (+ (- 60) (rec2!227_arg_1_2 ?i))) (= (rec2!227_arg_2_3 ?z) (+ 1 (rec2!227_arg_2_3 ?i))) (= (rec2!227_arg_3_4 ?z) 0))) )) (ite (>= (rec2!227_arg_1_2 ?i) 60) (not (forall ((?z I_rec2!227)) (not (and (= (rec2!227_arg_0_1 ?z) (rec2!227_arg_0_1 ?i)) (= (rec2!227_arg_1_2 ?z) (+ (- 60) (rec2!227_arg_1_2 ?i))) (= (rec2!227_arg_2_3 ?z) (rec2!227_arg_2_3 ?i)) (= (rec2!227_arg_3_4 ?z) (+ 1 (rec2!227_arg_3_4 ?i))))) )) true))) ))
(assert (forall ((?i I_propSum!208)) (= (propSum!208 (propSum!208_arg_0_5 ?i) (propSum!208_arg_1_6 ?i) (propSum!208_arg_2_7 ?i) (propSum!208_arg_3_8 ?i)) (= (propSum!208_arg_0_5 ?i) (+ (* 3600 (propSum!208_arg_1_6 ?i)) (* 60 (propSum!208_arg_2_7 ?i)) (propSum!208_arg_3_8 ?i)))) ))
(assert (forall ((?i I_prop!213)) (and (= (prop!213 (prop!213_arg_0_9 ?i) (prop!213_arg_1_10 ?i) (prop!213_arg_2_11 ?i) (prop!213_arg_3_12 ?i)) (and (not (>= (prop!213_arg_3_12 ?i) 60)) (>= (prop!213_arg_3_12 ?i) 0) (not (>= (prop!213_arg_2_11 ?i) 60)) (>= (prop!213_arg_2_11 ?i) 0) (propSum!208 (prop!213_arg_0_9 ?i) (prop!213_arg_1_10 ?i) (prop!213_arg_2_11 ?i) (prop!213_arg_3_12 ?i)))) (not (forall ((?z I_propSum!208)) (not (and (= (propSum!208_arg_0_5 ?z) (prop!213_arg_0_9 ?i)) (= (propSum!208_arg_1_6 ?z) (prop!213_arg_1_10 ?i)) (= (propSum!208_arg_2_7 ?z) (prop!213_arg_2_11 ?i)) (= (propSum!208_arg_3_8 ?z) (prop!213_arg_3_12 ?i)))) ))) ))
(assert (not (forall ((total!216 Int)) (or (not (and (>= (_3!908 (rec2!227 total!216 total!216 0 0)) 0) (not (forall ((?z I_rec2!227)) (not (and (= (rec2!227_arg_0_1 ?z) total!216) (= (rec2!227_arg_1_2 ?z) total!216) (= (rec2!227_arg_2_3 ?z) 0) (= (rec2!227_arg_3_4 ?z) 0))) )))) (or (prop!213 total!216 (_1!906 (rec2!227 total!216 total!216 0 0)) (_2!907 (rec2!227 total!216 total!216 0 0)) total!216) (forall ((?z I_prop!213)) (not (and (= (prop!213_arg_0_9 ?z) total!216) (= (prop!213_arg_1_10 ?z) (_1!906 (rec2!227 total!216 total!216 0 0))) (= (prop!213_arg_2_11 ?z) (_2!907 (rec2!227 total!216 total!216 0 0))) (= (prop!213_arg_3_12 ?z) total!216))) ) (forall ((?z I_rec2!227)) (not (and (= (rec2!227_arg_0_1 ?z) total!216) (= (rec2!227_arg_1_2 ?z) total!216) (= (rec2!227_arg_2_3 ?z) 0) (= (rec2!227_arg_3_4 ?z) 0))) ) (forall ((?z I_rec2!227)) (not (and (= (rec2!227_arg_0_1 ?z) total!216) (= (rec2!227_arg_1_2 ?z) total!216) (= (rec2!227_arg_2_3 ?z) 0) (= (rec2!227_arg_3_4 ?z) 0))) ))) )))
(check-sat)
(exit)

