$comment
	File created using the following command:
		vcd file mux_4.msim.vcd -direction
$end
$date
	Sat Dec 10 15:57:59 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mux_4_vlg_vec_tst $end
$var reg 4 ! i [3:0] $end
$var reg 2 " s [1:0] $end
$var wire 1 # z $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + z~output_o $end
$var wire 1 , i[3]~input_o $end
$var wire 1 - s[1]~input_o $end
$var wire 1 . s[0]~input_o $end
$var wire 1 / i[2]~input_o $end
$var wire 1 0 i[0]~input_o $end
$var wire 1 1 k6|z~0_combout $end
$var wire 1 2 i[1]~input_o $end
$var wire 1 3 k6|z~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110 !
b0 "
0#
x$
0%
1&
x'
1(
1)
1*
0+
1,
0-
0.
1/
00
01
12
03
$end
#80000
b1100 !
b1101 !
10
02
0$
11
13
1+
1#
#160000
b10 "
b1111 !
b1110 !
00
12
1-
1$
#320000
b110 !
b10 !
b11 "
b11 !
1.
10
0/
0,
0$
03
0+
0#
#400000
b111 !
1/
1$
#560000
b1111 !
b10 "
b1110 !
0.
00
1,
0$
13
1+
1#
#640000
b1100 !
b100 !
b11 "
b101 !
1.
10
02
0,
1$
03
0+
0#
#720000
b111 !
b1111 !
b10 "
b1110 !
0.
00
12
1,
0$
13
1+
1#
#800000
b110 !
b11 "
b111 !
1.
10
0,
1$
03
0+
0#
#880000
b1 "
b0 "
0.
0-
0$
13
1+
1#
#960000
b11 !
b1 !
b10 "
1-
02
0/
1$
01
03
0+
0#
#1000000
