set tool_name "QuestaSim (Verilog)"
set corner_file_list {
	{{"Slow -6 1.2V 85 Model"} {logic_gates_6_1200mv_85c_slow.vo logic_gates_6_1200mv_85c_v_slow.sdo}}
	{{"Slow -6 1.2V 0 Model"} {logic_gates_6_1200mv_0c_slow.vo logic_gates_6_1200mv_0c_v_slow.sdo}}
	{{"Fast -M 1.2V 0 Model"} {logic_gates_min_1200mv_0c_fast.vo logic_gates_min_1200mv_0c_v_fast.sdo}}
}
