
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: D:\Gowin\Gowin_V1.9.3.01Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1

# Written on Wed Feb 12 17:50:27 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                Requested     Requested     Clock        Clock                     Clock
Level     Clock                Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------
0 -       fifo16b_8b|RdClk     248.1 MHz     4.030         inferred     Autoconstr_clkgroup_1     68   
                                                                                                       
0 -       fifo16b_8b|WrClk     249.2 MHz     4.014         inferred     Autoconstr_clkgroup_0     58   
=======================================================================================================


Clock Load Summary
******************

                     Clock     Source          Clock Pin                            Non-clock Pin     Non-clock Pin                
Clock                Load      Pin             Seq Example                          Seq Example       Comb Example                 
-----------------------------------------------------------------------------------------------------------------------------------
fifo16b_8b|RdClk     68        RdClk(port)     fifo_inst.Small\.rq2_wptr[9:0].C     -                 fifo_inst.un1_RdClk.I[0](inv)
                                                                                                                                   
fifo16b_8b|WrClk     58        WrClk(port)     fifo_inst.Small\.wq2_rptr[9:0].C     -                 fifo_inst.un1_WrClk.I[0](inv)
===================================================================================================================================
