INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:56:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 mulf0/operator/sticky_c2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.470ns period=6.940ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.470ns period=6.940ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.940ns  (clk rise@6.940ns - clk rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 2.545ns (39.117%)  route 3.961ns (60.883%))
  Logic Levels:           27  (CARRY4=15 LUT2=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.423 - 6.940 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2093, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X26Y69         FDRE                                         r  mulf0/operator/sticky_c2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y69         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sticky_c2_reg/Q
                         net (fo=5, routed)           0.431     1.137    mulf0/operator/sticky_c2
    SLICE_X25Y69         LUT6 (Prop_lut6_I4_O)        0.119     1.256 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, routed)           0.090     1.346    mulf0/operator/level5_c1[6]_i_10_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I3_O)        0.043     1.389 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, routed)           0.192     1.581    mulf0/operator/level5_c1[6]_i_6_n_0
    SLICE_X24Y69         LUT5 (Prop_lut5_I1_O)        0.043     1.624 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.624    mulf0/operator/RoundingAdder/S[0]
    SLICE_X24Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.875 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.875    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X24Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.924 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.924    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X24Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.973 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.973    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7_n_0
    SLICE_X24Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.022 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.022    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X24Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.071 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.071    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_5_n_0
    SLICE_X24Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.120 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.007     2.127    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X24Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.176 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.176    mulf0/operator/RoundingAdder/ltOp_carry__2_i_16_n_0
    SLICE_X24Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.321 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/O[3]
                         net (fo=26, routed)          0.352     2.673    mulf0/operator/RoundingAdder/p_0_in[31]
    SLICE_X24Y78         LUT4 (Prop_lut4_I0_O)        0.120     2.793 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_15/O
                         net (fo=8, routed)           0.266     3.059    mulf0/operator/RoundingAdder/ltOp_carry__2_i_15_n_0
    SLICE_X26Y76         LUT6 (Prop_lut6_I4_O)        0.043     3.102 f  mulf0/operator/RoundingAdder/level4_c1[24]_i_7/O
                         net (fo=1, routed)           0.317     3.418    mulf0/operator/RoundingAdder/level4_c1[24]_i_7_n_0
    SLICE_X26Y73         LUT5 (Prop_lut5_I4_O)        0.043     3.461 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_5/O
                         net (fo=4, routed)           0.108     3.569    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X26Y73         LUT4 (Prop_lut4_I0_O)        0.043     3.612 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_3/O
                         net (fo=25, routed)          0.468     4.080    mulf0/operator/RoundingAdder/exc_c2_reg[1]_9
    SLICE_X23Y72         LUT6 (Prop_lut6_I1_O)        0.043     4.123 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_2/O
                         net (fo=5, routed)           0.377     4.500    control_merge1/tehb/control/excExpFracY_c0[6]
    SLICE_X27Y73         LUT6 (Prop_lut6_I5_O)        0.043     4.543 r  control_merge1/tehb/control/ltOp_carry_i_1__0/O
                         net (fo=1, routed)           0.179     4.722    addf0/operator/DI[3]
    SLICE_X25Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.906 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.906    addf0/operator/ltOp_carry_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.955 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.955    addf0/operator/ltOp_carry__0_n_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.004 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.007     5.010    addf0/operator/ltOp_carry__1_n_0
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.059 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.059    addf0/operator/ltOp_carry__2_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.186 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=95, routed)          0.187     5.374    control_merge1/tehb/control/CO[0]
    SLICE_X27Y76         LUT2 (Prop_lut2_I0_O)        0.130     5.504 r  control_merge1/tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.173     5.676    addf0/operator/p_1_in[0]
    SLICE_X25Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.938 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.938    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.042 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.425     6.467    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X27Y79         LUT6 (Prop_lut6_I3_O)        0.120     6.587 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.101     6.688    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X27Y79         LUT4 (Prop_lut4_I0_O)        0.043     6.731 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.283     7.014    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X28Y79         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.940     6.940 r  
                                                      0.000     6.940 r  clk (IN)
                         net (fo=2093, unset)         0.483     7.423    addf0/operator/RightShifterComponent/clk
    SLICE_X28Y79         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/C
                         clock pessimism              0.000     7.423    
                         clock uncertainty           -0.035     7.387    
    SLICE_X28Y79         FDRE (Setup_fdre_C_R)       -0.295     7.092    addf0/operator/RightShifterComponent/level4_c1_reg[17]
  -------------------------------------------------------------------
                         required time                          7.092    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                  0.078    




