---
layout: archive
title: "IP Library"
permalink: /iplib/
author_profile: true
redirect_from:
  - /iplib
---

&nbsp;

**RISC-V 5 Stage Pipelined Processor**
- An in-order 5 stage pipeline that supports a subset of RISC-V instructions
- Supports hazard management and data forwarding for optimal CPI
- [Access Github Repo Here](https://github.com/ycpoon/RISCV_5_Stage_Pipelined_Processor)

&nbsp;

**Asynchronous & Synchronous FIFO Design**
- [Access IP Design Here](https://www.edaplayground.com/x/FrxZ)

&nbsp;

**Reduced Latency Memory BIST Design**
- [Access IP Design Here](https://www.edaplayground.com/x/Fr6S)

&nbsp;

**AXI Stream Interconnect**
- [Access IP Design Here](https://www.edaplayground.com/x/DkCF)

&nbsp;

**Highly Efficient Parameterizable Priority Selector IP**
- [Access IP Design Here](https://www.edaplayground.com/x/RFmL)

&nbsp;

**Integer Square Root & Multiplication IP**
- [Access IP Design Here](https://www.edaplayground.com/x/WVQt)

&nbsp;

**Improved BRAM Design**
- [Access IP Design Here](https://www.edaplayground.com/x/YFYf)

&nbsp;

**Arithmetic Four Function Calculator**
- [Access IP Design Here](https://www.edaplayground.com/x/EyBY)

&nbsp;


