{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607077741158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607077741159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  4 11:29:01 2020 " "Processing started: Fri Dec  4 11:29:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607077741159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1607077741159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DADDA -c DADDA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DADDA -c DADDA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1607077741159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1607077741320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1607077741320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DADDA-structural " "Found design unit 1: DADDA-structural" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607077750556 ""} { "Info" "ISGN_ENTITY_NAME" "1 DADDA " "Found entity 1: DADDA" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607077750556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607077750556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/ieee_proposed/array_std.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/ieee_proposed/array_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_std " "Found design unit 1: array_std" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/ieee_proposed/array_std.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/ieee_proposed/array_std.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607077750557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607077750557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/FA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/FA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-structural " "Found design unit 1: FA-structural" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/FA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/FA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607077750559 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/FA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/FA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607077750559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607077750559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/CSA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/CSA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA-structural " "Found design unit 1: CSA-structural" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/CSA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/CSA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607077750560 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/CSA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/src/MBEmpy/CSA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607077750560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607077750560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DADDA " "Elaborating entity \"DADDA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1607077750683 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SUM DADDA.vhd(12) " "VHDL Signal Declaration warning at DADDA.vhd(12): used implicit default value for signal \"SUM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750685 "|DADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_0_12 DADDA.vhd(47) " "Verilog HDL or VHDL warning at DADDA.vhd(47): object \"internal_0_12\" assigned a value but never read" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607077750686 "|DADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_0_13 DADDA.vhd(48) " "Verilog HDL or VHDL warning at DADDA.vhd(48): object \"internal_0_13\" assigned a value but never read" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607077750686 "|DADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_0_14 DADDA.vhd(49) " "Verilog HDL or VHDL warning at DADDA.vhd(49): object \"internal_0_14\" assigned a value but never read" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607077750686 "|DADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_0_15 DADDA.vhd(50) " "Verilog HDL or VHDL warning at DADDA.vhd(50): object \"internal_0_15\" assigned a value but never read" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607077750686 "|DADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_0_16 DADDA.vhd(51) " "Verilog HDL or VHDL warning at DADDA.vhd(51): object \"internal_0_16\" assigned a value but never read" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607077750687 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_1_5 DADDA.vhd(57) " "VHDL Signal Declaration warning at DADDA.vhd(57): used implicit default value for signal \"internal_1_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750687 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_1_6 DADDA.vhd(58) " "VHDL Signal Declaration warning at DADDA.vhd(58): used implicit default value for signal \"internal_1_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750687 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_1_7 DADDA.vhd(59) " "VHDL Signal Declaration warning at DADDA.vhd(59): used implicit default value for signal \"internal_1_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750687 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_1_8 DADDA.vhd(60) " "VHDL Signal Declaration warning at DADDA.vhd(60): used implicit default value for signal \"internal_1_8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750687 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_1_9 DADDA.vhd(61) " "VHDL Signal Declaration warning at DADDA.vhd(61): used implicit default value for signal \"internal_1_9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750687 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_1_10 DADDA.vhd(62) " "VHDL Signal Declaration warning at DADDA.vhd(62): used implicit default value for signal \"internal_1_10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750687 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_1_11 DADDA.vhd(63) " "VHDL Signal Declaration warning at DADDA.vhd(63): used implicit default value for signal \"internal_1_11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750687 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_2_5 DADDA.vhd(70) " "VHDL Signal Declaration warning at DADDA.vhd(70): used implicit default value for signal \"internal_2_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750688 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_2_6 DADDA.vhd(71) " "VHDL Signal Declaration warning at DADDA.vhd(71): used implicit default value for signal \"internal_2_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750688 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_2_7 DADDA.vhd(72) " "VHDL Signal Declaration warning at DADDA.vhd(72): used implicit default value for signal \"internal_2_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750688 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_2_8 DADDA.vhd(73) " "VHDL Signal Declaration warning at DADDA.vhd(73): used implicit default value for signal \"internal_2_8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750688 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_3_4 DADDA.vhd(78) " "VHDL Signal Declaration warning at DADDA.vhd(78): used implicit default value for signal \"internal_3_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750688 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_3_5 DADDA.vhd(79) " "VHDL Signal Declaration warning at DADDA.vhd(79): used implicit default value for signal \"internal_3_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750688 "|DADDA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_5_2 DADDA.vhd(86) " "VHDL Signal Declaration warning at DADDA.vhd(86): used implicit default value for signal \"internal_5_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1607077750689 "|DADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_6_0 DADDA.vhd(87) " "Verilog HDL or VHDL warning at DADDA.vhd(87): object \"internal_6_0\" assigned a value but never read" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607077750689 "|DADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_6_1 DADDA.vhd(88) " "Verilog HDL or VHDL warning at DADDA.vhd(88): object \"internal_6_1\" assigned a value but never read" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607077750689 "|DADDA"}
{ "Error" "EVRFX_VHDL_ILLEGAL_RIGHT_BOUND_OF_SLICE" "-3 35 downto 0 DADDA.vhd(158) " "VHDL error at DADDA.vhd(158): right bound (-3) of slice must belong to range (35 downto 0) of corresponding object" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 158 0 0 } }  } 0 10453 "VHDL error at %3!s!: right bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Design Software" 0 -1 1607077750700 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "IN2 DADDA.vhd(157) " "VHDL error at DADDA.vhd(157): formal port or parameter \"IN2\" must have actual or default value" {  } { { "../../../../../../Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" "" { Text "/home/luigi/Data/PoliTo/Magistrale/II anno/Integrated system architecture/Laboratori-ISA/Lab2/DaddaHDLGenerator/DADDA.vhd" 157 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Design Software" 0 -1 1607077750700 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1607077750702 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 23 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607077750768 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec  4 11:29:10 2020 " "Processing ended: Fri Dec  4 11:29:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607077750768 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607077750768 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607077750768 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1607077750768 ""}
