Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 23 01:58:54 2020
| Host         : DESKTOP-6UBJ19M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: topmod/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: topmod/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: topmod/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: topmod/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: topmod/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: topmod/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.649        0.000                      0                   52        0.038        0.000                      0                   52        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.649        0.000                      0                   52        0.038        0.000                      0                   52        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 db3/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topmod/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.839ns (25.364%)  route 2.469ns (74.636%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.562     5.083    db3/clk_IBUF_BUFG
    SLICE_X15Y15         FDCE                                         r  db3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  db3/state_reg[1]/Q
                         net (fo=12, routed)          1.027     6.529    topmod/dbo[2]
    SLICE_X13Y17         LUT6 (Prop_lut6_I5_O)        0.296     6.825 r  topmod/FSM_onehot_state[4]_i_3/O
                         net (fo=1, routed)           0.781     7.606    topmod/FSM_onehot_state[4]_i_3_n_0
    SLICE_X12Y16         LUT4 (Prop_lut4_I1_O)        0.124     7.730 r  topmod/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.661     8.391    topmod/FSM_onehot_state[4]_i_1_n_0
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.143    13.531    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.100    13.631 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.404    14.035    topmod/CLK
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.070    14.105    
                         clock uncertainty           -0.035    14.070    
    SLICE_X12Y17         FDCE (Setup_fdce_C_D)       -0.030    14.040    topmod/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 db2/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topmod/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.929ns (30.320%)  route 2.135ns (69.680%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.558     5.079    db2/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  db2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.478     5.557 f  db2/state_reg[1]/Q
                         net (fo=13, routed)          1.034     6.592    db4/FSM_onehot_state_reg[0][1]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301     6.893 r  db4/FSM_onehot_state[4]_i_4/O
                         net (fo=2, routed)           0.529     7.421    topmod/FSM_onehot_state_reg[0]_0
    SLICE_X12Y16         LUT4 (Prop_lut4_I0_O)        0.150     7.571 r  topmod/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.572     8.143    topmod/FSM_onehot_state[0]_i_1_n_0
    SLICE_X12Y17         FDPE                                         r  topmod/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.143    13.531    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.100    13.631 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.404    14.035    topmod/CLK
    SLICE_X12Y17         FDPE                                         r  topmod/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.070    14.105    
                         clock uncertainty           -0.035    14.070    
    SLICE_X12Y17         FDPE (Setup_fdpe_C_D)       -0.240    13.830    topmod/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 db2/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topmod/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.903ns (34.050%)  route 1.749ns (65.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.558     5.079    db2/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  db2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  db2/state_reg[1]/Q
                         net (fo=13, routed)          1.080     6.637    topmod/dbo[1]
    SLICE_X13Y17         LUT6 (Prop_lut6_I4_O)        0.301     6.938 r  topmod/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.669     7.607    topmod/FSM_onehot_state[5]_i_4_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.731 r  topmod/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     7.731    topmod/FSM_onehot_state[5]_i_2_n_0
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.143    13.531    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.100    13.631 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.404    14.035    topmod/CLK
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.070    14.105    
                         clock uncertainty           -0.035    14.070    
    SLICE_X12Y17         FDCE (Setup_fdce_C_D)        0.079    14.149    topmod/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.149    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 db3/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topmod/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.715ns (37.497%)  route 1.192ns (62.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.562     5.083    db3/clk_IBUF_BUFG
    SLICE_X15Y15         FDCE                                         r  db3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  db3/state_reg[1]/Q
                         net (fo=12, routed)          1.192     6.694    topmod/dbo[2]
    SLICE_X12Y17         LUT5 (Prop_lut5_I3_O)        0.296     6.990 r  topmod/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.990    topmod/FSM_onehot_state[2]_i_1_n_0
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.143    13.531    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.100    13.631 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.404    14.035    topmod/CLK
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.070    14.105    
                         clock uncertainty           -0.035    14.070    
    SLICE_X12Y17         FDCE (Setup_fdce_C_D)        0.077    14.147    topmod/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.147    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 db3/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topmod/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.715ns (37.694%)  route 1.182ns (62.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.562     5.083    db3/clk_IBUF_BUFG
    SLICE_X15Y15         FDCE                                         r  db3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  db3/state_reg[1]/Q
                         net (fo=12, routed)          1.182     6.684    topmod/dbo[2]
    SLICE_X12Y17         LUT5 (Prop_lut5_I3_O)        0.296     6.980 r  topmod/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     6.980    topmod/FSM_onehot_state[3]_i_1_n_0
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.143    13.531    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.100    13.631 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.404    14.035    topmod/CLK
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.070    14.105    
                         clock uncertainty           -0.035    14.070    
    SLICE_X12Y17         FDCE (Setup_fdce_C_D)        0.081    14.151    topmod/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 topmod/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topmod/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.773ns (29.596%)  route 1.839ns (70.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.530     3.989    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.113 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.470     4.582    topmod/CLK
    SLICE_X12Y17         FDPE                                         r  topmod/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDPE (Prop_fdpe_C_Q)         0.478     5.060 r  topmod/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           1.320     6.380    topmod/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.295     6.675 r  topmod/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.519     7.194    topmod/FSM_onehot_state[5]_i_1_n_0
    SLICE_X12Y17         FDPE                                         r  topmod/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.143    13.531    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.100    13.631 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.404    14.035    topmod/CLK
    SLICE_X12Y17         FDPE                                         r  topmod/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.547    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X12Y17         FDPE (Setup_fdpe_C_CE)      -0.169    14.378    topmod/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  7.184    

Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 topmod/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topmod/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.773ns (29.596%)  route 1.839ns (70.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.530     3.989    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.113 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.470     4.582    topmod/CLK
    SLICE_X12Y17         FDPE                                         r  topmod/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDPE (Prop_fdpe_C_Q)         0.478     5.060 r  topmod/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           1.320     6.380    topmod/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.295     6.675 r  topmod/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.519     7.194    topmod/FSM_onehot_state[5]_i_1_n_0
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.143    13.531    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.100    13.631 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.404    14.035    topmod/CLK
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.547    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X12Y17         FDCE (Setup_fdce_C_CE)      -0.169    14.378    topmod/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  7.184    

Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 topmod/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topmod/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.773ns (29.596%)  route 1.839ns (70.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.530     3.989    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.113 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.470     4.582    topmod/CLK
    SLICE_X12Y17         FDPE                                         r  topmod/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDPE (Prop_fdpe_C_Q)         0.478     5.060 r  topmod/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           1.320     6.380    topmod/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.295     6.675 r  topmod/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.519     7.194    topmod/FSM_onehot_state[5]_i_1_n_0
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.143    13.531    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.100    13.631 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.404    14.035    topmod/CLK
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.547    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X12Y17         FDCE (Setup_fdce_C_CE)      -0.169    14.378    topmod/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  7.184    

Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 topmod/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topmod/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.773ns (29.596%)  route 1.839ns (70.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.530     3.989    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.113 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.470     4.582    topmod/CLK
    SLICE_X12Y17         FDPE                                         r  topmod/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDPE (Prop_fdpe_C_Q)         0.478     5.060 r  topmod/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           1.320     6.380    topmod/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.295     6.675 r  topmod/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.519     7.194    topmod/FSM_onehot_state[5]_i_1_n_0
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.143    13.531    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.100    13.631 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.404    14.035    topmod/CLK
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.547    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X12Y17         FDCE (Setup_fdce_C_CE)      -0.169    14.378    topmod/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  7.184    

Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 topmod/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topmod/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.773ns (29.596%)  route 1.839ns (70.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.530     3.989    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.113 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.470     4.582    topmod/CLK
    SLICE_X12Y17         FDPE                                         r  topmod/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDPE (Prop_fdpe_C_Q)         0.478     5.060 r  topmod/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           1.320     6.380    topmod/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.295     6.675 r  topmod/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.519     7.194    topmod/FSM_onehot_state[5]_i_1_n_0
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.143    13.531    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.100    13.631 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.404    14.035    topmod/CLK
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.547    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X12Y17         FDCE (Setup_fdce_C_CE)      -0.169    14.378    topmod/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  7.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 db4/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topmod/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.246ns (57.869%)  route 0.179ns (42.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.442    db4/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  db4/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.148     1.590 r  db4/state_reg[1]/Q
                         net (fo=13, routed)          0.179     1.769    topmod/dbo[3]
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.098     1.867 r  topmod/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     1.867    topmod/FSM_onehot_state[5]_i_2_n_0
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.217     1.631    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.056     1.687 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.209     1.896    topmod/CLK
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.188     1.709    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.121     1.830    topmod/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 db4/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topmod/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.246ns (57.598%)  route 0.181ns (42.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.442    db4/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  db4/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.148     1.590 f  db4/state_reg[1]/Q
                         net (fo=13, routed)          0.181     1.771    topmod/dbo[3]
    SLICE_X12Y17         LUT5 (Prop_lut5_I4_O)        0.098     1.869 r  topmod/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    topmod/FSM_onehot_state[1]_i_1_n_0
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.217     1.631    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.056     1.687 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.209     1.896    topmod/CLK
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.188     1.709    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.121     1.830    topmod/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 db2/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topmod/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.247ns (48.555%)  route 0.262ns (51.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.442    db2/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  db2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.148     1.590 f  db2/state_reg[1]/Q
                         net (fo=13, routed)          0.262     1.852    topmod/dbo[1]
    SLICE_X12Y17         LUT5 (Prop_lut5_I1_O)        0.099     1.951 r  topmod/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.951    topmod/FSM_onehot_state[3]_i_1_n_0
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.217     1.631    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.056     1.687 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.209     1.896    topmod/CLK
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.188     1.709    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.121     1.830    topmod/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 db4/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topmod/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.246ns (47.944%)  route 0.267ns (52.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.442    db4/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  db4/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.148     1.590 f  db4/state_reg[1]/Q
                         net (fo=13, routed)          0.267     1.857    topmod/dbo[3]
    SLICE_X12Y17         LUT5 (Prop_lut5_I4_O)        0.098     1.955 r  topmod/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.955    topmod/FSM_onehot_state[2]_i_1_n_0
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.217     1.631    counter1/clk_IBUF
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.056     1.687 r  counter1/FSM_onehot_state[5]_i_3/O
                         net (fo=6, routed)           0.209     1.896    topmod/CLK
    SLICE_X12Y17         FDCE                                         r  topmod/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.188     1.709    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.120     1.829    topmod/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 db3/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.445    db3/clk_IBUF_BUFG
    SLICE_X15Y15         FDPE                                         r  db3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  db3/counter_reg[0]/Q
                         net (fo=4, routed)           0.168     1.754    db3/counter_reg_n_0_[0]
    SLICE_X15Y15         LUT4 (Prop_lut4_I2_O)        0.042     1.796 r  db3/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.796    db3/counter_next[1]
    SLICE_X15Y15         FDPE                                         r  db3/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.957    db3/clk_IBUF_BUFG
    SLICE_X15Y15         FDPE                                         r  db3/counter_reg[1]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X15Y15         FDPE (Hold_fdpe_C_D)         0.107     1.552    db3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 db1/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.445    db1/clk_IBUF_BUFG
    SLICE_X12Y15         FDPE                                         r  db1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDPE (Prop_fdpe_C_Q)         0.164     1.609 r  db1/counter_reg[0]/Q
                         net (fo=4, routed)           0.174     1.783    db1/counter[0]
    SLICE_X12Y15         LUT4 (Prop_lut4_I2_O)        0.043     1.826 r  db1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    db1/counter_next[1]
    SLICE_X12Y15         FDPE                                         r  db1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.957    db1/clk_IBUF_BUFG
    SLICE_X12Y15         FDPE                                         r  db1/counter_reg[1]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X12Y15         FDPE (Hold_fdpe_C_D)         0.131     1.576    db1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 db2/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.442    db2/clk_IBUF_BUFG
    SLICE_X12Y18         FDPE                                         r  db2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDPE (Prop_fdpe_C_Q)         0.164     1.606 r  db2/counter_reg[0]/Q
                         net (fo=4, routed)           0.175     1.781    db2/counter_reg_n_0_[0]
    SLICE_X12Y18         LUT4 (Prop_lut4_I2_O)        0.043     1.824 r  db2/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    db2/counter_next[1]
    SLICE_X12Y18         FDPE                                         r  db2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.954    db2/clk_IBUF_BUFG
    SLICE_X12Y18         FDPE                                         r  db2/counter_reg[1]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X12Y18         FDPE (Hold_fdpe_C_D)         0.131     1.573    db2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db1/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.445    db1/clk_IBUF_BUFG
    SLICE_X12Y15         FDPE                                         r  db1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDPE (Prop_fdpe_C_Q)         0.164     1.609 f  db1/counter_reg[0]/Q
                         net (fo=4, routed)           0.174     1.783    db1/counter[0]
    SLICE_X12Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.828 r  db1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    db1/counter_next[0]
    SLICE_X12Y15         FDPE                                         r  db1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.957    db1/clk_IBUF_BUFG
    SLICE_X12Y15         FDPE                                         r  db1/counter_reg[0]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X12Y15         FDPE (Hold_fdpe_C_D)         0.120     1.565    db1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db3/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.445    db3/clk_IBUF_BUFG
    SLICE_X15Y15         FDPE                                         r  db3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  db3/counter_reg[0]/Q
                         net (fo=4, routed)           0.168     1.754    db3/counter_reg_n_0_[0]
    SLICE_X15Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.799 r  db3/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.799    db3/counter_next[0]
    SLICE_X15Y15         FDPE                                         r  db3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.957    db3/clk_IBUF_BUFG
    SLICE_X15Y15         FDPE                                         r  db3/counter_reg[0]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X15Y15         FDPE (Hold_fdpe_C_D)         0.091     1.536    db3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 db2/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.442    db2/clk_IBUF_BUFG
    SLICE_X12Y18         FDPE                                         r  db2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDPE (Prop_fdpe_C_Q)         0.164     1.606 f  db2/counter_reg[0]/Q
                         net (fo=4, routed)           0.175     1.781    db2/counter_reg_n_0_[0]
    SLICE_X12Y18         LUT3 (Prop_lut3_I0_O)        0.045     1.826 r  db2/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    db2/counter_next[0]
    SLICE_X12Y18         FDPE                                         r  db2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.954    db2/clk_IBUF_BUFG
    SLICE_X12Y18         FDPE                                         r  db2/counter_reg[0]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X12Y18         FDPE (Hold_fdpe_C_D)         0.120     1.562    db2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y13   counter1/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y15   counter1/Q_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y15   counter1/Q_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y16   counter1/Q_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y16   counter1/Q_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y16   counter1/Q_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y16   counter1/Q_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y17   counter1/Q_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y17   counter1/Q_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   counter1/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   counter1/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   counter1/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   counter1/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y14   counter1/Q_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y14   counter1/Q_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y14   counter1/Q_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y14   counter1/Q_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   counter1/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y15   counter1/Q_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y16   counter1/Q_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y16   counter1/Q_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y16   counter1/Q_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y16   counter1/Q_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   counter1/Q_reg_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   counter1/Q_reg_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   counter1/Q_reg_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   counter1/Q_reg_reg[23]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   db2/counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   db2/counter_reg[1]/C



