<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2678882-A2" country="EP" doc-number="2678882" kind="A2" date="20140101" family-id="46718390" file-reference-id="312918" date-produced="20180823" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146550641" ucid="EP-2678882-A2"><document-id><country>EP</country><doc-number>2678882</doc-number><kind>A2</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12749034-A" is-representative="NO"><document-id mxw-id="PAPP154824564" load-source="docdb" format="epo"><country>EP</country><doc-number>12749034</doc-number><kind>A</kind><date>20120223</date><lang>EN</lang></document-id><document-id mxw-id="PAPP170521149" load-source="docdb" format="original"><country>EP</country><doc-number>12749034.0</doc-number><date>20120223</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140448274" ucid="US-201113035700-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201113035700</doc-number><kind>A</kind><date>20110225</date></document-id></priority-claim><priority-claim mxw-id="PPC140453947" ucid="US-2012026358-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>2012026358</doc-number><kind>W</kind><date>20120223</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1871707346" load-source="docdb">H01L  29/792       20060101ALN20161125BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1871707347" load-source="docdb">H01L  29/788       20060101ALI20161125BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1871707348" load-source="docdb">H01L  27/115       20060101ALI20161125BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1873986465" load-source="docdb" scheme="CPC">H01L  27/11582     20130101 LI20161128BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1873986466" load-source="docdb" scheme="CPC">H01L  27/11578     20130101 LI20161128BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1906603775" load-source="docdb" scheme="CPC">H01L  29/7926      20130101 LA20160430BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1944039462" load-source="docdb" scheme="CPC">H01L  29/4966      20130101 LI20160428BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1944040003" load-source="docdb" scheme="CPC">H01L  29/495       20130101 LI20160428BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1944040079" load-source="docdb" scheme="CPC">H01L  29/04        20130101 LI20160428BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1944040159" load-source="docdb" scheme="CPC">H01L  29/7889      20130101 LI20160428BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1944040391" load-source="docdb" scheme="CPC">H01L  27/11521     20130101 LI20160428BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1944047220" load-source="docdb" scheme="CPC">H01L  29/167       20130101 LI20160428BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1944047602" load-source="docdb" scheme="CPC">H01L  27/11556     20130101 FI20160430BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2068537267" load-source="docdb" scheme="CPC">H01L  21/28273     20130101 LI20150420BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2068539416" load-source="docdb" scheme="CPC">H01L  21/28282     20130101 LI20150420BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2068540647" load-source="docdb" scheme="CPC">H01L  27/11524     20130101 LI20150421BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2068545596" load-source="docdb" scheme="CPC">H01L  29/792       20130101 LI20150420BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132184407" lang="DE" load-source="patent-office">LADUNGSSPEICHERUNGSVORRICHTUNGEN, -SYSTEME UND -VERFAHREN</invention-title><invention-title mxw-id="PT132184408" lang="EN" load-source="patent-office">CHARGE STORAGE APPARATUS, SYSTEMS AND METHODS</invention-title><invention-title mxw-id="PT132184409" lang="FR" load-source="patent-office">APPAREIL, SYSTÈMES ET PROCÉDÉS D'ACCUMULATION DE CHARGE</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR918166783" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>MICRON TECHNOLOGY INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR918143279" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>MICRON TECHNOLOGY, INC.</last-name></addressbook></applicant><applicant mxw-id="PPAR918984254" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Micron Technology, INC.</last-name><iid>101283562</iid><address><street>8000 South Federal Way</street><city>Boise, ID 83716-9632</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918168621" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>TANG SANH D</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918166719" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>TANG, SANH D.</last-name></addressbook></inventor><inventor mxw-id="PPAR918994307" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>TANG, SANH D.</last-name><address><street>11587 W. Verde Drive</street><city>Boise, Idaho 83709</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918153886" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>ZAHURAK JOHN K</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918136166" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>ZAHURAK, JOHN K.</last-name></addressbook></inventor><inventor mxw-id="PPAR918980052" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>ZAHURAK, JOHN K.</last-name><address><street>2633 W. Sugarberry Drive</street><city>Eagle, Idaho 83616</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918992338" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Maury, Richard Philip</last-name><iid>100025539</iid><address><street>Marks &amp; Clerk LLP 90 Long Acre</street><city>London WC2E 9RA</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="US-2012026358-W"><document-id><country>US</country><doc-number>2012026358</doc-number><kind>W</kind><date>20120223</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012116207-A2"><document-id><country>WO</country><doc-number>2012116207</doc-number><kind>A2</kind><date>20120830</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS548913447" load-source="docdb">AL</country><country mxw-id="DS548914489" load-source="docdb">AT</country><country mxw-id="DS548913448" load-source="docdb">BE</country><country mxw-id="DS548911003" load-source="docdb">BG</country><country mxw-id="DS548921561" load-source="docdb">CH</country><country mxw-id="DS548860181" load-source="docdb">CY</country><country mxw-id="DS548914494" load-source="docdb">CZ</country><country mxw-id="DS548832987" load-source="docdb">DE</country><country mxw-id="DS548913449" load-source="docdb">DK</country><country mxw-id="DS548860182" load-source="docdb">EE</country><country mxw-id="DS548812746" load-source="docdb">ES</country><country mxw-id="DS548911004" load-source="docdb">FI</country><country mxw-id="DS548911005" load-source="docdb">FR</country><country mxw-id="DS548832988" load-source="docdb">GB</country><country mxw-id="DS548913458" load-source="docdb">GR</country><country mxw-id="DS548913459" load-source="docdb">HR</country><country mxw-id="DS548860183" load-source="docdb">HU</country><country mxw-id="DS548921562" load-source="docdb">IE</country><country mxw-id="DS548913460" load-source="docdb">IS</country><country mxw-id="DS548911010" load-source="docdb">IT</country><country mxw-id="DS548860184" load-source="docdb">LI</country><country mxw-id="DS548832989" load-source="docdb">LT</country><country mxw-id="DS548914495" load-source="docdb">LU</country><country mxw-id="DS548832990" load-source="docdb">LV</country><country mxw-id="DS548832991" load-source="docdb">MC</country><country mxw-id="DS548895303" load-source="docdb">MK</country><country mxw-id="DS548895304" load-source="docdb">MT</country><country mxw-id="DS548812747" load-source="docdb">NL</country><country mxw-id="DS548911011" load-source="docdb">NO</country><country mxw-id="DS548812748" load-source="docdb">PL</country><country mxw-id="DS548911012" load-source="docdb">PT</country><country mxw-id="DS548812749" load-source="docdb">RO</country><country mxw-id="DS548911013" load-source="docdb">RS</country><country mxw-id="DS548812750" load-source="docdb">SE</country><country mxw-id="DS548921563" load-source="docdb">SI</country><country mxw-id="DS548895305" load-source="docdb">SK</country><country mxw-id="DS548895306" load-source="docdb">SM</country><country mxw-id="DS548860185" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA99618620" ref-ucid="WO-2012116207-A2" lang="EN" load-source="patent-office"><p num="0000">Methods of forming multi-tiered semiconductor devices are described, along with apparatus and systems that include them. In one such method, an opening is formed in a tier of semiconductor material and a tier of dielectric. A portion of the tier of semiconductor material exposed by the opening is processed so that the portion is doped differently than the remaining semiconductor material in the tier. At least substantially all of the remaining semiconductor material of the tier is removed, leaving the differently doped portion of the tier of semiconductor material as a charge storage structure. A tunneling dielectric is formed on a first surface of the charge storage structure and an an intergate dielectric is formed on a second surface of the charge storage structure. Additional embodiments are also described.</p></abstract><abstract mxw-id="PA99818307" ref-ucid="WO-2012116207-A2" lang="EN" source="national office" load-source="docdb"><p>Methods of forming multi-tiered semiconductor devices are described, along with apparatus and systems that include them. In one such method, an opening is formed in a tier of semiconductor material and a tier of dielectric. A portion of the tier of semiconductor material exposed by the opening is processed so that the portion is doped differently than the remaining semiconductor material in the tier. At least substantially all of the remaining semiconductor material of the tier is removed, leaving the differently doped portion of the tier of semiconductor material as a charge storage structure. A tunneling dielectric is formed on a first surface of the charge storage structure and an an intergate dielectric is formed on a second surface of the charge storage structure. Additional embodiments are also described.</p></abstract><abstract mxw-id="PA99618621" ref-ucid="WO-2012116207-A2" lang="FR" load-source="patent-office"><p num="0000">L'invention concerne des procédés de formation de dispositifs semi-conducteurs multi-étages, ainsi qu'un appareil et un système qui les comprennent. Dans un tel procédé, une ouverture est formée dans un étage de matériau semi-conducteur et un étage de diélectrique. Une partie de l'étage de matériau semi-conducteur exposé par l'ouverture est traitée de sorte que la partie soit dopée différemment du matériau semi-conducteur restant dans l'étage. Au moins sensiblement tout le matériau semi-conducteur restant de l'étage est retiré, laissant la partie différemment dopée de l'étage du matériau semi-conducteur comme une structure d'accumulation de charge. Un diélectrique en tunnel est formé sur une première surface de la structure d'accumulation de charge et un diélectrique inter-grille est formé sur une deuxième surface de la structure d'accumulation de charge. L'invention décrit également des modes de réalisation additionnels.</p></abstract><abstract mxw-id="PA99818308" ref-ucid="WO-2012116207-A2" lang="FR" source="national office" load-source="docdb"><p>L'invention concerne des procédés de formation de dispositifs semi-conducteurs multi-étages, ainsi qu'un appareil et un système qui les comprennent. Dans un tel procédé, une ouverture est formée dans un étage de matériau semi-conducteur et un étage de diélectrique. Une partie de l'étage de matériau semi-conducteur exposé par l'ouverture est traitée de sorte que la partie soit dopée différemment du matériau semi-conducteur restant dans l'étage. Au moins sensiblement tout le matériau semi-conducteur restant de l'étage est retiré, laissant la partie différemment dopée de l'étage du matériau semi-conducteur comme une structure d'accumulation de charge. Un diélectrique en tunnel est formé sur une première surface de la structure d'accumulation de charge et un diélectrique inter-grille est formé sur une deuxième surface de la structure d'accumulation de charge. L'invention décrit également des modes de réalisation additionnels.</p></abstract><description mxw-id="PDES50929856" ref-ucid="WO-2012116207-A2" lang="EN" load-source="patent-office"><!-- EPO <DP n="2"/>--><p id="p0001" num="0001"> CHARGE STORAGE APPARATUS, SYSTEMS AND METHODS </p><p id="p0002" num="0002">PRIORITY APPLICATION </p><p id="p0003" num="0003">[0001] This patent application claims priority benefit from U.S. </p><p id="p0004" num="0004"> Application No. 13/035,700, filed 25 February 2011, which is incorporated herein by reference in its entirety. </p><p id="p0005" num="0005">BACKGROUND </p><p id="p0006" num="0006">[0002] Non- volatile semiconductor memories (NVSMs) are widely used in many electronic devices such as personal digital assistants (PDAs), laptop computers, mobile phones and digital cameras. Some of these memories have arrays of charge storage transistors, such as floating gate transistors. </p><p id="p0007" num="0007">BRIEF DESCRIPTION OF THE DRAWINGS </p><p id="p0008" num="0008">[0003] Some embodiments are illustrated by way of example and not limitation in the figures of the accompanying drawings in which: </p><p id="p0009" num="0009">[0004] FIG. 1 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; </p><p id="p0010" num="0010">[0005] FIG. 2 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; [0006] FIG. 3 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; </p><p id="p0011" num="0011">[0007] FIG. 4 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; </p><p id="p0012" num="0012">[0008] FIG. 5 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; 
<!-- EPO <DP n="3"/>-->
 [0009] FIG. 6 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; </p><p id="p0013" num="0013">[00010] FIG. 7 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; [00011] FIG. 8 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; </p><p id="p0014" num="0014">[00012] FIG. 9 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; </p><p id="p0015" num="0015">[00013] FIG. 10 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; </p><p id="p0016" num="0016">[00014] FIG. 11 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; </p><p id="p0017" num="0017">[00015] FIG. 12 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; [00016] FIG. 13 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; </p><p id="p0018" num="0018">[00017] FIG. 14 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; </p><p id="p0019" num="0019">[00018] FIG. 15 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; </p><p id="p0020" num="0020">[00019] FIG. 16 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; </p><p id="p0021" num="0021">[00020] FIG. 17 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; [00021] FIG. 18 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; 
<!-- EPO <DP n="4"/>-->
 [00022] FIG. 19 is a three-dimensional view of a semiconductor construction according to various embodiments of the invention; </p><p id="p0022" num="0022">[00023] FIG. 20 is a flow diagram of methods according to various embodiments of the invention; and [00024] FIG. 21 is a diagram illustrating a system according to various embodiments of the invention. </p><p id="p0023" num="0023">DETAILED DESCRIPTION </p><p id="p0024" num="0024">[00025] An array of charge storage devices according to various embodiments of the invention may function as an array of memory cells in a memory device such as a NOT AND (NAND) memory device. </p><p id="p0025" num="0025">[00026] FIG. 1 is a three-dimensional view of a semiconductor construction 100 according to various embodiments of the invention. Tiers and regions in the semiconductor construction 100 will be identified by the same reference numerals throughout FIGs. 1-8 for purposes of brevity and clarity. An array of charge storage devices comprising thin film transistors (TFT) are to be formed in the semiconductor construction 100 as will be described herein below. The semiconductor construction 100 comprises an array of NAND strings of memory cells according to various embodiments of the invention. [00027] The semiconductor construction 100 includes alternating tiers of a semiconductor material such as undoped poly silicon 110 and a dielectric 120. Each tier of dielectric 120 is between, and in contact with, two of the tiers of undoped polysilicon 110. The dielectrics 120 may comprise, for example, silicon dioxide (Si0<sub>2</sub>), oxynitride or nitrided oxide, according to various embodiments of the invention. A hard mask (not shown) may be formed on one of the tiers of undoped polysilicon 110 at the top of the semiconductor construction 100. The hard mask can be, for example, silicon dioxide (Si0<sub>2</sub>), silicon nitride (S1<sub>3</sub>N<sub>4</sub>) or polysilicon according to various embodiments of the invention. Three tiers of the undoped polysilicon 110 and two tiers of the 
<!-- EPO <DP n="5"/>-->
 dielectric 120 are shown in FIG. 1, and the semiconductor construction 100 may include, for example, 8, 16, 24, 32, 40, 48 or more tiers of undoped polysilicon 110, formed alternately with tiers of dielectrics 120 according to various embodiments of the invention. P-type or n-type polysilicon may be used in the semiconductor construction 100 instead of the undoped polysilicon 110 according to various embodiments of the invention. </p><p id="p0026" num="0026">[00028] FIG. 2 is a three-dimensional view of the semiconductor construction 100 according to various embodiments of the invention. Openings such as holes 220 are etched into the semiconductor construction 100 through the tiers of undoped polysilicon 110 and dielectrics 120. The holes 220 may be patterned and etched through the semiconductor construction 100, such as by using a single dry etch, e.g., a reactive ion etch, according to various embodiments of the invention. </p><p id="p0027" num="0027">[00029] FIG. 3 is a three-dimensional view of the semiconductor construction 100 according to various embodiments of the invention. The semiconductor construction 100 receives a p-type dopant such as Boron. The Boron may be implanted with plasma assist deposition (PLAD), for example. Portions of undoped polysilicon 110 exposed by the holes 220 receive the Boron through the holes 220 to result in rings of P+ type polysilicon 306 that surround the holes 220. The rings of P+ type polysilicon 306 are surrounded by the portions of undoped polysilicon 110 that are not reached by the Boron. The hard mask (not shown) substantially prevents the Boron from reaching the semiconductor construction 100 underneath the hard mask. The semiconductor construction 100 may be doped with a p-type dopant other than Boron according to various embodiments of the invention. </p><p id="p0028" num="0028">[00030] The portions of undoped polysilicon 110 exposed by the holes 220 that receive the Boron may not be rings. Thus, the portions may only partially surround each hole 220 according to various embodiments of the invention. </p><p id="p0029" num="0029">[00031] Alternatively, a p-type polysilicon may be formed (e.g., deposited) as plugs in the holes 220 to enable a p-type dopant such as Boron to diffuse from the p-type polysilicon into the undoped polysilicon 110 adjacent to the holes 
<!-- EPO <DP n="6"/>-->
 220. The p-type polysilicon plugs are then selectively removed from the holes 220 once the rings of p+ type polysilicon 306 have been formed. The rings of p+ type polysilicon 306 may also be formed by gas or solid phase doping according to various embodiments of the invention. The rings of p+ type polysilicon 306 may be doped to be n type or remain undoped according to various embodiments of the invention, as long as the rings of polysilicon 306 are doped differently from the remaining polysilicon that is to be selectively etched. </p><p id="p0030" num="0030">[00032] FIG. 4 is a three-dimensional view of the semiconductor construction 100 according to various embodiments of the invention. A tunneling dielectric 428 is formed inside the holes 220 over the dielectrics 120 and the rings of p+ type polysilicon 306. The tunneling dielectric 428 can be, for example, silicon dioxide (Si0<sub>2</sub>) or silicon nitride (S1<sub>3</sub>N<sub>4</sub>), and may be deposited or grown. A thin silicon film 442 is formed (e.g., deposited) inside the holes 220 on the tunneling dielectric 428. The thin silicon film 442 has a thickness in the range of about 3 to about 15 nanometers and an outer dimension (in FIG. 4 a diameter) in the range of about 30 to about 100 nanometers. The thin silicon film 442 can be used as a channel for TFTs including the rings of p+ type polysilicon 306. </p><p id="p0031" num="0031">[00033] FIG. 5 is a three-dimensional view of the semiconductor construction 100 according to various embodiments of the invention. A vertical slot 560 can be etched through the tiers of undoped polysilicon 110 and the dielectrics 120 and between the holes 220 to divide the semiconductor construction 100. The vertical slot 560 can be patterned and etched, such as by using a single dry etch, e.g., a reactive ion etch, according to various </p><p id="p0032" num="0032">embodiments of the invention. </p><p id="p0033" num="0033">[00034] FIG. 6 is a three-dimensional view of the semiconductor construction 100 according to various embodiments of the invention. Portions of the undoped polysilicon 110 (e.g., at least substantially all of the undoped polysilicon 110) are removed by an etch to leave the rings of P+ type polysilicon 306 and the tiers of dielectrics 120. The undoped polysilicon 110 can be selectively removed by, for example, a Tetramethylammonium hydroxide (TMAH) etch. The hard mask (not shown) described previously remains during 
<!-- EPO <DP n="7"/>-->
 the TMAH etch. The rings of p+ type polysilicon 306 can be approximately 10 to 15 nanometers thick and can be used as charge storage structures, such as floating gates, in the semiconductor construction 100. Voids 670 between the tiers of dielectrics 120 formerly occupied by the undoped polysilicon 110 can be widened by a wet etch that removes portions of the dielectrics 120. The dielectrics 120 can be undercut with respect to the rings of p+ type polysilicon 306 by the wet etch such that the rings of p+ type polysilicon 306 project in an overhang from the dielectrics 120. </p><p id="p0034" num="0034">[00035] FIG. 7 is a three-dimensional view of the semiconductor construction 100 according to various embodiments of the invention. The widened voids 670 between the dielectrics 120 can accommodate a first inter- gate dielectric (IGD), such as a first inter-poly dielectric (IPD) layer that is formed around the rings of P+ type polysilicon 306. The dielectrics 120 may be etched by, for example, dilute hydrofluoric acid or ammonium hydroxide. The rings of P+ type polysilicon 306 can be exposed to oxygen to form silicon dioxide (Si0<sub>2</sub>) 710 as the first IPD layer. The silicon dioxide (Si0<sub>2</sub>) 710 can be selectively grown on the rings of P+ type polysilicon 306 up to an edge between the rings of P+ type polysilicon 306 and the dielectrics 120. </p><p id="p0035" num="0035">[00036] FIG. 8 is a three-dimensional view of the semiconductor construction 100 according to various embodiments of the invention. Silicon nitride (S1<sub>3</sub>N<sub>4</sub>) 820 can be deposited on the semiconductor construction 100 including the silicon dioxide (Si0<sub>2</sub>) 710 and the dielectrics 120. Silicon dioxide (Si0<sub>2</sub>) 824 can be deposited on the silicon nitride (S1<sub>3</sub>N<sub>4</sub>) 820 in the voids 670. The silicon dioxides (Si0<sub>2</sub>) 710 and 824 and the silicon nitride (Si<sub>3</sub>N<sub>4</sub>) 820 together comprise an IPD of oxide-nitride-oxide (Si0<sub>2</sub>Si<sub>3</sub>N<sub>4</sub>Si0<sub>2</sub> or "ONO") between the rings of P+ type polysilicon 306 and word lines 840. The IPD may alternately comprise zirconium oxide (ZrO<sub>x</sub>), hafnium oxide (HfO<sub>x</sub>), aluminum oxide (A10<sub>x</sub>) or titanium oxide (TiO<sub>x</sub>). With respect to the word lines 840, metal can be formed (e.g., deposited) on the semiconductor construction 100 and selectively etched to form metal word lines 840 between the tiers of dielectrics 120 to fill the voids 670 such that the metal word lines 840 are substantially isolated from each other. The metal may be etched by a reactive ion etch 
<!-- EPO <DP n="8"/>-->
 according to various embodiments of the invention. The metal may be, for example, titanium nitride (TiN), tantalum (Ta), tantalum nitride (TaN) or Tungsten (W) according to various embodiments of the invention. The silicon dioxides (Si0<sub>2</sub>) 710 and 824, the silicon nitride (Si<sub>3</sub>N<sub>4</sub>) 820 and the metal word lines 840 at least partially surround (e.g., in some cases, completely surround) the rings of p+ type polysilicon 306. </p><p id="p0036" num="0036">[00037] Each thin silicon film 442 in the semiconductor construction 100 can be used to provide a channel to a plurality of charge storage transistors 860 in a NAND string 870 according to various embodiments of the invention. The charge storage transistors 860 may also be called memory cells. Each charge storage transistor 860 includes at least a portion of one of the rings of p+ type polysilicon 306 that is a charge storage structure separated from the thin silicon film 442 by the tunneling dielectric 428. Each charge storage transistor 860 also includes at least a portion of one of the word lines 840 separated from the ring of p+ type polysilicon 306 by the IPD (e.g., silicon dioxides (Si0<sub>2</sub>) 710 and 824 and the silicon nitride (Si<sub>3</sub>N<sub>4</sub>) 820). Access devices (not shown) are formed beneath the semiconductor construction 100 to access the charge storage transistors through the thin silicon films 442. Each NAND string is shown including three charge storage transistors 860, and four NAND strings 870 are shown in FIG. 8 that comprise an array of charge storage transistors 860 or memory cells. Each NAND string 870 may include more charge storage transistors, and the semiconductor construction 100 may include more NAND strings according to various embodiments of the invention. </p><p id="p0037" num="0037">[00038] FIG. 9 is a three-dimensional view of a semiconductor construction 900 according to various embodiments of the invention. Tiers and regions in the semiconductor construction 900 will be identified by the same reference numerals throughout FIGs. 9-19 for purposes of brevity and clarity. An array of charge storage devices comprising TFTs are to be formed in the semiconductor construction 900 as will be described herein below. The semiconductor construction 900 comprises an array of NAND strings of memory cells according to various embodiments of the invention. 
<!-- EPO <DP n="9"/>-->
 [00039] Polysilicon can be deposited to form a polysilicon base 904 of the semiconductor construction 900. Recesses are patterned and etched into the polysilicon base 904, and elongated portions of silicon nitride (S1<sub>3</sub>N<sub>4</sub>) 906 can be deposited in the recesses. The polysilicon base 904 can also be etched to clear its periphery of polysilicon. The polysilicon base 904 may be etched with a reactive ion etch according to various embodiments of the invention. The elongated portions of silicon nitride (S1<sub>3</sub>N<sub>4</sub>) 906 can be subjected to planarization such as chemical-mechanical planarization (CMP) that stops at the polysilicon base 904. [00040] The polysilicon base 904 and the silicon nitride (Si<sub>3</sub>N<sub>4</sub>) 906 may be formed in other ways. For example, polysilicon can be deposited and then silicon nitride (S1<sub>3</sub>N<sub>4</sub>) can be deposited. The silicon nitride (S1<sub>3</sub>N<sub>4</sub>) can be patterned and etched, the etch stopping on the polysilicon. Thick polysilicon can then be deposited and subjected to planarization such as CMP that stops on the silicon nitride (S1<sub>3</sub>N<sub>4</sub>) to leave the polysilicon planar. The silicon nitride (S1<sub>3</sub>N<sub>4</sub>) 906 may be surrounded by forming additional polysilicon on the polysilicon base 904 over the silicon nitride (S1<sub>3</sub>N<sub>4</sub>) 906. Polysilicon on the periphery of the polysilicon base 904 may be removed (e.g., along with word line metal) using an etch, such as a reactive ion etch, according to various embodiments of the invention. </p><p id="p0038" num="0038">[00041] FIG. 10 is a three-dimensional view of the semiconductor construction 900 according to various embodiments of the invention. </p><p id="p0039" num="0039">Alternating tiers of a semiconductor material, such as undoped polysilicon 1010, and a dielectric 1008 are formed on the polysilicon base 904 such that each dielectric 1008 is between, and in contact with, two of the tiers of undoped polysilicon 1010 or the polysilicon base 904 and the undoped polysilicon 1010. The dielectrics 1008 may comprise, for example, silicon dioxide (Si0<sub>2</sub>), oxynitride or nitrided oxide, according to various embodiments of the invention. A hard mask 1030 is formed on one of the tiers of undoped polysilicon 1010 at the top of the semiconductor construction 900. The hard mask 1030 can be, for example, silicon dioxide (Si0<sub>2</sub>), silicon nitride (S1<sub>3</sub>N<sub>4</sub>) or polysilicon. Three tiers of undoped polysilicon 1010 and dielectrics 1008 are shown in FIG. 10, 
<!-- EPO <DP n="10"/>-->
 however the semiconductor construction 900 may include, for example, 8, 16, 24, 32, 40, 48 or more tiers of undoped polysilicon 1010 formed alternately with the dielectrics 1008 according to various embodiments of the invention. P-type or n-type polysilicon may be used in the semiconductor construction 100 instead of the undoped polysilicon 1010 according to various embodiments of the invention. </p><p id="p0040" num="0040">[00042] FIG. 11 is a three-dimensional view of the semiconductor construction 900 according to various embodiments of the invention. Openings such as holes 1140 are patterned and etched in the semiconductor construction 900. The holes 1140 are patterned to be aligned with ends of the elongated portions of silicon nitride 906. The holes 1140 are etched through the hard mask 1030, the tiers of undoped polysilicon 1010 and dielectrics 1008, stopping in the elongated portions of silicon nitride 906. Two of the holes 1140 extend into respective ends of each one of the elongated portions of silicon nitride 906, one hole 1140 at either end, such that each elongated portion of silicon nitride 906 extends between two of the holes 1140. The holes 1140 are illustrated as being substantially square but may be substantially circular or substantially oval or may have any suitable geometry. The holes 1140 are etched, such as by using a single dry etch, e.g., a reactive ion etch, according to various embodiments of the invention. </p><p id="p0041" num="0041">[00043] FIG. 12 is a three-dimensional view of the semiconductor construction 900 according to various embodiments of the invention. The semiconductor construction 900 receives a p-type dopant such as Boron. The Boron may be implanted with PLAD, for example. The portions of undoped polysilicon 1010 exposed by the holes 1140 receive the Boron to result in rings of P+ type polysilicon 1270 around the holes 1140. The rings of P+ type polysilicon 1270 are surrounded by the portions of undoped polysilicon 1010 that are not reached by the Boron. The rings of P+ type polysilicon 1270 have a square shape because the holes 1140 are square. Thus, the rings 1270 will generally have a shape conforming to the geometry of the holes 1140. The hard mask 1030 substantially prevents the Boron from reaching the semiconductor construction 900 underneath the hard mask 1030. The semiconductor 
<!-- EPO <DP n="11"/>-->
 construction 900 may be doped with a p-type dopant other than Boron according to various embodiments of the invention. </p><p id="p0042" num="0042">[00044] Alternatively, a p-type polysilicon may be formed (e.g., deposited) as plugs in the holes 1140 to enable a p-type dopant such as Boron to diffuse from the p-type polysilicon into the undoped polysilicon 1010 adjacent to the holes 1140. The p-type polysilicon plugs are then selectively removed from the holes 1140 once the rings of P+ type polysilicon 1270 have been formed. The rings of P+ type polysilicon 1270 may also be formed by gas or solid phase doping according to various embodiments of the invention. The rings of P+ type polysilicon 1270 may be doped to be n type or remain undoped according to various embodiments of the invention, as long as the rings of polysilicon 1270 are doped differently from the remaining polysilicon that is to be selectively etched. </p><p id="p0043" num="0043">[00045] The portions of undoped polysilicon 1010 exposed by the holes 1140 that receive the Boron may be portions of P+ type polysilicon that are not rings, such that the portions only partially surround each hole 1140 according to various embodiments of the invention. </p><p id="p0044" num="0044">[00046] FIG. 13 is a three-dimensional view of the semiconductor construction 900 according to various embodiments of the invention. The elongated portions of silicon nitride 906 are selectively removed through the holes 1140 with a wet nitrate strip (WNS). The removal of the elongated portions of silicon nitride 906 leave elongated cavities in the polysilicon base 904. Each elongated cavity is open to two of the holes 1140, one hole 1140 at each end to form U-shaped pipes 1380 in the semiconductor construction 900. Each U-shaped pipe 1380 is an opening that includes one of the holes 1140 through the hard mask 1030, the tiers of undoped polysilicon 1010 and dielectrics 1008, the cavity left by the elongated portion of silicon nitride 906 that was removed, and a second one of the holes 1140 through the tiers of undoped polysilicon 1010 and dielectrics 1008 and the hard mask 1030. Six U- shaped pipes 1380 are shown in FIG. 13, but a greater or lesser number of U- shaped pipes 1380 may be formed in the semiconductor construction 900 according to various embodiments of the invention. 
<!-- EPO <DP n="12"/>-->
 [00047] FIG. 14 is a three-dimensional view of the semiconductor construction 900 according to various embodiments of the invention. A tunneling dielectric 1492 is formed inside the U-shaped pipes 1380 on the hard mask 1030, the dielectrics 1008 and the rings of P+ type polysilicon 1270. The tunneling dielectric 1492 can be, for example, silicon dioxide (Si0<sub>2</sub>) or silicon nitride (S1<sub>3</sub>N<sub>4</sub>), and may be deposited or grown according to various </p><p id="p0045" num="0045">embodiments of the invention. A thin silicon film is formed (e.g., deposited) inside the U-shaped pipes 1380 on the tunneling dielectric 1492. The thin silicon film in each U-shaped pipe 1380 provides a U-shaped pipe channel 1496. The thin silicon film has a thickness in the range of about 3 to about 15 nanometers such that the U-shaped pipe channel 1496 has a thickness in the range of about 3 to about 15 nanometers and an outer dimension in the range of 30 tolOO nanometers. The semiconductor construction 900 is subjected to planarization such as CMP to remove excess portions of the U-shaped pipe channel 1496. </p><p id="p0046" num="0046">[00048] FIG. 15 is a three-dimensional view of the semiconductor construction 900 according to various embodiments of the invention. A silicon dioxide (Si0<sub>2</sub>) mask 1516 is formed on the semiconductor construction 900 to cover the hard mask 1030 and the U-shaped pipe channels 1496. The semiconductor construction 900 can, for example, be exposed to Tetraethyl orthosilicate (TEOS) at a high temperature to form the silicon dioxide (Si0<sub>2</sub>) mask 1516. </p><p id="p0047" num="0047">[00049] FIG. 16 is a three-dimensional view of the semiconductor construction 900 according to various embodiments of the invention. Vertical slots 1628 are etched in the semiconductor construction 900 through the mask 1516, the hard mask 1030, and the tiers of undoped polysilicon 1010 and dielectrics 1008. The vertical slots 1628 are etched between the holes 1140 of the U-shaped pipe channels 1496 and end in the dielectric 1008 just above the polysilicon base 904 such that the U-shaped pipe channels 1496 are not breached by the vertical slots 1628. Each vertical slot 1628 is shown as being etched between the holes 1140 of the three depicted U-shaped pipe channels 1496, however each vertical slot 1628 may be etched between the holes of one or more 
<!-- EPO <DP n="13"/>-->
 U-shaped pipe channels in the semiconductor construction 900 according to various embodiments of the invention. The vertical slots 1628 are patterned and etched through the semiconductor construction 900, such as by using a single dry etch, e.g., a reactive ion etch, according to various embodiments of the invention. </p><p id="p0048" num="0048">[00050] FIG. 17 is a three-dimensional view of the semiconductor construction 900 according to various embodiments of the invention. At least substantially all of the remaining portions of undoped polysilicon 1010 are removed by an etch to leave the rings of P+ type polysilicon 1270 and the tiers of dielectrics 1008. The portions of undoped polysilicon 1010 can be selectively removed by a TMAH etch according to various embodiments of the invention. The hard mask 1030 and the mask 1516 remain during the TMAH etch. The rings of P+ type polysilicon 1270 can be approximately 10 to 15 nanometers thick and can be used as charge storage structures, such as floating gates, in the semiconductor construction 900. According to various embodiments of the invention, portions of the P+ type polysilicon that are to be the charge storage structures may not be complete rings; thus, partial rings may be formed to partially surround each hole 1140. Voids 1732 between the tiers of dielectrics 1008 formerly occupied by the undoped polysilicon 1010 can be widened by a wet etch that removes portions of the dielectrics 1008. The dielectrics 1008 can be undercut with respect to the rings of P+ type polysilicon 1270 by the wet etch such that the rings of P+ type polysilicon 1270 project from the dielectrics 1008. </p><p id="p0049" num="0049">[00051] FIG. 18 is a three-dimensional view of the semiconductor construction 900 according to various embodiments of the invention. The widened voids 1732 between the dielectrics 1008 (shown in FIG. 17) can accommodate IPDs. The dielectrics 1008 may be etched by, for example, dilute hydrofluoric acid or ammonium hydroxide. The rings of P+ type polysilicon 1270 can be exposed to oxygen to form silicon dioxide (Si0<sub>2</sub>) 1838. The silicon dioxide (Si0<sub>2</sub>) 1838 can be grown on the rings of P+ type polysilicon 1270 up to an edge between the rings of P+ type polysilicon 1270 and the dielectrics 120. Silicon nitride (S1<sub>3</sub>N<sub>4</sub>) 1842 can be deposited on the semiconductor construction 900 including the silicon dioxide (Si0<sub>2</sub>) 1838, the mask 1516, the hard mask 
<!-- EPO <DP n="14"/>-->
 1030, and the dielectrics 1008 exposed by the vertical slots 1628. Silicon dioxide (Si0<sub>2</sub>) 1846 can then be deposited on the silicon nitride (S1<sub>3</sub>N<sub>4</sub>) 1842 in the voids 1732. The silicon dioxides (Si0<sub>2</sub>) 1838 and 1846 and the silicon nitride (S1<sub>3</sub>N<sub>4</sub>) 1842 together comprise an IPD of ONO between the rings of p+ type polysilicon 1270 and word lines 1852. With respect to word lines 1852, metal can be formed (e.g., deposited) between the dielectrics 1008 covered by the IPD including the silicon dioxides (Si0<sub>2</sub>) 1838 and 1846 and the silicon nitride (S1<sub>3</sub>N<sub>4</sub>) 1842 to fill the voids 1732. The metal may be, for example titanium nitride (TiN), tantalum (Ta) or Tungsten (W) according to various embodiments of the invention. The metal is selectively etched to form metal word lines 1852 in the voids 1732 that are substantially isolated from each other. The metal may be etched by, for example, a reactive ion etch. The silicon dioxides (Si0<sub>2</sub>) 1838 and 1846, the silicon nitride (Si<sub>3</sub>N<sub>4</sub>) 1842 and the metal word lines 1852 at least partially surround (e.g., in some cases, completely surround) the rings of p+ type polysilicon 1270. </p><p id="p0050" num="0050">[00052] FIG. 19 is a three-dimensional view of the semiconductor construction 900 according to various embodiments of the invention. The vertical slots 1628 are filled with a dielectric 1966 such as, for example, silicon dioxide (Si0<sub>2</sub>). Interior space in the U-shaped pipe channels 1496 may comprise an air gap or may be filled with polysilicon or a dielectric such as, for example, silicon dioxide (Si0<sub>2</sub>). </p><p id="p0051" num="0051">[00053] Each U-shaped pipe channel 1496 in the semiconductor construction 900 can provide a channel for a plurality of charge storage transistors 1980 in a NAND string 1990 according to various embodiments of the invention. The charge storage transistors 1980 may also be called memory cells. Each charge storage transistor 1980 includes at least a portion of one of the rings of P+ type polysilicon 1270 that is a charge storage structure separated from the U-shaped pipe channel 1496 by the tunneling dielectric 1492. Each charge storage transistor 1980 also includes at least a portion of one of the metal word lines 1852 separated from the ring of P+ type polysilicon 1270 by the IPD (e.g., silicon dioxides (Si0<sub>2</sub>) 1838 and 1846 and silicon nitride (Si<sub>3</sub>N<sub>4</sub>) 1842). Access devices (not shown) are formed beneath the semiconductor construction 
<!-- EPO <DP n="15"/>-->
 900 to access the channels and the charge storage transistors 1980 through the U- shaped pipe channels 1496. Each NAND string 1990 is shown including three charge storage transistors 1980, and six NAND strings 1990 are shown in FIG. 19 that comprise an array of charge storage transistors 1980 or memory cells. Each NAND string may include more charge storage transistors, and the semiconductor construction 900 may include more NAND strings according to various embodiments of the invention. </p><p id="p0052" num="0052">[00054] FIG. 20 is a flow diagram of one method 2000 according to various embodiments of the invention. In block 2010, the method 2000 starts. In block 2020, an opening is formed in a semiconductor construction comprising alternating tiers of polysilicon and a first dielectric. In block 2030, a p-type dopant is added through the opening to portions of polysilicon exposed by the opening. In block 2040, at least substantially all of the remaining polysilicon that did not receive the p-type dopant is removed to leave a plurality of charge storage structures comprising p-type polysilicon, each charge storage structure at least partially surrounding the opening in its tier. In block 2050, a second dielectric is formed on a first surface of each charge storage structure (e.g., between the charge storage structure and the opening). In block 2060, a third dielectric is formed on a second surface of each charge storage structure (e.g., where the polysilicon was removed). In block 2070, a metal gate is formed on each third dielectric. In block 2080, the method 2000 ends. Various embodiments may have more or fewer activities than those shown in FIG. 20. In some embodiments, the activities may be repeated, and/or performed in serial or parallel fashion. </p><p id="p0053" num="0053">[00055] Multi-tiered semiconductor devices can be expensive to fabricate because it is difficult to form features in multiple tiers of semiconductor material. The inventors have discovered that at least some of the challenges noted above, as well as others, can be addressed by forming an opening in a semiconductor construction where the semiconductor construction comprises alternating tiers of, for example, polysilicon and a dielectric. Dopant can be added to the polysilicon exposed by the opening and at least substantially all of the polysilicon that did not receive the dopant is removed to leave portions of 
<!-- EPO <DP n="16"/>-->
 doped polysilicon around the opening. Dielectrics are formed around each of the portions of doped polysilicon. The portions of doped polysilicon are therefore substantially electrically isolated from each other such that operations involving one do not substantially affect neighboring portions of doped polysilicon. For example, when one of the portions of doped polysilicon is programmed or read as a charge storage structure the potential of neighboring portions is not substantially changed as a result. </p><p id="p0054" num="0054">[00056] FIG. 21 is a diagram illustrating a system 2100 according to various embodiments of the invention. The system 2100 may include a processor 2110, a memory device 2120, a memory controller 2130, a graphic controller 2140, an input and output (I/O) controller 2150, a display 2152, a keyboard 2154, a pointing device 2156, and a peripheral device 2158. A bus 2160 couples all of these devices together. A clock generator 2170 is coupled to the bus 2160 to provide a clock signal to at least one of the devices of the system 2100 through the bus 2160. The clock generator 2170 may include an oscillator in a circuit board such as a motherboard. Two or more devices shown in system 2100 may be formed in a single integrated circuit chip. The memory device 2120 may comprise devices such as an array of NAND strings 870 of memory cells and/or an array of NAND strings 1990 of memory cells described herein and shown in the figures according to various embodiments of the invention. The bus 2160 may be interconnect traces on a circuit board or may be one or more cables. The bus 2160 may couple the devices of the system 2100 by wireless means such as by electromagnetic radiations, for example, radio waves. The peripheral device 2158 coupled to the I/O controller 2150 may be a printer, an optical device such as a CD-ROM and a DVD reader and writer, a magnetic device reader and writer such as a floppy disk driver, or an audio device such as a microphone. </p><p id="p0055" num="0055">[00057] The system 2100 represented by FIG. 21 may include computers (e.g., desktops, laptops, hand-helds, servers, Web appliances, routers, etc.), wireless communication devices (e.g., cellular phones, cordless phones, pagers, personal digital assistants, etc.), computer-related peripherals (e.g., printers, scanners, monitors, etc.), entertainment devices (e.g., televisions, radios, stereos, tape and compact disc players, video cassette recorders, camcorders, digital 
<!-- EPO <DP n="17"/>-->
 cameras, MP3 (Motion Picture Experts Group, Audio Layer 3) players, video games, watches, etc.), and the like. </p><p id="p0056" num="0056">[00058] Any of the circuits or systems described herein may be referred to as a module. A module may comprise a circuit and/or firmware according to various embodiments. </p><p id="p0057" num="0057">[00059] Example structures and methods of fabricating charge storage transistors have been described. Although specific embodiments have been described, it will be evident that various modifications and changes may be made to these embodiments. Accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense. </p><p id="p0058" num="0058">[00060] The Abstract of the Disclosure is provided to comply with 37 C.F.R. § 1.72(b), requiring an abstract that allows the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the claims. In addition, in the foregoing Detailed Description, it may be seen that various features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as limiting the claims. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment. 
</p></description><claims mxw-id="PCLM44725772" ref-ucid="WO-2012116207-A2" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="18"/>-->CLAIMS </claim-statement><claim id="clm-0001" num="1"><claim-text> What is claimed is: 1. A method comprising: </claim-text><claim-text> forming an opening in a tier of semiconductor material and a tier of dielectric; </claim-text><claim-text> processing a portion of the tier of semiconductor material exposed by the opening so that the portion is doped differently than the remaining </claim-text><claim-text>semiconductor material in the tier; </claim-text><claim-text> removing at least substantially all of the remaining semiconductor material of the tier, wherein the differently doped portion of the tier of semiconductor material comprises a charge storage structure; </claim-text><claim-text> forming a tunneling dielectric on a first surface of the charge storage structure; and </claim-text><claim-text> forming an intergate dielectric on a second surface of the charge storage structure. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. The method of claim 1, wherein forming an opening in a tier of semiconductor material and a tier of dielectric comprises forming the opening in alternating tiers of polysilicon and dielectric, and wherein processing a portion of the tier of polysilicon exposed by the opening so that the portion is doped differently than the remaining polysilicon in the tier comprises processing a respective portion of each of the tiers of polysilicon exposed by the opening so that the respective portions are doped differently than the remaining polysilicon of the tiers. </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. The method of claim 1, wherein processing a portion of the tier of semiconductor material exposed by the opening so that the portion is doped differently than the remaining semiconductor material in the tier comprises doping a portion of a tier of polysilicon, wherein the remaining polysilicon of the tier comprises undoped polysilicon. <!-- EPO <DP n="19"/>--> </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. The method of claim 3, wherein doping the portion of the tier of polysilicon comprises adding a p-type dopant through the opening to the portion of polysilicon exposed by the opening. </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. The method of claim 3, wherein doping the portion of the tier of polysilicon comprises forming a p-type polysilicon plug in the opening and diffusing a p-type dopant from the plug into the portion. </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. The method of claim 3, wherein doping the portion of the tier of polysilicon comprises comprises implanting Boron. </claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. The method of claim 1, wherein forming an opening comprises forming a hole. </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. A method comprising: </claim-text><claim-text> forming a plurality of charge storage structures, wherein each charge storage structure at least partially surrounds a vertical opening in a </claim-text><claim-text>semiconductor construction, and wherein each charge storage structure is separated from an adjacent charge storage structure by a first dielectric; </claim-text><claim-text> forming a second dielectric on each charge storage structure in the opening; </claim-text><claim-text> forming silicon on the second dielectric in the vertical opening, wherein the second dielectric separates the charge storage structures from the silicon; and forming a third dielectric on each charge storage structure. </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. The method of claim 8, further comprising forming a metal gate on each third dielectric. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. The method of claim 8, wherein the opening has a substantially square, oval, or circular geometry. </claim-text></claim><claim id="clm-0011" num="11"><claim-text>11. The method of claim 8, wherein forming silicon comprises forming a silicon film about 3 to about 15 nanometers thick in the vertical opening. <!-- EPO <DP n="20"/>--> </claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. The method of claim 8, wherein: </claim-text><claim-text> forming a second dielectric comprises forming silicon dioxide or silicon nitride; and </claim-text><claim-text> forming a third dielectric comprises forming one or more of silicon dioxide and silicon nitride. </claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. A method comprising: </claim-text><claim-text> forming an opening in a semiconductor construction, the semiconductor construction comprising alternating tiers of undoped poly silicon and a dielectric; adding dopant to respective portions of the tiers of undoped polysilicon that at least partially surround the opening; </claim-text><claim-text> removing at least substantially all of the remaining undoped polysilicon of the tiers; and </claim-text><claim-text> forming dielectrics on opposing surfaces of each of the portions of doped polysilicon. </claim-text></claim><claim id="clm-0014" num="14"><claim-text>14. The method of claim 13, further comprising forming a silicon film in the opening. </claim-text></claim><claim id="clm-0015" num="15"><claim-text>15. The method of claim 13, further comprising forming a conductive gate adjacent to each of the portions of doped polysilicon. </claim-text></claim><claim id="clm-0016" num="16"><claim-text>16. An apparatus comprising: </claim-text><claim-text> a silicon film; </claim-text><claim-text> a first charge storage structure at least partially surrounding the silicon film at a first location; </claim-text><claim-text> a second charge storage structure at least partially surrounding the silicon film at a second location; and </claim-text><claim-text> a dielectric between the first charge storage structure and the silicon film, and between the second charge storage structure and the silicon film. <!-- EPO <DP n="21"/>--> </claim-text></claim><claim id="clm-0017" num="17"><claim-text>17. The apparatus of claim 16, wherein the silicon film is about 3 to about 15 nanometers thick to provide a channel to a plurality of charge storage transistors in a NAND string, wherein a first one of the charge storage transistors comprises the first charge storage structure and at least a portion of a first word line and wherein a second one of the charge storage transistors comprises the second charge storage structure and at least a portion of a second word line. </claim-text></claim><claim id="clm-0018" num="18"><claim-text>18. The apparatus of claim 16, further comprising a conductive word line at least partially surrounding the first charge storage structure. </claim-text></claim><claim id="clm-0019" num="19"><claim-text>19. The apparatus of claim 18, further comprising an IGD between the first charge storage structure and the word line. </claim-text></claim><claim id="clm-0020" num="20"><claim-text>20. The apparatus of claim 16, wherein the dielectric comprises a tunneling dielectric. </claim-text></claim><claim id="clm-0021" num="21"><claim-text>21. The apparatus of claim 16, wherein a cross-section of the silicon film is U-shaped. </claim-text></claim><claim id="clm-0022" num="22"><claim-text>22. The apparatus of claim 20, further comprising an isolation dielectric between the first charge storage structure and the second charge storage structure. </claim-text></claim><claim id="clm-0023" num="23"><claim-text>23. The apparatus of claim 16, wherein the first charge storage structure comprises a ring of doped polysilicon around the silicon film at the first location. </claim-text></claim><claim id="clm-0024" num="24"><claim-text>24. The apparatus of claim 23, wherein the dielectric comprises a tunneling dielectric, and further comprises an inter-gate dielectric (IGD) at least partially surrounding the ring of doped polysilicon. </claim-text></claim><claim id="clm-0025" num="25"><claim-text>25. The apparatus of claim 24, further comprising a word line at least partially surrounding the ring of doped polysilicon, wherein the IGD is between the word line and the ring of doped polysilicon. <!-- EPO <DP n="22"/>--> </claim-text></claim><claim id="clm-0026" num="26"><claim-text>26. The method of claim 8, wherein forming silicon in the vertical opening comprises forming silicon in a U-shaped pipe, wherein a portion of the U-shaped pipe comprises the vertical opening. </claim-text></claim><claim id="clm-0027" num="27"><claim-text>27. An apparatus comprising: </claim-text><claim-text> silicon film extending through an opening in a pair of first dielectrics; a polysilicon gate at least partially surrounding the silicon film between the pair of first dielectrics; </claim-text><claim-text> a second dielectric between the polysilicon gate and the silicon film; and a third dielectric between the polysilicon gate and a control gate. </claim-text></claim><claim id="clm-0028" num="28"><claim-text>28. The apparatus of claim 27, wherein: </claim-text><claim-text> the pair of first dielectrics comprise a pair of tiers of silicon dioxide; the second dielectric comprises silicon dioxide or silicon nitride; and the third dielectric comprises silicon dioxide, silicon nitride and silicon dioxide. </claim-text></claim><claim id="clm-0029" num="29"><claim-text>29. The apparatus of claim 27, wherein the silicon film is about 3 to about 15 nanometers thick. </claim-text></claim><claim id="clm-0030" num="30"><claim-text>30. The apparatus of claim 27, wherein the polysilicon gate comprises p-type polysilicon, n-type polysilicon, or undoped polysilicon. </claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
