
   Number of wires:             239978
   Number of wire bits:         239983
   Number of public wires:       89801
   Number of public wire bits:   89806
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             232709
     CLK_BUF                         1
     DFFRE                       87354
     I_BUF                          13
     LUT2                         2984
     LUT3                         2507
     LUT4                         3590
     LUT5                        82646
     LUT6                        53611
     O_BUF                           2
     TDP_RAM36K                      1

 --------------------------
   Removed assigns : 7190
   Removed wires   : 7233
   Removed cells   : 0
 --------------------------
After cleanup :

11.339. Printing statistics.

=== pairing ===

   Number of wires:             232788
   Number of wire bits:         232793
   Number of public wires:       85018
   Number of public wire bits:   85023
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             232709
     CLK_BUF                         1
     DFFRE                       87354
     I_BUF                          13
     LUT2                         2984
     LUT3                         2507
     LUT4                         3590
     LUT5                        82646
     LUT6                        53611
     O_BUF                           2
     TDP_RAM36K                      1


Total time for 'obs_clean' ...   
 [13.41 sec.]

11.340. Executing SPLITNETS pass (splitting up multi-bit signals).

11.341. Executing HIERARCHY pass (managing design hierarchy).

11.341.1. Analyzing design hierarchy..
Top module:  \pairing

11.341.2. Analyzing design hierarchy..
Top module:  \pairing
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

11.342. Printing statistics.

=== pairing ===

   Number of wires:             232788
   Number of wire bits:         232793
   Number of public wires:       85018
   Number of public wire bits:   85023
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             232709
     CLK_BUF                         1
     DFFRE                       87354
     I_BUF                          13
     LUT2                         2984
     LUT3                         2507
     LUT4                         3590
     LUT5                        82646
     LUT6                        53611
     O_BUF                           2
     TDP_RAM36K                      1

   Number of LUTs:               145338
   Number of REGs:               87354
   Number of CARRY ADDERs:           0

ERROR: Final netlist LUTs number [145338] exceeds '-max_lut' specified value [17472].
ERROR: SYN: Design tiny_tate_bilinear_pairing Synthesis failed
Design tiny_tate_bilinear_pairing Synthesis failed
    while executing
"synthesize delay"
    (file "../raptor_tcl.tcl" line 15)
