/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [21:0] _00_;
  reg [11:0] _01_;
  reg [4:0] _02_;
  reg [2:0] _03_;
  wire [17:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire [19:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [7:0] celloutsig_0_42z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [13:0] celloutsig_0_45z;
  wire [3:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_50z;
  wire [18:0] celloutsig_0_53z;
  wire [2:0] celloutsig_0_54z;
  wire [3:0] celloutsig_0_57z;
  wire [7:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_63z;
  wire [5:0] celloutsig_0_64z;
  wire [3:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire [29:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [21:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _01_ <= 12'h000;
    else _01_ <= in_data[134:123];
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_1_1z[3:1], celloutsig_1_3z, celloutsig_1_4z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_1z[4:2];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 22'h000000;
    else _00_ <= { celloutsig_0_0z[15:12], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[27:10] % { 1'h1, in_data[48:32] };
  assign celloutsig_0_25z = _00_[2:0] % { 1'h1, _03_[0], celloutsig_0_4z };
  assign celloutsig_0_26z = celloutsig_0_8z[17:14] % { 1'h1, celloutsig_0_16z[5:3] };
  assign celloutsig_0_27z = _00_[10:8] % { 1'h1, celloutsig_0_22z[5:4] };
  assign celloutsig_0_30z = { celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_17z } % { 1'h1, celloutsig_0_12z[2:1], celloutsig_0_11z };
  assign celloutsig_0_32z = _00_[18:9] % { 1'h1, celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_18z };
  assign celloutsig_0_33z = { celloutsig_0_22z[9:1], celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_24z } % { 1'h1, celloutsig_0_24z[3], celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_0_36z = celloutsig_0_25z % { 1'h1, celloutsig_0_23z[3:2] };
  assign celloutsig_0_40z = celloutsig_0_7z[4:1] % { 1'h1, _03_[1:0], celloutsig_0_4z };
  assign celloutsig_0_42z = { celloutsig_0_26z, celloutsig_0_29z, _03_ } % { 1'h1, celloutsig_0_0z[1], celloutsig_0_38z, celloutsig_0_11z, _03_, celloutsig_0_18z };
  assign celloutsig_0_43z = { celloutsig_0_40z[2], celloutsig_0_38z, celloutsig_0_36z, celloutsig_0_3z } % { 1'h1, celloutsig_0_8z[13:11], celloutsig_0_31z, celloutsig_0_31z };
  assign celloutsig_0_45z = { celloutsig_0_32z, celloutsig_0_40z } % { 1'h1, _00_[15:13], _03_, celloutsig_0_23z, celloutsig_0_11z };
  assign celloutsig_0_46z = { celloutsig_0_32z[8:6], celloutsig_0_28z } % { 1'h1, celloutsig_0_45z[9:7] };
  assign celloutsig_0_49z = celloutsig_0_36z % { 1'h1, celloutsig_0_30z[2], celloutsig_0_14z };
  assign celloutsig_0_50z = { celloutsig_0_0z[13:12], celloutsig_0_43z, celloutsig_0_38z, celloutsig_0_36z, celloutsig_0_47z, celloutsig_0_5z } % { 1'h1, celloutsig_0_8z[7:5], celloutsig_0_26z, celloutsig_0_23z };
  assign celloutsig_0_53z = { celloutsig_0_36z[2], celloutsig_0_1z, celloutsig_0_40z, celloutsig_0_34z } % { 1'h1, _00_[19:7], celloutsig_0_6z, celloutsig_0_44z };
  assign celloutsig_0_54z = _00_[14:12] % { 1'h1, celloutsig_0_32z[8:7] };
  assign celloutsig_0_57z = { celloutsig_0_54z, celloutsig_0_39z } % { 1'h1, celloutsig_0_49z };
  assign celloutsig_0_59z = { celloutsig_0_53z[16:11], celloutsig_0_19z, celloutsig_0_21z } % { 1'h1, celloutsig_0_42z[6:1], celloutsig_0_37z };
  assign celloutsig_0_63z = { celloutsig_0_33z[13:6], celloutsig_0_39z, celloutsig_0_39z } % { 1'h1, celloutsig_0_22z[8:0] };
  assign celloutsig_0_64z = { celloutsig_0_50z[3:2], celloutsig_0_57z } % { 1'h1, celloutsig_0_59z[0], celloutsig_0_46z };
  assign celloutsig_1_1z = _01_[7:3] % { 1'h1, in_data[166:163] };
  assign celloutsig_1_2z = in_data[119:116] % { 1'h1, celloutsig_1_1z[2:0] };
  assign celloutsig_0_6z = { celloutsig_0_0z[10], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z } % { 1'h1, celloutsig_0_0z[2], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_5z = in_data[180:178] % { 1'h1, in_data[115:114] };
  assign celloutsig_1_6z = { celloutsig_1_2z[2:1], celloutsig_1_1z, celloutsig_1_4z } % { 1'h1, celloutsig_1_2z[2:1], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_7z = { _01_[4:0], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, _01_ } % { 1'h1, celloutsig_1_6z[2:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_8z = celloutsig_1_7z[21:15] % { 1'h1, celloutsig_1_6z[4:1], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_0z[16:4], celloutsig_0_3z } % { 1'h1, celloutsig_0_1z[7:0], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_12z = { celloutsig_1_7z[14:9], celloutsig_1_10z } % { 1'h1, in_data[99:97], celloutsig_1_5z };
  assign celloutsig_1_14z = celloutsig_1_7z[13:1] % { 1'h1, celloutsig_1_7z[15:12], celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_1_16z = { celloutsig_1_12z[4:2], celloutsig_1_2z, _01_, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, _02_[3], _02_, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_1_17z = celloutsig_1_14z[7:5] % { 1'h1, _02_[0], celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_16z[4:0], celloutsig_1_1z } % { 1'h1, celloutsig_1_14z[8:0] };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_7z } % { 1'h1, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[22:10] % { 1'h1, celloutsig_0_0z[14:3] };
  assign celloutsig_0_12z = celloutsig_0_8z[16:11] % { 1'h1, celloutsig_0_7z[3:0], celloutsig_0_9z };
  assign celloutsig_0_15z = in_data[9:6] % { 1'h1, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_16z = in_data[19:13] % { 1'h1, in_data[16:11] };
  assign celloutsig_0_22z = celloutsig_0_8z[17:8] % { 1'h1, celloutsig_0_1z[10:2] };
  assign celloutsig_0_23z = celloutsig_0_1z[12:7] % { 1'h1, celloutsig_0_1z[10:6] };
  assign celloutsig_0_24z = { celloutsig_0_0z[16:15], celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_5z } % { 1'h1, celloutsig_0_15z[2:0], celloutsig_0_4z };
  assign celloutsig_0_28z = ~((celloutsig_0_16z[3] & celloutsig_0_15z[0]) | (celloutsig_0_11z & celloutsig_0_11z));
  assign celloutsig_0_29z = ~((celloutsig_0_3z & celloutsig_0_28z) | (celloutsig_0_26z[0] & celloutsig_0_16z[1]));
  assign celloutsig_0_3z = ~((_00_[1] & in_data[4]) | (celloutsig_0_1z[12] & _00_[8]));
  assign celloutsig_0_31z = ~((celloutsig_0_7z[0] & celloutsig_0_16z[3]) | (celloutsig_0_11z & celloutsig_0_3z));
  assign celloutsig_0_34z = ~((celloutsig_0_18z & celloutsig_0_8z[14]) | (celloutsig_0_4z & _00_[12]));
  assign celloutsig_0_35z = ~((celloutsig_0_23z[5] & celloutsig_0_14z) | (celloutsig_0_7z[0] & celloutsig_0_25z[2]));
  assign celloutsig_0_37z = ~((celloutsig_0_18z & celloutsig_0_30z[2]) | (celloutsig_0_12z[4] & celloutsig_0_3z));
  assign celloutsig_0_38z = ~((celloutsig_0_0z[0] & celloutsig_0_7z[2]) | (celloutsig_0_22z[5] & celloutsig_0_26z[0]));
  assign celloutsig_0_39z = ~((celloutsig_0_8z[14] & celloutsig_0_34z) | (celloutsig_0_27z[2] & celloutsig_0_23z[3]));
  assign celloutsig_0_41z = ~((celloutsig_0_35z & celloutsig_0_3z) | (celloutsig_0_24z[0] & celloutsig_0_29z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z[4] & celloutsig_0_3z) | (_00_[17] & celloutsig_0_1z[8]));
  assign celloutsig_0_44z = ~((celloutsig_0_40z[2] & celloutsig_0_34z) | (celloutsig_0_41z & celloutsig_0_35z));
  assign celloutsig_0_47z = ~((celloutsig_0_6z[0] & celloutsig_0_21z) | (in_data[25] & celloutsig_0_40z[1]));
  assign celloutsig_0_5z = ~((celloutsig_0_0z[1] & celloutsig_0_3z) | (celloutsig_0_4z & _00_[12]));
  assign celloutsig_1_3z = ~((in_data[113] & in_data[179]) | (celloutsig_1_1z[2] & celloutsig_1_2z[0]));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_1z[1]) | (_01_[5] & celloutsig_1_3z));
  assign celloutsig_1_10z = ~((_02_[4] & _02_[4]) | (_02_[2] & _01_[9]));
  assign celloutsig_1_11z = ~((celloutsig_1_10z & celloutsig_1_5z[2]) | (celloutsig_1_6z[4] & celloutsig_1_7z[0]));
  assign celloutsig_1_13z = ~((_01_[7] & celloutsig_1_12z[4]) | (in_data[169] & celloutsig_1_7z[21]));
  assign celloutsig_1_19z = ~((celloutsig_1_17z[0] & celloutsig_1_3z) | (celloutsig_1_17z[0] & _01_[11]));
  assign celloutsig_0_9z = ~((celloutsig_0_0z[6] & celloutsig_0_7z[6]) | (celloutsig_0_4z & celloutsig_0_1z[4]));
  assign celloutsig_0_10z = ~((celloutsig_0_8z[1] & _00_[8]) | (celloutsig_0_4z & celloutsig_0_1z[10]));
  assign celloutsig_0_11z = ~((celloutsig_0_5z & in_data[9]) | (celloutsig_0_10z & celloutsig_0_6z[2]));
  assign celloutsig_0_14z = ~((celloutsig_0_11z & _03_[1]) | (celloutsig_0_0z[14] & celloutsig_0_10z));
  assign celloutsig_0_17z = ~((celloutsig_0_3z & celloutsig_0_14z) | (celloutsig_0_8z[13] & celloutsig_0_1z[10]));
  assign celloutsig_0_18z = ~((celloutsig_0_17z & celloutsig_0_16z[3]) | (celloutsig_0_12z[5] & _03_[1]));
  assign celloutsig_0_19z = ~((celloutsig_0_15z[0] & celloutsig_0_12z[0]) | (celloutsig_0_9z & celloutsig_0_11z));
  assign celloutsig_0_21z = ~((celloutsig_0_9z & celloutsig_0_10z) | (celloutsig_0_16z[1] & celloutsig_0_7z[2]));
  assign { out_data[137:128], out_data[96], out_data[41:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
