WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500197 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000342 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250527 cumulative IPC: 4 (Simulation time: 00 hr 00 min 49 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250527 cumulative IPC: 4 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 9586814 heartbeat IPC: 2.18 cumulative IPC: 1.499 (Simulation time: 00 hr 01 min 06 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_29.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 13561831 heartbeat IPC: 2.516 cumulative IPC: 2.052 (Simulation time: 00 hr 01 min 33 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 17287490 heartbeat IPC: 2.684 cumulative IPC: 2.265 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 21465851 heartbeat IPC: 2.393 cumulative IPC: 2.3 (Simulation time: 00 hr 02 min 27 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_29.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 25561569 heartbeat IPC: 2.442 cumulative IPC: 2.33 (Simulation time: 00 hr 02 min 54 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 29271239 heartbeat IPC: 2.696 cumulative IPC: 2.389 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 33154561 heartbeat IPC: 2.575 cumulative IPC: 2.416 (Simulation time: 00 hr 03 min 47 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_29.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 37523452 heartbeat IPC: 2.289 cumulative IPC: 2.398 (Simulation time: 00 hr 04 min 15 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 41238260 heartbeat IPC: 2.692 cumulative IPC: 2.429 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 44771654 heartbeat IPC: 2.83 cumulative IPC: 2.466 (Simulation time: 00 hr 05 min 07 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_29.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 41375406 cumulative IPC: 2.417 (Simulation time: 00 hr 05 min 23 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 41375406 cumulative IPC: 2.417 (Simulation time: 00 hr 05 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_29.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.417 instructions: 100000001 cycles: 41375406
CPU 0 Branch Prediction Accuracy: 95.6% MPKI: 6.932 Average ROB Occupancy at Mispredict: 45.54
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00761
BRANCH_INDIRECT: 3.5
BRANCH_CONDITIONAL: 3.24
BRANCH_DIRECT_CALL: 0.00679
BRANCH_INDIRECT_CALL: 0.171
BRANCH_RETURN: 0.00317

LLC TOTAL        ACCESS:     112194 HIT:      84449 MISS:      27745
LLC LOAD         ACCESS:      90542 HIT:      65801 MISS:      24741
LLC RFO          ACCESS:       3905 HIT:       2709 MISS:       1196
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      12166 HIT:      12125 MISS:         41
LLC TRANSLATION  ACCESS:       5581 HIT:       3814 MISS:       1767
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 143.2 cycles
cpu0_DTLB TOTAL        ACCESS:   23212773 HIT:   23047437 MISS:     165336
cpu0_DTLB LOAD         ACCESS:   23212773 HIT:   23047437 MISS:     165336
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.834 cycles
cpu0_ITLB TOTAL        ACCESS:    1847491 HIT:    1827835 MISS:      19656
cpu0_ITLB LOAD         ACCESS:    1847491 HIT:    1827835 MISS:      19656
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.84 cycles
cpu0_L1D TOTAL        ACCESS:   32889187 HIT:   32694860 MISS:     194327
cpu0_L1D LOAD         ACCESS:   15876104 HIT:   15706325 MISS:     169779
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   17003613 HIT:   16987634 MISS:      15979
cpu0_L1D TRANSLATION  ACCESS:       9470 HIT:        901 MISS:       8569
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 31.16 cycles
cpu0_L1I TOTAL        ACCESS:    2009907 HIT:    1840054 MISS:     169853
cpu0_L1I LOAD         ACCESS:    2009907 HIT:    1840054 MISS:     169853
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.87 cycles
cpu0_L2C TOTAL        ACCESS:     275721 HIT:     175448 MISS:     100273
cpu0_L2C LOAD         ACCESS:     239874 HIT:     149332 MISS:      90542
cpu0_L2C RFO          ACCESS:       6849 HIT:       2944 MISS:       3905
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      20439 HIT:      20194 MISS:        245
cpu0_L2C TRANSLATION  ACCESS:       8559 HIT:       2978 MISS:       5581
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 59.85 cycles
cpu0_STLB TOTAL        ACCESS:     125073 HIT:     116695 MISS:       8378
cpu0_STLB LOAD         ACCESS:     125073 HIT:     116695 MISS:       8378
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 91.84 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7775
  ROW_BUFFER_MISS:      19929
 AVG DBUS CONGESTED CYCLE: 3.693
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        806
  FULL:       1523
