# Sverilog_IEEE_1800_2012
I use this repository to publish my results on the  Standard 1800-2012 for SystemVerilog, Unified Hardware Design, Specification, and Verification Language 
