<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス BaseCPU</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>クラス BaseCPU</h1><!-- doxytag: class="BaseCPU" -->
<p><code>#include &lt;<a class="el" href="cpu__dummy_8hh_source.html">cpu_dummy.hh</a>&gt;</code></p>
<div class="dynheader">
BaseCPUに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classBaseCPU.gif" usemap="#BaseCPU_map" alt=""/>
  <map id="BaseCPU_map" name="BaseCPU_map">
<area href="classBaseKvmCPU.html" alt="BaseKvmCPU" shape="rect" coords="167,56,324,80"/>
<area href="classBaseKvmCPU_1_1BaseKvmCPU.html" alt="BaseKvmCPU" shape="rect" coords="167,112,324,136"/>
<area href="classBaseO3CPU.html" alt="BaseO3CPU" shape="rect" coords="167,168,324,192"/>
<area href="classBaseSimpleCPU.html" alt="BaseSimpleCPU" shape="rect" coords="167,224,324,248"/>
<area href="classCheckerCPU.html" alt="CheckerCPU" shape="rect" coords="167,280,324,304"/>
<area href="classInOrderCPU.html" alt="InOrderCPU" shape="rect" coords="167,336,324,360"/>
<area href="classInOrderCPU_1_1InOrderCPU.html" alt="InOrderCPU" shape="rect" coords="167,392,324,416"/>
<area href="classOzoneChecker_1_1OzoneChecker.html" alt="OzoneChecker" shape="rect" coords="167,448,324,472"/>
<area href="classOzoneCPU.html" alt="OzoneCPU&lt; Impl &gt;" shape="rect" coords="167,504,324,528"/>
<area href="classOzoneCPU_1_1DerivOzoneCPU.html" alt="DerivOzoneCPU" shape="rect" coords="167,560,324,584"/>
<area href="classOzoneCPU.html" alt="OzoneCPU&lt; OzoneImpl &gt;" shape="rect" coords="167,616,324,640"/>
<area href="classOzoneCPU.html" alt="OzoneCPU&lt; SimpleImpl &gt;" shape="rect" coords="167,672,324,696"/>
<area href="classSimpleOzoneCPU_1_1SimpleOzoneCPU.html" alt="SimpleOzoneCPU" shape="rect" coords="167,728,324,752"/>
</map>
 </div>
</div>

<p><a href="classBaseCPU-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU_1_1BaseCPU.html">BaseCPU</a></td></tr>
<tr><td colspan="2"><h2>Static Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a3dc27039752f525298c687220bcf26c2">numSimulatedInsts</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a24f07c8c3ace9a4eaf5679ae790106ea">numSimulatedOps</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a75101f8aee74078c8c3c1d1f3617f7cc">wakeup</a> ()</td></tr>
<tr><td colspan="2"><h2>Public 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#aaed212049a9dd45ea37d46403a76713a">default_tracer</a> = ExeTracer()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">chose ISA section decide import file  <a href="#aaed212049a9dd45ea37d46403a76713a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a7834205597f6fdfa3801594ba899afcb">isa_class</a> = AlphaISA</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ab737471139f5a296e5b26e8a0e1b0744">system</a> = Param.System(Parent.any, &quot;system object&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">initialize section  <a href="#ab737471139f5a296e5b26e8a0e1b0744"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a367f5d07843a54b9454fa6f733fd6d50">cpu_id</a> = Param.Int(-1, &quot;CPU identifier&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a15fdecad084e8c7e04ac559e4636c87d">socket_id</a> = Param.Unsigned(0, &quot;Physical Socket identifier&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#aac03a586f9fcb28bcbe8c3721888fa93">numThreads</a> = Param.Unsigned(1, &quot;number of HW thread contexts&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ac5000747a59175f68c1efa108516eb16">function_trace</a> = Param.Bool(False, &quot;Enable function trace&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ad9ee026563aba78102ce184249738572">function_trace_start</a> = <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Param.Tick</a>(0, &quot;Tick to start function trace&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ad79de7771e2fdfe4aa9ba3d4f7e6972c">checker</a> = Param.BaseCPU(NULL, &quot;checker CPU&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a6f7595c08ddf31d6a8646b0e14b28c46">do_checkpoint_insts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a110e001546710f99adde87d1746e9c49">do_statistics_insts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a02161747f06d401b8553ce7a53854005">profile</a> = Param.Latency('0ns', &quot;trace the kernel stack&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#aa517e445b968db5f6e09649460450220">do_quiesce</a> = Param.Bool(True, &quot;enable quiesce instructions&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a73d872f4e6fdf59531004dac33e2cd93">workload</a> = VectorParam.Process([], &quot;processes to run&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a6be3ef152e982fb57e224c4a32a431b7">dtb</a> = Param.SparcTLB(SparcTLB(), &quot;Data TLB&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">choose inline that I chose dtb,itb is Data and Instructino TLB.  <a href="#a6be3ef152e982fb57e224c4a32a431b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a05093b507c1f741f2150103b12ac7056">itb</a> = Param.SparcTLB(SparcTLB(), &quot;Instruction TLB&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a6d1804c8bb7cb5ff7f700541100052c4">isa</a> = VectorParam.SparcISA([ <a class="el" href="classBaseCPU.html#a7834205597f6fdfa3801594ba899afcb">isa_class</a>() ], &quot;ISA instance&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a3efa5b96277fd1a9947fc495f93d81aa">istage2_mmu</a> = Param.ArmStage2MMU(ArmStage2IMMU(), &quot;Stage 2 trans&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a75d388d574fc0e0122be1d7167cba0d3">dstage2_mmu</a> = Param.ArmStage2MMU(ArmStage2DMMU(), &quot;Stage 2 trans&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a2d5c6392dac36249566c6dd1ab1629cd">UnifiedTLB</a> = Param.Bool(True, &quot;Is this a Unified TLB?&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a5baeef1affeb41d3e04f0d3450d48f0c">max_insts_all_threads</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#afa4e8faf201b5d5e4da394405ee84805">max_insts_any_thread</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a30fe1902651549f6e2fe15e9e1431614">simpoint_start_insts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a1ae95047fbaf997fcce9b1fce56e33c8">max_loads_all_threads</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#af0e664a8b890f123dd471b9d8f16aa69">max_loads_any_thread</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a1446cbc3c813038b4583bfa7ee8cab43">progress_interval</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a121f751814e1a758b12f22303623a3f2">switched_out</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a7deba7e62c47a4cf4b9f5516fad8b175">tracer</a> = Param.InstTracer(<a class="el" href="classBaseCPU.html#aaed212049a9dd45ea37d46403a76713a">default_tracer</a>, &quot;Instruction <a class="el" href="classBaseCPU.html#a7deba7e62c47a4cf4b9f5516fad8b175">tracer</a>&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ada744b98d4371502b5cb7c4f036f1344">icache_port</a> = <a class="el" href="classMasterPort.html">MasterPort</a>(&quot;Instruction <a class="el" href="classPort.html">Port</a>&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a9c199cadc0aca1c84868beea5d4402e7">dcache_port</a> = <a class="el" href="classMasterPort.html">MasterPort</a>(&quot;Data <a class="el" href="classPort.html">Port</a>&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#afb28c1e93e4392feb92bba3a13860de6">interrupts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a91279baac0a912d72511088f03022a74">apic_clk_domain</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a6a2f1113123f35e7b40563253458e1bc">icache</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a14fe98d2073e51d9684da721ccee155d">dcache</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ae92a283dea4788c5640b1c3714fc358f">icache_port</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#adc175e76d2117b4ce568744b06f0b7f3">dcache_port</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a37c8156fb7e91e4bb9bc8beeb4333d40">itb_walker_cache</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a62486d185ddea16fa00d4d02f5c39c98">dtb_walker_cache</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ac92952e9e23988d0e47b6c41632f9795">itb_walker_cache_bus</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a59d7ecff5cf16aa1030de804e2ce2933">dtb_walker_cache_bus</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a93e5e48e5669646bc5b83b93fafe6a22">toL2Bus</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a9d82c31af4135d722ed9d50479787e9a">l2cache</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a39929ad490826f819b29d55d6a5f1fb3">isa</a></td></tr>
<tr><td colspan="2"><h2>Private 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">list&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a57e86fee16346e0c872def95c935bfea">_cached_ports</a> = ['<a class="el" href="classBaseCPU.html#ada744b98d4371502b5cb7c4f036f1344">icache_port</a>', '<a class="el" href="classBaseCPU.html#a9c199cadc0aca1c84868beea5d4402e7">dcache_port</a>']</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">list&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a84566b9e98570dae181d316412668254">_uncached_slave_ports</a> = []</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">I use MIPS.  <a href="#a84566b9e98570dae181d316412668254"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">list&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#aa1ea0760d8eaf6d9205060618f4ba032">_uncached_master_ports</a> = []</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a466be9cc0cce279e1a60edb036677ef9">_cached_ports</a></td></tr>
</table>
<hr/><h2>関数</h2>
<a class="anchor" id="a3dc27039752f525298c687220bcf26c2"></a><!-- doxytag: member="BaseCPU::numSimulatedInsts" ref="a3dc27039752f525298c687220bcf26c2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int numSimulatedInsts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00048"></a>00048 { <span class="keywordflow">return</span> 0; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a24f07c8c3ace9a4eaf5679ae790106ea"></a><!-- doxytag: member="BaseCPU::numSimulatedOps" ref="a24f07c8c3ace9a4eaf5679ae790106ea" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int numSimulatedOps </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00049"></a>00049 { <span class="keywordflow">return</span> 0; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a75101f8aee74078c8c3c1d1f3617f7cc"></a><!-- doxytag: member="BaseCPU::wakeup" ref="a75101f8aee74078c8c3c1d1f3617f7cc" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void wakeup </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheckerCPU.html#ae674290a26ecbd622c5160e38e8a4fe9">CheckerCPU</a>, <a class="el" href="classInOrderCPU.html#ae674290a26ecbd622c5160e38e8a4fe9">InOrderCPU</a>, <a class="el" href="classBaseKvmCPU.html#ae674290a26ecbd622c5160e38e8a4fe9">BaseKvmCPU</a>, <a class="el" href="classFullO3CPU.html#ae674290a26ecbd622c5160e38e8a4fe9">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classOzoneCPU.html#ae674290a26ecbd622c5160e38e8a4fe9">OzoneCPU&lt; Impl &gt;</a>, <a class="el" href="classBaseSimpleCPU.html#ae674290a26ecbd622c5160e38e8a4fe9">BaseSimpleCPU</a>, <a class="el" href="classFullO3CPU.html#ae674290a26ecbd622c5160e38e8a4fe9">FullO3CPU&lt; O3CPUImpl &gt;</a>, <a class="el" href="classOzoneCPU.html#ae674290a26ecbd622c5160e38e8a4fe9">OzoneCPU&lt; OzoneImpl &gt;</a>, と <a class="el" href="classOzoneCPU.html#ae674290a26ecbd622c5160e38e8a4fe9">OzoneCPU&lt; SimpleImpl &gt;</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00050"></a>00050 { ; }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a466be9cc0cce279e1a60edb036677ef9"></a><!-- doxytag: member="BaseCPU::_cached_ports" ref="a466be9cc0cce279e1a60edb036677ef9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#a57e86fee16346e0c872def95c935bfea">_cached_ports</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a57e86fee16346e0c872def95c935bfea"></a><!-- doxytag: member="BaseCPU::_cached_ports" ref="a57e86fee16346e0c872def95c935bfea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">list <a class="el" href="classBaseCPU.html#a57e86fee16346e0c872def95c935bfea">_cached_ports</a> = ['<a class="el" href="classBaseCPU.html#ada744b98d4371502b5cb7c4f036f1344">icache_port</a>', '<a class="el" href="classBaseCPU.html#a9c199cadc0aca1c84868beea5d4402e7">dcache_port</a>']<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa1ea0760d8eaf6d9205060618f4ba032"></a><!-- doxytag: member="BaseCPU::_uncached_master_ports" ref="aa1ea0760d8eaf6d9205060618f4ba032" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">list <a class="el" href="classBaseCPU.html#aa1ea0760d8eaf6d9205060618f4ba032">_uncached_master_ports</a> = []<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a84566b9e98570dae181d316412668254"></a><!-- doxytag: member="BaseCPU::_uncached_slave_ports" ref="a84566b9e98570dae181d316412668254" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">list <a class="el" href="classBaseCPU.html#a84566b9e98570dae181d316412668254">_uncached_slave_ports</a> = []<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I use MIPS. </p>
<p>kannkeinai </p>

</div>
</div>
<a class="anchor" id="a91279baac0a912d72511088f03022a74"></a><!-- doxytag: member="BaseCPU::apic_clk_domain" ref="a91279baac0a912d72511088f03022a74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#a91279baac0a912d72511088f03022a74">apic_clk_domain</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad79de7771e2fdfe4aa9ba3d4f7e6972c"></a><!-- doxytag: member="BaseCPU::checker" ref="ad79de7771e2fdfe4aa9ba3d4f7e6972c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#ad79de7771e2fdfe4aa9ba3d4f7e6972c">checker</a> = Param.BaseCPU(NULL, &quot;checker CPU&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classFullO3CPU.html#a85ab02c76c80bbfce7b3ce7981c55f68">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classOzoneCPU.html#af07b45c0b87d6672f4066d2c189013f9">OzoneCPU&lt; Impl &gt;</a>, <a class="el" href="classBaseSimpleCPU.html#aaa7fb8cd1a26ae3d37471b17ac031f73">BaseSimpleCPU</a>, <a class="el" href="classFullO3CPU.html#a85ab02c76c80bbfce7b3ce7981c55f68">FullO3CPU&lt; O3CPUImpl &gt;</a>, <a class="el" href="classOzoneCPU.html#af07b45c0b87d6672f4066d2c189013f9">OzoneCPU&lt; OzoneImpl &gt;</a>, と <a class="el" href="classOzoneCPU.html#af07b45c0b87d6672f4066d2c189013f9">OzoneCPU&lt; SimpleImpl &gt;</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a367f5d07843a54b9454fa6f733fd6d50"></a><!-- doxytag: member="BaseCPU::cpu_id" ref="a367f5d07843a54b9454fa6f733fd6d50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a367f5d07843a54b9454fa6f733fd6d50">cpu_id</a> = Param.Int(-1, &quot;CPU identifier&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classInOrderCPU.html#af34f33b8a6a96ac6ee8b68b7ecd34ba9">InOrderCPU</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a14fe98d2073e51d9684da721ccee155d"></a><!-- doxytag: member="BaseCPU::dcache" ref="a14fe98d2073e51d9684da721ccee155d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#a14fe98d2073e51d9684da721ccee155d">dcache</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adc175e76d2117b4ce568744b06f0b7f3"></a><!-- doxytag: member="BaseCPU::dcache_port" ref="adc175e76d2117b4ce568744b06f0b7f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#a9c199cadc0aca1c84868beea5d4402e7">dcache_port</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c199cadc0aca1c84868beea5d4402e7"></a><!-- doxytag: member="BaseCPU::dcache_port" ref="a9c199cadc0aca1c84868beea5d4402e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a9c199cadc0aca1c84868beea5d4402e7">dcache_port</a> = <a class="el" href="classMasterPort.html">MasterPort</a>(&quot;Data <a class="el" href="classPort.html">Port</a>&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaed212049a9dd45ea37d46403a76713a"></a><!-- doxytag: member="BaseCPU::default_tracer" ref="aaed212049a9dd45ea37d46403a76713a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#aaed212049a9dd45ea37d46403a76713a">default_tracer</a> = ExeTracer()</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>chose ISA section decide import file </p>

</div>
</div>
<a class="anchor" id="a6f7595c08ddf31d6a8646b0e14b28c46"></a><!-- doxytag: member="BaseCPU::do_checkpoint_insts" ref="a6f7595c08ddf31d6a8646b0e14b28c46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a6f7595c08ddf31d6a8646b0e14b28c46">do_checkpoint_insts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">Param.Bool(<span class="keyword">True</span>,
        <span class="stringliteral">&quot;enable checkpoint pseudo instructions&quot;</span>)
</pre></div>
</div>
</div>
<a class="anchor" id="aa517e445b968db5f6e09649460450220"></a><!-- doxytag: member="BaseCPU::do_quiesce" ref="aa517e445b968db5f6e09649460450220" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#aa517e445b968db5f6e09649460450220">do_quiesce</a> = Param.Bool(True, &quot;enable quiesce instructions&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a110e001546710f99adde87d1746e9c49"></a><!-- doxytag: member="BaseCPU::do_statistics_insts" ref="a110e001546710f99adde87d1746e9c49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a110e001546710f99adde87d1746e9c49">do_statistics_insts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">Param.Bool(<span class="keyword">True</span>,
        <span class="stringliteral">&quot;enable statistics pseudo instructions&quot;</span>)
</pre></div>
</div>
</div>
<a class="anchor" id="a75d388d574fc0e0122be1d7167cba0d3"></a><!-- doxytag: member="BaseCPU::dstage2_mmu" ref="a75d388d574fc0e0122be1d7167cba0d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a75d388d574fc0e0122be1d7167cba0d3">dstage2_mmu</a> = Param.ArmStage2MMU(ArmStage2DMMU(), &quot;Stage 2 trans&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6be3ef152e982fb57e224c4a32a431b7"></a><!-- doxytag: member="BaseCPU::dtb" ref="a6be3ef152e982fb57e224c4a32a431b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a6be3ef152e982fb57e224c4a32a431b7">dtb</a> = Param.SparcTLB(SparcTLB(), &quot;Data TLB&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>choose inline that I chose dtb,itb is Data and Instructino TLB. </p>

<p><a class="el" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78">CheckerCPU</a>, <a class="el" href="classFullO3CPU.html#ad2fd039621f87592c4b344d4f8948e78">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classOzoneCPU.html#ad2fd039621f87592c4b344d4f8948e78">OzoneCPU&lt; Impl &gt;</a>, <a class="el" href="classFullO3CPU.html#ad2fd039621f87592c4b344d4f8948e78">FullO3CPU&lt; O3CPUImpl &gt;</a>, <a class="el" href="classOzoneCPU.html#ad2fd039621f87592c4b344d4f8948e78">OzoneCPU&lt; OzoneImpl &gt;</a>, と <a class="el" href="classOzoneCPU.html#ad2fd039621f87592c4b344d4f8948e78">OzoneCPU&lt; SimpleImpl &gt;</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a62486d185ddea16fa00d4d02f5c39c98"></a><!-- doxytag: member="BaseCPU::dtb_walker_cache" ref="a62486d185ddea16fa00d4d02f5c39c98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#a62486d185ddea16fa00d4d02f5c39c98">dtb_walker_cache</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a59d7ecff5cf16aa1030de804e2ce2933"></a><!-- doxytag: member="BaseCPU::dtb_walker_cache_bus" ref="a59d7ecff5cf16aa1030de804e2ce2933" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#a59d7ecff5cf16aa1030de804e2ce2933">dtb_walker_cache_bus</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5000747a59175f68c1efa108516eb16"></a><!-- doxytag: member="BaseCPU::function_trace" ref="ac5000747a59175f68c1efa108516eb16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#ac5000747a59175f68c1efa108516eb16">function_trace</a> = Param.Bool(False, &quot;Enable function trace&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9ee026563aba78102ce184249738572"></a><!-- doxytag: member="BaseCPU::function_trace_start" ref="ad9ee026563aba78102ce184249738572" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#ad9ee026563aba78102ce184249738572">function_trace_start</a> = <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Param.Tick</a>(0, &quot;Tick to start function trace&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a2f1113123f35e7b40563253458e1bc"></a><!-- doxytag: member="BaseCPU::icache" ref="a6a2f1113123f35e7b40563253458e1bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#a6a2f1113123f35e7b40563253458e1bc">icache</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae92a283dea4788c5640b1c3714fc358f"></a><!-- doxytag: member="BaseCPU::icache_port" ref="ae92a283dea4788c5640b1c3714fc358f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#ada744b98d4371502b5cb7c4f036f1344">icache_port</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ada744b98d4371502b5cb7c4f036f1344"></a><!-- doxytag: member="BaseCPU::icache_port" ref="ada744b98d4371502b5cb7c4f036f1344" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#ada744b98d4371502b5cb7c4f036f1344">icache_port</a> = <a class="el" href="classMasterPort.html">MasterPort</a>(&quot;Instruction <a class="el" href="classPort.html">Port</a>&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afb28c1e93e4392feb92bba3a13860de6"></a><!-- doxytag: member="BaseCPU::interrupts" ref="afb28c1e93e4392feb92bba3a13860de6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abb9c3a7eae9af33c74d2c7da98a171bd"></a><!-- doxytag: member="BaseCPU::interrupts" ref="abb9c3a7eae9af33c74d2c7da98a171bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">Param.SparcInterrupts(
                NULL, <span class="stringliteral">&quot;Interrupt Controller&quot;</span>)
</pre></div>
</div>
</div>
<a class="anchor" id="a39929ad490826f819b29d55d6a5f1fb3"></a><!-- doxytag: member="BaseCPU::isa" ref="a39929ad490826f819b29d55d6a5f1fb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#a6d1804c8bb7cb5ff7f700541100052c4">isa</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classInOrderCPU.html#aa0d8dc5e214b94342d1f730e4e34ae82">InOrderCPU</a>, <a class="el" href="classFullO3CPU.html#aa0d8dc5e214b94342d1f730e4e34ae82">FullO3CPU&lt; Impl &gt;</a>, と <a class="el" href="classFullO3CPU.html#aa0d8dc5e214b94342d1f730e4e34ae82">FullO3CPU&lt; O3CPUImpl &gt;</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a6d1804c8bb7cb5ff7f700541100052c4"></a><!-- doxytag: member="BaseCPU::isa" ref="a6d1804c8bb7cb5ff7f700541100052c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a6d1804c8bb7cb5ff7f700541100052c4">isa</a> = VectorParam.SparcISA([ <a class="el" href="classBaseCPU.html#a7834205597f6fdfa3801594ba899afcb">isa_class</a>() ], &quot;ISA instance&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classInOrderCPU.html#aa0d8dc5e214b94342d1f730e4e34ae82">InOrderCPU</a>, <a class="el" href="classFullO3CPU.html#aa0d8dc5e214b94342d1f730e4e34ae82">FullO3CPU&lt; Impl &gt;</a>, と <a class="el" href="classFullO3CPU.html#aa0d8dc5e214b94342d1f730e4e34ae82">FullO3CPU&lt; O3CPUImpl &gt;</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a7834205597f6fdfa3801594ba899afcb"></a><!-- doxytag: member="BaseCPU::isa_class" ref="a7834205597f6fdfa3801594ba899afcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#a7834205597f6fdfa3801594ba899afcb">isa_class</a> = AlphaISA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3efa5b96277fd1a9947fc495f93d81aa"></a><!-- doxytag: member="BaseCPU::istage2_mmu" ref="a3efa5b96277fd1a9947fc495f93d81aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a3efa5b96277fd1a9947fc495f93d81aa">istage2_mmu</a> = Param.ArmStage2MMU(ArmStage2IMMU(), &quot;Stage 2 trans&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a05093b507c1f741f2150103b12ac7056"></a><!-- doxytag: member="BaseCPU::itb" ref="a05093b507c1f741f2150103b12ac7056" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a05093b507c1f741f2150103b12ac7056">itb</a> = Param.SparcTLB(SparcTLB(), &quot;Instruction TLB&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheckerCPU.html#abcb37ddc11515555d8484702697bc4bb">CheckerCPU</a>, <a class="el" href="classFullO3CPU.html#abcb37ddc11515555d8484702697bc4bb">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classOzoneCPU.html#abcb37ddc11515555d8484702697bc4bb">OzoneCPU&lt; Impl &gt;</a>, <a class="el" href="classFullO3CPU.html#abcb37ddc11515555d8484702697bc4bb">FullO3CPU&lt; O3CPUImpl &gt;</a>, <a class="el" href="classOzoneCPU.html#abcb37ddc11515555d8484702697bc4bb">OzoneCPU&lt; OzoneImpl &gt;</a>, と <a class="el" href="classOzoneCPU.html#abcb37ddc11515555d8484702697bc4bb">OzoneCPU&lt; SimpleImpl &gt;</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a37c8156fb7e91e4bb9bc8beeb4333d40"></a><!-- doxytag: member="BaseCPU::itb_walker_cache" ref="a37c8156fb7e91e4bb9bc8beeb4333d40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#a37c8156fb7e91e4bb9bc8beeb4333d40">itb_walker_cache</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac92952e9e23988d0e47b6c41632f9795"></a><!-- doxytag: member="BaseCPU::itb_walker_cache_bus" ref="ac92952e9e23988d0e47b6c41632f9795" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#ac92952e9e23988d0e47b6c41632f9795">itb_walker_cache_bus</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d82c31af4135d722ed9d50479787e9a"></a><!-- doxytag: member="BaseCPU::l2cache" ref="a9d82c31af4135d722ed9d50479787e9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#a9d82c31af4135d722ed9d50479787e9a">l2cache</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5baeef1affeb41d3e04f0d3450d48f0c"></a><!-- doxytag: member="BaseCPU::max_insts_all_threads" ref="a5baeef1affeb41d3e04f0d3450d48f0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a5baeef1affeb41d3e04f0d3450d48f0c">max_insts_all_threads</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">Param.Counter(0,
        <span class="stringliteral">&quot;terminate when all threads have reached this inst count&quot;</span>)
</pre></div>
</div>
</div>
<a class="anchor" id="afa4e8faf201b5d5e4da394405ee84805"></a><!-- doxytag: member="BaseCPU::max_insts_any_thread" ref="afa4e8faf201b5d5e4da394405ee84805" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#afa4e8faf201b5d5e4da394405ee84805">max_insts_any_thread</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">Param.Counter(0,
        <span class="stringliteral">&quot;terminate when any thread reaches this inst count&quot;</span>)
</pre></div>
</div>
</div>
<a class="anchor" id="a1ae95047fbaf997fcce9b1fce56e33c8"></a><!-- doxytag: member="BaseCPU::max_loads_all_threads" ref="a1ae95047fbaf997fcce9b1fce56e33c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a1ae95047fbaf997fcce9b1fce56e33c8">max_loads_all_threads</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">Param.Counter(0,
        <span class="stringliteral">&quot;terminate when all threads have reached this load count&quot;</span>)
</pre></div>
</div>
</div>
<a class="anchor" id="af0e664a8b890f123dd471b9d8f16aa69"></a><!-- doxytag: member="BaseCPU::max_loads_any_thread" ref="af0e664a8b890f123dd471b9d8f16aa69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#af0e664a8b890f123dd471b9d8f16aa69">max_loads_any_thread</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">Param.Counter(0,
        <span class="stringliteral">&quot;terminate when any thread reaches this load count&quot;</span>)
</pre></div>
</div>
</div>
<a class="anchor" id="aac03a586f9fcb28bcbe8c3721888fa93"></a><!-- doxytag: member="BaseCPU::numThreads" ref="aac03a586f9fcb28bcbe8c3721888fa93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#aac03a586f9fcb28bcbe8c3721888fa93">numThreads</a> = Param.Unsigned(1, &quot;number of HW thread contexts&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classOzoneCPU_1_1DerivOzoneCPU.html#aac03a586f9fcb28bcbe8c3721888fa93">DerivOzoneCPU</a>, と <a class="el" href="classSimpleOzoneCPU_1_1SimpleOzoneCPU.html#aac03a586f9fcb28bcbe8c3721888fa93">SimpleOzoneCPU</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a02161747f06d401b8553ce7a53854005"></a><!-- doxytag: member="BaseCPU::profile" ref="a02161747f06d401b8553ce7a53854005" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a02161747f06d401b8553ce7a53854005">profile</a> = Param.Latency('0ns', &quot;trace the kernel stack&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1446cbc3c813038b4583bfa7ee8cab43"></a><!-- doxytag: member="BaseCPU::progress_interval" ref="a1446cbc3c813038b4583bfa7ee8cab43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a1446cbc3c813038b4583bfa7ee8cab43">progress_interval</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">Param.Frequency(<span class="stringliteral">&apos;0Hz&apos;</span>,
        <span class="stringliteral">&quot;frequency to print out the progress message&quot;</span>)
</pre></div>
</div>
</div>
<a class="anchor" id="a30fe1902651549f6e2fe15e9e1431614"></a><!-- doxytag: member="BaseCPU::simpoint_start_insts" ref="a30fe1902651549f6e2fe15e9e1431614" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a30fe1902651549f6e2fe15e9e1431614">simpoint_start_insts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">VectorParam.Counter([],
        <span class="stringliteral">&quot;starting instruction counts of simpoints&quot;</span>)
</pre></div>
</div>
</div>
<a class="anchor" id="a15fdecad084e8c7e04ac559e4636c87d"></a><!-- doxytag: member="BaseCPU::socket_id" ref="a15fdecad084e8c7e04ac559e4636c87d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a15fdecad084e8c7e04ac559e4636c87d">socket_id</a> = Param.Unsigned(0, &quot;Physical Socket identifier&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a121f751814e1a758b12f22303623a3f2"></a><!-- doxytag: member="BaseCPU::switched_out" ref="a121f751814e1a758b12f22303623a3f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a121f751814e1a758b12f22303623a3f2">switched_out</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">Param.Bool(<span class="keyword">False</span>,
        <span class="stringliteral">&quot;Leave the CPU switched out after startup (used when switching &quot;</span> \
        <span class="stringliteral">&quot;between CPU models)&quot;</span>)
</pre></div>
</div>
</div>
<a class="anchor" id="ab737471139f5a296e5b26e8a0e1b0744"></a><!-- doxytag: member="BaseCPU::system" ref="ab737471139f5a296e5b26e8a0e1b0744" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#ab737471139f5a296e5b26e8a0e1b0744">system</a> = Param.System(Parent.any, &quot;system object&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>initialize section </p>

<p><a class="el" href="classInOrderCPU.html#af27ccd765f13a4b7bd119dc7579e2746">InOrderCPU</a>, <a class="el" href="classFullO3CPU.html#af27ccd765f13a4b7bd119dc7579e2746">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classOzoneCPU.html#af27ccd765f13a4b7bd119dc7579e2746">OzoneCPU&lt; Impl &gt;</a>, <a class="el" href="classFullO3CPU.html#af27ccd765f13a4b7bd119dc7579e2746">FullO3CPU&lt; O3CPUImpl &gt;</a>, <a class="el" href="classOzoneCPU.html#af27ccd765f13a4b7bd119dc7579e2746">OzoneCPU&lt; OzoneImpl &gt;</a>, と <a class="el" href="classOzoneCPU.html#af27ccd765f13a4b7bd119dc7579e2746">OzoneCPU&lt; SimpleImpl &gt;</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a93e5e48e5669646bc5b83b93fafe6a22"></a><!-- doxytag: member="BaseCPU::toL2Bus" ref="a93e5e48e5669646bc5b83b93fafe6a22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html#a93e5e48e5669646bc5b83b93fafe6a22">toL2Bus</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7deba7e62c47a4cf4b9f5516fad8b175"></a><!-- doxytag: member="BaseCPU::tracer" ref="a7deba7e62c47a4cf4b9f5516fad8b175" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a7deba7e62c47a4cf4b9f5516fad8b175">tracer</a> = Param.InstTracer(<a class="el" href="classBaseCPU.html#aaed212049a9dd45ea37d46403a76713a">default_tracer</a>, &quot;Instruction <a class="el" href="classBaseCPU.html#a7deba7e62c47a4cf4b9f5516fad8b175">tracer</a>&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d5c6392dac36249566c6dd1ab1629cd"></a><!-- doxytag: member="BaseCPU::UnifiedTLB" ref="a2d5c6392dac36249566c6dd1ab1629cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a2d5c6392dac36249566c6dd1ab1629cd">UnifiedTLB</a> = Param.Bool(True, &quot;Is this a Unified TLB?&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a73d872f4e6fdf59531004dac33e2cd93"></a><!-- doxytag: member="BaseCPU::workload" ref="a73d872f4e6fdf59531004dac33e2cd93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classBaseCPU.html#a73d872f4e6fdf59531004dac33e2cd93">workload</a> = VectorParam.Process([], &quot;processes to run&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheckerCPU.html#a9b2cb3a230c37a5bb09eca1375e1a5bf">CheckerCPU</a>で再定義されています。</p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/null/<a class="el" href="cpu__dummy_8hh_source.html">cpu_dummy.hh</a></li>
<li>cpu/<a class="el" href="BaseCPU_8py.html">BaseCPU.py</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
