   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_SetPendingIRQ,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	NVIC_SetPendingIRQ:
  25              	.LFB98:
  26              		.file 1 "App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h"
   1:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @version  V2.10
   5:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @date     19. July 2011
   6:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
   7:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @note
   8:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
  10:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @par
  11:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
  15:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @par
  16:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
  22:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  23:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __ICCARM__ )
  24:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
  26:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  27:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  28:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  extern "C" {
  29:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
  30:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  31:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  34:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  35:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \mainpage CMSIS Cortex-M4
  36:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  37:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   It consists of:
  39:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  40:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M Core Register Definitions
  41:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M functions
  42:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M instructions
  43:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M SIMD instructions
  44:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  45:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   The CMSIS Cortex-M4 Core Peripheral Access Layer contains C and assembly functions that ease
  46:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   access to the Cortex-M Core
  47:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
  48:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  49:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  50:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   CMSIS violates following MISRA-C2004 Rules:
  51:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   
  52:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  53:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  54:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  55:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  56:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    
  58:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  59:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  60:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  61:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
  62:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  63:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  64:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  65:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  66:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  67:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  68:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This file defines all structures and symbols for CMSIS core:
  69:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - CMSIS version number
  70:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Cortex-M core
  71:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Cortex-M core Revision Number
  72:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
  73:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
  74:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  75:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  76:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  77:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  78:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB) /*!<
  79:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  80:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04)                                                       /*!<
  81:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  82:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  83:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  84:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  85:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  86:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  87:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  88:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  89:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  90:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  91:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  92:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  93:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  94:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  95:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
  96:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  97:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  98:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  99:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 100:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 101:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 102:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 103:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 104:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 105:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 106:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #else
 107:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 108:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 109:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 110:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #else
 111:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 112:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 113:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 114:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 115:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 116:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 118:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #else
 119:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 121:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 122:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #else
 123:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 124:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 125:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 126:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 127:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 130:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #else
 131:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 133:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 134:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #else
 135:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 136:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 137:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 138:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 139:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 140:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 141:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 142:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 143:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 144:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmInstr.h>                /*!< Core Instruction Access                         */
 145:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmFunc.h>                 /*!< Core Function Access                            */
 146:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cm4_simd.h>               /*!< Compiler specific SIMD Intrinsics               */
 147:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 148:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 149:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 150:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 151:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 152:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 153:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 154:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 155:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 156:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 157:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 158:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000
 159:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 160:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 161:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 162:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 163:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0
 164:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 165:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 166:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 167:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 168:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0
 169:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 170:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 171:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 172:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 173:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 174:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 175:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 176:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 177:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 178:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 179:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 180:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 181:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 182:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 183:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 184:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 185:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 186:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #else
 187:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 188:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 189:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 190:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 191:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 192:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_definitions */
 193:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 194:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 195:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 196:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 197:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 198:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 199:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 200:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Core Register contain:
 201:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Register
 202:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 203:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 204:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 205:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 206:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 207:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 208:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** */
 209:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 210:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 211:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CORE CMSIS Core
 212:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Core Registers
 213:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 214:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 215:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 216:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 217:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 218:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 219:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 220:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 221:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 222:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 223:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 224:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #else
 225:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 226:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 227:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 228:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 229:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 230:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 231:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 232:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 233:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 234:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 235:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 236:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } APSR_Type;
 237:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 238:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 239:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 241:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 242:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 243:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 244:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 245:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 246:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 247:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 250:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 251:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 252:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 253:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 254:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 255:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 256:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 257:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 258:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 259:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 260:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 261:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #else
 262:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 263:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 264:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 265:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 266:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 267:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 268:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 269:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 270:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 271:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 272:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 273:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 274:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 275:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 276:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 277:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 278:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 279:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 280:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 281:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 282:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 283:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 284:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 285:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 286:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 287:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 288:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 289:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 290:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 291:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 292:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 293:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 294:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 295:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 296:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 297:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M NVIC Registers
 298:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 299:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 300:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 301:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 302:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 303:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 304:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 305:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 306:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[24];
 307:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 308:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RSERVED1[24];
 309:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 310:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[24];
 311:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 312:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[24];
 313:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 314:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[56];
 315:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 316:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[644];
 317:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 318:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 319:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 320:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 321:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 322:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 323:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 324:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 325:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 326:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 327:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 328:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCB CMSIS SCB
 329:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Control Block Registers
 330:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 331:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 332:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 333:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 334:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 335:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 336:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 337:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 338:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 339:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 340:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 341:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 342:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 343:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 344:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 345:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 346:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 347:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 348:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 349:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 350:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 351:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 352:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 353:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 354:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 355:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 356:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[5];
 357:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 358:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } SCB_Type;
 359:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 360:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 361:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 362:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 363:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 364:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 365:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 366:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 367:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 368:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 369:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 370:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 371:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 372:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 373:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 374:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 375:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 376:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 377:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 378:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 379:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 380:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 381:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 382:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 383:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 384:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 385:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 386:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 387:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 388:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 389:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 390:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 391:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 392:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 393:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 394:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 395:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 396:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 397:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 398:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 399:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 400:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 401:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 402:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 403:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 404:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 405:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 406:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 407:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 408:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 409:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 410:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 411:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 412:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 413:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 414:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 415:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 416:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 417:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 418:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 419:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 420:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 421:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 422:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 423:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 424:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 425:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 426:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 427:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 428:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 429:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 430:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 431:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 432:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 433:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 434:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 435:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 436:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 437:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 438:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 439:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 440:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 441:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 442:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 443:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 444:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 445:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 446:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 447:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 448:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 449:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 450:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 451:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 452:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 453:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 454:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 455:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 456:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 457:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 458:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 459:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 460:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 461:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 462:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 463:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 464:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 465:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 466:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 467:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 468:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 469:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 470:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 471:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 472:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 473:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 474:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 475:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 476:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 477:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 478:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 479:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 480:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 481:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 482:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 483:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 484:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 485:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 486:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 487:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 488:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 489:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 490:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 491:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 492:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 493:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 494:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 495:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 496:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 497:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 498:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 499:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 500:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 501:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 502:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 503:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 504:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 505:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 506:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 507:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 508:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 509:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 510:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 511:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 512:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 513:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 514:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 515:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 516:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 517:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 518:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 519:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 520:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 521:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 522:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 523:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 524:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 525:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 526:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 527:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 528:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 529:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 530:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 531:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 532:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 533:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 534:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 535:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 536:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 537:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 538:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 539:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 540:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 541:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 542:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 543:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 544:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 545:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 546:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 547:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 548:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 549:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 550:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 551:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 552:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 553:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 554:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 555:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 556:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 557:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 558:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 559:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 560:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 561:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 562:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 563:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 564:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 565:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 566:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 567:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 568:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 569:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 570:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 571:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 572:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 573:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 574:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 575:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 576:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 577:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 578:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 579:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 580:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 581:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 582:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 583:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 584:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Timer Registers
 585:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 586:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 587:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 588:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 589:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 590:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 591:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 592:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 593:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 594:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 595:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 596:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 597:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 598:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 599:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 600:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 601:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 602:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 603:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 604:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 605:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 606:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 607:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 608:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 609:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 610:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 611:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 612:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 613:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 614:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 615:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 616:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 617:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 618:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 619:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 620:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 621:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 622:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 623:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 624:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 625:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 626:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 627:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 629:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 630:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 631:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 632:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 633:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_ITM CMSIS ITM
 634:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 635:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 636:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 637:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 638:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 639:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 640:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 641:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 642:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __O  union
 643:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 644:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 645:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 646:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 647:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 648:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[864];
 649:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 650:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[15];
 651:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 652:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[15];
 653:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 654:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } ITM_Type;
 655:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 656:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 657:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 658:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 659:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 660:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 661:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 662:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 663:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 664:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 665:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 666:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 667:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 668:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 669:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 670:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 671:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 672:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 673:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 674:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 675:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 676:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 677:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 678:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 679:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 680:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 681:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 682:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 683:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 684:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 685:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 686:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 687:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 688:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 689:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 690:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 691:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
 692:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 693:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_MPU CMSIS MPU
 694:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 695:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 696:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 697:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 698:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 699:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 700:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 701:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 702:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 703:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 704:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 705:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 706:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 707:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 708:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 709:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 710:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 711:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 712:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 713:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } MPU_Type;
 714:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 715:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Type Register */
 716:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 717:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 718:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 719:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 720:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 721:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 722:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 723:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 724:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 725:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Control Register */
 726:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 727:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 728:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 729:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 730:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 731:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 732:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 733:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 734:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 735:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register */
 736:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 737:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 738:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 739:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register */
 740:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 741:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 742:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 743:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 744:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 745:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 746:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 747:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 748:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 749:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register */
 750:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 751:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 752:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 753:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 754:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 755:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 756:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 757:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 758:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 759:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 760:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 761:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 762:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
 763:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 764:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 765:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 766:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
 767:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 768:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_FPU CMSIS FPU
 769:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Floating Point Unit (FPU)
 770:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 771:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 772:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 773:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
 774:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 775:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 776:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 777:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 778:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
 779:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
 780:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
 781:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
 782:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
 783:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } FPU_Type;
 784:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 785:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register */
 786:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
 787:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
 788:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 789:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
 790:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
 791:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 792:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
 793:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
 794:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 795:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
 796:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
 797:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 798:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
 799:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
 800:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 801:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
 802:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
 803:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 804:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
 805:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
 806:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 807:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
 808:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
 809:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 810:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
 811:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
 812:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 813:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register */
 814:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
 815:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
 816:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 817:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register */
 818:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
 819:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
 820:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 821:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
 822:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
 823:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 824:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
 825:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
 826:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 827:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
 828:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
 829:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 830:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 */
 831:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
 832:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
 833:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 834:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
 835:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
 836:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 837:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
 838:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
 839:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 840:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
 841:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
 842:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 843:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
 844:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
 845:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 846:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
 847:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
 848:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 849:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
 850:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
 851:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 852:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
 853:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
 854:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 855:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 */
 856:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
 857:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
 858:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 859:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
 860:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
 861:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 862:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
 863:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
 864:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 865:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
 866:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
 867:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 868:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
 869:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 870:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 871:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 872:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 873:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 874:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Core Debug Registers
 875:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 876:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 877:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 878:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 879:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 880:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 881:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 882:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 883:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 884:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 885:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 886:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
 887:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 888:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register */
 889:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 890:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 891:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 892:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 893:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 894:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 895:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 896:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 897:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 898:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 899:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 900:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 901:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 902:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 903:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 904:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 905:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 906:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 907:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 908:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 909:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 910:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 911:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 912:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 913:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 914:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 915:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 916:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 917:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 918:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 919:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 920:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 921:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 922:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 923:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 924:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 925:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register */
 926:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 927:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 928:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 929:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 930:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 931:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 932:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register */
 933:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 934:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 935:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 936:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 937:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 938:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 939:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 940:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 941:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 942:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 943:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 944:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 945:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 946:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 947:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 948:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 949:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 950:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 951:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 952:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 953:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 954:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 955:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 956:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 957:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 958:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 959:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 960:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 961:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 962:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 963:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 964:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 965:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 966:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 967:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 968:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 969:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 970:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 971:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 972:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
 973:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 974:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 975:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 976:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 977:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 978:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 979:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
 980:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 981:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 982:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 983:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 984:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 985:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 986:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 987:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 988:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 989:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 990:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 991:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 992:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 993:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 994:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
 995:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 996:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 997:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 998:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 999:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1000:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1001:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1002:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
1003:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1004:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} */
1005:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1006:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1007:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1008:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1009:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1010:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1011:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
1012:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1013:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1014:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1015:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1016:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1017:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** */
1018:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1019:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1020:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1021:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1022:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1023:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
1024:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
1025:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1026:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1027:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Priority Grouping
1028:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1029:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This function sets the priority grouping field using the required unlock sequence.
1030:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1031:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Only values from 0..7 are used.
1032:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   In case of a conflict between priority grouping and available
1033:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1034:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1035:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field
1036:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1037:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1038:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1039:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1040:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1041:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1042:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1043:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1044:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                 |
1045:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1046:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1047:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1048:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1049:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1050:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1051:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Priority Grouping
1052:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1053:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
1054:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1055:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1056:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return                Priority grouping field
1057:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1058:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1059:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1060:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1061:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1062:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1063:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1064:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Enable External Interrupt
1065:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1066:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function enables a device specific interrupt in the NVIC interrupt controller.
1067:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1068:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1069:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to enable
1070:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1071:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1072:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1073:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1074:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1075:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1076:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1077:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1078:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Disable External Interrupt
1079:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1080:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function disables a device specific interrupt in the NVIC interrupt controller.
1081:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1082:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1083:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to disable
1084:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1085:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1086:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1087:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1088:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1089:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1090:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1091:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Pending Interrupt
1092:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1093:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function reads the pending register in the NVIC and returns the pending bit
1094:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     for the specified interrupt.
1095:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1096:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get pending
1097:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return             0  Interrupt status is not pending
1098:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return             1  Interrupt status is pending
1099:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1100:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1101:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1102:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1103:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1104:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1105:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1106:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Pending Interrupt
1107:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1108:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function sets the pending bit for the specified interrupt.
1109:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1110:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1111:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set pending
1112:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1113:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1114:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
  27              		.loc 1 1114 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 0346     		mov	r3, r0
  43 0008 FB71     		strb	r3, [r7, #7]
1115:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
  44              		.loc 1 1115 0
  45 000a 094B     		ldr	r3, .L2
  46 000c 97F90720 		ldrsb	r2, [r7, #7]
  47 0010 5209     		lsrs	r2, r2, #5
  48 0012 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  49 0014 01F01F01 		and	r1, r1, #31
  50 0018 0120     		movs	r0, #1
  51 001a 00FA01F1 		lsl	r1, r0, r1
  52 001e 4032     		adds	r2, r2, #64
  53 0020 43F82210 		str	r1, [r3, r2, lsl #2]
1116:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
  54              		.loc 1 1116 0
  55 0024 0C37     		adds	r7, r7, #12
  56 0026 BD46     		mov	sp, r7
  57              		@ sp needed
  58 0028 5DF8047B 		ldr	r7, [sp], #4
  59 002c 7047     		bx	lr
  60              	.L3:
  61 002e 00BF     		.align	2
  62              	.L2:
  63 0030 00E100E0 		.word	-536813312
  64              		.cfi_endproc
  65              	.LFE98:
  67              		.section	.rodata.table_crc_hi,"a",%progbits
  68              		.align	2
  71              	table_crc_hi:
  72 0000 00       		.byte	0
  73 0001 C1       		.byte	-63
  74 0002 81       		.byte	-127
  75 0003 40       		.byte	64
  76 0004 01       		.byte	1
  77 0005 C0       		.byte	-64
  78 0006 80       		.byte	-128
  79 0007 41       		.byte	65
  80 0008 01       		.byte	1
  81 0009 C0       		.byte	-64
  82 000a 80       		.byte	-128
  83 000b 41       		.byte	65
  84 000c 00       		.byte	0
  85 000d C1       		.byte	-63
  86 000e 81       		.byte	-127
  87 000f 40       		.byte	64
  88 0010 01       		.byte	1
  89 0011 C0       		.byte	-64
  90 0012 80       		.byte	-128
  91 0013 41       		.byte	65
  92 0014 00       		.byte	0
  93 0015 C1       		.byte	-63
  94 0016 81       		.byte	-127
  95 0017 40       		.byte	64
  96 0018 00       		.byte	0
  97 0019 C1       		.byte	-63
  98 001a 81       		.byte	-127
  99 001b 40       		.byte	64
 100 001c 01       		.byte	1
 101 001d C0       		.byte	-64
 102 001e 80       		.byte	-128
 103 001f 41       		.byte	65
 104 0020 01       		.byte	1
 105 0021 C0       		.byte	-64
 106 0022 80       		.byte	-128
 107 0023 41       		.byte	65
 108 0024 00       		.byte	0
 109 0025 C1       		.byte	-63
 110 0026 81       		.byte	-127
 111 0027 40       		.byte	64
 112 0028 00       		.byte	0
 113 0029 C1       		.byte	-63
 114 002a 81       		.byte	-127
 115 002b 40       		.byte	64
 116 002c 01       		.byte	1
 117 002d C0       		.byte	-64
 118 002e 80       		.byte	-128
 119 002f 41       		.byte	65
 120 0030 00       		.byte	0
 121 0031 C1       		.byte	-63
 122 0032 81       		.byte	-127
 123 0033 40       		.byte	64
 124 0034 01       		.byte	1
 125 0035 C0       		.byte	-64
 126 0036 80       		.byte	-128
 127 0037 41       		.byte	65
 128 0038 01       		.byte	1
 129 0039 C0       		.byte	-64
 130 003a 80       		.byte	-128
 131 003b 41       		.byte	65
 132 003c 00       		.byte	0
 133 003d C1       		.byte	-63
 134 003e 81       		.byte	-127
 135 003f 40       		.byte	64
 136 0040 01       		.byte	1
 137 0041 C0       		.byte	-64
 138 0042 80       		.byte	-128
 139 0043 41       		.byte	65
 140 0044 00       		.byte	0
 141 0045 C1       		.byte	-63
 142 0046 81       		.byte	-127
 143 0047 40       		.byte	64
 144 0048 00       		.byte	0
 145 0049 C1       		.byte	-63
 146 004a 81       		.byte	-127
 147 004b 40       		.byte	64
 148 004c 01       		.byte	1
 149 004d C0       		.byte	-64
 150 004e 80       		.byte	-128
 151 004f 41       		.byte	65
 152 0050 00       		.byte	0
 153 0051 C1       		.byte	-63
 154 0052 81       		.byte	-127
 155 0053 40       		.byte	64
 156 0054 01       		.byte	1
 157 0055 C0       		.byte	-64
 158 0056 80       		.byte	-128
 159 0057 41       		.byte	65
 160 0058 01       		.byte	1
 161 0059 C0       		.byte	-64
 162 005a 80       		.byte	-128
 163 005b 41       		.byte	65
 164 005c 00       		.byte	0
 165 005d C1       		.byte	-63
 166 005e 81       		.byte	-127
 167 005f 40       		.byte	64
 168 0060 00       		.byte	0
 169 0061 C1       		.byte	-63
 170 0062 81       		.byte	-127
 171 0063 40       		.byte	64
 172 0064 01       		.byte	1
 173 0065 C0       		.byte	-64
 174 0066 80       		.byte	-128
 175 0067 41       		.byte	65
 176 0068 01       		.byte	1
 177 0069 C0       		.byte	-64
 178 006a 80       		.byte	-128
 179 006b 41       		.byte	65
 180 006c 00       		.byte	0
 181 006d C1       		.byte	-63
 182 006e 81       		.byte	-127
 183 006f 40       		.byte	64
 184 0070 01       		.byte	1
 185 0071 C0       		.byte	-64
 186 0072 80       		.byte	-128
 187 0073 41       		.byte	65
 188 0074 00       		.byte	0
 189 0075 C1       		.byte	-63
 190 0076 81       		.byte	-127
 191 0077 40       		.byte	64
 192 0078 00       		.byte	0
 193 0079 C1       		.byte	-63
 194 007a 81       		.byte	-127
 195 007b 40       		.byte	64
 196 007c 01       		.byte	1
 197 007d C0       		.byte	-64
 198 007e 80       		.byte	-128
 199 007f 41       		.byte	65
 200 0080 01       		.byte	1
 201 0081 C0       		.byte	-64
 202 0082 80       		.byte	-128
 203 0083 41       		.byte	65
 204 0084 00       		.byte	0
 205 0085 C1       		.byte	-63
 206 0086 81       		.byte	-127
 207 0087 40       		.byte	64
 208 0088 00       		.byte	0
 209 0089 C1       		.byte	-63
 210 008a 81       		.byte	-127
 211 008b 40       		.byte	64
 212 008c 01       		.byte	1
 213 008d C0       		.byte	-64
 214 008e 80       		.byte	-128
 215 008f 41       		.byte	65
 216 0090 00       		.byte	0
 217 0091 C1       		.byte	-63
 218 0092 81       		.byte	-127
 219 0093 40       		.byte	64
 220 0094 01       		.byte	1
 221 0095 C0       		.byte	-64
 222 0096 80       		.byte	-128
 223 0097 41       		.byte	65
 224 0098 01       		.byte	1
 225 0099 C0       		.byte	-64
 226 009a 80       		.byte	-128
 227 009b 41       		.byte	65
 228 009c 00       		.byte	0
 229 009d C1       		.byte	-63
 230 009e 81       		.byte	-127
 231 009f 40       		.byte	64
 232 00a0 00       		.byte	0
 233 00a1 C1       		.byte	-63
 234 00a2 81       		.byte	-127
 235 00a3 40       		.byte	64
 236 00a4 01       		.byte	1
 237 00a5 C0       		.byte	-64
 238 00a6 80       		.byte	-128
 239 00a7 41       		.byte	65
 240 00a8 01       		.byte	1
 241 00a9 C0       		.byte	-64
 242 00aa 80       		.byte	-128
 243 00ab 41       		.byte	65
 244 00ac 00       		.byte	0
 245 00ad C1       		.byte	-63
 246 00ae 81       		.byte	-127
 247 00af 40       		.byte	64
 248 00b0 01       		.byte	1
 249 00b1 C0       		.byte	-64
 250 00b2 80       		.byte	-128
 251 00b3 41       		.byte	65
 252 00b4 00       		.byte	0
 253 00b5 C1       		.byte	-63
 254 00b6 81       		.byte	-127
 255 00b7 40       		.byte	64
 256 00b8 00       		.byte	0
 257 00b9 C1       		.byte	-63
 258 00ba 81       		.byte	-127
 259 00bb 40       		.byte	64
 260 00bc 01       		.byte	1
 261 00bd C0       		.byte	-64
 262 00be 80       		.byte	-128
 263 00bf 41       		.byte	65
 264 00c0 00       		.byte	0
 265 00c1 C1       		.byte	-63
 266 00c2 81       		.byte	-127
 267 00c3 40       		.byte	64
 268 00c4 01       		.byte	1
 269 00c5 C0       		.byte	-64
 270 00c6 80       		.byte	-128
 271 00c7 41       		.byte	65
 272 00c8 01       		.byte	1
 273 00c9 C0       		.byte	-64
 274 00ca 80       		.byte	-128
 275 00cb 41       		.byte	65
 276 00cc 00       		.byte	0
 277 00cd C1       		.byte	-63
 278 00ce 81       		.byte	-127
 279 00cf 40       		.byte	64
 280 00d0 01       		.byte	1
 281 00d1 C0       		.byte	-64
 282 00d2 80       		.byte	-128
 283 00d3 41       		.byte	65
 284 00d4 00       		.byte	0
 285 00d5 C1       		.byte	-63
 286 00d6 81       		.byte	-127
 287 00d7 40       		.byte	64
 288 00d8 00       		.byte	0
 289 00d9 C1       		.byte	-63
 290 00da 81       		.byte	-127
 291 00db 40       		.byte	64
 292 00dc 01       		.byte	1
 293 00dd C0       		.byte	-64
 294 00de 80       		.byte	-128
 295 00df 41       		.byte	65
 296 00e0 01       		.byte	1
 297 00e1 C0       		.byte	-64
 298 00e2 80       		.byte	-128
 299 00e3 41       		.byte	65
 300 00e4 00       		.byte	0
 301 00e5 C1       		.byte	-63
 302 00e6 81       		.byte	-127
 303 00e7 40       		.byte	64
 304 00e8 00       		.byte	0
 305 00e9 C1       		.byte	-63
 306 00ea 81       		.byte	-127
 307 00eb 40       		.byte	64
 308 00ec 01       		.byte	1
 309 00ed C0       		.byte	-64
 310 00ee 80       		.byte	-128
 311 00ef 41       		.byte	65
 312 00f0 00       		.byte	0
 313 00f1 C1       		.byte	-63
 314 00f2 81       		.byte	-127
 315 00f3 40       		.byte	64
 316 00f4 01       		.byte	1
 317 00f5 C0       		.byte	-64
 318 00f6 80       		.byte	-128
 319 00f7 41       		.byte	65
 320 00f8 01       		.byte	1
 321 00f9 C0       		.byte	-64
 322 00fa 80       		.byte	-128
 323 00fb 41       		.byte	65
 324 00fc 00       		.byte	0
 325 00fd C1       		.byte	-63
 326 00fe 81       		.byte	-127
 327 00ff 40       		.byte	64
 328              		.section	.rodata.table_crc_lo,"a",%progbits
 329              		.align	2
 332              	table_crc_lo:
 333 0000 00       		.byte	0
 334 0001 C0       		.byte	-64
 335 0002 C1       		.byte	-63
 336 0003 01       		.byte	1
 337 0004 C3       		.byte	-61
 338 0005 03       		.byte	3
 339 0006 02       		.byte	2
 340 0007 C2       		.byte	-62
 341 0008 C6       		.byte	-58
 342 0009 06       		.byte	6
 343 000a 07       		.byte	7
 344 000b C7       		.byte	-57
 345 000c 05       		.byte	5
 346 000d C5       		.byte	-59
 347 000e C4       		.byte	-60
 348 000f 04       		.byte	4
 349 0010 CC       		.byte	-52
 350 0011 0C       		.byte	12
 351 0012 0D       		.byte	13
 352 0013 CD       		.byte	-51
 353 0014 0F       		.byte	15
 354 0015 CF       		.byte	-49
 355 0016 CE       		.byte	-50
 356 0017 0E       		.byte	14
 357 0018 0A       		.byte	10
 358 0019 CA       		.byte	-54
 359 001a CB       		.byte	-53
 360 001b 0B       		.byte	11
 361 001c C9       		.byte	-55
 362 001d 09       		.byte	9
 363 001e 08       		.byte	8
 364 001f C8       		.byte	-56
 365 0020 D8       		.byte	-40
 366 0021 18       		.byte	24
 367 0022 19       		.byte	25
 368 0023 D9       		.byte	-39
 369 0024 1B       		.byte	27
 370 0025 DB       		.byte	-37
 371 0026 DA       		.byte	-38
 372 0027 1A       		.byte	26
 373 0028 1E       		.byte	30
 374 0029 DE       		.byte	-34
 375 002a DF       		.byte	-33
 376 002b 1F       		.byte	31
 377 002c DD       		.byte	-35
 378 002d 1D       		.byte	29
 379 002e 1C       		.byte	28
 380 002f DC       		.byte	-36
 381 0030 14       		.byte	20
 382 0031 D4       		.byte	-44
 383 0032 D5       		.byte	-43
 384 0033 15       		.byte	21
 385 0034 D7       		.byte	-41
 386 0035 17       		.byte	23
 387 0036 16       		.byte	22
 388 0037 D6       		.byte	-42
 389 0038 D2       		.byte	-46
 390 0039 12       		.byte	18
 391 003a 13       		.byte	19
 392 003b D3       		.byte	-45
 393 003c 11       		.byte	17
 394 003d D1       		.byte	-47
 395 003e D0       		.byte	-48
 396 003f 10       		.byte	16
 397 0040 F0       		.byte	-16
 398 0041 30       		.byte	48
 399 0042 31       		.byte	49
 400 0043 F1       		.byte	-15
 401 0044 33       		.byte	51
 402 0045 F3       		.byte	-13
 403 0046 F2       		.byte	-14
 404 0047 32       		.byte	50
 405 0048 36       		.byte	54
 406 0049 F6       		.byte	-10
 407 004a F7       		.byte	-9
 408 004b 37       		.byte	55
 409 004c F5       		.byte	-11
 410 004d 35       		.byte	53
 411 004e 34       		.byte	52
 412 004f F4       		.byte	-12
 413 0050 3C       		.byte	60
 414 0051 FC       		.byte	-4
 415 0052 FD       		.byte	-3
 416 0053 3D       		.byte	61
 417 0054 FF       		.byte	-1
 418 0055 3F       		.byte	63
 419 0056 3E       		.byte	62
 420 0057 FE       		.byte	-2
 421 0058 FA       		.byte	-6
 422 0059 3A       		.byte	58
 423 005a 3B       		.byte	59
 424 005b FB       		.byte	-5
 425 005c 39       		.byte	57
 426 005d F9       		.byte	-7
 427 005e F8       		.byte	-8
 428 005f 38       		.byte	56
 429 0060 28       		.byte	40
 430 0061 E8       		.byte	-24
 431 0062 E9       		.byte	-23
 432 0063 29       		.byte	41
 433 0064 EB       		.byte	-21
 434 0065 2B       		.byte	43
 435 0066 2A       		.byte	42
 436 0067 EA       		.byte	-22
 437 0068 EE       		.byte	-18
 438 0069 2E       		.byte	46
 439 006a 2F       		.byte	47
 440 006b EF       		.byte	-17
 441 006c 2D       		.byte	45
 442 006d ED       		.byte	-19
 443 006e EC       		.byte	-20
 444 006f 2C       		.byte	44
 445 0070 E4       		.byte	-28
 446 0071 24       		.byte	36
 447 0072 25       		.byte	37
 448 0073 E5       		.byte	-27
 449 0074 27       		.byte	39
 450 0075 E7       		.byte	-25
 451 0076 E6       		.byte	-26
 452 0077 26       		.byte	38
 453 0078 22       		.byte	34
 454 0079 E2       		.byte	-30
 455 007a E3       		.byte	-29
 456 007b 23       		.byte	35
 457 007c E1       		.byte	-31
 458 007d 21       		.byte	33
 459 007e 20       		.byte	32
 460 007f E0       		.byte	-32
 461 0080 A0       		.byte	-96
 462 0081 60       		.byte	96
 463 0082 61       		.byte	97
 464 0083 A1       		.byte	-95
 465 0084 63       		.byte	99
 466 0085 A3       		.byte	-93
 467 0086 A2       		.byte	-94
 468 0087 62       		.byte	98
 469 0088 66       		.byte	102
 470 0089 A6       		.byte	-90
 471 008a A7       		.byte	-89
 472 008b 67       		.byte	103
 473 008c A5       		.byte	-91
 474 008d 65       		.byte	101
 475 008e 64       		.byte	100
 476 008f A4       		.byte	-92
 477 0090 6C       		.byte	108
 478 0091 AC       		.byte	-84
 479 0092 AD       		.byte	-83
 480 0093 6D       		.byte	109
 481 0094 AF       		.byte	-81
 482 0095 6F       		.byte	111
 483 0096 6E       		.byte	110
 484 0097 AE       		.byte	-82
 485 0098 AA       		.byte	-86
 486 0099 6A       		.byte	106
 487 009a 6B       		.byte	107
 488 009b AB       		.byte	-85
 489 009c 69       		.byte	105
 490 009d A9       		.byte	-87
 491 009e A8       		.byte	-88
 492 009f 68       		.byte	104
 493 00a0 78       		.byte	120
 494 00a1 B8       		.byte	-72
 495 00a2 B9       		.byte	-71
 496 00a3 79       		.byte	121
 497 00a4 BB       		.byte	-69
 498 00a5 7B       		.byte	123
 499 00a6 7A       		.byte	122
 500 00a7 BA       		.byte	-70
 501 00a8 BE       		.byte	-66
 502 00a9 7E       		.byte	126
 503 00aa 7F       		.byte	127
 504 00ab BF       		.byte	-65
 505 00ac 7D       		.byte	125
 506 00ad BD       		.byte	-67
 507 00ae BC       		.byte	-68
 508 00af 7C       		.byte	124
 509 00b0 B4       		.byte	-76
 510 00b1 74       		.byte	116
 511 00b2 75       		.byte	117
 512 00b3 B5       		.byte	-75
 513 00b4 77       		.byte	119
 514 00b5 B7       		.byte	-73
 515 00b6 B6       		.byte	-74
 516 00b7 76       		.byte	118
 517 00b8 72       		.byte	114
 518 00b9 B2       		.byte	-78
 519 00ba B3       		.byte	-77
 520 00bb 73       		.byte	115
 521 00bc B1       		.byte	-79
 522 00bd 71       		.byte	113
 523 00be 70       		.byte	112
 524 00bf B0       		.byte	-80
 525 00c0 50       		.byte	80
 526 00c1 90       		.byte	-112
 527 00c2 91       		.byte	-111
 528 00c3 51       		.byte	81
 529 00c4 93       		.byte	-109
 530 00c5 53       		.byte	83
 531 00c6 52       		.byte	82
 532 00c7 92       		.byte	-110
 533 00c8 96       		.byte	-106
 534 00c9 56       		.byte	86
 535 00ca 57       		.byte	87
 536 00cb 97       		.byte	-105
 537 00cc 55       		.byte	85
 538 00cd 95       		.byte	-107
 539 00ce 94       		.byte	-108
 540 00cf 54       		.byte	84
 541 00d0 9C       		.byte	-100
 542 00d1 5C       		.byte	92
 543 00d2 5D       		.byte	93
 544 00d3 9D       		.byte	-99
 545 00d4 5F       		.byte	95
 546 00d5 9F       		.byte	-97
 547 00d6 9E       		.byte	-98
 548 00d7 5E       		.byte	94
 549 00d8 5A       		.byte	90
 550 00d9 9A       		.byte	-102
 551 00da 9B       		.byte	-101
 552 00db 5B       		.byte	91
 553 00dc 99       		.byte	-103
 554 00dd 59       		.byte	89
 555 00de 58       		.byte	88
 556 00df 98       		.byte	-104
 557 00e0 88       		.byte	-120
 558 00e1 48       		.byte	72
 559 00e2 49       		.byte	73
 560 00e3 89       		.byte	-119
 561 00e4 4B       		.byte	75
 562 00e5 8B       		.byte	-117
 563 00e6 8A       		.byte	-118
 564 00e7 4A       		.byte	74
 565 00e8 4E       		.byte	78
 566 00e9 8E       		.byte	-114
 567 00ea 8F       		.byte	-113
 568 00eb 4F       		.byte	79
 569 00ec 8D       		.byte	-115
 570 00ed 4D       		.byte	77
 571 00ee 4C       		.byte	76
 572 00ef 8C       		.byte	-116
 573 00f0 44       		.byte	68
 574 00f1 84       		.byte	-124
 575 00f2 85       		.byte	-123
 576 00f3 45       		.byte	69
 577 00f4 87       		.byte	-121
 578 00f5 47       		.byte	71
 579 00f6 46       		.byte	70
 580 00f7 86       		.byte	-122
 581 00f8 82       		.byte	-126
 582 00f9 42       		.byte	66
 583 00fa 43       		.byte	67
 584 00fb 83       		.byte	-125
 585 00fc 41       		.byte	65
 586 00fd 81       		.byte	-127
 587 00fe 80       		.byte	-128
 588 00ff 40       		.byte	64
 589              		.comm	fd,4,4
 590              		.comm	received_string,129,4
 591              		.global	ulRegTest1LoopCounter
 592              		.section	.bss.ulRegTest1LoopCounter,"aw",%nobits
 593              		.align	2
 596              	ulRegTest1LoopCounter:
 597 0000 00000000 		.space	4
 598              		.global	ulRegTest2LoopCounter
 599              		.section	.bss.ulRegTest2LoopCounter,"aw",%nobits
 600              		.align	2
 603              	ulRegTest2LoopCounter:
 604 0000 00000000 		.space	4
 605              		.global	ulFPUInterruptNesting
 606              		.section	.bss.ulFPUInterruptNesting,"aw",%nobits
 607              		.align	2
 610              	ulFPUInterruptNesting:
 611 0000 00000000 		.space	4
 612              		.global	ulMaxFPUInterruptNesting
 613              		.section	.bss.ulMaxFPUInterruptNesting,"aw",%nobits
 614              		.align	2
 617              	ulMaxFPUInterruptNesting:
 618 0000 00000000 		.space	4
 619              		.section	.bss.xTestSemaphore,"aw",%nobits
 620              		.align	2
 623              	xTestSemaphore:
 624 0000 00000000 		.space	4
 625              		.global	ulButtonPressCounts
 626              		.section	.bss.ulButtonPressCounts,"aw",%nobits
 627              		.align	2
 630              	ulButtonPressCounts:
 631 0000 00000000 		.space	4
 632              		.section	.rodata
 633              		.align	2
 634              	.LC0:
 635 0000 6D6F6462 		.ascii	"modbus\000"
 635      757300
 636              		.section	.text.main,"ax",%progbits
 637              		.align	2
 638              		.global	main
 639              		.thumb
 640              		.thumb_func
 642              	main:
 643              	.LFB110:
 644              		.file 2 "App/STM32F4-Discovery/main.c"
   1:App/STM32F4-Discovery/main.c **** /*
   2:App/STM32F4-Discovery/main.c ****     FreeRTOS V7.5.3 - Copyright (C) 2013 Real Time Engineers Ltd.
   3:App/STM32F4-Discovery/main.c ****     All rights reserved
   4:App/STM32F4-Discovery/main.c **** 
   5:App/STM32F4-Discovery/main.c ****     VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
   6:App/STM32F4-Discovery/main.c **** 
   7:App/STM32F4-Discovery/main.c ****     ***************************************************************************
   8:App/STM32F4-Discovery/main.c ****      *                                                                       *
   9:App/STM32F4-Discovery/main.c ****      *    FreeRTOS provides completely free yet professionally developed,    *
  10:App/STM32F4-Discovery/main.c ****      *    robust, strictly quality controlled, supported, and cross          *
  11:App/STM32F4-Discovery/main.c ****      *    platform software that has become a de facto standard.             *
  12:App/STM32F4-Discovery/main.c ****      *                                                                       *
  13:App/STM32F4-Discovery/main.c ****      *    Help yourself get started quickly and support the FreeRTOS         *
  14:App/STM32F4-Discovery/main.c ****      *    project by purchasing a FreeRTOS tutorial book, reference          *
  15:App/STM32F4-Discovery/main.c ****      *    manual, or both from: http://www.FreeRTOS.org/Documentation        *
  16:App/STM32F4-Discovery/main.c ****      *                                                                       *
  17:App/STM32F4-Discovery/main.c ****      *    Thank you!                                                         *
  18:App/STM32F4-Discovery/main.c ****      *                                                                       *
  19:App/STM32F4-Discovery/main.c ****     ***************************************************************************
  20:App/STM32F4-Discovery/main.c **** 
  21:App/STM32F4-Discovery/main.c ****     This file is part of the FreeRTOS distribution.
  22:App/STM32F4-Discovery/main.c **** 
  23:App/STM32F4-Discovery/main.c ****     FreeRTOS is free software; you can redistribute it and/or modify it under
  24:App/STM32F4-Discovery/main.c ****     the terms of the GNU General Public License (version 2) as published by the
  25:App/STM32F4-Discovery/main.c ****     Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
  26:App/STM32F4-Discovery/main.c **** 
  27:App/STM32F4-Discovery/main.c ****     >>! NOTE: The modification to the GPL is included to allow you to distribute
  28:App/STM32F4-Discovery/main.c ****     >>! a combined work that includes FreeRTOS without being obliged to provide
  29:App/STM32F4-Discovery/main.c ****     >>! the source code for proprietary components outside of the FreeRTOS
  30:App/STM32F4-Discovery/main.c ****     >>! kernel.
  31:App/STM32F4-Discovery/main.c **** 
  32:App/STM32F4-Discovery/main.c ****     FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
  33:App/STM32F4-Discovery/main.c ****     WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
  34:App/STM32F4-Discovery/main.c ****     FOR A PARTICULAR PURPOSE.  Full license text is available from the following
  35:App/STM32F4-Discovery/main.c ****     link: http://www.freertos.org/a00114.html
  36:App/STM32F4-Discovery/main.c **** 
  37:App/STM32F4-Discovery/main.c ****     1 tab == 4 spaces!
  38:App/STM32F4-Discovery/main.c **** 
  39:App/STM32F4-Discovery/main.c ****     ***************************************************************************
  40:App/STM32F4-Discovery/main.c ****      *                                                                       *
  41:App/STM32F4-Discovery/main.c ****      *    Having a problem?  Start by reading the FAQ "My application does   *
  42:App/STM32F4-Discovery/main.c ****      *    not run, what could be wrong?"                                     *
  43:App/STM32F4-Discovery/main.c ****      *                                                                       *
  44:App/STM32F4-Discovery/main.c ****      *    http://www.FreeRTOS.org/FAQHelp.html                               *
  45:App/STM32F4-Discovery/main.c ****      *                                                                       *
  46:App/STM32F4-Discovery/main.c ****     ***************************************************************************
  47:App/STM32F4-Discovery/main.c **** 
  48:App/STM32F4-Discovery/main.c ****     http://www.FreeRTOS.org - Documentation, books, training, latest versions,
  49:App/STM32F4-Discovery/main.c ****     license and Real Time Engineers Ltd. contact details.
  50:App/STM32F4-Discovery/main.c **** 
  51:App/STM32F4-Discovery/main.c ****     http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
  52:App/STM32F4-Discovery/main.c ****     including FreeRTOS+Trace - an indispensable productivity tool, a DOS
  53:App/STM32F4-Discovery/main.c ****     compatible FAT file system, and our tiny thread aware UDP/IP stack.
  54:App/STM32F4-Discovery/main.c **** 
  55:App/STM32F4-Discovery/main.c ****     http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
  56:App/STM32F4-Discovery/main.c ****     Integrity Systems to sell under the OpenRTOS brand.  Low cost OpenRTOS
  57:App/STM32F4-Discovery/main.c ****     licenses offer ticketed support, indemnification and middleware.
  58:App/STM32F4-Discovery/main.c **** 
  59:App/STM32F4-Discovery/main.c ****     http://www.SafeRTOS.com - High Integrity Systems also provide a safety
  60:App/STM32F4-Discovery/main.c ****     engineered and independently SIL3 certified version for use in safety and
  61:App/STM32F4-Discovery/main.c ****     mission critical applications that require provable dependability.
  62:App/STM32F4-Discovery/main.c **** 
  63:App/STM32F4-Discovery/main.c ****     1 tab == 4 spaces!
  64:App/STM32F4-Discovery/main.c **** */
  65:App/STM32F4-Discovery/main.c **** 
  66:App/STM32F4-Discovery/main.c **** /******************************************************************************
  67:App/STM32F4-Discovery/main.c ****  * >>>>>> NOTE 1: <<<<<<
  68:App/STM32F4-Discovery/main.c ****  *
  69:App/STM32F4-Discovery/main.c ****  * main() can be configured to create either a very simple LED flasher demo, or
  70:App/STM32F4-Discovery/main.c ****  * a more comprehensive test/demo application.
  71:App/STM32F4-Discovery/main.c ****  *
  72:App/STM32F4-Discovery/main.c ****  * To create a very simple LED flasher example, set the
  73:App/STM32F4-Discovery/main.c ****  * mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY constant (defined below) to 1.  When
  74:App/STM32F4-Discovery/main.c ****  * this is done, only the standard demo flash tasks are created.  The standard
  75:App/STM32F4-Discovery/main.c ****  * demo flash example creates three tasks, each of which toggle an LED at a
  76:App/STM32F4-Discovery/main.c ****  * fixed but different frequency.
  77:App/STM32F4-Discovery/main.c ****  *
  78:App/STM32F4-Discovery/main.c ****  * To create a more comprehensive test and demo application, set
  79:App/STM32F4-Discovery/main.c ****  * mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY to 0.
  80:App/STM32F4-Discovery/main.c ****  *
  81:App/STM32F4-Discovery/main.c ****  * >>>>>> NOTE 2: <<<<<<
  82:App/STM32F4-Discovery/main.c ****  *
  83:App/STM32F4-Discovery/main.c ****  * In addition to the normal set of standard demo tasks, the comprehensive test
  84:App/STM32F4-Discovery/main.c ****  * makes heavy use of the floating point unit, and forces floating point
  85:App/STM32F4-Discovery/main.c ****  * instructions to be used from interrupts that nest three deep.  The nesting
  86:App/STM32F4-Discovery/main.c ****  * starts from the tick hook function, resulting is an abnormally long context
  87:App/STM32F4-Discovery/main.c ****  * switch time.  This is done purely to stress test the FPU context switching
  88:App/STM32F4-Discovery/main.c ****  * implementation, and that part of the test can be removed by setting
  89:App/STM32F4-Discovery/main.c ****  * configUSE_TICK_HOOK to 0 in FreeRTOSConfig.h.
  90:App/STM32F4-Discovery/main.c ****  ******************************************************************************
  91:App/STM32F4-Discovery/main.c ****  *
  92:App/STM32F4-Discovery/main.c ****  * main() creates all the demo application tasks and software timers, then starts
  93:App/STM32F4-Discovery/main.c ****  * the scheduler.  The web documentation provides more details of the standard
  94:App/STM32F4-Discovery/main.c ****  * demo application tasks, which provide no particular functionality, but do
  95:App/STM32F4-Discovery/main.c ****  * provide a good example of how to use the FreeRTOS API.
  96:App/STM32F4-Discovery/main.c ****  *
  97:App/STM32F4-Discovery/main.c ****  * In addition to the standard demo tasks, the following tasks and tests are
  98:App/STM32F4-Discovery/main.c ****  * defined and/or created within this file:
  99:App/STM32F4-Discovery/main.c ****  *
 100:App/STM32F4-Discovery/main.c ****  * "Reg test" tasks - These fill both the core and floating point registers with
 101:App/STM32F4-Discovery/main.c ****  * known values, then check that each register maintains its expected value for
 102:App/STM32F4-Discovery/main.c ****  * the lifetime of the task.  Each task uses a different set of values.  The reg
 103:App/STM32F4-Discovery/main.c ****  * test tasks execute with a very low priority, so get preempted very
 104:App/STM32F4-Discovery/main.c ****  * frequently.  A register containing an unexpected value is indicative of an
 105:App/STM32F4-Discovery/main.c ****  * error in the context switching mechanism.
 106:App/STM32F4-Discovery/main.c ****  *
 107:App/STM32F4-Discovery/main.c ****  * "Check" timer - The check software timer period is initially set to three
 108:App/STM32F4-Discovery/main.c ****  * seconds.  The callback function associated with the check software timer
 109:App/STM32F4-Discovery/main.c ****  * checks that all the standard demo tasks, and the register check tasks, are
 110:App/STM32F4-Discovery/main.c ****  * not only still executing, but are executing without reporting any errors.  If
 111:App/STM32F4-Discovery/main.c ****  * the check software timer discovers that a task has either stalled, or
 112:App/STM32F4-Discovery/main.c ****  * reported an error, then it changes its own execution period from the initial
 113:App/STM32F4-Discovery/main.c ****  * three seconds, to just 200ms.  The check software timer callback function
 114:App/STM32F4-Discovery/main.c ****  * also toggles an LED each time it is called.  This provides a visual
 115:App/STM32F4-Discovery/main.c ****  * indication of the system status:  If the LED toggles every three seconds,
 116:App/STM32F4-Discovery/main.c ****  * then no issues have been discovered.  If the LED toggles every 200ms, then
 117:App/STM32F4-Discovery/main.c ****  * an issue has been discovered with at least one task.
 118:App/STM32F4-Discovery/main.c ****  *
 119:App/STM32F4-Discovery/main.c ****  * Tick hook - The application tick hook is called from the schedulers tick
 120:App/STM32F4-Discovery/main.c ****  * interrupt service routine when configUSE_TICK_HOOK is set to 1 in
 121:App/STM32F4-Discovery/main.c ****  * FreeRTOSConfig.h.  In this example, the tick hook is used to test the kernels
 122:App/STM32F4-Discovery/main.c ****  * handling of the floating point units (FPU) context, both at the task level
 123:App/STM32F4-Discovery/main.c ****  * and when nesting interrupts access the floating point unit registers.  The
 124:App/STM32F4-Discovery/main.c ****  * tick hook function first fills the FPU registers with a known value, it
 125:App/STM32F4-Discovery/main.c ****  * then triggers a medium priority interrupt.  The medium priority interrupt
 126:App/STM32F4-Discovery/main.c ****  * fills the FPU registers with a different value, and triggers a high priority
 127:App/STM32F4-Discovery/main.c ****  * interrupt.  The high priority interrupt once again fills the the FPU
 128:App/STM32F4-Discovery/main.c ****  * registers with a known value before returning to the medium priority
 129:App/STM32F4-Discovery/main.c ****  * interrupt.  The medium priority interrupt checks that the FPU registers
 130:App/STM32F4-Discovery/main.c ****  * contain the values that it wrote to them, then returns to the tick hook
 131:App/STM32F4-Discovery/main.c ****  * function.  Finally, the tick hook function checks that the FPU registers
 132:App/STM32F4-Discovery/main.c ****  * contain the values that it wrote to them, before it too returns.
 133:App/STM32F4-Discovery/main.c ****  *
 134:App/STM32F4-Discovery/main.c ****  * Button interrupt - The button marked "USER" on the starter kit is used to
 135:App/STM32F4-Discovery/main.c ****  * demonstrate how to write an interrupt service routine, and how to synchronise
 136:App/STM32F4-Discovery/main.c ****  * a task with an interrupt.  A task is created that blocks on a test semaphore.
 137:App/STM32F4-Discovery/main.c ****  * When the USER button is pressed, the button interrupt handler gives the
 138:App/STM32F4-Discovery/main.c ****  * semaphore, causing the task to unblock.  When the task unblocks, it simply
 139:App/STM32F4-Discovery/main.c ****  * increments an execution count variable, then returns to block on the
 140:App/STM32F4-Discovery/main.c ****  * semaphore again.
 141:App/STM32F4-Discovery/main.c ****  */
 142:App/STM32F4-Discovery/main.c **** 
 143:App/STM32F4-Discovery/main.c **** /* Kernel includes. */
 144:App/STM32F4-Discovery/main.c **** #include "FreeRTOS.h"
 145:App/STM32F4-Discovery/main.c **** #include "task.h"
 146:App/STM32F4-Discovery/main.c **** #include "timers.h"
 147:App/STM32F4-Discovery/main.c **** #include "semphr.h"
 148:App/STM32F4-Discovery/main.c **** 
 149:App/STM32F4-Discovery/main.c **** /* Demo application includes. */
 150:App/STM32F4-Discovery/main.c **** #include "partest.h"
 151:App/STM32F4-Discovery/main.c **** #include "flash.h"
 152:App/STM32F4-Discovery/main.c **** #include "flop.h"
 153:App/STM32F4-Discovery/main.c **** #include "integer.h"
 154:App/STM32F4-Discovery/main.c **** #include "PollQ.h"
 155:App/STM32F4-Discovery/main.c **** #include "semtest.h"
 156:App/STM32F4-Discovery/main.c **** #include "dynamic.h"
 157:App/STM32F4-Discovery/main.c **** #include "BlockQ.h"
 158:App/STM32F4-Discovery/main.c **** #include "blocktim.h"
 159:App/STM32F4-Discovery/main.c **** #include "countsem.h"
 160:App/STM32F4-Discovery/main.c **** #include "GenQTest.h"
 161:App/STM32F4-Discovery/main.c **** #include "recmutex.h"
 162:App/STM32F4-Discovery/main.c **** #include "death.h"
 163:App/STM32F4-Discovery/main.c **** 
 164:App/STM32F4-Discovery/main.c **** ///* Hardware and starter kit includes. */
 165:App/STM32F4-Discovery/main.c **** //#include "arm_comm.h"
 166:App/STM32F4-Discovery/main.c **** #include "stm32f4_discovery.h"
 167:App/STM32F4-Discovery/main.c **** #include "stm32f4xx.h"
 168:App/STM32F4-Discovery/main.c **** #include "stm32f4xx_conf.h"
 169:App/STM32F4-Discovery/main.c **** //
 170:App/STM32F4-Discovery/main.c **** 
 171:App/STM32F4-Discovery/main.c **** /*----added by Matic Knap 24 Jun 2014 -----------------------*/
 172:App/STM32F4-Discovery/main.c **** #include "modbus_mk.h"
 173:App/STM32F4-Discovery/main.c **** 
 174:App/STM32F4-Discovery/main.c **** #define RESET_LOW()	GPIOA->BSRRL |= GPIO_Pin_3;
 175:App/STM32F4-Discovery/main.c **** #define RESET_HIGH()    GPIOA->BSRRH |= GPIO_Pin_3;
 176:App/STM32F4-Discovery/main.c **** 
 177:App/STM32F4-Discovery/main.c **** /*----added by Matic Knap 24 Jun 2014 -----------------------*/
 178:App/STM32F4-Discovery/main.c **** 
 179:App/STM32F4-Discovery/main.c **** ///* Priorities for the demo application tasks. */
 180:App/STM32F4-Discovery/main.c **** #define mainFLASH_TASK_PRIORITY				( tskIDLE_PRIORITY + 1UL )
 181:App/STM32F4-Discovery/main.c **** #define mainQUEUE_POLL_PRIORITY				( tskIDLE_PRIORITY + 2UL )
 182:App/STM32F4-Discovery/main.c **** #define mainSEM_TEST_PRIORITY				( tskIDLE_PRIORITY + 1UL )
 183:App/STM32F4-Discovery/main.c **** #define mainBLOCK_Q_PRIORITY				( tskIDLE_PRIORITY + 2UL )
 184:App/STM32F4-Discovery/main.c **** #define mainCREATOR_TASK_PRIORITY			( tskIDLE_PRIORITY + 3UL )
 185:App/STM32F4-Discovery/main.c **** #define mainFLOP_TASK_PRIORITY				( tskIDLE_PRIORITY )
 186:App/STM32F4-Discovery/main.c **** 
 187:App/STM32F4-Discovery/main.c **** /* The LED used by the check timer. */
 188:App/STM32F4-Discovery/main.c **** #define mainCHECK_LED 						( 3UL )
 189:App/STM32F4-Discovery/main.c **** 
 190:App/STM32F4-Discovery/main.c **** /* A block time of zero simply means "don't block". */
 191:App/STM32F4-Discovery/main.c **** #define mainDONT_BLOCK						( 0UL )
 192:App/STM32F4-Discovery/main.c **** 
 193:App/STM32F4-Discovery/main.c **** /* The period after which the check timer will expire, in ms, provided no errors
 194:App/STM32F4-Discovery/main.c **** have been reported by any of the standard demo tasks.  ms are converted to the
 195:App/STM32F4-Discovery/main.c **** equivalent in ticks using the portTICK_RATE_MS constant. */
 196:App/STM32F4-Discovery/main.c **** #define mainCHECK_TIMER_PERIOD_MS			( 3000UL / portTICK_RATE_MS )
 197:App/STM32F4-Discovery/main.c **** 
 198:App/STM32F4-Discovery/main.c **** /* The period at which the check timer will expire, in ms, if an error has been
 199:App/STM32F4-Discovery/main.c **** reported in one of the standard demo tasks.  ms are converted to the equivalent
 200:App/STM32F4-Discovery/main.c **** in ticks using the portTICK_RATE_MS constant. */
 201:App/STM32F4-Discovery/main.c **** #define mainERROR_CHECK_TIMER_PERIOD_MS 	( 200UL / portTICK_RATE_MS )
 202:App/STM32F4-Discovery/main.c **** 
 203:App/STM32F4-Discovery/main.c **** /* Set mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY to 1 to create a simple demo.
 204:App/STM32F4-Discovery/main.c **** Set mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY to 0 to create a much more
 205:App/STM32F4-Discovery/main.c **** comprehensive test application.  See the comments at the top of this file, and
 206:App/STM32F4-Discovery/main.c **** the documentation page on the http://www.FreeRTOS.org web site for more
 207:App/STM32F4-Discovery/main.c **** information. */
 208:App/STM32F4-Discovery/main.c **** #define mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY		0
 209:App/STM32F4-Discovery/main.c **** 
 210:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 211:App/STM32F4-Discovery/main.c **** 
 212:App/STM32F4-Discovery/main.c **** /*----added by Matic Knap 24 Jun 2014 -----------------------*/
 213:App/STM32F4-Discovery/main.c **** 
 214:App/STM32F4-Discovery/main.c **** 
 215:App/STM32F4-Discovery/main.c **** 
 216:App/STM32F4-Discovery/main.c **** /*----added by Matic Knap 24 Jun 2014 -----------------------*/
 217:App/STM32F4-Discovery/main.c **** 
 218:App/STM32F4-Discovery/main.c **** 
 219:App/STM32F4-Discovery/main.c **** /*
 220:App/STM32F4-Discovery/main.c ****  * Set up the hardware ready to run this demo.
 221:App/STM32F4-Discovery/main.c ****  */
 222:App/STM32F4-Discovery/main.c **** static void prvSetupHardware( void );
 223:App/STM32F4-Discovery/main.c **** 
 224:App/STM32F4-Discovery/main.c **** /*
 225:App/STM32F4-Discovery/main.c ****  * The check timer callback function, as described at the top of this file.
 226:App/STM32F4-Discovery/main.c ****  */
 227:App/STM32F4-Discovery/main.c **** static void prvCheckTimerCallback( xTimerHandle xTimer );
 228:App/STM32F4-Discovery/main.c **** 
 229:App/STM32F4-Discovery/main.c **** /*
 230:App/STM32F4-Discovery/main.c ****  * Configure the interrupts used to test the interrupt nesting depth as
 231:App/STM32F4-Discovery/main.c ****  * described at the top of this file.
 232:App/STM32F4-Discovery/main.c ****  */
 233:App/STM32F4-Discovery/main.c **** static void prvSetupNestedFPUInterruptsTest( void );
 234:App/STM32F4-Discovery/main.c **** 
 235:App/STM32F4-Discovery/main.c **** /*
 236:App/STM32F4-Discovery/main.c ****  * Register check tasks, and the tasks used to write over and check the contents
 237:App/STM32F4-Discovery/main.c ****  * of the FPU registers, as described at the top of this file.  The nature of
 238:App/STM32F4-Discovery/main.c ****  * these files necessitates that they are written in an assembly file.
 239:App/STM32F4-Discovery/main.c ****  */
 240:App/STM32F4-Discovery/main.c **** extern void vRegTest1Task( void *pvParameters );
 241:App/STM32F4-Discovery/main.c **** extern void vRegTest2Task( void *pvParameters );
 242:App/STM32F4-Discovery/main.c **** extern void vRegTestClearFlopRegistersToParameterValue( unsigned long ulValue );
 243:App/STM32F4-Discovery/main.c **** extern unsigned long ulRegTestCheckFlopRegistersContainParameterValue( unsigned long ulValue );
 244:App/STM32F4-Discovery/main.c **** 
 245:App/STM32F4-Discovery/main.c **** /*
 246:App/STM32F4-Discovery/main.c ****  * The task that is synchronised with the button interrupt.  This is done just
 247:App/STM32F4-Discovery/main.c ****  * to demonstrate how to write interrupt service routines, and how to
 248:App/STM32F4-Discovery/main.c ****  * synchronise a task with an interrupt.
 249:App/STM32F4-Discovery/main.c ****  */
 250:App/STM32F4-Discovery/main.c **** static void prvButtonTestTask( void *pvParameters );
 251:App/STM32F4-Discovery/main.c **** 
 252:App/STM32F4-Discovery/main.c **** /*
 253:App/STM32F4-Discovery/main.c ****  * This file can be used to create either a simple LED flasher example, or a
 254:App/STM32F4-Discovery/main.c ****  * comprehensive test/demo application - depending on the setting of the
 255:App/STM32F4-Discovery/main.c ****  * mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY constant defined above.  If
 256:App/STM32F4-Discovery/main.c ****  * mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY is set to 1, then the following
 257:App/STM32F4-Discovery/main.c ****  * function will create a lot of additional tasks and a software timer.  If
 258:App/STM32F4-Discovery/main.c ****  * mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY is set to 0, then the following
 259:App/STM32F4-Discovery/main.c ****  * function will do nothing.
 260:App/STM32F4-Discovery/main.c ****  */
 261:App/STM32F4-Discovery/main.c **** static void prvOptionallyCreateComprehensveTestApplication( void );
 262:App/STM32F4-Discovery/main.c **** 
 263:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 264:App/STM32F4-Discovery/main.c **** 
 265:App/STM32F4-Discovery/main.c **** /* The following two variables are used to communicate the status of the
 266:App/STM32F4-Discovery/main.c **** register check tasks to the check software timer.  If the variables keep
 267:App/STM32F4-Discovery/main.c **** incrementing, then the register check tasks has not discovered any errors.  If
 268:App/STM32F4-Discovery/main.c **** a variable stops incrementing, then an error has been found. */
 269:App/STM32F4-Discovery/main.c **** volatile unsigned long ulRegTest1LoopCounter = 0UL, ulRegTest2LoopCounter = 0UL;
 270:App/STM32F4-Discovery/main.c **** 
 271:App/STM32F4-Discovery/main.c **** /* The following variables are used to verify that the interrupt nesting depth
 272:App/STM32F4-Discovery/main.c **** is as intended.  ulFPUInterruptNesting is incremented on entry to an interrupt
 273:App/STM32F4-Discovery/main.c **** that uses the FPU, and decremented on exit of the same interrupt.
 274:App/STM32F4-Discovery/main.c **** ulMaxFPUInterruptNesting latches the highest value reached by
 275:App/STM32F4-Discovery/main.c **** ulFPUInterruptNesting.  These variables have no other purpose. */
 276:App/STM32F4-Discovery/main.c **** volatile unsigned long ulFPUInterruptNesting = 0UL, ulMaxFPUInterruptNesting = 0UL;
 277:App/STM32F4-Discovery/main.c **** 
 278:App/STM32F4-Discovery/main.c **** /* The semaphore used to demonstrate a task being synchronised with an
 279:App/STM32F4-Discovery/main.c **** interrupt. */
 280:App/STM32F4-Discovery/main.c **** static xSemaphoreHandle xTestSemaphore = NULL;
 281:App/STM32F4-Discovery/main.c **** 
 282:App/STM32F4-Discovery/main.c **** /* The variable that is incremented by the task synchronised with the button
 283:App/STM32F4-Discovery/main.c **** interrupt. */
 284:App/STM32F4-Discovery/main.c **** volatile unsigned long ulButtonPressCounts = 0UL;
 285:App/STM32F4-Discovery/main.c **** 
 286:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 287:App/STM32F4-Discovery/main.c **** 
 288:App/STM32F4-Discovery/main.c **** int main(void)
 289:App/STM32F4-Discovery/main.c **** {
 645              		.loc 2 289 0
 646              		.cfi_startproc
 647              		@ args = 0, pretend = 0, frame = 0
 648              		@ frame_needed = 1, uses_anonymous_args = 0
 649 0000 80B5     		push	{r7, lr}
 650              	.LCFI3:
 651              		.cfi_def_cfa_offset 8
 652              		.cfi_offset 7, -8
 653              		.cfi_offset 14, -4
 654 0002 84B0     		sub	sp, sp, #16
 655              	.LCFI4:
 656              		.cfi_def_cfa_offset 24
 657 0004 04AF     		add	r7, sp, #16
 658              	.LCFI5:
 659              		.cfi_def_cfa 7, 8
 290:App/STM32F4-Discovery/main.c **** 	/* Configure the hardware ready to run the test. */
 291:App/STM32F4-Discovery/main.c **** 	prvSetupHardware();
 660              		.loc 2 291 0
 661 0006 FFF7FEFF 		bl	prvSetupHardware
 292:App/STM32F4-Discovery/main.c **** //	while(1){
 293:App/STM32F4-Discovery/main.c **** //		vParTestSetLED(LED3, 1);
 294:App/STM32F4-Discovery/main.c **** //		vParTestSetLED(LED4, 1);
 295:App/STM32F4-Discovery/main.c **** //		vParTestSetLED(LED5, 1);
 296:App/STM32F4-Discovery/main.c **** //		vParTestSetLED(LED6, 1);
 297:App/STM32F4-Discovery/main.c **** //	}
 298:App/STM32F4-Discovery/main.c **** 	/* Start standard demo/test application flash tasks.  See the comments at
 299:App/STM32F4-Discovery/main.c **** 	the top of this file.  The LED flash tasks are always created.  The other
 300:App/STM32F4-Discovery/main.c **** 	tasks are only created if mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY is set to
 301:App/STM32F4-Discovery/main.c **** 	0 (at the top of this file).  See the comments at the top of this file for
 302:App/STM32F4-Discovery/main.c **** 	more information. */
 303:App/STM32F4-Discovery/main.c **** 	vStartLEDFlashTasks( mainFLASH_TASK_PRIORITY );
 662              		.loc 2 303 0
 663 000a 0120     		movs	r0, #1
 664 000c FFF7FEFF 		bl	vStartLEDFlashTasks
 304:App/STM32F4-Discovery/main.c **** 
 305:App/STM32F4-Discovery/main.c **** 
 306:App/STM32F4-Discovery/main.c **** 	/*------------------added by Matic Knap 24 Jun 2014 ---------------------------------*/
 307:App/STM32F4-Discovery/main.c **** 	
 308:App/STM32F4-Discovery/main.c **** 	xTaskCreate(modbusMOTOR_task, "modbus", configMINIMAL_STACK_SIZE * 2, NULL, mainFLASH_TASK_PRIORIT
 665              		.loc 2 308 0
 666 0010 0123     		movs	r3, #1
 667 0012 0093     		str	r3, [sp]
 668 0014 0023     		movs	r3, #0
 669 0016 0193     		str	r3, [sp, #4]
 670 0018 0023     		movs	r3, #0
 671 001a 0293     		str	r3, [sp, #8]
 672 001c 0023     		movs	r3, #0
 673 001e 0393     		str	r3, [sp, #12]
 674 0020 0448     		ldr	r0, .L6
 675 0022 0549     		ldr	r1, .L6+4
 676 0024 4FF48272 		mov	r2, #260
 677 0028 0023     		movs	r3, #0
 678 002a FFF7FEFF 		bl	xTaskGenericCreate
 309:App/STM32F4-Discovery/main.c **** 	/*------------------added by Matic Knap 24 Jun 2014 ---------------------------------*/
 310:App/STM32F4-Discovery/main.c **** 
 311:App/STM32F4-Discovery/main.c **** 
 312:App/STM32F4-Discovery/main.c **** 	/* The following function will only create more tasks and timers if
 313:App/STM32F4-Discovery/main.c **** 	mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY is set to 0 (at the top of this
 314:App/STM32F4-Discovery/main.c **** 	file).  See the comments at the top of this file for more information. */
 315:App/STM32F4-Discovery/main.c **** 	//prvOptionallyCreateComprehensveTestApplication();
 316:App/STM32F4-Discovery/main.c **** 
 317:App/STM32F4-Discovery/main.c **** 	/* Start the scheduler. */
 318:App/STM32F4-Discovery/main.c **** 	vTaskStartScheduler();
 679              		.loc 2 318 0
 680 002e FFF7FEFF 		bl	vTaskStartScheduler
 681              	.L5:
 319:App/STM32F4-Discovery/main.c **** 
 320:App/STM32F4-Discovery/main.c **** 	/* If all is well, the scheduler will now be running, and the following line
 321:App/STM32F4-Discovery/main.c **** 	will never be reached.  If the following line does execute, then there was
 322:App/STM32F4-Discovery/main.c **** 	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
 323:App/STM32F4-Discovery/main.c **** 	to be created.  See the memory management section on the FreeRTOS web site
 324:App/STM32F4-Discovery/main.c **** 	for more details. */
 325:App/STM32F4-Discovery/main.c **** 	for( ;; );
 682              		.loc 2 325 0 discriminator 1
 683 0032 FEE7     		b	.L5
 684              	.L7:
 685              		.align	2
 686              	.L6:
 687 0034 00000000 		.word	modbusMOTOR_task
 688 0038 00000000 		.word	.LC0
 689              		.cfi_endproc
 690              	.LFE110:
 692              		.section	.text.prvCheckTimerCallback,"ax",%progbits
 693              		.align	2
 694              		.thumb
 695              		.thumb_func
 697              	prvCheckTimerCallback:
 698              	.LFB111:
 326:App/STM32F4-Discovery/main.c **** }
 327:App/STM32F4-Discovery/main.c **** 
 328:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 329:App/STM32F4-Discovery/main.c **** 
 330:App/STM32F4-Discovery/main.c **** static void prvCheckTimerCallback( xTimerHandle xTimer )
 331:App/STM32F4-Discovery/main.c **** {
 699              		.loc 2 331 0
 700              		.cfi_startproc
 701              		@ args = 0, pretend = 0, frame = 16
 702              		@ frame_needed = 1, uses_anonymous_args = 0
 703 0000 80B5     		push	{r7, lr}
 704              	.LCFI6:
 705              		.cfi_def_cfa_offset 8
 706              		.cfi_offset 7, -8
 707              		.cfi_offset 14, -4
 708 0002 86B0     		sub	sp, sp, #24
 709              	.LCFI7:
 710              		.cfi_def_cfa_offset 32
 711 0004 02AF     		add	r7, sp, #8
 712              	.LCFI8:
 713              		.cfi_def_cfa 7, 24
 714 0006 7860     		str	r0, [r7, #4]
 332:App/STM32F4-Discovery/main.c **** static long lChangedTimerPeriodAlready = pdFALSE;
 333:App/STM32F4-Discovery/main.c **** static unsigned long ulLastRegTest1Value = 0, ulLastRegTest2Value = 0;
 334:App/STM32F4-Discovery/main.c **** long lErrorFound = pdFALSE;
 715              		.loc 2 334 0
 716 0008 0023     		movs	r3, #0
 717 000a FB60     		str	r3, [r7, #12]
 335:App/STM32F4-Discovery/main.c **** 
 336:App/STM32F4-Discovery/main.c **** 	/* Check all the demo tasks (other than the flash tasks) to ensure
 337:App/STM32F4-Discovery/main.c **** 	that they are all still running, and that none have detected an error. */
 338:App/STM32F4-Discovery/main.c **** 
 339:App/STM32F4-Discovery/main.c **** 	if( xAreMathsTaskStillRunning() != pdTRUE )
 718              		.loc 2 339 0
 719 000c FFF7FEFF 		bl	xAreMathsTaskStillRunning
 720 0010 0346     		mov	r3, r0
 721 0012 012B     		cmp	r3, #1
 722 0014 01D0     		beq	.L9
 340:App/STM32F4-Discovery/main.c **** 	{
 341:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 723              		.loc 2 341 0
 724 0016 0123     		movs	r3, #1
 725 0018 FB60     		str	r3, [r7, #12]
 726              	.L9:
 342:App/STM32F4-Discovery/main.c **** 	}
 343:App/STM32F4-Discovery/main.c **** 
 344:App/STM32F4-Discovery/main.c **** 	if( xAreIntegerMathsTaskStillRunning() != pdTRUE )
 727              		.loc 2 344 0
 728 001a FFF7FEFF 		bl	xAreIntegerMathsTaskStillRunning
 729 001e 0346     		mov	r3, r0
 730 0020 012B     		cmp	r3, #1
 731 0022 01D0     		beq	.L10
 345:App/STM32F4-Discovery/main.c **** 	{
 346:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 732              		.loc 2 346 0
 733 0024 0123     		movs	r3, #1
 734 0026 FB60     		str	r3, [r7, #12]
 735              	.L10:
 347:App/STM32F4-Discovery/main.c **** 	}
 348:App/STM32F4-Discovery/main.c **** 
 349:App/STM32F4-Discovery/main.c **** 	if( xAreDynamicPriorityTasksStillRunning() != pdTRUE )
 736              		.loc 2 349 0
 737 0028 FFF7FEFF 		bl	xAreDynamicPriorityTasksStillRunning
 738 002c 0346     		mov	r3, r0
 739 002e 012B     		cmp	r3, #1
 740 0030 01D0     		beq	.L11
 350:App/STM32F4-Discovery/main.c **** 	{
 351:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 741              		.loc 2 351 0
 742 0032 0123     		movs	r3, #1
 743 0034 FB60     		str	r3, [r7, #12]
 744              	.L11:
 352:App/STM32F4-Discovery/main.c **** 	}
 353:App/STM32F4-Discovery/main.c **** 
 354:App/STM32F4-Discovery/main.c **** 	if( xAreBlockingQueuesStillRunning() != pdTRUE )
 745              		.loc 2 354 0
 746 0036 FFF7FEFF 		bl	xAreBlockingQueuesStillRunning
 747 003a 0346     		mov	r3, r0
 748 003c 012B     		cmp	r3, #1
 749 003e 01D0     		beq	.L12
 355:App/STM32F4-Discovery/main.c **** 	{
 356:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 750              		.loc 2 356 0
 751 0040 0123     		movs	r3, #1
 752 0042 FB60     		str	r3, [r7, #12]
 753              	.L12:
 357:App/STM32F4-Discovery/main.c **** 	}
 358:App/STM32F4-Discovery/main.c **** 
 359:App/STM32F4-Discovery/main.c **** 	if ( xAreBlockTimeTestTasksStillRunning() != pdTRUE )
 754              		.loc 2 359 0
 755 0044 FFF7FEFF 		bl	xAreBlockTimeTestTasksStillRunning
 756 0048 0346     		mov	r3, r0
 757 004a 012B     		cmp	r3, #1
 758 004c 01D0     		beq	.L13
 360:App/STM32F4-Discovery/main.c **** 	{
 361:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 759              		.loc 2 361 0
 760 004e 0123     		movs	r3, #1
 761 0050 FB60     		str	r3, [r7, #12]
 762              	.L13:
 362:App/STM32F4-Discovery/main.c **** 	}
 363:App/STM32F4-Discovery/main.c **** 
 364:App/STM32F4-Discovery/main.c **** 	if ( xAreGenericQueueTasksStillRunning() != pdTRUE )
 763              		.loc 2 364 0
 764 0052 FFF7FEFF 		bl	xAreGenericQueueTasksStillRunning
 765 0056 0346     		mov	r3, r0
 766 0058 012B     		cmp	r3, #1
 767 005a 01D0     		beq	.L14
 365:App/STM32F4-Discovery/main.c **** 	{
 366:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 768              		.loc 2 366 0
 769 005c 0123     		movs	r3, #1
 770 005e FB60     		str	r3, [r7, #12]
 771              	.L14:
 367:App/STM32F4-Discovery/main.c **** 	}
 368:App/STM32F4-Discovery/main.c **** 
 369:App/STM32F4-Discovery/main.c **** 	if ( xAreRecursiveMutexTasksStillRunning() != pdTRUE )
 772              		.loc 2 369 0
 773 0060 FFF7FEFF 		bl	xAreRecursiveMutexTasksStillRunning
 774 0064 0346     		mov	r3, r0
 775 0066 012B     		cmp	r3, #1
 776 0068 01D0     		beq	.L15
 370:App/STM32F4-Discovery/main.c **** 	{
 371:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 777              		.loc 2 371 0
 778 006a 0123     		movs	r3, #1
 779 006c FB60     		str	r3, [r7, #12]
 780              	.L15:
 372:App/STM32F4-Discovery/main.c **** 	}
 373:App/STM32F4-Discovery/main.c **** 
 374:App/STM32F4-Discovery/main.c **** 	if( xIsCreateTaskStillRunning() != pdTRUE )
 781              		.loc 2 374 0
 782 006e FFF7FEFF 		bl	xIsCreateTaskStillRunning
 783 0072 0346     		mov	r3, r0
 784 0074 012B     		cmp	r3, #1
 785 0076 01D0     		beq	.L16
 375:App/STM32F4-Discovery/main.c **** 	{
 376:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 786              		.loc 2 376 0
 787 0078 0123     		movs	r3, #1
 788 007a FB60     		str	r3, [r7, #12]
 789              	.L16:
 377:App/STM32F4-Discovery/main.c **** 	}
 378:App/STM32F4-Discovery/main.c **** 
 379:App/STM32F4-Discovery/main.c **** 	if( xArePollingQueuesStillRunning() != pdTRUE )
 790              		.loc 2 379 0
 791 007c FFF7FEFF 		bl	xArePollingQueuesStillRunning
 792 0080 0346     		mov	r3, r0
 793 0082 012B     		cmp	r3, #1
 794 0084 01D0     		beq	.L17
 380:App/STM32F4-Discovery/main.c **** 	{
 381:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 795              		.loc 2 381 0
 796 0086 0123     		movs	r3, #1
 797 0088 FB60     		str	r3, [r7, #12]
 798              	.L17:
 382:App/STM32F4-Discovery/main.c **** 	}
 383:App/STM32F4-Discovery/main.c **** 
 384:App/STM32F4-Discovery/main.c **** 	if( xAreSemaphoreTasksStillRunning() != pdTRUE )
 799              		.loc 2 384 0
 800 008a FFF7FEFF 		bl	xAreSemaphoreTasksStillRunning
 801 008e 0346     		mov	r3, r0
 802 0090 012B     		cmp	r3, #1
 803 0092 01D0     		beq	.L18
 385:App/STM32F4-Discovery/main.c **** 	{
 386:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 804              		.loc 2 386 0
 805 0094 0123     		movs	r3, #1
 806 0096 FB60     		str	r3, [r7, #12]
 807              	.L18:
 387:App/STM32F4-Discovery/main.c **** 	}
 388:App/STM32F4-Discovery/main.c **** 
 389:App/STM32F4-Discovery/main.c **** 	/* Check that the register test 1 task is still running. */
 390:App/STM32F4-Discovery/main.c **** 	if( ulLastRegTest1Value == ulRegTest1LoopCounter )
 808              		.loc 2 390 0
 809 0098 174B     		ldr	r3, .L22
 810 009a 1A68     		ldr	r2, [r3]
 811 009c 174B     		ldr	r3, .L22+4
 812 009e 1B68     		ldr	r3, [r3]
 813 00a0 9A42     		cmp	r2, r3
 814 00a2 01D1     		bne	.L19
 391:App/STM32F4-Discovery/main.c **** 	{
 392:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 815              		.loc 2 392 0
 816 00a4 0123     		movs	r3, #1
 817 00a6 FB60     		str	r3, [r7, #12]
 818              	.L19:
 393:App/STM32F4-Discovery/main.c **** 	}
 394:App/STM32F4-Discovery/main.c **** 	ulLastRegTest1Value = ulRegTest1LoopCounter;
 819              		.loc 2 394 0
 820 00a8 144B     		ldr	r3, .L22+4
 821 00aa 1A68     		ldr	r2, [r3]
 822 00ac 124B     		ldr	r3, .L22
 823 00ae 1A60     		str	r2, [r3]
 395:App/STM32F4-Discovery/main.c **** 
 396:App/STM32F4-Discovery/main.c **** 	/* Check that the register test 2 task is still running. */
 397:App/STM32F4-Discovery/main.c **** 	if( ulLastRegTest2Value == ulRegTest2LoopCounter )
 824              		.loc 2 397 0
 825 00b0 134B     		ldr	r3, .L22+8
 826 00b2 1A68     		ldr	r2, [r3]
 827 00b4 134B     		ldr	r3, .L22+12
 828 00b6 1B68     		ldr	r3, [r3]
 829 00b8 9A42     		cmp	r2, r3
 830 00ba 01D1     		bne	.L20
 398:App/STM32F4-Discovery/main.c **** 	{
 399:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 831              		.loc 2 399 0
 832 00bc 0123     		movs	r3, #1
 833 00be FB60     		str	r3, [r7, #12]
 834              	.L20:
 400:App/STM32F4-Discovery/main.c **** 	}
 401:App/STM32F4-Discovery/main.c **** 	ulLastRegTest2Value = ulRegTest2LoopCounter;
 835              		.loc 2 401 0
 836 00c0 104B     		ldr	r3, .L22+12
 837 00c2 1A68     		ldr	r2, [r3]
 838 00c4 0E4B     		ldr	r3, .L22+8
 839 00c6 1A60     		str	r2, [r3]
 402:App/STM32F4-Discovery/main.c **** 
 403:App/STM32F4-Discovery/main.c **** 	/* Toggle the check LED to give an indication of the system status.  If
 404:App/STM32F4-Discovery/main.c **** 	the LED toggles every mainCHECK_TIMER_PERIOD_MS milliseconds then
 405:App/STM32F4-Discovery/main.c **** 	everything is ok.  A faster toggle indicates an error. */
 406:App/STM32F4-Discovery/main.c **** 	vParTestToggleLED( mainCHECK_LED );
 840              		.loc 2 406 0
 841 00c8 0320     		movs	r0, #3
 842 00ca FFF7FEFF 		bl	vParTestToggleLED
 407:App/STM32F4-Discovery/main.c **** 
 408:App/STM32F4-Discovery/main.c **** 	/* Have any errors been latch in lErrorFound?  If so, shorten the
 409:App/STM32F4-Discovery/main.c **** 	period of the check timer to mainERROR_CHECK_TIMER_PERIOD_MS milliseconds.
 410:App/STM32F4-Discovery/main.c **** 	This will result in an increase in the rate at which mainCHECK_LED
 411:App/STM32F4-Discovery/main.c **** 	toggles. */
 412:App/STM32F4-Discovery/main.c **** 	if( lErrorFound != pdFALSE )
 843              		.loc 2 412 0
 844 00ce FB68     		ldr	r3, [r7, #12]
 845 00d0 002B     		cmp	r3, #0
 846 00d2 0ED0     		beq	.L8
 413:App/STM32F4-Discovery/main.c **** 	{
 414:App/STM32F4-Discovery/main.c **** 		if( lChangedTimerPeriodAlready == pdFALSE )
 847              		.loc 2 414 0
 848 00d4 0C4B     		ldr	r3, .L22+16
 849 00d6 1B68     		ldr	r3, [r3]
 850 00d8 002B     		cmp	r3, #0
 851 00da 0AD1     		bne	.L8
 415:App/STM32F4-Discovery/main.c **** 		{
 416:App/STM32F4-Discovery/main.c **** 			lChangedTimerPeriodAlready = pdTRUE;
 852              		.loc 2 416 0
 853 00dc 0A4B     		ldr	r3, .L22+16
 854 00de 0122     		movs	r2, #1
 855 00e0 1A60     		str	r2, [r3]
 417:App/STM32F4-Discovery/main.c **** 
 418:App/STM32F4-Discovery/main.c **** 			/* This call to xTimerChangePeriod() uses a zero block time.
 419:App/STM32F4-Discovery/main.c **** 			Functions called from inside of a timer callback function must
 420:App/STM32F4-Discovery/main.c **** 			*never* attempt	to block. */
 421:App/STM32F4-Discovery/main.c **** 			xTimerChangePeriod( xTimer, ( mainERROR_CHECK_TIMER_PERIOD_MS ), mainDONT_BLOCK );
 856              		.loc 2 421 0
 857 00e2 0023     		movs	r3, #0
 858 00e4 0093     		str	r3, [sp]
 859 00e6 7868     		ldr	r0, [r7, #4]
 860 00e8 0221     		movs	r1, #2
 861 00ea C822     		movs	r2, #200
 862 00ec 0023     		movs	r3, #0
 863 00ee FFF7FEFF 		bl	xTimerGenericCommand
 864              	.L8:
 422:App/STM32F4-Discovery/main.c **** 		}
 423:App/STM32F4-Discovery/main.c **** 	}
 424:App/STM32F4-Discovery/main.c **** }
 865              		.loc 2 424 0
 866 00f2 1037     		adds	r7, r7, #16
 867 00f4 BD46     		mov	sp, r7
 868              		@ sp needed
 869 00f6 80BD     		pop	{r7, pc}
 870              	.L23:
 871              		.align	2
 872              	.L22:
 873 00f8 00000000 		.word	ulLastRegTest1Value.9269
 874 00fc 00000000 		.word	ulRegTest1LoopCounter
 875 0100 00000000 		.word	ulLastRegTest2Value.9270
 876 0104 00000000 		.word	ulRegTest2LoopCounter
 877 0108 00000000 		.word	lChangedTimerPeriodAlready.9268
 878              		.cfi_endproc
 879              	.LFE111:
 881              		.section	.text.prvButtonTestTask,"ax",%progbits
 882              		.align	2
 883              		.thumb
 884              		.thumb_func
 886              	prvButtonTestTask:
 887              	.LFB112:
 425:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 426:App/STM32F4-Discovery/main.c **** 
 427:App/STM32F4-Discovery/main.c **** static void prvButtonTestTask( void *pvParameters )
 428:App/STM32F4-Discovery/main.c **** {
 888              		.loc 2 428 0
 889              		.cfi_startproc
 890              		@ args = 0, pretend = 0, frame = 8
 891              		@ frame_needed = 1, uses_anonymous_args = 0
 892 0000 80B5     		push	{r7, lr}
 893              	.LCFI9:
 894              		.cfi_def_cfa_offset 8
 895              		.cfi_offset 7, -8
 896              		.cfi_offset 14, -4
 897 0002 82B0     		sub	sp, sp, #8
 898              	.LCFI10:
 899              		.cfi_def_cfa_offset 16
 900 0004 00AF     		add	r7, sp, #0
 901              	.LCFI11:
 902              		.cfi_def_cfa_register 7
 903 0006 7860     		str	r0, [r7, #4]
 429:App/STM32F4-Discovery/main.c **** 	configASSERT( xTestSemaphore );
 904              		.loc 2 429 0
 905 0008 0E4B     		ldr	r3, .L28
 906 000a 1B68     		ldr	r3, [r3]
 907 000c 002B     		cmp	r3, #0
 908 000e 02D1     		bne	.L25
 909              		.loc 2 429 0 is_stmt 0 discriminator 1
 910 0010 FFF7FEFF 		bl	ulPortSetInterruptMask
 911              	.L26:
 912 0014 FEE7     		b	.L26
 913              	.L25:
 430:App/STM32F4-Discovery/main.c **** 
 431:App/STM32F4-Discovery/main.c **** 	/* This is the task used as an example of how to synchronise a task with
 432:App/STM32F4-Discovery/main.c **** 	an interrupt.  Each time the button interrupt gives the semaphore, this task
 433:App/STM32F4-Discovery/main.c **** 	will unblock, increment its execution counter, then return to block
 434:App/STM32F4-Discovery/main.c **** 	again. */
 435:App/STM32F4-Discovery/main.c **** 
 436:App/STM32F4-Discovery/main.c **** 	/* Take the semaphore before started to ensure it is in the correct
 437:App/STM32F4-Discovery/main.c **** 	state. */
 438:App/STM32F4-Discovery/main.c **** 	xSemaphoreTake( xTestSemaphore, mainDONT_BLOCK );
 914              		.loc 2 438 0 is_stmt 1
 915 0016 0B4B     		ldr	r3, .L28
 916 0018 1B68     		ldr	r3, [r3]
 917 001a 1846     		mov	r0, r3
 918 001c 0021     		movs	r1, #0
 919 001e 0022     		movs	r2, #0
 920 0020 0023     		movs	r3, #0
 921 0022 FFF7FEFF 		bl	xQueueGenericReceive
 922              	.L27:
 439:App/STM32F4-Discovery/main.c **** 
 440:App/STM32F4-Discovery/main.c **** 	for( ;; )
 441:App/STM32F4-Discovery/main.c **** 	{
 442:App/STM32F4-Discovery/main.c **** 		xSemaphoreTake( xTestSemaphore, portMAX_DELAY );
 923              		.loc 2 442 0 discriminator 1
 924 0026 074B     		ldr	r3, .L28
 925 0028 1B68     		ldr	r3, [r3]
 926 002a 1846     		mov	r0, r3
 927 002c 0021     		movs	r1, #0
 928 002e 4FF0FF32 		mov	r2, #-1
 929 0032 0023     		movs	r3, #0
 930 0034 FFF7FEFF 		bl	xQueueGenericReceive
 443:App/STM32F4-Discovery/main.c **** 		ulButtonPressCounts++;
 931              		.loc 2 443 0 discriminator 1
 932 0038 034B     		ldr	r3, .L28+4
 933 003a 1B68     		ldr	r3, [r3]
 934 003c 5A1C     		adds	r2, r3, #1
 935 003e 024B     		ldr	r3, .L28+4
 936 0040 1A60     		str	r2, [r3]
 444:App/STM32F4-Discovery/main.c **** 	}
 937              		.loc 2 444 0 discriminator 1
 938 0042 F0E7     		b	.L27
 939              	.L29:
 940              		.align	2
 941              	.L28:
 942 0044 00000000 		.word	xTestSemaphore
 943 0048 00000000 		.word	ulButtonPressCounts
 944              		.cfi_endproc
 945              	.LFE112:
 947              		.section	.text.prvSetupHardware,"ax",%progbits
 948              		.align	2
 949              		.thumb
 950              		.thumb_func
 952              	prvSetupHardware:
 953              	.LFB113:
 445:App/STM32F4-Discovery/main.c **** }
 446:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 447:App/STM32F4-Discovery/main.c **** 
 448:App/STM32F4-Discovery/main.c **** static void prvSetupHardware( void )
 449:App/STM32F4-Discovery/main.c **** {
 954              		.loc 2 449 0
 955              		.cfi_startproc
 956              		@ args = 0, pretend = 0, frame = 0
 957              		@ frame_needed = 1, uses_anonymous_args = 0
 958 0000 80B5     		push	{r7, lr}
 959              	.LCFI12:
 960              		.cfi_def_cfa_offset 8
 961              		.cfi_offset 7, -8
 962              		.cfi_offset 14, -4
 963 0002 00AF     		add	r7, sp, #0
 964              	.LCFI13:
 965              		.cfi_def_cfa_register 7
 450:App/STM32F4-Discovery/main.c **** 	/* Setup STM32 system (clock, PLL and Flash configuration) */
 451:App/STM32F4-Discovery/main.c **** 	SystemInit();
 966              		.loc 2 451 0
 967 0004 FFF7FEFF 		bl	SystemInit
 452:App/STM32F4-Discovery/main.c **** 
 453:App/STM32F4-Discovery/main.c **** 	/* Ensure all priority bits are assigned as preemption priority bits. */
 454:App/STM32F4-Discovery/main.c **** 	NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 968              		.loc 2 454 0
 969 0008 4FF44070 		mov	r0, #768
 970 000c FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 455:App/STM32F4-Discovery/main.c **** 	
 456:App/STM32F4-Discovery/main.c **** 	init_USART1();
 971              		.loc 2 456 0
 972 0010 FFF7FEFF 		bl	init_USART1
 457:App/STM32F4-Discovery/main.c **** 	/* Setup the LED outputs. */
 458:App/STM32F4-Discovery/main.c **** 	vParTestInitialise();
 973              		.loc 2 458 0
 974 0014 FFF7FEFF 		bl	vParTestInitialise
 459:App/STM32F4-Discovery/main.c **** 
 460:App/STM32F4-Discovery/main.c **** 	/* Configure the button input.  This configures the interrupt to use the
 461:App/STM32F4-Discovery/main.c **** 	lowest interrupt priority, so it is ok to use the ISR safe FreeRTOS API
 462:App/STM32F4-Discovery/main.c **** 	from the button interrupt handler. */
 463:App/STM32F4-Discovery/main.c **** 	//STM_EVAL_PBInit( BUTTON_USER, BUTTON_MODE_EXTI );
 464:App/STM32F4-Discovery/main.c **** }
 975              		.loc 2 464 0
 976 0018 80BD     		pop	{r7, pc}
 977              		.cfi_endproc
 978              	.LFE113:
 980 001a 00BF     		.section	.text.vApplicationTickHook,"ax",%progbits
 981              		.align	2
 982              		.global	vApplicationTickHook
 983              		.thumb
 984              		.thumb_func
 986              	vApplicationTickHook:
 987              	.LFB114:
 465:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 466:App/STM32F4-Discovery/main.c **** 
 467:App/STM32F4-Discovery/main.c **** void vApplicationTickHook( void )
 468:App/STM32F4-Discovery/main.c **** {
 988              		.loc 2 468 0
 989              		.cfi_startproc
 990              		@ args = 0, pretend = 0, frame = 0
 991              		@ frame_needed = 1, uses_anonymous_args = 0
 992 0000 80B5     		push	{r7, lr}
 993              	.LCFI14:
 994              		.cfi_def_cfa_offset 8
 995              		.cfi_offset 7, -8
 996              		.cfi_offset 14, -4
 997 0002 00AF     		add	r7, sp, #0
 998              	.LCFI15:
 999              		.cfi_def_cfa_register 7
 469:App/STM32F4-Discovery/main.c **** 	#if ( mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY == 0 )
 470:App/STM32F4-Discovery/main.c **** 	{
 471:App/STM32F4-Discovery/main.c **** 		/* Just to verify that the interrupt nesting behaves as expected,
 472:App/STM32F4-Discovery/main.c **** 		increment ulFPUInterruptNesting on entry, and decrement it on exit. */
 473:App/STM32F4-Discovery/main.c **** 		ulFPUInterruptNesting++;
 1000              		.loc 2 473 0
 1001 0004 064B     		ldr	r3, .L32
 1002 0006 1B68     		ldr	r3, [r3]
 1003 0008 5A1C     		adds	r2, r3, #1
 1004 000a 054B     		ldr	r3, .L32
 1005 000c 1A60     		str	r2, [r3]
 474:App/STM32F4-Discovery/main.c **** 
 475:App/STM32F4-Discovery/main.c **** 		/* Fill the FPU registers with 0. */
 476:App/STM32F4-Discovery/main.c **** 		//vRegTestClearFlopRegistersToParameterValue( 0UL );
 477:App/STM32F4-Discovery/main.c **** 
 478:App/STM32F4-Discovery/main.c **** 		/* Trigger a timer 2 interrupt, which will fill the registers with a
 479:App/STM32F4-Discovery/main.c **** 		different value and itself trigger a timer 3 interrupt.  Note that the
 480:App/STM32F4-Discovery/main.c **** 		timers are not actually used.  The timer 2 and 3 interrupt vectors are
 481:App/STM32F4-Discovery/main.c **** 		just used for convenience. */
 482:App/STM32F4-Discovery/main.c **** 		NVIC_SetPendingIRQ( TIM2_IRQn );
 1006              		.loc 2 482 0
 1007 000e 1C20     		movs	r0, #28
 1008 0010 FFF7FEFF 		bl	NVIC_SetPendingIRQ
 483:App/STM32F4-Discovery/main.c **** 
 484:App/STM32F4-Discovery/main.c **** 		/* Ensure that, after returning from the nested interrupts, all the FPU
 485:App/STM32F4-Discovery/main.c **** 		registers contain the value to which they were set by the tick hook
 486:App/STM32F4-Discovery/main.c **** 		function. */
 487:App/STM32F4-Discovery/main.c **** 		//configASSERT( ulRegTestCheckFlopRegistersContainParameterValue( 0UL ) );
 488:App/STM32F4-Discovery/main.c **** 
 489:App/STM32F4-Discovery/main.c **** 		ulFPUInterruptNesting--;
 1009              		.loc 2 489 0
 1010 0014 024B     		ldr	r3, .L32
 1011 0016 1B68     		ldr	r3, [r3]
 1012 0018 5A1E     		subs	r2, r3, #1
 1013 001a 014B     		ldr	r3, .L32
 1014 001c 1A60     		str	r2, [r3]
 490:App/STM32F4-Discovery/main.c **** 	}
 491:App/STM32F4-Discovery/main.c **** 	#endif
 492:App/STM32F4-Discovery/main.c **** }
 1015              		.loc 2 492 0
 1016 001e 80BD     		pop	{r7, pc}
 1017              	.L33:
 1018              		.align	2
 1019              	.L32:
 1020 0020 00000000 		.word	ulFPUInterruptNesting
 1021              		.cfi_endproc
 1022              	.LFE114:
 1024              		.section	.text.prvSetupNestedFPUInterruptsTest,"ax",%progbits
 1025              		.align	2
 1026              		.thumb
 1027              		.thumb_func
 1029              	prvSetupNestedFPUInterruptsTest:
 1030              	.LFB115:
 493:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 494:App/STM32F4-Discovery/main.c **** 
 495:App/STM32F4-Discovery/main.c **** static void prvSetupNestedFPUInterruptsTest( void )
 496:App/STM32F4-Discovery/main.c **** {
 1031              		.loc 2 496 0
 1032              		.cfi_startproc
 1033              		@ args = 0, pretend = 0, frame = 8
 1034              		@ frame_needed = 1, uses_anonymous_args = 0
 1035 0000 80B5     		push	{r7, lr}
 1036              	.LCFI16:
 1037              		.cfi_def_cfa_offset 8
 1038              		.cfi_offset 7, -8
 1039              		.cfi_offset 14, -4
 1040 0002 82B0     		sub	sp, sp, #8
 1041              	.LCFI17:
 1042              		.cfi_def_cfa_offset 16
 1043 0004 00AF     		add	r7, sp, #0
 1044              	.LCFI18:
 1045              		.cfi_def_cfa_register 7
 497:App/STM32F4-Discovery/main.c **** NVIC_InitTypeDef NVIC_InitStructure;
 498:App/STM32F4-Discovery/main.c **** 
 499:App/STM32F4-Discovery/main.c **** 	/* Enable the TIM2 interrupt in the NVIC.  The timer itself is not used,
 500:App/STM32F4-Discovery/main.c **** 	just its interrupt vector to force nesting from software.  TIM2 must have
 501:App/STM32F4-Discovery/main.c **** 	a lower priority than TIM3, and both must have priorities above
 502:App/STM32F4-Discovery/main.c **** 	configMAX_SYSCALL_INTERRUPT_PRIORITY. */
 503:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 1046              		.loc 2 503 0
 1047 0006 1C23     		movs	r3, #28
 1048 0008 3B71     		strb	r3, [r7, #4]
 504:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORIT
 1049              		.loc 2 504 0
 1050 000a 0423     		movs	r3, #4
 1051 000c 7B71     		strb	r3, [r7, #5]
 505:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 1052              		.loc 2 505 0
 1053 000e 0023     		movs	r3, #0
 1054 0010 BB71     		strb	r3, [r7, #6]
 506:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 1055              		.loc 2 506 0
 1056 0012 0123     		movs	r3, #1
 1057 0014 FB71     		strb	r3, [r7, #7]
 507:App/STM32F4-Discovery/main.c **** 	NVIC_Init( &NVIC_InitStructure );
 1058              		.loc 2 507 0
 1059 0016 3B1D     		adds	r3, r7, #4
 1060 0018 1846     		mov	r0, r3
 1061 001a FFF7FEFF 		bl	NVIC_Init
 508:App/STM32F4-Discovery/main.c **** 
 509:App/STM32F4-Discovery/main.c **** 	/* Enable the TIM3 interrupt in the NVIC.  The timer itself is not used,
 510:App/STM32F4-Discovery/main.c **** 	just its interrupt vector to force nesting from software.  TIM2 must have
 511:App/STM32F4-Discovery/main.c **** 	a lower priority than TIM3, and both must have priorities above
 512:App/STM32F4-Discovery/main.c **** 	configMAX_SYSCALL_INTERRUPT_PRIORITY. */
 513:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 1062              		.loc 2 513 0
 1063 001e 1D23     		movs	r3, #29
 1064 0020 3B71     		strb	r3, [r7, #4]
 514:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORIT
 1065              		.loc 2 514 0
 1066 0022 0323     		movs	r3, #3
 1067 0024 7B71     		strb	r3, [r7, #5]
 515:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 1068              		.loc 2 515 0
 1069 0026 0023     		movs	r3, #0
 1070 0028 BB71     		strb	r3, [r7, #6]
 516:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 1071              		.loc 2 516 0
 1072 002a 0123     		movs	r3, #1
 1073 002c FB71     		strb	r3, [r7, #7]
 517:App/STM32F4-Discovery/main.c **** 	NVIC_Init( &NVIC_InitStructure );
 1074              		.loc 2 517 0
 1075 002e 3B1D     		adds	r3, r7, #4
 1076 0030 1846     		mov	r0, r3
 1077 0032 FFF7FEFF 		bl	NVIC_Init
 518:App/STM32F4-Discovery/main.c **** }
 1078              		.loc 2 518 0
 1079 0036 0837     		adds	r7, r7, #8
 1080 0038 BD46     		mov	sp, r7
 1081              		@ sp needed
 1082 003a 80BD     		pop	{r7, pc}
 1083              		.cfi_endproc
 1084              	.LFE115:
 1086              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 1087              		.align	2
 1088              		.global	TIM3_IRQHandler
 1089              		.thumb
 1090              		.thumb_func
 1092              	TIM3_IRQHandler:
 1093              	.LFB116:
 519:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 520:App/STM32F4-Discovery/main.c **** 
 521:App/STM32F4-Discovery/main.c **** void TIM3_IRQHandler( void )
 522:App/STM32F4-Discovery/main.c **** {
 1094              		.loc 2 522 0
 1095              		.cfi_startproc
 1096              		@ args = 0, pretend = 0, frame = 0
 1097              		@ frame_needed = 1, uses_anonymous_args = 0
 1098              		@ link register save eliminated.
 1099 0000 80B4     		push	{r7}
 1100              	.LCFI19:
 1101              		.cfi_def_cfa_offset 4
 1102              		.cfi_offset 7, -4
 1103 0002 00AF     		add	r7, sp, #0
 1104              	.LCFI20:
 1105              		.cfi_def_cfa_register 7
 523:App/STM32F4-Discovery/main.c **** 	/* Just to verify that the interrupt nesting behaves as expected, increment
 524:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting on entry, and decrement it on exit. */
 525:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting++;
 1106              		.loc 2 525 0
 1107 0004 0B4B     		ldr	r3, .L37
 1108 0006 1B68     		ldr	r3, [r3]
 1109 0008 5A1C     		adds	r2, r3, #1
 1110 000a 0A4B     		ldr	r3, .L37
 1111 000c 1A60     		str	r2, [r3]
 526:App/STM32F4-Discovery/main.c **** 
 527:App/STM32F4-Discovery/main.c **** 	/* This is the highest priority interrupt in the chain of forced nesting
 528:App/STM32F4-Discovery/main.c **** 	interrupts, so latch the maximum value reached by ulFPUInterruptNesting.
 529:App/STM32F4-Discovery/main.c **** 	This is done purely to allow verification that the nesting depth reaches
 530:App/STM32F4-Discovery/main.c **** 	that intended. */
 531:App/STM32F4-Discovery/main.c **** 	if( ulFPUInterruptNesting > ulMaxFPUInterruptNesting )
 1112              		.loc 2 531 0
 1113 000e 094B     		ldr	r3, .L37
 1114 0010 1A68     		ldr	r2, [r3]
 1115 0012 094B     		ldr	r3, .L37+4
 1116 0014 1B68     		ldr	r3, [r3]
 1117 0016 9A42     		cmp	r2, r3
 1118 0018 03D9     		bls	.L36
 532:App/STM32F4-Discovery/main.c **** 	{
 533:App/STM32F4-Discovery/main.c **** 		ulMaxFPUInterruptNesting = ulFPUInterruptNesting;
 1119              		.loc 2 533 0
 1120 001a 064B     		ldr	r3, .L37
 1121 001c 1A68     		ldr	r2, [r3]
 1122 001e 064B     		ldr	r3, .L37+4
 1123 0020 1A60     		str	r2, [r3]
 1124              	.L36:
 534:App/STM32F4-Discovery/main.c **** 	}
 535:App/STM32F4-Discovery/main.c **** 
 536:App/STM32F4-Discovery/main.c **** 	/* Fill the FPU registers with 99 to overwrite the values written by
 537:App/STM32F4-Discovery/main.c **** 	TIM2_IRQHandler(). */
 538:App/STM32F4-Discovery/main.c **** 	//vRegTestClearFlopRegistersToParameterValue( 99UL );
 539:App/STM32F4-Discovery/main.c **** 
 540:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting--;
 1125              		.loc 2 540 0
 1126 0022 044B     		ldr	r3, .L37
 1127 0024 1B68     		ldr	r3, [r3]
 1128 0026 5A1E     		subs	r2, r3, #1
 1129 0028 024B     		ldr	r3, .L37
 1130 002a 1A60     		str	r2, [r3]
 541:App/STM32F4-Discovery/main.c **** }
 1131              		.loc 2 541 0
 1132 002c BD46     		mov	sp, r7
 1133              		@ sp needed
 1134 002e 5DF8047B 		ldr	r7, [sp], #4
 1135 0032 7047     		bx	lr
 1136              	.L38:
 1137              		.align	2
 1138              	.L37:
 1139 0034 00000000 		.word	ulFPUInterruptNesting
 1140 0038 00000000 		.word	ulMaxFPUInterruptNesting
 1141              		.cfi_endproc
 1142              	.LFE116:
 1144              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 1145              		.align	2
 1146              		.global	TIM2_IRQHandler
 1147              		.thumb
 1148              		.thumb_func
 1150              	TIM2_IRQHandler:
 1151              	.LFB117:
 542:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 543:App/STM32F4-Discovery/main.c **** 
 544:App/STM32F4-Discovery/main.c **** void TIM2_IRQHandler( void )
 545:App/STM32F4-Discovery/main.c **** {
 1152              		.loc 2 545 0
 1153              		.cfi_startproc
 1154              		@ args = 0, pretend = 0, frame = 0
 1155              		@ frame_needed = 1, uses_anonymous_args = 0
 1156 0000 80B5     		push	{r7, lr}
 1157              	.LCFI21:
 1158              		.cfi_def_cfa_offset 8
 1159              		.cfi_offset 7, -8
 1160              		.cfi_offset 14, -4
 1161 0002 00AF     		add	r7, sp, #0
 1162              	.LCFI22:
 1163              		.cfi_def_cfa_register 7
 546:App/STM32F4-Discovery/main.c **** 	/* Just to verify that the interrupt nesting behaves as expected, increment
 547:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting on entry, and decrement it on exit. */
 548:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting++;
 1164              		.loc 2 548 0
 1165 0004 064B     		ldr	r3, .L40
 1166 0006 1B68     		ldr	r3, [r3]
 1167 0008 5A1C     		adds	r2, r3, #1
 1168 000a 054B     		ldr	r3, .L40
 1169 000c 1A60     		str	r2, [r3]
 549:App/STM32F4-Discovery/main.c **** 
 550:App/STM32F4-Discovery/main.c **** 	/* Fill the FPU registers with 1. */
 551:App/STM32F4-Discovery/main.c **** 	//vRegTestClearFlopRegistersToParameterValue( 1UL );
 552:App/STM32F4-Discovery/main.c **** 
 553:App/STM32F4-Discovery/main.c **** 	/* Trigger a timer 3 interrupt, which will fill the registers with a
 554:App/STM32F4-Discovery/main.c **** 	different value. */
 555:App/STM32F4-Discovery/main.c **** 	NVIC_SetPendingIRQ( TIM3_IRQn );
 1170              		.loc 2 555 0
 1171 000e 1D20     		movs	r0, #29
 1172 0010 FFF7FEFF 		bl	NVIC_SetPendingIRQ
 556:App/STM32F4-Discovery/main.c **** 
 557:App/STM32F4-Discovery/main.c **** 	/* Ensure that, after returning from the nesting interrupt, all the FPU
 558:App/STM32F4-Discovery/main.c **** 	registers contain the value to which they were set by this interrupt
 559:App/STM32F4-Discovery/main.c **** 	function. */
 560:App/STM32F4-Discovery/main.c **** 	//configASSERT( ulRegTestCheckFlopRegistersContainParameterValue( 1UL ) );
 561:App/STM32F4-Discovery/main.c **** 
 562:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting--;
 1173              		.loc 2 562 0
 1174 0014 024B     		ldr	r3, .L40
 1175 0016 1B68     		ldr	r3, [r3]
 1176 0018 5A1E     		subs	r2, r3, #1
 1177 001a 014B     		ldr	r3, .L40
 1178 001c 1A60     		str	r2, [r3]
 563:App/STM32F4-Discovery/main.c **** }
 1179              		.loc 2 563 0
 1180 001e 80BD     		pop	{r7, pc}
 1181              	.L41:
 1182              		.align	2
 1183              	.L40:
 1184 0020 00000000 		.word	ulFPUInterruptNesting
 1185              		.cfi_endproc
 1186              	.LFE117:
 1188              		.section	.rodata
 1189 0007 00       		.align	2
 1190              	.LC1:
 1191 0008 52656731 		.ascii	"Reg1\000"
 1191      00
 1192 000d 000000   		.align	2
 1193              	.LC2:
 1194 0010 52656732 		.ascii	"Reg2\000"
 1194      00
 1195 0015 000000   		.align	2
 1196              	.LC3:
 1197 0018 42746E54 		.ascii	"BtnTest\000"
 1197      65737400 
 1198              		.align	2
 1199              	.LC4:
 1200 0020 43686563 		.ascii	"CheckTimer\000"
 1200      6B54696D 
 1200      657200
 1201 002b 00       		.section	.text.prvOptionallyCreateComprehensveTestApplication,"ax",%progbits
 1202              		.align	2
 1203              		.thumb
 1204              		.thumb_func
 1206              	prvOptionallyCreateComprehensveTestApplication:
 1207              	.LFB118:
 564:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 565:App/STM32F4-Discovery/main.c **** 
 566:App/STM32F4-Discovery/main.c **** static void prvOptionallyCreateComprehensveTestApplication( void )
 567:App/STM32F4-Discovery/main.c **** {
 1208              		.loc 2 567 0
 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 8
 1211              		@ frame_needed = 1, uses_anonymous_args = 0
 1212 0000 80B5     		push	{r7, lr}
 1213              	.LCFI23:
 1214              		.cfi_def_cfa_offset 8
 1215              		.cfi_offset 7, -8
 1216              		.cfi_offset 14, -4
 1217 0002 86B0     		sub	sp, sp, #24
 1218              	.LCFI24:
 1219              		.cfi_def_cfa_offset 32
 1220 0004 04AF     		add	r7, sp, #16
 1221              	.LCFI25:
 1222              		.cfi_def_cfa 7, 16
 1223              	.LBB2:
 568:App/STM32F4-Discovery/main.c **** 	#if ( mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY == 0 )
 569:App/STM32F4-Discovery/main.c **** 	{
 570:App/STM32F4-Discovery/main.c **** 	xTimerHandle xCheckTimer = NULL;
 1224              		.loc 2 570 0
 1225 0006 0023     		movs	r3, #0
 1226 0008 7B60     		str	r3, [r7, #4]
 571:App/STM32F4-Discovery/main.c **** 
 572:App/STM32F4-Discovery/main.c **** 		/* Configure the interrupts used to test FPU registers being used from
 573:App/STM32F4-Discovery/main.c **** 		nested interrupts. */
 574:App/STM32F4-Discovery/main.c **** 		prvSetupNestedFPUInterruptsTest();
 1227              		.loc 2 574 0
 1228 000a FFF7FEFF 		bl	prvSetupNestedFPUInterruptsTest
 575:App/STM32F4-Discovery/main.c **** 
 576:App/STM32F4-Discovery/main.c **** 		/* Start all the other standard demo/test tasks. */
 577:App/STM32F4-Discovery/main.c **** 		vStartIntegerMathTasks( tskIDLE_PRIORITY );
 1229              		.loc 2 577 0
 1230 000e 0020     		movs	r0, #0
 1231 0010 FFF7FEFF 		bl	vStartIntegerMathTasks
 578:App/STM32F4-Discovery/main.c **** 		vStartDynamicPriorityTasks();
 1232              		.loc 2 578 0
 1233 0014 FFF7FEFF 		bl	vStartDynamicPriorityTasks
 579:App/STM32F4-Discovery/main.c **** 		vStartBlockingQueueTasks( mainBLOCK_Q_PRIORITY );
 1234              		.loc 2 579 0
 1235 0018 0220     		movs	r0, #2
 1236 001a FFF7FEFF 		bl	vStartBlockingQueueTasks
 580:App/STM32F4-Discovery/main.c **** 		vCreateBlockTimeTasks();
 1237              		.loc 2 580 0
 1238 001e FFF7FEFF 		bl	vCreateBlockTimeTasks
 581:App/STM32F4-Discovery/main.c **** 		vStartCountingSemaphoreTasks();
 1239              		.loc 2 581 0
 1240 0022 FFF7FEFF 		bl	vStartCountingSemaphoreTasks
 582:App/STM32F4-Discovery/main.c **** 		vStartGenericQueueTasks( tskIDLE_PRIORITY );
 1241              		.loc 2 582 0
 1242 0026 0020     		movs	r0, #0
 1243 0028 FFF7FEFF 		bl	vStartGenericQueueTasks
 583:App/STM32F4-Discovery/main.c **** 		vStartRecursiveMutexTasks();
 1244              		.loc 2 583 0
 1245 002c FFF7FEFF 		bl	vStartRecursiveMutexTasks
 584:App/STM32F4-Discovery/main.c **** 		vStartPolledQueueTasks( mainQUEUE_POLL_PRIORITY );
 1246              		.loc 2 584 0
 1247 0030 0220     		movs	r0, #2
 1248 0032 FFF7FEFF 		bl	vStartPolledQueueTasks
 585:App/STM32F4-Discovery/main.c **** 		vStartSemaphoreTasks( mainSEM_TEST_PRIORITY );
 1249              		.loc 2 585 0
 1250 0036 0120     		movs	r0, #1
 1251 0038 FFF7FEFF 		bl	vStartSemaphoreTasks
 586:App/STM32F4-Discovery/main.c **** 
 587:App/STM32F4-Discovery/main.c **** 		/* Most importantly, start the tasks that use the FPU. */
 588:App/STM32F4-Discovery/main.c **** 		vStartMathTasks( mainFLOP_TASK_PRIORITY );
 1252              		.loc 2 588 0
 1253 003c 0020     		movs	r0, #0
 1254 003e FFF7FEFF 		bl	vStartMathTasks
 589:App/STM32F4-Discovery/main.c **** 
 590:App/STM32F4-Discovery/main.c **** 		/* Create the register check tasks, as described at the top of this
 591:App/STM32F4-Discovery/main.c **** 		file */
 592:App/STM32F4-Discovery/main.c **** 		xTaskCreate( vRegTest1Task, ( signed char * ) "Reg1", configMINIMAL_STACK_SIZE, ( void * ) NULL, 
 1255              		.loc 2 592 0
 1256 0042 0023     		movs	r3, #0
 1257 0044 0093     		str	r3, [sp]
 1258 0046 0023     		movs	r3, #0
 1259 0048 0193     		str	r3, [sp, #4]
 1260 004a 0023     		movs	r3, #0
 1261 004c 0293     		str	r3, [sp, #8]
 1262 004e 0023     		movs	r3, #0
 1263 0050 0393     		str	r3, [sp, #12]
 1264 0052 2A48     		ldr	r0, .L45
 1265 0054 2A49     		ldr	r1, .L45+4
 1266 0056 8222     		movs	r2, #130
 1267 0058 0023     		movs	r3, #0
 1268 005a FFF7FEFF 		bl	xTaskGenericCreate
 593:App/STM32F4-Discovery/main.c **** 		xTaskCreate( vRegTest2Task, ( signed char * ) "Reg2", configMINIMAL_STACK_SIZE, ( void * ) NULL, 
 1269              		.loc 2 593 0
 1270 005e 0023     		movs	r3, #0
 1271 0060 0093     		str	r3, [sp]
 1272 0062 0023     		movs	r3, #0
 1273 0064 0193     		str	r3, [sp, #4]
 1274 0066 0023     		movs	r3, #0
 1275 0068 0293     		str	r3, [sp, #8]
 1276 006a 0023     		movs	r3, #0
 1277 006c 0393     		str	r3, [sp, #12]
 1278 006e 2548     		ldr	r0, .L45+8
 1279 0070 2549     		ldr	r1, .L45+12
 1280 0072 8222     		movs	r2, #130
 1281 0074 0023     		movs	r3, #0
 1282 0076 FFF7FEFF 		bl	xTaskGenericCreate
 594:App/STM32F4-Discovery/main.c **** 
 595:App/STM32F4-Discovery/main.c **** 		/* Create the semaphore that is used to demonstrate a task being
 596:App/STM32F4-Discovery/main.c **** 		synchronised with an interrupt. */
 597:App/STM32F4-Discovery/main.c **** 		vSemaphoreCreateBinary( xTestSemaphore );
 1283              		.loc 2 597 0
 1284 007a 0120     		movs	r0, #1
 1285 007c 0021     		movs	r1, #0
 1286 007e 0322     		movs	r2, #3
 1287 0080 FFF7FEFF 		bl	xQueueGenericCreate
 1288 0084 0246     		mov	r2, r0
 1289 0086 214B     		ldr	r3, .L45+16
 1290 0088 1A60     		str	r2, [r3]
 1291 008a 204B     		ldr	r3, .L45+16
 1292 008c 1B68     		ldr	r3, [r3]
 1293 008e 002B     		cmp	r3, #0
 1294 0090 07D0     		beq	.L43
 1295              		.loc 2 597 0 is_stmt 0 discriminator 1
 1296 0092 1E4B     		ldr	r3, .L45+16
 1297 0094 1B68     		ldr	r3, [r3]
 1298 0096 1846     		mov	r0, r3
 1299 0098 0021     		movs	r1, #0
 1300 009a 0022     		movs	r2, #0
 1301 009c 0023     		movs	r3, #0
 1302 009e FFF7FEFF 		bl	xQueueGenericSend
 1303              	.L43:
 598:App/STM32F4-Discovery/main.c **** 
 599:App/STM32F4-Discovery/main.c **** 		/* Create the task that is unblocked by the demonstration interrupt. */
 600:App/STM32F4-Discovery/main.c **** 		xTaskCreate( prvButtonTestTask, ( signed char * ) "BtnTest", configMINIMAL_STACK_SIZE, ( void * )
 1304              		.loc 2 600 0 is_stmt 1
 1305 00a2 0023     		movs	r3, #0
 1306 00a4 0093     		str	r3, [sp]
 1307 00a6 0023     		movs	r3, #0
 1308 00a8 0193     		str	r3, [sp, #4]
 1309 00aa 0023     		movs	r3, #0
 1310 00ac 0293     		str	r3, [sp, #8]
 1311 00ae 0023     		movs	r3, #0
 1312 00b0 0393     		str	r3, [sp, #12]
 1313 00b2 1748     		ldr	r0, .L45+20
 1314 00b4 1749     		ldr	r1, .L45+24
 1315 00b6 8222     		movs	r2, #130
 1316 00b8 0023     		movs	r3, #0
 1317 00ba FFF7FEFF 		bl	xTaskGenericCreate
 601:App/STM32F4-Discovery/main.c **** 
 602:App/STM32F4-Discovery/main.c **** 		/* Create the software timer that performs the 'check' functionality,
 603:App/STM32F4-Discovery/main.c **** 		as described at the top of this file. */
 604:App/STM32F4-Discovery/main.c **** 		xCheckTimer = xTimerCreate( ( const signed char * ) "CheckTimer",/* A text name, purely to help d
 1318              		.loc 2 604 0
 1319 00be 164B     		ldr	r3, .L45+28
 1320 00c0 0093     		str	r3, [sp]
 1321 00c2 1648     		ldr	r0, .L45+32
 1322 00c4 40F6B831 		movw	r1, #3000
 1323 00c8 0122     		movs	r2, #1
 1324 00ca 0023     		movs	r3, #0
 1325 00cc FFF7FEFF 		bl	xTimerCreate
 1326 00d0 7860     		str	r0, [r7, #4]
 605:App/STM32F4-Discovery/main.c **** 									( mainCHECK_TIMER_PERIOD_MS ),		/* The timer period, in this case 3000ms (3s). */
 606:App/STM32F4-Discovery/main.c **** 									pdTRUE,								/* This is an auto-reload timer, so xAutoReload is set to pdTRUE. */
 607:App/STM32F4-Discovery/main.c **** 									( void * ) 0,						/* The ID is not used, so can be set to anything. */
 608:App/STM32F4-Discovery/main.c **** 									prvCheckTimerCallback				/* The callback function that inspects the status of all the othe
 609:App/STM32F4-Discovery/main.c **** 								  );
 610:App/STM32F4-Discovery/main.c **** 
 611:App/STM32F4-Discovery/main.c **** 		if( xCheckTimer != NULL )
 1327              		.loc 2 611 0
 1328 00d2 7B68     		ldr	r3, [r7, #4]
 1329 00d4 002B     		cmp	r3, #0
 1330 00d6 0AD0     		beq	.L44
 612:App/STM32F4-Discovery/main.c **** 		{
 613:App/STM32F4-Discovery/main.c **** 			xTimerStart( xCheckTimer, mainDONT_BLOCK );
 1331              		.loc 2 613 0
 1332 00d8 FFF7FEFF 		bl	xTaskGetTickCount
 1333 00dc 0346     		mov	r3, r0
 1334 00de 0022     		movs	r2, #0
 1335 00e0 0092     		str	r2, [sp]
 1336 00e2 7868     		ldr	r0, [r7, #4]
 1337 00e4 0021     		movs	r1, #0
 1338 00e6 1A46     		mov	r2, r3
 1339 00e8 0023     		movs	r3, #0
 1340 00ea FFF7FEFF 		bl	xTimerGenericCommand
 1341              	.L44:
 614:App/STM32F4-Discovery/main.c **** 		}
 615:App/STM32F4-Discovery/main.c **** 
 616:App/STM32F4-Discovery/main.c **** 		/* This task has to be created last as it keeps account of the number of
 617:App/STM32F4-Discovery/main.c **** 		tasks it expects to see running. */
 618:App/STM32F4-Discovery/main.c **** 		vCreateSuicidalTasks( mainCREATOR_TASK_PRIORITY );
 1342              		.loc 2 618 0
 1343 00ee 0320     		movs	r0, #3
 1344 00f0 FFF7FEFF 		bl	vCreateSuicidalTasks
 1345              	.LBE2:
 619:App/STM32F4-Discovery/main.c **** 	}
 620:App/STM32F4-Discovery/main.c **** 	#else /* mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY */
 621:App/STM32F4-Discovery/main.c **** 	{
 622:App/STM32F4-Discovery/main.c **** 		/* Just to prevent compiler warnings when the configuration options are
 623:App/STM32F4-Discovery/main.c **** 		set such that these static functions are not used. */
 624:App/STM32F4-Discovery/main.c **** 		( void ) vRegTest1Task;
 625:App/STM32F4-Discovery/main.c **** 		( void ) vRegTest2Task;
 626:App/STM32F4-Discovery/main.c **** 		( void ) prvCheckTimerCallback;
 627:App/STM32F4-Discovery/main.c **** 		( void ) prvSetupNestedFPUInterruptsTest;
 628:App/STM32F4-Discovery/main.c **** 	}
 629:App/STM32F4-Discovery/main.c **** 	#endif /* mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY */
 630:App/STM32F4-Discovery/main.c **** }
 1346              		.loc 2 630 0
 1347 00f4 0837     		adds	r7, r7, #8
 1348 00f6 BD46     		mov	sp, r7
 1349              		@ sp needed
 1350 00f8 80BD     		pop	{r7, pc}
 1351              	.L46:
 1352 00fa 00BF     		.align	2
 1353              	.L45:
 1354 00fc 00000000 		.word	vRegTest1Task
 1355 0100 08000000 		.word	.LC1
 1356 0104 00000000 		.word	vRegTest2Task
 1357 0108 10000000 		.word	.LC2
 1358 010c 00000000 		.word	xTestSemaphore
 1359 0110 00000000 		.word	prvButtonTestTask
 1360 0114 18000000 		.word	.LC3
 1361 0118 00000000 		.word	prvCheckTimerCallback
 1362 011c 20000000 		.word	.LC4
 1363              		.cfi_endproc
 1364              	.LFE118:
 1366              		.section	.text.EXTI9_5_IRQHandler,"ax",%progbits
 1367              		.align	2
 1368              		.global	EXTI9_5_IRQHandler
 1369              		.thumb
 1370              		.thumb_func
 1372              	EXTI9_5_IRQHandler:
 1373              	.LFB119:
 631:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 632:App/STM32F4-Discovery/main.c **** 
 633:App/STM32F4-Discovery/main.c **** void EXTI9_5_IRQHandler(void)
 634:App/STM32F4-Discovery/main.c **** {
 1374              		.loc 2 634 0
 1375              		.cfi_startproc
 1376              		@ args = 0, pretend = 0, frame = 8
 1377              		@ frame_needed = 1, uses_anonymous_args = 0
 1378 0000 80B5     		push	{r7, lr}
 1379              	.LCFI26:
 1380              		.cfi_def_cfa_offset 8
 1381              		.cfi_offset 7, -8
 1382              		.cfi_offset 14, -4
 1383 0002 82B0     		sub	sp, sp, #8
 1384              	.LCFI27:
 1385              		.cfi_def_cfa_offset 16
 1386 0004 00AF     		add	r7, sp, #0
 1387              	.LCFI28:
 1388              		.cfi_def_cfa_register 7
 635:App/STM32F4-Discovery/main.c **** long lHigherPriorityTaskWoken = pdFALSE;
 1389              		.loc 2 635 0
 1390 0006 0023     		movs	r3, #0
 1391 0008 7B60     		str	r3, [r7, #4]
 636:App/STM32F4-Discovery/main.c **** 
 637:App/STM32F4-Discovery/main.c **** 	/* Only line 6 is enabled, so there is no need to test which line generated
 638:App/STM32F4-Discovery/main.c **** 	the interrupt. */
 639:App/STM32F4-Discovery/main.c **** 	EXTI_ClearITPendingBit( EXTI_Line6 );
 1392              		.loc 2 639 0
 1393 000a 4020     		movs	r0, #64
 1394 000c FFF7FEFF 		bl	EXTI_ClearITPendingBit
 640:App/STM32F4-Discovery/main.c **** 
 641:App/STM32F4-Discovery/main.c **** 	/* This interrupt does nothing more than demonstrate how to synchronise a
 642:App/STM32F4-Discovery/main.c **** 	task with an interrupt.  First the handler releases a semaphore.
 643:App/STM32F4-Discovery/main.c **** 	lHigherPriorityTaskWoken has been initialised to zero. */
 644:App/STM32F4-Discovery/main.c **** 	xSemaphoreGiveFromISR( xTestSemaphore, &lHigherPriorityTaskWoken );
 1395              		.loc 2 644 0
 1396 0010 094B     		ldr	r3, .L49
 1397 0012 1A68     		ldr	r2, [r3]
 1398 0014 3B1D     		adds	r3, r7, #4
 1399 0016 1046     		mov	r0, r2
 1400 0018 0021     		movs	r1, #0
 1401 001a 1A46     		mov	r2, r3
 1402 001c 0023     		movs	r3, #0
 1403 001e FFF7FEFF 		bl	xQueueGenericSendFromISR
 645:App/STM32F4-Discovery/main.c **** 
 646:App/STM32F4-Discovery/main.c **** 	/* If there was a task that was blocked on the semaphore, and giving the
 647:App/STM32F4-Discovery/main.c **** 	semaphore caused the task to unblock, and the unblocked task has a priority
 648:App/STM32F4-Discovery/main.c **** 	higher than the currently executing task (the task that this interrupt
 649:App/STM32F4-Discovery/main.c **** 	interrupted), then lHigherPriorityTaskWoken will have been set to pdTRUE.
 650:App/STM32F4-Discovery/main.c **** 	Passing pdTRUE into the following macro call will cause this interrupt to
 651:App/STM32F4-Discovery/main.c **** 	return directly to the unblocked, higher priority, task. */
 652:App/STM32F4-Discovery/main.c **** 	portEND_SWITCHING_ISR( lHigherPriorityTaskWoken );
 1404              		.loc 2 652 0
 1405 0022 7B68     		ldr	r3, [r7, #4]
 1406 0024 002B     		cmp	r3, #0
 1407 0026 03D0     		beq	.L47
 1408              		.loc 2 652 0 is_stmt 0 discriminator 1
 1409 0028 044B     		ldr	r3, .L49+4
 1410 002a 4FF08052 		mov	r2, #268435456
 1411 002e 1A60     		str	r2, [r3]
 1412              	.L47:
 653:App/STM32F4-Discovery/main.c **** }
 1413              		.loc 2 653 0 is_stmt 1
 1414 0030 0837     		adds	r7, r7, #8
 1415 0032 BD46     		mov	sp, r7
 1416              		@ sp needed
 1417 0034 80BD     		pop	{r7, pc}
 1418              	.L50:
 1419 0036 00BF     		.align	2
 1420              	.L49:
 1421 0038 00000000 		.word	xTestSemaphore
 1422 003c 04ED00E0 		.word	-536810236
 1423              		.cfi_endproc
 1424              	.LFE119:
 1426              		.section	.text.vApplicationMallocFailedHook,"ax",%progbits
 1427              		.align	2
 1428              		.global	vApplicationMallocFailedHook
 1429              		.thumb
 1430              		.thumb_func
 1432              	vApplicationMallocFailedHook:
 1433              	.LFB120:
 654:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 655:App/STM32F4-Discovery/main.c **** 
 656:App/STM32F4-Discovery/main.c **** void vApplicationMallocFailedHook( void )
 657:App/STM32F4-Discovery/main.c **** {
 1434              		.loc 2 657 0
 1435              		.cfi_startproc
 1436              		@ args = 0, pretend = 0, frame = 0
 1437              		@ frame_needed = 1, uses_anonymous_args = 0
 1438 0000 80B5     		push	{r7, lr}
 1439              	.LCFI29:
 1440              		.cfi_def_cfa_offset 8
 1441              		.cfi_offset 7, -8
 1442              		.cfi_offset 14, -4
 1443 0002 00AF     		add	r7, sp, #0
 1444              	.LCFI30:
 1445              		.cfi_def_cfa_register 7
 658:App/STM32F4-Discovery/main.c **** 	/* vApplicationMallocFailedHook() will only be called if
 659:App/STM32F4-Discovery/main.c **** 	configUSE_MALLOC_FAILED_HOOK is set to 1 in FreeRTOSConfig.h.  It is a hook
 660:App/STM32F4-Discovery/main.c **** 	function that will get called if a call to pvPortMalloc() fails.
 661:App/STM32F4-Discovery/main.c **** 	pvPortMalloc() is called internally by the kernel whenever a task, queue,
 662:App/STM32F4-Discovery/main.c **** 	timer or semaphore is created.  It is also called by various parts of the
 663:App/STM32F4-Discovery/main.c **** 	demo application.  If heap_1.c or heap_2.c are used, then the size of the
 664:App/STM32F4-Discovery/main.c **** 	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
 665:App/STM32F4-Discovery/main.c **** 	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
 666:App/STM32F4-Discovery/main.c **** 	to query the size of free heap space that remains (although it does not
 667:App/STM32F4-Discovery/main.c **** 	provide information on how the remaining heap might be fragmented). */
 668:App/STM32F4-Discovery/main.c **** 	taskDISABLE_INTERRUPTS();
 1446              		.loc 2 668 0
 1447 0004 FFF7FEFF 		bl	ulPortSetInterruptMask
 1448              	.L52:
 669:App/STM32F4-Discovery/main.c **** 	for( ;; );
 1449              		.loc 2 669 0 discriminator 1
 1450 0008 FEE7     		b	.L52
 1451              		.cfi_endproc
 1452              	.LFE120:
 1454 000a 00BF     		.section	.text.vApplicationIdleHook,"ax",%progbits
 1455              		.align	2
 1456              		.global	vApplicationIdleHook
 1457              		.thumb
 1458              		.thumb_func
 1460              	vApplicationIdleHook:
 1461              	.LFB121:
 670:App/STM32F4-Discovery/main.c **** }
 671:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 672:App/STM32F4-Discovery/main.c **** 
 673:App/STM32F4-Discovery/main.c **** void vApplicationIdleHook( void )
 674:App/STM32F4-Discovery/main.c **** {
 1462              		.loc 2 674 0
 1463              		.cfi_startproc
 1464              		@ args = 0, pretend = 0, frame = 0
 1465              		@ frame_needed = 1, uses_anonymous_args = 0
 1466              		@ link register save eliminated.
 1467 0000 80B4     		push	{r7}
 1468              	.LCFI31:
 1469              		.cfi_def_cfa_offset 4
 1470              		.cfi_offset 7, -4
 1471 0002 00AF     		add	r7, sp, #0
 1472              	.LCFI32:
 1473              		.cfi_def_cfa_register 7
 675:App/STM32F4-Discovery/main.c **** 	/* vApplicationIdleHook() will only be called if configUSE_IDLE_HOOK is set
 676:App/STM32F4-Discovery/main.c **** 	to 1 in FreeRTOSConfig.h.  It will be called on each iteration of the idle
 677:App/STM32F4-Discovery/main.c **** 	task.  It is essential that code added to this hook function never attempts
 678:App/STM32F4-Discovery/main.c **** 	to block in any way (for example, call xQueueReceive() with a block time
 679:App/STM32F4-Discovery/main.c **** 	specified, or call vTaskDelay()).  If the application makes use of the
 680:App/STM32F4-Discovery/main.c **** 	vTaskDelete() API function (as this demo application does) then it is also
 681:App/STM32F4-Discovery/main.c **** 	important that vApplicationIdleHook() is permitted to return to its calling
 682:App/STM32F4-Discovery/main.c **** 	unction, because it is the responsibility of the idle task to clean up
 683:App/STM32F4-Discovery/main.c **** 	memory allocated by the kernel to any task that has since been deleted. */
 684:App/STM32F4-Discovery/main.c **** }
 1474              		.loc 2 684 0
 1475 0004 BD46     		mov	sp, r7
 1476              		@ sp needed
 1477 0006 5DF8047B 		ldr	r7, [sp], #4
 1478 000a 7047     		bx	lr
 1479              		.cfi_endproc
 1480              	.LFE121:
 1482              		.section	.text.vApplicationStackOverflowHook,"ax",%progbits
 1483              		.align	2
 1484              		.global	vApplicationStackOverflowHook
 1485              		.thumb
 1486              		.thumb_func
 1488              	vApplicationStackOverflowHook:
 1489              	.LFB122:
 685:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 686:App/STM32F4-Discovery/main.c **** 
 687:App/STM32F4-Discovery/main.c **** void vApplicationStackOverflowHook( xTaskHandle pxTask, signed char *pcTaskName )
 688:App/STM32F4-Discovery/main.c **** {
 1490              		.loc 2 688 0
 1491              		.cfi_startproc
 1492              		@ args = 0, pretend = 0, frame = 8
 1493              		@ frame_needed = 1, uses_anonymous_args = 0
 1494 0000 80B5     		push	{r7, lr}
 1495              	.LCFI33:
 1496              		.cfi_def_cfa_offset 8
 1497              		.cfi_offset 7, -8
 1498              		.cfi_offset 14, -4
 1499 0002 82B0     		sub	sp, sp, #8
 1500              	.LCFI34:
 1501              		.cfi_def_cfa_offset 16
 1502 0004 00AF     		add	r7, sp, #0
 1503              	.LCFI35:
 1504              		.cfi_def_cfa_register 7
 1505 0006 7860     		str	r0, [r7, #4]
 1506 0008 3960     		str	r1, [r7]
 689:App/STM32F4-Discovery/main.c **** 	( void ) pcTaskName;
 690:App/STM32F4-Discovery/main.c **** 	( void ) pxTask;
 691:App/STM32F4-Discovery/main.c **** 
 692:App/STM32F4-Discovery/main.c **** 	/* Run time stack overflow checking is performed if
 693:App/STM32F4-Discovery/main.c **** 	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
 694:App/STM32F4-Discovery/main.c **** 	function is called if a stack overflow is detected. */
 695:App/STM32F4-Discovery/main.c **** 	taskDISABLE_INTERRUPTS();
 1507              		.loc 2 695 0
 1508 000a FFF7FEFF 		bl	ulPortSetInterruptMask
 1509              	.L55:
 696:App/STM32F4-Discovery/main.c **** 	for( ;; );
 1510              		.loc 2 696 0 discriminator 1
 1511 000e FEE7     		b	.L55
 1512              		.cfi_endproc
 1513              	.LFE122:
 1515              		.section	.text.assert_failed,"ax",%progbits
 1516              		.align	2
 1517              		.global	assert_failed
 1518              		.thumb
 1519              		.thumb_func
 1521              	assert_failed:
 1522              	.LFB123:
 697:App/STM32F4-Discovery/main.c **** }
 698:App/STM32F4-Discovery/main.c **** ///*-----------------------------------------------------------*/
 699:App/STM32F4-Discovery/main.c **** void assert_failed(uint8_t* file, uint32_t line){
 1523              		.loc 2 699 0
 1524              		.cfi_startproc
 1525              		@ args = 0, pretend = 0, frame = 8
 1526              		@ frame_needed = 1, uses_anonymous_args = 0
 1527              		@ link register save eliminated.
 1528 0000 80B4     		push	{r7}
 1529              	.LCFI36:
 1530              		.cfi_def_cfa_offset 4
 1531              		.cfi_offset 7, -4
 1532 0002 83B0     		sub	sp, sp, #12
 1533              	.LCFI37:
 1534              		.cfi_def_cfa_offset 16
 1535 0004 00AF     		add	r7, sp, #0
 1536              	.LCFI38:
 1537              		.cfi_def_cfa_register 7
 1538 0006 7860     		str	r0, [r7, #4]
 1539 0008 3960     		str	r1, [r7]
 700:App/STM32F4-Discovery/main.c **** 
 701:App/STM32F4-Discovery/main.c **** }
 1540              		.loc 2 701 0
 1541 000a 0C37     		adds	r7, r7, #12
 1542 000c BD46     		mov	sp, r7
 1543              		@ sp needed
 1544 000e 5DF8047B 		ldr	r7, [sp], #4
 1545 0012 7047     		bx	lr
 1546              		.cfi_endproc
 1547              	.LFE123:
 1549              		.section	.bss.ulLastRegTest1Value.9269,"aw",%nobits
 1550              		.align	2
 1553              	ulLastRegTest1Value.9269:
 1554 0000 00000000 		.space	4
 1555              		.section	.bss.ulLastRegTest2Value.9270,"aw",%nobits
 1556              		.align	2
 1559              	ulLastRegTest2Value.9270:
 1560 0000 00000000 		.space	4
 1561              		.section	.bss.lChangedTimerPeriodAlready.9268,"aw",%nobits
 1562              		.align	2
 1565              	lChangedTimerPeriodAlready.9268:
 1566 0000 00000000 		.space	4
 1567              		.text
 1568              	.Letext0:
 1569              		.file 3 "App/STM32F4-Discovery/Libraries/CMSIS/ST/STM32F4xx/Include/stm32f4xx.h"
 1570              		.file 4 "/Users/maticknap/ARM/gcc-arm-none-eabi-4_8-2014q2/arm-none-eabi/include/machine/_default_
 1571              		.file 5 "/Users/maticknap/ARM/gcc-arm-none-eabi-4_8-2014q2/arm-none-eabi/include/stdint.h"
 1572              		.file 6 "App/STM32F4-Discovery/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h"
 1573              		.file 7 "Source/portable/GCC/ARM_CM4F/portmacro.h"
 1574              		.file 8 "Source/include/task.h"
 1575              		.file 9 "Source/include/timers.h"
 1576              		.file 10 "Source/include/queue.h"
 1577              		.file 11 "Source/include/semphr.h"
 1578              		.file 12 "App/STM32F4-Discovery/modbus_mk.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:20     .text.NVIC_SetPendingIRQ:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:24     .text.NVIC_SetPendingIRQ:0000000000000000 NVIC_SetPendingIRQ
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:63     .text.NVIC_SetPendingIRQ:0000000000000030 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:68     .rodata.table_crc_hi:0000000000000000 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:71     .rodata.table_crc_hi:0000000000000000 table_crc_hi
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:329    .rodata.table_crc_lo:0000000000000000 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:332    .rodata.table_crc_lo:0000000000000000 table_crc_lo
                            *COM*:0000000000000004 fd
                            *COM*:0000000000000081 received_string
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:596    .bss.ulRegTest1LoopCounter:0000000000000000 ulRegTest1LoopCounter
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:593    .bss.ulRegTest1LoopCounter:0000000000000000 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:603    .bss.ulRegTest2LoopCounter:0000000000000000 ulRegTest2LoopCounter
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:600    .bss.ulRegTest2LoopCounter:0000000000000000 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:610    .bss.ulFPUInterruptNesting:0000000000000000 ulFPUInterruptNesting
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:607    .bss.ulFPUInterruptNesting:0000000000000000 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:617    .bss.ulMaxFPUInterruptNesting:0000000000000000 ulMaxFPUInterruptNesting
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:614    .bss.ulMaxFPUInterruptNesting:0000000000000000 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:620    .bss.xTestSemaphore:0000000000000000 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:623    .bss.xTestSemaphore:0000000000000000 xTestSemaphore
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:630    .bss.ulButtonPressCounts:0000000000000000 ulButtonPressCounts
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:627    .bss.ulButtonPressCounts:0000000000000000 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:633    .rodata:0000000000000000 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:637    .text.main:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:642    .text.main:0000000000000000 main
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:952    .text.prvSetupHardware:0000000000000000 prvSetupHardware
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:687    .text.main:0000000000000034 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:693    .text.prvCheckTimerCallback:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:697    .text.prvCheckTimerCallback:0000000000000000 prvCheckTimerCallback
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:873    .text.prvCheckTimerCallback:00000000000000f8 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1553   .bss.ulLastRegTest1Value.9269:0000000000000000 ulLastRegTest1Value.9269
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1559   .bss.ulLastRegTest2Value.9270:0000000000000000 ulLastRegTest2Value.9270
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1565   .bss.lChangedTimerPeriodAlready.9268:0000000000000000 lChangedTimerPeriodAlready.9268
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:882    .text.prvButtonTestTask:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:886    .text.prvButtonTestTask:0000000000000000 prvButtonTestTask
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:942    .text.prvButtonTestTask:0000000000000044 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:948    .text.prvSetupHardware:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:981    .text.vApplicationTickHook:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:986    .text.vApplicationTickHook:0000000000000000 vApplicationTickHook
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1020   .text.vApplicationTickHook:0000000000000020 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1025   .text.prvSetupNestedFPUInterruptsTest:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1029   .text.prvSetupNestedFPUInterruptsTest:0000000000000000 prvSetupNestedFPUInterruptsTest
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1087   .text.TIM3_IRQHandler:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1092   .text.TIM3_IRQHandler:0000000000000000 TIM3_IRQHandler
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1139   .text.TIM3_IRQHandler:0000000000000034 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1145   .text.TIM2_IRQHandler:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1150   .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1184   .text.TIM2_IRQHandler:0000000000000020 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1202   .text.prvOptionallyCreateComprehensveTestApplication:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1206   .text.prvOptionallyCreateComprehensveTestApplication:0000000000000000 prvOptionallyCreateComprehensveTestApplication
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1354   .text.prvOptionallyCreateComprehensveTestApplication:00000000000000fc $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1367   .text.EXTI9_5_IRQHandler:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1372   .text.EXTI9_5_IRQHandler:0000000000000000 EXTI9_5_IRQHandler
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1421   .text.EXTI9_5_IRQHandler:0000000000000038 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1427   .text.vApplicationMallocFailedHook:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1432   .text.vApplicationMallocFailedHook:0000000000000000 vApplicationMallocFailedHook
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1455   .text.vApplicationIdleHook:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1460   .text.vApplicationIdleHook:0000000000000000 vApplicationIdleHook
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1483   .text.vApplicationStackOverflowHook:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1488   .text.vApplicationStackOverflowHook:0000000000000000 vApplicationStackOverflowHook
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1516   .text.assert_failed:0000000000000000 $t
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1521   .text.assert_failed:0000000000000000 assert_failed
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1550   .bss.ulLastRegTest1Value.9269:0000000000000000 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1556   .bss.ulLastRegTest2Value.9270:0000000000000000 $d
/var/folders/55/hyqmw0c94z570kz3rqrpw4jc0000gn/T//cc5hHFtY.s:1562   .bss.lChangedTimerPeriodAlready.9268:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
vStartLEDFlashTasks
xTaskGenericCreate
vTaskStartScheduler
modbusMOTOR_task
xAreMathsTaskStillRunning
xAreIntegerMathsTaskStillRunning
xAreDynamicPriorityTasksStillRunning
xAreBlockingQueuesStillRunning
xAreBlockTimeTestTasksStillRunning
xAreGenericQueueTasksStillRunning
xAreRecursiveMutexTasksStillRunning
xIsCreateTaskStillRunning
xArePollingQueuesStillRunning
xAreSemaphoreTasksStillRunning
vParTestToggleLED
xTimerGenericCommand
ulPortSetInterruptMask
xQueueGenericReceive
SystemInit
NVIC_PriorityGroupConfig
init_USART1
vParTestInitialise
NVIC_Init
vStartIntegerMathTasks
vStartDynamicPriorityTasks
vStartBlockingQueueTasks
vCreateBlockTimeTasks
vStartCountingSemaphoreTasks
vStartGenericQueueTasks
vStartRecursiveMutexTasks
vStartPolledQueueTasks
vStartSemaphoreTasks
vStartMathTasks
xQueueGenericCreate
xQueueGenericSend
xTimerCreate
xTaskGetTickCount
vCreateSuicidalTasks
vRegTest1Task
vRegTest2Task
EXTI_ClearITPendingBit
xQueueGenericSendFromISR
