FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Applied Micro X-Gene SoC Ethernet v2 Driver
 *
 * Copyright (c) 2017, Applied Micro Circuits Corporation
 * Author(s): Iyappan Subramanian <isubramanian@apm.com>
 *	      Keyur Chudgar <kchudgar@apm.com>
 */

#include "main.h"

/* create circular linked list of descriptors */
void xge_setup_desc(struct xge_desc_ring *ring)
{
	struct xge_raw_desc *raw_desc;
	dma_addr_t dma_h, next_dma;
	u16 offset;
/* bench 22214.3.0 5460ba97faf8 */
/* bench 22214.3.1 181c2a63a8dd */
/* bench 22214.3.2 cbb6febcafc6 */
/* bench 22214.3.3 08a75241ac8e */
/* bench 22214.3.4 4110d5434584 */
/* bench 22214.3.5 f2154e2683fc */
/* bench 22214.3.6 f365967b5906 */
/* bench 22214.3.7 63cd1515abe3 */
/* bench 22214.3.8 7f08a032df0e */
/* bench 22214.3.9 f9ba16c65156 */
	int i;

	for (i = 0; i < XGENE_ENET_NUM_DESC; i++) {
		raw_desc = &ring->raw_desc[i];

		offset = (i + 1) & (XGENE_ENET_NUM_DESC - 1);
		next_dma = ring->dma_addr + (offset * XGENE_ENET_DESC_SIZE);

		raw_desc->m0 = cpu_to_le64(SET_BITS(E, 1) |
					   SET_BITS(PKT_SIZE, SLOT_EMPTY));
		dma_h = upper_32_bits(next_dma);
		raw_desc->m1 = cpu_to_le64(SET_BITS(NEXT_DESC_ADDRL, next_dma) |
					   SET_BITS(NEXT_DESC_ADDRH, dma_h));
	}
}

void xge_update_tx_desc_addr(struct xge_pdata *pdata)
{
	struct xge_desc_ring *ring = pdata->tx_ring;
/* bench 21501.3.0 d86b45ec7e3b */
/* bench 21501.3.1 65414478156d */
/* bench 21501.3.2 6ba1d1d92e79 */
/* bench 21501.3.3 db673338d945 */
/* bench 21501.3.4 a5759d43efc3 */

	xge_wr_csr(pdata, DMATXDESCL, dma_addr);
	xge_wr_csr(pdata, DMATXDESCH, upper_32_bits(dma_addr));

	ring->head = 0;
	ring->tail = 0;
}

void xge_update_rx_desc_addr(struct xge_pdata *pdata)
{
	struct xge_desc_ring *ring = pdata->rx_ring;
	dma_addr_t dma_addr = ring->dma_addr;
/* bench 17133.2.0 6f3d25a8bc2f */
/* bench 17133.2.1 be05f5fda10e */
/* bench 17133.2.2 bbf51cd7dd6e */
/* bench 17133.2.3 c5e424e4afdd */
/* bench 17133.2.4 9329ba181e50 */
/* bench 17133.2.5 45656d51a657 */
/* bench 17133.2.6 8632df92f206 */
/* bench 17133.2.7 9c4634c62a47 */
/* bench 17133.2.8 f684ae83c185 */
	xge_wr_csr(pdata, DMARXDESCH, upper_32_bits(dma_addr));

	ring->head = 0;
	ring->tail = 0;
}

void xge_intr_enable(struct xge_pdata *pdata)
{
	u32 data;

	data = RX_PKT_RCVD | TX_PKT_SENT;
	xge_wr_csr(pdata, DMAINTRMASK, data);
}

void xge_intr_disable(struct xge_pdata *pdata)
{
	xge_wr_csr(pdata, DMAINTRMASK, 0);
}
