Calling target program-options parser
[03:43:13.557] [bmv2] [D] [thread 27568] Set default default entry for table 'tbl_port_counters7': port_counters7 - 
[03:43:13.557] [bmv2] [D] [thread 27568] Set default default entry for table 'tbl_controller_io5': controller_io5 - 
[03:43:13.557] [bmv2] [D] [thread 27568] Set default default entry for table 'IngressImpl.table0_control.table0': IngressImpl.table0_control._drop - 
[03:43:13.557] [bmv2] [D] [thread 27568] Set default default entry for table 'tbl_int71': int71 - 
[03:43:13.557] [bmv2] [D] [thread 27568] Set default default entry for table 'IngressImpl.int_ingress.tb_monitor_flow': NoAction - 
[03:43:13.557] [bmv2] [D] [thread 27568] Set default default entry for table 'IngressImpl.int_ingress.tb_set_first_hop': NoAction - 
[03:43:13.557] [bmv2] [D] [thread 27568] Set default default entry for table 'IngressImpl.int_ingress.tb_set_last_hop': NoAction - 
[03:43:13.557] [bmv2] [D] [thread 27568] Set default default entry for table 'tbl_switchint57': switchint57 - 
[03:43:13.558] [bmv2] [D] [thread 27568] Set default default entry for table 'tbl_int_egress_int_source_sink_send_postcard': EgressImpl.int_egress.int_source_sink.send_postcard - 
[03:43:13.558] [bmv2] [D] [thread 27568] Set default default entry for table 'EgressImpl.int_egress.int_source_sink.tb_int_first_hop': NoAction - 
[03:43:13.558] [bmv2] [D] [thread 27568] Set default default entry for table 'tbl_int_egress_int_source_sink_int_sink': EgressImpl.int_egress.int_source_sink.int_sink - 
[03:43:13.558] [bmv2] [D] [thread 27568] Set default default entry for table 'tbl_int_egress_int_transit_int_hop_cnt_exceeded': EgressImpl.int_egress.int_transit.int_hop_cnt_exceeded - 
[03:43:13.558] [bmv2] [D] [thread 27568] Set default default entry for table 'EgressImpl.int_egress.int_transit.tb_int_transit': NoAction - 
[03:43:13.558] [bmv2] [D] [thread 27568] Set default default entry for table 'tbl_int_egress_int_transit_int_mtu_limit_hit': EgressImpl.int_egress.int_transit.int_mtu_limit_hit - 
[03:43:13.558] [bmv2] [D] [thread 27568] Set default default entry for table 'tbl_int_egress_int_transit_int_hop_cnt_decrement': EgressImpl.int_egress.int_transit.int_hop_cnt_decrement - 
[03:43:13.559] [bmv2] [D] [thread 27568] Set default default entry for table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003': EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i0 - 
[03:43:13.559] [bmv2] [D] [thread 27568] Entry 0 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 0
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     00
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i0 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 1 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 1
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     01
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i1 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 2 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 2
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     02
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i2 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 3 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 3
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     03
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i3 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 4 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 4
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     04
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i4 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 5 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 5
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     05
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i5 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 6 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 6
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     06
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i6 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 7 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 7
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     07
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i7 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 8 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 8
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     08
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i8 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 9 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 9
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     09
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i9 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 10 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 10
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0a
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i10 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 11 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 11
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0b
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i11 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 12 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 12
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0c
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i12 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 13 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 13
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0d
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i13 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 14 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 14
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0e
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i14 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 15 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 15
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0f
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i15 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Set default default entry for table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407': EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i0 - 
[03:43:13.559] [bmv2] [D] [thread 27568] Entry 0 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 0
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     00
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i0 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 1 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 1
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     01
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i1 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 2 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 2
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     02
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i2 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 3 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 3
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     03
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i3 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 4 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 4
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     04
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i4 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 5 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 5
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     05
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i5 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 6 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 6
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     06
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i6 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 7 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 7
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     07
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i7 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 8 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 8
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     08
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i8 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 9 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 9
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     09
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i9 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 10 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 10
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0a
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i10 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 11 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 11
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0b
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i11 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 12 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 12
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0c
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i12 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 13 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 13
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0d
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i13 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 14 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 14
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0e
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i14 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Entry 15 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.559] [bmv2] [D] [thread 27568] Dumping entry 15
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0f
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i15 - 

[03:43:13.559] [bmv2] [D] [thread 27568] Set default default entry for table 'tbl_int_egress_int_transit_int_update_outer_encap': EgressImpl.int_egress.int_transit.int_update_outer_encap - 
[03:43:13.559] [bmv2] [D] [thread 27568] Set default default entry for table 'EgressImpl.int_egress.int_report.tb_generate_report': NoAction - 
[03:43:13.559] [bmv2] [D] [thread 27568] Set default default entry for table 'tbl_port_counters17': port_counters17 - 
[03:43:13.559] [bmv2] [D] [thread 27568] Set default default entry for table 'tbl_controller_io16': controller_io16 - 
Adding interface s3-eth1 as port 1
[03:43:13.563] [bmv2] [D] [thread 27568] Adding interface s3-eth1 as port 1
Adding interface s3-eth2 as port 2
[03:43:13.594] [bmv2] [D] [thread 27568] Adding interface s3-eth2 as port 2
Adding interface s3-eth3 as port 3
[03:43:13.629] [bmv2] [D] [thread 27568] Adding interface s3-eth3 as port 3
Adding interface s3-eth4 as port 4
[03:43:13.666] [bmv2] [D] [thread 27568] Adding interface s3-eth4 as port 4
Server listening on 0.0.0.0:50053
[03:43:13.710] [bmv2] [I] [thread 27568] Starting Thrift server on port 9092
[03:43:13.710] [bmv2] [I] [thread 27568] Thrift server was started
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Processing packet received on port 2
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Parser 'parser': start
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] Bytes parsed: 14
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Parser 'parser': end
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Looking up key:

[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] Action port_counters7
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Action entry is NoAction - 
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] Action NoAction
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.712] [bmv2] [T] [thread 27578] [0.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Egress port is 511
[03:43:13.712] [bmv2] [D] [thread 27578] [0.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Processing packet received on port 2
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Parser 'parser': start
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] Bytes parsed: 14
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Parser 'parser': end
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Looking up key:

[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] Action port_counters7
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Action entry is NoAction - 
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] Action NoAction
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.712] [bmv2] [T] [thread 27578] [1.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Egress port is 511
[03:43:13.712] [bmv2] [D] [thread 27578] [1.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Processing packet received on port 2
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Parser 'parser': start
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] Bytes parsed: 14
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Parser 'parser': end
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Looking up key:

[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] Action port_counters7
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Action entry is NoAction - 
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] Action NoAction
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.763] [bmv2] [T] [thread 27578] [2.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Egress port is 511
[03:43:13.763] [bmv2] [D] [thread 27578] [2.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.763] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Processing packet received on port 2
[03:43:13.763] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Parser 'parser': start
[03:43:13.763] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.763] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.763] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.763] [bmv2] [T] [thread 27578] [3.0] [cxt 0] Bytes parsed: 14
[03:43:13.763] [bmv2] [T] [thread 27578] [3.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.763] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Parser 'parser': end
[03:43:13.763] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.763] [bmv2] [T] [thread 27578] [3.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.763] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Looking up key:

[03:43:13.763] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.763] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.763] [bmv2] [T] [thread 27578] [3.0] [cxt 0] Action port_counters7
[03:43:13.763] [bmv2] [T] [thread 27578] [3.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.763] [bmv2] [T] [thread 27578] [3.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.763] [bmv2] [T] [thread 27578] [3.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:13.763] [bmv2] [T] [thread 27578] [3.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.763] [bmv2] [T] [thread 27578] [3.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.763] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.763] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.763] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.763] [bmv2] [T] [thread 27578] [3.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.763] [bmv2] [T] [thread 27578] [3.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.763] [bmv2] [T] [thread 27578] [3.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.763] [bmv2] [T] [thread 27578] [3.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.763] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.764] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.764] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Action entry is NoAction - 
[03:43:13.764] [bmv2] [T] [thread 27578] [3.0] [cxt 0] Action NoAction
[03:43:13.764] [bmv2] [T] [thread 27578] [3.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.764] [bmv2] [T] [thread 27578] [3.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.764] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.764] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Egress port is 511
[03:43:13.764] [bmv2] [D] [thread 27578] [3.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.827] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Processing packet received on port 1
[03:43:13.827] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Parser 'parser': start
[03:43:13.827] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.827] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.827] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.827] [bmv2] [T] [thread 27578] [4.0] [cxt 0] Bytes parsed: 14
[03:43:13.827] [bmv2] [T] [thread 27578] [4.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.827] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Parser 'parser': end
[03:43:13.827] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.827] [bmv2] [T] [thread 27578] [4.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.827] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Looking up key:

[03:43:13.827] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.827] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.827] [bmv2] [T] [thread 27578] [4.0] [cxt 0] Action port_counters7
[03:43:13.827] [bmv2] [T] [thread 27578] [4.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.827] [bmv2] [T] [thread 27578] [4.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.827] [bmv2] [T] [thread 27578] [4.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:13.827] [bmv2] [T] [thread 27578] [4.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.827] [bmv2] [T] [thread 27578] [4.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.828] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.828] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.828] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.828] [bmv2] [T] [thread 27578] [4.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.828] [bmv2] [T] [thread 27578] [4.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.828] [bmv2] [T] [thread 27578] [4.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.828] [bmv2] [T] [thread 27578] [4.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.828] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.828] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.828] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Action entry is NoAction - 
[03:43:13.828] [bmv2] [T] [thread 27578] [4.0] [cxt 0] Action NoAction
[03:43:13.828] [bmv2] [T] [thread 27578] [4.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.828] [bmv2] [T] [thread 27578] [4.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.828] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.828] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Egress port is 511
[03:43:13.828] [bmv2] [D] [thread 27578] [4.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Processing packet received on port 1
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Parser 'parser': start
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] Bytes parsed: 14
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Parser 'parser': end
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Looking up key:

[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] Action port_counters7
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Action entry is NoAction - 
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] Action NoAction
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.828] [bmv2] [T] [thread 27578] [5.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Egress port is 511
[03:43:13.828] [bmv2] [D] [thread 27578] [5.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.927] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Processing packet received on port 3
[03:43:13.927] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Parser 'parser': start
[03:43:13.927] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.927] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.927] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.927] [bmv2] [T] [thread 27578] [6.0] [cxt 0] Bytes parsed: 14
[03:43:13.927] [bmv2] [T] [thread 27578] [6.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.927] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Parser 'parser': end
[03:43:13.927] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.927] [bmv2] [T] [thread 27578] [6.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.927] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Looking up key:

[03:43:13.927] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.927] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.927] [bmv2] [T] [thread 27578] [6.0] [cxt 0] Action port_counters7
[03:43:13.927] [bmv2] [T] [thread 27578] [6.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.927] [bmv2] [T] [thread 27578] [6.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.927] [bmv2] [T] [thread 27578] [6.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:13.927] [bmv2] [T] [thread 27578] [6.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.927] [bmv2] [T] [thread 27578] [6.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.928] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.928] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.928] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.928] [bmv2] [T] [thread 27578] [6.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.928] [bmv2] [T] [thread 27578] [6.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.928] [bmv2] [T] [thread 27578] [6.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.928] [bmv2] [T] [thread 27578] [6.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.928] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.928] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.928] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Action entry is NoAction - 
[03:43:13.928] [bmv2] [T] [thread 27578] [6.0] [cxt 0] Action NoAction
[03:43:13.928] [bmv2] [T] [thread 27578] [6.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.928] [bmv2] [T] [thread 27578] [6.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.928] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.928] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Egress port is 511
[03:43:13.928] [bmv2] [D] [thread 27578] [6.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.928] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Processing packet received on port 3
[03:43:13.928] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Parser 'parser': start
[03:43:13.928] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.928] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.928] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.928] [bmv2] [T] [thread 27578] [7.0] [cxt 0] Bytes parsed: 14
[03:43:13.928] [bmv2] [T] [thread 27578] [7.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.928] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Parser 'parser': end
[03:43:13.928] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.928] [bmv2] [T] [thread 27578] [7.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.929] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Looking up key:

[03:43:13.929] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.929] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.929] [bmv2] [T] [thread 27578] [7.0] [cxt 0] Action port_counters7
[03:43:13.929] [bmv2] [T] [thread 27578] [7.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.929] [bmv2] [T] [thread 27578] [7.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.929] [bmv2] [T] [thread 27578] [7.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:13.929] [bmv2] [T] [thread 27578] [7.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.929] [bmv2] [T] [thread 27578] [7.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.929] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.929] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.929] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.929] [bmv2] [T] [thread 27578] [7.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.929] [bmv2] [T] [thread 27578] [7.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.929] [bmv2] [T] [thread 27578] [7.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.929] [bmv2] [T] [thread 27578] [7.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.929] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.929] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.929] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Action entry is NoAction - 
[03:43:13.929] [bmv2] [T] [thread 27578] [7.0] [cxt 0] Action NoAction
[03:43:13.929] [bmv2] [T] [thread 27578] [7.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.929] [bmv2] [T] [thread 27578] [7.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.929] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.929] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Egress port is 511
[03:43:13.929] [bmv2] [D] [thread 27578] [7.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Processing packet received on port 4
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Parser 'parser': start
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] Bytes parsed: 14
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Parser 'parser': end
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Looking up key:

[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] Action port_counters7
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Action entry is NoAction - 
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] Action NoAction
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.116] [bmv2] [T] [thread 27578] [8.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Egress port is 511
[03:43:14.116] [bmv2] [D] [thread 27578] [8.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.116] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Processing packet received on port 4
[03:43:14.116] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Parser 'parser': start
[03:43:14.116] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.116] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.116] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.116] [bmv2] [T] [thread 27578] [9.0] [cxt 0] Bytes parsed: 14
[03:43:14.116] [bmv2] [T] [thread 27578] [9.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.116] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Parser 'parser': end
[03:43:14.116] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.116] [bmv2] [T] [thread 27578] [9.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.116] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Looking up key:

[03:43:14.116] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.116] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.116] [bmv2] [T] [thread 27578] [9.0] [cxt 0] Action port_counters7
[03:43:14.116] [bmv2] [T] [thread 27578] [9.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.116] [bmv2] [T] [thread 27578] [9.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.116] [bmv2] [T] [thread 27578] [9.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[03:43:14.116] [bmv2] [T] [thread 27578] [9.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.116] [bmv2] [T] [thread 27578] [9.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.117] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.117] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.117] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.117] [bmv2] [T] [thread 27578] [9.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.117] [bmv2] [T] [thread 27578] [9.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.117] [bmv2] [T] [thread 27578] [9.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.117] [bmv2] [T] [thread 27578] [9.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.117] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.117] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.117] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Action entry is NoAction - 
[03:43:14.117] [bmv2] [T] [thread 27578] [9.0] [cxt 0] Action NoAction
[03:43:14.117] [bmv2] [T] [thread 27578] [9.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.117] [bmv2] [T] [thread 27578] [9.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.117] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.117] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Egress port is 511
[03:43:14.117] [bmv2] [D] [thread 27578] [9.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Processing packet received on port 3
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Parser 'parser': start
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] Bytes parsed: 14
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Parser 'parser': end
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Looking up key:

[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] Action port_counters7
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Action entry is NoAction - 
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] Action NoAction
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.152] [bmv2] [T] [thread 27578] [10.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Egress port is 511
[03:43:14.152] [bmv2] [D] [thread 27578] [10.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Processing packet received on port 3
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Parser 'parser': start
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] Bytes parsed: 14
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Parser 'parser': end
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Looking up key:

[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] Action port_counters7
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Action entry is NoAction - 
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] Action NoAction
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.152] [bmv2] [T] [thread 27578] [11.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Egress port is 511
[03:43:14.152] [bmv2] [D] [thread 27578] [11.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.153] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Processing packet received on port 4
[03:43:14.153] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Parser 'parser': start
[03:43:14.153] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.153] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.153] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.153] [bmv2] [T] [thread 27578] [12.0] [cxt 0] Bytes parsed: 14
[03:43:14.153] [bmv2] [T] [thread 27578] [12.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.153] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Parser 'parser': end
[03:43:14.153] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.153] [bmv2] [T] [thread 27578] [12.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.153] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Looking up key:

[03:43:14.153] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.153] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.153] [bmv2] [T] [thread 27578] [12.0] [cxt 0] Action port_counters7
[03:43:14.154] [bmv2] [T] [thread 27578] [12.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.154] [bmv2] [T] [thread 27578] [12.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.154] [bmv2] [T] [thread 27578] [12.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[03:43:14.154] [bmv2] [T] [thread 27578] [12.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.154] [bmv2] [T] [thread 27578] [12.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.154] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.154] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.154] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.154] [bmv2] [T] [thread 27578] [12.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.154] [bmv2] [T] [thread 27578] [12.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.154] [bmv2] [T] [thread 27578] [12.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.154] [bmv2] [T] [thread 27578] [12.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.154] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.154] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.154] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Action entry is NoAction - 
[03:43:14.154] [bmv2] [T] [thread 27578] [12.0] [cxt 0] Action NoAction
[03:43:14.154] [bmv2] [T] [thread 27578] [12.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.154] [bmv2] [T] [thread 27578] [12.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.154] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.154] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Egress port is 511
[03:43:14.154] [bmv2] [D] [thread 27578] [12.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Processing packet received on port 3
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Parser 'parser': start
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] Bytes parsed: 14
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Parser 'parser': end
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Looking up key:

[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] Action port_counters7
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Action entry is NoAction - 
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] Action NoAction
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.342] [bmv2] [T] [thread 27578] [13.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Egress port is 511
[03:43:14.342] [bmv2] [D] [thread 27578] [13.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.434] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Processing packet received on port 2
[03:43:14.435] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Parser 'parser': start
[03:43:14.435] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.435] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.435] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.435] [bmv2] [T] [thread 27578] [14.0] [cxt 0] Bytes parsed: 14
[03:43:14.435] [bmv2] [T] [thread 27578] [14.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.435] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Parser 'parser': end
[03:43:14.435] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.435] [bmv2] [T] [thread 27578] [14.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.435] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Looking up key:

[03:43:14.435] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.435] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.435] [bmv2] [T] [thread 27578] [14.0] [cxt 0] Action port_counters7
[03:43:14.435] [bmv2] [T] [thread 27578] [14.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.435] [bmv2] [T] [thread 27578] [14.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.435] [bmv2] [T] [thread 27578] [14.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:14.435] [bmv2] [T] [thread 27578] [14.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.435] [bmv2] [T] [thread 27578] [14.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.435] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.435] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.435] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.435] [bmv2] [T] [thread 27578] [14.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.435] [bmv2] [T] [thread 27578] [14.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.435] [bmv2] [T] [thread 27578] [14.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.435] [bmv2] [T] [thread 27578] [14.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.435] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.436] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.436] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Action entry is NoAction - 
[03:43:14.436] [bmv2] [T] [thread 27578] [14.0] [cxt 0] Action NoAction
[03:43:14.436] [bmv2] [T] [thread 27578] [14.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.436] [bmv2] [T] [thread 27578] [14.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.436] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.436] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Egress port is 511
[03:43:14.436] [bmv2] [D] [thread 27578] [14.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.561] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Processing packet received on port 2
[03:43:14.561] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Parser 'parser': start
[03:43:14.561] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.561] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.561] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.561] [bmv2] [T] [thread 27578] [15.0] [cxt 0] Bytes parsed: 14
[03:43:14.561] [bmv2] [T] [thread 27578] [15.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.561] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Parser 'parser': end
[03:43:14.561] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.561] [bmv2] [T] [thread 27578] [15.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.561] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Looking up key:

[03:43:14.561] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.561] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.561] [bmv2] [T] [thread 27578] [15.0] [cxt 0] Action port_counters7
[03:43:14.561] [bmv2] [T] [thread 27578] [15.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.561] [bmv2] [T] [thread 27578] [15.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.561] [bmv2] [T] [thread 27578] [15.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:14.561] [bmv2] [T] [thread 27578] [15.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.561] [bmv2] [T] [thread 27578] [15.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.561] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.562] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.562] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.562] [bmv2] [T] [thread 27578] [15.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.562] [bmv2] [T] [thread 27578] [15.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.562] [bmv2] [T] [thread 27578] [15.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.562] [bmv2] [T] [thread 27578] [15.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.562] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.562] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.562] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Action entry is NoAction - 
[03:43:14.562] [bmv2] [T] [thread 27578] [15.0] [cxt 0] Action NoAction
[03:43:14.562] [bmv2] [T] [thread 27578] [15.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.562] [bmv2] [T] [thread 27578] [15.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.562] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.562] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Egress port is 511
[03:43:14.562] [bmv2] [D] [thread 27578] [15.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.658] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Processing packet received on port 1
[03:43:14.658] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Parser 'parser': start
[03:43:14.658] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.658] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.658] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.658] [bmv2] [T] [thread 27578] [16.0] [cxt 0] Bytes parsed: 14
[03:43:14.658] [bmv2] [T] [thread 27578] [16.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.658] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Parser 'parser': end
[03:43:14.658] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.658] [bmv2] [T] [thread 27578] [16.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.658] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Looking up key:

[03:43:14.658] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.658] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.658] [bmv2] [T] [thread 27578] [16.0] [cxt 0] Action port_counters7
[03:43:14.658] [bmv2] [T] [thread 27578] [16.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.658] [bmv2] [T] [thread 27578] [16.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.658] [bmv2] [T] [thread 27578] [16.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:14.658] [bmv2] [T] [thread 27578] [16.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.658] [bmv2] [T] [thread 27578] [16.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.659] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.659] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.659] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.659] [bmv2] [T] [thread 27578] [16.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.659] [bmv2] [T] [thread 27578] [16.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.659] [bmv2] [T] [thread 27578] [16.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.659] [bmv2] [T] [thread 27578] [16.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.659] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.659] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.659] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Action entry is NoAction - 
[03:43:14.659] [bmv2] [T] [thread 27578] [16.0] [cxt 0] Action NoAction
[03:43:14.659] [bmv2] [T] [thread 27578] [16.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.659] [bmv2] [T] [thread 27578] [16.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.659] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.659] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Egress port is 511
[03:43:14.659] [bmv2] [D] [thread 27578] [16.0] [cxt 0] Dropping packet at the end of ingress
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Processing packet received on port 3
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Parser 'parser': start
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Extracting header 'ethernet'
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] Bytes parsed: 14
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Parser 'parser': end
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Pipeline 'ingress': start
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Looking up key:

[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Action entry is port_counters7 - 
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] Action port_counters7
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Action entry is NoAction - 
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] Action NoAction
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:15.138] [bmv2] [T] [thread 27578] [17.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Pipeline 'ingress': end
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Egress port is 511
[03:43:15.138] [bmv2] [D] [thread 27578] [17.0] [cxt 0] Dropping packet at the end of ingress
[03:43:15.400] [bmv2] [W] [thread 27649] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[03:43:15.408] [bmv2] [D] [thread 27649] Set default default entry for table 'tbl_port_counters7': port_counters7 - 
[03:43:15.408] [bmv2] [D] [thread 27649] Set default default entry for table 'tbl_controller_io5': controller_io5 - 
[03:43:15.408] [bmv2] [D] [thread 27649] Set default default entry for table 'IngressImpl.table0_control.table0': IngressImpl.table0_control._drop - 
[03:43:15.408] [bmv2] [D] [thread 27649] Set default default entry for table 'tbl_int71': int71 - 
[03:43:15.408] [bmv2] [D] [thread 27649] Set default default entry for table 'IngressImpl.int_ingress.tb_monitor_flow': NoAction - 
[03:43:15.408] [bmv2] [D] [thread 27649] Set default default entry for table 'IngressImpl.int_ingress.tb_set_first_hop': NoAction - 
[03:43:15.408] [bmv2] [D] [thread 27649] Set default default entry for table 'IngressImpl.int_ingress.tb_set_last_hop': NoAction - 
[03:43:15.408] [bmv2] [D] [thread 27649] Set default default entry for table 'tbl_switchint57': switchint57 - 
[03:43:15.409] [bmv2] [D] [thread 27649] Set default default entry for table 'tbl_int_egress_int_source_sink_send_postcard': EgressImpl.int_egress.int_source_sink.send_postcard - 
[03:43:15.409] [bmv2] [D] [thread 27649] Set default default entry for table 'EgressImpl.int_egress.int_source_sink.tb_int_first_hop': NoAction - 
[03:43:15.409] [bmv2] [D] [thread 27649] Set default default entry for table 'tbl_int_egress_int_source_sink_int_sink': EgressImpl.int_egress.int_source_sink.int_sink - 
[03:43:15.409] [bmv2] [D] [thread 27649] Set default default entry for table 'tbl_int_egress_int_transit_int_hop_cnt_exceeded': EgressImpl.int_egress.int_transit.int_hop_cnt_exceeded - 
[03:43:15.409] [bmv2] [D] [thread 27649] Set default default entry for table 'EgressImpl.int_egress.int_transit.tb_int_transit': NoAction - 
[03:43:15.409] [bmv2] [D] [thread 27649] Set default default entry for table 'tbl_int_egress_int_transit_int_mtu_limit_hit': EgressImpl.int_egress.int_transit.int_mtu_limit_hit - 
[03:43:15.409] [bmv2] [D] [thread 27649] Set default default entry for table 'tbl_int_egress_int_transit_int_hop_cnt_decrement': EgressImpl.int_egress.int_transit.int_hop_cnt_decrement - 
[03:43:15.409] [bmv2] [D] [thread 27649] Set default default entry for table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003': EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i0 - 
[03:43:15.409] [bmv2] [D] [thread 27649] Entry 0 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.409] [bmv2] [D] [thread 27649] Dumping entry 0
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     00
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i0 - 

[03:43:15.409] [bmv2] [D] [thread 27649] Entry 1 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.409] [bmv2] [D] [thread 27649] Dumping entry 1
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     01
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i1 - 

[03:43:15.409] [bmv2] [D] [thread 27649] Entry 2 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.409] [bmv2] [D] [thread 27649] Dumping entry 2
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     02
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i2 - 

[03:43:15.409] [bmv2] [D] [thread 27649] Entry 3 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.409] [bmv2] [D] [thread 27649] Dumping entry 3
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     03
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i3 - 

[03:43:15.409] [bmv2] [D] [thread 27649] Entry 4 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.409] [bmv2] [D] [thread 27649] Dumping entry 4
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     04
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i4 - 

[03:43:15.409] [bmv2] [D] [thread 27649] Entry 5 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.409] [bmv2] [D] [thread 27649] Dumping entry 5
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     05
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i5 - 

[03:43:15.409] [bmv2] [D] [thread 27649] Entry 6 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.409] [bmv2] [D] [thread 27649] Dumping entry 6
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     06
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i6 - 

[03:43:15.409] [bmv2] [D] [thread 27649] Entry 7 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 7
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     07
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i7 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 8 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 8
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     08
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i8 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 9 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 9
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     09
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i9 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 10 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 10
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0a
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i10 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 11 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 11
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0b
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i11 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 12 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 12
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0c
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i12 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 13 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 13
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0d
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i13 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 14 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 14
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0e
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i14 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 15 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 15
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0f
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i15 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Set default default entry for table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407': EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i0 - 
[03:43:15.410] [bmv2] [D] [thread 27649] Entry 0 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 0
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     00
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i0 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 1 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 1
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     01
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i1 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 2 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 2
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     02
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i2 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 3 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 3
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     03
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i3 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 4 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 4
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     04
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i4 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 5 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 5
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     05
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i5 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 6 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 6
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     06
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i6 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 7 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 7
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     07
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i7 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 8 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 8
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     08
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i8 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 9 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 9
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     09
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i9 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 10 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 10
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0a
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i10 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 11 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 11
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0b
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i11 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 12 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 12
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0c
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i12 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 13 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 13
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0d
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i13 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 14 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 14
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0e
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i14 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Entry 15 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.410] [bmv2] [D] [thread 27649] Dumping entry 15
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0f
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i15 - 

[03:43:15.410] [bmv2] [D] [thread 27649] Set default default entry for table 'tbl_int_egress_int_transit_int_update_outer_encap': EgressImpl.int_egress.int_transit.int_update_outer_encap - 
[03:43:15.410] [bmv2] [D] [thread 27649] Set default default entry for table 'EgressImpl.int_egress.int_report.tb_generate_report': NoAction - 
[03:43:15.410] [bmv2] [D] [thread 27649] Set default default entry for table 'tbl_port_counters17': port_counters17 - 
[03:43:15.410] [bmv2] [D] [thread 27649] Set default default entry for table 'tbl_controller_io16': controller_io16 - 
[03:43:15.414] [bmv2] [D] [thread 27649] simple_switch target has been notified of a config swap
[03:43:15.415] [bmv2] [D] [thread 27650] Entry 0 added to table 'EgressImpl.int_egress.int_source_sink.tb_int_first_hop'
[03:43:15.415] [bmv2] [D] [thread 27650] Dumping entry 0
Match key:
Action entry: EgressImpl.int_egress.int_source_sink.int_first_hop - 32,2,a,0,0,

[03:43:15.416] [bmv2] [D] [thread 27655] Entry 0 added to table 'EgressImpl.int_egress.int_transit.tb_int_transit'
[03:43:15.416] [bmv2] [D] [thread 27655] Dumping entry 0
Match key:
Action entry: EgressImpl.int_egress.int_transit.int_transit_params - 3,5dc,

[03:43:15.417] [bmv2] [D] [thread 27650] Entry 0 added to table 'EgressImpl.int_egress.int_report.tb_generate_report'
[03:43:15.417] [bmv2] [D] [thread 27650] Dumping entry 0
Match key:
* standard_metadata.instance_type: EXACT     00000001
Action entry: EgressImpl.int_egress.int_report.create_int_report - 30000,2232,a0003fe,a00df02,3039,

[03:43:15.418] [bmv2] [D] [thread 27649] Entry 0 added to table 'IngressImpl.int_ingress.tb_set_first_hop'
[03:43:15.418] [bmv2] [D] [thread 27649] Dumping entry 0
Match key:
* standard_metadata.ingress_port: EXACT     0001
Action entry: IngressImpl.int_ingress.int_set_first_hop - 

[03:43:15.418] [bmv2] [D] [thread 27656] Entry 0 added to table 'IngressImpl.int_ingress.tb_set_last_hop'
[03:43:15.418] [bmv2] [D] [thread 27656] Dumping entry 0
Match key:
* standard_metadata.egress_spec: EXACT     0001
Action entry: IngressImpl.int_ingress.int_set_last_hop - 

[03:43:15.419] [bmv2] [D] [thread 27649] Entry 0 added to table 'IngressImpl.table0_control.table0'
[03:43:15.419] [bmv2] [D] [thread 27649] Dumping entry 0
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0000 &&& 0000
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a000303 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 303,1,

[03:43:15.420] [bmv2] [D] [thread 27656] Entry 0 added to table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:15.420] [bmv2] [D] [thread 27656] Dumping entry 0
Match key:
* hdr.ipv4.srcAddr    : TERNARY   0a000101 &&& ffffffff
* hdr.ipv4.dstAddr    : TERNARY   00000000 &&& 00000000
* hdr.ipv4.protocol   : TERNARY   00 &&& 00
* hdr.icmp.tp         : TERNARY   00 &&& 00
* hdr.tcp.srcPort     : TERNARY   0000 &&& 0000
* hdr.tcp.dstPort     : TERNARY   0000 &&& 0000
* hdr.udp.srcPort     : TERNARY   0000 &&& 0000
* hdr.udp.dstPort     : TERNARY   115c &&& ffff
Priority: 2147483645
Action entry: IngressImpl.int_ingress.int_monitor_flow - 

[03:43:15.420] [bmv2] [D] [thread 27649] Entry 1 added to table 'IngressImpl.table0_control.table0'
[03:43:15.420] [bmv2] [D] [thread 27649] Dumping entry 1
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0000 &&& 0000
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a000304 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 304,2,

[03:43:15.421] [bmv2] [D] [thread 27656] Entry 2 added to table 'IngressImpl.table0_control.table0'
[03:43:15.421] [bmv2] [D] [thread 27656] Dumping entry 2
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0000 &&& 0000
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a00df02 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 2232,5,

[03:43:15.421] [bmv2] [D] [thread 27649] Entry 3 added to table 'IngressImpl.table0_control.table0'
[03:43:15.421] [bmv2] [D] [thread 27649] Dumping entry 3
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0000 &&& 0000
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a000101 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 10300,3,

[03:43:15.422] [bmv2] [D] [thread 27656] Entry 4 added to table 'IngressImpl.table0_control.table0'
[03:43:15.422] [bmv2] [D] [thread 27656] Dumping entry 4
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0800 &&& ffff
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a000202 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 20300,4,

[03:43:15.457] [bmv2] [T] [thread 27658] bm_get_config
[03:43:15.463] [bmv2] [T] [thread 27658] mirroring_sesssion_add
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Processing packet received on port 2
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Parser 'parser': start
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Extracting header 'ethernet'
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] Bytes parsed: 14
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Parser 'parser': end
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Pipeline 'ingress': start
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Looking up key:

[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Action entry is port_counters7 - 
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] Action port_counters7
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Action entry is NoAction - 
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] Action NoAction
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:17.603] [bmv2] [T] [thread 27578] [18.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Pipeline 'ingress': end
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Egress port is 511
[03:43:17.603] [bmv2] [D] [thread 27578] [18.0] [cxt 0] Dropping packet at the end of ingress
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Processing packet received on port 1
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Parser 'parser': start
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Extracting header 'ethernet'
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] Bytes parsed: 14
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Parser 'parser': end
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Pipeline 'ingress': start
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Looking up key:

[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Action entry is port_counters7 - 
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] Action port_counters7
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Action entry is NoAction - 
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] Action NoAction
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:17.860] [bmv2] [T] [thread 27578] [19.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Pipeline 'ingress': end
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Egress port is 511
[03:43:17.860] [bmv2] [D] [thread 27578] [19.0] [cxt 0] Dropping packet at the end of ingress
[03:43:17.860] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Processing packet received on port 2
[03:43:17.860] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Parser 'parser': start
[03:43:17.860] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:17.860] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Extracting header 'ethernet'
[03:43:17.860] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:17.860] [bmv2] [T] [thread 27578] [20.0] [cxt 0] Bytes parsed: 14
[03:43:17.860] [bmv2] [T] [thread 27578] [20.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:17.860] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Parser 'parser': end
[03:43:17.860] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Pipeline 'ingress': start
[03:43:17.860] [bmv2] [T] [thread 27578] [20.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:17.860] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Looking up key:

[03:43:17.860] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:17.860] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Action entry is port_counters7 - 
[03:43:17.860] [bmv2] [T] [thread 27578] [20.0] [cxt 0] Action port_counters7
[03:43:17.860] [bmv2] [T] [thread 27578] [20.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:17.860] [bmv2] [T] [thread 27578] [20.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:17.860] [bmv2] [T] [thread 27578] [20.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:17.860] [bmv2] [T] [thread 27578] [20.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:17.860] [bmv2] [T] [thread 27578] [20.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:17.860] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:17.860] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:17.860] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:17.860] [bmv2] [T] [thread 27578] [20.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:17.860] [bmv2] [T] [thread 27578] [20.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:17.860] [bmv2] [T] [thread 27578] [20.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:17.860] [bmv2] [T] [thread 27578] [20.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:17.861] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:17.861] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:17.861] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Action entry is NoAction - 
[03:43:17.861] [bmv2] [T] [thread 27578] [20.0] [cxt 0] Action NoAction
[03:43:17.861] [bmv2] [T] [thread 27578] [20.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:17.861] [bmv2] [T] [thread 27578] [20.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:17.861] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Pipeline 'ingress': end
[03:43:17.861] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Egress port is 511
[03:43:17.861] [bmv2] [D] [thread 27578] [20.0] [cxt 0] Dropping packet at the end of ingress
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Processing packet received on port 3
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Parser 'parser': start
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Extracting header 'ethernet'
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] Bytes parsed: 14
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Parser 'parser': end
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Pipeline 'ingress': start
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Looking up key:

[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Action entry is port_counters7 - 
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] Action port_counters7
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Action entry is NoAction - 
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] Action NoAction
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:18.114] [bmv2] [T] [thread 27578] [21.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Pipeline 'ingress': end
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Egress port is 511
[03:43:18.114] [bmv2] [D] [thread 27578] [21.0] [cxt 0] Dropping packet at the end of ingress
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Processing packet received on port 3
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Parser 'parser': start
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Extracting header 'ethernet'
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] Bytes parsed: 14
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Parser 'parser': end
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Pipeline 'ingress': start
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Looking up key:

[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Action entry is port_counters7 - 
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] Action port_counters7
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Action entry is NoAction - 
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] Action NoAction
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:18.626] [bmv2] [T] [thread 27578] [22.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Pipeline 'ingress': end
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Egress port is 511
[03:43:18.626] [bmv2] [D] [thread 27578] [22.0] [cxt 0] Dropping packet at the end of ingress
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Processing packet received on port 4
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Parser 'parser': start
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Extracting header 'ethernet'
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] Bytes parsed: 14
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Parser 'parser': end
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Pipeline 'ingress': start
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Looking up key:

[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Action entry is port_counters7 - 
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] Action port_counters7
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Action entry is NoAction - 
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] Action NoAction
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:18.626] [bmv2] [T] [thread 27578] [23.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Pipeline 'ingress': end
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Egress port is 511
[03:43:18.626] [bmv2] [D] [thread 27578] [23.0] [cxt 0] Dropping packet at the end of ingress
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Processing packet received on port 1
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Parser 'parser': start
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Extracting header 'ethernet'
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] Bytes parsed: 14
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Parser 'parser': end
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Pipeline 'ingress': start
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Looking up key:

[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Action entry is port_counters7 - 
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] Action port_counters7
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Action entry is NoAction - 
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] Action NoAction
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:25.538] [bmv2] [T] [thread 27578] [24.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Pipeline 'ingress': end
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Egress port is 511
[03:43:25.538] [bmv2] [D] [thread 27578] [24.0] [cxt 0] Dropping packet at the end of ingress
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Processing packet received on port 2
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Parser 'parser': start
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Extracting header 'ethernet'
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] Bytes parsed: 14
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Parser 'parser': end
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Pipeline 'ingress': start
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Looking up key:

[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Action entry is port_counters7 - 
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] Action port_counters7
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Action entry is NoAction - 
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] Action NoAction
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:25.538] [bmv2] [T] [thread 27578] [25.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Pipeline 'ingress': end
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Egress port is 511
[03:43:25.538] [bmv2] [D] [thread 27578] [25.0] [cxt 0] Dropping packet at the end of ingress
[03:43:26.306] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Processing packet received on port 3
[03:43:26.306] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Parser 'parser': start
[03:43:26.306] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:26.306] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Extracting header 'ethernet'
[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] Bytes parsed: 14
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Parser 'parser': end
[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Pipeline 'ingress': start
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Looking up key:

[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Action entry is port_counters7 - 
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] Action port_counters7
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Action entry is NoAction - 
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] Action NoAction
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:26.307] [bmv2] [T] [thread 27578] [26.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Pipeline 'ingress': end
[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Egress port is 511
[03:43:26.307] [bmv2] [D] [thread 27578] [26.0] [cxt 0] Dropping packet at the end of ingress
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Processing packet received on port 2
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Parser 'parser': start
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Extracting header 'ethernet'
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] Bytes parsed: 14
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Parser 'parser': end
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Pipeline 'ingress': start
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Looking up key:

[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Action entry is port_counters7 - 
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] Action port_counters7
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Action entry is NoAction - 
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] Action NoAction
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:26.561] [bmv2] [T] [thread 27578] [27.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Pipeline 'ingress': end
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Egress port is 511
[03:43:26.561] [bmv2] [D] [thread 27578] [27.0] [cxt 0] Dropping packet at the end of ingress
[03:43:27.073] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Processing packet received on port 4
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Parser 'parser': start
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Extracting header 'ethernet'
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] Bytes parsed: 14
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Parser 'parser': end
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Pipeline 'ingress': start
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Looking up key:

[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Action entry is port_counters7 - 
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] Action port_counters7
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Action entry is NoAction - 
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] Action NoAction
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:27.074] [bmv2] [T] [thread 27578] [28.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Pipeline 'ingress': end
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Egress port is 511
[03:43:27.074] [bmv2] [D] [thread 27578] [28.0] [cxt 0] Dropping packet at the end of ingress
[03:43:27.842] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Processing packet received on port 3
[03:43:27.842] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Parser 'parser': start
[03:43:27.842] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:27.842] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Extracting header 'ethernet'
[03:43:27.842] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:27.842] [bmv2] [T] [thread 27578] [29.0] [cxt 0] Bytes parsed: 14
[03:43:27.842] [bmv2] [T] [thread 27578] [29.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:27.843] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Parser 'parser': end
[03:43:27.843] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Pipeline 'ingress': start
[03:43:27.843] [bmv2] [T] [thread 27578] [29.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:27.843] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Looking up key:

[03:43:27.843] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:27.843] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Action entry is port_counters7 - 
[03:43:27.843] [bmv2] [T] [thread 27578] [29.0] [cxt 0] Action port_counters7
[03:43:27.843] [bmv2] [T] [thread 27578] [29.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:27.843] [bmv2] [T] [thread 27578] [29.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:27.843] [bmv2] [T] [thread 27578] [29.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:27.843] [bmv2] [T] [thread 27578] [29.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:27.843] [bmv2] [T] [thread 27578] [29.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:27.843] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:27.843] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:27.843] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:27.843] [bmv2] [T] [thread 27578] [29.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:27.843] [bmv2] [T] [thread 27578] [29.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:27.843] [bmv2] [T] [thread 27578] [29.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:27.843] [bmv2] [T] [thread 27578] [29.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:27.843] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:27.843] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:27.843] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Action entry is NoAction - 
[03:43:27.843] [bmv2] [T] [thread 27578] [29.0] [cxt 0] Action NoAction
[03:43:27.843] [bmv2] [T] [thread 27578] [29.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:27.843] [bmv2] [T] [thread 27578] [29.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:27.843] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Pipeline 'ingress': end
[03:43:27.843] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Egress port is 511
[03:43:27.843] [bmv2] [D] [thread 27578] [29.0] [cxt 0] Dropping packet at the end of ingress
[03:43:40.901] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Processing packet received on port 2
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Parser 'parser': start
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Extracting header 'ethernet'
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] Bytes parsed: 14
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Parser 'parser': end
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Pipeline 'ingress': start
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Looking up key:

[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Action entry is port_counters7 - 
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] Action port_counters7
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Action entry is NoAction - 
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] Action NoAction
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:40.902] [bmv2] [T] [thread 27578] [30.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Pipeline 'ingress': end
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Egress port is 511
[03:43:40.902] [bmv2] [D] [thread 27578] [30.0] [cxt 0] Dropping packet at the end of ingress
[03:43:41.153] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Processing packet received on port 1
[03:43:41.153] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Parser 'parser': start
[03:43:41.153] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:41.153] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Extracting header 'ethernet'
[03:43:41.153] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:41.153] [bmv2] [T] [thread 27578] [31.0] [cxt 0] Bytes parsed: 14
[03:43:41.153] [bmv2] [T] [thread 27578] [31.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:41.153] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Parser 'parser': end
[03:43:41.153] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Pipeline 'ingress': start
[03:43:41.153] [bmv2] [T] [thread 27578] [31.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:41.153] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Looking up key:

[03:43:41.153] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:41.153] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Action entry is port_counters7 - 
[03:43:41.154] [bmv2] [T] [thread 27578] [31.0] [cxt 0] Action port_counters7
[03:43:41.154] [bmv2] [T] [thread 27578] [31.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:41.154] [bmv2] [T] [thread 27578] [31.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:41.154] [bmv2] [T] [thread 27578] [31.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:41.154] [bmv2] [T] [thread 27578] [31.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:41.154] [bmv2] [T] [thread 27578] [31.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:41.154] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:41.154] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:41.154] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:41.154] [bmv2] [T] [thread 27578] [31.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:41.154] [bmv2] [T] [thread 27578] [31.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:41.154] [bmv2] [T] [thread 27578] [31.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:41.154] [bmv2] [T] [thread 27578] [31.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:41.154] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:41.154] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:41.154] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Action entry is NoAction - 
[03:43:41.154] [bmv2] [T] [thread 27578] [31.0] [cxt 0] Action NoAction
[03:43:41.154] [bmv2] [T] [thread 27578] [31.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:41.154] [bmv2] [T] [thread 27578] [31.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:41.154] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Pipeline 'ingress': end
[03:43:41.154] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Egress port is 511
[03:43:41.154] [bmv2] [D] [thread 27578] [31.0] [cxt 0] Dropping packet at the end of ingress
[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Processing packet received on port 3
[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Parser 'parser': start
[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Extracting header 'ethernet'
[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] Bytes parsed: 14
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Parser 'parser': end
[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Pipeline 'ingress': start
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Looking up key:

[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Action entry is port_counters7 - 
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] Action port_counters7
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:42.179] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Action entry is NoAction - 
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] Action NoAction
[03:43:42.179] [bmv2] [T] [thread 27578] [32.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:42.180] [bmv2] [T] [thread 27578] [32.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:42.180] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Pipeline 'ingress': end
[03:43:42.180] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Egress port is 511
[03:43:42.180] [bmv2] [D] [thread 27578] [32.0] [cxt 0] Dropping packet at the end of ingress
[03:43:45.506] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Processing packet received on port 2
[03:43:45.506] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Parser 'parser': start
[03:43:45.506] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:45.506] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Extracting header 'ethernet'
[03:43:45.506] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:45.506] [bmv2] [T] [thread 27578] [33.0] [cxt 0] Bytes parsed: 14
[03:43:45.506] [bmv2] [T] [thread 27578] [33.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:45.506] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Parser 'parser': end
[03:43:45.506] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Pipeline 'ingress': start
[03:43:45.506] [bmv2] [T] [thread 27578] [33.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:45.506] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Looking up key:

[03:43:45.506] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:45.506] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Action entry is port_counters7 - 
[03:43:45.506] [bmv2] [T] [thread 27578] [33.0] [cxt 0] Action port_counters7
[03:43:45.506] [bmv2] [T] [thread 27578] [33.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:45.506] [bmv2] [T] [thread 27578] [33.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:45.506] [bmv2] [T] [thread 27578] [33.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:45.506] [bmv2] [T] [thread 27578] [33.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:45.506] [bmv2] [T] [thread 27578] [33.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:45.506] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:45.506] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:45.507] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:45.507] [bmv2] [T] [thread 27578] [33.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:45.507] [bmv2] [T] [thread 27578] [33.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:45.507] [bmv2] [T] [thread 27578] [33.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:45.507] [bmv2] [T] [thread 27578] [33.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:45.507] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:45.507] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:45.507] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Action entry is NoAction - 
[03:43:45.507] [bmv2] [T] [thread 27578] [33.0] [cxt 0] Action NoAction
[03:43:45.507] [bmv2] [T] [thread 27578] [33.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:45.507] [bmv2] [T] [thread 27578] [33.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:45.507] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Pipeline 'ingress': end
[03:43:45.507] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Egress port is 511
[03:43:45.507] [bmv2] [D] [thread 27578] [33.0] [cxt 0] Dropping packet at the end of ingress
[03:43:45.508] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Processing packet received on port 4
[03:43:45.508] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Parser 'parser': start
[03:43:45.508] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Extracting header 'ethernet'
[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] Bytes parsed: 14
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Parser 'parser': end
[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Pipeline 'ingress': start
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Looking up key:

[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Action entry is port_counters7 - 
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] Action port_counters7
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Action entry is NoAction - 
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] Action NoAction
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:45.509] [bmv2] [T] [thread 27578] [34.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Pipeline 'ingress': end
[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Egress port is 511
[03:43:45.509] [bmv2] [D] [thread 27578] [34.0] [cxt 0] Dropping packet at the end of ingress
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Processing packet received on port 3
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Parser 'parser': start
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Extracting header 'ethernet'
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] Bytes parsed: 14
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Parser 'parser': end
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Pipeline 'ingress': start
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Looking up key:

[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Action entry is port_counters7 - 
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] Action port_counters7
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Action entry is NoAction - 
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] Action NoAction
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:47.557] [bmv2] [T] [thread 27578] [35.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Pipeline 'ingress': end
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Egress port is 511
[03:43:47.557] [bmv2] [D] [thread 27578] [35.0] [cxt 0] Dropping packet at the end of ingress
[03:44:12.130] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Processing packet received on port 1
[03:44:12.130] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Parser 'parser': start
[03:44:12.130] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:12.130] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Extracting header 'ethernet'
[03:44:12.130] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:12.130] [bmv2] [T] [thread 27578] [36.0] [cxt 0] Bytes parsed: 14
[03:44:12.130] [bmv2] [T] [thread 27578] [36.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:12.130] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Parser 'parser': end
[03:44:12.130] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Pipeline 'ingress': start
[03:44:12.130] [bmv2] [T] [thread 27578] [36.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:12.130] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Looking up key:

[03:44:12.130] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:12.130] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Action entry is port_counters7 - 
[03:44:12.130] [bmv2] [T] [thread 27578] [36.0] [cxt 0] Action port_counters7
[03:44:12.130] [bmv2] [T] [thread 27578] [36.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:12.130] [bmv2] [T] [thread 27578] [36.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:12.130] [bmv2] [T] [thread 27578] [36.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:44:12.130] [bmv2] [T] [thread 27578] [36.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:12.130] [bmv2] [T] [thread 27578] [36.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:12.130] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:12.130] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:12.130] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:12.130] [bmv2] [T] [thread 27578] [36.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:12.130] [bmv2] [T] [thread 27578] [36.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:12.130] [bmv2] [T] [thread 27578] [36.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:12.130] [bmv2] [T] [thread 27578] [36.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:12.131] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:12.131] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:12.131] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Action entry is NoAction - 
[03:44:12.131] [bmv2] [T] [thread 27578] [36.0] [cxt 0] Action NoAction
[03:44:12.131] [bmv2] [T] [thread 27578] [36.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:12.131] [bmv2] [T] [thread 27578] [36.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:12.131] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Pipeline 'ingress': end
[03:44:12.131] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Egress port is 511
[03:44:12.131] [bmv2] [D] [thread 27578] [36.0] [cxt 0] Dropping packet at the end of ingress
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Processing packet received on port 2
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Parser 'parser': start
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Extracting header 'ethernet'
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] Bytes parsed: 14
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Parser 'parser': end
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Pipeline 'ingress': start
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Looking up key:

[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Action entry is port_counters7 - 
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] Action port_counters7
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Action entry is NoAction - 
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] Action NoAction
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:12.131] [bmv2] [T] [thread 27578] [37.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Pipeline 'ingress': end
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Egress port is 511
[03:44:12.131] [bmv2] [D] [thread 27578] [37.0] [cxt 0] Dropping packet at the end of ingress
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Processing packet received on port 3
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Parser 'parser': start
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Extracting header 'ethernet'
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] Bytes parsed: 14
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Parser 'parser': end
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Pipeline 'ingress': start
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Looking up key:

[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Action entry is port_counters7 - 
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] Action port_counters7
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Action entry is NoAction - 
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] Action NoAction
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:16.227] [bmv2] [T] [thread 27578] [38.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Pipeline 'ingress': end
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Egress port is 511
[03:44:16.227] [bmv2] [D] [thread 27578] [38.0] [cxt 0] Dropping packet at the end of ingress
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Processing packet received on port 4
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Parser 'parser': start
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Extracting header 'ethernet'
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] Bytes parsed: 14
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Parser 'parser': end
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Pipeline 'ingress': start
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Looking up key:

[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Action entry is port_counters7 - 
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] Action port_counters7
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Action entry is NoAction - 
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] Action NoAction
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:20.323] [bmv2] [T] [thread 27578] [39.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Pipeline 'ingress': end
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Egress port is 511
[03:44:20.323] [bmv2] [D] [thread 27578] [39.0] [cxt 0] Dropping packet at the end of ingress
[03:44:22.370] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Processing packet received on port 2
[03:44:22.370] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Parser 'parser': start
[03:44:22.370] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:22.370] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Extracting header 'ethernet'
[03:44:22.370] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:22.370] [bmv2] [T] [thread 27578] [40.0] [cxt 0] Bytes parsed: 14
[03:44:22.370] [bmv2] [T] [thread 27578] [40.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:22.370] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Parser 'parser': end
[03:44:22.370] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Pipeline 'ingress': start
[03:44:22.370] [bmv2] [T] [thread 27578] [40.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:22.370] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Looking up key:

[03:44:22.370] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:22.370] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Action entry is port_counters7 - 
[03:44:22.370] [bmv2] [T] [thread 27578] [40.0] [cxt 0] Action port_counters7
[03:44:22.370] [bmv2] [T] [thread 27578] [40.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:22.370] [bmv2] [T] [thread 27578] [40.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:22.370] [bmv2] [T] [thread 27578] [40.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:44:22.371] [bmv2] [T] [thread 27578] [40.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:22.371] [bmv2] [T] [thread 27578] [40.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:22.371] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:22.371] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:22.371] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:22.371] [bmv2] [T] [thread 27578] [40.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:22.371] [bmv2] [T] [thread 27578] [40.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:22.371] [bmv2] [T] [thread 27578] [40.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:22.371] [bmv2] [T] [thread 27578] [40.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:22.371] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:22.371] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:22.371] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Action entry is NoAction - 
[03:44:22.371] [bmv2] [T] [thread 27578] [40.0] [cxt 0] Action NoAction
[03:44:22.371] [bmv2] [T] [thread 27578] [40.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:22.371] [bmv2] [T] [thread 27578] [40.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:22.371] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Pipeline 'ingress': end
[03:44:22.371] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Egress port is 511
[03:44:22.371] [bmv2] [D] [thread 27578] [40.0] [cxt 0] Dropping packet at the end of ingress
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Processing packet received on port 3
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Parser 'parser': start
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Extracting header 'ethernet'
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] Bytes parsed: 14
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Parser 'parser': end
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Pipeline 'ingress': start
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Looking up key:

[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Action entry is port_counters7 - 
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] Action port_counters7
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Action entry is NoAction - 
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] Action NoAction
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:24.419] [bmv2] [T] [thread 27578] [41.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Pipeline 'ingress': end
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Egress port is 511
[03:44:24.419] [bmv2] [D] [thread 27578] [41.0] [cxt 0] Dropping packet at the end of ingress
[03:45:11.533] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Processing packet received on port 2
[03:45:11.534] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Parser 'parser': start
[03:45:11.534] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:11.534] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Extracting header 'ethernet'
[03:45:11.534] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:11.534] [bmv2] [T] [thread 27578] [42.0] [cxt 0] Bytes parsed: 14
[03:45:11.535] [bmv2] [T] [thread 27578] [42.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:11.535] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Parser 'parser': end
[03:45:11.535] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Pipeline 'ingress': start
[03:45:11.535] [bmv2] [T] [thread 27578] [42.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:11.535] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Looking up key:

[03:45:11.535] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:11.535] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Action entry is port_counters7 - 
[03:45:11.535] [bmv2] [T] [thread 27578] [42.0] [cxt 0] Action port_counters7
[03:45:11.535] [bmv2] [T] [thread 27578] [42.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:11.535] [bmv2] [T] [thread 27578] [42.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:11.535] [bmv2] [T] [thread 27578] [42.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:45:11.535] [bmv2] [T] [thread 27578] [42.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:11.535] [bmv2] [T] [thread 27578] [42.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:11.535] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:11.535] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:11.535] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:11.535] [bmv2] [T] [thread 27578] [42.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:11.535] [bmv2] [T] [thread 27578] [42.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:11.535] [bmv2] [T] [thread 27578] [42.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:11.535] [bmv2] [T] [thread 27578] [42.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:11.535] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:11.535] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:11.535] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Action entry is NoAction - 
[03:45:11.535] [bmv2] [T] [thread 27578] [42.0] [cxt 0] Action NoAction
[03:45:11.536] [bmv2] [T] [thread 27578] [42.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:11.536] [bmv2] [T] [thread 27578] [42.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:11.536] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Pipeline 'ingress': end
[03:45:11.536] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Egress port is 511
[03:45:11.536] [bmv2] [D] [thread 27578] [42.0] [cxt 0] Dropping packet at the end of ingress
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Processing packet received on port 1
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Parser 'parser': start
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Extracting header 'ethernet'
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] Bytes parsed: 14
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Parser 'parser': end
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Pipeline 'ingress': start
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Looking up key:

[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Action entry is port_counters7 - 
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] Action port_counters7
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Action entry is NoAction - 
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] Action NoAction
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:15.618] [bmv2] [T] [thread 27578] [43.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Pipeline 'ingress': end
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Egress port is 511
[03:45:15.618] [bmv2] [D] [thread 27578] [43.0] [cxt 0] Dropping packet at the end of ingress
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Processing packet received on port 3
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Parser 'parser': start
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Extracting header 'ethernet'
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] Bytes parsed: 14
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Parser 'parser': end
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Pipeline 'ingress': start
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Looking up key:

[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Action entry is port_counters7 - 
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] Action port_counters7
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Action entry is NoAction - 
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] Action NoAction
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:19.718] [bmv2] [T] [thread 27578] [44.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Pipeline 'ingress': end
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Egress port is 511
[03:45:19.718] [bmv2] [D] [thread 27578] [44.0] [cxt 0] Dropping packet at the end of ingress
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Processing packet received on port 4
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Parser 'parser': start
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Extracting header 'ethernet'
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] Bytes parsed: 14
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Parser 'parser': end
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Pipeline 'ingress': start
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Looking up key:

[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Action entry is port_counters7 - 
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] Action port_counters7
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Action entry is NoAction - 
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] Action NoAction
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:29.954] [bmv2] [T] [thread 27578] [45.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Pipeline 'ingress': end
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Egress port is 511
[03:45:29.954] [bmv2] [D] [thread 27578] [45.0] [cxt 0] Dropping packet at the end of ingress
[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Processing packet received on port 2
[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Parser 'parser': start
[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Extracting header 'ethernet'
[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:32.009] [bmv2] [T] [thread 27578] [46.0] [cxt 0] Bytes parsed: 14
[03:45:32.009] [bmv2] [T] [thread 27578] [46.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Parser 'parser': end
[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Pipeline 'ingress': start
[03:45:32.009] [bmv2] [T] [thread 27578] [46.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Looking up key:

[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Action entry is port_counters7 - 
[03:45:32.009] [bmv2] [T] [thread 27578] [46.0] [cxt 0] Action port_counters7
[03:45:32.009] [bmv2] [T] [thread 27578] [46.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:32.009] [bmv2] [T] [thread 27578] [46.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:32.009] [bmv2] [T] [thread 27578] [46.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:45:32.009] [bmv2] [T] [thread 27578] [46.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:32.009] [bmv2] [T] [thread 27578] [46.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:32.009] [bmv2] [T] [thread 27578] [46.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:32.009] [bmv2] [T] [thread 27578] [46.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:32.009] [bmv2] [T] [thread 27578] [46.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:32.009] [bmv2] [T] [thread 27578] [46.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:32.009] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:32.010] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Action entry is NoAction - 
[03:45:32.010] [bmv2] [T] [thread 27578] [46.0] [cxt 0] Action NoAction
[03:45:32.010] [bmv2] [T] [thread 27578] [46.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:32.010] [bmv2] [T] [thread 27578] [46.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:32.010] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Pipeline 'ingress': end
[03:45:32.010] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Egress port is 511
[03:45:32.010] [bmv2] [D] [thread 27578] [46.0] [cxt 0] Dropping packet at the end of ingress
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Processing packet received on port 3
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Parser 'parser': start
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Extracting header 'ethernet'
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] Bytes parsed: 14
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Parser 'parser': end
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Pipeline 'ingress': start
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Looking up key:

[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Action entry is port_counters7 - 
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] Action port_counters7
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Action entry is NoAction - 
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] Action NoAction
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:34.050] [bmv2] [T] [thread 27578] [47.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Pipeline 'ingress': end
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Egress port is 511
[03:45:34.050] [bmv2] [D] [thread 27578] [47.0] [cxt 0] Dropping packet at the end of ingress
[03:47:10.334] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Processing packet received on port 2
[03:47:10.337] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Parser 'parser': start
[03:47:10.338] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Parser 'parser' entering state 'start'
[03:47:10.338] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Extracting header 'ethernet'
[03:47:10.340] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Parser state 'start': key is 86dd
[03:47:10.340] [bmv2] [T] [thread 27578] [48.0] [cxt 0] Bytes parsed: 14
[03:47:10.340] [bmv2] [T] [thread 27578] [48.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:47:10.340] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Parser 'parser': end
[03:47:10.340] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Pipeline 'ingress': start
[03:47:10.340] [bmv2] [T] [thread 27578] [48.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:47:10.341] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Looking up key:

[03:47:10.341] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:47:10.341] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Action entry is port_counters7 - 
[03:47:10.341] [bmv2] [T] [thread 27578] [48.0] [cxt 0] Action port_counters7
[03:47:10.341] [bmv2] [T] [thread 27578] [48.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:47:10.341] [bmv2] [T] [thread 27578] [48.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:47:10.341] [bmv2] [T] [thread 27578] [48.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:47:10.341] [bmv2] [T] [thread 27578] [48.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:47:10.341] [bmv2] [T] [thread 27578] [48.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:47:10.342] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:47:10.342] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:47:10.342] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:47:10.342] [bmv2] [T] [thread 27578] [48.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:47:10.342] [bmv2] [T] [thread 27578] [48.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:47:10.342] [bmv2] [T] [thread 27578] [48.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:47:10.342] [bmv2] [T] [thread 27578] [48.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:47:10.342] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:47:10.342] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:47:10.342] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Action entry is NoAction - 
[03:47:10.342] [bmv2] [T] [thread 27578] [48.0] [cxt 0] Action NoAction
[03:47:10.342] [bmv2] [T] [thread 27578] [48.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:47:10.342] [bmv2] [T] [thread 27578] [48.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:47:10.342] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Pipeline 'ingress': end
[03:47:10.342] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Egress port is 511
[03:47:10.342] [bmv2] [D] [thread 27578] [48.0] [cxt 0] Dropping packet at the end of ingress
[03:47:20.550] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Processing packet received on port 3
[03:47:20.550] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Parser 'parser': start
[03:47:20.550] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Parser 'parser' entering state 'start'
[03:47:20.550] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Extracting header 'ethernet'
[03:47:20.550] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Parser state 'start': key is 86dd
[03:47:20.550] [bmv2] [T] [thread 27578] [49.0] [cxt 0] Bytes parsed: 14
[03:47:20.550] [bmv2] [T] [thread 27578] [49.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:47:20.550] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Parser 'parser': end
[03:47:20.550] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Pipeline 'ingress': start
[03:47:20.550] [bmv2] [T] [thread 27578] [49.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:47:20.550] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Looking up key:

[03:47:20.550] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:47:20.550] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Action entry is port_counters7 - 
[03:47:20.550] [bmv2] [T] [thread 27578] [49.0] [cxt 0] Action port_counters7
[03:47:20.550] [bmv2] [T] [thread 27578] [49.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:47:20.550] [bmv2] [T] [thread 27578] [49.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:47:20.550] [bmv2] [T] [thread 27578] [49.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:47:20.550] [bmv2] [T] [thread 27578] [49.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:47:20.550] [bmv2] [T] [thread 27578] [49.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:47:20.550] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:47:20.550] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:47:20.550] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:47:20.550] [bmv2] [T] [thread 27578] [49.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:47:20.550] [bmv2] [T] [thread 27578] [49.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:47:20.550] [bmv2] [T] [thread 27578] [49.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:47:20.550] [bmv2] [T] [thread 27578] [49.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:47:20.550] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:47:20.551] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:47:20.551] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Action entry is NoAction - 
[03:47:20.551] [bmv2] [T] [thread 27578] [49.0] [cxt 0] Action NoAction
[03:47:20.551] [bmv2] [T] [thread 27578] [49.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:47:20.551] [bmv2] [T] [thread 27578] [49.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:47:20.551] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Pipeline 'ingress': end
[03:47:20.551] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Egress port is 511
[03:47:20.551] [bmv2] [D] [thread 27578] [49.0] [cxt 0] Dropping packet at the end of ingress
[03:47:24.646] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Processing packet received on port 1
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Parser 'parser': start
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Parser 'parser' entering state 'start'
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Extracting header 'ethernet'
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Parser state 'start': key is 86dd
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] Bytes parsed: 14
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Parser 'parser': end
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Pipeline 'ingress': start
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Looking up key:

[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Action entry is port_counters7 - 
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] Action port_counters7
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Action entry is NoAction - 
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] Action NoAction
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:47:24.647] [bmv2] [T] [thread 27578] [50.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Pipeline 'ingress': end
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Egress port is 511
[03:47:24.647] [bmv2] [D] [thread 27578] [50.0] [cxt 0] Dropping packet at the end of ingress
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Processing packet received on port 4
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Parser 'parser': start
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Parser 'parser' entering state 'start'
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Extracting header 'ethernet'
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Parser state 'start': key is 86dd
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] Bytes parsed: 14
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Parser 'parser': end
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Pipeline 'ingress': start
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Looking up key:

[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Action entry is port_counters7 - 
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] Action port_counters7
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Action entry is NoAction - 
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] Action NoAction
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:47:51.266] [bmv2] [T] [thread 27578] [51.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Pipeline 'ingress': end
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Egress port is 511
[03:47:51.266] [bmv2] [D] [thread 27578] [51.0] [cxt 0] Dropping packet at the end of ingress
[03:48:07.666] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Processing packet received on port 3
[03:48:07.666] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Parser 'parser': start
[03:48:07.666] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Parser 'parser' entering state 'start'
[03:48:07.666] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Extracting header 'ethernet'
[03:48:07.666] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Parser state 'start': key is 86dd
[03:48:07.666] [bmv2] [T] [thread 27578] [52.0] [cxt 0] Bytes parsed: 14
[03:48:07.666] [bmv2] [T] [thread 27578] [52.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:48:07.666] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Parser 'parser': end
[03:48:07.666] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Pipeline 'ingress': start
[03:48:07.666] [bmv2] [T] [thread 27578] [52.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:48:07.666] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Looking up key:

[03:48:07.666] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:48:07.666] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Action entry is port_counters7 - 
[03:48:07.666] [bmv2] [T] [thread 27578] [52.0] [cxt 0] Action port_counters7
[03:48:07.666] [bmv2] [T] [thread 27578] [52.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:48:07.666] [bmv2] [T] [thread 27578] [52.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:48:07.666] [bmv2] [T] [thread 27578] [52.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:48:07.666] [bmv2] [T] [thread 27578] [52.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:48:07.666] [bmv2] [T] [thread 27578] [52.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:48:07.666] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:48:07.667] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:48:07.667] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:48:07.667] [bmv2] [T] [thread 27578] [52.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:48:07.667] [bmv2] [T] [thread 27578] [52.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:48:07.667] [bmv2] [T] [thread 27578] [52.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:48:07.667] [bmv2] [T] [thread 27578] [52.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:48:07.667] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:48:07.667] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:48:07.667] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Action entry is NoAction - 
[03:48:07.667] [bmv2] [T] [thread 27578] [52.0] [cxt 0] Action NoAction
[03:48:07.667] [bmv2] [T] [thread 27578] [52.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:48:07.667] [bmv2] [T] [thread 27578] [52.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:48:07.667] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Pipeline 'ingress': end
[03:48:07.667] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Egress port is 511
[03:48:07.667] [bmv2] [D] [thread 27578] [52.0] [cxt 0] Dropping packet at the end of ingress
[03:48:07.668] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Processing packet received on port 2
[03:48:07.668] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Parser 'parser': start
[03:48:07.668] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Parser 'parser' entering state 'start'
[03:48:07.668] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Extracting header 'ethernet'
[03:48:07.668] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Parser state 'start': key is 86dd
[03:48:07.668] [bmv2] [T] [thread 27578] [53.0] [cxt 0] Bytes parsed: 14
[03:48:07.668] [bmv2] [T] [thread 27578] [53.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:48:07.668] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Parser 'parser': end
[03:48:07.668] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Pipeline 'ingress': start
[03:48:07.668] [bmv2] [T] [thread 27578] [53.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:48:07.668] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Looking up key:

[03:48:07.669] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:48:07.669] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Action entry is port_counters7 - 
[03:48:07.669] [bmv2] [T] [thread 27578] [53.0] [cxt 0] Action port_counters7
[03:48:07.669] [bmv2] [T] [thread 27578] [53.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:48:07.669] [bmv2] [T] [thread 27578] [53.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:48:07.669] [bmv2] [T] [thread 27578] [53.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:48:07.669] [bmv2] [T] [thread 27578] [53.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:48:07.669] [bmv2] [T] [thread 27578] [53.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:48:07.669] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:48:07.669] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:48:07.669] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:48:07.669] [bmv2] [T] [thread 27578] [53.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:48:07.669] [bmv2] [T] [thread 27578] [53.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:48:07.669] [bmv2] [T] [thread 27578] [53.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:48:07.669] [bmv2] [T] [thread 27578] [53.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:48:07.669] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:48:07.670] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:48:07.670] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Action entry is NoAction - 
[03:48:07.670] [bmv2] [T] [thread 27578] [53.0] [cxt 0] Action NoAction
[03:48:07.670] [bmv2] [T] [thread 27578] [53.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:48:07.670] [bmv2] [T] [thread 27578] [53.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:48:07.670] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Pipeline 'ingress': end
[03:48:07.670] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Egress port is 511
[03:48:07.670] [bmv2] [D] [thread 27578] [53.0] [cxt 0] Dropping packet at the end of ingress
[03:51:07.898] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Processing packet received on port 2
[03:51:07.900] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Parser 'parser': start
[03:51:07.900] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Parser 'parser' entering state 'start'
[03:51:07.900] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Extracting header 'ethernet'
[03:51:07.901] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Parser state 'start': key is 86dd
[03:51:07.901] [bmv2] [T] [thread 27578] [54.0] [cxt 0] Bytes parsed: 14
[03:51:07.901] [bmv2] [T] [thread 27578] [54.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:51:07.901] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Parser 'parser': end
[03:51:07.901] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Pipeline 'ingress': start
[03:51:07.901] [bmv2] [T] [thread 27578] [54.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:51:07.902] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Looking up key:

[03:51:07.902] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:51:07.902] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Action entry is port_counters7 - 
[03:51:07.902] [bmv2] [T] [thread 27578] [54.0] [cxt 0] Action port_counters7
[03:51:07.902] [bmv2] [T] [thread 27578] [54.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:51:07.902] [bmv2] [T] [thread 27578] [54.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:51:07.903] [bmv2] [T] [thread 27578] [54.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:51:07.903] [bmv2] [T] [thread 27578] [54.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:51:07.903] [bmv2] [T] [thread 27578] [54.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:51:07.904] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:51:07.904] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:51:07.904] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:51:07.904] [bmv2] [T] [thread 27578] [54.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:51:07.904] [bmv2] [T] [thread 27578] [54.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:51:07.904] [bmv2] [T] [thread 27578] [54.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:51:07.904] [bmv2] [T] [thread 27578] [54.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:51:07.904] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:51:07.904] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:51:07.904] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Action entry is NoAction - 
[03:51:07.904] [bmv2] [T] [thread 27578] [54.0] [cxt 0] Action NoAction
[03:51:07.904] [bmv2] [T] [thread 27578] [54.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:51:07.904] [bmv2] [T] [thread 27578] [54.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:51:07.904] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Pipeline 'ingress': end
[03:51:07.904] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Egress port is 511
[03:51:07.904] [bmv2] [D] [thread 27578] [54.0] [cxt 0] Dropping packet at the end of ingress
[03:51:24.258] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Processing packet received on port 3
[03:51:24.258] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Parser 'parser': start
[03:51:24.258] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Parser 'parser' entering state 'start'
[03:51:24.258] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Extracting header 'ethernet'
[03:51:24.258] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Parser state 'start': key is 86dd
[03:51:24.258] [bmv2] [T] [thread 27578] [55.0] [cxt 0] Bytes parsed: 14
[03:51:24.258] [bmv2] [T] [thread 27578] [55.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:51:24.258] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Parser 'parser': end
[03:51:24.258] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Pipeline 'ingress': start
[03:51:24.258] [bmv2] [T] [thread 27578] [55.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:51:24.258] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Looking up key:

[03:51:24.258] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:51:24.258] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Action entry is port_counters7 - 
[03:51:24.258] [bmv2] [T] [thread 27578] [55.0] [cxt 0] Action port_counters7
[03:51:24.258] [bmv2] [T] [thread 27578] [55.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:51:24.258] [bmv2] [T] [thread 27578] [55.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:51:24.258] [bmv2] [T] [thread 27578] [55.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:51:24.258] [bmv2] [T] [thread 27578] [55.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:51:24.258] [bmv2] [T] [thread 27578] [55.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:51:24.259] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:51:24.259] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:51:24.259] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:51:24.259] [bmv2] [T] [thread 27578] [55.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:51:24.259] [bmv2] [T] [thread 27578] [55.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:51:24.259] [bmv2] [T] [thread 27578] [55.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:51:24.259] [bmv2] [T] [thread 27578] [55.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:51:24.259] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:51:24.259] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:51:24.259] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Action entry is NoAction - 
[03:51:24.259] [bmv2] [T] [thread 27578] [55.0] [cxt 0] Action NoAction
[03:51:24.259] [bmv2] [T] [thread 27578] [55.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:51:24.259] [bmv2] [T] [thread 27578] [55.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:51:24.259] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Pipeline 'ingress': end
[03:51:24.259] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Egress port is 511
[03:51:24.259] [bmv2] [D] [thread 27578] [55.0] [cxt 0] Dropping packet at the end of ingress
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Processing packet received on port 1
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Parser 'parser': start
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Parser 'parser' entering state 'start'
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Extracting header 'ethernet'
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Parser state 'start': key is 86dd
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] Bytes parsed: 14
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Parser 'parser': end
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Pipeline 'ingress': start
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Looking up key:

[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Action entry is port_counters7 - 
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] Action port_counters7
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Action entry is NoAction - 
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] Action NoAction
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:51:57.027] [bmv2] [T] [thread 27578] [56.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Pipeline 'ingress': end
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Egress port is 511
[03:51:57.027] [bmv2] [D] [thread 27578] [56.0] [cxt 0] Dropping packet at the end of ingress
[03:52:13.413] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Processing packet received on port 4
[03:52:13.413] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Parser 'parser': start
[03:52:13.413] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Parser 'parser' entering state 'start'
[03:52:13.413] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Extracting header 'ethernet'
[03:52:13.413] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Parser state 'start': key is 86dd
[03:52:13.413] [bmv2] [T] [thread 27578] [57.0] [cxt 0] Bytes parsed: 14
[03:52:13.413] [bmv2] [T] [thread 27578] [57.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:52:13.413] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Parser 'parser': end
[03:52:13.413] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Pipeline 'ingress': start
[03:52:13.413] [bmv2] [T] [thread 27578] [57.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:52:13.413] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Looking up key:

[03:52:13.414] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:52:13.414] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Action entry is port_counters7 - 
[03:52:13.414] [bmv2] [T] [thread 27578] [57.0] [cxt 0] Action port_counters7
[03:52:13.414] [bmv2] [T] [thread 27578] [57.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:52:13.414] [bmv2] [T] [thread 27578] [57.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:52:13.414] [bmv2] [T] [thread 27578] [57.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[03:52:13.414] [bmv2] [T] [thread 27578] [57.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:52:13.414] [bmv2] [T] [thread 27578] [57.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:52:13.414] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:52:13.414] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:52:13.414] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:52:13.414] [bmv2] [T] [thread 27578] [57.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:52:13.414] [bmv2] [T] [thread 27578] [57.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:52:13.414] [bmv2] [T] [thread 27578] [57.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:52:13.414] [bmv2] [T] [thread 27578] [57.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:52:13.414] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:52:13.414] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:52:13.415] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Action entry is NoAction - 
[03:52:13.415] [bmv2] [T] [thread 27578] [57.0] [cxt 0] Action NoAction
[03:52:13.415] [bmv2] [T] [thread 27578] [57.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:52:13.415] [bmv2] [T] [thread 27578] [57.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:52:13.415] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Pipeline 'ingress': end
[03:52:13.415] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Egress port is 511
[03:52:13.415] [bmv2] [D] [thread 27578] [57.0] [cxt 0] Dropping packet at the end of ingress
[03:53:02.562] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Processing packet received on port 2
[03:53:02.562] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Parser 'parser': start
[03:53:02.562] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Parser 'parser' entering state 'start'
[03:53:02.562] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Extracting header 'ethernet'
[03:53:02.562] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Parser state 'start': key is 86dd
[03:53:02.562] [bmv2] [T] [thread 27578] [58.0] [cxt 0] Bytes parsed: 14
[03:53:02.562] [bmv2] [T] [thread 27578] [58.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:53:02.562] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Parser 'parser': end
[03:53:02.562] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Pipeline 'ingress': start
[03:53:02.562] [bmv2] [T] [thread 27578] [58.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:53:02.562] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Looking up key:

[03:53:02.562] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:53:02.562] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Action entry is port_counters7 - 
[03:53:02.562] [bmv2] [T] [thread 27578] [58.0] [cxt 0] Action port_counters7
[03:53:02.562] [bmv2] [T] [thread 27578] [58.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:53:02.563] [bmv2] [T] [thread 27578] [58.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:53:02.563] [bmv2] [T] [thread 27578] [58.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:53:02.563] [bmv2] [T] [thread 27578] [58.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:53:02.563] [bmv2] [T] [thread 27578] [58.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:53:02.563] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:53:02.563] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:53:02.563] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:53:02.563] [bmv2] [T] [thread 27578] [58.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:53:02.563] [bmv2] [T] [thread 27578] [58.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:53:02.563] [bmv2] [T] [thread 27578] [58.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:53:02.563] [bmv2] [T] [thread 27578] [58.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:53:02.563] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:53:02.563] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:53:02.563] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Action entry is NoAction - 
[03:53:02.563] [bmv2] [T] [thread 27578] [58.0] [cxt 0] Action NoAction
[03:53:02.563] [bmv2] [T] [thread 27578] [58.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:53:02.563] [bmv2] [T] [thread 27578] [58.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:53:02.563] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Pipeline 'ingress': end
[03:53:02.563] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Egress port is 511
[03:53:02.563] [bmv2] [D] [thread 27578] [58.0] [cxt 0] Dropping packet at the end of ingress
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Processing packet received on port 3
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Parser 'parser': start
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Parser 'parser' entering state 'start'
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Extracting header 'ethernet'
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Parser state 'start': key is 86dd
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] Bytes parsed: 14
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Parser 'parser': end
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Pipeline 'ingress': start
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Looking up key:

[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Action entry is port_counters7 - 
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] Action port_counters7
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Action entry is NoAction - 
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] Action NoAction
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:53:02.566] [bmv2] [T] [thread 27578] [59.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Pipeline 'ingress': end
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Egress port is 511
[03:53:02.566] [bmv2] [D] [thread 27578] [59.0] [cxt 0] Dropping packet at the end of ingress
[03:58:46.640] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Processing packet received on port 2
[03:58:46.641] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Parser 'parser': start
[03:58:46.641] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Parser 'parser' entering state 'start'
[03:58:46.641] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Extracting header 'ethernet'
[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Parser state 'start': key is 86dd
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] Bytes parsed: 14
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Parser 'parser': end
[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Pipeline 'ingress': start
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Looking up key:

[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Action entry is port_counters7 - 
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] Action port_counters7
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Action entry is NoAction - 
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] Action NoAction
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:58:46.642] [bmv2] [T] [thread 27578] [60.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Pipeline 'ingress': end
[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Egress port is 511
[03:58:46.642] [bmv2] [D] [thread 27578] [60.0] [cxt 0] Dropping packet at the end of ingress
[03:59:35.793] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Processing packet received on port 3
[03:59:35.793] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Parser 'parser': start
[03:59:35.793] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Parser 'parser' entering state 'start'
[03:59:35.793] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Extracting header 'ethernet'
[03:59:35.793] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Parser state 'start': key is 86dd
[03:59:35.793] [bmv2] [T] [thread 27578] [61.0] [cxt 0] Bytes parsed: 14
[03:59:35.793] [bmv2] [T] [thread 27578] [61.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:59:35.793] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Parser 'parser': end
[03:59:35.793] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Pipeline 'ingress': start
[03:59:35.793] [bmv2] [T] [thread 27578] [61.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:59:35.793] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Looking up key:

[03:59:35.793] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:59:35.793] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Action entry is port_counters7 - 
[03:59:35.793] [bmv2] [T] [thread 27578] [61.0] [cxt 0] Action port_counters7
[03:59:35.793] [bmv2] [T] [thread 27578] [61.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:59:35.793] [bmv2] [T] [thread 27578] [61.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:59:35.793] [bmv2] [T] [thread 27578] [61.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:59:35.793] [bmv2] [T] [thread 27578] [61.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:59:35.793] [bmv2] [T] [thread 27578] [61.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:59:35.794] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:59:35.794] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:59:35.794] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:59:35.794] [bmv2] [T] [thread 27578] [61.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:59:35.794] [bmv2] [T] [thread 27578] [61.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:59:35.794] [bmv2] [T] [thread 27578] [61.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:59:35.794] [bmv2] [T] [thread 27578] [61.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:59:35.794] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:59:35.794] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:59:35.794] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Action entry is NoAction - 
[03:59:35.794] [bmv2] [T] [thread 27578] [61.0] [cxt 0] Action NoAction
[03:59:35.794] [bmv2] [T] [thread 27578] [61.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:59:35.794] [bmv2] [T] [thread 27578] [61.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:59:35.794] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Pipeline 'ingress': end
[03:59:35.794] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Egress port is 511
[03:59:35.794] [bmv2] [D] [thread 27578] [61.0] [cxt 0] Dropping packet at the end of ingress
[04:00:24.946] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Processing packet received on port 4
[04:00:24.946] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Parser 'parser': start
[04:00:24.946] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Parser 'parser' entering state 'start'
[04:00:24.946] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Extracting header 'ethernet'
[04:00:24.946] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Parser state 'start': key is 86dd
[04:00:24.946] [bmv2] [T] [thread 27578] [62.0] [cxt 0] Bytes parsed: 14
[04:00:24.946] [bmv2] [T] [thread 27578] [62.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:00:24.946] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Parser 'parser': end
[04:00:24.946] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Pipeline 'ingress': start
[04:00:24.946] [bmv2] [T] [thread 27578] [62.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:00:24.946] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Looking up key:

[04:00:24.946] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:00:24.946] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Action entry is port_counters7 - 
[04:00:24.946] [bmv2] [T] [thread 27578] [62.0] [cxt 0] Action port_counters7
[04:00:24.946] [bmv2] [T] [thread 27578] [62.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:00:24.946] [bmv2] [T] [thread 27578] [62.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:00:24.946] [bmv2] [T] [thread 27578] [62.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[04:00:24.946] [bmv2] [T] [thread 27578] [62.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:00:24.946] [bmv2] [T] [thread 27578] [62.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:00:24.946] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:00:24.946] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:00:24.946] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:00:24.946] [bmv2] [T] [thread 27578] [62.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:00:24.946] [bmv2] [T] [thread 27578] [62.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:00:24.946] [bmv2] [T] [thread 27578] [62.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:00:24.946] [bmv2] [T] [thread 27578] [62.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:00:24.947] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:00:24.947] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:00:24.947] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Action entry is NoAction - 
[04:00:24.947] [bmv2] [T] [thread 27578] [62.0] [cxt 0] Action NoAction
[04:00:24.947] [bmv2] [T] [thread 27578] [62.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:00:24.947] [bmv2] [T] [thread 27578] [62.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:00:24.947] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Pipeline 'ingress': end
[04:00:24.947] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Egress port is 511
[04:00:24.947] [bmv2] [D] [thread 27578] [62.0] [cxt 0] Dropping packet at the end of ingress
[04:00:41.329] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Processing packet received on port 1
[04:00:41.329] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Parser 'parser': start
[04:00:41.329] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Parser 'parser' entering state 'start'
[04:00:41.329] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Extracting header 'ethernet'
[04:00:41.329] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Parser state 'start': key is 86dd
[04:00:41.329] [bmv2] [T] [thread 27578] [63.0] [cxt 0] Bytes parsed: 14
[04:00:41.329] [bmv2] [T] [thread 27578] [63.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:00:41.329] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Parser 'parser': end
[04:00:41.329] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Pipeline 'ingress': start
[04:00:41.329] [bmv2] [T] [thread 27578] [63.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:00:41.329] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Looking up key:

[04:00:41.329] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:00:41.329] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Action entry is port_counters7 - 
[04:00:41.330] [bmv2] [T] [thread 27578] [63.0] [cxt 0] Action port_counters7
[04:00:41.330] [bmv2] [T] [thread 27578] [63.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:00:41.330] [bmv2] [T] [thread 27578] [63.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:00:41.330] [bmv2] [T] [thread 27578] [63.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[04:00:41.330] [bmv2] [T] [thread 27578] [63.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:00:41.330] [bmv2] [T] [thread 27578] [63.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:00:41.330] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:00:41.330] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:00:41.330] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:00:41.330] [bmv2] [T] [thread 27578] [63.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:00:41.330] [bmv2] [T] [thread 27578] [63.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:00:41.330] [bmv2] [T] [thread 27578] [63.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:00:41.330] [bmv2] [T] [thread 27578] [63.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:00:41.330] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:00:41.330] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:00:41.330] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Action entry is NoAction - 
[04:00:41.330] [bmv2] [T] [thread 27578] [63.0] [cxt 0] Action NoAction
[04:00:41.330] [bmv2] [T] [thread 27578] [63.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:00:41.330] [bmv2] [T] [thread 27578] [63.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:00:41.330] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Pipeline 'ingress': end
[04:00:41.330] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Egress port is 511
[04:00:41.330] [bmv2] [D] [thread 27578] [63.0] [cxt 0] Dropping packet at the end of ingress
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Processing packet received on port 3
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Parser 'parser': start
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Parser 'parser' entering state 'start'
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Extracting header 'ethernet'
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Parser state 'start': key is 86dd
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] Bytes parsed: 14
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Parser 'parser': end
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Pipeline 'ingress': start
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Looking up key:

[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Action entry is port_counters7 - 
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] Action port_counters7
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Action entry is NoAction - 
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] Action NoAction
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:02:19.621] [bmv2] [T] [thread 27578] [64.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Pipeline 'ingress': end
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Egress port is 511
[04:02:19.621] [bmv2] [D] [thread 27578] [64.0] [cxt 0] Dropping packet at the end of ingress
[04:02:52.385] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Processing packet received on port 2
[04:02:52.385] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Parser 'parser': start
[04:02:52.385] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Parser 'parser' entering state 'start'
[04:02:52.385] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Extracting header 'ethernet'
[04:02:52.385] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Parser state 'start': key is 86dd
[04:02:52.385] [bmv2] [T] [thread 27578] [65.0] [cxt 0] Bytes parsed: 14
[04:02:52.385] [bmv2] [T] [thread 27578] [65.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:02:52.385] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Parser 'parser': end
[04:02:52.385] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Pipeline 'ingress': start
[04:02:52.385] [bmv2] [T] [thread 27578] [65.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:02:52.385] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Looking up key:

[04:02:52.385] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:02:52.385] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Action entry is port_counters7 - 
[04:02:52.385] [bmv2] [T] [thread 27578] [65.0] [cxt 0] Action port_counters7
[04:02:52.385] [bmv2] [T] [thread 27578] [65.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:02:52.385] [bmv2] [T] [thread 27578] [65.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:02:52.385] [bmv2] [T] [thread 27578] [65.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[04:02:52.385] [bmv2] [T] [thread 27578] [65.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:02:52.385] [bmv2] [T] [thread 27578] [65.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:02:52.385] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:02:52.386] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:02:52.386] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:02:52.386] [bmv2] [T] [thread 27578] [65.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:02:52.386] [bmv2] [T] [thread 27578] [65.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:02:52.386] [bmv2] [T] [thread 27578] [65.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:02:52.386] [bmv2] [T] [thread 27578] [65.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:02:52.386] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:02:52.386] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:02:52.386] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Action entry is NoAction - 
[04:02:52.386] [bmv2] [T] [thread 27578] [65.0] [cxt 0] Action NoAction
[04:02:52.386] [bmv2] [T] [thread 27578] [65.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:02:52.386] [bmv2] [T] [thread 27578] [65.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:02:52.386] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Pipeline 'ingress': end
[04:02:52.386] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Egress port is 511
[04:02:52.386] [bmv2] [D] [thread 27578] [65.0] [cxt 0] Dropping packet at the end of ingress
[04:13:31.382] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Processing packet received on port 2
[04:13:31.383] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Parser 'parser': start
[04:13:31.383] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Parser 'parser' entering state 'start'
[04:13:31.383] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Extracting header 'ethernet'
[04:13:31.384] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Parser state 'start': key is 86dd
[04:13:31.384] [bmv2] [T] [thread 27578] [66.0] [cxt 0] Bytes parsed: 14
[04:13:31.384] [bmv2] [T] [thread 27578] [66.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:13:31.384] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Parser 'parser': end
[04:13:31.384] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Pipeline 'ingress': start
[04:13:31.384] [bmv2] [T] [thread 27578] [66.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:13:31.385] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Looking up key:

[04:13:31.385] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:13:31.385] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Action entry is port_counters7 - 
[04:13:31.385] [bmv2] [T] [thread 27578] [66.0] [cxt 0] Action port_counters7
[04:13:31.385] [bmv2] [T] [thread 27578] [66.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:13:31.385] [bmv2] [T] [thread 27578] [66.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:13:31.385] [bmv2] [T] [thread 27578] [66.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[04:13:31.385] [bmv2] [T] [thread 27578] [66.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:13:31.385] [bmv2] [T] [thread 27578] [66.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:13:31.385] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:13:31.385] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:13:31.385] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:13:31.386] [bmv2] [T] [thread 27578] [66.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:13:31.386] [bmv2] [T] [thread 27578] [66.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:13:31.386] [bmv2] [T] [thread 27578] [66.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:13:31.386] [bmv2] [T] [thread 27578] [66.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:13:31.386] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:13:31.386] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:13:31.386] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Action entry is NoAction - 
[04:13:31.386] [bmv2] [T] [thread 27578] [66.0] [cxt 0] Action NoAction
[04:13:31.386] [bmv2] [T] [thread 27578] [66.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:13:31.386] [bmv2] [T] [thread 27578] [66.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:13:31.386] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Pipeline 'ingress': end
[04:13:31.386] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Egress port is 511
[04:13:31.386] [bmv2] [D] [thread 27578] [66.0] [cxt 0] Dropping packet at the end of ingress
[04:15:26.066] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Processing packet received on port 3
[04:15:26.067] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Parser 'parser': start
[04:15:26.067] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Parser 'parser' entering state 'start'
[04:15:26.067] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Extracting header 'ethernet'
[04:15:26.067] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Parser state 'start': key is 86dd
[04:15:26.067] [bmv2] [T] [thread 27578] [67.0] [cxt 0] Bytes parsed: 14
[04:15:26.067] [bmv2] [T] [thread 27578] [67.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:15:26.067] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Parser 'parser': end
[04:15:26.067] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Pipeline 'ingress': start
[04:15:26.067] [bmv2] [T] [thread 27578] [67.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:15:26.067] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Looking up key:

[04:15:26.067] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:15:26.067] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Action entry is port_counters7 - 
[04:15:26.067] [bmv2] [T] [thread 27578] [67.0] [cxt 0] Action port_counters7
[04:15:26.067] [bmv2] [T] [thread 27578] [67.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:15:26.068] [bmv2] [T] [thread 27578] [67.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:15:26.068] [bmv2] [T] [thread 27578] [67.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[04:15:26.068] [bmv2] [T] [thread 27578] [67.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:15:26.068] [bmv2] [T] [thread 27578] [67.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:15:26.068] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:15:26.068] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:15:26.068] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:15:26.068] [bmv2] [T] [thread 27578] [67.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:15:26.068] [bmv2] [T] [thread 27578] [67.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:15:26.068] [bmv2] [T] [thread 27578] [67.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:15:26.068] [bmv2] [T] [thread 27578] [67.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:15:26.068] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:15:26.069] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:15:26.069] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Action entry is NoAction - 
[04:15:26.069] [bmv2] [T] [thread 27578] [67.0] [cxt 0] Action NoAction
[04:15:26.069] [bmv2] [T] [thread 27578] [67.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:15:26.069] [bmv2] [T] [thread 27578] [67.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:15:26.069] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Pipeline 'ingress': end
[04:15:26.069] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Egress port is 511
[04:15:26.069] [bmv2] [D] [thread 27578] [67.0] [cxt 0] Dropping packet at the end of ingress
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Processing packet received on port 4
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Parser 'parser': start
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Parser 'parser' entering state 'start'
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Extracting header 'ethernet'
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Parser state 'start': key is 86dd
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] Bytes parsed: 14
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Parser 'parser': end
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Pipeline 'ingress': start
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Looking up key:

[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Action entry is port_counters7 - 
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] Action port_counters7
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Action entry is NoAction - 
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] Action NoAction
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:16:15.205] [bmv2] [T] [thread 27578] [68.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Pipeline 'ingress': end
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Egress port is 511
[04:16:15.205] [bmv2] [D] [thread 27578] [68.0] [cxt 0] Dropping packet at the end of ingress
[04:17:53.531] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Processing packet received on port 1
[04:17:53.531] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Parser 'parser': start
[04:17:53.531] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Parser 'parser' entering state 'start'
[04:17:53.531] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Extracting header 'ethernet'
[04:17:53.531] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Parser state 'start': key is 86dd
[04:17:53.531] [bmv2] [T] [thread 27578] [69.0] [cxt 0] Bytes parsed: 14
[04:17:53.531] [bmv2] [T] [thread 27578] [69.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:17:53.531] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Parser 'parser': end
[04:17:53.531] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Pipeline 'ingress': start
[04:17:53.531] [bmv2] [T] [thread 27578] [69.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:17:53.531] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Looking up key:

[04:17:53.531] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:17:53.531] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Action entry is port_counters7 - 
[04:17:53.531] [bmv2] [T] [thread 27578] [69.0] [cxt 0] Action port_counters7
[04:17:53.531] [bmv2] [T] [thread 27578] [69.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:17:53.531] [bmv2] [T] [thread 27578] [69.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:17:53.531] [bmv2] [T] [thread 27578] [69.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[04:17:53.531] [bmv2] [T] [thread 27578] [69.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:17:53.531] [bmv2] [T] [thread 27578] [69.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:17:53.532] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:17:53.532] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:17:53.532] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:17:53.532] [bmv2] [T] [thread 27578] [69.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:17:53.532] [bmv2] [T] [thread 27578] [69.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:17:53.532] [bmv2] [T] [thread 27578] [69.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:17:53.532] [bmv2] [T] [thread 27578] [69.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:17:53.532] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:17:53.532] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:17:53.532] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Action entry is NoAction - 
[04:17:53.532] [bmv2] [T] [thread 27578] [69.0] [cxt 0] Action NoAction
[04:17:53.532] [bmv2] [T] [thread 27578] [69.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:17:53.532] [bmv2] [T] [thread 27578] [69.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:17:53.532] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Pipeline 'ingress': end
[04:17:53.532] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Egress port is 511
[04:17:53.532] [bmv2] [D] [thread 27578] [69.0] [cxt 0] Dropping packet at the end of ingress
[04:21:42.895] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Processing packet received on port 3
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Parser 'parser': start
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Parser 'parser' entering state 'start'
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Extracting header 'ethernet'
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Parser state 'start': key is 86dd
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] Bytes parsed: 14
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Parser 'parser': end
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Pipeline 'ingress': start
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Looking up key:

[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Action entry is port_counters7 - 
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] Action port_counters7
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Action entry is NoAction - 
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] Action NoAction
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:21:42.896] [bmv2] [T] [thread 27578] [70.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Pipeline 'ingress': end
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Egress port is 511
[04:21:42.896] [bmv2] [D] [thread 27578] [70.0] [cxt 0] Dropping packet at the end of ingress
[04:23:53.962] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Processing packet received on port 2
[04:23:53.963] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Parser 'parser': start
[04:23:53.963] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Parser 'parser' entering state 'start'
[04:23:53.963] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Extracting header 'ethernet'
[04:23:53.965] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Parser state 'start': key is 86dd
[04:23:53.965] [bmv2] [T] [thread 27578] [71.0] [cxt 0] Bytes parsed: 14
[04:23:53.965] [bmv2] [T] [thread 27578] [71.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:23:53.965] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Parser 'parser': end
[04:23:53.965] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Pipeline 'ingress': start
[04:23:53.965] [bmv2] [T] [thread 27578] [71.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:23:53.966] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Looking up key:

[04:23:53.966] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:23:53.966] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Action entry is port_counters7 - 
[04:23:53.966] [bmv2] [T] [thread 27578] [71.0] [cxt 0] Action port_counters7
[04:23:53.966] [bmv2] [T] [thread 27578] [71.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:23:53.966] [bmv2] [T] [thread 27578] [71.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:23:53.966] [bmv2] [T] [thread 27578] [71.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[04:23:53.966] [bmv2] [T] [thread 27578] [71.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:23:53.966] [bmv2] [T] [thread 27578] [71.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:23:53.966] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:23:53.966] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:23:53.966] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:23:53.966] [bmv2] [T] [thread 27578] [71.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:23:53.966] [bmv2] [T] [thread 27578] [71.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:23:53.966] [bmv2] [T] [thread 27578] [71.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:23:53.966] [bmv2] [T] [thread 27578] [71.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:23:53.966] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:23:53.966] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:23:53.966] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Action entry is NoAction - 
[04:23:53.966] [bmv2] [T] [thread 27578] [71.0] [cxt 0] Action NoAction
[04:23:53.966] [bmv2] [T] [thread 27578] [71.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:23:53.966] [bmv2] [T] [thread 27578] [71.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:23:53.966] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Pipeline 'ingress': end
[04:23:53.966] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Egress port is 511
[04:23:53.966] [bmv2] [D] [thread 27578] [71.0] [cxt 0] Dropping packet at the end of ingress
[04:43:33.635] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Processing packet received on port 2
[04:43:33.639] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Parser 'parser': start
[04:43:33.639] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Parser 'parser' entering state 'start'
[04:43:33.640] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Extracting header 'ethernet'
[04:43:33.645] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Parser state 'start': key is 86dd
[04:43:33.645] [bmv2] [T] [thread 27578] [72.0] [cxt 0] Bytes parsed: 14
[04:43:33.646] [bmv2] [T] [thread 27578] [72.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:43:33.646] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Parser 'parser': end
[04:43:33.646] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Pipeline 'ingress': start
[04:43:33.646] [bmv2] [T] [thread 27578] [72.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:43:33.647] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Looking up key:

[04:43:33.648] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:43:33.648] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Action entry is port_counters7 - 
[04:43:33.648] [bmv2] [T] [thread 27578] [72.0] [cxt 0] Action port_counters7
[04:43:33.648] [bmv2] [T] [thread 27578] [72.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:43:33.649] [bmv2] [T] [thread 27578] [72.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:43:33.649] [bmv2] [T] [thread 27578] [72.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[04:43:33.650] [bmv2] [T] [thread 27578] [72.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:43:33.650] [bmv2] [T] [thread 27578] [72.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:43:33.652] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:43:33.653] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:43:33.653] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:43:33.653] [bmv2] [T] [thread 27578] [72.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:43:33.653] [bmv2] [T] [thread 27578] [72.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:43:33.654] [bmv2] [T] [thread 27578] [72.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:43:33.654] [bmv2] [T] [thread 27578] [72.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:43:33.654] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:43:33.655] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:43:33.655] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Action entry is NoAction - 
[04:43:33.655] [bmv2] [T] [thread 27578] [72.0] [cxt 0] Action NoAction
[04:43:33.655] [bmv2] [T] [thread 27578] [72.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:43:33.655] [bmv2] [T] [thread 27578] [72.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:43:33.655] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Pipeline 'ingress': end
[04:43:33.655] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Egress port is 511
[04:43:33.655] [bmv2] [D] [thread 27578] [72.0] [cxt 0] Dropping packet at the end of ingress
[04:47:55.775] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Processing packet received on port 3
[04:47:55.777] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Parser 'parser': start
[04:47:55.777] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Parser 'parser' entering state 'start'
[04:47:55.777] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Extracting header 'ethernet'
[04:47:55.777] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Parser state 'start': key is 86dd
[04:47:55.778] [bmv2] [T] [thread 27578] [73.0] [cxt 0] Bytes parsed: 14
[04:47:55.779] [bmv2] [T] [thread 27578] [73.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:47:55.779] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Parser 'parser': end
[04:47:55.779] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Pipeline 'ingress': start
[04:47:55.779] [bmv2] [T] [thread 27578] [73.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:47:55.779] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Looking up key:

[04:47:55.780] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:47:55.780] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Action entry is port_counters7 - 
[04:47:55.780] [bmv2] [T] [thread 27578] [73.0] [cxt 0] Action port_counters7
[04:47:55.780] [bmv2] [T] [thread 27578] [73.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:47:55.780] [bmv2] [T] [thread 27578] [73.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:47:55.780] [bmv2] [T] [thread 27578] [73.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[04:47:55.781] [bmv2] [T] [thread 27578] [73.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:47:55.781] [bmv2] [T] [thread 27578] [73.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:47:55.781] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:47:55.782] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:47:55.782] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:47:55.782] [bmv2] [T] [thread 27578] [73.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:47:55.782] [bmv2] [T] [thread 27578] [73.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:47:55.782] [bmv2] [T] [thread 27578] [73.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:47:55.782] [bmv2] [T] [thread 27578] [73.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:47:55.783] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:47:55.783] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:47:55.783] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Action entry is NoAction - 
[04:47:55.783] [bmv2] [T] [thread 27578] [73.0] [cxt 0] Action NoAction
[04:47:55.783] [bmv2] [T] [thread 27578] [73.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:47:55.783] [bmv2] [T] [thread 27578] [73.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:47:55.783] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Pipeline 'ingress': end
[04:47:55.783] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Egress port is 511
[04:47:55.783] [bmv2] [D] [thread 27578] [73.0] [cxt 0] Dropping packet at the end of ingress
[04:47:55.788] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Processing packet received on port 4
[04:47:55.788] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Parser 'parser': start
[04:47:55.788] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Parser 'parser' entering state 'start'
[04:47:55.788] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Extracting header 'ethernet'
[04:47:55.789] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Parser state 'start': key is 86dd
[04:47:55.789] [bmv2] [T] [thread 27578] [74.0] [cxt 0] Bytes parsed: 14
[04:47:55.789] [bmv2] [T] [thread 27578] [74.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:47:55.789] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Parser 'parser': end
[04:47:55.790] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Pipeline 'ingress': start
[04:47:55.790] [bmv2] [T] [thread 27578] [74.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:47:55.790] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Looking up key:

[04:47:55.790] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:47:55.790] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Action entry is port_counters7 - 
[04:47:55.790] [bmv2] [T] [thread 27578] [74.0] [cxt 0] Action port_counters7
[04:47:55.791] [bmv2] [T] [thread 27578] [74.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:47:55.791] [bmv2] [T] [thread 27578] [74.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:47:55.791] [bmv2] [T] [thread 27578] [74.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[04:47:55.791] [bmv2] [T] [thread 27578] [74.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:47:55.791] [bmv2] [T] [thread 27578] [74.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:47:55.791] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:47:55.791] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:47:55.791] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:47:55.791] [bmv2] [T] [thread 27578] [74.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:47:55.791] [bmv2] [T] [thread 27578] [74.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:47:55.792] [bmv2] [T] [thread 27578] [74.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:47:55.792] [bmv2] [T] [thread 27578] [74.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:47:55.793] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:47:55.793] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:47:55.794] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Action entry is NoAction - 
[04:47:55.794] [bmv2] [T] [thread 27578] [74.0] [cxt 0] Action NoAction
[04:47:55.794] [bmv2] [T] [thread 27578] [74.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:47:55.794] [bmv2] [T] [thread 27578] [74.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:47:55.794] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Pipeline 'ingress': end
[04:47:55.795] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Egress port is 511
[04:47:55.795] [bmv2] [D] [thread 27578] [74.0] [cxt 0] Dropping packet at the end of ingress
[04:52:17.909] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Processing packet received on port 1
[04:52:17.910] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Parser 'parser': start
[04:52:17.910] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Parser 'parser' entering state 'start'
[04:52:17.910] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Extracting header 'ethernet'
[04:52:17.910] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Parser state 'start': key is 86dd
[04:52:17.910] [bmv2] [T] [thread 27578] [75.0] [cxt 0] Bytes parsed: 14
[04:52:17.910] [bmv2] [T] [thread 27578] [75.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:52:17.910] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Parser 'parser': end
[04:52:17.910] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Pipeline 'ingress': start
[04:52:17.910] [bmv2] [T] [thread 27578] [75.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:52:17.910] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Looking up key:

[04:52:17.910] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:52:17.910] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Action entry is port_counters7 - 
[04:52:17.910] [bmv2] [T] [thread 27578] [75.0] [cxt 0] Action port_counters7
[04:52:17.910] [bmv2] [T] [thread 27578] [75.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:52:17.910] [bmv2] [T] [thread 27578] [75.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:52:17.911] [bmv2] [T] [thread 27578] [75.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[04:52:17.911] [bmv2] [T] [thread 27578] [75.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:52:17.911] [bmv2] [T] [thread 27578] [75.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:52:17.911] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:52:17.911] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:52:17.911] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:52:17.911] [bmv2] [T] [thread 27578] [75.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:52:17.911] [bmv2] [T] [thread 27578] [75.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:52:17.911] [bmv2] [T] [thread 27578] [75.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:52:17.911] [bmv2] [T] [thread 27578] [75.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:52:17.911] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:52:17.911] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:52:17.911] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Action entry is NoAction - 
[04:52:17.911] [bmv2] [T] [thread 27578] [75.0] [cxt 0] Action NoAction
[04:52:17.911] [bmv2] [T] [thread 27578] [75.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:52:17.911] [bmv2] [T] [thread 27578] [75.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:52:17.911] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Pipeline 'ingress': end
[04:52:17.911] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Egress port is 511
[04:52:17.911] [bmv2] [D] [thread 27578] [75.0] [cxt 0] Dropping packet at the end of ingress
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Processing packet received on port 3
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Parser 'parser': start
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Parser 'parser' entering state 'start'
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Extracting header 'ethernet'
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Parser state 'start': key is 86dd
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] Bytes parsed: 14
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Parser 'parser': end
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Pipeline 'ingress': start
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Looking up key:

[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Action entry is port_counters7 - 
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] Action port_counters7
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Action entry is NoAction - 
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] Action NoAction
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:01:02.183] [bmv2] [T] [thread 27578] [76.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Pipeline 'ingress': end
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Egress port is 511
[05:01:02.183] [bmv2] [D] [thread 27578] [76.0] [cxt 0] Dropping packet at the end of ingress
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Processing packet received on port 2
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Parser 'parser': start
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Parser 'parser' entering state 'start'
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Extracting header 'ethernet'
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Parser state 'start': key is 86dd
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] Bytes parsed: 14
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Parser 'parser': end
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Pipeline 'ingress': start
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Looking up key:

[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Action entry is port_counters7 - 
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] Action port_counters7
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Action entry is NoAction - 
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] Action NoAction
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:03:13.273] [bmv2] [T] [thread 27578] [77.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Pipeline 'ingress': end
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Egress port is 511
[05:03:13.273] [bmv2] [D] [thread 27578] [77.0] [cxt 0] Dropping packet at the end of ingress
[05:44:43.666] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Processing packet received on port 2
[05:44:43.670] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Parser 'parser': start
[05:44:43.670] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Parser 'parser' entering state 'start'
[05:44:43.670] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Extracting header 'ethernet'
[05:44:43.675] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Parser state 'start': key is 86dd
[05:44:43.675] [bmv2] [T] [thread 27578] [78.0] [cxt 0] Bytes parsed: 14
[05:44:43.675] [bmv2] [T] [thread 27578] [78.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:44:43.675] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Parser 'parser': end
[05:44:43.675] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Pipeline 'ingress': start
[05:44:43.675] [bmv2] [T] [thread 27578] [78.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:44:43.676] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Looking up key:

[05:44:43.676] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:44:43.676] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Action entry is port_counters7 - 
[05:44:43.676] [bmv2] [T] [thread 27578] [78.0] [cxt 0] Action port_counters7
[05:44:43.676] [bmv2] [T] [thread 27578] [78.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:44:43.676] [bmv2] [T] [thread 27578] [78.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:44:43.676] [bmv2] [T] [thread 27578] [78.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[05:44:43.676] [bmv2] [T] [thread 27578] [78.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:44:43.676] [bmv2] [T] [thread 27578] [78.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:44:43.677] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:44:43.677] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:44:43.677] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:44:43.677] [bmv2] [T] [thread 27578] [78.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:44:43.677] [bmv2] [T] [thread 27578] [78.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:44:43.677] [bmv2] [T] [thread 27578] [78.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:44:43.677] [bmv2] [T] [thread 27578] [78.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:44:43.678] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:44:43.678] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:44:43.678] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Action entry is NoAction - 
[05:44:43.678] [bmv2] [T] [thread 27578] [78.0] [cxt 0] Action NoAction
[05:44:43.678] [bmv2] [T] [thread 27578] [78.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:44:43.678] [bmv2] [T] [thread 27578] [78.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:44:43.678] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Pipeline 'ingress': end
[05:44:43.678] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Egress port is 511
[05:44:43.678] [bmv2] [D] [thread 27578] [78.0] [cxt 0] Dropping packet at the end of ingress
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Processing packet received on port 3
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Parser 'parser': start
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Parser 'parser' entering state 'start'
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Extracting header 'ethernet'
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Parser state 'start': key is 86dd
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] Bytes parsed: 14
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Parser 'parser': end
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Pipeline 'ingress': start
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Looking up key:

[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Action entry is port_counters7 - 
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] Action port_counters7
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Action entry is NoAction - 
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] Action NoAction
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:46:54.704] [bmv2] [T] [thread 27578] [79.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Pipeline 'ingress': end
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Egress port is 511
[05:46:54.704] [bmv2] [D] [thread 27578] [79.0] [cxt 0] Dropping packet at the end of ingress
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Processing packet received on port 1
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Parser 'parser': start
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Parser 'parser' entering state 'start'
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Extracting header 'ethernet'
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Parser state 'start': key is 86dd
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] Bytes parsed: 14
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Parser 'parser': end
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Pipeline 'ingress': start
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Looking up key:

[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Action entry is port_counters7 - 
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] Action port_counters7
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Action entry is NoAction - 
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] Action NoAction
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:51:16.834] [bmv2] [T] [thread 27578] [80.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Pipeline 'ingress': end
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Egress port is 511
[05:51:16.834] [bmv2] [D] [thread 27578] [80.0] [cxt 0] Dropping packet at the end of ingress
[05:53:27.921] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Processing packet received on port 4
[05:53:27.921] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Parser 'parser': start
[05:53:27.921] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Parser 'parser' entering state 'start'
[05:53:27.921] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Extracting header 'ethernet'
[05:53:27.921] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Parser state 'start': key is 86dd
[05:53:27.921] [bmv2] [T] [thread 27578] [81.0] [cxt 0] Bytes parsed: 14
[05:53:27.921] [bmv2] [T] [thread 27578] [81.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:53:27.921] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Parser 'parser': end
[05:53:27.922] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Pipeline 'ingress': start
[05:53:27.922] [bmv2] [T] [thread 27578] [81.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:53:27.922] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Looking up key:

[05:53:27.922] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:53:27.922] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Action entry is port_counters7 - 
[05:53:27.922] [bmv2] [T] [thread 27578] [81.0] [cxt 0] Action port_counters7
[05:53:27.922] [bmv2] [T] [thread 27578] [81.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:53:27.922] [bmv2] [T] [thread 27578] [81.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:53:27.922] [bmv2] [T] [thread 27578] [81.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[05:53:27.922] [bmv2] [T] [thread 27578] [81.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:53:27.922] [bmv2] [T] [thread 27578] [81.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:53:27.922] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:53:27.922] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:53:27.922] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:53:27.922] [bmv2] [T] [thread 27578] [81.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:53:27.922] [bmv2] [T] [thread 27578] [81.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:53:27.922] [bmv2] [T] [thread 27578] [81.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:53:27.922] [bmv2] [T] [thread 27578] [81.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:53:27.923] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:53:27.923] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:53:27.923] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Action entry is NoAction - 
[05:53:27.923] [bmv2] [T] [thread 27578] [81.0] [cxt 0] Action NoAction
[05:53:27.923] [bmv2] [T] [thread 27578] [81.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:53:27.923] [bmv2] [T] [thread 27578] [81.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:53:27.923] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Pipeline 'ingress': end
[05:53:27.923] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Egress port is 511
[05:53:27.923] [bmv2] [D] [thread 27578] [81.0] [cxt 0] Dropping packet at the end of ingress
[05:57:50.051] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Processing packet received on port 2
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Parser 'parser': start
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Parser 'parser' entering state 'start'
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Extracting header 'ethernet'
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Parser state 'start': key is 86dd
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] Bytes parsed: 14
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Parser 'parser': end
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Pipeline 'ingress': start
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Looking up key:

[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Action entry is port_counters7 - 
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] Action port_counters7
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Action entry is NoAction - 
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] Action NoAction
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:57:50.052] [bmv2] [T] [thread 27578] [82.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Pipeline 'ingress': end
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Egress port is 511
[05:57:50.052] [bmv2] [D] [thread 27578] [82.0] [cxt 0] Dropping packet at the end of ingress
[06:00:01.136] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Processing packet received on port 3
[06:00:01.137] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Parser 'parser': start
[06:00:01.137] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Parser 'parser' entering state 'start'
[06:00:01.137] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Extracting header 'ethernet'
[06:00:01.139] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Parser state 'start': key is 86dd
[06:00:01.139] [bmv2] [T] [thread 27578] [83.0] [cxt 0] Bytes parsed: 14
[06:00:01.139] [bmv2] [T] [thread 27578] [83.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:00:01.139] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Parser 'parser': end
[06:00:01.139] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Pipeline 'ingress': start
[06:00:01.139] [bmv2] [T] [thread 27578] [83.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:00:01.139] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Looking up key:

[06:00:01.139] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:00:01.139] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Action entry is port_counters7 - 
[06:00:01.139] [bmv2] [T] [thread 27578] [83.0] [cxt 0] Action port_counters7
[06:00:01.139] [bmv2] [T] [thread 27578] [83.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:00:01.139] [bmv2] [T] [thread 27578] [83.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:00:01.139] [bmv2] [T] [thread 27578] [83.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[06:00:01.139] [bmv2] [T] [thread 27578] [83.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:00:01.139] [bmv2] [T] [thread 27578] [83.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:00:01.140] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:00:01.140] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:00:01.140] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:00:01.140] [bmv2] [T] [thread 27578] [83.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:00:01.140] [bmv2] [T] [thread 27578] [83.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:00:01.140] [bmv2] [T] [thread 27578] [83.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:00:01.140] [bmv2] [T] [thread 27578] [83.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:00:01.140] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:00:01.140] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:00:01.140] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Action entry is NoAction - 
[06:00:01.140] [bmv2] [T] [thread 27578] [83.0] [cxt 0] Action NoAction
[06:00:01.140] [bmv2] [T] [thread 27578] [83.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:00:01.140] [bmv2] [T] [thread 27578] [83.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:00:01.140] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Pipeline 'ingress': end
[06:00:01.140] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Egress port is 511
[06:00:01.140] [bmv2] [D] [thread 27578] [83.0] [cxt 0] Dropping packet at the end of ingress
[06:48:04.706] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Processing packet received on port 1
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Parser 'parser': start
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Parser 'parser' entering state 'start'
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Extracting header 'ethernet'
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Parser state 'start': key is 86dd
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] Bytes parsed: 14
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Parser 'parser': end
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Pipeline 'ingress': start
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Looking up key:

[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Action entry is port_counters7 - 
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] Action port_counters7
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : b2fc360cea11
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Action entry is NoAction - 
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] Action NoAction
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:48:04.707] [bmv2] [T] [thread 27578] [84.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Pipeline 'ingress': end
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Egress port is 511
[06:48:04.707] [bmv2] [D] [thread 27578] [84.0] [cxt 0] Dropping packet at the end of ingress
[06:50:15.780] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Processing packet received on port 2
[06:50:15.780] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Parser 'parser': start
[06:50:15.780] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Parser 'parser' entering state 'start'
[06:50:15.780] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Extracting header 'ethernet'
[06:50:15.780] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Parser state 'start': key is 86dd
[06:50:15.780] [bmv2] [T] [thread 27578] [85.0] [cxt 0] Bytes parsed: 14
[06:50:15.780] [bmv2] [T] [thread 27578] [85.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:50:15.780] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Parser 'parser': end
[06:50:15.780] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Pipeline 'ingress': start
[06:50:15.780] [bmv2] [T] [thread 27578] [85.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:50:15.780] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Looking up key:

[06:50:15.780] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:50:15.780] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Action entry is port_counters7 - 
[06:50:15.780] [bmv2] [T] [thread 27578] [85.0] [cxt 0] Action port_counters7
[06:50:15.780] [bmv2] [T] [thread 27578] [85.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:50:15.780] [bmv2] [T] [thread 27578] [85.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:50:15.781] [bmv2] [T] [thread 27578] [85.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[06:50:15.781] [bmv2] [T] [thread 27578] [85.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:50:15.781] [bmv2] [T] [thread 27578] [85.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:50:15.781] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:50:15.781] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:50:15.781] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:50:15.781] [bmv2] [T] [thread 27578] [85.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:50:15.781] [bmv2] [T] [thread 27578] [85.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:50:15.781] [bmv2] [T] [thread 27578] [85.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:50:15.781] [bmv2] [T] [thread 27578] [85.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:50:15.781] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:50:15.781] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:50:15.781] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Action entry is NoAction - 
[06:50:15.781] [bmv2] [T] [thread 27578] [85.0] [cxt 0] Action NoAction
[06:50:15.781] [bmv2] [T] [thread 27578] [85.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:50:15.781] [bmv2] [T] [thread 27578] [85.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:50:15.781] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Pipeline 'ingress': end
[06:50:15.781] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Egress port is 511
[06:50:15.781] [bmv2] [D] [thread 27578] [85.0] [cxt 0] Dropping packet at the end of ingress
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Processing packet received on port 3
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Parser 'parser': start
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Parser 'parser' entering state 'start'
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Extracting header 'ethernet'
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Parser state 'start': key is 86dd
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] Bytes parsed: 14
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Parser 'parser': end
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Pipeline 'ingress': start
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Looking up key:

[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Action entry is port_counters7 - 
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] Action port_counters7
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Action entry is NoAction - 
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] Action NoAction
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:52:26.850] [bmv2] [T] [thread 27578] [86.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Pipeline 'ingress': end
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Egress port is 511
[06:52:26.850] [bmv2] [D] [thread 27578] [86.0] [cxt 0] Dropping packet at the end of ingress
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Processing packet received on port 2
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Parser 'parser': start
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Parser 'parser' entering state 'start'
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Extracting header 'ethernet'
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Parser state 'start': key is 86dd
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] Bytes parsed: 14
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Parser 'parser': end
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Pipeline 'ingress': start
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Looking up key:

[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Action entry is port_counters7 - 
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] Action port_counters7
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Action entry is NoAction - 
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] Action NoAction
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:54:37.922] [bmv2] [T] [thread 27578] [87.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Pipeline 'ingress': end
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Egress port is 511
[06:54:37.922] [bmv2] [D] [thread 27578] [87.0] [cxt 0] Dropping packet at the end of ingress
[06:54:37.924] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Processing packet received on port 4
[06:54:37.924] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Parser 'parser': start
[06:54:37.924] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Parser 'parser' entering state 'start'
[06:54:37.924] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Extracting header 'ethernet'
[06:54:37.924] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Parser state 'start': key is 86dd
[06:54:37.924] [bmv2] [T] [thread 27578] [88.0] [cxt 0] Bytes parsed: 14
[06:54:37.924] [bmv2] [T] [thread 27578] [88.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:54:37.924] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Parser 'parser': end
[06:54:37.924] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Pipeline 'ingress': start
[06:54:37.924] [bmv2] [T] [thread 27578] [88.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:54:37.924] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Looking up key:

[06:54:37.924] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:54:37.924] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Action entry is port_counters7 - 
[06:54:37.924] [bmv2] [T] [thread 27578] [88.0] [cxt 0] Action port_counters7
[06:54:37.924] [bmv2] [T] [thread 27578] [88.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:54:37.924] [bmv2] [T] [thread 27578] [88.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:54:37.924] [bmv2] [T] [thread 27578] [88.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 4
[06:54:37.924] [bmv2] [T] [thread 27578] [88.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:54:37.924] [bmv2] [T] [thread 27578] [88.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:54:37.924] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0004
* hdr.ethernet.srcAddr          : fa43708d92f8
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:54:37.924] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:54:37.924] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:54:37.924] [bmv2] [T] [thread 27578] [88.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:54:37.925] [bmv2] [T] [thread 27578] [88.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:54:37.925] [bmv2] [T] [thread 27578] [88.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:54:37.925] [bmv2] [T] [thread 27578] [88.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:54:37.925] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:54:37.925] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:54:37.925] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Action entry is NoAction - 
[06:54:37.925] [bmv2] [T] [thread 27578] [88.0] [cxt 0] Action NoAction
[06:54:37.925] [bmv2] [T] [thread 27578] [88.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:54:37.925] [bmv2] [T] [thread 27578] [88.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:54:37.925] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Pipeline 'ingress': end
[06:54:37.925] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Egress port is 511
[06:54:37.925] [bmv2] [D] [thread 27578] [88.0] [cxt 0] Dropping packet at the end of ingress
[06:56:48.994] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Processing packet received on port 3
[06:56:48.994] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Parser 'parser': start
[06:56:48.994] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Parser 'parser' entering state 'start'
[06:56:48.994] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Extracting header 'ethernet'
[06:56:48.994] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Parser state 'start': key is 86dd
[06:56:48.994] [bmv2] [T] [thread 27578] [89.0] [cxt 0] Bytes parsed: 14
[06:56:48.994] [bmv2] [T] [thread 27578] [89.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:56:48.994] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Parser 'parser': end
[06:56:48.994] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Pipeline 'ingress': start
[06:56:48.994] [bmv2] [T] [thread 27578] [89.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:56:48.994] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Looking up key:

[06:56:48.994] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:56:48.994] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Action entry is port_counters7 - 
[06:56:48.994] [bmv2] [T] [thread 27578] [89.0] [cxt 0] Action port_counters7
[06:56:48.994] [bmv2] [T] [thread 27578] [89.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:56:48.994] [bmv2] [T] [thread 27578] [89.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:56:48.994] [bmv2] [T] [thread 27578] [89.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[06:56:48.994] [bmv2] [T] [thread 27578] [89.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:56:48.994] [bmv2] [T] [thread 27578] [89.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:56:48.994] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:56:48.994] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:56:48.994] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:56:48.995] [bmv2] [T] [thread 27578] [89.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:56:48.995] [bmv2] [T] [thread 27578] [89.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:56:48.995] [bmv2] [T] [thread 27578] [89.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:56:48.995] [bmv2] [T] [thread 27578] [89.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:56:48.995] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:56:48.995] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:56:48.995] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Action entry is NoAction - 
[06:56:48.995] [bmv2] [T] [thread 27578] [89.0] [cxt 0] Action NoAction
[06:56:48.995] [bmv2] [T] [thread 27578] [89.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:56:48.995] [bmv2] [T] [thread 27578] [89.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:56:48.995] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Pipeline 'ingress': end
[06:56:48.995] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Egress port is 511
[06:56:48.995] [bmv2] [D] [thread 27578] [89.0] [cxt 0] Dropping packet at the end of ingress
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
