# Ignore all files
*

# Allow Verilog and SystemVerilog files
!*.v
!*.sv

!.gitignore
!*/
!*/*
