/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_3z;
  assign celloutsig_1_18z = celloutsig_1_15z ? celloutsig_1_15z : celloutsig_1_10z;
  assign celloutsig_1_2z = in_data[148] ? in_data[96] : celloutsig_1_0z;
  assign celloutsig_1_4z = celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_1z;
  assign celloutsig_0_3z = !(_00_ ? in_data[88] : celloutsig_0_2z);
  assign celloutsig_0_17z = !(celloutsig_0_16z[2] ? celloutsig_0_6z : celloutsig_0_4z);
  assign celloutsig_1_14z = ~(celloutsig_1_10z ^ celloutsig_1_4z);
  assign celloutsig_1_15z = ~(celloutsig_1_11z ^ celloutsig_1_2z);
  reg [7:0] _10_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _10_ <= 8'h00;
    else _10_ <= in_data[93:86];
  assign { _01_[7:5], _00_, _01_[3:0] } = _10_;
  assign celloutsig_0_7z = { in_data[71:53], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, _01_[7:5], _00_, _01_[3:0], celloutsig_0_3z } > in_data[95:61];
  assign celloutsig_0_0z = in_data[70:66] <= in_data[33:29];
  assign celloutsig_0_4z = { in_data[28:27], _01_[7:5], _00_, _01_[3:0], _01_[7:5], _00_, _01_[3:0], celloutsig_0_0z } <= { in_data[78:61], celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[135:131], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } <= { in_data[112:104], celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[130:128], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z } && { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z } && { _00_, _01_[3:0], celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z } && { _01_[7:5], _00_ };
  assign celloutsig_0_18z = { in_data[28:19], celloutsig_0_8z } && { _01_[6:5], _00_, _01_[3:0], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_3z } && { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_11z = ! { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_19z = ! { celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_2z };
  assign celloutsig_0_11z = ! { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_1z = ! in_data[121:116];
  assign celloutsig_1_5z = ! { in_data[170:169], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_16z = in_data[62:57] % { 1'h1, in_data[55:51] };
  assign celloutsig_0_6z = _01_[3] & in_data[94];
  assign celloutsig_1_0z = in_data[117] & in_data[183];
  assign celloutsig_1_16z = ~^ in_data[153:141];
  assign celloutsig_0_10z = ~^ { _01_[3:1], celloutsig_0_2z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_2z = ~^ { _01_[6], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = ~^ { in_data[116:108], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_7z = in_data[111:108] >> in_data[159:156];
  assign _01_[4] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h1, celloutsig_0_24z };
endmodule
