Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Feb 21 21:45:29 2019
| Host         : TheShell running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file Keypad_Diver_timing_summary_routed.rpt -pb Keypad_Diver_timing_summary_routed.pb -rpx Keypad_Diver_timing_summary_routed.rpx -warn_on_violation
| Design       : Keypad_Diver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: DIV/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.781        0.000                      0                   36        0.271        0.000                      0                   36        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.781        0.000                      0                   36        0.271        0.000                      0                   36        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 2.025ns (42.812%)  route 2.705ns (57.188%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.136    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  DIV/count_reg[0]/Q
                         net (fo=3, routed)           0.648     6.239    DIV/count_reg[0]
    SLICE_X63Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  DIV/count_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    DIV/count_reg[0]_i_4_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  DIV/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.933    DIV/count_reg[0]_i_9_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  DIV/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    DIV/count_reg[0]_i_8_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.381 f  DIV/count_reg[0]_i_7/O[1]
                         net (fo=1, routed)           0.832     8.214    DIV/p_0_in[14]
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.303     8.517 r  DIV/count[0]_i_3/O
                         net (fo=2, routed)           0.437     8.953    DIV/count[0]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  DIV/count[0]_i_1/O
                         net (fo=16, routed)          0.789     9.866    DIV/data0
    SLICE_X62Y70         FDRE                                         r  DIV/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.498    14.839    DIV/CLK_0
    SLICE_X62Y70         FDRE                                         r  DIV/count_reg[10]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y70         FDRE (Setup_fdre_C_R)       -0.429    14.647    DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 2.025ns (42.812%)  route 2.705ns (57.188%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.136    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  DIV/count_reg[0]/Q
                         net (fo=3, routed)           0.648     6.239    DIV/count_reg[0]
    SLICE_X63Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  DIV/count_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    DIV/count_reg[0]_i_4_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  DIV/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.933    DIV/count_reg[0]_i_9_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  DIV/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    DIV/count_reg[0]_i_8_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.381 f  DIV/count_reg[0]_i_7/O[1]
                         net (fo=1, routed)           0.832     8.214    DIV/p_0_in[14]
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.303     8.517 r  DIV/count[0]_i_3/O
                         net (fo=2, routed)           0.437     8.953    DIV/count[0]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  DIV/count[0]_i_1/O
                         net (fo=16, routed)          0.789     9.866    DIV/data0
    SLICE_X62Y70         FDRE                                         r  DIV/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.498    14.839    DIV/CLK_0
    SLICE_X62Y70         FDRE                                         r  DIV/count_reg[11]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y70         FDRE (Setup_fdre_C_R)       -0.429    14.647    DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 2.025ns (42.812%)  route 2.705ns (57.188%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.136    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  DIV/count_reg[0]/Q
                         net (fo=3, routed)           0.648     6.239    DIV/count_reg[0]
    SLICE_X63Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  DIV/count_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    DIV/count_reg[0]_i_4_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  DIV/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.933    DIV/count_reg[0]_i_9_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  DIV/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    DIV/count_reg[0]_i_8_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.381 f  DIV/count_reg[0]_i_7/O[1]
                         net (fo=1, routed)           0.832     8.214    DIV/p_0_in[14]
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.303     8.517 r  DIV/count[0]_i_3/O
                         net (fo=2, routed)           0.437     8.953    DIV/count[0]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  DIV/count[0]_i_1/O
                         net (fo=16, routed)          0.789     9.866    DIV/data0
    SLICE_X62Y70         FDRE                                         r  DIV/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.498    14.839    DIV/CLK_0
    SLICE_X62Y70         FDRE                                         r  DIV/count_reg[8]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y70         FDRE (Setup_fdre_C_R)       -0.429    14.647    DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 2.025ns (42.812%)  route 2.705ns (57.188%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.136    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  DIV/count_reg[0]/Q
                         net (fo=3, routed)           0.648     6.239    DIV/count_reg[0]
    SLICE_X63Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  DIV/count_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    DIV/count_reg[0]_i_4_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  DIV/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.933    DIV/count_reg[0]_i_9_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  DIV/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    DIV/count_reg[0]_i_8_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.381 f  DIV/count_reg[0]_i_7/O[1]
                         net (fo=1, routed)           0.832     8.214    DIV/p_0_in[14]
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.303     8.517 r  DIV/count[0]_i_3/O
                         net (fo=2, routed)           0.437     8.953    DIV/count[0]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  DIV/count[0]_i_1/O
                         net (fo=16, routed)          0.789     9.866    DIV/data0
    SLICE_X62Y70         FDRE                                         r  DIV/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.498    14.839    DIV/CLK_0
    SLICE_X62Y70         FDRE                                         r  DIV/count_reg[9]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y70         FDRE (Setup_fdre_C_R)       -0.429    14.647    DIV/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 2.025ns (44.189%)  route 2.558ns (55.811%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.136    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  DIV/count_reg[0]/Q
                         net (fo=3, routed)           0.648     6.239    DIV/count_reg[0]
    SLICE_X63Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  DIV/count_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    DIV/count_reg[0]_i_4_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  DIV/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.933    DIV/count_reg[0]_i_9_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  DIV/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    DIV/count_reg[0]_i_8_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.381 f  DIV/count_reg[0]_i_7/O[1]
                         net (fo=1, routed)           0.832     8.214    DIV/p_0_in[14]
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.303     8.517 r  DIV/count[0]_i_3/O
                         net (fo=2, routed)           0.437     8.953    DIV/count[0]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  DIV/count[0]_i_1/O
                         net (fo=16, routed)          0.641     9.718    DIV/data0
    SLICE_X62Y71         FDRE                                         r  DIV/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.497    14.838    DIV/CLK_0
    SLICE_X62Y71         FDRE                                         r  DIV/count_reg[12]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.429    14.646    DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 2.025ns (44.189%)  route 2.558ns (55.811%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.136    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  DIV/count_reg[0]/Q
                         net (fo=3, routed)           0.648     6.239    DIV/count_reg[0]
    SLICE_X63Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  DIV/count_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    DIV/count_reg[0]_i_4_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  DIV/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.933    DIV/count_reg[0]_i_9_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  DIV/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    DIV/count_reg[0]_i_8_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.381 f  DIV/count_reg[0]_i_7/O[1]
                         net (fo=1, routed)           0.832     8.214    DIV/p_0_in[14]
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.303     8.517 r  DIV/count[0]_i_3/O
                         net (fo=2, routed)           0.437     8.953    DIV/count[0]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  DIV/count[0]_i_1/O
                         net (fo=16, routed)          0.641     9.718    DIV/data0
    SLICE_X62Y71         FDRE                                         r  DIV/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.497    14.838    DIV/CLK_0
    SLICE_X62Y71         FDRE                                         r  DIV/count_reg[13]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.429    14.646    DIV/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 2.025ns (44.189%)  route 2.558ns (55.811%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.136    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  DIV/count_reg[0]/Q
                         net (fo=3, routed)           0.648     6.239    DIV/count_reg[0]
    SLICE_X63Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  DIV/count_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    DIV/count_reg[0]_i_4_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  DIV/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.933    DIV/count_reg[0]_i_9_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  DIV/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    DIV/count_reg[0]_i_8_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.381 f  DIV/count_reg[0]_i_7/O[1]
                         net (fo=1, routed)           0.832     8.214    DIV/p_0_in[14]
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.303     8.517 r  DIV/count[0]_i_3/O
                         net (fo=2, routed)           0.437     8.953    DIV/count[0]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  DIV/count[0]_i_1/O
                         net (fo=16, routed)          0.641     9.718    DIV/data0
    SLICE_X62Y71         FDRE                                         r  DIV/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.497    14.838    DIV/CLK_0
    SLICE_X62Y71         FDRE                                         r  DIV/count_reg[14]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.429    14.646    DIV/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 2.025ns (44.189%)  route 2.558ns (55.811%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.136    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  DIV/count_reg[0]/Q
                         net (fo=3, routed)           0.648     6.239    DIV/count_reg[0]
    SLICE_X63Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  DIV/count_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    DIV/count_reg[0]_i_4_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  DIV/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.933    DIV/count_reg[0]_i_9_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  DIV/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    DIV/count_reg[0]_i_8_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.381 f  DIV/count_reg[0]_i_7/O[1]
                         net (fo=1, routed)           0.832     8.214    DIV/p_0_in[14]
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.303     8.517 r  DIV/count[0]_i_3/O
                         net (fo=2, routed)           0.437     8.953    DIV/count[0]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  DIV/count[0]_i_1/O
                         net (fo=16, routed)          0.641     9.718    DIV/data0
    SLICE_X62Y71         FDRE                                         r  DIV/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.497    14.838    DIV/CLK_0
    SLICE_X62Y71         FDRE                                         r  DIV/count_reg[15]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.429    14.646    DIV/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 2.025ns (45.544%)  route 2.421ns (54.456%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.136    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  DIV/count_reg[0]/Q
                         net (fo=3, routed)           0.648     6.239    DIV/count_reg[0]
    SLICE_X63Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  DIV/count_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    DIV/count_reg[0]_i_4_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  DIV/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.933    DIV/count_reg[0]_i_9_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  DIV/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    DIV/count_reg[0]_i_8_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.381 f  DIV/count_reg[0]_i_7/O[1]
                         net (fo=1, routed)           0.832     8.214    DIV/p_0_in[14]
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.303     8.517 r  DIV/count[0]_i_3/O
                         net (fo=2, routed)           0.437     8.953    DIV/count[0]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  DIV/count[0]_i_1/O
                         net (fo=16, routed)          0.505     9.582    DIV/data0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.499    14.840    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[0]/C
                         clock pessimism              0.296    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X62Y68         FDRE (Setup_fdre_C_R)       -0.429    14.672    DIV/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 2.025ns (45.544%)  route 2.421ns (54.456%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.136    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  DIV/count_reg[0]/Q
                         net (fo=3, routed)           0.648     6.239    DIV/count_reg[0]
    SLICE_X63Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  DIV/count_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    DIV/count_reg[0]_i_4_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  DIV/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.933    DIV/count_reg[0]_i_9_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  DIV/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.047    DIV/count_reg[0]_i_8_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.381 f  DIV/count_reg[0]_i_7/O[1]
                         net (fo=1, routed)           0.832     8.214    DIV/p_0_in[14]
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.303     8.517 r  DIV/count[0]_i_3/O
                         net (fo=2, routed)           0.437     8.953    DIV/count[0]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  DIV/count[0]_i_1/O
                         net (fo=16, routed)          0.505     9.582    DIV/data0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.499    14.840    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[1]/C
                         clock pessimism              0.296    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X62Y68         FDRE (Setup_fdre_C_R)       -0.429    14.672    DIV/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  5.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 INTR_FSM/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INTR_FSM/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.477%)  route 0.182ns (46.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    INTR_FSM/CLK
    SLICE_X64Y93         FDRE                                         r  INTR_FSM/FSM_sequential_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  INTR_FSM/FSM_sequential_PS_reg[2]/Q
                         net (fo=4, routed)           0.182     1.822    INTR_FSM/PS[2]
    SLICE_X64Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.867 r  INTR_FSM/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    INTR_FSM/NS[1]
    SLICE_X64Y93         FDRE                                         r  INTR_FSM/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.991    INTR_FSM/CLK
    SLICE_X64Y93         FDRE                                         r  INTR_FSM/FSM_sequential_PS_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.120     1.596    INTR_FSM/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 INTR_FSM/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INTR_FSM/FSM_sequential_PS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.935%)  route 0.186ns (47.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    INTR_FSM/CLK
    SLICE_X64Y93         FDRE                                         r  INTR_FSM/FSM_sequential_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  INTR_FSM/FSM_sequential_PS_reg[2]/Q
                         net (fo=4, routed)           0.186     1.826    INTR_FSM/PS[2]
    SLICE_X64Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  INTR_FSM/FSM_sequential_PS[2]_i_1/O
                         net (fo=1, routed)           0.000     1.871    INTR_FSM/NS[2]
    SLICE_X64Y93         FDRE                                         r  INTR_FSM/FSM_sequential_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.991    INTR_FSM/CLK
    SLICE_X64Y93         FDRE                                         r  INTR_FSM/FSM_sequential_PS_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.121     1.597    INTR_FSM/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 DIV/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    DIV/CLK_0
    SLICE_X62Y71         FDRE                                         r  DIV/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  DIV/count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.740    DIV/count_reg[14]
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  DIV/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    DIV/count_reg[12]_i_1_n_5
    SLICE_X62Y71         FDRE                                         r  DIV/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.979    DIV/CLK_0
    SLICE_X62Y71         FDRE                                         r  DIV/count_reg[14]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.105     1.571    DIV/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  DIV/count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.743    DIV/count_reg[2]
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  DIV/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.854    DIV/count_reg[0]_i_2_n_5
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.982    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.105     1.574    DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    DIV/CLK_0
    SLICE_X62Y69         FDRE                                         r  DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DIV/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.742    DIV/count_reg[6]
    SLICE_X62Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  DIV/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    DIV/count_reg[4]_i_1_n_5
    SLICE_X62Y69         FDRE                                         r  DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.981    DIV/CLK_0
    SLICE_X62Y69         FDRE                                         r  DIV/count_reg[6]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y69         FDRE (Hold_fdre_C_D)         0.105     1.573    DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.467    DIV/CLK_0
    SLICE_X62Y70         FDRE                                         r  DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  DIV/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.741    DIV/count_reg[10]
    SLICE_X62Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    DIV/count_reg[8]_i_1_n_5
    SLICE_X62Y70         FDRE                                         r  DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.852     1.980    DIV/CLK_0
    SLICE_X62Y70         FDRE                                         r  DIV/count_reg[10]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X62Y70         FDRE (Hold_fdre_C_D)         0.105     1.572    DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DIV/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.141%)  route 0.192ns (47.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    DIV/CLK_0
    SLICE_X64Y69         FDRE                                         r  DIV/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  DIV/sclk_reg/Q
                         net (fo=7, routed)           0.192     1.824    DIV/CLK
    SLICE_X64Y69         LUT4 (Prop_lut4_I3_O)        0.045     1.869 r  DIV/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.869    DIV/sclk_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  DIV/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.981    DIV/CLK_0
    SLICE_X64Y69         FDRE                                         r  DIV/sclk_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.120     1.588    DIV/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 DIV/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    DIV/CLK_0
    SLICE_X62Y71         FDRE                                         r  DIV/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  DIV/count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.740    DIV/count_reg[14]
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  DIV/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    DIV/count_reg[12]_i_1_n_4
    SLICE_X62Y71         FDRE                                         r  DIV/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.979    DIV/CLK_0
    SLICE_X62Y71         FDRE                                         r  DIV/count_reg[15]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.105     1.571    DIV/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  DIV/count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.743    DIV/count_reg[2]
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.887 r  DIV/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.887    DIV/count_reg[0]_i_2_n_4
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.982    DIV/CLK_0
    SLICE_X62Y68         FDRE                                         r  DIV/count_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.105     1.574    DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    DIV/CLK_0
    SLICE_X62Y69         FDRE                                         r  DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DIV/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.742    DIV/count_reg[6]
    SLICE_X62Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.886 r  DIV/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    DIV/count_reg[4]_i_1_n_4
    SLICE_X62Y69         FDRE                                         r  DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.981    DIV/CLK_0
    SLICE_X62Y69         FDRE                                         r  DIV/count_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y69         FDRE (Hold_fdre_C_D)         0.105     1.573    DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   DIV/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y70   DIV/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y70   DIV/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y71   DIV/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y71   DIV/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y71   DIV/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y71   DIV/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   DIV/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   DIV/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y71   DIV/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y71   DIV/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y71   DIV/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y71   DIV/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   DIV/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   DIV/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70   DIV/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70   DIV/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70   DIV/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70   DIV/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   DIV/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70   DIV/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70   DIV/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   DIV/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   DIV/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   DIV/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   DIV/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   DIV/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   DIV/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   DIV/count_reg[7]/C



