```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out
);

    // Simplified logic function derived from the K-map
    // The simplified Sum-of-Products (SOP) expression is:
    // out = c'd' + ab + cd

    // Implementing the logic function
    assign out = (~c & ~d) | (a & b) | (c & d);

endmodule
```