{"vcs1":{"timestamp_begin":1739192762.658516834, "rt":0.26, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1739192763.000469800, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1739192763.328968445, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739192762.428980325}
{"VCS_COMP_START_TIME": 1739192762.428980325}
{"VCS_COMP_END_TIME": 1739192763.543056507}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150360}}
