<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>foc_frontend</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>78</Average-caseLatency>
            <Worst-caseLatency>209</Worst-caseLatency>
            <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.780 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.090 us</Worst-caseRealTimeLatency>
            <Interval-min>5</Interval-min>
            <Interval-max>210</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>21</BRAM_18K>
            <DSP>241</DSP>
            <FF>24484</FF>
            <LUT>35124</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_r_AWVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WSTRB</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>foc_frontend</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>foc_frontend</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>foc_frontend</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_TDATA</name>
            <Object>A_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>80</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_TVALID</name>
            <Object>A_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_TREADY</name>
            <Object>A_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_TLAST</name>
            <Object>A_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_TKEEP</name>
            <Object>A_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_TSTRB</name>
            <Object>A_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TDATA</name>
            <Object>B_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TVALID</name>
            <Object>B_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TREADY</name>
            <Object>B_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TLAST</name>
            <Object>B_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TKEEP</name>
            <Object>B_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_TSTRB</name>
            <Object>B_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_TDATA</name>
            <Object>C_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_TVALID</name>
            <Object>C_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_TREADY</name>
            <Object>C_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_TLAST</name>
            <Object>C_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_TKEEP</name>
            <Object>C_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_TSTRB</name>
            <Object>C_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>foc_frontend</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_calibration_fu_176</InstName>
                    <ModuleName>calibration</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>176</ID>
                </Instance>
                <Instance>
                    <InstName>grp_torque_foc_fu_188</InstName>
                    <ModuleName>torque_foc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>188</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_low_pass_filter_float_s_fu_431</InstName>
                            <ModuleName>low_pass_filter_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>431</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1_fu_60</InstName>
                                    <ModuleName>low_pass_filter_float_Pipeline_VITIS_LOOP_29_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>add_ln29_fu_66_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>faddfsub_32ns_32ns_32_4_full_dsp_1_U2 faddfsub_32ns_32ns_32_4_full_dsp_1_U2 fmul_32ns_32ns_32_3_max_dsp_1_U5 fmul_32ns_32ns_32_3_max_dsp_1_U5 fmul_32ns_32ns_32_3_max_dsp_1_U6 fadd_32ns_32ns_32_4_full_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U8 fadd_32ns_32ns_32_4_full_dsp_1_U4 fmul_32ns_32ns_32_3_max_dsp_1_U5 fmul_32ns_32ns_32_3_max_dsp_1_U6 faddfsub_32ns_32ns_32_4_full_dsp_1_U2 fmul_32ns_32ns_32_3_max_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U8 fadd_32ns_32ns_32_4_full_dsp_1_U3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_clarke_direct_float_s_fu_450</InstName>
                            <ModuleName>clarke_direct_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>450</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U22 fadd_32ns_32ns_32_4_full_dsp_1_U21 fmul_32ns_32ns_32_3_max_dsp_1_U22 sub_ln12_fu_202_p2 sub_ln21_fu_220_p2 sub_ln12_5_fu_247_p2 sub_ln25_fu_265_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_park_direct_float_s_fu_456</InstName>
                            <ModuleName>park_direct_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>456</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U35 fmul_32ns_32ns_32_3_max_dsp_1_U36 fmul_32ns_32ns_32_3_max_dsp_1_U37 fmul_32ns_32ns_32_3_max_dsp_1_U38 fadd_32ns_32ns_32_4_full_dsp_1_U33 fsub_32ns_32ns_32_4_full_dsp_1_U34 sub_ln12_fu_254_p2 sub_ln31_fu_272_p2 sub_ln12_2_fu_299_p2 sub_ln35_fu_317_p2 sine_d_U cosine_d_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_PI_control_float_s_fu_467</InstName>
                            <ModuleName>PI_control_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>467</ID>
                            <BindInstances>faddfsub_32ns_32ns_32_4_full_dsp_1_U51 faddfsub_32ns_32ns_32_4_full_dsp_1_U51 fmul_32ns_32ns_32_3_max_dsp_1_U52 fmul_32ns_32ns_32_3_max_dsp_1_U53 faddfsub_32ns_32ns_32_4_full_dsp_1_U51 sub_ln12_fu_164_p2 sub_ln37_fu_182_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_PI_control_float_s_fu_478</InstName>
                            <ModuleName>PI_control_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>478</ID>
                            <BindInstances>faddfsub_32ns_32ns_32_4_full_dsp_1_U51 faddfsub_32ns_32ns_32_4_full_dsp_1_U51 fmul_32ns_32ns_32_3_max_dsp_1_U52 fmul_32ns_32ns_32_3_max_dsp_1_U53 faddfsub_32ns_32ns_32_4_full_dsp_1_U51 sub_ln12_fu_164_p2 sub_ln37_fu_182_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_decoupling_float_s_fu_490</InstName>
                            <ModuleName>decoupling_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>490</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U64 fmul_32ns_32ns_32_3_max_dsp_1_U64 fadd_32ns_32ns_32_4_full_dsp_1_U62 fmul_32ns_32ns_32_3_max_dsp_1_U64 fadd_32ns_32ns_32_4_full_dsp_1_U62 fmul_32ns_32ns_32_3_max_dsp_1_U65 fsub_32ns_32ns_32_4_full_dsp_1_U63</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_park_inverse_float_s_fu_499</InstName>
                            <ModuleName>park_inverse_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>499</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U73 fmul_32ns_32ns_32_3_max_dsp_1_U74 fmul_32ns_32ns_32_3_max_dsp_1_U75 fmul_32ns_32ns_32_3_max_dsp_1_U76 fsub_32ns_32ns_32_4_full_dsp_1_U71 fadd_32ns_32ns_32_4_full_dsp_1_U72 sub_ln12_fu_254_p2 sub_ln31_fu_272_p2 sub_ln12_1_fu_299_p2 sub_ln35_fu_317_p2 sine_i_U cosine_i_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_clarke_inverse_float_s_fu_510</InstName>
                            <ModuleName>clarke_inverse_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>510</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U88 fsub_32ns_32ns_32_4_full_dsp_1_U86 fmul_32ns_32ns_32_3_max_dsp_1_U88 fsub_32ns_32ns_32_4_full_dsp_1_U87 fmul_32ns_32ns_32_3_max_dsp_1_U89 sub_ln12_fu_179_p2 sub_ln24_fu_197_p2 sub_ln12_3_fu_332_p2 sub_ln28_fu_350_p2 sub_ln12_4_fu_377_p2 sub_ln32_fu_395_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SVPWM_float_s_fu_516</InstName>
                            <ModuleName>SVPWM_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>516</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U101 fadd_32ns_32ns_32_4_full_dsp_1_U98 add_ln344_fu_312_p2 sub_ln1364_fu_326_p2 result_V_41_fu_394_p2 fadd_32ns_32ns_32_4_full_dsp_1_U99 add_ln344_8_fu_451_p2 sub_ln1364_7_fu_465_p2 result_V_44_fu_533_p2 fadd_32ns_32ns_32_4_full_dsp_1_U100 add_ln344_9_fu_590_p2 sub_ln1364_8_fu_604_p2 result_V_47_fu_672_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fsub_32ns_32ns_32_4_full_dsp_1_U106 add_ln344_fu_801_p2 sub_ln1364_fu_815_p2 result_V_2_fu_883_p2 add_ln283_fu_905_p2 add_ln284_fu_925_p2 add_ln344_1_fu_1022_p2 sub_ln1364_1_fu_1036_p2 result_V_5_fu_1104_p2 add_ln344_2_fu_1134_p2 sub_ln1364_2_fu_1148_p2 result_V_10_fu_1215_p2 add_ln344_3_fu_654_p2 sub_ln1364_3_fu_668_p2 result_V_12_fu_736_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_manual_control_fu_244</InstName>
                    <ModuleName>manual_control</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>244</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_park_inverse_float_s_fu_302</InstName>
                            <ModuleName>park_inverse_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>302</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U73 fmul_32ns_32ns_32_3_max_dsp_1_U74 fmul_32ns_32ns_32_3_max_dsp_1_U75 fmul_32ns_32ns_32_3_max_dsp_1_U76 fsub_32ns_32ns_32_4_full_dsp_1_U71 fadd_32ns_32ns_32_4_full_dsp_1_U72 sub_ln12_fu_254_p2 sub_ln31_fu_272_p2 sub_ln12_1_fu_299_p2 sub_ln35_fu_317_p2 sine_i_U cosine_i_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_clarke_inverse_float_s_fu_313</InstName>
                            <ModuleName>clarke_inverse_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>313</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U88 fsub_32ns_32ns_32_4_full_dsp_1_U86 fmul_32ns_32ns_32_3_max_dsp_1_U88 fsub_32ns_32ns_32_4_full_dsp_1_U87 fmul_32ns_32ns_32_3_max_dsp_1_U89 sub_ln12_fu_179_p2 sub_ln24_fu_197_p2 sub_ln12_3_fu_332_p2 sub_ln28_fu_350_p2 sub_ln12_4_fu_377_p2 sub_ln32_fu_395_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SVPWM_float_s_fu_319</InstName>
                            <ModuleName>SVPWM_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>319</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U101 fadd_32ns_32ns_32_4_full_dsp_1_U98 add_ln344_fu_312_p2 sub_ln1364_fu_326_p2 result_V_41_fu_394_p2 fadd_32ns_32ns_32_4_full_dsp_1_U99 add_ln344_8_fu_451_p2 sub_ln1364_7_fu_465_p2 result_V_44_fu_533_p2 fadd_32ns_32ns_32_4_full_dsp_1_U100 add_ln344_9_fu_590_p2 sub_ln1364_8_fu_604_p2 result_V_47_fu_672_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fsub_32ns_32ns_32_4_full_dsp_1_U130 add_ln344_fu_610_p2 sub_ln1364_fu_624_p2 result_V_18_fu_692_p2 add_ln42_fu_714_p2 add_ln43_fu_750_p2 add_ln344_4_fu_442_p2 sub_ln1364_1_fu_456_p2 result_V_21_fu_524_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_foc_fu_272</InstName>
                    <ModuleName>foc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>272</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_low_pass_filter_float_s_fu_437</InstName>
                            <ModuleName>low_pass_filter_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>437</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1_fu_60</InstName>
                                    <ModuleName>low_pass_filter_float_Pipeline_VITIS_LOOP_29_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>add_ln29_fu_66_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>faddfsub_32ns_32ns_32_4_full_dsp_1_U2 faddfsub_32ns_32ns_32_4_full_dsp_1_U2 fmul_32ns_32ns_32_3_max_dsp_1_U5 fmul_32ns_32ns_32_3_max_dsp_1_U5 fmul_32ns_32ns_32_3_max_dsp_1_U6 fadd_32ns_32ns_32_4_full_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U8 fadd_32ns_32ns_32_4_full_dsp_1_U4 fmul_32ns_32ns_32_3_max_dsp_1_U5 fmul_32ns_32ns_32_3_max_dsp_1_U6 faddfsub_32ns_32ns_32_4_full_dsp_1_U2 fmul_32ns_32ns_32_3_max_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U8 fadd_32ns_32ns_32_4_full_dsp_1_U3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_clarke_direct_float_s_fu_456</InstName>
                            <ModuleName>clarke_direct_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>456</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U22 fadd_32ns_32ns_32_4_full_dsp_1_U21 fmul_32ns_32ns_32_3_max_dsp_1_U22 sub_ln12_fu_202_p2 sub_ln21_fu_220_p2 sub_ln12_5_fu_247_p2 sub_ln25_fu_265_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_PI_control_float_s_fu_462</InstName>
                            <ModuleName>PI_control_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>462</ID>
                            <BindInstances>faddfsub_32ns_32ns_32_4_full_dsp_1_U51 faddfsub_32ns_32ns_32_4_full_dsp_1_U51 fmul_32ns_32ns_32_3_max_dsp_1_U52 fmul_32ns_32ns_32_3_max_dsp_1_U53 faddfsub_32ns_32ns_32_4_full_dsp_1_U51 sub_ln12_fu_164_p2 sub_ln37_fu_182_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_park_direct_float_s_fu_487</InstName>
                            <ModuleName>park_direct_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>487</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U35 fmul_32ns_32ns_32_3_max_dsp_1_U36 fmul_32ns_32ns_32_3_max_dsp_1_U37 fmul_32ns_32ns_32_3_max_dsp_1_U38 fadd_32ns_32ns_32_4_full_dsp_1_U33 fsub_32ns_32ns_32_4_full_dsp_1_U34 sub_ln12_fu_254_p2 sub_ln31_fu_272_p2 sub_ln12_2_fu_299_p2 sub_ln35_fu_317_p2 sine_d_U cosine_d_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_PI_control_float_s_fu_475</InstName>
                            <ModuleName>PI_control_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>475</ID>
                            <BindInstances>faddfsub_32ns_32ns_32_4_full_dsp_1_U51 faddfsub_32ns_32ns_32_4_full_dsp_1_U51 fmul_32ns_32ns_32_3_max_dsp_1_U52 fmul_32ns_32ns_32_3_max_dsp_1_U53 faddfsub_32ns_32ns_32_4_full_dsp_1_U51 sub_ln12_fu_164_p2 sub_ln37_fu_182_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_decoupling_float_s_fu_498</InstName>
                            <ModuleName>decoupling_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>498</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U64 fmul_32ns_32ns_32_3_max_dsp_1_U64 fadd_32ns_32ns_32_4_full_dsp_1_U62 fmul_32ns_32ns_32_3_max_dsp_1_U64 fadd_32ns_32ns_32_4_full_dsp_1_U62 fmul_32ns_32ns_32_3_max_dsp_1_U65 fsub_32ns_32ns_32_4_full_dsp_1_U63</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_park_inverse_float_s_fu_507</InstName>
                            <ModuleName>park_inverse_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U73 fmul_32ns_32ns_32_3_max_dsp_1_U74 fmul_32ns_32ns_32_3_max_dsp_1_U75 fmul_32ns_32ns_32_3_max_dsp_1_U76 fsub_32ns_32ns_32_4_full_dsp_1_U71 fadd_32ns_32ns_32_4_full_dsp_1_U72 sub_ln12_fu_254_p2 sub_ln31_fu_272_p2 sub_ln12_1_fu_299_p2 sub_ln35_fu_317_p2 sine_i_U cosine_i_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_clarke_inverse_float_s_fu_518</InstName>
                            <ModuleName>clarke_inverse_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>518</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U88 fsub_32ns_32ns_32_4_full_dsp_1_U86 fmul_32ns_32ns_32_3_max_dsp_1_U88 fsub_32ns_32ns_32_4_full_dsp_1_U87 fmul_32ns_32ns_32_3_max_dsp_1_U89 sub_ln12_fu_179_p2 sub_ln24_fu_197_p2 sub_ln12_3_fu_332_p2 sub_ln28_fu_350_p2 sub_ln12_4_fu_377_p2 sub_ln32_fu_395_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SVPWM_float_s_fu_524</InstName>
                            <ModuleName>SVPWM_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>524</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U101 fadd_32ns_32ns_32_4_full_dsp_1_U98 add_ln344_fu_312_p2 sub_ln1364_fu_326_p2 result_V_41_fu_394_p2 fadd_32ns_32ns_32_4_full_dsp_1_U99 add_ln344_8_fu_451_p2 sub_ln1364_7_fu_465_p2 result_V_44_fu_533_p2 fadd_32ns_32ns_32_4_full_dsp_1_U100 add_ln344_9_fu_590_p2 sub_ln1364_8_fu_604_p2 result_V_47_fu_672_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fsub_32ns_32ns_32_4_full_dsp_1_U143 add_ln344_fu_830_p2 sub_ln1364_fu_844_p2 result_V_28_fu_912_p2 add_ln128_fu_934_p2 add_ln129_fu_954_p2 add_ln344_5_fu_1051_p2 sub_ln1364_4_fu_1065_p2 result_V_32_fu_1133_p2 add_ln344_6_fu_1163_p2 sub_ln1364_5_fu_1177_p2 result_V_35_fu_1244_p2 add_ln344_7_fu_668_p2 sub_ln1364_6_fu_682_p2 result_V_37_fu_750_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln344_fu_370_p2 sub_ln1364_fu_384_p2 result_V_24_fu_452_p2 buffer_velocity_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>low_pass_filter_float_Pipeline_VITIS_LOOP_29_1</Name>
            <Loops>
                <VITIS_LOOP_29_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>64</Best-caseLatency>
                    <Average-caseLatency>64</Average-caseLatency>
                    <Worst-caseLatency>64</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>64</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1>
                        <Name>VITIS_LOOP_29_1</Name>
                        <TripCount>31</TripCount>
                        <Latency>62</Latency>
                        <AbsoluteTimeLatency>0.620 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_29_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_66_p2" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:29" URAM="0" VARIABLE="add_ln29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>low_pass_filter_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>77</Best-caseLatency>
                    <Average-caseLatency>77</Average-caseLatency>
                    <Worst-caseLatency>77</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>77</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1573</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1615</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:26" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:27" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U5" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:35" URAM="0" VARIABLE="vel_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U5" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:46" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U6" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:46" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U3" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:46" URAM="0" VARIABLE="Y1a"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U7" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:47" URAM="0" VARIABLE="mul6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U8" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:47" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:47" URAM="0" VARIABLE="Y1b"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U5" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:57" URAM="0" VARIABLE="mul9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U6" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:57" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:57" URAM="0" VARIABLE="Y2a"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U7" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:58" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U8" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:58" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U3" SOURCE="foc-rewrite/apc/src/FOC/../filter/filter.hpp:58" URAM="0" VARIABLE="Y2b"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clarke_direct_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>507</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U22" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U21" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17" URAM="0" VARIABLE="Ib_temp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U22" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:18" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_fu_202_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12" URAM="0" VARIABLE="sub_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_220_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21" URAM="0" VARIABLE="sub_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_5_fu_247_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12" URAM="0" VARIABLE="sub_ln12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_fu_265_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25" URAM="0" VARIABLE="sub_ln25"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>park_direct_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1309</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1321</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U35" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:22" URAM="0" VARIABLE="Ialpha_cos"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:23" URAM="0" VARIABLE="Ialpha_sin"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U37" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:24" URAM="0" VARIABLE="Ibeta_cos"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U38" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:25" URAM="0" VARIABLE="Ibeta_sin"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U33" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:27" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U34" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:28" URAM="0" VARIABLE="dc_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_fu_254_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12" URAM="0" VARIABLE="sub_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln31_fu_272_p2" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:31" URAM="0" VARIABLE="sub_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_2_fu_299_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12" URAM="0" VARIABLE="sub_ln12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_fu_317_p2" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:35" URAM="0" VARIABLE="sub_ln35"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sine_d_U" SOURCE="" URAM="0" VARIABLE="sine_d"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cosine_d_U" SOURCE="" URAM="0" VARIABLE="cosine_d"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PI_control_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>668</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>786</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U51" SOURCE="foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:21" URAM="0" VARIABLE="err"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U51" SOURCE="foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:22" URAM="0" VARIABLE="ierr_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U52" SOURCE="foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U53" SOURCE="foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U51" SOURCE="foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24" URAM="0" VARIABLE="control_law"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_fu_164_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12" URAM="0" VARIABLE="sub_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_fu_182_p2" SOURCE="foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37" URAM="0" VARIABLE="sub_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>decoupling_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>13</Average-caseLatency>
                    <Worst-caseLatency>13</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>884</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>829</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U64" SOURCE="foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U64" SOURCE="foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U62" SOURCE="foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20" URAM="0" VARIABLE="Flux_decoup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U64" SOURCE="foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U62" SOURCE="foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21" URAM="0" VARIABLE="add3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U65" SOURCE="foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21" URAM="0" VARIABLE="Torque_decoup"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>park_inverse_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1309</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1321</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U73" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:22" URAM="0" VARIABLE="Vd_cos"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U74" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:23" URAM="0" VARIABLE="Vd_sin"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U75" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:24" URAM="0" VARIABLE="Vq_cos"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U76" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:25" URAM="0" VARIABLE="Vq_sin"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U71" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:27" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U72" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:28" URAM="0" VARIABLE="dc_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_fu_254_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12" URAM="0" VARIABLE="sub_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln31_fu_272_p2" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31" URAM="0" VARIABLE="sub_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_1_fu_299_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12" URAM="0" VARIABLE="sub_ln12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_fu_317_p2" SOURCE="foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:35" URAM="0" VARIABLE="sub_ln35"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sine_i_U" SOURCE="" URAM="0" VARIABLE="sine_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cosine_i_U" SOURCE="" URAM="0" VARIABLE="cosine_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clarke_inverse_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>994</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1291</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U88" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:19" URAM="0" VARIABLE="Vbeta_temp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U86" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U88" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U87" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21" URAM="0" VARIABLE="sub3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U89" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21" URAM="0" VARIABLE="dc_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_fu_179_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12" URAM="0" VARIABLE="sub_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln24_fu_197_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24" URAM="0" VARIABLE="sub_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_3_fu_332_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12" URAM="0" VARIABLE="sub_ln12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln28_fu_350_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28" URAM="0" VARIABLE="sub_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_4_fu_377_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12" URAM="0" VARIABLE="sub_ln12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln32_fu_395_p2" SOURCE="foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32" URAM="0" VARIABLE="sub_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SVPWM_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1012</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2399</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U101" SOURCE="foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:17" URAM="0" VARIABLE="offset"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U98" SOURCE="foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:19" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_312_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_fu_326_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_41_fu_394_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U99" SOURCE="foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:24" URAM="0" VARIABLE="dc_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_8_fu_451_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_7_fu_465_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_44_fu_533_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U100" SOURCE="foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:29" URAM="0" VARIABLE="dc_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_9_fu_590_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_8_fu_604_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_47_fu_672_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>torque_foc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>200</Best-caseLatency>
                    <Average-caseLatency>200</Average-caseLatency>
                    <Worst-caseLatency>200</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>200</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>102</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>10041</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>13631</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U106" SOURCE="foc-rewrite/apc/src/FOC/foc.cpp:281" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_801_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_fu_815_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_2_fu_883_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln283_fu_905_p2" SOURCE="foc-rewrite/apc/src/FOC/foc.cpp:283" URAM="0" VARIABLE="add_ln283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln284_fu_925_p2" SOURCE="foc-rewrite/apc/src/FOC/foc.cpp:284" URAM="0" VARIABLE="add_ln284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_1_fu_1022_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_1_fu_1036_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_5_fu_1104_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_2_fu_1134_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_2_fu_1148_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_10_fu_1215_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_3_fu_654_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_3_fu_668_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_12_fu_736_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>manual_control</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>51</Best-caseLatency>
                    <Average-caseLatency>51</Average-caseLatency>
                    <Worst-caseLatency>51</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>51</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>37</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>4000</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6437</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U130" SOURCE="foc-rewrite/apc/src/FOC/foc.cpp:40" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_610_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_fu_624_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_18_fu_692_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_714_p2" SOURCE="foc-rewrite/apc/src/FOC/foc.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_750_p2" SOURCE="foc-rewrite/apc/src/FOC/foc.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_4_fu_442_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_1_fu_456_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_21_fu_524_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>foc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>205</Best-caseLatency>
                    <Average-caseLatency>205</Average-caseLatency>
                    <Worst-caseLatency>205</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>205</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>102</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>10041</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>13703</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U143" SOURCE="foc-rewrite/apc/src/FOC/foc.cpp:126" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_830_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_fu_844_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_28_fu_912_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_934_p2" SOURCE="foc-rewrite/apc/src/FOC/foc.cpp:128" URAM="0" VARIABLE="add_ln128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_954_p2" SOURCE="foc-rewrite/apc/src/FOC/foc.cpp:129" URAM="0" VARIABLE="add_ln129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_5_fu_1051_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_4_fu_1065_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_32_fu_1133_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_6_fu_1163_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_5_fu_1177_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_35_fu_1244_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_7_fu_668_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_6_fu_682_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_37_fu_750_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>calibration</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>25</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>foc_frontend</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>78</Average-caseLatency>
                    <Worst-caseLatency>209</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.780 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.090 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 210</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>21</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>241</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>13</UTIL_DSP>
                    <FF>24484</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>35124</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_370_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_fu_384_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_24_fu_452_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buffer_velocity_U" SOURCE="" URAM="0" VARIABLE="buffer_velocity"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="/home/mklab/workspace/foc/foc-rewrite" vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;80&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="A" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;64&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="B" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;64&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="C" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="control" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control_r" name="control" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="logger" index="4" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control_r" name="logger" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control_r" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_r_" paramPrefix="C_S_AXI_CONTROL_R_">
            <ports>
                <port>s_axi_control_r_ARADDR</port>
                <port>s_axi_control_r_ARREADY</port>
                <port>s_axi_control_r_ARVALID</port>
                <port>s_axi_control_r_AWADDR</port>
                <port>s_axi_control_r_AWREADY</port>
                <port>s_axi_control_r_AWVALID</port>
                <port>s_axi_control_r_BREADY</port>
                <port>s_axi_control_r_BRESP</port>
                <port>s_axi_control_r_BVALID</port>
                <port>s_axi_control_r_RDATA</port>
                <port>s_axi_control_r_RREADY</port>
                <port>s_axi_control_r_RRESP</port>
                <port>s_axi_control_r_RVALID</port>
                <port>s_axi_control_r_WDATA</port>
                <port>s_axi_control_r_WREADY</port>
                <port>s_axi_control_r_WSTRB</port>
                <port>s_axi_control_r_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="control" offset="64" range="32"/>
                <memorie memorieName="logger" offset="128" range="128"/>
            </memories>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="control"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="logger"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control_r:A:B:C</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="80" portPrefix="A_">
            <ports>
                <port>A_TDATA</port>
                <port>A_TKEEP</port>
                <port>A_TLAST</port>
                <port>A_TREADY</port>
                <port>A_TSTRB</port>
                <port>A_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B" type="axi4stream" busTypeName="axis" mode="master" dataWidth="64" portPrefix="B_">
            <ports>
                <port>B_TDATA</port>
                <port>B_TKEEP</port>
                <port>B_TLAST</port>
                <port>B_TREADY</port>
                <port>B_TSTRB</port>
                <port>B_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C" type="axi4stream" busTypeName="axis" mode="master" dataWidth="64" portPrefix="C_">
            <ports>
                <port>C_TDATA</port>
                <port>C_TKEEP</port>
                <port>C_TLAST</port>
                <port>C_TREADY</port>
                <port>C_TSTRB</port>
                <port>C_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control_r">32, 8, 64, 0</column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="8">Interface, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="A">both, 80, 10, 1, 1, 10, 1</column>
                    <column name="B">both, 64, 8, 1, 1, 8, 1</column>
                    <column name="C">both, 64, 8, 1, 1, 8, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, stream&lt;hls::axis&lt;ap_int&lt;80&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="B">out, stream&lt;hls::axis&lt;ap_int&lt;64&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="C">out, stream&lt;hls::axis&lt;ap_int&lt;64&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="control">in, float*</column>
                    <column name="logger">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="A">A, interface, </column>
                    <column name="B">B, interface, </column>
                    <column name="C">C, interface, </column>
                    <column name="control">s_axi_control_r, memory, name=control offset=64 range=32</column>
                    <column name="logger">s_axi_control_r, memory, name=logger offset=128 range=128</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:12" status="valid" parentFunction="clarke_inverse" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:9" status="valid" parentFunction="clarke_direct" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:14" status="valid" parentFunction="decoupling" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/FOC/../filter/filter.hpp:16" status="valid" parentFunction="low_pass_filter" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="foc-rewrite/apc/src/FOC/../filter/filter.hpp:30" status="valid" parentFunction="low_pass_filter" variable="" isDirective="0" options="II=3"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:11" status="valid" parentFunction="park_direct" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:11" status="valid" parentFunction="park_inverse" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:10" status="valid" parentFunction="pi_control" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:8" status="valid" parentFunction="svpwm" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/FOC/foc.cpp:5" status="valid" parentFunction="calibration" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/FOC/foc.cpp:15" status="valid" parentFunction="manual_control" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/FOC/foc.cpp:90" status="valid" parentFunction="foc" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/FOC/foc.cpp:246" status="valid" parentFunction="torque_foc" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/front/../FOC/../clarke_transform/clark_inverse.hpp:12" status="valid" parentFunction="clarke_inverse" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/front/../FOC/../clarke_transform/clarke_direct.hpp:9" status="valid" parentFunction="clarke_direct" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/front/../FOC/../decoupling/decoupling.hpp:14" status="valid" parentFunction="decoupling" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/front/../FOC/../filter/filter.hpp:16" status="valid" parentFunction="low_pass_filter" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="foc-rewrite/apc/src/front/../FOC/../filter/filter.hpp:30" status="valid" parentFunction="low_pass_filter" variable="" isDirective="0" options="II=3"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/front/../FOC/../park_transform/park_direct.hpp:11" status="valid" parentFunction="park_direct" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/front/../FOC/../park_transform/park_inverse.hpp:11" status="valid" parentFunction="park_inverse" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/front/../FOC/../PI_control/PI_control.hpp:10" status="valid" parentFunction="pi_control" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="foc-rewrite/apc/src/front/../FOC/../SVPWM/svpwm.h:8" status="valid" parentFunction="svpwm" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="foc-rewrite/apc/src/front/frontend.cpp:5" status="valid" parentFunction="foc_frontend" variable="A" isDirective="0" options="mode=axis port=A"/>
        <Pragma type="interface" location="foc-rewrite/apc/src/front/frontend.cpp:6" status="valid" parentFunction="foc_frontend" variable="B" isDirective="0" options="mode=axis port=B"/>
        <Pragma type="interface" location="foc-rewrite/apc/src/front/frontend.cpp:7" status="valid" parentFunction="foc_frontend" variable="C" isDirective="0" options="mode=axis port=C"/>
        <Pragma type="interface" location="foc-rewrite/apc/src/front/frontend.cpp:8" status="valid" parentFunction="foc_frontend" variable="control" isDirective="0" options="mode=s_axilite port=control offset=64"/>
        <Pragma type="interface" location="foc-rewrite/apc/src/front/frontend.cpp:9" status="valid" parentFunction="foc_frontend" variable="logger" isDirective="0" options="mode=s_axilite port=logger offset=128"/>
        <Pragma type="interface" location="foc-rewrite/apc/src/front/frontend.cpp:11" status="valid" parentFunction="foc_frontend" variable="return" isDirective="0" options="mode=ap_ctrl_none port=return"/>
    </PragmaReport>
</profile>

