INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/x7seg/x7seg.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/x7seg/x7seg.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/x7seg/x7seg.srcs/sources_1/new/scroll_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scroll_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/x7seg/x7seg.srcs/sources_1/new/shift_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/x7seg/x7seg.srcs/sources_1/new/x7seg_msg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_msg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/x7seg/x7seg.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
