# Tiny Tapeout project information
project:
  title:        "Idli (16b Processor)"  # Project title
  author:       "Matt Woodhouse"        # Your name
  discord:      "theultimat"            # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A simple 16b processor designed for use with an SQI memory."      # One line description of what your project does
  language:     "SystemVerilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_theultimat_idli_top"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_theultimat_idli_top.v"
    - "idli_core_m.v"
    - "idli_io_reg_m.v"
    - "idli_ctrl_m.v"
    - "idli_decode_m.v"
    - "idli_sqi_ctrl_m.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "i_dout_acp"
  ui[1]: ""
  ui[2]: "i_din_vld"
  ui[3]: ""
  ui[4]: "i_din0"
  ui[5]: "i_din1"
  ui[6]: "i_din2"
  ui[7]: "i_din3"

  # Outputs
  uo[0]: "o_din_acp"
  uo[1]: ""
  uo[2]: "o_dout_vld"
  uo[3]: ""
  uo[4]: "o_dout0"
  uo[5]: "o_dout1"
  uo[6]: "o_dout2"
  uo[7]: "o_dout3"

  # Bidirectional pins
  uio[0]: "o_mem_sck"
  uio[1]: "o_mem_cs"
  uio[2]: ""
  uio[3]: ""
  uio[4]: "io_mem_sio0"
  uio[5]: "io_mem_sio1"
  uio[6]: "io_mem_sio2"
  uio[7]: "io_mem_sio3"

# Do not change!
yaml_version: 6
