
Low_Pass_IIR_Filter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032a0  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08003428  08003428  00004428  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003640  08003640  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003640  08003640  00004640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003648  08003648  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003648  08003648  00004648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800364c  0800364c  0000464c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003650  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          00002068  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002074  20002074  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000494e  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000011d9  00000000  00000000  0000998a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000004e8  00000000  00000000  0000ab68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000038e  00000000  00000000  0000b050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001fc1d  00000000  00000000  0000b3de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00005d94  00000000  00000000  0002affb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c180e  00000000  00000000  00030d8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f259d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000160c  00000000  00000000  000f25e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  000f3bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003410 	.word	0x08003410

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003410 	.word	0x08003410

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	@ 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__gedf2>:
 8000794:	f04f 3cff 	mov.w	ip, #4294967295
 8000798:	e006      	b.n	80007a8 <__cmpdf2+0x4>
 800079a:	bf00      	nop

0800079c <__ledf2>:
 800079c:	f04f 0c01 	mov.w	ip, #1
 80007a0:	e002      	b.n	80007a8 <__cmpdf2+0x4>
 80007a2:	bf00      	nop

080007a4 <__cmpdf2>:
 80007a4:	f04f 0c01 	mov.w	ip, #1
 80007a8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007be:	d01b      	beq.n	80007f8 <__cmpdf2+0x54>
 80007c0:	b001      	add	sp, #4
 80007c2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007c6:	bf0c      	ite	eq
 80007c8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80007cc:	ea91 0f03 	teqne	r1, r3
 80007d0:	bf02      	ittt	eq
 80007d2:	ea90 0f02 	teqeq	r0, r2
 80007d6:	2000      	moveq	r0, #0
 80007d8:	4770      	bxeq	lr
 80007da:	f110 0f00 	cmn.w	r0, #0
 80007de:	ea91 0f03 	teq	r1, r3
 80007e2:	bf58      	it	pl
 80007e4:	4299      	cmppl	r1, r3
 80007e6:	bf08      	it	eq
 80007e8:	4290      	cmpeq	r0, r2
 80007ea:	bf2c      	ite	cs
 80007ec:	17d8      	asrcs	r0, r3, #31
 80007ee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80007f2:	f040 0001 	orr.w	r0, r0, #1
 80007f6:	4770      	bx	lr
 80007f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000800:	d102      	bne.n	8000808 <__cmpdf2+0x64>
 8000802:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000806:	d107      	bne.n	8000818 <__cmpdf2+0x74>
 8000808:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800080c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000810:	d1d6      	bne.n	80007c0 <__cmpdf2+0x1c>
 8000812:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000816:	d0d3      	beq.n	80007c0 <__cmpdf2+0x1c>
 8000818:	f85d 0b04 	ldr.w	r0, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop

08000820 <__aeabi_cdrcmple>:
 8000820:	4684      	mov	ip, r0
 8000822:	4610      	mov	r0, r2
 8000824:	4662      	mov	r2, ip
 8000826:	468c      	mov	ip, r1
 8000828:	4619      	mov	r1, r3
 800082a:	4663      	mov	r3, ip
 800082c:	e000      	b.n	8000830 <__aeabi_cdcmpeq>
 800082e:	bf00      	nop

08000830 <__aeabi_cdcmpeq>:
 8000830:	b501      	push	{r0, lr}
 8000832:	f7ff ffb7 	bl	80007a4 <__cmpdf2>
 8000836:	2800      	cmp	r0, #0
 8000838:	bf48      	it	mi
 800083a:	f110 0f00 	cmnmi.w	r0, #0
 800083e:	bd01      	pop	{r0, pc}

08000840 <__aeabi_dcmpeq>:
 8000840:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000844:	f7ff fff4 	bl	8000830 <__aeabi_cdcmpeq>
 8000848:	bf0c      	ite	eq
 800084a:	2001      	moveq	r0, #1
 800084c:	2000      	movne	r0, #0
 800084e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000852:	bf00      	nop

08000854 <__aeabi_dcmplt>:
 8000854:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000858:	f7ff ffea 	bl	8000830 <__aeabi_cdcmpeq>
 800085c:	bf34      	ite	cc
 800085e:	2001      	movcc	r0, #1
 8000860:	2000      	movcs	r0, #0
 8000862:	f85d fb08 	ldr.w	pc, [sp], #8
 8000866:	bf00      	nop

08000868 <__aeabi_dcmple>:
 8000868:	f84d ed08 	str.w	lr, [sp, #-8]!
 800086c:	f7ff ffe0 	bl	8000830 <__aeabi_cdcmpeq>
 8000870:	bf94      	ite	ls
 8000872:	2001      	movls	r0, #1
 8000874:	2000      	movhi	r0, #0
 8000876:	f85d fb08 	ldr.w	pc, [sp], #8
 800087a:	bf00      	nop

0800087c <__aeabi_dcmpge>:
 800087c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000880:	f7ff ffce 	bl	8000820 <__aeabi_cdrcmple>
 8000884:	bf94      	ite	ls
 8000886:	2001      	movls	r0, #1
 8000888:	2000      	movhi	r0, #0
 800088a:	f85d fb08 	ldr.w	pc, [sp], #8
 800088e:	bf00      	nop

08000890 <__aeabi_dcmpgt>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff ffc4 	bl	8000820 <__aeabi_cdrcmple>
 8000898:	bf34      	ite	cc
 800089a:	2001      	movcc	r0, #1
 800089c:	2000      	movcs	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_d2iz>:
 80008a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008a8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008ac:	d215      	bcs.n	80008da <__aeabi_d2iz+0x36>
 80008ae:	d511      	bpl.n	80008d4 <__aeabi_d2iz+0x30>
 80008b0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008b8:	d912      	bls.n	80008e0 <__aeabi_d2iz+0x3c>
 80008ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008c6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80008ca:	fa23 f002 	lsr.w	r0, r3, r2
 80008ce:	bf18      	it	ne
 80008d0:	4240      	negne	r0, r0
 80008d2:	4770      	bx	lr
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	4770      	bx	lr
 80008da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008de:	d105      	bne.n	80008ec <__aeabi_d2iz+0x48>
 80008e0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80008e4:	bf08      	it	eq
 80008e6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80008ea:	4770      	bx	lr
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2f>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80008fc:	bf24      	itt	cs
 80008fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000902:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000906:	d90d      	bls.n	8000924 <__aeabi_d2f+0x30>
 8000908:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800090c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000910:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000914:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000918:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800091c:	bf08      	it	eq
 800091e:	f020 0001 	biceq.w	r0, r0, #1
 8000922:	4770      	bx	lr
 8000924:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000928:	d121      	bne.n	800096e <__aeabi_d2f+0x7a>
 800092a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800092e:	bfbc      	itt	lt
 8000930:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000934:	4770      	bxlt	lr
 8000936:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800093a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800093e:	f1c2 0218 	rsb	r2, r2, #24
 8000942:	f1c2 0c20 	rsb	ip, r2, #32
 8000946:	fa10 f30c 	lsls.w	r3, r0, ip
 800094a:	fa20 f002 	lsr.w	r0, r0, r2
 800094e:	bf18      	it	ne
 8000950:	f040 0001 	orrne.w	r0, r0, #1
 8000954:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000958:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800095c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000960:	ea40 000c 	orr.w	r0, r0, ip
 8000964:	fa23 f302 	lsr.w	r3, r3, r2
 8000968:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800096c:	e7cc      	b.n	8000908 <__aeabi_d2f+0x14>
 800096e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000972:	d107      	bne.n	8000984 <__aeabi_d2f+0x90>
 8000974:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000978:	bf1e      	ittt	ne
 800097a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800097e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000982:	4770      	bxne	lr
 8000984:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000988:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800098c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <__aeabi_uldivmod>:
 8000994:	b953      	cbnz	r3, 80009ac <__aeabi_uldivmod+0x18>
 8000996:	b94a      	cbnz	r2, 80009ac <__aeabi_uldivmod+0x18>
 8000998:	2900      	cmp	r1, #0
 800099a:	bf08      	it	eq
 800099c:	2800      	cmpeq	r0, #0
 800099e:	bf1c      	itt	ne
 80009a0:	f04f 31ff 	movne.w	r1, #4294967295
 80009a4:	f04f 30ff 	movne.w	r0, #4294967295
 80009a8:	f000 b988 	b.w	8000cbc <__aeabi_idiv0>
 80009ac:	f1ad 0c08 	sub.w	ip, sp, #8
 80009b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009b4:	f000 f806 	bl	80009c4 <__udivmoddi4>
 80009b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009c0:	b004      	add	sp, #16
 80009c2:	4770      	bx	lr

080009c4 <__udivmoddi4>:
 80009c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009c8:	9d08      	ldr	r5, [sp, #32]
 80009ca:	468e      	mov	lr, r1
 80009cc:	4604      	mov	r4, r0
 80009ce:	4688      	mov	r8, r1
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d14a      	bne.n	8000a6a <__udivmoddi4+0xa6>
 80009d4:	428a      	cmp	r2, r1
 80009d6:	4617      	mov	r7, r2
 80009d8:	d962      	bls.n	8000aa0 <__udivmoddi4+0xdc>
 80009da:	fab2 f682 	clz	r6, r2
 80009de:	b14e      	cbz	r6, 80009f4 <__udivmoddi4+0x30>
 80009e0:	f1c6 0320 	rsb	r3, r6, #32
 80009e4:	fa01 f806 	lsl.w	r8, r1, r6
 80009e8:	fa20 f303 	lsr.w	r3, r0, r3
 80009ec:	40b7      	lsls	r7, r6
 80009ee:	ea43 0808 	orr.w	r8, r3, r8
 80009f2:	40b4      	lsls	r4, r6
 80009f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f8:	fa1f fc87 	uxth.w	ip, r7
 80009fc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000a00:	0c23      	lsrs	r3, r4, #16
 8000a02:	fb0e 8811 	mls	r8, lr, r1, r8
 8000a06:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a0a:	fb01 f20c 	mul.w	r2, r1, ip
 8000a0e:	429a      	cmp	r2, r3
 8000a10:	d909      	bls.n	8000a26 <__udivmoddi4+0x62>
 8000a12:	18fb      	adds	r3, r7, r3
 8000a14:	f101 30ff 	add.w	r0, r1, #4294967295
 8000a18:	f080 80ea 	bcs.w	8000bf0 <__udivmoddi4+0x22c>
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	f240 80e7 	bls.w	8000bf0 <__udivmoddi4+0x22c>
 8000a22:	3902      	subs	r1, #2
 8000a24:	443b      	add	r3, r7
 8000a26:	1a9a      	subs	r2, r3, r2
 8000a28:	b2a3      	uxth	r3, r4
 8000a2a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a2e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000a32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a36:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a3a:	459c      	cmp	ip, r3
 8000a3c:	d909      	bls.n	8000a52 <__udivmoddi4+0x8e>
 8000a3e:	18fb      	adds	r3, r7, r3
 8000a40:	f100 32ff 	add.w	r2, r0, #4294967295
 8000a44:	f080 80d6 	bcs.w	8000bf4 <__udivmoddi4+0x230>
 8000a48:	459c      	cmp	ip, r3
 8000a4a:	f240 80d3 	bls.w	8000bf4 <__udivmoddi4+0x230>
 8000a4e:	443b      	add	r3, r7
 8000a50:	3802      	subs	r0, #2
 8000a52:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a56:	eba3 030c 	sub.w	r3, r3, ip
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	b11d      	cbz	r5, 8000a66 <__udivmoddi4+0xa2>
 8000a5e:	40f3      	lsrs	r3, r6
 8000a60:	2200      	movs	r2, #0
 8000a62:	e9c5 3200 	strd	r3, r2, [r5]
 8000a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a6a:	428b      	cmp	r3, r1
 8000a6c:	d905      	bls.n	8000a7a <__udivmoddi4+0xb6>
 8000a6e:	b10d      	cbz	r5, 8000a74 <__udivmoddi4+0xb0>
 8000a70:	e9c5 0100 	strd	r0, r1, [r5]
 8000a74:	2100      	movs	r1, #0
 8000a76:	4608      	mov	r0, r1
 8000a78:	e7f5      	b.n	8000a66 <__udivmoddi4+0xa2>
 8000a7a:	fab3 f183 	clz	r1, r3
 8000a7e:	2900      	cmp	r1, #0
 8000a80:	d146      	bne.n	8000b10 <__udivmoddi4+0x14c>
 8000a82:	4573      	cmp	r3, lr
 8000a84:	d302      	bcc.n	8000a8c <__udivmoddi4+0xc8>
 8000a86:	4282      	cmp	r2, r0
 8000a88:	f200 8105 	bhi.w	8000c96 <__udivmoddi4+0x2d2>
 8000a8c:	1a84      	subs	r4, r0, r2
 8000a8e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a92:	2001      	movs	r0, #1
 8000a94:	4690      	mov	r8, r2
 8000a96:	2d00      	cmp	r5, #0
 8000a98:	d0e5      	beq.n	8000a66 <__udivmoddi4+0xa2>
 8000a9a:	e9c5 4800 	strd	r4, r8, [r5]
 8000a9e:	e7e2      	b.n	8000a66 <__udivmoddi4+0xa2>
 8000aa0:	2a00      	cmp	r2, #0
 8000aa2:	f000 8090 	beq.w	8000bc6 <__udivmoddi4+0x202>
 8000aa6:	fab2 f682 	clz	r6, r2
 8000aaa:	2e00      	cmp	r6, #0
 8000aac:	f040 80a4 	bne.w	8000bf8 <__udivmoddi4+0x234>
 8000ab0:	1a8a      	subs	r2, r1, r2
 8000ab2:	0c03      	lsrs	r3, r0, #16
 8000ab4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ab8:	b280      	uxth	r0, r0
 8000aba:	b2bc      	uxth	r4, r7
 8000abc:	2101      	movs	r1, #1
 8000abe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ac2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ac6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000aca:	fb04 f20c 	mul.w	r2, r4, ip
 8000ace:	429a      	cmp	r2, r3
 8000ad0:	d907      	bls.n	8000ae2 <__udivmoddi4+0x11e>
 8000ad2:	18fb      	adds	r3, r7, r3
 8000ad4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ad8:	d202      	bcs.n	8000ae0 <__udivmoddi4+0x11c>
 8000ada:	429a      	cmp	r2, r3
 8000adc:	f200 80e0 	bhi.w	8000ca0 <__udivmoddi4+0x2dc>
 8000ae0:	46c4      	mov	ip, r8
 8000ae2:	1a9b      	subs	r3, r3, r2
 8000ae4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ae8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000aec:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000af0:	fb02 f404 	mul.w	r4, r2, r4
 8000af4:	429c      	cmp	r4, r3
 8000af6:	d907      	bls.n	8000b08 <__udivmoddi4+0x144>
 8000af8:	18fb      	adds	r3, r7, r3
 8000afa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000afe:	d202      	bcs.n	8000b06 <__udivmoddi4+0x142>
 8000b00:	429c      	cmp	r4, r3
 8000b02:	f200 80ca 	bhi.w	8000c9a <__udivmoddi4+0x2d6>
 8000b06:	4602      	mov	r2, r0
 8000b08:	1b1b      	subs	r3, r3, r4
 8000b0a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000b0e:	e7a5      	b.n	8000a5c <__udivmoddi4+0x98>
 8000b10:	f1c1 0620 	rsb	r6, r1, #32
 8000b14:	408b      	lsls	r3, r1
 8000b16:	fa22 f706 	lsr.w	r7, r2, r6
 8000b1a:	431f      	orrs	r7, r3
 8000b1c:	fa0e f401 	lsl.w	r4, lr, r1
 8000b20:	fa20 f306 	lsr.w	r3, r0, r6
 8000b24:	fa2e fe06 	lsr.w	lr, lr, r6
 8000b28:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000b2c:	4323      	orrs	r3, r4
 8000b2e:	fa00 f801 	lsl.w	r8, r0, r1
 8000b32:	fa1f fc87 	uxth.w	ip, r7
 8000b36:	fbbe f0f9 	udiv	r0, lr, r9
 8000b3a:	0c1c      	lsrs	r4, r3, #16
 8000b3c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000b40:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000b44:	fb00 fe0c 	mul.w	lr, r0, ip
 8000b48:	45a6      	cmp	lr, r4
 8000b4a:	fa02 f201 	lsl.w	r2, r2, r1
 8000b4e:	d909      	bls.n	8000b64 <__udivmoddi4+0x1a0>
 8000b50:	193c      	adds	r4, r7, r4
 8000b52:	f100 3aff 	add.w	sl, r0, #4294967295
 8000b56:	f080 809c 	bcs.w	8000c92 <__udivmoddi4+0x2ce>
 8000b5a:	45a6      	cmp	lr, r4
 8000b5c:	f240 8099 	bls.w	8000c92 <__udivmoddi4+0x2ce>
 8000b60:	3802      	subs	r0, #2
 8000b62:	443c      	add	r4, r7
 8000b64:	eba4 040e 	sub.w	r4, r4, lr
 8000b68:	fa1f fe83 	uxth.w	lr, r3
 8000b6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b70:	fb09 4413 	mls	r4, r9, r3, r4
 8000b74:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b78:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b7c:	45a4      	cmp	ip, r4
 8000b7e:	d908      	bls.n	8000b92 <__udivmoddi4+0x1ce>
 8000b80:	193c      	adds	r4, r7, r4
 8000b82:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b86:	f080 8082 	bcs.w	8000c8e <__udivmoddi4+0x2ca>
 8000b8a:	45a4      	cmp	ip, r4
 8000b8c:	d97f      	bls.n	8000c8e <__udivmoddi4+0x2ca>
 8000b8e:	3b02      	subs	r3, #2
 8000b90:	443c      	add	r4, r7
 8000b92:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b96:	eba4 040c 	sub.w	r4, r4, ip
 8000b9a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b9e:	4564      	cmp	r4, ip
 8000ba0:	4673      	mov	r3, lr
 8000ba2:	46e1      	mov	r9, ip
 8000ba4:	d362      	bcc.n	8000c6c <__udivmoddi4+0x2a8>
 8000ba6:	d05f      	beq.n	8000c68 <__udivmoddi4+0x2a4>
 8000ba8:	b15d      	cbz	r5, 8000bc2 <__udivmoddi4+0x1fe>
 8000baa:	ebb8 0203 	subs.w	r2, r8, r3
 8000bae:	eb64 0409 	sbc.w	r4, r4, r9
 8000bb2:	fa04 f606 	lsl.w	r6, r4, r6
 8000bb6:	fa22 f301 	lsr.w	r3, r2, r1
 8000bba:	431e      	orrs	r6, r3
 8000bbc:	40cc      	lsrs	r4, r1
 8000bbe:	e9c5 6400 	strd	r6, r4, [r5]
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	e74f      	b.n	8000a66 <__udivmoddi4+0xa2>
 8000bc6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000bca:	0c01      	lsrs	r1, r0, #16
 8000bcc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000bd0:	b280      	uxth	r0, r0
 8000bd2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000bd6:	463b      	mov	r3, r7
 8000bd8:	4638      	mov	r0, r7
 8000bda:	463c      	mov	r4, r7
 8000bdc:	46b8      	mov	r8, r7
 8000bde:	46be      	mov	lr, r7
 8000be0:	2620      	movs	r6, #32
 8000be2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000be6:	eba2 0208 	sub.w	r2, r2, r8
 8000bea:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000bee:	e766      	b.n	8000abe <__udivmoddi4+0xfa>
 8000bf0:	4601      	mov	r1, r0
 8000bf2:	e718      	b.n	8000a26 <__udivmoddi4+0x62>
 8000bf4:	4610      	mov	r0, r2
 8000bf6:	e72c      	b.n	8000a52 <__udivmoddi4+0x8e>
 8000bf8:	f1c6 0220 	rsb	r2, r6, #32
 8000bfc:	fa2e f302 	lsr.w	r3, lr, r2
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	40b1      	lsls	r1, r6
 8000c04:	fa20 f202 	lsr.w	r2, r0, r2
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	430a      	orrs	r2, r1
 8000c0e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000c12:	b2bc      	uxth	r4, r7
 8000c14:	fb0e 3318 	mls	r3, lr, r8, r3
 8000c18:	0c11      	lsrs	r1, r2, #16
 8000c1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c1e:	fb08 f904 	mul.w	r9, r8, r4
 8000c22:	40b0      	lsls	r0, r6
 8000c24:	4589      	cmp	r9, r1
 8000c26:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000c2a:	b280      	uxth	r0, r0
 8000c2c:	d93e      	bls.n	8000cac <__udivmoddi4+0x2e8>
 8000c2e:	1879      	adds	r1, r7, r1
 8000c30:	f108 3cff 	add.w	ip, r8, #4294967295
 8000c34:	d201      	bcs.n	8000c3a <__udivmoddi4+0x276>
 8000c36:	4589      	cmp	r9, r1
 8000c38:	d81f      	bhi.n	8000c7a <__udivmoddi4+0x2b6>
 8000c3a:	eba1 0109 	sub.w	r1, r1, r9
 8000c3e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c42:	fb09 f804 	mul.w	r8, r9, r4
 8000c46:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c4a:	b292      	uxth	r2, r2
 8000c4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c50:	4542      	cmp	r2, r8
 8000c52:	d229      	bcs.n	8000ca8 <__udivmoddi4+0x2e4>
 8000c54:	18ba      	adds	r2, r7, r2
 8000c56:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c5a:	d2c4      	bcs.n	8000be6 <__udivmoddi4+0x222>
 8000c5c:	4542      	cmp	r2, r8
 8000c5e:	d2c2      	bcs.n	8000be6 <__udivmoddi4+0x222>
 8000c60:	f1a9 0102 	sub.w	r1, r9, #2
 8000c64:	443a      	add	r2, r7
 8000c66:	e7be      	b.n	8000be6 <__udivmoddi4+0x222>
 8000c68:	45f0      	cmp	r8, lr
 8000c6a:	d29d      	bcs.n	8000ba8 <__udivmoddi4+0x1e4>
 8000c6c:	ebbe 0302 	subs.w	r3, lr, r2
 8000c70:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c74:	3801      	subs	r0, #1
 8000c76:	46e1      	mov	r9, ip
 8000c78:	e796      	b.n	8000ba8 <__udivmoddi4+0x1e4>
 8000c7a:	eba7 0909 	sub.w	r9, r7, r9
 8000c7e:	4449      	add	r1, r9
 8000c80:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c84:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c88:	fb09 f804 	mul.w	r8, r9, r4
 8000c8c:	e7db      	b.n	8000c46 <__udivmoddi4+0x282>
 8000c8e:	4673      	mov	r3, lr
 8000c90:	e77f      	b.n	8000b92 <__udivmoddi4+0x1ce>
 8000c92:	4650      	mov	r0, sl
 8000c94:	e766      	b.n	8000b64 <__udivmoddi4+0x1a0>
 8000c96:	4608      	mov	r0, r1
 8000c98:	e6fd      	b.n	8000a96 <__udivmoddi4+0xd2>
 8000c9a:	443b      	add	r3, r7
 8000c9c:	3a02      	subs	r2, #2
 8000c9e:	e733      	b.n	8000b08 <__udivmoddi4+0x144>
 8000ca0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ca4:	443b      	add	r3, r7
 8000ca6:	e71c      	b.n	8000ae2 <__udivmoddi4+0x11e>
 8000ca8:	4649      	mov	r1, r9
 8000caa:	e79c      	b.n	8000be6 <__udivmoddi4+0x222>
 8000cac:	eba1 0109 	sub.w	r1, r1, r9
 8000cb0:	46c4      	mov	ip, r8
 8000cb2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cb6:	fb09 f804 	mul.w	r8, r9, r4
 8000cba:	e7c4      	b.n	8000c46 <__udivmoddi4+0x282>

08000cbc <__aeabi_idiv0>:
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop

08000cc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cc0:	b598      	push	{r3, r4, r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cc4:	f000 fadc 	bl	8001280 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cc8:	f000 f8ae 	bl	8000e28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ccc:	f000 f94a 	bl	8000f64 <MX_GPIO_Init>
  MX_DAC_Init();
 8000cd0:	f000 f914 	bl	8000efc <MX_DAC_Init>
  /* USER CODE BEGIN 2 */

  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);   //Filtre çıkışını vermek için.
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	484e      	ldr	r0, [pc, #312]	@ (8000e10 <main+0x150>)
 8000cd8:	f000 fc6f 	bl	80015ba <HAL_DAC_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_2);   //Ham giriş sinyalini vereceksin.
 8000cdc:	2110      	movs	r1, #16
 8000cde:	484c      	ldr	r0, [pc, #304]	@ (8000e10 <main+0x150>)
 8000ce0:	f000 fc6b 	bl	80015ba <HAL_DAC_Start>
  //Osiloskopta CH1 = filtreli, CH2 = ham görünecektir.

  for (i=0; i<1024;i++)
 8000ce4:	4b4b      	ldr	r3, [pc, #300]	@ (8000e14 <main+0x154>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	e03b      	b.n	8000d64 <main+0xa4>
  {
	  TestSignal[i] = (float)(400*sin(2*3.14*10*i*0.001))+512;  //Test sinyalini oluşturuyoruz. 10 Hz sinüs dalgası, Genlik: 400, Offset: +512
 8000cec:	4b49      	ldr	r3, [pc, #292]	@ (8000e14 <main+0x154>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff fcd5 	bl	80006a0 <__aeabi_ui2d>
 8000cf6:	a342      	add	r3, pc, #264	@ (adr r3, 8000e00 <main+0x140>)
 8000cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cfc:	f7ff fa64 	bl	80001c8 <__aeabi_dmul>
 8000d00:	4602      	mov	r2, r0
 8000d02:	460b      	mov	r3, r1
 8000d04:	4610      	mov	r0, r2
 8000d06:	4619      	mov	r1, r3
 8000d08:	a33f      	add	r3, pc, #252	@ (adr r3, 8000e08 <main+0x148>)
 8000d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d0e:	f7ff fa5b 	bl	80001c8 <__aeabi_dmul>
 8000d12:	4602      	mov	r2, r0
 8000d14:	460b      	mov	r3, r1
 8000d16:	ec43 2b17 	vmov	d7, r2, r3
 8000d1a:	eeb0 0a47 	vmov.f32	s0, s14
 8000d1e:	eef0 0a67 	vmov.f32	s1, s15
 8000d22:	f001 fb51 	bl	80023c8 <sin>
 8000d26:	ec51 0b10 	vmov	r0, r1, d0
 8000d2a:	f04f 0200 	mov.w	r2, #0
 8000d2e:	4b3a      	ldr	r3, [pc, #232]	@ (8000e18 <main+0x158>)
 8000d30:	f7ff fa4a 	bl	80001c8 <__aeabi_dmul>
 8000d34:	4602      	mov	r2, r0
 8000d36:	460b      	mov	r3, r1
 8000d38:	4610      	mov	r0, r2
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	f7ff fdda 	bl	80008f4 <__aeabi_d2f>
 8000d40:	ee07 0a10 	vmov	s14, r0
 8000d44:	4b33      	ldr	r3, [pc, #204]	@ (8000e14 <main+0x154>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8000e1c <main+0x15c>
 8000d4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d50:	4a33      	ldr	r2, [pc, #204]	@ (8000e20 <main+0x160>)
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	4413      	add	r3, r2
 8000d56:	edc3 7a00 	vstr	s15, [r3]
  for (i=0; i<1024;i++)
 8000d5a:	4b2e      	ldr	r3, [pc, #184]	@ (8000e14 <main+0x154>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	4a2c      	ldr	r2, [pc, #176]	@ (8000e14 <main+0x154>)
 8000d62:	6013      	str	r3, [r2, #0]
 8000d64:	4b2b      	ldr	r3, [pc, #172]	@ (8000e14 <main+0x154>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d6c:	d3be      	bcc.n	8000cec <main+0x2c>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for (i=100; i<900;i++)
 8000d6e:	4b29      	ldr	r3, [pc, #164]	@ (8000e14 <main+0x154>)
 8000d70:	2264      	movs	r2, #100	@ 0x64
 8000d72:	601a      	str	r2, [r3, #0]
 8000d74:	e03b      	b.n	8000dee <main+0x12e>
	  {
		  OutputSignal[i] = iir(TestSignal[i]);
 8000d76:	4b27      	ldr	r3, [pc, #156]	@ (8000e14 <main+0x154>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a29      	ldr	r2, [pc, #164]	@ (8000e20 <main+0x160>)
 8000d7c:	009b      	lsls	r3, r3, #2
 8000d7e:	4413      	add	r3, r2
 8000d80:	edd3 7a00 	vldr	s15, [r3]
 8000d84:	4b23      	ldr	r3, [pc, #140]	@ (8000e14 <main+0x154>)
 8000d86:	681c      	ldr	r4, [r3, #0]
 8000d88:	eeb0 0a67 	vmov.f32	s0, s15
 8000d8c:	f000 f912 	bl	8000fb4 <iir>
 8000d90:	eef0 7a40 	vmov.f32	s15, s0
 8000d94:	4a23      	ldr	r2, [pc, #140]	@ (8000e24 <main+0x164>)
 8000d96:	00a3      	lsls	r3, r4, #2
 8000d98:	4413      	add	r3, r2
 8000d9a:	edc3 7a00 	vstr	s15, [r3]
		  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)OutputSignal[i]); //Filtreli
 8000d9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000e14 <main+0x154>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4a20      	ldr	r2, [pc, #128]	@ (8000e24 <main+0x164>)
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	4413      	add	r3, r2
 8000da8:	edd3 7a00 	vldr	s15, [r3]
 8000dac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000db0:	ee17 3a90 	vmov	r3, s15
 8000db4:	2200      	movs	r2, #0
 8000db6:	2100      	movs	r1, #0
 8000db8:	4815      	ldr	r0, [pc, #84]	@ (8000e10 <main+0x150>)
 8000dba:	f000 fc55 	bl	8001668 <HAL_DAC_SetValue>
		  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)TestSignal[i]);   //Ham
 8000dbe:	4b15      	ldr	r3, [pc, #84]	@ (8000e14 <main+0x154>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4a17      	ldr	r2, [pc, #92]	@ (8000e20 <main+0x160>)
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	4413      	add	r3, r2
 8000dc8:	edd3 7a00 	vldr	s15, [r3]
 8000dcc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000dd0:	ee17 3a90 	vmov	r3, s15
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2110      	movs	r1, #16
 8000dd8:	480d      	ldr	r0, [pc, #52]	@ (8000e10 <main+0x150>)
 8000dda:	f000 fc45 	bl	8001668 <HAL_DAC_SetValue>

		  HAL_Delay(0);
 8000dde:	2000      	movs	r0, #0
 8000de0:	f000 fac0 	bl	8001364 <HAL_Delay>
	  for (i=100; i<900;i++)
 8000de4:	4b0b      	ldr	r3, [pc, #44]	@ (8000e14 <main+0x154>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	3301      	adds	r3, #1
 8000dea:	4a0a      	ldr	r2, [pc, #40]	@ (8000e14 <main+0x154>)
 8000dec:	6013      	str	r3, [r2, #0]
 8000dee:	4b09      	ldr	r3, [pc, #36]	@ (8000e14 <main+0x154>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8000df6:	d3be      	bcc.n	8000d76 <main+0xb6>
 8000df8:	e7b9      	b.n	8000d6e <main+0xae>
 8000dfa:	bf00      	nop
 8000dfc:	f3af 8000 	nop.w
 8000e00:	66666667 	.word	0x66666667
 8000e04:	404f6666 	.word	0x404f6666
 8000e08:	d2f1a9fc 	.word	0xd2f1a9fc
 8000e0c:	3f50624d 	.word	0x3f50624d
 8000e10:	20000028 	.word	0x20000028
 8000e14:	2000203c 	.word	0x2000203c
 8000e18:	40790000 	.word	0x40790000
 8000e1c:	44000000 	.word	0x44000000
 8000e20:	2000003c 	.word	0x2000003c
 8000e24:	2000103c 	.word	0x2000103c

08000e28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b094      	sub	sp, #80	@ 0x50
 8000e2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e2e:	f107 0320 	add.w	r3, r7, #32
 8000e32:	2230      	movs	r2, #48	@ 0x30
 8000e34:	2100      	movs	r1, #0
 8000e36:	4618      	mov	r0, r3
 8000e38:	f001 fa9a 	bl	8002370 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e3c:	f107 030c 	add.w	r3, r7, #12
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	605a      	str	r2, [r3, #4]
 8000e46:	609a      	str	r2, [r3, #8]
 8000e48:	60da      	str	r2, [r3, #12]
 8000e4a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	60bb      	str	r3, [r7, #8]
 8000e50:	4b28      	ldr	r3, [pc, #160]	@ (8000ef4 <SystemClock_Config+0xcc>)
 8000e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e54:	4a27      	ldr	r2, [pc, #156]	@ (8000ef4 <SystemClock_Config+0xcc>)
 8000e56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e5c:	4b25      	ldr	r3, [pc, #148]	@ (8000ef4 <SystemClock_Config+0xcc>)
 8000e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e64:	60bb      	str	r3, [r7, #8]
 8000e66:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e68:	2300      	movs	r3, #0
 8000e6a:	607b      	str	r3, [r7, #4]
 8000e6c:	4b22      	ldr	r3, [pc, #136]	@ (8000ef8 <SystemClock_Config+0xd0>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a21      	ldr	r2, [pc, #132]	@ (8000ef8 <SystemClock_Config+0xd0>)
 8000e72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e76:	6013      	str	r3, [r2, #0]
 8000e78:	4b1f      	ldr	r3, [pc, #124]	@ (8000ef8 <SystemClock_Config+0xd0>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e80:	607b      	str	r3, [r7, #4]
 8000e82:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e84:	2302      	movs	r3, #2
 8000e86:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e8c:	2310      	movs	r3, #16
 8000e8e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e90:	2302      	movs	r3, #2
 8000e92:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e94:	2300      	movs	r3, #0
 8000e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000e98:	2308      	movs	r3, #8
 8000e9a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000e9c:	23a8      	movs	r3, #168	@ 0xa8
 8000e9e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ea4:	2304      	movs	r3, #4
 8000ea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ea8:	f107 0320 	add.w	r3, r7, #32
 8000eac:	4618      	mov	r0, r3
 8000eae:	f000 fdfb 	bl	8001aa8 <HAL_RCC_OscConfig>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000eb8:	f000 f904 	bl	80010c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ebc:	230f      	movs	r3, #15
 8000ebe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ec8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000ecc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ece:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ed2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ed4:	f107 030c 	add.w	r3, r7, #12
 8000ed8:	2105      	movs	r1, #5
 8000eda:	4618      	mov	r0, r3
 8000edc:	f001 f85c 	bl	8001f98 <HAL_RCC_ClockConfig>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000ee6:	f000 f8ed 	bl	80010c4 <Error_Handler>
  }
}
 8000eea:	bf00      	nop
 8000eec:	3750      	adds	r7, #80	@ 0x50
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40023800 	.word	0x40023800
 8000ef8:	40007000 	.word	0x40007000

08000efc <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000f02:	463b      	mov	r3, r7
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000f0a:	4b14      	ldr	r3, [pc, #80]	@ (8000f5c <MX_DAC_Init+0x60>)
 8000f0c:	4a14      	ldr	r2, [pc, #80]	@ (8000f60 <MX_DAC_Init+0x64>)
 8000f0e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000f10:	4812      	ldr	r0, [pc, #72]	@ (8000f5c <MX_DAC_Init+0x60>)
 8000f12:	f000 fb30 	bl	8001576 <HAL_DAC_Init>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000f1c:	f000 f8d2 	bl	80010c4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f20:	2300      	movs	r3, #0
 8000f22:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000f24:	2300      	movs	r3, #0
 8000f26:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f28:	463b      	mov	r3, r7
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	480b      	ldr	r0, [pc, #44]	@ (8000f5c <MX_DAC_Init+0x60>)
 8000f30:	f000 fbc4 	bl	80016bc <HAL_DAC_ConfigChannel>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000f3a:	f000 f8c3 	bl	80010c4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000f3e:	463b      	mov	r3, r7
 8000f40:	2210      	movs	r2, #16
 8000f42:	4619      	mov	r1, r3
 8000f44:	4805      	ldr	r0, [pc, #20]	@ (8000f5c <MX_DAC_Init+0x60>)
 8000f46:	f000 fbb9 	bl	80016bc <HAL_DAC_ConfigChannel>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8000f50:	f000 f8b8 	bl	80010c4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20000028 	.word	0x20000028
 8000f60:	40007400 	.word	0x40007400

08000f64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	607b      	str	r3, [r7, #4]
 8000f6e:	4b10      	ldr	r3, [pc, #64]	@ (8000fb0 <MX_GPIO_Init+0x4c>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	4a0f      	ldr	r2, [pc, #60]	@ (8000fb0 <MX_GPIO_Init+0x4c>)
 8000f74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb0 <MX_GPIO_Init+0x4c>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f82:	607b      	str	r3, [r7, #4]
 8000f84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	603b      	str	r3, [r7, #0]
 8000f8a:	4b09      	ldr	r3, [pc, #36]	@ (8000fb0 <MX_GPIO_Init+0x4c>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8e:	4a08      	ldr	r2, [pc, #32]	@ (8000fb0 <MX_GPIO_Init+0x4c>)
 8000f90:	f043 0301 	orr.w	r3, r3, #1
 8000f94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f96:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <MX_GPIO_Init+0x4c>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	603b      	str	r3, [r7, #0]
 8000fa0:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	40023800 	.word	0x40023800

08000fb4 <iir>:

/* USER CODE BEGIN 4 */

float iir(float NewSample) {
 8000fb4:	b4b0      	push	{r4, r5, r7}
 8000fb6:	b091      	sub	sp, #68	@ 0x44
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	ed87 0a01 	vstr	s0, [r7, #4]
    float ACoef[NCoef+1] = {
 8000fbe:	4b3d      	ldr	r3, [pc, #244]	@ (80010b4 <iir+0x100>)
 8000fc0:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000fc4:	461d      	mov	r5, r3
 8000fc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fca:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000fce:	e884 0003 	stmia.w	r4, {r0, r1}
        0.00062489615832591163,
        0.00031244807916295581,
        0.00006248961583259117
    };

    float BCoef[NCoef+1] = {
 8000fd2:	4b39      	ldr	r3, [pc, #228]	@ (80010b8 <iir+0x104>)
 8000fd4:	f107 040c 	add.w	r4, r7, #12
 8000fd8:	461d      	mov	r5, r3
 8000fda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fdc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fde:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000fe2:	e884 0003 	stmia.w	r4, {r0, r1}
    static float y[NCoef+1]; //output samples
    static float x[NCoef+1]; //input samples
    int n;

    //shift the old samples
    for(n=NCoef; n>0; n--) {
 8000fe6:	2305      	movs	r3, #5
 8000fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000fea:	e018      	b.n	800101e <iir+0x6a>
       x[n] = x[n-1];
 8000fec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fee:	3b01      	subs	r3, #1
 8000ff0:	4a32      	ldr	r2, [pc, #200]	@ (80010bc <iir+0x108>)
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	4413      	add	r3, r2
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	4930      	ldr	r1, [pc, #192]	@ (80010bc <iir+0x108>)
 8000ffa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	440b      	add	r3, r1
 8001000:	601a      	str	r2, [r3, #0]
       y[n] = y[n-1];
 8001002:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001004:	3b01      	subs	r3, #1
 8001006:	4a2e      	ldr	r2, [pc, #184]	@ (80010c0 <iir+0x10c>)
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	4413      	add	r3, r2
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	492c      	ldr	r1, [pc, #176]	@ (80010c0 <iir+0x10c>)
 8001010:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	440b      	add	r3, r1
 8001016:	601a      	str	r2, [r3, #0]
    for(n=NCoef; n>0; n--) {
 8001018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800101a:	3b01      	subs	r3, #1
 800101c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800101e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001020:	2b00      	cmp	r3, #0
 8001022:	dce3      	bgt.n	8000fec <iir+0x38>
    }

    //Calculate the new output
    x[0] = NewSample;
 8001024:	4a25      	ldr	r2, [pc, #148]	@ (80010bc <iir+0x108>)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6013      	str	r3, [r2, #0]
    y[0] = ACoef[0] * x[0];
 800102a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800102e:	4b23      	ldr	r3, [pc, #140]	@ (80010bc <iir+0x108>)
 8001030:	edd3 7a00 	vldr	s15, [r3]
 8001034:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001038:	4b21      	ldr	r3, [pc, #132]	@ (80010c0 <iir+0x10c>)
 800103a:	edc3 7a00 	vstr	s15, [r3]
    for(n=1; n<=NCoef; n++)
 800103e:	2301      	movs	r3, #1
 8001040:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001042:	e02a      	b.n	800109a <iir+0xe6>
        y[0] += ACoef[n] * x[n] - BCoef[n] * y[n];
 8001044:	4b1e      	ldr	r3, [pc, #120]	@ (80010c0 <iir+0x10c>)
 8001046:	ed93 7a00 	vldr	s14, [r3]
 800104a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	3340      	adds	r3, #64	@ 0x40
 8001050:	443b      	add	r3, r7
 8001052:	3b1c      	subs	r3, #28
 8001054:	edd3 6a00 	vldr	s13, [r3]
 8001058:	4a18      	ldr	r2, [pc, #96]	@ (80010bc <iir+0x108>)
 800105a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	4413      	add	r3, r2
 8001060:	edd3 7a00 	vldr	s15, [r3]
 8001064:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	3340      	adds	r3, #64	@ 0x40
 800106e:	443b      	add	r3, r7
 8001070:	3b34      	subs	r3, #52	@ 0x34
 8001072:	ed93 6a00 	vldr	s12, [r3]
 8001076:	4a12      	ldr	r2, [pc, #72]	@ (80010c0 <iir+0x10c>)
 8001078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	4413      	add	r3, r2
 800107e:	edd3 7a00 	vldr	s15, [r3]
 8001082:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001086:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800108a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800108e:	4b0c      	ldr	r3, [pc, #48]	@ (80010c0 <iir+0x10c>)
 8001090:	edc3 7a00 	vstr	s15, [r3]
    for(n=1; n<=NCoef; n++)
 8001094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001096:	3301      	adds	r3, #1
 8001098:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800109a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800109c:	2b05      	cmp	r3, #5
 800109e:	ddd1      	ble.n	8001044 <iir+0x90>

    return y[0];
 80010a0:	4b07      	ldr	r3, [pc, #28]	@ (80010c0 <iir+0x10c>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	ee07 3a90 	vmov	s15, r3
}
 80010a8:	eeb0 0a67 	vmov.f32	s0, s15
 80010ac:	3744      	adds	r7, #68	@ 0x44
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bcb0      	pop	{r4, r5, r7}
 80010b2:	4770      	bx	lr
 80010b4:	08003428 	.word	0x08003428
 80010b8:	08003440 	.word	0x08003440
 80010bc:	20002040 	.word	0x20002040
 80010c0:	20002058 	.word	0x20002058

080010c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c8:	b672      	cpsid	i
}
 80010ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <Error_Handler+0x8>

080010d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	607b      	str	r3, [r7, #4]
 80010da:	4b10      	ldr	r3, [pc, #64]	@ (800111c <HAL_MspInit+0x4c>)
 80010dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010de:	4a0f      	ldr	r2, [pc, #60]	@ (800111c <HAL_MspInit+0x4c>)
 80010e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010e6:	4b0d      	ldr	r3, [pc, #52]	@ (800111c <HAL_MspInit+0x4c>)
 80010e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010ee:	607b      	str	r3, [r7, #4]
 80010f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	603b      	str	r3, [r7, #0]
 80010f6:	4b09      	ldr	r3, [pc, #36]	@ (800111c <HAL_MspInit+0x4c>)
 80010f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010fa:	4a08      	ldr	r2, [pc, #32]	@ (800111c <HAL_MspInit+0x4c>)
 80010fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001100:	6413      	str	r3, [r2, #64]	@ 0x40
 8001102:	4b06      	ldr	r3, [pc, #24]	@ (800111c <HAL_MspInit+0x4c>)
 8001104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001106:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800110a:	603b      	str	r3, [r7, #0]
 800110c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	40023800 	.word	0x40023800

08001120 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b08a      	sub	sp, #40	@ 0x28
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001128:	f107 0314 	add.w	r3, r7, #20
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	60da      	str	r2, [r3, #12]
 8001136:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a17      	ldr	r2, [pc, #92]	@ (800119c <HAL_DAC_MspInit+0x7c>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d127      	bne.n	8001192 <HAL_DAC_MspInit+0x72>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	4b16      	ldr	r3, [pc, #88]	@ (80011a0 <HAL_DAC_MspInit+0x80>)
 8001148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800114a:	4a15      	ldr	r2, [pc, #84]	@ (80011a0 <HAL_DAC_MspInit+0x80>)
 800114c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001150:	6413      	str	r3, [r2, #64]	@ 0x40
 8001152:	4b13      	ldr	r3, [pc, #76]	@ (80011a0 <HAL_DAC_MspInit+0x80>)
 8001154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001156:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800115a:	613b      	str	r3, [r7, #16]
 800115c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	4b0f      	ldr	r3, [pc, #60]	@ (80011a0 <HAL_DAC_MspInit+0x80>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001166:	4a0e      	ldr	r2, [pc, #56]	@ (80011a0 <HAL_DAC_MspInit+0x80>)
 8001168:	f043 0301 	orr.w	r3, r3, #1
 800116c:	6313      	str	r3, [r2, #48]	@ 0x30
 800116e:	4b0c      	ldr	r3, [pc, #48]	@ (80011a0 <HAL_DAC_MspInit+0x80>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800117a:	2330      	movs	r3, #48	@ 0x30
 800117c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117e:	2303      	movs	r3, #3
 8001180:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	4619      	mov	r1, r3
 800118c:	4805      	ldr	r0, [pc, #20]	@ (80011a4 <HAL_DAC_MspInit+0x84>)
 800118e:	f000 faef 	bl	8001770 <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8001192:	bf00      	nop
 8001194:	3728      	adds	r7, #40	@ 0x28
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40007400 	.word	0x40007400
 80011a0:	40023800 	.word	0x40023800
 80011a4:	40020000 	.word	0x40020000

080011a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011ac:	bf00      	nop
 80011ae:	e7fd      	b.n	80011ac <NMI_Handler+0x4>

080011b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011b4:	bf00      	nop
 80011b6:	e7fd      	b.n	80011b4 <HardFault_Handler+0x4>

080011b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011bc:	bf00      	nop
 80011be:	e7fd      	b.n	80011bc <MemManage_Handler+0x4>

080011c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011c4:	bf00      	nop
 80011c6:	e7fd      	b.n	80011c4 <BusFault_Handler+0x4>

080011c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011cc:	bf00      	nop
 80011ce:	e7fd      	b.n	80011cc <UsageFault_Handler+0x4>

080011d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr

080011de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011de:	b480      	push	{r7}
 80011e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011e2:	bf00      	nop
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr

080011fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011fa:	b580      	push	{r7, lr}
 80011fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011fe:	f000 f891 	bl	8001324 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
	...

08001208 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800120c:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <SystemInit+0x20>)
 800120e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001212:	4a05      	ldr	r2, [pc, #20]	@ (8001228 <SystemInit+0x20>)
 8001214:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001218:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	e000ed00 	.word	0xe000ed00

0800122c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800122c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001264 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001230:	f7ff ffea 	bl	8001208 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001234:	480c      	ldr	r0, [pc, #48]	@ (8001268 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001236:	490d      	ldr	r1, [pc, #52]	@ (800126c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001238:	4a0d      	ldr	r2, [pc, #52]	@ (8001270 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800123a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800123c:	e002      	b.n	8001244 <LoopCopyDataInit>

0800123e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800123e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001240:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001242:	3304      	adds	r3, #4

08001244 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001244:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001246:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001248:	d3f9      	bcc.n	800123e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800124a:	4a0a      	ldr	r2, [pc, #40]	@ (8001274 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800124c:	4c0a      	ldr	r4, [pc, #40]	@ (8001278 <LoopFillZerobss+0x22>)
  movs r3, #0
 800124e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001250:	e001      	b.n	8001256 <LoopFillZerobss>

08001252 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001252:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001254:	3204      	adds	r2, #4

08001256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001256:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001258:	d3fb      	bcc.n	8001252 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800125a:	f001 f891 	bl	8002380 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800125e:	f7ff fd2f 	bl	8000cc0 <main>
  bx  lr    
 8001262:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001264:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800126c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001270:	08003650 	.word	0x08003650
  ldr r2, =_sbss
 8001274:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001278:	20002074 	.word	0x20002074

0800127c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800127c:	e7fe      	b.n	800127c <ADC_IRQHandler>
	...

08001280 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001284:	4b0e      	ldr	r3, [pc, #56]	@ (80012c0 <HAL_Init+0x40>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a0d      	ldr	r2, [pc, #52]	@ (80012c0 <HAL_Init+0x40>)
 800128a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800128e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001290:	4b0b      	ldr	r3, [pc, #44]	@ (80012c0 <HAL_Init+0x40>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a0a      	ldr	r2, [pc, #40]	@ (80012c0 <HAL_Init+0x40>)
 8001296:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800129a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800129c:	4b08      	ldr	r3, [pc, #32]	@ (80012c0 <HAL_Init+0x40>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a07      	ldr	r2, [pc, #28]	@ (80012c0 <HAL_Init+0x40>)
 80012a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012a8:	2003      	movs	r0, #3
 80012aa:	f000 f931 	bl	8001510 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ae:	200f      	movs	r0, #15
 80012b0:	f000 f808 	bl	80012c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012b4:	f7ff ff0c 	bl	80010d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40023c00 	.word	0x40023c00

080012c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012cc:	4b12      	ldr	r3, [pc, #72]	@ (8001318 <HAL_InitTick+0x54>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4b12      	ldr	r3, [pc, #72]	@ (800131c <HAL_InitTick+0x58>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4619      	mov	r1, r3
 80012d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012da:	fbb3 f3f1 	udiv	r3, r3, r1
 80012de:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 f93b 	bl	800155e <HAL_SYSTICK_Config>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e00e      	b.n	8001310 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b0f      	cmp	r3, #15
 80012f6:	d80a      	bhi.n	800130e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f8:	2200      	movs	r2, #0
 80012fa:	6879      	ldr	r1, [r7, #4]
 80012fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001300:	f000 f911 	bl	8001526 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001304:	4a06      	ldr	r2, [pc, #24]	@ (8001320 <HAL_InitTick+0x5c>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800130a:	2300      	movs	r3, #0
 800130c:	e000      	b.n	8001310 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
}
 8001310:	4618      	mov	r0, r3
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20000000 	.word	0x20000000
 800131c:	20000008 	.word	0x20000008
 8001320:	20000004 	.word	0x20000004

08001324 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001328:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <HAL_IncTick+0x20>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	461a      	mov	r2, r3
 800132e:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <HAL_IncTick+0x24>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4413      	add	r3, r2
 8001334:	4a04      	ldr	r2, [pc, #16]	@ (8001348 <HAL_IncTick+0x24>)
 8001336:	6013      	str	r3, [r2, #0]
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	20000008 	.word	0x20000008
 8001348:	20002070 	.word	0x20002070

0800134c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  return uwTick;
 8001350:	4b03      	ldr	r3, [pc, #12]	@ (8001360 <HAL_GetTick+0x14>)
 8001352:	681b      	ldr	r3, [r3, #0]
}
 8001354:	4618      	mov	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	20002070 	.word	0x20002070

08001364 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800136c:	f7ff ffee 	bl	800134c <HAL_GetTick>
 8001370:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800137c:	d005      	beq.n	800138a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800137e:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <HAL_Delay+0x44>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	461a      	mov	r2, r3
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	4413      	add	r3, r2
 8001388:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800138a:	bf00      	nop
 800138c:	f7ff ffde 	bl	800134c <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	68fa      	ldr	r2, [r7, #12]
 8001398:	429a      	cmp	r2, r3
 800139a:	d8f7      	bhi.n	800138c <HAL_Delay+0x28>
  {
  }
}
 800139c:	bf00      	nop
 800139e:	bf00      	nop
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	20000008 	.word	0x20000008

080013ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f003 0307 	and.w	r3, r3, #7
 80013ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013bc:	4b0c      	ldr	r3, [pc, #48]	@ (80013f0 <__NVIC_SetPriorityGrouping+0x44>)
 80013be:	68db      	ldr	r3, [r3, #12]
 80013c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013c2:	68ba      	ldr	r2, [r7, #8]
 80013c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013c8:	4013      	ands	r3, r2
 80013ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013de:	4a04      	ldr	r2, [pc, #16]	@ (80013f0 <__NVIC_SetPriorityGrouping+0x44>)
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	60d3      	str	r3, [r2, #12]
}
 80013e4:	bf00      	nop
 80013e6:	3714      	adds	r7, #20
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013f8:	4b04      	ldr	r3, [pc, #16]	@ (800140c <__NVIC_GetPriorityGrouping+0x18>)
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	0a1b      	lsrs	r3, r3, #8
 80013fe:	f003 0307 	and.w	r3, r3, #7
}
 8001402:	4618      	mov	r0, r3
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	e000ed00 	.word	0xe000ed00

08001410 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	6039      	str	r1, [r7, #0]
 800141a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800141c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001420:	2b00      	cmp	r3, #0
 8001422:	db0a      	blt.n	800143a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	b2da      	uxtb	r2, r3
 8001428:	490c      	ldr	r1, [pc, #48]	@ (800145c <__NVIC_SetPriority+0x4c>)
 800142a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142e:	0112      	lsls	r2, r2, #4
 8001430:	b2d2      	uxtb	r2, r2
 8001432:	440b      	add	r3, r1
 8001434:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001438:	e00a      	b.n	8001450 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	b2da      	uxtb	r2, r3
 800143e:	4908      	ldr	r1, [pc, #32]	@ (8001460 <__NVIC_SetPriority+0x50>)
 8001440:	79fb      	ldrb	r3, [r7, #7]
 8001442:	f003 030f 	and.w	r3, r3, #15
 8001446:	3b04      	subs	r3, #4
 8001448:	0112      	lsls	r2, r2, #4
 800144a:	b2d2      	uxtb	r2, r2
 800144c:	440b      	add	r3, r1
 800144e:	761a      	strb	r2, [r3, #24]
}
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	e000e100 	.word	0xe000e100
 8001460:	e000ed00 	.word	0xe000ed00

08001464 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001464:	b480      	push	{r7}
 8001466:	b089      	sub	sp, #36	@ 0x24
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f003 0307 	and.w	r3, r3, #7
 8001476:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	f1c3 0307 	rsb	r3, r3, #7
 800147e:	2b04      	cmp	r3, #4
 8001480:	bf28      	it	cs
 8001482:	2304      	movcs	r3, #4
 8001484:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	3304      	adds	r3, #4
 800148a:	2b06      	cmp	r3, #6
 800148c:	d902      	bls.n	8001494 <NVIC_EncodePriority+0x30>
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	3b03      	subs	r3, #3
 8001492:	e000      	b.n	8001496 <NVIC_EncodePriority+0x32>
 8001494:	2300      	movs	r3, #0
 8001496:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001498:	f04f 32ff 	mov.w	r2, #4294967295
 800149c:	69bb      	ldr	r3, [r7, #24]
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	43da      	mvns	r2, r3
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	401a      	ands	r2, r3
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014ac:	f04f 31ff 	mov.w	r1, #4294967295
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	fa01 f303 	lsl.w	r3, r1, r3
 80014b6:	43d9      	mvns	r1, r3
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014bc:	4313      	orrs	r3, r2
         );
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3724      	adds	r7, #36	@ 0x24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
	...

080014cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	3b01      	subs	r3, #1
 80014d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014dc:	d301      	bcc.n	80014e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014de:	2301      	movs	r3, #1
 80014e0:	e00f      	b.n	8001502 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014e2:	4a0a      	ldr	r2, [pc, #40]	@ (800150c <SysTick_Config+0x40>)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	3b01      	subs	r3, #1
 80014e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014ea:	210f      	movs	r1, #15
 80014ec:	f04f 30ff 	mov.w	r0, #4294967295
 80014f0:	f7ff ff8e 	bl	8001410 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014f4:	4b05      	ldr	r3, [pc, #20]	@ (800150c <SysTick_Config+0x40>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014fa:	4b04      	ldr	r3, [pc, #16]	@ (800150c <SysTick_Config+0x40>)
 80014fc:	2207      	movs	r2, #7
 80014fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	e000e010 	.word	0xe000e010

08001510 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f7ff ff47 	bl	80013ac <__NVIC_SetPriorityGrouping>
}
 800151e:	bf00      	nop
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001526:	b580      	push	{r7, lr}
 8001528:	b086      	sub	sp, #24
 800152a:	af00      	add	r7, sp, #0
 800152c:	4603      	mov	r3, r0
 800152e:	60b9      	str	r1, [r7, #8]
 8001530:	607a      	str	r2, [r7, #4]
 8001532:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001534:	2300      	movs	r3, #0
 8001536:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001538:	f7ff ff5c 	bl	80013f4 <__NVIC_GetPriorityGrouping>
 800153c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	68b9      	ldr	r1, [r7, #8]
 8001542:	6978      	ldr	r0, [r7, #20]
 8001544:	f7ff ff8e 	bl	8001464 <NVIC_EncodePriority>
 8001548:	4602      	mov	r2, r0
 800154a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800154e:	4611      	mov	r1, r2
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff ff5d 	bl	8001410 <__NVIC_SetPriority>
}
 8001556:	bf00      	nop
 8001558:	3718      	adds	r7, #24
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800155e:	b580      	push	{r7, lr}
 8001560:	b082      	sub	sp, #8
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7ff ffb0 	bl	80014cc <SysTick_Config>
 800156c:	4603      	mov	r3, r0
}
 800156e:	4618      	mov	r0, r3
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b082      	sub	sp, #8
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d101      	bne.n	8001588 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e014      	b.n	80015b2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	791b      	ldrb	r3, [r3, #4]
 800158c:	b2db      	uxtb	r3, r3
 800158e:	2b00      	cmp	r3, #0
 8001590:	d105      	bne.n	800159e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	f7ff fdc1 	bl	8001120 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2202      	movs	r2, #2
 80015a2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2200      	movs	r2, #0
 80015a8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2201      	movs	r2, #1
 80015ae:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80015ba:	b480      	push	{r7}
 80015bc:	b083      	sub	sp, #12
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
 80015c2:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d101      	bne.n	80015ce <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e046      	b.n	800165c <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	795b      	ldrb	r3, [r3, #5]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d101      	bne.n	80015da <HAL_DAC_Start+0x20>
 80015d6:	2302      	movs	r3, #2
 80015d8:	e040      	b.n	800165c <HAL_DAC_Start+0xa2>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2201      	movs	r2, #1
 80015de:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2202      	movs	r2, #2
 80015e4:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6819      	ldr	r1, [r3, #0]
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	f003 0310 	and.w	r3, r3, #16
 80015f2:	2201      	movs	r2, #1
 80015f4:	409a      	lsls	r2, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	430a      	orrs	r2, r1
 80015fc:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d10f      	bne.n	8001624 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800160e:	2b3c      	cmp	r3, #60	@ 0x3c
 8001610:	d11d      	bne.n	800164e <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	685a      	ldr	r2, [r3, #4]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f042 0201 	orr.w	r2, r2, #1
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	e014      	b.n	800164e <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	f003 0310 	and.w	r3, r3, #16
 8001634:	213c      	movs	r1, #60	@ 0x3c
 8001636:	fa01 f303 	lsl.w	r3, r1, r3
 800163a:	429a      	cmp	r2, r3
 800163c:	d107      	bne.n	800164e <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	685a      	ldr	r2, [r3, #4]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f042 0202 	orr.w	r2, r2, #2
 800164c:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2201      	movs	r2, #1
 8001652:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2200      	movs	r2, #0
 8001658:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800165a:	2300      	movs	r3, #0
}
 800165c:	4618      	mov	r0, r3
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8001668:	b480      	push	{r7}
 800166a:	b087      	sub	sp, #28
 800166c:	af00      	add	r7, sp, #0
 800166e:	60f8      	str	r0, [r7, #12]
 8001670:	60b9      	str	r1, [r7, #8]
 8001672:	607a      	str	r2, [r7, #4]
 8001674:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8001676:	2300      	movs	r3, #0
 8001678:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d101      	bne.n	8001684 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e015      	b.n	80016b0 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d105      	bne.n	800169c <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001690:	697a      	ldr	r2, [r7, #20]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4413      	add	r3, r2
 8001696:	3308      	adds	r3, #8
 8001698:	617b      	str	r3, [r7, #20]
 800169a:	e004      	b.n	80016a6 <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800169c:	697a      	ldr	r2, [r7, #20]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4413      	add	r3, r2
 80016a2:	3314      	adds	r3, #20
 80016a4:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	461a      	mov	r2, r3
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80016ae:	2300      	movs	r3, #0
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	371c      	adds	r7, #28
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr

080016bc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80016bc:	b480      	push	{r7}
 80016be:	b089      	sub	sp, #36	@ 0x24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016c8:	2300      	movs	r3, #0
 80016ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d002      	beq.n	80016d8 <HAL_DAC_ConfigChannel+0x1c>
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d101      	bne.n	80016dc <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e042      	b.n	8001762 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	795b      	ldrb	r3, [r3, #5]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d101      	bne.n	80016e8 <HAL_DAC_ConfigChannel+0x2c>
 80016e4:	2302      	movs	r3, #2
 80016e6:	e03c      	b.n	8001762 <HAL_DAC_ConfigChannel+0xa6>
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2201      	movs	r2, #1
 80016ec:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	2202      	movs	r2, #2
 80016f2:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f003 0310 	and.w	r3, r3, #16
 8001702:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001706:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 800170a:	43db      	mvns	r3, r3
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	4013      	ands	r3, r2
 8001710:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	4313      	orrs	r3, r2
 800171c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	f003 0310 	and.w	r3, r3, #16
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	fa02 f303 	lsl.w	r3, r2, r3
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	4313      	orrs	r3, r2
 800172e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	6819      	ldr	r1, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f003 0310 	and.w	r3, r3, #16
 8001744:	22c0      	movs	r2, #192	@ 0xc0
 8001746:	fa02 f303 	lsl.w	r3, r2, r3
 800174a:	43da      	mvns	r2, r3
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	400a      	ands	r2, r1
 8001752:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	2201      	movs	r2, #1
 8001758:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2200      	movs	r2, #0
 800175e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8001760:	7ffb      	ldrb	r3, [r7, #31]
}
 8001762:	4618      	mov	r0, r3
 8001764:	3724      	adds	r7, #36	@ 0x24
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
	...

08001770 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001770:	b480      	push	{r7}
 8001772:	b089      	sub	sp, #36	@ 0x24
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800177a:	2300      	movs	r3, #0
 800177c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800177e:	2300      	movs	r3, #0
 8001780:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001782:	2300      	movs	r3, #0
 8001784:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001786:	2300      	movs	r3, #0
 8001788:	61fb      	str	r3, [r7, #28]
 800178a:	e16b      	b.n	8001a64 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800178c:	2201      	movs	r2, #1
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	697a      	ldr	r2, [r7, #20]
 800179c:	4013      	ands	r3, r2
 800179e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017a0:	693a      	ldr	r2, [r7, #16]
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	f040 815a 	bne.w	8001a5e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f003 0303 	and.w	r3, r3, #3
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d005      	beq.n	80017c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d130      	bne.n	8001824 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017c8:	69fb      	ldr	r3, [r7, #28]
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	2203      	movs	r2, #3
 80017ce:	fa02 f303 	lsl.w	r3, r2, r3
 80017d2:	43db      	mvns	r3, r3
 80017d4:	69ba      	ldr	r2, [r7, #24]
 80017d6:	4013      	ands	r3, r2
 80017d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	68da      	ldr	r2, [r3, #12]
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	69ba      	ldr	r2, [r7, #24]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	69ba      	ldr	r2, [r7, #24]
 80017f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017f8:	2201      	movs	r2, #1
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001800:	43db      	mvns	r3, r3
 8001802:	69ba      	ldr	r2, [r7, #24]
 8001804:	4013      	ands	r3, r2
 8001806:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	091b      	lsrs	r3, r3, #4
 800180e:	f003 0201 	and.w	r2, r3, #1
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	4313      	orrs	r3, r2
 800181c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f003 0303 	and.w	r3, r3, #3
 800182c:	2b03      	cmp	r3, #3
 800182e:	d017      	beq.n	8001860 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	2203      	movs	r2, #3
 800183c:	fa02 f303 	lsl.w	r3, r2, r3
 8001840:	43db      	mvns	r3, r3
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	4013      	ands	r3, r2
 8001846:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	689a      	ldr	r2, [r3, #8]
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	4313      	orrs	r3, r2
 8001858:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f003 0303 	and.w	r3, r3, #3
 8001868:	2b02      	cmp	r3, #2
 800186a:	d123      	bne.n	80018b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	08da      	lsrs	r2, r3, #3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	3208      	adds	r2, #8
 8001874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001878:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	f003 0307 	and.w	r3, r3, #7
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	220f      	movs	r2, #15
 8001884:	fa02 f303 	lsl.w	r3, r2, r3
 8001888:	43db      	mvns	r3, r3
 800188a:	69ba      	ldr	r2, [r7, #24]
 800188c:	4013      	ands	r3, r2
 800188e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	691a      	ldr	r2, [r3, #16]
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	f003 0307 	and.w	r3, r3, #7
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	08da      	lsrs	r2, r3, #3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	3208      	adds	r2, #8
 80018ae:	69b9      	ldr	r1, [r7, #24]
 80018b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	2203      	movs	r2, #3
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	43db      	mvns	r3, r3
 80018c6:	69ba      	ldr	r2, [r7, #24]
 80018c8:	4013      	ands	r3, r2
 80018ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f003 0203 	and.w	r2, r3, #3
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	69ba      	ldr	r2, [r7, #24]
 80018de:	4313      	orrs	r3, r2
 80018e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	69ba      	ldr	r2, [r7, #24]
 80018e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	f000 80b4 	beq.w	8001a5e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	60fb      	str	r3, [r7, #12]
 80018fa:	4b60      	ldr	r3, [pc, #384]	@ (8001a7c <HAL_GPIO_Init+0x30c>)
 80018fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018fe:	4a5f      	ldr	r2, [pc, #380]	@ (8001a7c <HAL_GPIO_Init+0x30c>)
 8001900:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001904:	6453      	str	r3, [r2, #68]	@ 0x44
 8001906:	4b5d      	ldr	r3, [pc, #372]	@ (8001a7c <HAL_GPIO_Init+0x30c>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800190a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001912:	4a5b      	ldr	r2, [pc, #364]	@ (8001a80 <HAL_GPIO_Init+0x310>)
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	089b      	lsrs	r3, r3, #2
 8001918:	3302      	adds	r3, #2
 800191a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800191e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	f003 0303 	and.w	r3, r3, #3
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	220f      	movs	r2, #15
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	43db      	mvns	r3, r3
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	4013      	ands	r3, r2
 8001934:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4a52      	ldr	r2, [pc, #328]	@ (8001a84 <HAL_GPIO_Init+0x314>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d02b      	beq.n	8001996 <HAL_GPIO_Init+0x226>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4a51      	ldr	r2, [pc, #324]	@ (8001a88 <HAL_GPIO_Init+0x318>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d025      	beq.n	8001992 <HAL_GPIO_Init+0x222>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a50      	ldr	r2, [pc, #320]	@ (8001a8c <HAL_GPIO_Init+0x31c>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d01f      	beq.n	800198e <HAL_GPIO_Init+0x21e>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a4f      	ldr	r2, [pc, #316]	@ (8001a90 <HAL_GPIO_Init+0x320>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d019      	beq.n	800198a <HAL_GPIO_Init+0x21a>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a4e      	ldr	r2, [pc, #312]	@ (8001a94 <HAL_GPIO_Init+0x324>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d013      	beq.n	8001986 <HAL_GPIO_Init+0x216>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a4d      	ldr	r2, [pc, #308]	@ (8001a98 <HAL_GPIO_Init+0x328>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d00d      	beq.n	8001982 <HAL_GPIO_Init+0x212>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a4c      	ldr	r2, [pc, #304]	@ (8001a9c <HAL_GPIO_Init+0x32c>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d007      	beq.n	800197e <HAL_GPIO_Init+0x20e>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4a4b      	ldr	r2, [pc, #300]	@ (8001aa0 <HAL_GPIO_Init+0x330>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d101      	bne.n	800197a <HAL_GPIO_Init+0x20a>
 8001976:	2307      	movs	r3, #7
 8001978:	e00e      	b.n	8001998 <HAL_GPIO_Init+0x228>
 800197a:	2308      	movs	r3, #8
 800197c:	e00c      	b.n	8001998 <HAL_GPIO_Init+0x228>
 800197e:	2306      	movs	r3, #6
 8001980:	e00a      	b.n	8001998 <HAL_GPIO_Init+0x228>
 8001982:	2305      	movs	r3, #5
 8001984:	e008      	b.n	8001998 <HAL_GPIO_Init+0x228>
 8001986:	2304      	movs	r3, #4
 8001988:	e006      	b.n	8001998 <HAL_GPIO_Init+0x228>
 800198a:	2303      	movs	r3, #3
 800198c:	e004      	b.n	8001998 <HAL_GPIO_Init+0x228>
 800198e:	2302      	movs	r3, #2
 8001990:	e002      	b.n	8001998 <HAL_GPIO_Init+0x228>
 8001992:	2301      	movs	r3, #1
 8001994:	e000      	b.n	8001998 <HAL_GPIO_Init+0x228>
 8001996:	2300      	movs	r3, #0
 8001998:	69fa      	ldr	r2, [r7, #28]
 800199a:	f002 0203 	and.w	r2, r2, #3
 800199e:	0092      	lsls	r2, r2, #2
 80019a0:	4093      	lsls	r3, r2
 80019a2:	69ba      	ldr	r2, [r7, #24]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019a8:	4935      	ldr	r1, [pc, #212]	@ (8001a80 <HAL_GPIO_Init+0x310>)
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	089b      	lsrs	r3, r3, #2
 80019ae:	3302      	adds	r3, #2
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019b6:	4b3b      	ldr	r3, [pc, #236]	@ (8001aa4 <HAL_GPIO_Init+0x334>)
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	43db      	mvns	r3, r3
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	4013      	ands	r3, r2
 80019c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d003      	beq.n	80019da <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019da:	4a32      	ldr	r2, [pc, #200]	@ (8001aa4 <HAL_GPIO_Init+0x334>)
 80019dc:	69bb      	ldr	r3, [r7, #24]
 80019de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019e0:	4b30      	ldr	r3, [pc, #192]	@ (8001aa4 <HAL_GPIO_Init+0x334>)
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	43db      	mvns	r3, r3
 80019ea:	69ba      	ldr	r2, [r7, #24]
 80019ec:	4013      	ands	r3, r2
 80019ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d003      	beq.n	8001a04 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a04:	4a27      	ldr	r2, [pc, #156]	@ (8001aa4 <HAL_GPIO_Init+0x334>)
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a0a:	4b26      	ldr	r3, [pc, #152]	@ (8001aa4 <HAL_GPIO_Init+0x334>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	43db      	mvns	r3, r3
 8001a14:	69ba      	ldr	r2, [r7, #24]
 8001a16:	4013      	ands	r3, r2
 8001a18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d003      	beq.n	8001a2e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a2e:	4a1d      	ldr	r2, [pc, #116]	@ (8001aa4 <HAL_GPIO_Init+0x334>)
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a34:	4b1b      	ldr	r3, [pc, #108]	@ (8001aa4 <HAL_GPIO_Init+0x334>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	43db      	mvns	r3, r3
 8001a3e:	69ba      	ldr	r2, [r7, #24]
 8001a40:	4013      	ands	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d003      	beq.n	8001a58 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a58:	4a12      	ldr	r2, [pc, #72]	@ (8001aa4 <HAL_GPIO_Init+0x334>)
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	3301      	adds	r3, #1
 8001a62:	61fb      	str	r3, [r7, #28]
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	2b0f      	cmp	r3, #15
 8001a68:	f67f ae90 	bls.w	800178c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a6c:	bf00      	nop
 8001a6e:	bf00      	nop
 8001a70:	3724      	adds	r7, #36	@ 0x24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	40013800 	.word	0x40013800
 8001a84:	40020000 	.word	0x40020000
 8001a88:	40020400 	.word	0x40020400
 8001a8c:	40020800 	.word	0x40020800
 8001a90:	40020c00 	.word	0x40020c00
 8001a94:	40021000 	.word	0x40021000
 8001a98:	40021400 	.word	0x40021400
 8001a9c:	40021800 	.word	0x40021800
 8001aa0:	40021c00 	.word	0x40021c00
 8001aa4:	40013c00 	.word	0x40013c00

08001aa8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d101      	bne.n	8001aba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e267      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d075      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ac6:	4b88      	ldr	r3, [pc, #544]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f003 030c 	and.w	r3, r3, #12
 8001ace:	2b04      	cmp	r3, #4
 8001ad0:	d00c      	beq.n	8001aec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ad2:	4b85      	ldr	r3, [pc, #532]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ada:	2b08      	cmp	r3, #8
 8001adc:	d112      	bne.n	8001b04 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ade:	4b82      	ldr	r3, [pc, #520]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ae6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001aea:	d10b      	bne.n	8001b04 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aec:	4b7e      	ldr	r3, [pc, #504]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d05b      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x108>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d157      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e242      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b0c:	d106      	bne.n	8001b1c <HAL_RCC_OscConfig+0x74>
 8001b0e:	4b76      	ldr	r3, [pc, #472]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a75      	ldr	r2, [pc, #468]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b18:	6013      	str	r3, [r2, #0]
 8001b1a:	e01d      	b.n	8001b58 <HAL_RCC_OscConfig+0xb0>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b24:	d10c      	bne.n	8001b40 <HAL_RCC_OscConfig+0x98>
 8001b26:	4b70      	ldr	r3, [pc, #448]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a6f      	ldr	r2, [pc, #444]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b30:	6013      	str	r3, [r2, #0]
 8001b32:	4b6d      	ldr	r3, [pc, #436]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a6c      	ldr	r2, [pc, #432]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b3c:	6013      	str	r3, [r2, #0]
 8001b3e:	e00b      	b.n	8001b58 <HAL_RCC_OscConfig+0xb0>
 8001b40:	4b69      	ldr	r3, [pc, #420]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a68      	ldr	r2, [pc, #416]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b4a:	6013      	str	r3, [r2, #0]
 8001b4c:	4b66      	ldr	r3, [pc, #408]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a65      	ldr	r2, [pc, #404]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d013      	beq.n	8001b88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b60:	f7ff fbf4 	bl	800134c <HAL_GetTick>
 8001b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b66:	e008      	b.n	8001b7a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b68:	f7ff fbf0 	bl	800134c <HAL_GetTick>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	2b64      	cmp	r3, #100	@ 0x64
 8001b74:	d901      	bls.n	8001b7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e207      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b7a:	4b5b      	ldr	r3, [pc, #364]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d0f0      	beq.n	8001b68 <HAL_RCC_OscConfig+0xc0>
 8001b86:	e014      	b.n	8001bb2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b88:	f7ff fbe0 	bl	800134c <HAL_GetTick>
 8001b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b90:	f7ff fbdc 	bl	800134c <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b64      	cmp	r3, #100	@ 0x64
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e1f3      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ba2:	4b51      	ldr	r3, [pc, #324]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d1f0      	bne.n	8001b90 <HAL_RCC_OscConfig+0xe8>
 8001bae:	e000      	b.n	8001bb2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0302 	and.w	r3, r3, #2
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d063      	beq.n	8001c86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001bbe:	4b4a      	ldr	r3, [pc, #296]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f003 030c 	and.w	r3, r3, #12
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d00b      	beq.n	8001be2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bca:	4b47      	ldr	r3, [pc, #284]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001bd2:	2b08      	cmp	r3, #8
 8001bd4:	d11c      	bne.n	8001c10 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bd6:	4b44      	ldr	r3, [pc, #272]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d116      	bne.n	8001c10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001be2:	4b41      	ldr	r3, [pc, #260]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 0302 	and.w	r3, r3, #2
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d005      	beq.n	8001bfa <HAL_RCC_OscConfig+0x152>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d001      	beq.n	8001bfa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e1c7      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bfa:	4b3b      	ldr	r3, [pc, #236]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	4937      	ldr	r1, [pc, #220]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c0e:	e03a      	b.n	8001c86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d020      	beq.n	8001c5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c18:	4b34      	ldr	r3, [pc, #208]	@ (8001cec <HAL_RCC_OscConfig+0x244>)
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1e:	f7ff fb95 	bl	800134c <HAL_GetTick>
 8001c22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c24:	e008      	b.n	8001c38 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c26:	f7ff fb91 	bl	800134c <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e1a8      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c38:	4b2b      	ldr	r3, [pc, #172]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0302 	and.w	r3, r3, #2
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d0f0      	beq.n	8001c26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c44:	4b28      	ldr	r3, [pc, #160]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	691b      	ldr	r3, [r3, #16]
 8001c50:	00db      	lsls	r3, r3, #3
 8001c52:	4925      	ldr	r1, [pc, #148]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001c54:	4313      	orrs	r3, r2
 8001c56:	600b      	str	r3, [r1, #0]
 8001c58:	e015      	b.n	8001c86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c5a:	4b24      	ldr	r3, [pc, #144]	@ (8001cec <HAL_RCC_OscConfig+0x244>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c60:	f7ff fb74 	bl	800134c <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c68:	f7ff fb70 	bl	800134c <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e187      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0302 	and.w	r3, r3, #2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1f0      	bne.n	8001c68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0308 	and.w	r3, r3, #8
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d036      	beq.n	8001d00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d016      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c9a:	4b15      	ldr	r3, [pc, #84]	@ (8001cf0 <HAL_RCC_OscConfig+0x248>)
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ca0:	f7ff fb54 	bl	800134c <HAL_GetTick>
 8001ca4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ca6:	e008      	b.n	8001cba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ca8:	f7ff fb50 	bl	800134c <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e167      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cba:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001cbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d0f0      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x200>
 8001cc6:	e01b      	b.n	8001d00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cc8:	4b09      	ldr	r3, [pc, #36]	@ (8001cf0 <HAL_RCC_OscConfig+0x248>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cce:	f7ff fb3d 	bl	800134c <HAL_GetTick>
 8001cd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cd4:	e00e      	b.n	8001cf4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cd6:	f7ff fb39 	bl	800134c <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d907      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e150      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	42470000 	.word	0x42470000
 8001cf0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cf4:	4b88      	ldr	r3, [pc, #544]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001cf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d1ea      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	f000 8097 	beq.w	8001e3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d12:	4b81      	ldr	r3, [pc, #516]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d10f      	bne.n	8001d3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	60bb      	str	r3, [r7, #8]
 8001d22:	4b7d      	ldr	r3, [pc, #500]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d26:	4a7c      	ldr	r2, [pc, #496]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001d28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d2e:	4b7a      	ldr	r3, [pc, #488]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d36:	60bb      	str	r3, [r7, #8]
 8001d38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d3e:	4b77      	ldr	r3, [pc, #476]	@ (8001f1c <HAL_RCC_OscConfig+0x474>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d118      	bne.n	8001d7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d4a:	4b74      	ldr	r3, [pc, #464]	@ (8001f1c <HAL_RCC_OscConfig+0x474>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a73      	ldr	r2, [pc, #460]	@ (8001f1c <HAL_RCC_OscConfig+0x474>)
 8001d50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d56:	f7ff faf9 	bl	800134c <HAL_GetTick>
 8001d5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d5c:	e008      	b.n	8001d70 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d5e:	f7ff faf5 	bl	800134c <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	d901      	bls.n	8001d70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	e10c      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d70:	4b6a      	ldr	r3, [pc, #424]	@ (8001f1c <HAL_RCC_OscConfig+0x474>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d0f0      	beq.n	8001d5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d106      	bne.n	8001d92 <HAL_RCC_OscConfig+0x2ea>
 8001d84:	4b64      	ldr	r3, [pc, #400]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001d86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d88:	4a63      	ldr	r2, [pc, #396]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001d8a:	f043 0301 	orr.w	r3, r3, #1
 8001d8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d90:	e01c      	b.n	8001dcc <HAL_RCC_OscConfig+0x324>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	2b05      	cmp	r3, #5
 8001d98:	d10c      	bne.n	8001db4 <HAL_RCC_OscConfig+0x30c>
 8001d9a:	4b5f      	ldr	r3, [pc, #380]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d9e:	4a5e      	ldr	r2, [pc, #376]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001da0:	f043 0304 	orr.w	r3, r3, #4
 8001da4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001da6:	4b5c      	ldr	r3, [pc, #368]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001daa:	4a5b      	ldr	r2, [pc, #364]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001db2:	e00b      	b.n	8001dcc <HAL_RCC_OscConfig+0x324>
 8001db4:	4b58      	ldr	r3, [pc, #352]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001db8:	4a57      	ldr	r2, [pc, #348]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001dba:	f023 0301 	bic.w	r3, r3, #1
 8001dbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dc0:	4b55      	ldr	r3, [pc, #340]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dc4:	4a54      	ldr	r2, [pc, #336]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001dc6:	f023 0304 	bic.w	r3, r3, #4
 8001dca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d015      	beq.n	8001e00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dd4:	f7ff faba 	bl	800134c <HAL_GetTick>
 8001dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dda:	e00a      	b.n	8001df2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ddc:	f7ff fab6 	bl	800134c <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e0cb      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001df2:	4b49      	ldr	r3, [pc, #292]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001df6:	f003 0302 	and.w	r3, r3, #2
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d0ee      	beq.n	8001ddc <HAL_RCC_OscConfig+0x334>
 8001dfe:	e014      	b.n	8001e2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e00:	f7ff faa4 	bl	800134c <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e06:	e00a      	b.n	8001e1e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e08:	f7ff faa0 	bl	800134c <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e0b5      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e1e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1ee      	bne.n	8001e08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e2a:	7dfb      	ldrb	r3, [r7, #23]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d105      	bne.n	8001e3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e30:	4b39      	ldr	r3, [pc, #228]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e34:	4a38      	ldr	r2, [pc, #224]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001e36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e3a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	f000 80a1 	beq.w	8001f88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e46:	4b34      	ldr	r3, [pc, #208]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	f003 030c 	and.w	r3, r3, #12
 8001e4e:	2b08      	cmp	r3, #8
 8001e50:	d05c      	beq.n	8001f0c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	699b      	ldr	r3, [r3, #24]
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d141      	bne.n	8001ede <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e5a:	4b31      	ldr	r3, [pc, #196]	@ (8001f20 <HAL_RCC_OscConfig+0x478>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e60:	f7ff fa74 	bl	800134c <HAL_GetTick>
 8001e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e66:	e008      	b.n	8001e7a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e68:	f7ff fa70 	bl	800134c <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e087      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e7a:	4b27      	ldr	r3, [pc, #156]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d1f0      	bne.n	8001e68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	69da      	ldr	r2, [r3, #28]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a1b      	ldr	r3, [r3, #32]
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e94:	019b      	lsls	r3, r3, #6
 8001e96:	431a      	orrs	r2, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e9c:	085b      	lsrs	r3, r3, #1
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	041b      	lsls	r3, r3, #16
 8001ea2:	431a      	orrs	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea8:	061b      	lsls	r3, r3, #24
 8001eaa:	491b      	ldr	r1, [pc, #108]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f20 <HAL_RCC_OscConfig+0x478>)
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb6:	f7ff fa49 	bl	800134c <HAL_GetTick>
 8001eba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ebc:	e008      	b.n	8001ed0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ebe:	f7ff fa45 	bl	800134c <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e05c      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ed0:	4b11      	ldr	r3, [pc, #68]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0f0      	beq.n	8001ebe <HAL_RCC_OscConfig+0x416>
 8001edc:	e054      	b.n	8001f88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ede:	4b10      	ldr	r3, [pc, #64]	@ (8001f20 <HAL_RCC_OscConfig+0x478>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee4:	f7ff fa32 	bl	800134c <HAL_GetTick>
 8001ee8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eea:	e008      	b.n	8001efe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eec:	f7ff fa2e 	bl	800134c <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e045      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001efe:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d1f0      	bne.n	8001eec <HAL_RCC_OscConfig+0x444>
 8001f0a:	e03d      	b.n	8001f88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d107      	bne.n	8001f24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e038      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	40007000 	.word	0x40007000
 8001f20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f24:	4b1b      	ldr	r3, [pc, #108]	@ (8001f94 <HAL_RCC_OscConfig+0x4ec>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	699b      	ldr	r3, [r3, #24]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d028      	beq.n	8001f84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d121      	bne.n	8001f84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d11a      	bne.n	8001f84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001f54:	4013      	ands	r3, r2
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001f5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d111      	bne.n	8001f84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f6a:	085b      	lsrs	r3, r3, #1
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d107      	bne.n	8001f84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d001      	beq.n	8001f88 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e000      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	40023800 	.word	0x40023800

08001f98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d101      	bne.n	8001fac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e0cc      	b.n	8002146 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fac:	4b68      	ldr	r3, [pc, #416]	@ (8002150 <HAL_RCC_ClockConfig+0x1b8>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0307 	and.w	r3, r3, #7
 8001fb4:	683a      	ldr	r2, [r7, #0]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d90c      	bls.n	8001fd4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fba:	4b65      	ldr	r3, [pc, #404]	@ (8002150 <HAL_RCC_ClockConfig+0x1b8>)
 8001fbc:	683a      	ldr	r2, [r7, #0]
 8001fbe:	b2d2      	uxtb	r2, r2
 8001fc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fc2:	4b63      	ldr	r3, [pc, #396]	@ (8002150 <HAL_RCC_ClockConfig+0x1b8>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0307 	and.w	r3, r3, #7
 8001fca:	683a      	ldr	r2, [r7, #0]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d001      	beq.n	8001fd4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e0b8      	b.n	8002146 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0302 	and.w	r3, r3, #2
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d020      	beq.n	8002022 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0304 	and.w	r3, r3, #4
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d005      	beq.n	8001ff8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fec:	4b59      	ldr	r3, [pc, #356]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	4a58      	ldr	r2, [pc, #352]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8001ff2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001ff6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0308 	and.w	r3, r3, #8
 8002000:	2b00      	cmp	r3, #0
 8002002:	d005      	beq.n	8002010 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002004:	4b53      	ldr	r3, [pc, #332]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	4a52      	ldr	r2, [pc, #328]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 800200a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800200e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002010:	4b50      	ldr	r3, [pc, #320]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	494d      	ldr	r1, [pc, #308]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 800201e:	4313      	orrs	r3, r2
 8002020:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b00      	cmp	r3, #0
 800202c:	d044      	beq.n	80020b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	2b01      	cmp	r3, #1
 8002034:	d107      	bne.n	8002046 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002036:	4b47      	ldr	r3, [pc, #284]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d119      	bne.n	8002076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e07f      	b.n	8002146 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	2b02      	cmp	r3, #2
 800204c:	d003      	beq.n	8002056 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002052:	2b03      	cmp	r3, #3
 8002054:	d107      	bne.n	8002066 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002056:	4b3f      	ldr	r3, [pc, #252]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d109      	bne.n	8002076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e06f      	b.n	8002146 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002066:	4b3b      	ldr	r3, [pc, #236]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e067      	b.n	8002146 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002076:	4b37      	ldr	r3, [pc, #220]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f023 0203 	bic.w	r2, r3, #3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	4934      	ldr	r1, [pc, #208]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002084:	4313      	orrs	r3, r2
 8002086:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002088:	f7ff f960 	bl	800134c <HAL_GetTick>
 800208c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800208e:	e00a      	b.n	80020a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002090:	f7ff f95c 	bl	800134c <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800209e:	4293      	cmp	r3, r2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e04f      	b.n	8002146 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f003 020c 	and.w	r2, r3, #12
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d1eb      	bne.n	8002090 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020b8:	4b25      	ldr	r3, [pc, #148]	@ (8002150 <HAL_RCC_ClockConfig+0x1b8>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0307 	and.w	r3, r3, #7
 80020c0:	683a      	ldr	r2, [r7, #0]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d20c      	bcs.n	80020e0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020c6:	4b22      	ldr	r3, [pc, #136]	@ (8002150 <HAL_RCC_ClockConfig+0x1b8>)
 80020c8:	683a      	ldr	r2, [r7, #0]
 80020ca:	b2d2      	uxtb	r2, r2
 80020cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ce:	4b20      	ldr	r3, [pc, #128]	@ (8002150 <HAL_RCC_ClockConfig+0x1b8>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0307 	and.w	r3, r3, #7
 80020d6:	683a      	ldr	r2, [r7, #0]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d001      	beq.n	80020e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e032      	b.n	8002146 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0304 	and.w	r3, r3, #4
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d008      	beq.n	80020fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020ec:	4b19      	ldr	r3, [pc, #100]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	4916      	ldr	r1, [pc, #88]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 80020fa:	4313      	orrs	r3, r2
 80020fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0308 	and.w	r3, r3, #8
 8002106:	2b00      	cmp	r3, #0
 8002108:	d009      	beq.n	800211e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800210a:	4b12      	ldr	r3, [pc, #72]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	00db      	lsls	r3, r3, #3
 8002118:	490e      	ldr	r1, [pc, #56]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 800211a:	4313      	orrs	r3, r2
 800211c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800211e:	f000 f821 	bl	8002164 <HAL_RCC_GetSysClockFreq>
 8002122:	4602      	mov	r2, r0
 8002124:	4b0b      	ldr	r3, [pc, #44]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	091b      	lsrs	r3, r3, #4
 800212a:	f003 030f 	and.w	r3, r3, #15
 800212e:	490a      	ldr	r1, [pc, #40]	@ (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 8002130:	5ccb      	ldrb	r3, [r1, r3]
 8002132:	fa22 f303 	lsr.w	r3, r2, r3
 8002136:	4a09      	ldr	r2, [pc, #36]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002138:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800213a:	4b09      	ldr	r3, [pc, #36]	@ (8002160 <HAL_RCC_ClockConfig+0x1c8>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff f8c0 	bl	80012c4 <HAL_InitTick>

  return HAL_OK;
 8002144:	2300      	movs	r3, #0
}
 8002146:	4618      	mov	r0, r3
 8002148:	3710      	adds	r7, #16
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	40023c00 	.word	0x40023c00
 8002154:	40023800 	.word	0x40023800
 8002158:	08003458 	.word	0x08003458
 800215c:	20000000 	.word	0x20000000
 8002160:	20000004 	.word	0x20000004

08002164 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002164:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002168:	b094      	sub	sp, #80	@ 0x50
 800216a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800216c:	2300      	movs	r3, #0
 800216e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002170:	2300      	movs	r3, #0
 8002172:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002174:	2300      	movs	r3, #0
 8002176:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002178:	2300      	movs	r3, #0
 800217a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800217c:	4b79      	ldr	r3, [pc, #484]	@ (8002364 <HAL_RCC_GetSysClockFreq+0x200>)
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f003 030c 	and.w	r3, r3, #12
 8002184:	2b08      	cmp	r3, #8
 8002186:	d00d      	beq.n	80021a4 <HAL_RCC_GetSysClockFreq+0x40>
 8002188:	2b08      	cmp	r3, #8
 800218a:	f200 80e1 	bhi.w	8002350 <HAL_RCC_GetSysClockFreq+0x1ec>
 800218e:	2b00      	cmp	r3, #0
 8002190:	d002      	beq.n	8002198 <HAL_RCC_GetSysClockFreq+0x34>
 8002192:	2b04      	cmp	r3, #4
 8002194:	d003      	beq.n	800219e <HAL_RCC_GetSysClockFreq+0x3a>
 8002196:	e0db      	b.n	8002350 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002198:	4b73      	ldr	r3, [pc, #460]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x204>)
 800219a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800219c:	e0db      	b.n	8002356 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800219e:	4b73      	ldr	r3, [pc, #460]	@ (800236c <HAL_RCC_GetSysClockFreq+0x208>)
 80021a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80021a2:	e0d8      	b.n	8002356 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021a4:	4b6f      	ldr	r3, [pc, #444]	@ (8002364 <HAL_RCC_GetSysClockFreq+0x200>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021ac:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021ae:	4b6d      	ldr	r3, [pc, #436]	@ (8002364 <HAL_RCC_GetSysClockFreq+0x200>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d063      	beq.n	8002282 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021ba:	4b6a      	ldr	r3, [pc, #424]	@ (8002364 <HAL_RCC_GetSysClockFreq+0x200>)
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	099b      	lsrs	r3, r3, #6
 80021c0:	2200      	movs	r2, #0
 80021c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80021c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80021c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80021ce:	2300      	movs	r3, #0
 80021d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80021d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80021d6:	4622      	mov	r2, r4
 80021d8:	462b      	mov	r3, r5
 80021da:	f04f 0000 	mov.w	r0, #0
 80021de:	f04f 0100 	mov.w	r1, #0
 80021e2:	0159      	lsls	r1, r3, #5
 80021e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021e8:	0150      	lsls	r0, r2, #5
 80021ea:	4602      	mov	r2, r0
 80021ec:	460b      	mov	r3, r1
 80021ee:	4621      	mov	r1, r4
 80021f0:	1a51      	subs	r1, r2, r1
 80021f2:	6139      	str	r1, [r7, #16]
 80021f4:	4629      	mov	r1, r5
 80021f6:	eb63 0301 	sbc.w	r3, r3, r1
 80021fa:	617b      	str	r3, [r7, #20]
 80021fc:	f04f 0200 	mov.w	r2, #0
 8002200:	f04f 0300 	mov.w	r3, #0
 8002204:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002208:	4659      	mov	r1, fp
 800220a:	018b      	lsls	r3, r1, #6
 800220c:	4651      	mov	r1, sl
 800220e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002212:	4651      	mov	r1, sl
 8002214:	018a      	lsls	r2, r1, #6
 8002216:	4651      	mov	r1, sl
 8002218:	ebb2 0801 	subs.w	r8, r2, r1
 800221c:	4659      	mov	r1, fp
 800221e:	eb63 0901 	sbc.w	r9, r3, r1
 8002222:	f04f 0200 	mov.w	r2, #0
 8002226:	f04f 0300 	mov.w	r3, #0
 800222a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800222e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002232:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002236:	4690      	mov	r8, r2
 8002238:	4699      	mov	r9, r3
 800223a:	4623      	mov	r3, r4
 800223c:	eb18 0303 	adds.w	r3, r8, r3
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	462b      	mov	r3, r5
 8002244:	eb49 0303 	adc.w	r3, r9, r3
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	f04f 0200 	mov.w	r2, #0
 800224e:	f04f 0300 	mov.w	r3, #0
 8002252:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002256:	4629      	mov	r1, r5
 8002258:	024b      	lsls	r3, r1, #9
 800225a:	4621      	mov	r1, r4
 800225c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002260:	4621      	mov	r1, r4
 8002262:	024a      	lsls	r2, r1, #9
 8002264:	4610      	mov	r0, r2
 8002266:	4619      	mov	r1, r3
 8002268:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800226a:	2200      	movs	r2, #0
 800226c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800226e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002270:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002274:	f7fe fb8e 	bl	8000994 <__aeabi_uldivmod>
 8002278:	4602      	mov	r2, r0
 800227a:	460b      	mov	r3, r1
 800227c:	4613      	mov	r3, r2
 800227e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002280:	e058      	b.n	8002334 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002282:	4b38      	ldr	r3, [pc, #224]	@ (8002364 <HAL_RCC_GetSysClockFreq+0x200>)
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	099b      	lsrs	r3, r3, #6
 8002288:	2200      	movs	r2, #0
 800228a:	4618      	mov	r0, r3
 800228c:	4611      	mov	r1, r2
 800228e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002292:	623b      	str	r3, [r7, #32]
 8002294:	2300      	movs	r3, #0
 8002296:	627b      	str	r3, [r7, #36]	@ 0x24
 8002298:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800229c:	4642      	mov	r2, r8
 800229e:	464b      	mov	r3, r9
 80022a0:	f04f 0000 	mov.w	r0, #0
 80022a4:	f04f 0100 	mov.w	r1, #0
 80022a8:	0159      	lsls	r1, r3, #5
 80022aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022ae:	0150      	lsls	r0, r2, #5
 80022b0:	4602      	mov	r2, r0
 80022b2:	460b      	mov	r3, r1
 80022b4:	4641      	mov	r1, r8
 80022b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80022ba:	4649      	mov	r1, r9
 80022bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80022c0:	f04f 0200 	mov.w	r2, #0
 80022c4:	f04f 0300 	mov.w	r3, #0
 80022c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80022cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80022d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80022d4:	ebb2 040a 	subs.w	r4, r2, sl
 80022d8:	eb63 050b 	sbc.w	r5, r3, fp
 80022dc:	f04f 0200 	mov.w	r2, #0
 80022e0:	f04f 0300 	mov.w	r3, #0
 80022e4:	00eb      	lsls	r3, r5, #3
 80022e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022ea:	00e2      	lsls	r2, r4, #3
 80022ec:	4614      	mov	r4, r2
 80022ee:	461d      	mov	r5, r3
 80022f0:	4643      	mov	r3, r8
 80022f2:	18e3      	adds	r3, r4, r3
 80022f4:	603b      	str	r3, [r7, #0]
 80022f6:	464b      	mov	r3, r9
 80022f8:	eb45 0303 	adc.w	r3, r5, r3
 80022fc:	607b      	str	r3, [r7, #4]
 80022fe:	f04f 0200 	mov.w	r2, #0
 8002302:	f04f 0300 	mov.w	r3, #0
 8002306:	e9d7 4500 	ldrd	r4, r5, [r7]
 800230a:	4629      	mov	r1, r5
 800230c:	028b      	lsls	r3, r1, #10
 800230e:	4621      	mov	r1, r4
 8002310:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002314:	4621      	mov	r1, r4
 8002316:	028a      	lsls	r2, r1, #10
 8002318:	4610      	mov	r0, r2
 800231a:	4619      	mov	r1, r3
 800231c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800231e:	2200      	movs	r2, #0
 8002320:	61bb      	str	r3, [r7, #24]
 8002322:	61fa      	str	r2, [r7, #28]
 8002324:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002328:	f7fe fb34 	bl	8000994 <__aeabi_uldivmod>
 800232c:	4602      	mov	r2, r0
 800232e:	460b      	mov	r3, r1
 8002330:	4613      	mov	r3, r2
 8002332:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002334:	4b0b      	ldr	r3, [pc, #44]	@ (8002364 <HAL_RCC_GetSysClockFreq+0x200>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	0c1b      	lsrs	r3, r3, #16
 800233a:	f003 0303 	and.w	r3, r3, #3
 800233e:	3301      	adds	r3, #1
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002344:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002346:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002348:	fbb2 f3f3 	udiv	r3, r2, r3
 800234c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800234e:	e002      	b.n	8002356 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002350:	4b05      	ldr	r3, [pc, #20]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x204>)
 8002352:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002354:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002356:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002358:	4618      	mov	r0, r3
 800235a:	3750      	adds	r7, #80	@ 0x50
 800235c:	46bd      	mov	sp, r7
 800235e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002362:	bf00      	nop
 8002364:	40023800 	.word	0x40023800
 8002368:	00f42400 	.word	0x00f42400
 800236c:	007a1200 	.word	0x007a1200

08002370 <memset>:
 8002370:	4402      	add	r2, r0
 8002372:	4603      	mov	r3, r0
 8002374:	4293      	cmp	r3, r2
 8002376:	d100      	bne.n	800237a <memset+0xa>
 8002378:	4770      	bx	lr
 800237a:	f803 1b01 	strb.w	r1, [r3], #1
 800237e:	e7f9      	b.n	8002374 <memset+0x4>

08002380 <__libc_init_array>:
 8002380:	b570      	push	{r4, r5, r6, lr}
 8002382:	4d0d      	ldr	r5, [pc, #52]	@ (80023b8 <__libc_init_array+0x38>)
 8002384:	4c0d      	ldr	r4, [pc, #52]	@ (80023bc <__libc_init_array+0x3c>)
 8002386:	1b64      	subs	r4, r4, r5
 8002388:	10a4      	asrs	r4, r4, #2
 800238a:	2600      	movs	r6, #0
 800238c:	42a6      	cmp	r6, r4
 800238e:	d109      	bne.n	80023a4 <__libc_init_array+0x24>
 8002390:	4d0b      	ldr	r5, [pc, #44]	@ (80023c0 <__libc_init_array+0x40>)
 8002392:	4c0c      	ldr	r4, [pc, #48]	@ (80023c4 <__libc_init_array+0x44>)
 8002394:	f001 f83c 	bl	8003410 <_init>
 8002398:	1b64      	subs	r4, r4, r5
 800239a:	10a4      	asrs	r4, r4, #2
 800239c:	2600      	movs	r6, #0
 800239e:	42a6      	cmp	r6, r4
 80023a0:	d105      	bne.n	80023ae <__libc_init_array+0x2e>
 80023a2:	bd70      	pop	{r4, r5, r6, pc}
 80023a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80023a8:	4798      	blx	r3
 80023aa:	3601      	adds	r6, #1
 80023ac:	e7ee      	b.n	800238c <__libc_init_array+0xc>
 80023ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80023b2:	4798      	blx	r3
 80023b4:	3601      	adds	r6, #1
 80023b6:	e7f2      	b.n	800239e <__libc_init_array+0x1e>
 80023b8:	08003648 	.word	0x08003648
 80023bc:	08003648 	.word	0x08003648
 80023c0:	08003648 	.word	0x08003648
 80023c4:	0800364c 	.word	0x0800364c

080023c8 <sin>:
 80023c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80023ca:	ec53 2b10 	vmov	r2, r3, d0
 80023ce:	4826      	ldr	r0, [pc, #152]	@ (8002468 <sin+0xa0>)
 80023d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80023d4:	4281      	cmp	r1, r0
 80023d6:	d807      	bhi.n	80023e8 <sin+0x20>
 80023d8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8002460 <sin+0x98>
 80023dc:	2000      	movs	r0, #0
 80023de:	b005      	add	sp, #20
 80023e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80023e4:	f000 b90c 	b.w	8002600 <__kernel_sin>
 80023e8:	4820      	ldr	r0, [pc, #128]	@ (800246c <sin+0xa4>)
 80023ea:	4281      	cmp	r1, r0
 80023ec:	d908      	bls.n	8002400 <sin+0x38>
 80023ee:	4610      	mov	r0, r2
 80023f0:	4619      	mov	r1, r3
 80023f2:	f7fe f817 	bl	8000424 <__aeabi_dsub>
 80023f6:	ec41 0b10 	vmov	d0, r0, r1
 80023fa:	b005      	add	sp, #20
 80023fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8002400:	4668      	mov	r0, sp
 8002402:	f000 f9b9 	bl	8002778 <__ieee754_rem_pio2>
 8002406:	f000 0003 	and.w	r0, r0, #3
 800240a:	2801      	cmp	r0, #1
 800240c:	d00c      	beq.n	8002428 <sin+0x60>
 800240e:	2802      	cmp	r0, #2
 8002410:	d011      	beq.n	8002436 <sin+0x6e>
 8002412:	b9e8      	cbnz	r0, 8002450 <sin+0x88>
 8002414:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002418:	ed9d 0b00 	vldr	d0, [sp]
 800241c:	2001      	movs	r0, #1
 800241e:	f000 f8ef 	bl	8002600 <__kernel_sin>
 8002422:	ec51 0b10 	vmov	r0, r1, d0
 8002426:	e7e6      	b.n	80023f6 <sin+0x2e>
 8002428:	ed9d 1b02 	vldr	d1, [sp, #8]
 800242c:	ed9d 0b00 	vldr	d0, [sp]
 8002430:	f000 f81e 	bl	8002470 <__kernel_cos>
 8002434:	e7f5      	b.n	8002422 <sin+0x5a>
 8002436:	ed9d 1b02 	vldr	d1, [sp, #8]
 800243a:	ed9d 0b00 	vldr	d0, [sp]
 800243e:	2001      	movs	r0, #1
 8002440:	f000 f8de 	bl	8002600 <__kernel_sin>
 8002444:	ec53 2b10 	vmov	r2, r3, d0
 8002448:	4610      	mov	r0, r2
 800244a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800244e:	e7d2      	b.n	80023f6 <sin+0x2e>
 8002450:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002454:	ed9d 0b00 	vldr	d0, [sp]
 8002458:	f000 f80a 	bl	8002470 <__kernel_cos>
 800245c:	e7f2      	b.n	8002444 <sin+0x7c>
 800245e:	bf00      	nop
	...
 8002468:	3fe921fb 	.word	0x3fe921fb
 800246c:	7fefffff 	.word	0x7fefffff

08002470 <__kernel_cos>:
 8002470:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002474:	ec57 6b10 	vmov	r6, r7, d0
 8002478:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800247c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8002480:	ed8d 1b00 	vstr	d1, [sp]
 8002484:	d206      	bcs.n	8002494 <__kernel_cos+0x24>
 8002486:	4630      	mov	r0, r6
 8002488:	4639      	mov	r1, r7
 800248a:	f7fe fa0b 	bl	80008a4 <__aeabi_d2iz>
 800248e:	2800      	cmp	r0, #0
 8002490:	f000 8088 	beq.w	80025a4 <__kernel_cos+0x134>
 8002494:	4632      	mov	r2, r6
 8002496:	463b      	mov	r3, r7
 8002498:	4630      	mov	r0, r6
 800249a:	4639      	mov	r1, r7
 800249c:	f7fd fe94 	bl	80001c8 <__aeabi_dmul>
 80024a0:	4b51      	ldr	r3, [pc, #324]	@ (80025e8 <__kernel_cos+0x178>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	4604      	mov	r4, r0
 80024a6:	460d      	mov	r5, r1
 80024a8:	f7fd fe8e 	bl	80001c8 <__aeabi_dmul>
 80024ac:	a340      	add	r3, pc, #256	@ (adr r3, 80025b0 <__kernel_cos+0x140>)
 80024ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024b2:	4682      	mov	sl, r0
 80024b4:	468b      	mov	fp, r1
 80024b6:	4620      	mov	r0, r4
 80024b8:	4629      	mov	r1, r5
 80024ba:	f7fd fe85 	bl	80001c8 <__aeabi_dmul>
 80024be:	a33e      	add	r3, pc, #248	@ (adr r3, 80025b8 <__kernel_cos+0x148>)
 80024c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024c4:	f7fd ffb0 	bl	8000428 <__adddf3>
 80024c8:	4622      	mov	r2, r4
 80024ca:	462b      	mov	r3, r5
 80024cc:	f7fd fe7c 	bl	80001c8 <__aeabi_dmul>
 80024d0:	a33b      	add	r3, pc, #236	@ (adr r3, 80025c0 <__kernel_cos+0x150>)
 80024d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d6:	f7fd ffa5 	bl	8000424 <__aeabi_dsub>
 80024da:	4622      	mov	r2, r4
 80024dc:	462b      	mov	r3, r5
 80024de:	f7fd fe73 	bl	80001c8 <__aeabi_dmul>
 80024e2:	a339      	add	r3, pc, #228	@ (adr r3, 80025c8 <__kernel_cos+0x158>)
 80024e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024e8:	f7fd ff9e 	bl	8000428 <__adddf3>
 80024ec:	4622      	mov	r2, r4
 80024ee:	462b      	mov	r3, r5
 80024f0:	f7fd fe6a 	bl	80001c8 <__aeabi_dmul>
 80024f4:	a336      	add	r3, pc, #216	@ (adr r3, 80025d0 <__kernel_cos+0x160>)
 80024f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024fa:	f7fd ff93 	bl	8000424 <__aeabi_dsub>
 80024fe:	4622      	mov	r2, r4
 8002500:	462b      	mov	r3, r5
 8002502:	f7fd fe61 	bl	80001c8 <__aeabi_dmul>
 8002506:	a334      	add	r3, pc, #208	@ (adr r3, 80025d8 <__kernel_cos+0x168>)
 8002508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250c:	f7fd ff8c 	bl	8000428 <__adddf3>
 8002510:	4622      	mov	r2, r4
 8002512:	462b      	mov	r3, r5
 8002514:	f7fd fe58 	bl	80001c8 <__aeabi_dmul>
 8002518:	4622      	mov	r2, r4
 800251a:	462b      	mov	r3, r5
 800251c:	f7fd fe54 	bl	80001c8 <__aeabi_dmul>
 8002520:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002524:	4604      	mov	r4, r0
 8002526:	460d      	mov	r5, r1
 8002528:	4630      	mov	r0, r6
 800252a:	4639      	mov	r1, r7
 800252c:	f7fd fe4c 	bl	80001c8 <__aeabi_dmul>
 8002530:	460b      	mov	r3, r1
 8002532:	4602      	mov	r2, r0
 8002534:	4629      	mov	r1, r5
 8002536:	4620      	mov	r0, r4
 8002538:	f7fd ff74 	bl	8000424 <__aeabi_dsub>
 800253c:	4b2b      	ldr	r3, [pc, #172]	@ (80025ec <__kernel_cos+0x17c>)
 800253e:	4598      	cmp	r8, r3
 8002540:	4606      	mov	r6, r0
 8002542:	460f      	mov	r7, r1
 8002544:	d810      	bhi.n	8002568 <__kernel_cos+0xf8>
 8002546:	4602      	mov	r2, r0
 8002548:	460b      	mov	r3, r1
 800254a:	4650      	mov	r0, sl
 800254c:	4659      	mov	r1, fp
 800254e:	f7fd ff69 	bl	8000424 <__aeabi_dsub>
 8002552:	460b      	mov	r3, r1
 8002554:	4926      	ldr	r1, [pc, #152]	@ (80025f0 <__kernel_cos+0x180>)
 8002556:	4602      	mov	r2, r0
 8002558:	2000      	movs	r0, #0
 800255a:	f7fd ff63 	bl	8000424 <__aeabi_dsub>
 800255e:	ec41 0b10 	vmov	d0, r0, r1
 8002562:	b003      	add	sp, #12
 8002564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002568:	4b22      	ldr	r3, [pc, #136]	@ (80025f4 <__kernel_cos+0x184>)
 800256a:	4921      	ldr	r1, [pc, #132]	@ (80025f0 <__kernel_cos+0x180>)
 800256c:	4598      	cmp	r8, r3
 800256e:	bf8c      	ite	hi
 8002570:	4d21      	ldrhi	r5, [pc, #132]	@ (80025f8 <__kernel_cos+0x188>)
 8002572:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8002576:	2400      	movs	r4, #0
 8002578:	4622      	mov	r2, r4
 800257a:	462b      	mov	r3, r5
 800257c:	2000      	movs	r0, #0
 800257e:	f7fd ff51 	bl	8000424 <__aeabi_dsub>
 8002582:	4622      	mov	r2, r4
 8002584:	4680      	mov	r8, r0
 8002586:	4689      	mov	r9, r1
 8002588:	462b      	mov	r3, r5
 800258a:	4650      	mov	r0, sl
 800258c:	4659      	mov	r1, fp
 800258e:	f7fd ff49 	bl	8000424 <__aeabi_dsub>
 8002592:	4632      	mov	r2, r6
 8002594:	463b      	mov	r3, r7
 8002596:	f7fd ff45 	bl	8000424 <__aeabi_dsub>
 800259a:	4602      	mov	r2, r0
 800259c:	460b      	mov	r3, r1
 800259e:	4640      	mov	r0, r8
 80025a0:	4649      	mov	r1, r9
 80025a2:	e7da      	b.n	800255a <__kernel_cos+0xea>
 80025a4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80025e0 <__kernel_cos+0x170>
 80025a8:	e7db      	b.n	8002562 <__kernel_cos+0xf2>
 80025aa:	bf00      	nop
 80025ac:	f3af 8000 	nop.w
 80025b0:	be8838d4 	.word	0xbe8838d4
 80025b4:	bda8fae9 	.word	0xbda8fae9
 80025b8:	bdb4b1c4 	.word	0xbdb4b1c4
 80025bc:	3e21ee9e 	.word	0x3e21ee9e
 80025c0:	809c52ad 	.word	0x809c52ad
 80025c4:	3e927e4f 	.word	0x3e927e4f
 80025c8:	19cb1590 	.word	0x19cb1590
 80025cc:	3efa01a0 	.word	0x3efa01a0
 80025d0:	16c15177 	.word	0x16c15177
 80025d4:	3f56c16c 	.word	0x3f56c16c
 80025d8:	5555554c 	.word	0x5555554c
 80025dc:	3fa55555 	.word	0x3fa55555
 80025e0:	00000000 	.word	0x00000000
 80025e4:	3ff00000 	.word	0x3ff00000
 80025e8:	3fe00000 	.word	0x3fe00000
 80025ec:	3fd33332 	.word	0x3fd33332
 80025f0:	3ff00000 	.word	0x3ff00000
 80025f4:	3fe90000 	.word	0x3fe90000
 80025f8:	3fd20000 	.word	0x3fd20000
 80025fc:	00000000 	.word	0x00000000

08002600 <__kernel_sin>:
 8002600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002604:	ec55 4b10 	vmov	r4, r5, d0
 8002608:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800260c:	b085      	sub	sp, #20
 800260e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8002612:	ed8d 1b02 	vstr	d1, [sp, #8]
 8002616:	4680      	mov	r8, r0
 8002618:	d205      	bcs.n	8002626 <__kernel_sin+0x26>
 800261a:	4620      	mov	r0, r4
 800261c:	4629      	mov	r1, r5
 800261e:	f7fe f941 	bl	80008a4 <__aeabi_d2iz>
 8002622:	2800      	cmp	r0, #0
 8002624:	d052      	beq.n	80026cc <__kernel_sin+0xcc>
 8002626:	4622      	mov	r2, r4
 8002628:	462b      	mov	r3, r5
 800262a:	4620      	mov	r0, r4
 800262c:	4629      	mov	r1, r5
 800262e:	f7fd fdcb 	bl	80001c8 <__aeabi_dmul>
 8002632:	4682      	mov	sl, r0
 8002634:	468b      	mov	fp, r1
 8002636:	4602      	mov	r2, r0
 8002638:	460b      	mov	r3, r1
 800263a:	4620      	mov	r0, r4
 800263c:	4629      	mov	r1, r5
 800263e:	f7fd fdc3 	bl	80001c8 <__aeabi_dmul>
 8002642:	a342      	add	r3, pc, #264	@ (adr r3, 800274c <__kernel_sin+0x14c>)
 8002644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002648:	e9cd 0100 	strd	r0, r1, [sp]
 800264c:	4650      	mov	r0, sl
 800264e:	4659      	mov	r1, fp
 8002650:	f7fd fdba 	bl	80001c8 <__aeabi_dmul>
 8002654:	a33f      	add	r3, pc, #252	@ (adr r3, 8002754 <__kernel_sin+0x154>)
 8002656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800265a:	f7fd fee3 	bl	8000424 <__aeabi_dsub>
 800265e:	4652      	mov	r2, sl
 8002660:	465b      	mov	r3, fp
 8002662:	f7fd fdb1 	bl	80001c8 <__aeabi_dmul>
 8002666:	a33d      	add	r3, pc, #244	@ (adr r3, 800275c <__kernel_sin+0x15c>)
 8002668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800266c:	f7fd fedc 	bl	8000428 <__adddf3>
 8002670:	4652      	mov	r2, sl
 8002672:	465b      	mov	r3, fp
 8002674:	f7fd fda8 	bl	80001c8 <__aeabi_dmul>
 8002678:	a33a      	add	r3, pc, #232	@ (adr r3, 8002764 <__kernel_sin+0x164>)
 800267a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800267e:	f7fd fed1 	bl	8000424 <__aeabi_dsub>
 8002682:	4652      	mov	r2, sl
 8002684:	465b      	mov	r3, fp
 8002686:	f7fd fd9f 	bl	80001c8 <__aeabi_dmul>
 800268a:	a338      	add	r3, pc, #224	@ (adr r3, 800276c <__kernel_sin+0x16c>)
 800268c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002690:	f7fd feca 	bl	8000428 <__adddf3>
 8002694:	4606      	mov	r6, r0
 8002696:	460f      	mov	r7, r1
 8002698:	f1b8 0f00 	cmp.w	r8, #0
 800269c:	d11b      	bne.n	80026d6 <__kernel_sin+0xd6>
 800269e:	4602      	mov	r2, r0
 80026a0:	460b      	mov	r3, r1
 80026a2:	4650      	mov	r0, sl
 80026a4:	4659      	mov	r1, fp
 80026a6:	f7fd fd8f 	bl	80001c8 <__aeabi_dmul>
 80026aa:	a325      	add	r3, pc, #148	@ (adr r3, 8002740 <__kernel_sin+0x140>)
 80026ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b0:	f7fd feb8 	bl	8000424 <__aeabi_dsub>
 80026b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80026b8:	f7fd fd86 	bl	80001c8 <__aeabi_dmul>
 80026bc:	4602      	mov	r2, r0
 80026be:	460b      	mov	r3, r1
 80026c0:	4620      	mov	r0, r4
 80026c2:	4629      	mov	r1, r5
 80026c4:	f7fd feb0 	bl	8000428 <__adddf3>
 80026c8:	4604      	mov	r4, r0
 80026ca:	460d      	mov	r5, r1
 80026cc:	ec45 4b10 	vmov	d0, r4, r5
 80026d0:	b005      	add	sp, #20
 80026d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80026da:	4b1b      	ldr	r3, [pc, #108]	@ (8002748 <__kernel_sin+0x148>)
 80026dc:	2200      	movs	r2, #0
 80026de:	f7fd fd73 	bl	80001c8 <__aeabi_dmul>
 80026e2:	4632      	mov	r2, r6
 80026e4:	4680      	mov	r8, r0
 80026e6:	4689      	mov	r9, r1
 80026e8:	463b      	mov	r3, r7
 80026ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80026ee:	f7fd fd6b 	bl	80001c8 <__aeabi_dmul>
 80026f2:	4602      	mov	r2, r0
 80026f4:	460b      	mov	r3, r1
 80026f6:	4640      	mov	r0, r8
 80026f8:	4649      	mov	r1, r9
 80026fa:	f7fd fe93 	bl	8000424 <__aeabi_dsub>
 80026fe:	4652      	mov	r2, sl
 8002700:	465b      	mov	r3, fp
 8002702:	f7fd fd61 	bl	80001c8 <__aeabi_dmul>
 8002706:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800270a:	f7fd fe8b 	bl	8000424 <__aeabi_dsub>
 800270e:	a30c      	add	r3, pc, #48	@ (adr r3, 8002740 <__kernel_sin+0x140>)
 8002710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002714:	4606      	mov	r6, r0
 8002716:	460f      	mov	r7, r1
 8002718:	e9dd 0100 	ldrd	r0, r1, [sp]
 800271c:	f7fd fd54 	bl	80001c8 <__aeabi_dmul>
 8002720:	4602      	mov	r2, r0
 8002722:	460b      	mov	r3, r1
 8002724:	4630      	mov	r0, r6
 8002726:	4639      	mov	r1, r7
 8002728:	f7fd fe7e 	bl	8000428 <__adddf3>
 800272c:	4602      	mov	r2, r0
 800272e:	460b      	mov	r3, r1
 8002730:	4620      	mov	r0, r4
 8002732:	4629      	mov	r1, r5
 8002734:	f7fd fe76 	bl	8000424 <__aeabi_dsub>
 8002738:	e7c6      	b.n	80026c8 <__kernel_sin+0xc8>
 800273a:	bf00      	nop
 800273c:	f3af 8000 	nop.w
 8002740:	55555549 	.word	0x55555549
 8002744:	3fc55555 	.word	0x3fc55555
 8002748:	3fe00000 	.word	0x3fe00000
 800274c:	5acfd57c 	.word	0x5acfd57c
 8002750:	3de5d93a 	.word	0x3de5d93a
 8002754:	8a2b9ceb 	.word	0x8a2b9ceb
 8002758:	3e5ae5e6 	.word	0x3e5ae5e6
 800275c:	57b1fe7d 	.word	0x57b1fe7d
 8002760:	3ec71de3 	.word	0x3ec71de3
 8002764:	19c161d5 	.word	0x19c161d5
 8002768:	3f2a01a0 	.word	0x3f2a01a0
 800276c:	1110f8a6 	.word	0x1110f8a6
 8002770:	3f811111 	.word	0x3f811111
 8002774:	00000000 	.word	0x00000000

08002778 <__ieee754_rem_pio2>:
 8002778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800277c:	ec57 6b10 	vmov	r6, r7, d0
 8002780:	4bc5      	ldr	r3, [pc, #788]	@ (8002a98 <__ieee754_rem_pio2+0x320>)
 8002782:	b08d      	sub	sp, #52	@ 0x34
 8002784:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8002788:	4598      	cmp	r8, r3
 800278a:	4604      	mov	r4, r0
 800278c:	9704      	str	r7, [sp, #16]
 800278e:	d807      	bhi.n	80027a0 <__ieee754_rem_pio2+0x28>
 8002790:	2200      	movs	r2, #0
 8002792:	2300      	movs	r3, #0
 8002794:	ed80 0b00 	vstr	d0, [r0]
 8002798:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800279c:	2500      	movs	r5, #0
 800279e:	e028      	b.n	80027f2 <__ieee754_rem_pio2+0x7a>
 80027a0:	4bbe      	ldr	r3, [pc, #760]	@ (8002a9c <__ieee754_rem_pio2+0x324>)
 80027a2:	4598      	cmp	r8, r3
 80027a4:	d878      	bhi.n	8002898 <__ieee754_rem_pio2+0x120>
 80027a6:	9b04      	ldr	r3, [sp, #16]
 80027a8:	4dbd      	ldr	r5, [pc, #756]	@ (8002aa0 <__ieee754_rem_pio2+0x328>)
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	4630      	mov	r0, r6
 80027ae:	a3ac      	add	r3, pc, #688	@ (adr r3, 8002a60 <__ieee754_rem_pio2+0x2e8>)
 80027b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b4:	4639      	mov	r1, r7
 80027b6:	dd38      	ble.n	800282a <__ieee754_rem_pio2+0xb2>
 80027b8:	f7fd fe34 	bl	8000424 <__aeabi_dsub>
 80027bc:	45a8      	cmp	r8, r5
 80027be:	4606      	mov	r6, r0
 80027c0:	460f      	mov	r7, r1
 80027c2:	d01a      	beq.n	80027fa <__ieee754_rem_pio2+0x82>
 80027c4:	a3a8      	add	r3, pc, #672	@ (adr r3, 8002a68 <__ieee754_rem_pio2+0x2f0>)
 80027c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ca:	f7fd fe2b 	bl	8000424 <__aeabi_dsub>
 80027ce:	4602      	mov	r2, r0
 80027d0:	460b      	mov	r3, r1
 80027d2:	4680      	mov	r8, r0
 80027d4:	4689      	mov	r9, r1
 80027d6:	4630      	mov	r0, r6
 80027d8:	4639      	mov	r1, r7
 80027da:	f7fd fe23 	bl	8000424 <__aeabi_dsub>
 80027de:	a3a2      	add	r3, pc, #648	@ (adr r3, 8002a68 <__ieee754_rem_pio2+0x2f0>)
 80027e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027e4:	f7fd fe1e 	bl	8000424 <__aeabi_dsub>
 80027e8:	e9c4 8900 	strd	r8, r9, [r4]
 80027ec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80027f0:	2501      	movs	r5, #1
 80027f2:	4628      	mov	r0, r5
 80027f4:	b00d      	add	sp, #52	@ 0x34
 80027f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027fa:	a39d      	add	r3, pc, #628	@ (adr r3, 8002a70 <__ieee754_rem_pio2+0x2f8>)
 80027fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002800:	f7fd fe10 	bl	8000424 <__aeabi_dsub>
 8002804:	a39c      	add	r3, pc, #624	@ (adr r3, 8002a78 <__ieee754_rem_pio2+0x300>)
 8002806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800280a:	4606      	mov	r6, r0
 800280c:	460f      	mov	r7, r1
 800280e:	f7fd fe09 	bl	8000424 <__aeabi_dsub>
 8002812:	4602      	mov	r2, r0
 8002814:	460b      	mov	r3, r1
 8002816:	4680      	mov	r8, r0
 8002818:	4689      	mov	r9, r1
 800281a:	4630      	mov	r0, r6
 800281c:	4639      	mov	r1, r7
 800281e:	f7fd fe01 	bl	8000424 <__aeabi_dsub>
 8002822:	a395      	add	r3, pc, #596	@ (adr r3, 8002a78 <__ieee754_rem_pio2+0x300>)
 8002824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002828:	e7dc      	b.n	80027e4 <__ieee754_rem_pio2+0x6c>
 800282a:	f7fd fdfd 	bl	8000428 <__adddf3>
 800282e:	45a8      	cmp	r8, r5
 8002830:	4606      	mov	r6, r0
 8002832:	460f      	mov	r7, r1
 8002834:	d018      	beq.n	8002868 <__ieee754_rem_pio2+0xf0>
 8002836:	a38c      	add	r3, pc, #560	@ (adr r3, 8002a68 <__ieee754_rem_pio2+0x2f0>)
 8002838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283c:	f7fd fdf4 	bl	8000428 <__adddf3>
 8002840:	4602      	mov	r2, r0
 8002842:	460b      	mov	r3, r1
 8002844:	4680      	mov	r8, r0
 8002846:	4689      	mov	r9, r1
 8002848:	4630      	mov	r0, r6
 800284a:	4639      	mov	r1, r7
 800284c:	f7fd fdea 	bl	8000424 <__aeabi_dsub>
 8002850:	a385      	add	r3, pc, #532	@ (adr r3, 8002a68 <__ieee754_rem_pio2+0x2f0>)
 8002852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002856:	f7fd fde7 	bl	8000428 <__adddf3>
 800285a:	f04f 35ff 	mov.w	r5, #4294967295
 800285e:	e9c4 8900 	strd	r8, r9, [r4]
 8002862:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8002866:	e7c4      	b.n	80027f2 <__ieee754_rem_pio2+0x7a>
 8002868:	a381      	add	r3, pc, #516	@ (adr r3, 8002a70 <__ieee754_rem_pio2+0x2f8>)
 800286a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800286e:	f7fd fddb 	bl	8000428 <__adddf3>
 8002872:	a381      	add	r3, pc, #516	@ (adr r3, 8002a78 <__ieee754_rem_pio2+0x300>)
 8002874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002878:	4606      	mov	r6, r0
 800287a:	460f      	mov	r7, r1
 800287c:	f7fd fdd4 	bl	8000428 <__adddf3>
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	4680      	mov	r8, r0
 8002886:	4689      	mov	r9, r1
 8002888:	4630      	mov	r0, r6
 800288a:	4639      	mov	r1, r7
 800288c:	f7fd fdca 	bl	8000424 <__aeabi_dsub>
 8002890:	a379      	add	r3, pc, #484	@ (adr r3, 8002a78 <__ieee754_rem_pio2+0x300>)
 8002892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002896:	e7de      	b.n	8002856 <__ieee754_rem_pio2+0xde>
 8002898:	4b82      	ldr	r3, [pc, #520]	@ (8002aa4 <__ieee754_rem_pio2+0x32c>)
 800289a:	4598      	cmp	r8, r3
 800289c:	f200 80d1 	bhi.w	8002a42 <__ieee754_rem_pio2+0x2ca>
 80028a0:	f000 f966 	bl	8002b70 <fabs>
 80028a4:	ec57 6b10 	vmov	r6, r7, d0
 80028a8:	a375      	add	r3, pc, #468	@ (adr r3, 8002a80 <__ieee754_rem_pio2+0x308>)
 80028aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ae:	4630      	mov	r0, r6
 80028b0:	4639      	mov	r1, r7
 80028b2:	f7fd fc89 	bl	80001c8 <__aeabi_dmul>
 80028b6:	4b7c      	ldr	r3, [pc, #496]	@ (8002aa8 <__ieee754_rem_pio2+0x330>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	f7fd fdb5 	bl	8000428 <__adddf3>
 80028be:	f7fd fff1 	bl	80008a4 <__aeabi_d2iz>
 80028c2:	4605      	mov	r5, r0
 80028c4:	f7fd fefc 	bl	80006c0 <__aeabi_i2d>
 80028c8:	4602      	mov	r2, r0
 80028ca:	460b      	mov	r3, r1
 80028cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80028d0:	a363      	add	r3, pc, #396	@ (adr r3, 8002a60 <__ieee754_rem_pio2+0x2e8>)
 80028d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d6:	f7fd fc77 	bl	80001c8 <__aeabi_dmul>
 80028da:	4602      	mov	r2, r0
 80028dc:	460b      	mov	r3, r1
 80028de:	4630      	mov	r0, r6
 80028e0:	4639      	mov	r1, r7
 80028e2:	f7fd fd9f 	bl	8000424 <__aeabi_dsub>
 80028e6:	a360      	add	r3, pc, #384	@ (adr r3, 8002a68 <__ieee754_rem_pio2+0x2f0>)
 80028e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ec:	4682      	mov	sl, r0
 80028ee:	468b      	mov	fp, r1
 80028f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80028f4:	f7fd fc68 	bl	80001c8 <__aeabi_dmul>
 80028f8:	2d1f      	cmp	r5, #31
 80028fa:	4606      	mov	r6, r0
 80028fc:	460f      	mov	r7, r1
 80028fe:	dc0c      	bgt.n	800291a <__ieee754_rem_pio2+0x1a2>
 8002900:	4b6a      	ldr	r3, [pc, #424]	@ (8002aac <__ieee754_rem_pio2+0x334>)
 8002902:	1e6a      	subs	r2, r5, #1
 8002904:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002908:	4543      	cmp	r3, r8
 800290a:	d006      	beq.n	800291a <__ieee754_rem_pio2+0x1a2>
 800290c:	4632      	mov	r2, r6
 800290e:	463b      	mov	r3, r7
 8002910:	4650      	mov	r0, sl
 8002912:	4659      	mov	r1, fp
 8002914:	f7fd fd86 	bl	8000424 <__aeabi_dsub>
 8002918:	e00e      	b.n	8002938 <__ieee754_rem_pio2+0x1c0>
 800291a:	463b      	mov	r3, r7
 800291c:	4632      	mov	r2, r6
 800291e:	4650      	mov	r0, sl
 8002920:	4659      	mov	r1, fp
 8002922:	f7fd fd7f 	bl	8000424 <__aeabi_dsub>
 8002926:	ea4f 5328 	mov.w	r3, r8, asr #20
 800292a:	9305      	str	r3, [sp, #20]
 800292c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8002930:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8002934:	2b10      	cmp	r3, #16
 8002936:	dc02      	bgt.n	800293e <__ieee754_rem_pio2+0x1c6>
 8002938:	e9c4 0100 	strd	r0, r1, [r4]
 800293c:	e039      	b.n	80029b2 <__ieee754_rem_pio2+0x23a>
 800293e:	a34c      	add	r3, pc, #304	@ (adr r3, 8002a70 <__ieee754_rem_pio2+0x2f8>)
 8002940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002944:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002948:	f7fd fc3e 	bl	80001c8 <__aeabi_dmul>
 800294c:	4606      	mov	r6, r0
 800294e:	460f      	mov	r7, r1
 8002950:	4602      	mov	r2, r0
 8002952:	460b      	mov	r3, r1
 8002954:	4650      	mov	r0, sl
 8002956:	4659      	mov	r1, fp
 8002958:	f7fd fd64 	bl	8000424 <__aeabi_dsub>
 800295c:	4602      	mov	r2, r0
 800295e:	460b      	mov	r3, r1
 8002960:	4680      	mov	r8, r0
 8002962:	4689      	mov	r9, r1
 8002964:	4650      	mov	r0, sl
 8002966:	4659      	mov	r1, fp
 8002968:	f7fd fd5c 	bl	8000424 <__aeabi_dsub>
 800296c:	4632      	mov	r2, r6
 800296e:	463b      	mov	r3, r7
 8002970:	f7fd fd58 	bl	8000424 <__aeabi_dsub>
 8002974:	a340      	add	r3, pc, #256	@ (adr r3, 8002a78 <__ieee754_rem_pio2+0x300>)
 8002976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800297a:	4606      	mov	r6, r0
 800297c:	460f      	mov	r7, r1
 800297e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002982:	f7fd fc21 	bl	80001c8 <__aeabi_dmul>
 8002986:	4632      	mov	r2, r6
 8002988:	463b      	mov	r3, r7
 800298a:	f7fd fd4b 	bl	8000424 <__aeabi_dsub>
 800298e:	4602      	mov	r2, r0
 8002990:	460b      	mov	r3, r1
 8002992:	4606      	mov	r6, r0
 8002994:	460f      	mov	r7, r1
 8002996:	4640      	mov	r0, r8
 8002998:	4649      	mov	r1, r9
 800299a:	f7fd fd43 	bl	8000424 <__aeabi_dsub>
 800299e:	9a05      	ldr	r2, [sp, #20]
 80029a0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b31      	cmp	r3, #49	@ 0x31
 80029a8:	dc20      	bgt.n	80029ec <__ieee754_rem_pio2+0x274>
 80029aa:	e9c4 0100 	strd	r0, r1, [r4]
 80029ae:	46c2      	mov	sl, r8
 80029b0:	46cb      	mov	fp, r9
 80029b2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80029b6:	4650      	mov	r0, sl
 80029b8:	4642      	mov	r2, r8
 80029ba:	464b      	mov	r3, r9
 80029bc:	4659      	mov	r1, fp
 80029be:	f7fd fd31 	bl	8000424 <__aeabi_dsub>
 80029c2:	463b      	mov	r3, r7
 80029c4:	4632      	mov	r2, r6
 80029c6:	f7fd fd2d 	bl	8000424 <__aeabi_dsub>
 80029ca:	9b04      	ldr	r3, [sp, #16]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80029d2:	f6bf af0e 	bge.w	80027f2 <__ieee754_rem_pio2+0x7a>
 80029d6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80029da:	6063      	str	r3, [r4, #4]
 80029dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80029e0:	f8c4 8000 	str.w	r8, [r4]
 80029e4:	60a0      	str	r0, [r4, #8]
 80029e6:	60e3      	str	r3, [r4, #12]
 80029e8:	426d      	negs	r5, r5
 80029ea:	e702      	b.n	80027f2 <__ieee754_rem_pio2+0x7a>
 80029ec:	a326      	add	r3, pc, #152	@ (adr r3, 8002a88 <__ieee754_rem_pio2+0x310>)
 80029ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80029f6:	f7fd fbe7 	bl	80001c8 <__aeabi_dmul>
 80029fa:	4606      	mov	r6, r0
 80029fc:	460f      	mov	r7, r1
 80029fe:	4602      	mov	r2, r0
 8002a00:	460b      	mov	r3, r1
 8002a02:	4640      	mov	r0, r8
 8002a04:	4649      	mov	r1, r9
 8002a06:	f7fd fd0d 	bl	8000424 <__aeabi_dsub>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	4682      	mov	sl, r0
 8002a10:	468b      	mov	fp, r1
 8002a12:	4640      	mov	r0, r8
 8002a14:	4649      	mov	r1, r9
 8002a16:	f7fd fd05 	bl	8000424 <__aeabi_dsub>
 8002a1a:	4632      	mov	r2, r6
 8002a1c:	463b      	mov	r3, r7
 8002a1e:	f7fd fd01 	bl	8000424 <__aeabi_dsub>
 8002a22:	a31b      	add	r3, pc, #108	@ (adr r3, 8002a90 <__ieee754_rem_pio2+0x318>)
 8002a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a28:	4606      	mov	r6, r0
 8002a2a:	460f      	mov	r7, r1
 8002a2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a30:	f7fd fbca 	bl	80001c8 <__aeabi_dmul>
 8002a34:	4632      	mov	r2, r6
 8002a36:	463b      	mov	r3, r7
 8002a38:	f7fd fcf4 	bl	8000424 <__aeabi_dsub>
 8002a3c:	4606      	mov	r6, r0
 8002a3e:	460f      	mov	r7, r1
 8002a40:	e764      	b.n	800290c <__ieee754_rem_pio2+0x194>
 8002a42:	4b1b      	ldr	r3, [pc, #108]	@ (8002ab0 <__ieee754_rem_pio2+0x338>)
 8002a44:	4598      	cmp	r8, r3
 8002a46:	d935      	bls.n	8002ab4 <__ieee754_rem_pio2+0x33c>
 8002a48:	4632      	mov	r2, r6
 8002a4a:	463b      	mov	r3, r7
 8002a4c:	4630      	mov	r0, r6
 8002a4e:	4639      	mov	r1, r7
 8002a50:	f7fd fce8 	bl	8000424 <__aeabi_dsub>
 8002a54:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8002a58:	e9c4 0100 	strd	r0, r1, [r4]
 8002a5c:	e69e      	b.n	800279c <__ieee754_rem_pio2+0x24>
 8002a5e:	bf00      	nop
 8002a60:	54400000 	.word	0x54400000
 8002a64:	3ff921fb 	.word	0x3ff921fb
 8002a68:	1a626331 	.word	0x1a626331
 8002a6c:	3dd0b461 	.word	0x3dd0b461
 8002a70:	1a600000 	.word	0x1a600000
 8002a74:	3dd0b461 	.word	0x3dd0b461
 8002a78:	2e037073 	.word	0x2e037073
 8002a7c:	3ba3198a 	.word	0x3ba3198a
 8002a80:	6dc9c883 	.word	0x6dc9c883
 8002a84:	3fe45f30 	.word	0x3fe45f30
 8002a88:	2e000000 	.word	0x2e000000
 8002a8c:	3ba3198a 	.word	0x3ba3198a
 8002a90:	252049c1 	.word	0x252049c1
 8002a94:	397b839a 	.word	0x397b839a
 8002a98:	3fe921fb 	.word	0x3fe921fb
 8002a9c:	4002d97b 	.word	0x4002d97b
 8002aa0:	3ff921fb 	.word	0x3ff921fb
 8002aa4:	413921fb 	.word	0x413921fb
 8002aa8:	3fe00000 	.word	0x3fe00000
 8002aac:	08003468 	.word	0x08003468
 8002ab0:	7fefffff 	.word	0x7fefffff
 8002ab4:	ea4f 5528 	mov.w	r5, r8, asr #20
 8002ab8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8002abc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8002ac0:	4630      	mov	r0, r6
 8002ac2:	460f      	mov	r7, r1
 8002ac4:	f7fd feee 	bl	80008a4 <__aeabi_d2iz>
 8002ac8:	f7fd fdfa 	bl	80006c0 <__aeabi_i2d>
 8002acc:	4602      	mov	r2, r0
 8002ace:	460b      	mov	r3, r1
 8002ad0:	4630      	mov	r0, r6
 8002ad2:	4639      	mov	r1, r7
 8002ad4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002ad8:	f7fd fca4 	bl	8000424 <__aeabi_dsub>
 8002adc:	4b22      	ldr	r3, [pc, #136]	@ (8002b68 <__ieee754_rem_pio2+0x3f0>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f7fd fb72 	bl	80001c8 <__aeabi_dmul>
 8002ae4:	460f      	mov	r7, r1
 8002ae6:	4606      	mov	r6, r0
 8002ae8:	f7fd fedc 	bl	80008a4 <__aeabi_d2iz>
 8002aec:	f7fd fde8 	bl	80006c0 <__aeabi_i2d>
 8002af0:	4602      	mov	r2, r0
 8002af2:	460b      	mov	r3, r1
 8002af4:	4630      	mov	r0, r6
 8002af6:	4639      	mov	r1, r7
 8002af8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002afc:	f7fd fc92 	bl	8000424 <__aeabi_dsub>
 8002b00:	4b19      	ldr	r3, [pc, #100]	@ (8002b68 <__ieee754_rem_pio2+0x3f0>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	f7fd fb60 	bl	80001c8 <__aeabi_dmul>
 8002b08:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8002b0c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8002b10:	f04f 0803 	mov.w	r8, #3
 8002b14:	2600      	movs	r6, #0
 8002b16:	2700      	movs	r7, #0
 8002b18:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8002b1c:	4632      	mov	r2, r6
 8002b1e:	463b      	mov	r3, r7
 8002b20:	46c2      	mov	sl, r8
 8002b22:	f108 38ff 	add.w	r8, r8, #4294967295
 8002b26:	f7fd fe8b 	bl	8000840 <__aeabi_dcmpeq>
 8002b2a:	2800      	cmp	r0, #0
 8002b2c:	d1f4      	bne.n	8002b18 <__ieee754_rem_pio2+0x3a0>
 8002b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8002b6c <__ieee754_rem_pio2+0x3f4>)
 8002b30:	9301      	str	r3, [sp, #4]
 8002b32:	2302      	movs	r3, #2
 8002b34:	9300      	str	r3, [sp, #0]
 8002b36:	462a      	mov	r2, r5
 8002b38:	4653      	mov	r3, sl
 8002b3a:	4621      	mov	r1, r4
 8002b3c:	a806      	add	r0, sp, #24
 8002b3e:	f000 f81f 	bl	8002b80 <__kernel_rem_pio2>
 8002b42:	9b04      	ldr	r3, [sp, #16]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	4605      	mov	r5, r0
 8002b48:	f6bf ae53 	bge.w	80027f2 <__ieee754_rem_pio2+0x7a>
 8002b4c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8002b50:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8002b54:	e9c4 2300 	strd	r2, r3, [r4]
 8002b58:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8002b5c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8002b60:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8002b64:	e740      	b.n	80029e8 <__ieee754_rem_pio2+0x270>
 8002b66:	bf00      	nop
 8002b68:	41700000 	.word	0x41700000
 8002b6c:	080034e8 	.word	0x080034e8

08002b70 <fabs>:
 8002b70:	ec51 0b10 	vmov	r0, r1, d0
 8002b74:	4602      	mov	r2, r0
 8002b76:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8002b7a:	ec43 2b10 	vmov	d0, r2, r3
 8002b7e:	4770      	bx	lr

08002b80 <__kernel_rem_pio2>:
 8002b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b84:	ed2d 8b02 	vpush	{d8}
 8002b88:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8002b8c:	f112 0f14 	cmn.w	r2, #20
 8002b90:	9306      	str	r3, [sp, #24]
 8002b92:	9104      	str	r1, [sp, #16]
 8002b94:	4bc2      	ldr	r3, [pc, #776]	@ (8002ea0 <__kernel_rem_pio2+0x320>)
 8002b96:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8002b98:	9008      	str	r0, [sp, #32]
 8002b9a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002b9e:	9300      	str	r3, [sp, #0]
 8002ba0:	9b06      	ldr	r3, [sp, #24]
 8002ba2:	f103 33ff 	add.w	r3, r3, #4294967295
 8002ba6:	bfa8      	it	ge
 8002ba8:	1ed4      	subge	r4, r2, #3
 8002baa:	9305      	str	r3, [sp, #20]
 8002bac:	bfb2      	itee	lt
 8002bae:	2400      	movlt	r4, #0
 8002bb0:	2318      	movge	r3, #24
 8002bb2:	fb94 f4f3 	sdivge	r4, r4, r3
 8002bb6:	f06f 0317 	mvn.w	r3, #23
 8002bba:	fb04 3303 	mla	r3, r4, r3, r3
 8002bbe:	eb03 0b02 	add.w	fp, r3, r2
 8002bc2:	9b00      	ldr	r3, [sp, #0]
 8002bc4:	9a05      	ldr	r2, [sp, #20]
 8002bc6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8002e90 <__kernel_rem_pio2+0x310>
 8002bca:	eb03 0802 	add.w	r8, r3, r2
 8002bce:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8002bd0:	1aa7      	subs	r7, r4, r2
 8002bd2:	ae20      	add	r6, sp, #128	@ 0x80
 8002bd4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8002bd8:	2500      	movs	r5, #0
 8002bda:	4545      	cmp	r5, r8
 8002bdc:	dd12      	ble.n	8002c04 <__kernel_rem_pio2+0x84>
 8002bde:	9b06      	ldr	r3, [sp, #24]
 8002be0:	aa20      	add	r2, sp, #128	@ 0x80
 8002be2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8002be6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8002bea:	2700      	movs	r7, #0
 8002bec:	9b00      	ldr	r3, [sp, #0]
 8002bee:	429f      	cmp	r7, r3
 8002bf0:	dc2e      	bgt.n	8002c50 <__kernel_rem_pio2+0xd0>
 8002bf2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8002e90 <__kernel_rem_pio2+0x310>
 8002bf6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002bfa:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002bfe:	46a8      	mov	r8, r5
 8002c00:	2600      	movs	r6, #0
 8002c02:	e01b      	b.n	8002c3c <__kernel_rem_pio2+0xbc>
 8002c04:	42ef      	cmn	r7, r5
 8002c06:	d407      	bmi.n	8002c18 <__kernel_rem_pio2+0x98>
 8002c08:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8002c0c:	f7fd fd58 	bl	80006c0 <__aeabi_i2d>
 8002c10:	e8e6 0102 	strd	r0, r1, [r6], #8
 8002c14:	3501      	adds	r5, #1
 8002c16:	e7e0      	b.n	8002bda <__kernel_rem_pio2+0x5a>
 8002c18:	ec51 0b18 	vmov	r0, r1, d8
 8002c1c:	e7f8      	b.n	8002c10 <__kernel_rem_pio2+0x90>
 8002c1e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8002c22:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8002c26:	f7fd facf 	bl	80001c8 <__aeabi_dmul>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002c32:	f7fd fbf9 	bl	8000428 <__adddf3>
 8002c36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002c3a:	3601      	adds	r6, #1
 8002c3c:	9b05      	ldr	r3, [sp, #20]
 8002c3e:	429e      	cmp	r6, r3
 8002c40:	dded      	ble.n	8002c1e <__kernel_rem_pio2+0x9e>
 8002c42:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002c46:	3701      	adds	r7, #1
 8002c48:	ecaa 7b02 	vstmia	sl!, {d7}
 8002c4c:	3508      	adds	r5, #8
 8002c4e:	e7cd      	b.n	8002bec <__kernel_rem_pio2+0x6c>
 8002c50:	9b00      	ldr	r3, [sp, #0]
 8002c52:	f8dd 8000 	ldr.w	r8, [sp]
 8002c56:	aa0c      	add	r2, sp, #48	@ 0x30
 8002c58:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002c5c:	930a      	str	r3, [sp, #40]	@ 0x28
 8002c5e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8002c60:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8002c64:	9309      	str	r3, [sp, #36]	@ 0x24
 8002c66:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8002c6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002c6c:	ab98      	add	r3, sp, #608	@ 0x260
 8002c6e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8002c72:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8002c76:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002c7a:	ac0c      	add	r4, sp, #48	@ 0x30
 8002c7c:	ab70      	add	r3, sp, #448	@ 0x1c0
 8002c7e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8002c82:	46a1      	mov	r9, r4
 8002c84:	46c2      	mov	sl, r8
 8002c86:	f1ba 0f00 	cmp.w	sl, #0
 8002c8a:	dc77      	bgt.n	8002d7c <__kernel_rem_pio2+0x1fc>
 8002c8c:	4658      	mov	r0, fp
 8002c8e:	ed9d 0b02 	vldr	d0, [sp, #8]
 8002c92:	f000 fac5 	bl	8003220 <scalbn>
 8002c96:	ec57 6b10 	vmov	r6, r7, d0
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8002ca0:	4630      	mov	r0, r6
 8002ca2:	4639      	mov	r1, r7
 8002ca4:	f7fd fa90 	bl	80001c8 <__aeabi_dmul>
 8002ca8:	ec41 0b10 	vmov	d0, r0, r1
 8002cac:	f000 fb34 	bl	8003318 <floor>
 8002cb0:	4b7c      	ldr	r3, [pc, #496]	@ (8002ea4 <__kernel_rem_pio2+0x324>)
 8002cb2:	ec51 0b10 	vmov	r0, r1, d0
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f7fd fa86 	bl	80001c8 <__aeabi_dmul>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	4630      	mov	r0, r6
 8002cc2:	4639      	mov	r1, r7
 8002cc4:	f7fd fbae 	bl	8000424 <__aeabi_dsub>
 8002cc8:	460f      	mov	r7, r1
 8002cca:	4606      	mov	r6, r0
 8002ccc:	f7fd fdea 	bl	80008a4 <__aeabi_d2iz>
 8002cd0:	9002      	str	r0, [sp, #8]
 8002cd2:	f7fd fcf5 	bl	80006c0 <__aeabi_i2d>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	460b      	mov	r3, r1
 8002cda:	4630      	mov	r0, r6
 8002cdc:	4639      	mov	r1, r7
 8002cde:	f7fd fba1 	bl	8000424 <__aeabi_dsub>
 8002ce2:	f1bb 0f00 	cmp.w	fp, #0
 8002ce6:	4606      	mov	r6, r0
 8002ce8:	460f      	mov	r7, r1
 8002cea:	dd6c      	ble.n	8002dc6 <__kernel_rem_pio2+0x246>
 8002cec:	f108 31ff 	add.w	r1, r8, #4294967295
 8002cf0:	ab0c      	add	r3, sp, #48	@ 0x30
 8002cf2:	9d02      	ldr	r5, [sp, #8]
 8002cf4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002cf8:	f1cb 0018 	rsb	r0, fp, #24
 8002cfc:	fa43 f200 	asr.w	r2, r3, r0
 8002d00:	4415      	add	r5, r2
 8002d02:	4082      	lsls	r2, r0
 8002d04:	1a9b      	subs	r3, r3, r2
 8002d06:	aa0c      	add	r2, sp, #48	@ 0x30
 8002d08:	9502      	str	r5, [sp, #8]
 8002d0a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8002d0e:	f1cb 0217 	rsb	r2, fp, #23
 8002d12:	fa43 f902 	asr.w	r9, r3, r2
 8002d16:	f1b9 0f00 	cmp.w	r9, #0
 8002d1a:	dd64      	ble.n	8002de6 <__kernel_rem_pio2+0x266>
 8002d1c:	9b02      	ldr	r3, [sp, #8]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	3301      	adds	r3, #1
 8002d22:	9302      	str	r3, [sp, #8]
 8002d24:	4615      	mov	r5, r2
 8002d26:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8002d2a:	4590      	cmp	r8, r2
 8002d2c:	f300 80a1 	bgt.w	8002e72 <__kernel_rem_pio2+0x2f2>
 8002d30:	f1bb 0f00 	cmp.w	fp, #0
 8002d34:	dd07      	ble.n	8002d46 <__kernel_rem_pio2+0x1c6>
 8002d36:	f1bb 0f01 	cmp.w	fp, #1
 8002d3a:	f000 80c1 	beq.w	8002ec0 <__kernel_rem_pio2+0x340>
 8002d3e:	f1bb 0f02 	cmp.w	fp, #2
 8002d42:	f000 80c8 	beq.w	8002ed6 <__kernel_rem_pio2+0x356>
 8002d46:	f1b9 0f02 	cmp.w	r9, #2
 8002d4a:	d14c      	bne.n	8002de6 <__kernel_rem_pio2+0x266>
 8002d4c:	4632      	mov	r2, r6
 8002d4e:	463b      	mov	r3, r7
 8002d50:	4955      	ldr	r1, [pc, #340]	@ (8002ea8 <__kernel_rem_pio2+0x328>)
 8002d52:	2000      	movs	r0, #0
 8002d54:	f7fd fb66 	bl	8000424 <__aeabi_dsub>
 8002d58:	4606      	mov	r6, r0
 8002d5a:	460f      	mov	r7, r1
 8002d5c:	2d00      	cmp	r5, #0
 8002d5e:	d042      	beq.n	8002de6 <__kernel_rem_pio2+0x266>
 8002d60:	4658      	mov	r0, fp
 8002d62:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8002e98 <__kernel_rem_pio2+0x318>
 8002d66:	f000 fa5b 	bl	8003220 <scalbn>
 8002d6a:	4630      	mov	r0, r6
 8002d6c:	4639      	mov	r1, r7
 8002d6e:	ec53 2b10 	vmov	r2, r3, d0
 8002d72:	f7fd fb57 	bl	8000424 <__aeabi_dsub>
 8002d76:	4606      	mov	r6, r0
 8002d78:	460f      	mov	r7, r1
 8002d7a:	e034      	b.n	8002de6 <__kernel_rem_pio2+0x266>
 8002d7c:	4b4b      	ldr	r3, [pc, #300]	@ (8002eac <__kernel_rem_pio2+0x32c>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002d84:	f7fd fa20 	bl	80001c8 <__aeabi_dmul>
 8002d88:	f7fd fd8c 	bl	80008a4 <__aeabi_d2iz>
 8002d8c:	f7fd fc98 	bl	80006c0 <__aeabi_i2d>
 8002d90:	4b47      	ldr	r3, [pc, #284]	@ (8002eb0 <__kernel_rem_pio2+0x330>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	4606      	mov	r6, r0
 8002d96:	460f      	mov	r7, r1
 8002d98:	f7fd fa16 	bl	80001c8 <__aeabi_dmul>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	460b      	mov	r3, r1
 8002da0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002da4:	f7fd fb3e 	bl	8000424 <__aeabi_dsub>
 8002da8:	f7fd fd7c 	bl	80008a4 <__aeabi_d2iz>
 8002dac:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8002db0:	f849 0b04 	str.w	r0, [r9], #4
 8002db4:	4639      	mov	r1, r7
 8002db6:	4630      	mov	r0, r6
 8002db8:	f7fd fb36 	bl	8000428 <__adddf3>
 8002dbc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002dc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002dc4:	e75f      	b.n	8002c86 <__kernel_rem_pio2+0x106>
 8002dc6:	d107      	bne.n	8002dd8 <__kernel_rem_pio2+0x258>
 8002dc8:	f108 33ff 	add.w	r3, r8, #4294967295
 8002dcc:	aa0c      	add	r2, sp, #48	@ 0x30
 8002dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8002dd6:	e79e      	b.n	8002d16 <__kernel_rem_pio2+0x196>
 8002dd8:	4b36      	ldr	r3, [pc, #216]	@ (8002eb4 <__kernel_rem_pio2+0x334>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f7fd fd4e 	bl	800087c <__aeabi_dcmpge>
 8002de0:	2800      	cmp	r0, #0
 8002de2:	d143      	bne.n	8002e6c <__kernel_rem_pio2+0x2ec>
 8002de4:	4681      	mov	r9, r0
 8002de6:	2200      	movs	r2, #0
 8002de8:	2300      	movs	r3, #0
 8002dea:	4630      	mov	r0, r6
 8002dec:	4639      	mov	r1, r7
 8002dee:	f7fd fd27 	bl	8000840 <__aeabi_dcmpeq>
 8002df2:	2800      	cmp	r0, #0
 8002df4:	f000 80c1 	beq.w	8002f7a <__kernel_rem_pio2+0x3fa>
 8002df8:	f108 33ff 	add.w	r3, r8, #4294967295
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	9900      	ldr	r1, [sp, #0]
 8002e00:	428b      	cmp	r3, r1
 8002e02:	da70      	bge.n	8002ee6 <__kernel_rem_pio2+0x366>
 8002e04:	2a00      	cmp	r2, #0
 8002e06:	f000 808b 	beq.w	8002f20 <__kernel_rem_pio2+0x3a0>
 8002e0a:	f108 38ff 	add.w	r8, r8, #4294967295
 8002e0e:	ab0c      	add	r3, sp, #48	@ 0x30
 8002e10:	f1ab 0b18 	sub.w	fp, fp, #24
 8002e14:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d0f6      	beq.n	8002e0a <__kernel_rem_pio2+0x28a>
 8002e1c:	4658      	mov	r0, fp
 8002e1e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8002e98 <__kernel_rem_pio2+0x318>
 8002e22:	f000 f9fd 	bl	8003220 <scalbn>
 8002e26:	f108 0301 	add.w	r3, r8, #1
 8002e2a:	00da      	lsls	r2, r3, #3
 8002e2c:	9205      	str	r2, [sp, #20]
 8002e2e:	ec55 4b10 	vmov	r4, r5, d0
 8002e32:	aa70      	add	r2, sp, #448	@ 0x1c0
 8002e34:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8002eac <__kernel_rem_pio2+0x32c>
 8002e38:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8002e3c:	4646      	mov	r6, r8
 8002e3e:	f04f 0a00 	mov.w	sl, #0
 8002e42:	2e00      	cmp	r6, #0
 8002e44:	f280 80d1 	bge.w	8002fea <__kernel_rem_pio2+0x46a>
 8002e48:	4644      	mov	r4, r8
 8002e4a:	2c00      	cmp	r4, #0
 8002e4c:	f2c0 80ff 	blt.w	800304e <__kernel_rem_pio2+0x4ce>
 8002e50:	4b19      	ldr	r3, [pc, #100]	@ (8002eb8 <__kernel_rem_pio2+0x338>)
 8002e52:	461f      	mov	r7, r3
 8002e54:	ab70      	add	r3, sp, #448	@ 0x1c0
 8002e56:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8002e5a:	9306      	str	r3, [sp, #24]
 8002e5c:	f04f 0a00 	mov.w	sl, #0
 8002e60:	f04f 0b00 	mov.w	fp, #0
 8002e64:	2600      	movs	r6, #0
 8002e66:	eba8 0504 	sub.w	r5, r8, r4
 8002e6a:	e0e4      	b.n	8003036 <__kernel_rem_pio2+0x4b6>
 8002e6c:	f04f 0902 	mov.w	r9, #2
 8002e70:	e754      	b.n	8002d1c <__kernel_rem_pio2+0x19c>
 8002e72:	f854 3b04 	ldr.w	r3, [r4], #4
 8002e76:	bb0d      	cbnz	r5, 8002ebc <__kernel_rem_pio2+0x33c>
 8002e78:	b123      	cbz	r3, 8002e84 <__kernel_rem_pio2+0x304>
 8002e7a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8002e7e:	f844 3c04 	str.w	r3, [r4, #-4]
 8002e82:	2301      	movs	r3, #1
 8002e84:	3201      	adds	r2, #1
 8002e86:	461d      	mov	r5, r3
 8002e88:	e74f      	b.n	8002d2a <__kernel_rem_pio2+0x1aa>
 8002e8a:	bf00      	nop
 8002e8c:	f3af 8000 	nop.w
	...
 8002e9c:	3ff00000 	.word	0x3ff00000
 8002ea0:	08003630 	.word	0x08003630
 8002ea4:	40200000 	.word	0x40200000
 8002ea8:	3ff00000 	.word	0x3ff00000
 8002eac:	3e700000 	.word	0x3e700000
 8002eb0:	41700000 	.word	0x41700000
 8002eb4:	3fe00000 	.word	0x3fe00000
 8002eb8:	080035f0 	.word	0x080035f0
 8002ebc:	1acb      	subs	r3, r1, r3
 8002ebe:	e7de      	b.n	8002e7e <__kernel_rem_pio2+0x2fe>
 8002ec0:	f108 32ff 	add.w	r2, r8, #4294967295
 8002ec4:	ab0c      	add	r3, sp, #48	@ 0x30
 8002ec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eca:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8002ece:	a90c      	add	r1, sp, #48	@ 0x30
 8002ed0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8002ed4:	e737      	b.n	8002d46 <__kernel_rem_pio2+0x1c6>
 8002ed6:	f108 32ff 	add.w	r2, r8, #4294967295
 8002eda:	ab0c      	add	r3, sp, #48	@ 0x30
 8002edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ee0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8002ee4:	e7f3      	b.n	8002ece <__kernel_rem_pio2+0x34e>
 8002ee6:	a90c      	add	r1, sp, #48	@ 0x30
 8002ee8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8002eec:	3b01      	subs	r3, #1
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	e785      	b.n	8002dfe <__kernel_rem_pio2+0x27e>
 8002ef2:	3401      	adds	r4, #1
 8002ef4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8002ef8:	2a00      	cmp	r2, #0
 8002efa:	d0fa      	beq.n	8002ef2 <__kernel_rem_pio2+0x372>
 8002efc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002efe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002f02:	eb0d 0503 	add.w	r5, sp, r3
 8002f06:	9b06      	ldr	r3, [sp, #24]
 8002f08:	aa20      	add	r2, sp, #128	@ 0x80
 8002f0a:	4443      	add	r3, r8
 8002f0c:	f108 0701 	add.w	r7, r8, #1
 8002f10:	3d98      	subs	r5, #152	@ 0x98
 8002f12:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8002f16:	4444      	add	r4, r8
 8002f18:	42bc      	cmp	r4, r7
 8002f1a:	da04      	bge.n	8002f26 <__kernel_rem_pio2+0x3a6>
 8002f1c:	46a0      	mov	r8, r4
 8002f1e:	e6a2      	b.n	8002c66 <__kernel_rem_pio2+0xe6>
 8002f20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002f22:	2401      	movs	r4, #1
 8002f24:	e7e6      	b.n	8002ef4 <__kernel_rem_pio2+0x374>
 8002f26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002f28:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8002f2c:	f7fd fbc8 	bl	80006c0 <__aeabi_i2d>
 8002f30:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 80031f0 <__kernel_rem_pio2+0x670>
 8002f34:	e8e6 0102 	strd	r0, r1, [r6], #8
 8002f38:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002f3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002f40:	46b2      	mov	sl, r6
 8002f42:	f04f 0800 	mov.w	r8, #0
 8002f46:	9b05      	ldr	r3, [sp, #20]
 8002f48:	4598      	cmp	r8, r3
 8002f4a:	dd05      	ble.n	8002f58 <__kernel_rem_pio2+0x3d8>
 8002f4c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002f50:	3701      	adds	r7, #1
 8002f52:	eca5 7b02 	vstmia	r5!, {d7}
 8002f56:	e7df      	b.n	8002f18 <__kernel_rem_pio2+0x398>
 8002f58:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8002f5c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8002f60:	f7fd f932 	bl	80001c8 <__aeabi_dmul>
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002f6c:	f7fd fa5c 	bl	8000428 <__adddf3>
 8002f70:	f108 0801 	add.w	r8, r8, #1
 8002f74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002f78:	e7e5      	b.n	8002f46 <__kernel_rem_pio2+0x3c6>
 8002f7a:	f1cb 0000 	rsb	r0, fp, #0
 8002f7e:	ec47 6b10 	vmov	d0, r6, r7
 8002f82:	f000 f94d 	bl	8003220 <scalbn>
 8002f86:	ec55 4b10 	vmov	r4, r5, d0
 8002f8a:	4b9b      	ldr	r3, [pc, #620]	@ (80031f8 <__kernel_rem_pio2+0x678>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	4620      	mov	r0, r4
 8002f90:	4629      	mov	r1, r5
 8002f92:	f7fd fc73 	bl	800087c <__aeabi_dcmpge>
 8002f96:	b300      	cbz	r0, 8002fda <__kernel_rem_pio2+0x45a>
 8002f98:	4b98      	ldr	r3, [pc, #608]	@ (80031fc <__kernel_rem_pio2+0x67c>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	4620      	mov	r0, r4
 8002f9e:	4629      	mov	r1, r5
 8002fa0:	f7fd f912 	bl	80001c8 <__aeabi_dmul>
 8002fa4:	f7fd fc7e 	bl	80008a4 <__aeabi_d2iz>
 8002fa8:	4606      	mov	r6, r0
 8002faa:	f7fd fb89 	bl	80006c0 <__aeabi_i2d>
 8002fae:	4b92      	ldr	r3, [pc, #584]	@ (80031f8 <__kernel_rem_pio2+0x678>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f7fd f909 	bl	80001c8 <__aeabi_dmul>
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	4602      	mov	r2, r0
 8002fba:	4629      	mov	r1, r5
 8002fbc:	4620      	mov	r0, r4
 8002fbe:	f7fd fa31 	bl	8000424 <__aeabi_dsub>
 8002fc2:	f7fd fc6f 	bl	80008a4 <__aeabi_d2iz>
 8002fc6:	ab0c      	add	r3, sp, #48	@ 0x30
 8002fc8:	f10b 0b18 	add.w	fp, fp, #24
 8002fcc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8002fd0:	f108 0801 	add.w	r8, r8, #1
 8002fd4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8002fd8:	e720      	b.n	8002e1c <__kernel_rem_pio2+0x29c>
 8002fda:	4620      	mov	r0, r4
 8002fdc:	4629      	mov	r1, r5
 8002fde:	f7fd fc61 	bl	80008a4 <__aeabi_d2iz>
 8002fe2:	ab0c      	add	r3, sp, #48	@ 0x30
 8002fe4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8002fe8:	e718      	b.n	8002e1c <__kernel_rem_pio2+0x29c>
 8002fea:	ab0c      	add	r3, sp, #48	@ 0x30
 8002fec:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8002ff0:	f7fd fb66 	bl	80006c0 <__aeabi_i2d>
 8002ff4:	4622      	mov	r2, r4
 8002ff6:	462b      	mov	r3, r5
 8002ff8:	f7fd f8e6 	bl	80001c8 <__aeabi_dmul>
 8002ffc:	4652      	mov	r2, sl
 8002ffe:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8003002:	465b      	mov	r3, fp
 8003004:	4620      	mov	r0, r4
 8003006:	4629      	mov	r1, r5
 8003008:	f7fd f8de 	bl	80001c8 <__aeabi_dmul>
 800300c:	3e01      	subs	r6, #1
 800300e:	4604      	mov	r4, r0
 8003010:	460d      	mov	r5, r1
 8003012:	e716      	b.n	8002e42 <__kernel_rem_pio2+0x2c2>
 8003014:	9906      	ldr	r1, [sp, #24]
 8003016:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800301a:	9106      	str	r1, [sp, #24]
 800301c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8003020:	f7fd f8d2 	bl	80001c8 <__aeabi_dmul>
 8003024:	4602      	mov	r2, r0
 8003026:	460b      	mov	r3, r1
 8003028:	4650      	mov	r0, sl
 800302a:	4659      	mov	r1, fp
 800302c:	f7fd f9fc 	bl	8000428 <__adddf3>
 8003030:	3601      	adds	r6, #1
 8003032:	4682      	mov	sl, r0
 8003034:	468b      	mov	fp, r1
 8003036:	9b00      	ldr	r3, [sp, #0]
 8003038:	429e      	cmp	r6, r3
 800303a:	dc01      	bgt.n	8003040 <__kernel_rem_pio2+0x4c0>
 800303c:	42ae      	cmp	r6, r5
 800303e:	dde9      	ble.n	8003014 <__kernel_rem_pio2+0x494>
 8003040:	ab48      	add	r3, sp, #288	@ 0x120
 8003042:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8003046:	e9c5 ab00 	strd	sl, fp, [r5]
 800304a:	3c01      	subs	r4, #1
 800304c:	e6fd      	b.n	8002e4a <__kernel_rem_pio2+0x2ca>
 800304e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8003050:	2b02      	cmp	r3, #2
 8003052:	dc0b      	bgt.n	800306c <__kernel_rem_pio2+0x4ec>
 8003054:	2b00      	cmp	r3, #0
 8003056:	dc35      	bgt.n	80030c4 <__kernel_rem_pio2+0x544>
 8003058:	d059      	beq.n	800310e <__kernel_rem_pio2+0x58e>
 800305a:	9b02      	ldr	r3, [sp, #8]
 800305c:	f003 0007 	and.w	r0, r3, #7
 8003060:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8003064:	ecbd 8b02 	vpop	{d8}
 8003068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800306c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800306e:	2b03      	cmp	r3, #3
 8003070:	d1f3      	bne.n	800305a <__kernel_rem_pio2+0x4da>
 8003072:	9b05      	ldr	r3, [sp, #20]
 8003074:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003078:	eb0d 0403 	add.w	r4, sp, r3
 800307c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8003080:	4625      	mov	r5, r4
 8003082:	46c2      	mov	sl, r8
 8003084:	f1ba 0f00 	cmp.w	sl, #0
 8003088:	dc69      	bgt.n	800315e <__kernel_rem_pio2+0x5de>
 800308a:	4645      	mov	r5, r8
 800308c:	2d01      	cmp	r5, #1
 800308e:	f300 8087 	bgt.w	80031a0 <__kernel_rem_pio2+0x620>
 8003092:	9c05      	ldr	r4, [sp, #20]
 8003094:	ab48      	add	r3, sp, #288	@ 0x120
 8003096:	441c      	add	r4, r3
 8003098:	2000      	movs	r0, #0
 800309a:	2100      	movs	r1, #0
 800309c:	f1b8 0f01 	cmp.w	r8, #1
 80030a0:	f300 809c 	bgt.w	80031dc <__kernel_rem_pio2+0x65c>
 80030a4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 80030a8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 80030ac:	f1b9 0f00 	cmp.w	r9, #0
 80030b0:	f040 80a6 	bne.w	8003200 <__kernel_rem_pio2+0x680>
 80030b4:	9b04      	ldr	r3, [sp, #16]
 80030b6:	e9c3 5600 	strd	r5, r6, [r3]
 80030ba:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80030be:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80030c2:	e7ca      	b.n	800305a <__kernel_rem_pio2+0x4da>
 80030c4:	9d05      	ldr	r5, [sp, #20]
 80030c6:	ab48      	add	r3, sp, #288	@ 0x120
 80030c8:	441d      	add	r5, r3
 80030ca:	4644      	mov	r4, r8
 80030cc:	2000      	movs	r0, #0
 80030ce:	2100      	movs	r1, #0
 80030d0:	2c00      	cmp	r4, #0
 80030d2:	da35      	bge.n	8003140 <__kernel_rem_pio2+0x5c0>
 80030d4:	f1b9 0f00 	cmp.w	r9, #0
 80030d8:	d038      	beq.n	800314c <__kernel_rem_pio2+0x5cc>
 80030da:	4602      	mov	r2, r0
 80030dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80030e0:	9c04      	ldr	r4, [sp, #16]
 80030e2:	e9c4 2300 	strd	r2, r3, [r4]
 80030e6:	4602      	mov	r2, r0
 80030e8:	460b      	mov	r3, r1
 80030ea:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80030ee:	f7fd f999 	bl	8000424 <__aeabi_dsub>
 80030f2:	ad4a      	add	r5, sp, #296	@ 0x128
 80030f4:	2401      	movs	r4, #1
 80030f6:	45a0      	cmp	r8, r4
 80030f8:	da2b      	bge.n	8003152 <__kernel_rem_pio2+0x5d2>
 80030fa:	f1b9 0f00 	cmp.w	r9, #0
 80030fe:	d002      	beq.n	8003106 <__kernel_rem_pio2+0x586>
 8003100:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003104:	4619      	mov	r1, r3
 8003106:	9b04      	ldr	r3, [sp, #16]
 8003108:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800310c:	e7a5      	b.n	800305a <__kernel_rem_pio2+0x4da>
 800310e:	9c05      	ldr	r4, [sp, #20]
 8003110:	ab48      	add	r3, sp, #288	@ 0x120
 8003112:	441c      	add	r4, r3
 8003114:	2000      	movs	r0, #0
 8003116:	2100      	movs	r1, #0
 8003118:	f1b8 0f00 	cmp.w	r8, #0
 800311c:	da09      	bge.n	8003132 <__kernel_rem_pio2+0x5b2>
 800311e:	f1b9 0f00 	cmp.w	r9, #0
 8003122:	d002      	beq.n	800312a <__kernel_rem_pio2+0x5aa>
 8003124:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003128:	4619      	mov	r1, r3
 800312a:	9b04      	ldr	r3, [sp, #16]
 800312c:	e9c3 0100 	strd	r0, r1, [r3]
 8003130:	e793      	b.n	800305a <__kernel_rem_pio2+0x4da>
 8003132:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8003136:	f7fd f977 	bl	8000428 <__adddf3>
 800313a:	f108 38ff 	add.w	r8, r8, #4294967295
 800313e:	e7eb      	b.n	8003118 <__kernel_rem_pio2+0x598>
 8003140:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8003144:	f7fd f970 	bl	8000428 <__adddf3>
 8003148:	3c01      	subs	r4, #1
 800314a:	e7c1      	b.n	80030d0 <__kernel_rem_pio2+0x550>
 800314c:	4602      	mov	r2, r0
 800314e:	460b      	mov	r3, r1
 8003150:	e7c6      	b.n	80030e0 <__kernel_rem_pio2+0x560>
 8003152:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8003156:	f7fd f967 	bl	8000428 <__adddf3>
 800315a:	3401      	adds	r4, #1
 800315c:	e7cb      	b.n	80030f6 <__kernel_rem_pio2+0x576>
 800315e:	ed35 7b02 	vldmdb	r5!, {d7}
 8003162:	ed8d 7b00 	vstr	d7, [sp]
 8003166:	ed95 7b02 	vldr	d7, [r5, #8]
 800316a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800316e:	ec53 2b17 	vmov	r2, r3, d7
 8003172:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003176:	f7fd f957 	bl	8000428 <__adddf3>
 800317a:	4602      	mov	r2, r0
 800317c:	460b      	mov	r3, r1
 800317e:	4606      	mov	r6, r0
 8003180:	460f      	mov	r7, r1
 8003182:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003186:	f7fd f94d 	bl	8000424 <__aeabi_dsub>
 800318a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800318e:	f7fd f94b 	bl	8000428 <__adddf3>
 8003192:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003196:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800319a:	e9c5 6700 	strd	r6, r7, [r5]
 800319e:	e771      	b.n	8003084 <__kernel_rem_pio2+0x504>
 80031a0:	ed34 7b02 	vldmdb	r4!, {d7}
 80031a4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80031a8:	ec51 0b17 	vmov	r0, r1, d7
 80031ac:	4652      	mov	r2, sl
 80031ae:	465b      	mov	r3, fp
 80031b0:	ed8d 7b00 	vstr	d7, [sp]
 80031b4:	f7fd f938 	bl	8000428 <__adddf3>
 80031b8:	4602      	mov	r2, r0
 80031ba:	460b      	mov	r3, r1
 80031bc:	4606      	mov	r6, r0
 80031be:	460f      	mov	r7, r1
 80031c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80031c4:	f7fd f92e 	bl	8000424 <__aeabi_dsub>
 80031c8:	4652      	mov	r2, sl
 80031ca:	465b      	mov	r3, fp
 80031cc:	f7fd f92c 	bl	8000428 <__adddf3>
 80031d0:	3d01      	subs	r5, #1
 80031d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80031d6:	e9c4 6700 	strd	r6, r7, [r4]
 80031da:	e757      	b.n	800308c <__kernel_rem_pio2+0x50c>
 80031dc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80031e0:	f7fd f922 	bl	8000428 <__adddf3>
 80031e4:	f108 38ff 	add.w	r8, r8, #4294967295
 80031e8:	e758      	b.n	800309c <__kernel_rem_pio2+0x51c>
 80031ea:	bf00      	nop
 80031ec:	f3af 8000 	nop.w
	...
 80031f8:	41700000 	.word	0x41700000
 80031fc:	3e700000 	.word	0x3e700000
 8003200:	9b04      	ldr	r3, [sp, #16]
 8003202:	9a04      	ldr	r2, [sp, #16]
 8003204:	601d      	str	r5, [r3, #0]
 8003206:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800320a:	605c      	str	r4, [r3, #4]
 800320c:	609f      	str	r7, [r3, #8]
 800320e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8003212:	60d3      	str	r3, [r2, #12]
 8003214:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003218:	6110      	str	r0, [r2, #16]
 800321a:	6153      	str	r3, [r2, #20]
 800321c:	e71d      	b.n	800305a <__kernel_rem_pio2+0x4da>
 800321e:	bf00      	nop

08003220 <scalbn>:
 8003220:	b570      	push	{r4, r5, r6, lr}
 8003222:	ec55 4b10 	vmov	r4, r5, d0
 8003226:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800322a:	4606      	mov	r6, r0
 800322c:	462b      	mov	r3, r5
 800322e:	b991      	cbnz	r1, 8003256 <scalbn+0x36>
 8003230:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8003234:	4323      	orrs	r3, r4
 8003236:	d03b      	beq.n	80032b0 <scalbn+0x90>
 8003238:	4b33      	ldr	r3, [pc, #204]	@ (8003308 <scalbn+0xe8>)
 800323a:	4620      	mov	r0, r4
 800323c:	4629      	mov	r1, r5
 800323e:	2200      	movs	r2, #0
 8003240:	f7fc ffc2 	bl	80001c8 <__aeabi_dmul>
 8003244:	4b31      	ldr	r3, [pc, #196]	@ (800330c <scalbn+0xec>)
 8003246:	429e      	cmp	r6, r3
 8003248:	4604      	mov	r4, r0
 800324a:	460d      	mov	r5, r1
 800324c:	da0f      	bge.n	800326e <scalbn+0x4e>
 800324e:	a326      	add	r3, pc, #152	@ (adr r3, 80032e8 <scalbn+0xc8>)
 8003250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003254:	e01e      	b.n	8003294 <scalbn+0x74>
 8003256:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800325a:	4291      	cmp	r1, r2
 800325c:	d10b      	bne.n	8003276 <scalbn+0x56>
 800325e:	4622      	mov	r2, r4
 8003260:	4620      	mov	r0, r4
 8003262:	4629      	mov	r1, r5
 8003264:	f7fd f8e0 	bl	8000428 <__adddf3>
 8003268:	4604      	mov	r4, r0
 800326a:	460d      	mov	r5, r1
 800326c:	e020      	b.n	80032b0 <scalbn+0x90>
 800326e:	460b      	mov	r3, r1
 8003270:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8003274:	3936      	subs	r1, #54	@ 0x36
 8003276:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800327a:	4296      	cmp	r6, r2
 800327c:	dd0d      	ble.n	800329a <scalbn+0x7a>
 800327e:	2d00      	cmp	r5, #0
 8003280:	a11b      	add	r1, pc, #108	@ (adr r1, 80032f0 <scalbn+0xd0>)
 8003282:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003286:	da02      	bge.n	800328e <scalbn+0x6e>
 8003288:	a11b      	add	r1, pc, #108	@ (adr r1, 80032f8 <scalbn+0xd8>)
 800328a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800328e:	a318      	add	r3, pc, #96	@ (adr r3, 80032f0 <scalbn+0xd0>)
 8003290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003294:	f7fc ff98 	bl	80001c8 <__aeabi_dmul>
 8003298:	e7e6      	b.n	8003268 <scalbn+0x48>
 800329a:	1872      	adds	r2, r6, r1
 800329c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80032a0:	428a      	cmp	r2, r1
 80032a2:	dcec      	bgt.n	800327e <scalbn+0x5e>
 80032a4:	2a00      	cmp	r2, #0
 80032a6:	dd06      	ble.n	80032b6 <scalbn+0x96>
 80032a8:	f36f 531e 	bfc	r3, #20, #11
 80032ac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80032b0:	ec45 4b10 	vmov	d0, r4, r5
 80032b4:	bd70      	pop	{r4, r5, r6, pc}
 80032b6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80032ba:	da08      	bge.n	80032ce <scalbn+0xae>
 80032bc:	2d00      	cmp	r5, #0
 80032be:	a10a      	add	r1, pc, #40	@ (adr r1, 80032e8 <scalbn+0xc8>)
 80032c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80032c4:	dac3      	bge.n	800324e <scalbn+0x2e>
 80032c6:	a10e      	add	r1, pc, #56	@ (adr r1, 8003300 <scalbn+0xe0>)
 80032c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80032cc:	e7bf      	b.n	800324e <scalbn+0x2e>
 80032ce:	3236      	adds	r2, #54	@ 0x36
 80032d0:	f36f 531e 	bfc	r3, #20, #11
 80032d4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80032d8:	4620      	mov	r0, r4
 80032da:	4b0d      	ldr	r3, [pc, #52]	@ (8003310 <scalbn+0xf0>)
 80032dc:	4629      	mov	r1, r5
 80032de:	2200      	movs	r2, #0
 80032e0:	e7d8      	b.n	8003294 <scalbn+0x74>
 80032e2:	bf00      	nop
 80032e4:	f3af 8000 	nop.w
 80032e8:	c2f8f359 	.word	0xc2f8f359
 80032ec:	01a56e1f 	.word	0x01a56e1f
 80032f0:	8800759c 	.word	0x8800759c
 80032f4:	7e37e43c 	.word	0x7e37e43c
 80032f8:	8800759c 	.word	0x8800759c
 80032fc:	fe37e43c 	.word	0xfe37e43c
 8003300:	c2f8f359 	.word	0xc2f8f359
 8003304:	81a56e1f 	.word	0x81a56e1f
 8003308:	43500000 	.word	0x43500000
 800330c:	ffff3cb0 	.word	0xffff3cb0
 8003310:	3c900000 	.word	0x3c900000
 8003314:	00000000 	.word	0x00000000

08003318 <floor>:
 8003318:	ec51 0b10 	vmov	r0, r1, d0
 800331c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003324:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8003328:	2e13      	cmp	r6, #19
 800332a:	460c      	mov	r4, r1
 800332c:	4605      	mov	r5, r0
 800332e:	4680      	mov	r8, r0
 8003330:	dc34      	bgt.n	800339c <floor+0x84>
 8003332:	2e00      	cmp	r6, #0
 8003334:	da17      	bge.n	8003366 <floor+0x4e>
 8003336:	a332      	add	r3, pc, #200	@ (adr r3, 8003400 <floor+0xe8>)
 8003338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800333c:	f7fd f874 	bl	8000428 <__adddf3>
 8003340:	2200      	movs	r2, #0
 8003342:	2300      	movs	r3, #0
 8003344:	f7fd faa4 	bl	8000890 <__aeabi_dcmpgt>
 8003348:	b150      	cbz	r0, 8003360 <floor+0x48>
 800334a:	2c00      	cmp	r4, #0
 800334c:	da55      	bge.n	80033fa <floor+0xe2>
 800334e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8003352:	432c      	orrs	r4, r5
 8003354:	2500      	movs	r5, #0
 8003356:	42ac      	cmp	r4, r5
 8003358:	4c2b      	ldr	r4, [pc, #172]	@ (8003408 <floor+0xf0>)
 800335a:	bf08      	it	eq
 800335c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8003360:	4621      	mov	r1, r4
 8003362:	4628      	mov	r0, r5
 8003364:	e023      	b.n	80033ae <floor+0x96>
 8003366:	4f29      	ldr	r7, [pc, #164]	@ (800340c <floor+0xf4>)
 8003368:	4137      	asrs	r7, r6
 800336a:	ea01 0307 	and.w	r3, r1, r7
 800336e:	4303      	orrs	r3, r0
 8003370:	d01d      	beq.n	80033ae <floor+0x96>
 8003372:	a323      	add	r3, pc, #140	@ (adr r3, 8003400 <floor+0xe8>)
 8003374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003378:	f7fd f856 	bl	8000428 <__adddf3>
 800337c:	2200      	movs	r2, #0
 800337e:	2300      	movs	r3, #0
 8003380:	f7fd fa86 	bl	8000890 <__aeabi_dcmpgt>
 8003384:	2800      	cmp	r0, #0
 8003386:	d0eb      	beq.n	8003360 <floor+0x48>
 8003388:	2c00      	cmp	r4, #0
 800338a:	bfbe      	ittt	lt
 800338c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8003390:	4133      	asrlt	r3, r6
 8003392:	18e4      	addlt	r4, r4, r3
 8003394:	ea24 0407 	bic.w	r4, r4, r7
 8003398:	2500      	movs	r5, #0
 800339a:	e7e1      	b.n	8003360 <floor+0x48>
 800339c:	2e33      	cmp	r6, #51	@ 0x33
 800339e:	dd0a      	ble.n	80033b6 <floor+0x9e>
 80033a0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80033a4:	d103      	bne.n	80033ae <floor+0x96>
 80033a6:	4602      	mov	r2, r0
 80033a8:	460b      	mov	r3, r1
 80033aa:	f7fd f83d 	bl	8000428 <__adddf3>
 80033ae:	ec41 0b10 	vmov	d0, r0, r1
 80033b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033b6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80033ba:	f04f 37ff 	mov.w	r7, #4294967295
 80033be:	40df      	lsrs	r7, r3
 80033c0:	4207      	tst	r7, r0
 80033c2:	d0f4      	beq.n	80033ae <floor+0x96>
 80033c4:	a30e      	add	r3, pc, #56	@ (adr r3, 8003400 <floor+0xe8>)
 80033c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ca:	f7fd f82d 	bl	8000428 <__adddf3>
 80033ce:	2200      	movs	r2, #0
 80033d0:	2300      	movs	r3, #0
 80033d2:	f7fd fa5d 	bl	8000890 <__aeabi_dcmpgt>
 80033d6:	2800      	cmp	r0, #0
 80033d8:	d0c2      	beq.n	8003360 <floor+0x48>
 80033da:	2c00      	cmp	r4, #0
 80033dc:	da0a      	bge.n	80033f4 <floor+0xdc>
 80033de:	2e14      	cmp	r6, #20
 80033e0:	d101      	bne.n	80033e6 <floor+0xce>
 80033e2:	3401      	adds	r4, #1
 80033e4:	e006      	b.n	80033f4 <floor+0xdc>
 80033e6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80033ea:	2301      	movs	r3, #1
 80033ec:	40b3      	lsls	r3, r6
 80033ee:	441d      	add	r5, r3
 80033f0:	4545      	cmp	r5, r8
 80033f2:	d3f6      	bcc.n	80033e2 <floor+0xca>
 80033f4:	ea25 0507 	bic.w	r5, r5, r7
 80033f8:	e7b2      	b.n	8003360 <floor+0x48>
 80033fa:	2500      	movs	r5, #0
 80033fc:	462c      	mov	r4, r5
 80033fe:	e7af      	b.n	8003360 <floor+0x48>
 8003400:	8800759c 	.word	0x8800759c
 8003404:	7e37e43c 	.word	0x7e37e43c
 8003408:	bff00000 	.word	0xbff00000
 800340c:	000fffff 	.word	0x000fffff

08003410 <_init>:
 8003410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003412:	bf00      	nop
 8003414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003416:	bc08      	pop	{r3}
 8003418:	469e      	mov	lr, r3
 800341a:	4770      	bx	lr

0800341c <_fini>:
 800341c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800341e:	bf00      	nop
 8003420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003422:	bc08      	pop	{r3}
 8003424:	469e      	mov	lr, r3
 8003426:	4770      	bx	lr
