
starling firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001455c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bd0  08014730  08014730  00024730  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015300  08015300  0003038c  2**0
                  CONTENTS
  4 .ARM          00000008  08015300  08015300  00025300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015308  08015308  0003038c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015308  08015308  00025308  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801530c  0801530c  0002530c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000038c  20000000  08015310  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005fa4  2000038c  0801569c  0003038c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006330  0801569c  00036330  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003038c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d7d0  00000000  00000000  000303bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000060a4  00000000  00000000  0005db8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000020d0  00000000  00000000  00063c30  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001e20  00000000  00000000  00065d00  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a7a2  00000000  00000000  00067b20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001f34c  00000000  00000000  000922c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e604e  00000000  00000000  000b160e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0019765c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009cd8  00000000  00000000  001976d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000038c 	.word	0x2000038c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08014714 	.word	0x08014714

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000390 	.word	0x20000390
 800020c:	08014714 	.word	0x08014714

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b972 	b.w	8000fc4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4688      	mov	r8, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14b      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4615      	mov	r5, r2
 8000d0a:	d967      	bls.n	8000ddc <__udivmoddi4+0xe4>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0720 	rsb	r7, r2, #32
 8000d16:	fa01 f302 	lsl.w	r3, r1, r2
 8000d1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d1e:	4095      	lsls	r5, r2
 8000d20:	ea47 0803 	orr.w	r8, r7, r3
 8000d24:	4094      	lsls	r4, r2
 8000d26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d30:	fa1f fc85 	uxth.w	ip, r5
 8000d34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x60>
 8000d44:	18eb      	adds	r3, r5, r3
 8000d46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d4a:	f080 811b 	bcs.w	8000f84 <__udivmoddi4+0x28c>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 8118 	bls.w	8000f84 <__udivmoddi4+0x28c>
 8000d54:	3f02      	subs	r7, #2
 8000d56:	442b      	add	r3, r5
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6c:	45a4      	cmp	ip, r4
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x8c>
 8000d70:	192c      	adds	r4, r5, r4
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d76:	f080 8107 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d7a:	45a4      	cmp	ip, r4
 8000d7c:	f240 8104 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d80:	3802      	subs	r0, #2
 8000d82:	442c      	add	r4, r5
 8000d84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d88:	eba4 040c 	sub.w	r4, r4, ip
 8000d8c:	2700      	movs	r7, #0
 8000d8e:	b11e      	cbz	r6, 8000d98 <__udivmoddi4+0xa0>
 8000d90:	40d4      	lsrs	r4, r2
 8000d92:	2300      	movs	r3, #0
 8000d94:	e9c6 4300 	strd	r4, r3, [r6]
 8000d98:	4639      	mov	r1, r7
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0xbe>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80eb 	beq.w	8000f7e <__udivmoddi4+0x286>
 8000da8:	2700      	movs	r7, #0
 8000daa:	e9c6 0100 	strd	r0, r1, [r6]
 8000dae:	4638      	mov	r0, r7
 8000db0:	4639      	mov	r1, r7
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f783 	clz	r7, r3
 8000dba:	2f00      	cmp	r7, #0
 8000dbc:	d147      	bne.n	8000e4e <__udivmoddi4+0x156>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0xd0>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80fa 	bhi.w	8000fbc <__udivmoddi4+0x2c4>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0303 	sbc.w	r3, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	4698      	mov	r8, r3
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d0e0      	beq.n	8000d98 <__udivmoddi4+0xa0>
 8000dd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dda:	e7dd      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000ddc:	b902      	cbnz	r2, 8000de0 <__udivmoddi4+0xe8>
 8000dde:	deff      	udf	#255	; 0xff
 8000de0:	fab2 f282 	clz	r2, r2
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f040 808f 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000dea:	1b49      	subs	r1, r1, r5
 8000dec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df0:	fa1f f885 	uxth.w	r8, r5
 8000df4:	2701      	movs	r7, #1
 8000df6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dfa:	0c23      	lsrs	r3, r4, #16
 8000dfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb08 f10c 	mul.w	r1, r8, ip
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0c:	18eb      	adds	r3, r5, r3
 8000e0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4299      	cmp	r1, r3
 8000e16:	f200 80cd 	bhi.w	8000fb4 <__udivmoddi4+0x2bc>
 8000e1a:	4684      	mov	ip, r0
 8000e1c:	1a59      	subs	r1, r3, r1
 8000e1e:	b2a3      	uxth	r3, r4
 8000e20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e2c:	fb08 f800 	mul.w	r8, r8, r0
 8000e30:	45a0      	cmp	r8, r4
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x14c>
 8000e34:	192c      	adds	r4, r5, r4
 8000e36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x14a>
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	f200 80b6 	bhi.w	8000fae <__udivmoddi4+0x2b6>
 8000e42:	4618      	mov	r0, r3
 8000e44:	eba4 0408 	sub.w	r4, r4, r8
 8000e48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e4c:	e79f      	b.n	8000d8e <__udivmoddi4+0x96>
 8000e4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e52:	40bb      	lsls	r3, r7
 8000e54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e6c:	4325      	orrs	r5, r4
 8000e6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e72:	0c2c      	lsrs	r4, r5, #16
 8000e74:	fb08 3319 	mls	r3, r8, r9, r3
 8000e78:	fa1f fa8e 	uxth.w	sl, lr
 8000e7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e80:	fb09 f40a 	mul.w	r4, r9, sl
 8000e84:	429c      	cmp	r4, r3
 8000e86:	fa02 f207 	lsl.w	r2, r2, r7
 8000e8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1e 0303 	adds.w	r3, lr, r3
 8000e94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e98:	f080 8087 	bcs.w	8000faa <__udivmoddi4+0x2b2>
 8000e9c:	429c      	cmp	r4, r3
 8000e9e:	f240 8084 	bls.w	8000faa <__udivmoddi4+0x2b2>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4473      	add	r3, lr
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	b2ad      	uxth	r5, r5
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3310 	mls	r3, r8, r0, r3
 8000eb4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000eb8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ebc:	45a2      	cmp	sl, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ec4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ec8:	d26b      	bcs.n	8000fa2 <__udivmoddi4+0x2aa>
 8000eca:	45a2      	cmp	sl, r4
 8000ecc:	d969      	bls.n	8000fa2 <__udivmoddi4+0x2aa>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4474      	add	r4, lr
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eda:	eba4 040a 	sub.w	r4, r4, sl
 8000ede:	454c      	cmp	r4, r9
 8000ee0:	46c2      	mov	sl, r8
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	d354      	bcc.n	8000f90 <__udivmoddi4+0x298>
 8000ee6:	d051      	beq.n	8000f8c <__udivmoddi4+0x294>
 8000ee8:	2e00      	cmp	r6, #0
 8000eea:	d069      	beq.n	8000fc0 <__udivmoddi4+0x2c8>
 8000eec:	ebb1 050a 	subs.w	r5, r1, sl
 8000ef0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ef4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ef8:	40fd      	lsrs	r5, r7
 8000efa:	40fc      	lsrs	r4, r7
 8000efc:	ea4c 0505 	orr.w	r5, ip, r5
 8000f00:	e9c6 5400 	strd	r5, r4, [r6]
 8000f04:	2700      	movs	r7, #0
 8000f06:	e747      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f08:	f1c2 0320 	rsb	r3, r2, #32
 8000f0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f10:	4095      	lsls	r5, r2
 8000f12:	fa01 f002 	lsl.w	r0, r1, r2
 8000f16:	fa21 f303 	lsr.w	r3, r1, r3
 8000f1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f1e:	4338      	orrs	r0, r7
 8000f20:	0c01      	lsrs	r1, r0, #16
 8000f22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f26:	fa1f f885 	uxth.w	r8, r5
 8000f2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f32:	fb07 f308 	mul.w	r3, r7, r8
 8000f36:	428b      	cmp	r3, r1
 8000f38:	fa04 f402 	lsl.w	r4, r4, r2
 8000f3c:	d907      	bls.n	8000f4e <__udivmoddi4+0x256>
 8000f3e:	1869      	adds	r1, r5, r1
 8000f40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f44:	d22f      	bcs.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f46:	428b      	cmp	r3, r1
 8000f48:	d92d      	bls.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f4a:	3f02      	subs	r7, #2
 8000f4c:	4429      	add	r1, r5
 8000f4e:	1acb      	subs	r3, r1, r3
 8000f50:	b281      	uxth	r1, r0
 8000f52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f5e:	fb00 f308 	mul.w	r3, r0, r8
 8000f62:	428b      	cmp	r3, r1
 8000f64:	d907      	bls.n	8000f76 <__udivmoddi4+0x27e>
 8000f66:	1869      	adds	r1, r5, r1
 8000f68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f6c:	d217      	bcs.n	8000f9e <__udivmoddi4+0x2a6>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d915      	bls.n	8000f9e <__udivmoddi4+0x2a6>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4429      	add	r1, r5
 8000f76:	1ac9      	subs	r1, r1, r3
 8000f78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f7c:	e73b      	b.n	8000df6 <__udivmoddi4+0xfe>
 8000f7e:	4637      	mov	r7, r6
 8000f80:	4630      	mov	r0, r6
 8000f82:	e709      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f84:	4607      	mov	r7, r0
 8000f86:	e6e7      	b.n	8000d58 <__udivmoddi4+0x60>
 8000f88:	4618      	mov	r0, r3
 8000f8a:	e6fb      	b.n	8000d84 <__udivmoddi4+0x8c>
 8000f8c:	4541      	cmp	r1, r8
 8000f8e:	d2ab      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f94:	eb69 020e 	sbc.w	r2, r9, lr
 8000f98:	3801      	subs	r0, #1
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	e7a4      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f9e:	4660      	mov	r0, ip
 8000fa0:	e7e9      	b.n	8000f76 <__udivmoddi4+0x27e>
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	e795      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa6:	4667      	mov	r7, ip
 8000fa8:	e7d1      	b.n	8000f4e <__udivmoddi4+0x256>
 8000faa:	4681      	mov	r9, r0
 8000fac:	e77c      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fae:	3802      	subs	r0, #2
 8000fb0:	442c      	add	r4, r5
 8000fb2:	e747      	b.n	8000e44 <__udivmoddi4+0x14c>
 8000fb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb8:	442b      	add	r3, r5
 8000fba:	e72f      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fbc:	4638      	mov	r0, r7
 8000fbe:	e708      	b.n	8000dd2 <__udivmoddi4+0xda>
 8000fc0:	4637      	mov	r7, r6
 8000fc2:	e6e9      	b.n	8000d98 <__udivmoddi4+0xa0>

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <LSM_ReadRegister>:


#include "LSM6DSO32.h"


uint8_t LSM_ReadRegister(lsm6dso *imu, uint8_t addr, uint8_t *data) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b088      	sub	sp, #32
 8000fcc:	af02      	add	r7, sp, #8
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	607a      	str	r2, [r7, #4]
 8000fd4:	72fb      	strb	r3, [r7, #11]
    uint8_t txBuf[2] = { addr | 0x80, 0x00 }; // dummy byte in the middle
 8000fd6:	7afb      	ldrb	r3, [r7, #11]
 8000fd8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	753b      	strb	r3, [r7, #20]
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	757b      	strb	r3, [r7, #21]
    uint8_t rxBuf[2];

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	6858      	ldr	r0, [r3, #4]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	891b      	ldrh	r3, [r3, #8]
 8000fec:	2200      	movs	r2, #0
 8000fee:	4619      	mov	r1, r3
 8000ff0:	f004 fbb2 	bl	8005758 <HAL_GPIO_WritePin>

    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2,
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	6818      	ldr	r0, [r3, #0]
 8000ff8:	f107 0210 	add.w	r2, r7, #16
 8000ffc:	f107 0114 	add.w	r1, r7, #20
 8001000:	f04f 33ff 	mov.w	r3, #4294967295
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	2302      	movs	r3, #2
 8001008:	f008 f8a3 	bl	8009152 <HAL_SPI_TransmitReceive>
 800100c:	4603      	mov	r3, r0
    HAL_MAX_DELAY) == HAL_OK);
 800100e:	2b00      	cmp	r3, #0
 8001010:	bf0c      	ite	eq
 8001012:	2301      	moveq	r3, #1
 8001014:	2300      	movne	r3, #0
 8001016:	b2db      	uxtb	r3, r3
    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2,
 8001018:	75fb      	strb	r3, [r7, #23]

    while (HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY)
 800101a:	bf00      	nop
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4618      	mov	r0, r3
 8001022:	f008 fa38 	bl	8009496 <HAL_SPI_GetState>
 8001026:	4603      	mov	r3, r0
 8001028:	2b01      	cmp	r3, #1
 800102a:	d1f7      	bne.n	800101c <LSM_ReadRegister+0x54>
        ;

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	6858      	ldr	r0, [r3, #4]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	891b      	ldrh	r3, [r3, #8]
 8001034:	2201      	movs	r2, #1
 8001036:	4619      	mov	r1, r3
 8001038:	f004 fb8e 	bl	8005758 <HAL_GPIO_WritePin>

    if (status == 1) {
 800103c:	7dfb      	ldrb	r3, [r7, #23]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d102      	bne.n	8001048 <LSM_ReadRegister+0x80>
        *data = rxBuf[1];
 8001042:	7c7a      	ldrb	r2, [r7, #17]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	701a      	strb	r2, [r3, #0]
    }

    return status;
 8001048:	7dfb      	ldrb	r3, [r7, #23]

}
 800104a:	4618      	mov	r0, r3
 800104c:	3718      	adds	r7, #24
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <LSM_WriteRegister>:

uint8_t LSM_WriteRegister(lsm6dso *imu, uint8_t regAddr, uint8_t data) {
 8001052:	b580      	push	{r7, lr}
 8001054:	b084      	sub	sp, #16
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
 800105a:	460b      	mov	r3, r1
 800105c:	70fb      	strb	r3, [r7, #3]
 800105e:	4613      	mov	r3, r2
 8001060:	70bb      	strb	r3, [r7, #2]
    uint8_t txBuf[2] = { regAddr, data };
 8001062:	78fb      	ldrb	r3, [r7, #3]
 8001064:	733b      	strb	r3, [r7, #12]
 8001066:	78bb      	ldrb	r3, [r7, #2]
 8001068:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6858      	ldr	r0, [r3, #4]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	891b      	ldrh	r3, [r3, #8]
 8001072:	2200      	movs	r2, #0
 8001074:	4619      	mov	r1, r3
 8001076:	f004 fb6f 	bl	8005758 <HAL_GPIO_WritePin>

    uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6818      	ldr	r0, [r3, #0]
 800107e:	f107 010c 	add.w	r1, r7, #12
 8001082:	f04f 33ff 	mov.w	r3, #4294967295
 8001086:	2202      	movs	r2, #2
 8001088:	f007 fe26 	bl	8008cd8 <HAL_SPI_Transmit>
 800108c:	4603      	mov	r3, r0
            == HAL_OK);
 800108e:	2b00      	cmp	r3, #0
 8001090:	bf0c      	ite	eq
 8001092:	2301      	moveq	r3, #1
 8001094:	2300      	movne	r3, #0
 8001096:	b2db      	uxtb	r3, r3
    uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY)
 8001098:	73fb      	strb	r3, [r7, #15]

    while (HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 800109a:	bf00      	nop
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f008 f9f8 	bl	8009496 <HAL_SPI_GetState>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d1f7      	bne.n	800109c <LSM_WriteRegister+0x4a>

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6858      	ldr	r0, [r3, #4]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	891b      	ldrh	r3, [r3, #8]
 80010b4:	2201      	movs	r2, #1
 80010b6:	4619      	mov	r1, r3
 80010b8:	f004 fb4e 	bl	8005758 <HAL_GPIO_WritePin>

    return status;
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <LSM_init>:

uint8_t LSM_init(lsm6dso *imu, SPI_HandleTypeDef *spiHandle,
        GPIO_TypeDef *csPinBank, uint16_t csPin) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
 80010d4:	807b      	strh	r3, [r7, #2]
    imu->spiHandle = spiHandle;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	68ba      	ldr	r2, [r7, #8]
 80010da:	601a      	str	r2, [r3, #0]
    imu->csPinBank = csPinBank;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	605a      	str	r2, [r3, #4]
    imu->csPin = csPin;
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	887a      	ldrh	r2, [r7, #2]
 80010e6:	811a      	strh	r2, [r3, #8]

    // check
    uint8_t data;

    LSM_ReadRegister(imu, LSM_WHO_AM_I, &data);
 80010e8:	f107 031f 	add.w	r3, r7, #31
 80010ec:	461a      	mov	r2, r3
 80010ee:	210f      	movs	r1, #15
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f7ff ff69 	bl	8000fc8 <LSM_ReadRegister>

    if (data != 0x6C) {
 80010f6:	7ffb      	ldrb	r3, [r7, #31]
 80010f8:	2b6c      	cmp	r3, #108	; 0x6c
 80010fa:	d001      	beq.n	8001100 <LSM_init+0x38>
        return 1;
 80010fc:	2301      	movs	r3, #1
 80010fe:	e055      	b.n	80011ac <LSM_init+0xe4>
    }

    // software reset
    LSM_WriteRegister(imu, LSM_CTRL3_C, 0x01);
 8001100:	2201      	movs	r2, #1
 8001102:	2112      	movs	r1, #18
 8001104:	68f8      	ldr	r0, [r7, #12]
 8001106:	f7ff ffa4 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(40);
 800110a:	2028      	movs	r0, #40	; 0x28
 800110c:	f003 fcac 	bl	8004a68 <HAL_Delay>

    // LSM_WriteRegister(imu, LSM_CTRL1_XL, 0b10101100); // 1010(6.66kHz accelerometer) 11(+/- 16g) 00
    LSM_WriteRegister(imu, LSM_CTRL1_XL, 0b10100100); // 1010(6.66kHz accelerometer) 01(+/- 32g) 00
 8001110:	22a4      	movs	r2, #164	; 0xa4
 8001112:	2110      	movs	r1, #16
 8001114:	68f8      	ldr	r0, [r7, #12]
 8001116:	f7ff ff9c 	bl	8001052 <LSM_WriteRegister>

    HAL_Delay(1);
 800111a:	2001      	movs	r0, #1
 800111c:	f003 fca4 	bl	8004a68 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_CTRL2_G, 0b10101100); // 1010 (6.66kHz gyro) 11(2000dps FS) 00
 8001120:	22ac      	movs	r2, #172	; 0xac
 8001122:	2111      	movs	r1, #17
 8001124:	68f8      	ldr	r0, [r7, #12]
 8001126:	f7ff ff94 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 800112a:	2001      	movs	r0, #1
 800112c:	f003 fc9c 	bl	8004a68 <HAL_Delay>

    // 0.070 dps/LSB if +/- 2000 dps
    // https://www.st.com/resource/en/datasheet/lsm6dso32.pdf
    imu->gyroConvDPS = 0.070;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	4a20      	ldr	r2, [pc, #128]	; (80011b4 <LSM_init+0xec>)
 8001134:	665a      	str	r2, [r3, #100]	; 0x64

    // 0.976 mg/LSB if +/- 32 G
    imu->accConvG =  0.000976;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	4a1f      	ldr	r2, [pc, #124]	; (80011b8 <LSM_init+0xf0>)
 800113a:	669a      	str	r2, [r3, #104]	; 0x68



    LSM_WriteRegister(imu, LSM_CTRL4_C, 0b00001010); // 00001(drdy_mask until filter inits) 0 1(gyro LPF enable) 0
 800113c:	220a      	movs	r2, #10
 800113e:	2113      	movs	r1, #19
 8001140:	68f8      	ldr	r0, [r7, #12]
 8001142:	f7ff ff86 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001146:	2001      	movs	r0, #1
 8001148:	f003 fc8e 	bl	8004a68 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_CTRL6_C, 0b00000000); // 00000 <000>(gyroscope LPF1 bandwidth) 010 = 171 Hz
 800114c:	2200      	movs	r2, #0
 800114e:	2115      	movs	r1, #21
 8001150:	68f8      	ldr	r0, [r7, #12]
 8001152:	f7ff ff7e 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001156:	2001      	movs	r0, #1
 8001158:	f003 fc86 	bl	8004a68 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_CTRL7_G, 0b00000000); // <0>(high perf mode) <1>(gyro HPF) <00>(16mHz) 0000
 800115c:	2200      	movs	r2, #0
 800115e:	2116      	movs	r1, #22
 8001160:	68f8      	ldr	r0, [r7, #12]
 8001162:	f7ff ff76 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001166:	2001      	movs	r0, #1
 8001168:	f003 fc7e 	bl	8004a68 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_INT1_CTRL, 0b00000010); // gyro data ready interrupt
 800116c:	2202      	movs	r2, #2
 800116e:	210d      	movs	r1, #13
 8001170:	68f8      	ldr	r0, [r7, #12]
 8001172:	f7ff ff6e 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001176:	2001      	movs	r0, #1
 8001178:	f003 fc76 	bl	8004a68 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_COUNTER_BDR_REG1, 0b10000000); // 1 (pulsed data ready) 0000000
 800117c:	2280      	movs	r2, #128	; 0x80
 800117e:	210b      	movs	r1, #11
 8001180:	68f8      	ldr	r0, [r7, #12]
 8001182:	f7ff ff66 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001186:	2001      	movs	r0, #1
 8001188:	f003 fc6e 	bl	8004a68 <HAL_Delay>



    HAL_Delay(100);
 800118c:	2064      	movs	r0, #100	; 0x64
 800118e:	f003 fc6b 	bl	8004a68 <HAL_Delay>

    imu->gyroDPSOffset[0] = 0;
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	f04f 0200 	mov.w	r2, #0
 8001198:	639a      	str	r2, [r3, #56]	; 0x38
    imu->gyroDPSOffset[1] = 0;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	f04f 0200 	mov.w	r2, #0
 80011a0:	63da      	str	r2, [r3, #60]	; 0x3c
    imu->gyroDPSOffset[2] = 0;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	f04f 0200 	mov.w	r2, #0
 80011a8:	641a      	str	r2, [r3, #64]	; 0x40

    return 0;
 80011aa:	2300      	movs	r3, #0
    imu->gyroDPSOffset[1] = calcOffset[0] / calSamples;
    imu->gyroDPSOffset[2] = calcOffset[0] / calSamples;


    return 0;
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3720      	adds	r7, #32
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	3d8f5c29 	.word	0x3d8f5c29
 80011b8:	3a7fda40 	.word	0x3a7fda40

080011bc <LSM_pollsensors>:

uint8_t LSM_pollsensors(lsm6dso *imu) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08c      	sub	sp, #48	; 0x30
 80011c0:	af02      	add	r7, sp, #8
 80011c2:	6078      	str	r0, [r7, #4]
    uint8_t txBuf[13] = { LSM_OUTX_L_G | 0x80, 0x00, 0x00, 0x00, 0x00, 0x00,
 80011c4:	f107 0318 	add.w	r3, r7, #24
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	731a      	strb	r2, [r3, #12]
 80011d2:	23a2      	movs	r3, #162	; 0xa2
 80011d4:	763b      	strb	r3, [r7, #24]
            0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }; // dummy bytes
    uint8_t rxBuf[13];

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6858      	ldr	r0, [r3, #4]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	891b      	ldrh	r3, [r3, #8]
 80011de:	2200      	movs	r2, #0
 80011e0:	4619      	mov	r1, r3
 80011e2:	f004 fab9 	bl	8005758 <HAL_GPIO_WritePin>

    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 13,
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6818      	ldr	r0, [r3, #0]
 80011ea:	f107 0208 	add.w	r2, r7, #8
 80011ee:	f107 0118 	add.w	r1, r7, #24
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	230d      	movs	r3, #13
 80011fa:	f007 ffaa 	bl	8009152 <HAL_SPI_TransmitReceive>
 80011fe:	4603      	mov	r3, r0
    HAL_MAX_DELAY) == HAL_OK);
 8001200:	2b00      	cmp	r3, #0
 8001202:	bf0c      	ite	eq
 8001204:	2301      	moveq	r3, #1
 8001206:	2300      	movne	r3, #0
 8001208:	b2db      	uxtb	r3, r3
    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 13,
 800120a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    while (HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY)
 800120e:	bf00      	nop
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4618      	mov	r0, r3
 8001216:	f008 f93e 	bl	8009496 <HAL_SPI_GetState>
 800121a:	4603      	mov	r3, r0
 800121c:	2b01      	cmp	r3, #1
 800121e:	d1f7      	bne.n	8001210 <LSM_pollsensors+0x54>
        ;

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6858      	ldr	r0, [r3, #4]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	891b      	ldrh	r3, [r3, #8]
 8001228:	2201      	movs	r2, #1
 800122a:	4619      	mov	r1, r3
 800122c:	f004 fa94 	bl	8005758 <HAL_GPIO_WritePin>

    if (status == 1) {
 8001230:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001234:	2b01      	cmp	r3, #1
 8001236:	d13b      	bne.n	80012b0 <LSM_pollsensors+0xf4>
        // 0, gxl, gxh, gyl, gyh etc.
        imu->rawGyro[0] = rxBuf[2] << 8 | rxBuf[1];
 8001238:	7abb      	ldrb	r3, [r7, #10]
 800123a:	021b      	lsls	r3, r3, #8
 800123c:	b21a      	sxth	r2, r3
 800123e:	7a7b      	ldrb	r3, [r7, #9]
 8001240:	b21b      	sxth	r3, r3
 8001242:	4313      	orrs	r3, r2
 8001244:	b21a      	sxth	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	835a      	strh	r2, [r3, #26]
        imu->rawGyro[1] = rxBuf[4] << 8 | rxBuf[3];
 800124a:	7b3b      	ldrb	r3, [r7, #12]
 800124c:	021b      	lsls	r3, r3, #8
 800124e:	b21a      	sxth	r2, r3
 8001250:	7afb      	ldrb	r3, [r7, #11]
 8001252:	b21b      	sxth	r3, r3
 8001254:	4313      	orrs	r3, r2
 8001256:	b21a      	sxth	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	839a      	strh	r2, [r3, #28]
        imu->rawGyro[2] = rxBuf[6] << 8 | rxBuf[5];
 800125c:	7bbb      	ldrb	r3, [r7, #14]
 800125e:	021b      	lsls	r3, r3, #8
 8001260:	b21a      	sxth	r2, r3
 8001262:	7b7b      	ldrb	r3, [r7, #13]
 8001264:	b21b      	sxth	r3, r3
 8001266:	4313      	orrs	r3, r2
 8001268:	b21a      	sxth	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	83da      	strh	r2, [r3, #30]

        imu->rawAcc[0] = rxBuf[8] << 8 | rxBuf[7];
 800126e:	7c3b      	ldrb	r3, [r7, #16]
 8001270:	021b      	lsls	r3, r3, #8
 8001272:	b21a      	sxth	r2, r3
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	b21b      	sxth	r3, r3
 8001278:	4313      	orrs	r3, r2
 800127a:	b21a      	sxth	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        imu->rawAcc[1] = rxBuf[10] << 8 | rxBuf[9];
 8001282:	7cbb      	ldrb	r3, [r7, #18]
 8001284:	021b      	lsls	r3, r3, #8
 8001286:	b21a      	sxth	r2, r3
 8001288:	7c7b      	ldrb	r3, [r7, #17]
 800128a:	b21b      	sxth	r3, r3
 800128c:	4313      	orrs	r3, r2
 800128e:	b21a      	sxth	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        imu->rawAcc[2] = rxBuf[12] << 8 | rxBuf[11];
 8001296:	7d3b      	ldrb	r3, [r7, #20]
 8001298:	021b      	lsls	r3, r3, #8
 800129a:	b21a      	sxth	r2, r3
 800129c:	7cfb      	ldrb	r3, [r7, #19]
 800129e:	b21b      	sxth	r3, r3
 80012a0:	4313      	orrs	r3, r2
 80012a2:	b21a      	sxth	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

        // convert units
        LSM_Convert(imu);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f000 f808 	bl	80012c0 <LSM_Convert>

    }

    return status;
 80012b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3728      	adds	r7, #40	; 0x28
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	0000      	movs	r0, r0
	...

080012c0 <LSM_Convert>:

uint8_t LSM_Convert(lsm6dso *imu) {
 80012c0:	b590      	push	{r4, r7, lr}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
    imu->accGs[0] = imu->rawAcc[0] * imu->accConvG;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 80012ce:	ee07 3a90 	vmov	s15, r3
 80012d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80012dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
    imu->accGs[1] = imu->rawAcc[1] * imu->accConvG;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 80012ec:	ee07 3a90 	vmov	s15, r3
 80012f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80012fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
    imu->accGs[2] = imu->rawAcc[2] * imu->accConvG;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	; 0x48
 800130a:	ee07 3a90 	vmov	s15, r3
 800130e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8001318:	ee67 7a27 	vmul.f32	s15, s14, s15
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

    imu->accMPS[0] = imu->accGs[0] * standardGravity;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff f92e 	bl	8000588 <__aeabi_f2d>
 800132c:	a367      	add	r3, pc, #412	; (adr r3, 80014cc <LSM_Convert+0x20c>)
 800132e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001332:	f7ff f981 	bl	8000638 <__aeabi_dmul>
 8001336:	4603      	mov	r3, r0
 8001338:	460c      	mov	r4, r1
 800133a:	4618      	mov	r0, r3
 800133c:	4621      	mov	r1, r4
 800133e:	f7ff fc73 	bl	8000c28 <__aeabi_d2f>
 8001342:	4602      	mov	r2, r0
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	659a      	str	r2, [r3, #88]	; 0x58
    imu->accMPS[1] = imu->accGs[1] * standardGravity;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff f91b 	bl	8000588 <__aeabi_f2d>
 8001352:	a35e      	add	r3, pc, #376	; (adr r3, 80014cc <LSM_Convert+0x20c>)
 8001354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001358:	f7ff f96e 	bl	8000638 <__aeabi_dmul>
 800135c:	4603      	mov	r3, r0
 800135e:	460c      	mov	r4, r1
 8001360:	4618      	mov	r0, r3
 8001362:	4621      	mov	r1, r4
 8001364:	f7ff fc60 	bl	8000c28 <__aeabi_d2f>
 8001368:	4602      	mov	r2, r0
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	65da      	str	r2, [r3, #92]	; 0x5c
    imu->accMPS[2] = imu->accGs[2] * standardGravity;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff f908 	bl	8000588 <__aeabi_f2d>
 8001378:	a354      	add	r3, pc, #336	; (adr r3, 80014cc <LSM_Convert+0x20c>)
 800137a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800137e:	f7ff f95b 	bl	8000638 <__aeabi_dmul>
 8001382:	4603      	mov	r3, r0
 8001384:	460c      	mov	r4, r1
 8001386:	4618      	mov	r0, r3
 8001388:	4621      	mov	r1, r4
 800138a:	f7ff fc4d 	bl	8000c28 <__aeabi_d2f>
 800138e:	4602      	mov	r2, r0
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	661a      	str	r2, [r3, #96]	; 0x60

    imu->gyroDPS[0] = imu->rawGyro[0] * imu->gyroConvDPS - imu->gyroDPSOffset[0];
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800139a:	ee07 3a90 	vmov	s15, r3
 800139e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80013a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80013b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	edc3 7a08 	vstr	s15, [r3, #32]
    imu->gyroDPS[1] = imu->rawGyro[1] * imu->gyroConvDPS - imu->gyroDPSOffset[1];
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80013c2:	ee07 3a90 	vmov	s15, r3
 80013c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80013d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80013da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    imu->gyroDPS[2] = imu->rawGyro[2] * imu->gyroConvDPS - imu->gyroDPSOffset[2];
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80013ea:	ee07 3a90 	vmov	s15, r3
 80013ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80013f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001402:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    imu->gyroRPS[0] = imu->gyroDPS[0] * PI / 180;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6a1b      	ldr	r3, [r3, #32]
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff f8b9 	bl	8000588 <__aeabi_f2d>
 8001416:	a32a      	add	r3, pc, #168	; (adr r3, 80014c0 <LSM_Convert+0x200>)
 8001418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141c:	f7ff f90c 	bl	8000638 <__aeabi_dmul>
 8001420:	4603      	mov	r3, r0
 8001422:	460c      	mov	r4, r1
 8001424:	4618      	mov	r0, r3
 8001426:	4621      	mov	r1, r4
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	4b26      	ldr	r3, [pc, #152]	; (80014c8 <LSM_Convert+0x208>)
 800142e:	f7ff fa2d 	bl	800088c <__aeabi_ddiv>
 8001432:	4603      	mov	r3, r0
 8001434:	460c      	mov	r4, r1
 8001436:	4618      	mov	r0, r3
 8001438:	4621      	mov	r1, r4
 800143a:	f7ff fbf5 	bl	8000c28 <__aeabi_d2f>
 800143e:	4602      	mov	r2, r0
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	62da      	str	r2, [r3, #44]	; 0x2c
    imu->gyroRPS[1] = imu->gyroDPS[1] * PI / 180;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff f89d 	bl	8000588 <__aeabi_f2d>
 800144e:	a31c      	add	r3, pc, #112	; (adr r3, 80014c0 <LSM_Convert+0x200>)
 8001450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001454:	f7ff f8f0 	bl	8000638 <__aeabi_dmul>
 8001458:	4603      	mov	r3, r0
 800145a:	460c      	mov	r4, r1
 800145c:	4618      	mov	r0, r3
 800145e:	4621      	mov	r1, r4
 8001460:	f04f 0200 	mov.w	r2, #0
 8001464:	4b18      	ldr	r3, [pc, #96]	; (80014c8 <LSM_Convert+0x208>)
 8001466:	f7ff fa11 	bl	800088c <__aeabi_ddiv>
 800146a:	4603      	mov	r3, r0
 800146c:	460c      	mov	r4, r1
 800146e:	4618      	mov	r0, r3
 8001470:	4621      	mov	r1, r4
 8001472:	f7ff fbd9 	bl	8000c28 <__aeabi_d2f>
 8001476:	4602      	mov	r2, r0
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	631a      	str	r2, [r3, #48]	; 0x30
    imu->gyroRPS[2] = imu->gyroDPS[2] * PI / 180;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff f881 	bl	8000588 <__aeabi_f2d>
 8001486:	a30e      	add	r3, pc, #56	; (adr r3, 80014c0 <LSM_Convert+0x200>)
 8001488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148c:	f7ff f8d4 	bl	8000638 <__aeabi_dmul>
 8001490:	4603      	mov	r3, r0
 8001492:	460c      	mov	r4, r1
 8001494:	4618      	mov	r0, r3
 8001496:	4621      	mov	r1, r4
 8001498:	f04f 0200 	mov.w	r2, #0
 800149c:	4b0a      	ldr	r3, [pc, #40]	; (80014c8 <LSM_Convert+0x208>)
 800149e:	f7ff f9f5 	bl	800088c <__aeabi_ddiv>
 80014a2:	4603      	mov	r3, r0
 80014a4:	460c      	mov	r4, r1
 80014a6:	4618      	mov	r0, r3
 80014a8:	4621      	mov	r1, r4
 80014aa:	f7ff fbbd 	bl	8000c28 <__aeabi_d2f>
 80014ae:	4602      	mov	r2, r0
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80014b4:	bf00      	nop
 80014b6:	4618      	mov	r0, r3
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd90      	pop	{r4, r7, pc}
 80014be:	bf00      	nop
 80014c0:	54442eea 	.word	0x54442eea
 80014c4:	400921fb 	.word	0x400921fb
 80014c8:	40668000 	.word	0x40668000
 80014cc:	3a92a305 	.word	0x3a92a305
 80014d0:	40239d01 	.word	0x40239d01

080014d4 <SPL06_Init>:
/*
 *
 * INITIALISATION
 *
 */
uint8_t SPL06_Init(SPL06 *bar, I2C_HandleTypeDef *i2cHandle, uint8_t i2cAddress) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b094      	sub	sp, #80	; 0x50
 80014d8:	af04      	add	r7, sp, #16
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	4613      	mov	r3, r2
 80014e0:	71fb      	strb	r3, [r7, #7]

    uint8_t status = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    /* Store peripheral data */
    bar->i2cHandle = i2cHandle;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	68ba      	ldr	r2, [r7, #8]
 80014ec:	601a      	str	r2, [r3, #0]
    bar->i2cAddress = i2cAddress << 1;
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	711a      	strb	r2, [r3, #4]

    /* Clear measurements */
    bar->pressure_Pa   = 0.0f;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f04f 0200 	mov.w	r2, #0
 80014fe:	629a      	str	r2, [r3, #40]	; 0x28
    bar->temperature_C = 0.0f;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f04f 0200 	mov.w	r2, #0
 8001506:	62da      	str	r2, [r3, #44]	; 0x2c

    uint8_t txBuf[2] = {0x00, 0x00};
 8001508:	2300      	movs	r3, #0
 800150a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 800150e:	2300      	movs	r3, #0
 8001510:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    uint8_t rxBuf[2];

    /* Check device ID */
    uint8_t id;

    status += (HAL_I2C_Mem_Read(bar->i2cHandle, bar->i2cAddress, SPL06_ID, I2C_MEMADD_SIZE_8BIT, rxBuf, 1, 500) == HAL_OK);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	6818      	ldr	r0, [r3, #0]
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	791b      	ldrb	r3, [r3, #4]
 800151c:	b299      	uxth	r1, r3
 800151e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001522:	9302      	str	r3, [sp, #8]
 8001524:	2301      	movs	r3, #1
 8001526:	9301      	str	r3, [sp, #4]
 8001528:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800152c:	9300      	str	r3, [sp, #0]
 800152e:	2301      	movs	r3, #1
 8001530:	220d      	movs	r2, #13
 8001532:	f004 fb5d 	bl	8005bf0 <HAL_I2C_Mem_Read>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	bf0c      	ite	eq
 800153c:	2301      	moveq	r3, #1
 800153e:	2300      	movne	r3, #0
 8001540:	b2db      	uxtb	r3, r3
 8001542:	b2da      	uxtb	r2, r3
 8001544:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001548:	4413      	add	r3, r2
 800154a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    id = rxBuf[0];
 800154e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001552:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

    /* Make sure device ID matches */
    if (id != 0x10) {
 8001556:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800155a:	2b10      	cmp	r3, #16
 800155c:	d001      	beq.n	8001562 <SPL06_Init+0x8e>

        return 0;
 800155e:	2300      	movs	r3, #0
 8001560:	e139      	b.n	80017d6 <SPL06_Init+0x302>

    }
    HAL_Delay(10);
 8001562:	200a      	movs	r0, #10
 8001564:	f003 fa80 	bl	8004a68 <HAL_Delay>

    /* Read calibration coefficients */
    uint8_t calibTxBuf[19];
    calibTxBuf[0] = (SPL06_COEF | 0x80);
 8001568:	2390      	movs	r3, #144	; 0x90
 800156a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

    uint8_t calibRxBuf[19];

    //status += (HAL_SPI_TransmitReceive(bar->spiHandle, calibTxBuf, calibRxBuf, 19, HAL_MAX_DELAY) == HAL_OK);
    status += (HAL_I2C_Mem_Read(bar->i2cHandle, bar->i2cAddress, SPL06_COEF, I2C_MEMADD_SIZE_8BIT, calibRxBuf, 19, 500) == HAL_OK);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6818      	ldr	r0, [r3, #0]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	791b      	ldrb	r3, [r3, #4]
 8001576:	b299      	uxth	r1, r3
 8001578:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800157c:	9302      	str	r3, [sp, #8]
 800157e:	2313      	movs	r3, #19
 8001580:	9301      	str	r3, [sp, #4]
 8001582:	f107 0310 	add.w	r3, r7, #16
 8001586:	9300      	str	r3, [sp, #0]
 8001588:	2301      	movs	r3, #1
 800158a:	2210      	movs	r2, #16
 800158c:	f004 fb30 	bl	8005bf0 <HAL_I2C_Mem_Read>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	bf0c      	ite	eq
 8001596:	2301      	moveq	r3, #1
 8001598:	2300      	movne	r3, #0
 800159a:	b2db      	uxtb	r3, r3
 800159c:	b2da      	uxtb	r2, r3
 800159e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80015a2:	4413      	add	r3, r2
 80015a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f


    /* Convert raw calibration coefficients to signed integers */
    bar->c0 = (uint16_t)calibRxBuf[0] << 4 | (uint16_t)calibRxBuf[1] >> 4;
 80015a8:	7c3b      	ldrb	r3, [r7, #16]
 80015aa:	011b      	lsls	r3, r3, #4
 80015ac:	b21a      	sxth	r2, r3
 80015ae:	7c7b      	ldrb	r3, [r7, #17]
 80015b0:	091b      	lsrs	r3, r3, #4
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b21a      	sxth	r2, r3
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	81da      	strh	r2, [r3, #14]
    bar->c0 = (bar->c0 & 1 << 11) ? (0xF000 | bar->c0) : bar->c0;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d008      	beq.n	80015e0 <SPL06_Init+0x10c>
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015d4:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 80015d8:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 80015dc:	b21b      	sxth	r3, r3
 80015de:	e002      	b.n	80015e6 <SPL06_Init+0x112>
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015e6:	68fa      	ldr	r2, [r7, #12]
 80015e8:	81d3      	strh	r3, [r2, #14]

    bar->c1 = (uint16_t)(calibRxBuf[1] & 0x0f) << 8 | (uint16_t)calibRxBuf[2];
 80015ea:	7c7b      	ldrb	r3, [r7, #17]
 80015ec:	021b      	lsls	r3, r3, #8
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80015f4:	b21a      	sxth	r2, r3
 80015f6:	7cbb      	ldrb	r3, [r7, #18]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	4313      	orrs	r3, r2
 80015fc:	b21a      	sxth	r2, r3
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	821a      	strh	r2, [r3, #16]
    bar->c1 = (bar->c1 & 1 << 11) ? (0xF000 | bar->c1) : bar->c1;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001608:	b29b      	uxth	r3, r3
 800160a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800160e:	2b00      	cmp	r3, #0
 8001610:	d008      	beq.n	8001624 <SPL06_Init+0x150>
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001618:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800161c:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8001620:	b21b      	sxth	r3, r3
 8001622:	e002      	b.n	800162a <SPL06_Init+0x156>
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	8213      	strh	r3, [r2, #16]

    bar->c00 = (uint32_t)calibRxBuf[3] << 12 | (uint32_t)calibRxBuf[4] << 4 | (uint16_t)calibRxBuf[5] >> 4;
 800162e:	7cfb      	ldrb	r3, [r7, #19]
 8001630:	031a      	lsls	r2, r3, #12
 8001632:	7d3b      	ldrb	r3, [r7, #20]
 8001634:	011b      	lsls	r3, r3, #4
 8001636:	4313      	orrs	r3, r2
 8001638:	7d7a      	ldrb	r2, [r7, #21]
 800163a:	0912      	lsrs	r2, r2, #4
 800163c:	b2d2      	uxtb	r2, r2
 800163e:	4313      	orrs	r3, r2
 8001640:	461a      	mov	r2, r3
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	615a      	str	r2, [r3, #20]
    bar->c00 = (bar->c00 & 1 << 19) ? (0xFFF00000 | bar->c00) : bar->c00;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d006      	beq.n	8001660 <SPL06_Init+0x18c>
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	695b      	ldr	r3, [r3, #20]
 8001656:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 800165a:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 800165e:	e001      	b.n	8001664 <SPL06_Init+0x190>
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	695b      	ldr	r3, [r3, #20]
 8001664:	68fa      	ldr	r2, [r7, #12]
 8001666:	6153      	str	r3, [r2, #20]

    bar->c10 = (uint32_t)(calibRxBuf[5] & 0x0f) << 16 | (uint32_t)calibRxBuf[6] << 8 | (uint32_t)calibRxBuf[7];
 8001668:	7d7b      	ldrb	r3, [r7, #21]
 800166a:	041b      	lsls	r3, r3, #16
 800166c:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8001670:	7dbb      	ldrb	r3, [r7, #22]
 8001672:	021b      	lsls	r3, r3, #8
 8001674:	4313      	orrs	r3, r2
 8001676:	7dfa      	ldrb	r2, [r7, #23]
 8001678:	4313      	orrs	r3, r2
 800167a:	461a      	mov	r2, r3
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	619a      	str	r2, [r3, #24]
    bar->c10 = (bar->c10 & 1 << 19) ? (0xFFF00000 | bar->c10) : bar->c10;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d006      	beq.n	800169a <SPL06_Init+0x1c6>
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 8001694:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 8001698:	e001      	b.n	800169e <SPL06_Init+0x1ca>
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	699b      	ldr	r3, [r3, #24]
 800169e:	68fa      	ldr	r2, [r7, #12]
 80016a0:	6193      	str	r3, [r2, #24]

    bar->c01 = (uint16_t) calibRxBuf[8]  << 8 | calibRxBuf[9];
 80016a2:	7e3b      	ldrb	r3, [r7, #24]
 80016a4:	021b      	lsls	r3, r3, #8
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	7e7b      	ldrb	r3, [r7, #25]
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	4313      	orrs	r3, r2
 80016ae:	b21a      	sxth	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	839a      	strh	r2, [r3, #28]
    bar->c11 = (uint16_t) calibRxBuf[10] << 8 | calibRxBuf[11];
 80016b4:	7ebb      	ldrb	r3, [r7, #26]
 80016b6:	021b      	lsls	r3, r3, #8
 80016b8:	b21a      	sxth	r2, r3
 80016ba:	7efb      	ldrb	r3, [r7, #27]
 80016bc:	b21b      	sxth	r3, r3
 80016be:	4313      	orrs	r3, r2
 80016c0:	b21a      	sxth	r2, r3
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	83da      	strh	r2, [r3, #30]
    bar->c20 = (uint16_t) calibRxBuf[12] << 8 | calibRxBuf[13];
 80016c6:	7f3b      	ldrb	r3, [r7, #28]
 80016c8:	021b      	lsls	r3, r3, #8
 80016ca:	b21a      	sxth	r2, r3
 80016cc:	7f7b      	ldrb	r3, [r7, #29]
 80016ce:	b21b      	sxth	r3, r3
 80016d0:	4313      	orrs	r3, r2
 80016d2:	b21a      	sxth	r2, r3
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	841a      	strh	r2, [r3, #32]
    bar->c21 = (uint16_t) calibRxBuf[14] << 8 | calibRxBuf[15];
 80016d8:	7fbb      	ldrb	r3, [r7, #30]
 80016da:	021b      	lsls	r3, r3, #8
 80016dc:	b21a      	sxth	r2, r3
 80016de:	7ffb      	ldrb	r3, [r7, #31]
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	4313      	orrs	r3, r2
 80016e4:	b21a      	sxth	r2, r3
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	845a      	strh	r2, [r3, #34]	; 0x22
    bar->c30 = (uint16_t) calibRxBuf[16] << 8 | calibRxBuf[17];
 80016ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016ee:	021b      	lsls	r3, r3, #8
 80016f0:	b21a      	sxth	r2, r3
 80016f2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80016f6:	b21b      	sxth	r3, r3
 80016f8:	4313      	orrs	r3, r2
 80016fa:	b21a      	sxth	r2, r3
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	849a      	strh	r2, [r3, #36]	; 0x24
    HAL_Delay(25);
 8001700:	2019      	movs	r0, #25
 8001702:	f003 f9b1 	bl	8004a68 <HAL_Delay>

    /* Set pressure configuration */
    txBuf[0] = 0x33;
 8001706:	2333      	movs	r3, #51	; 0x33
 8001708:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

    status += (HAL_I2C_Mem_Write(bar->i2cHandle, bar->i2cAddress, SPL06_PRS_CFG, I2C_MEMADD_SIZE_8BIT, txBuf, 1, 500) == HAL_OK);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	6818      	ldr	r0, [r3, #0]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	791b      	ldrb	r3, [r3, #4]
 8001714:	b299      	uxth	r1, r3
 8001716:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800171a:	9302      	str	r3, [sp, #8]
 800171c:	2301      	movs	r3, #1
 800171e:	9301      	str	r3, [sp, #4]
 8001720:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001724:	9300      	str	r3, [sp, #0]
 8001726:	2301      	movs	r3, #1
 8001728:	2206      	movs	r2, #6
 800172a:	f004 f967 	bl	80059fc <HAL_I2C_Mem_Write>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	bf0c      	ite	eq
 8001734:	2301      	moveq	r3, #1
 8001736:	2300      	movne	r3, #0
 8001738:	b2db      	uxtb	r3, r3
 800173a:	b2da      	uxtb	r2, r3
 800173c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001740:	4413      	add	r3, r2
 8001742:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f


    HAL_Delay(10);
 8001746:	200a      	movs	r0, #10
 8001748:	f003 f98e 	bl	8004a68 <HAL_Delay>

    /* Set temperature configuration */
    txBuf[0] = 0xB3;
 800174c:	23b3      	movs	r3, #179	; 0xb3
 800174e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

    status += (HAL_I2C_Mem_Write(bar->i2cHandle, bar->i2cAddress, SPL06_TMP_CFG, I2C_MEMADD_SIZE_8BIT, txBuf, 1, 500) == HAL_OK);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	6818      	ldr	r0, [r3, #0]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	791b      	ldrb	r3, [r3, #4]
 800175a:	b299      	uxth	r1, r3
 800175c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001760:	9302      	str	r3, [sp, #8]
 8001762:	2301      	movs	r3, #1
 8001764:	9301      	str	r3, [sp, #4]
 8001766:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	2301      	movs	r3, #1
 800176e:	2207      	movs	r2, #7
 8001770:	f004 f944 	bl	80059fc <HAL_I2C_Mem_Write>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	bf0c      	ite	eq
 800177a:	2301      	moveq	r3, #1
 800177c:	2300      	movne	r3, #0
 800177e:	b2db      	uxtb	r3, r3
 8001780:	b2da      	uxtb	r2, r3
 8001782:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001786:	4413      	add	r3, r2
 8001788:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    //status += (HAL_SPI_Transmit(bar->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);

    HAL_Delay(10);
 800178c:	200a      	movs	r0, #10
 800178e:	f003 f96b 	bl	8004a68 <HAL_Delay>

    /* Set measurement configuration */
    txBuf[0] = 0xFF ;
 8001792:	23ff      	movs	r3, #255	; 0xff
 8001794:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

    status += (HAL_I2C_Mem_Write(bar->i2cHandle, bar->i2cAddress, SPL06_MEAS_CFG, I2C_MEMADD_SIZE_8BIT, txBuf, 1, 500) == HAL_OK);
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	6818      	ldr	r0, [r3, #0]
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	791b      	ldrb	r3, [r3, #4]
 80017a0:	b299      	uxth	r1, r3
 80017a2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80017a6:	9302      	str	r3, [sp, #8]
 80017a8:	2301      	movs	r3, #1
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80017b0:	9300      	str	r3, [sp, #0]
 80017b2:	2301      	movs	r3, #1
 80017b4:	2208      	movs	r2, #8
 80017b6:	f004 f921 	bl	80059fc <HAL_I2C_Mem_Write>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	bf0c      	ite	eq
 80017c0:	2301      	moveq	r3, #1
 80017c2:	2300      	movne	r3, #0
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80017cc:	4413      	add	r3, r2
 80017ce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    //status += (HAL_SPI_Transmit(bar->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);


    return status;
 80017d2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f

}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3740      	adds	r7, #64	; 0x40
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <servo_init>:
#include "servo.h"

void servo_init(Servo *servo, TIM_HandleTypeDef *tim, volatile uint32_t *timerval) {
 80017de:	b480      	push	{r7}
 80017e0:	b085      	sub	sp, #20
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	60f8      	str	r0, [r7, #12]
 80017e6:	60b9      	str	r1, [r7, #8]
 80017e8:	607a      	str	r2, [r7, #4]
    servo->timer = tim;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	68ba      	ldr	r2, [r7, #8]
 80017ee:	605a      	str	r2, [r3, #4]
    servo->timerval = timerval;
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	609a      	str	r2, [r3, #8]
}
 80017f6:	bf00      	nop
 80017f8:	3714      	adds	r7, #20
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
	...

08001804 <servo_writeangle>:


void servo_writeangle(Servo *servo, uint8_t angle) {
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	460b      	mov	r3, r1
 800180e:	70fb      	strb	r3, [r7, #3]
    // value between 0 and 180
    uint32_t newtimerval = 1000 + (angle * 1000 / 180);
 8001810:	78fb      	ldrb	r3, [r7, #3]
 8001812:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001816:	fb02 f303 	mul.w	r3, r2, r3
 800181a:	4a0a      	ldr	r2, [pc, #40]	; (8001844 <servo_writeangle+0x40>)
 800181c:	fb82 1203 	smull	r1, r2, r2, r3
 8001820:	441a      	add	r2, r3
 8001822:	11d2      	asrs	r2, r2, #7
 8001824:	17db      	asrs	r3, r3, #31
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800182c:	60fb      	str	r3, [r7, #12]
    *servo->timerval = newtimerval;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	68fa      	ldr	r2, [r7, #12]
 8001834:	601a      	str	r2, [r3, #0]
}
 8001836:	bf00      	nop
 8001838:	3714      	adds	r7, #20
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	b60b60b7 	.word	0xb60b60b7

08001848 <servo_disable>:

void servo_writemicros(Servo *servo, uint32_t pulse) {
    *servo->timerval = pulse;
}

void servo_disable(Servo *servo) {
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
    *servo->timerval = 0;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <sxSpiTransmit>:
#include "main.h"
#include "sx1280_custom.h"


void sxSpiTransmit(sx1280_custom *radio, uint8_t *txBuf, uint8_t size) {
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	4613      	mov	r3, r2
 8001870:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_RESET);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	6858      	ldr	r0, [r3, #4]
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	891b      	ldrh	r3, [r3, #8]
 800187a:	2200      	movs	r2, #0
 800187c:	4619      	mov	r1, r3
 800187e:	f003 ff6b 	bl	8005758 <HAL_GPIO_WritePin>
    radio->spi_return = HAL_SPI_Transmit(radio->spiHandle, txBuf, size, 1000);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	6818      	ldr	r0, [r3, #0]
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	b29a      	uxth	r2, r3
 800188a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800188e:	68b9      	ldr	r1, [r7, #8]
 8001890:	f007 fa22 	bl	8008cd8 <HAL_SPI_Transmit>
 8001894:	4603      	mov	r3, r0
 8001896:	461a      	mov	r2, r3
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	6858      	ldr	r0, [r3, #4]
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	891b      	ldrh	r3, [r3, #8]
 80018a6:	2201      	movs	r2, #1
 80018a8:	4619      	mov	r1, r3
 80018aa:	f003 ff55 	bl	8005758 <HAL_GPIO_WritePin>
}
 80018ae:	bf00      	nop
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <sxSpiTransmitReceive>:
void sxSpiTransmitReceive(sx1280_custom *radio, uint8_t *txBuf, uint8_t *rxBuf, uint8_t size) {
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b086      	sub	sp, #24
 80018ba:	af02      	add	r7, sp, #8
 80018bc:	60f8      	str	r0, [r7, #12]
 80018be:	60b9      	str	r1, [r7, #8]
 80018c0:	607a      	str	r2, [r7, #4]
 80018c2:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_RESET);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	6858      	ldr	r0, [r3, #4]
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	891b      	ldrh	r3, [r3, #8]
 80018cc:	2200      	movs	r2, #0
 80018ce:	4619      	mov	r1, r3
 80018d0:	f003 ff42 	bl	8005758 <HAL_GPIO_WritePin>
    radio->spi_return = HAL_SPI_TransmitReceive(radio->spiHandle,txBuf,rxBuf,size,1000);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	6818      	ldr	r0, [r3, #0]
 80018d8:	78fb      	ldrb	r3, [r7, #3]
 80018da:	b29a      	uxth	r2, r3
 80018dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018e0:	9300      	str	r3, [sp, #0]
 80018e2:	4613      	mov	r3, r2
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	68b9      	ldr	r1, [r7, #8]
 80018e8:	f007 fc33 	bl	8009152 <HAL_SPI_TransmitReceive>
 80018ec:	4603      	mov	r3, r0
 80018ee:	461a      	mov	r2, r3
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	6858      	ldr	r0, [r3, #4]
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	891b      	ldrh	r3, [r3, #8]
 80018fe:	2201      	movs	r2, #1
 8001900:	4619      	mov	r1, r3
 8001902:	f003 ff29 	bl	8005758 <HAL_GPIO_WritePin>
}
 8001906:	bf00      	nop
 8001908:	3710      	adds	r7, #16
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
	...

08001910 <sxInit>:


void sxInit(sx1280_custom *radio, SPI_HandleTypeDef *spiHandle,
        GPIO_TypeDef *csPinBank, uint16_t csPin) {
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af02      	add	r7, sp, #8
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	60b9      	str	r1, [r7, #8]
 800191a:	607a      	str	r2, [r7, #4]
 800191c:	807b      	strh	r3, [r7, #2]

    radio->spiHandle = spiHandle;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	68ba      	ldr	r2, [r7, #8]
 8001922:	601a      	str	r2, [r3, #0]
    radio->csPinBank = csPinBank;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	605a      	str	r2, [r3, #4]
    radio->csPin = csPin;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	887a      	ldrh	r2, [r7, #2]
 800192e:	811a      	strh	r2, [r3, #8]


    HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 8001930:	2200      	movs	r2, #0
 8001932:	2140      	movs	r1, #64	; 0x40
 8001934:	4825      	ldr	r0, [pc, #148]	; (80019cc <sxInit+0xbc>)
 8001936:	f003 ff0f 	bl	8005758 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 800193a:	2002      	movs	r0, #2
 800193c:	f003 f894 	bl	8004a68 <HAL_Delay>
    HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_SET);
 8001940:	2201      	movs	r2, #1
 8001942:	2140      	movs	r1, #64	; 0x40
 8001944:	4821      	ldr	r0, [pc, #132]	; (80019cc <sxInit+0xbc>)
 8001946:	f003 ff07 	bl	8005758 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 800194a:	2002      	movs	r0, #2
 800194c:	f003 f88c 	bl	8004a68 <HAL_Delay>

    SetStandbyRC(radio);
 8001950:	68f8      	ldr	r0, [r7, #12]
 8001952:	f000 f850 	bl	80019f6 <SetStandbyRC>
    HAL_Delay(3);
 8001956:	2003      	movs	r0, #3
 8001958:	f003 f886 	bl	8004a68 <HAL_Delay>
    setPacketLora(radio);
 800195c:	68f8      	ldr	r0, [r7, #12]
 800195e:	f000 f875 	bl	8001a4c <setPacketLora>
    HAL_Delay(2);
 8001962:	2002      	movs	r0, #2
 8001964:	f003 f880 	bl	8004a68 <HAL_Delay>
    SetRfFrequency2(radio);
 8001968:	68f8      	ldr	r0, [r7, #12]
 800196a:	f000 f859 	bl	8001a20 <SetRfFrequency2>
    HAL_Delay(2);
 800196e:	2002      	movs	r0, #2
 8001970:	f003 f87a 	bl	8004a68 <HAL_Delay>

    SetBufferBaseAddresses(radio, 0, 0); // 127
 8001974:	2200      	movs	r2, #0
 8001976:	2100      	movs	r1, #0
 8001978:	68f8      	ldr	r0, [r7, #12]
 800197a:	f000 f897 	bl	8001aac <SetBufferBaseAddresses>
    HAL_Delay(1);
 800197e:	2001      	movs	r0, #1
 8001980:	f003 f872 	bl	8004a68 <HAL_Delay>
    SetModulationParams(radio, 0x90, 0x0A, 0x01); // Spreading factor 9, 1600 BW (0x0A), CR 4/5
 8001984:	2301      	movs	r3, #1
 8001986:	220a      	movs	r2, #10
 8001988:	2190      	movs	r1, #144	; 0x90
 800198a:	68f8      	ldr	r0, [r7, #12]
 800198c:	f000 f8a8 	bl	8001ae0 <SetModulationParams>
    HAL_Delay(1);
 8001990:	2001      	movs	r0, #1
 8001992:	f003 f869 	bl	8004a68 <HAL_Delay>

    WriteRegisterByte(radio, 0x925, 0x32); // must be used for SF9-12. Different for 5-8 (page 112)
 8001996:	2232      	movs	r2, #50	; 0x32
 8001998:	f640 1125 	movw	r1, #2341	; 0x925
 800199c:	68f8      	ldr	r0, [r7, #12]
 800199e:	f000 fa1d 	bl	8001ddc <WriteRegisterByte>

    HAL_Delay(1);
 80019a2:	2001      	movs	r0, #1
 80019a4:	f003 f860 	bl	8004a68 <HAL_Delay>
    SetPacketParamsLora(radio, 12, 0x80, 32, 0x20, 0x40); // 12 symbol preamble, implicit header, 32 byte payload, CRC enabled, Normal IQ
 80019a8:	2340      	movs	r3, #64	; 0x40
 80019aa:	9301      	str	r3, [sp, #4]
 80019ac:	2320      	movs	r3, #32
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	2320      	movs	r3, #32
 80019b2:	2280      	movs	r2, #128	; 0x80
 80019b4:	210c      	movs	r1, #12
 80019b6:	68f8      	ldr	r0, [r7, #12]
 80019b8:	f000 f8b3 	bl	8001b22 <SetPacketParamsLora>
    HAL_Delay(1);
 80019bc:	2001      	movs	r0, #1
 80019be:	f003 f853 	bl	8004a68 <HAL_Delay>
}
 80019c2:	bf00      	nop
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40020400 	.word	0x40020400

080019d0 <sxSetDio1Pin>:

void sxSetDio1Pin(sx1280_custom *radio, GPIO_TypeDef *Dio1PinBank, uint16_t Dio1Pin) {
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	4613      	mov	r3, r2
 80019dc:	80fb      	strh	r3, [r7, #6]
    radio->Dio1PinBank = Dio1PinBank;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	68ba      	ldr	r2, [r7, #8]
 80019e2:	60da      	str	r2, [r3, #12]
    radio->Dio1Pin = Dio1Pin;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	88fa      	ldrh	r2, [r7, #6]
 80019e8:	821a      	strh	r2, [r3, #16]
}
 80019ea:	bf00      	nop
 80019ec:	3714      	adds	r7, #20
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <SetStandbyRC>:

void SetStandbyRC(sx1280_custom *radio) {
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b084      	sub	sp, #16
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
    uint8_t loraRxBuf[2];
    uint8_t loraTxBuf[] = { 0x80, 0x00 }; // Standby RC
 80019fe:	2380      	movs	r3, #128	; 0x80
 8001a00:	723b      	strb	r3, [r7, #8]
 8001a02:	2300      	movs	r3, #0
 8001a04:	727b      	strb	r3, [r7, #9]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 2);
 8001a06:	f107 020c 	add.w	r2, r7, #12
 8001a0a:	f107 0108 	add.w	r1, r7, #8
 8001a0e:	2302      	movs	r3, #2
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff ff50 	bl	80018b6 <sxSpiTransmitReceive>
}
 8001a16:	bf00      	nop
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
	...

08001a20 <SetRfFrequency2>:
    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x86, 0xBD, 0x3B, 0x14 }; // SetRfFrequency
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 4);
}

void SetRfFrequency2(sx1280_custom *radio) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
    // 52e6/(2^18) multiples of
    // 2.46 = 2.46 * 10^9/(52e6/(2^18)) = 12401428 = 0xBD3B14
    // uint32_t rfFreq = 12401428;

    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x86, 0xBE, 0xC4, 0xEC }; // SetRfFrequency
 8001a28:	4b07      	ldr	r3, [pc, #28]	; (8001a48 <SetRfFrequency2+0x28>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	60bb      	str	r3, [r7, #8]
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 4);
 8001a2e:	f107 020c 	add.w	r2, r7, #12
 8001a32:	f107 0108 	add.w	r1, r7, #8
 8001a36:	2304      	movs	r3, #4
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f7ff ff3c 	bl	80018b6 <sxSpiTransmitReceive>
}
 8001a3e:	bf00      	nop
 8001a40:	3710      	adds	r7, #16
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	08014734 	.word	0x08014734

08001a4c <setPacketLora>:

void setPacketLora(sx1280_custom *radio) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
    uint8_t loraRxBuf[2];
    uint8_t loraTxBuf[] = { 0x8A, 0x01 }; // Set packet to lora
 8001a54:	4b07      	ldr	r3, [pc, #28]	; (8001a74 <setPacketLora+0x28>)
 8001a56:	881b      	ldrh	r3, [r3, #0]
 8001a58:	813b      	strh	r3, [r7, #8]
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 2);
 8001a5a:	f107 020c 	add.w	r2, r7, #12
 8001a5e:	f107 0108 	add.w	r1, r7, #8
 8001a62:	2302      	movs	r3, #2
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f7ff ff26 	bl	80018b6 <sxSpiTransmitReceive>
}
 8001a6a:	bf00      	nop
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	08014738 	.word	0x08014738

08001a78 <SetTxParams>:

void SetTxParams(sx1280_custom *radio, uint8_t power, uint8_t rampTime) {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	460b      	mov	r3, r1
 8001a82:	70fb      	strb	r3, [r7, #3]
 8001a84:	4613      	mov	r3, r2
 8001a86:	70bb      	strb	r3, [r7, #2]
    uint8_t loraRxBuf[3];
    // Set to -12 dBm = 0.06 mW
    uint8_t loraTxBuf[] = { 0x8E, power, rampTime };
 8001a88:	238e      	movs	r3, #142	; 0x8e
 8001a8a:	723b      	strb	r3, [r7, #8]
 8001a8c:	78fb      	ldrb	r3, [r7, #3]
 8001a8e:	727b      	strb	r3, [r7, #9]
 8001a90:	78bb      	ldrb	r3, [r7, #2]
 8001a92:	72bb      	strb	r3, [r7, #10]
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 3);
 8001a94:	f107 020c 	add.w	r2, r7, #12
 8001a98:	f107 0108 	add.w	r1, r7, #8
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f7ff ff09 	bl	80018b6 <sxSpiTransmitReceive>
}
 8001aa4:	bf00      	nop
 8001aa6:	3710      	adds	r7, #16
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <SetBufferBaseAddresses>:

void SetBufferBaseAddresses(sx1280_custom *radio, uint8_t txBaseAddress, uint8_t rxBaseAddress) {
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	70fb      	strb	r3, [r7, #3]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	70bb      	strb	r3, [r7, #2]
    uint8_t loraRxBuf[3];
    uint8_t loraTxBuf[] = { 0x8F, txBaseAddress, rxBaseAddress };
 8001abc:	238f      	movs	r3, #143	; 0x8f
 8001abe:	723b      	strb	r3, [r7, #8]
 8001ac0:	78fb      	ldrb	r3, [r7, #3]
 8001ac2:	727b      	strb	r3, [r7, #9]
 8001ac4:	78bb      	ldrb	r3, [r7, #2]
 8001ac6:	72bb      	strb	r3, [r7, #10]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, sizeof(loraTxBuf));
 8001ac8:	f107 020c 	add.w	r2, r7, #12
 8001acc:	f107 0108 	add.w	r1, r7, #8
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff feef 	bl	80018b6 <sxSpiTransmitReceive>
}
 8001ad8:	bf00      	nop
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <SetModulationParams>:

void SetModulationParams(sx1280_custom *radio, uint8_t modParam1, uint8_t modParam2,
        uint8_t modParam3) {
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	4608      	mov	r0, r1
 8001aea:	4611      	mov	r1, r2
 8001aec:	461a      	mov	r2, r3
 8001aee:	4603      	mov	r3, r0
 8001af0:	70fb      	strb	r3, [r7, #3]
 8001af2:	460b      	mov	r3, r1
 8001af4:	70bb      	strb	r3, [r7, #2]
 8001af6:	4613      	mov	r3, r2
 8001af8:	707b      	strb	r3, [r7, #1]
    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x8B, modParam1, modParam2, modParam3 };
 8001afa:	238b      	movs	r3, #139	; 0x8b
 8001afc:	723b      	strb	r3, [r7, #8]
 8001afe:	78fb      	ldrb	r3, [r7, #3]
 8001b00:	727b      	strb	r3, [r7, #9]
 8001b02:	78bb      	ldrb	r3, [r7, #2]
 8001b04:	72bb      	strb	r3, [r7, #10]
 8001b06:	787b      	ldrb	r3, [r7, #1]
 8001b08:	72fb      	strb	r3, [r7, #11]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, sizeof(loraTxBuf));
 8001b0a:	f107 020c 	add.w	r2, r7, #12
 8001b0e:	f107 0108 	add.w	r1, r7, #8
 8001b12:	2304      	movs	r3, #4
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f7ff fece 	bl	80018b6 <sxSpiTransmitReceive>
}
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <SetPacketParamsLora>:

void SetPacketParamsLora(sx1280_custom *radio, uint8_t param1, uint8_t param2, uint8_t param3,
        uint8_t param4, uint8_t param5) {
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b084      	sub	sp, #16
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
 8001b2a:	4608      	mov	r0, r1
 8001b2c:	4611      	mov	r1, r2
 8001b2e:	461a      	mov	r2, r3
 8001b30:	4603      	mov	r3, r0
 8001b32:	70fb      	strb	r3, [r7, #3]
 8001b34:	460b      	mov	r3, r1
 8001b36:	70bb      	strb	r3, [r7, #2]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	707b      	strb	r3, [r7, #1]
    uint8_t loraTxBuf[] = { 0x8C, param1, param2, param3, param4, param5 };
 8001b3c:	238c      	movs	r3, #140	; 0x8c
 8001b3e:	723b      	strb	r3, [r7, #8]
 8001b40:	78fb      	ldrb	r3, [r7, #3]
 8001b42:	727b      	strb	r3, [r7, #9]
 8001b44:	78bb      	ldrb	r3, [r7, #2]
 8001b46:	72bb      	strb	r3, [r7, #10]
 8001b48:	787b      	ldrb	r3, [r7, #1]
 8001b4a:	72fb      	strb	r3, [r7, #11]
 8001b4c:	7e3b      	ldrb	r3, [r7, #24]
 8001b4e:	733b      	strb	r3, [r7, #12]
 8001b50:	7f3b      	ldrb	r3, [r7, #28]
 8001b52:	737b      	strb	r3, [r7, #13]
    sxSpiTransmit(radio, loraTxBuf, sizeof(loraTxBuf));
 8001b54:	f107 0308 	add.w	r3, r7, #8
 8001b58:	2206      	movs	r2, #6
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7ff fe81 	bl	8001864 <sxSpiTransmit>
}
 8001b62:	bf00      	nop
 8001b64:	3710      	adds	r7, #16
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <WriteBuffer>:

void WriteBuffer(sx1280_custom *radio, uint8_t offset, uint8_t *data, uint8_t size) {
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b086      	sub	sp, #24
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	60f8      	str	r0, [r7, #12]
 8001b72:	607a      	str	r2, [r7, #4]
 8001b74:	461a      	mov	r2, r3
 8001b76:	460b      	mov	r3, r1
 8001b78:	72fb      	strb	r3, [r7, #11]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	72bb      	strb	r3, [r7, #10]
    uint8_t loraTxBuf[] = { 0x1A, offset };
 8001b7e:	231a      	movs	r3, #26
 8001b80:	753b      	strb	r3, [r7, #20]
 8001b82:	7afb      	ldrb	r3, [r7, #11]
 8001b84:	757b      	strb	r3, [r7, #21]

    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_RESET);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	6858      	ldr	r0, [r3, #4]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	891b      	ldrh	r3, [r3, #8]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	4619      	mov	r1, r3
 8001b92:	f003 fde1 	bl	8005758 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(radio->spiHandle, loraTxBuf, sizeof(loraTxBuf), 1000);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	6818      	ldr	r0, [r3, #0]
 8001b9a:	f107 0114 	add.w	r1, r7, #20
 8001b9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ba2:	2202      	movs	r2, #2
 8001ba4:	f007 f898 	bl	8008cd8 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(radio->spiHandle, data, size, 1000);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	6818      	ldr	r0, [r3, #0]
 8001bac:	7abb      	ldrb	r3, [r7, #10]
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bb4:	6879      	ldr	r1, [r7, #4]
 8001bb6:	f007 f88f 	bl	8008cd8 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	6858      	ldr	r0, [r3, #4]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	891b      	ldrh	r3, [r3, #8]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	f003 fdc7 	bl	8005758 <HAL_GPIO_WritePin>

}
 8001bca:	bf00      	nop
 8001bcc:	3718      	adds	r7, #24
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <ReadBuffer>:

void ReadBuffer(sx1280_custom *radio, uint8_t offset, uint8_t size, uint8_t *data) {
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b086      	sub	sp, #24
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	60f8      	str	r0, [r7, #12]
 8001bda:	607b      	str	r3, [r7, #4]
 8001bdc:	460b      	mov	r3, r1
 8001bde:	72fb      	strb	r3, [r7, #11]
 8001be0:	4613      	mov	r3, r2
 8001be2:	72bb      	strb	r3, [r7, #10]
    uint8_t loraTxBuf[] = { 0x1B, offset };
 8001be4:	231b      	movs	r3, #27
 8001be6:	753b      	strb	r3, [r7, #20]
 8001be8:	7afb      	ldrb	r3, [r7, #11]
 8001bea:	757b      	strb	r3, [r7, #21]
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_RESET);
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	6858      	ldr	r0, [r3, #4]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	891b      	ldrh	r3, [r3, #8]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	f003 fdae 	bl	8005758 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(radio->spiHandle, loraTxBuf, sizeof(loraTxBuf), 1000);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	6818      	ldr	r0, [r3, #0]
 8001c00:	f107 0114 	add.w	r1, r7, #20
 8001c04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c08:	2202      	movs	r2, #2
 8001c0a:	f007 f865 	bl	8008cd8 <HAL_SPI_Transmit>
    HAL_SPI_Receive(radio->spiHandle, data, size, 1000);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	6818      	ldr	r0, [r3, #0]
 8001c12:	7abb      	ldrb	r3, [r7, #10]
 8001c14:	b29a      	uxth	r2, r3
 8001c16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	f007 f990 	bl	8008f40 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	6858      	ldr	r0, [r3, #4]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	891b      	ldrh	r3, [r3, #8]
 8001c28:	2201      	movs	r2, #1
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	f003 fd94 	bl	8005758 <HAL_GPIO_WritePin>
}
 8001c30:	bf00      	nop
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <SetDioIrqParams>:

void SetDioIrqParams(sx1280_custom *radio, uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask,
        uint16_t dio3Mask) {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b088      	sub	sp, #32
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	4608      	mov	r0, r1
 8001c42:	4611      	mov	r1, r2
 8001c44:	461a      	mov	r2, r3
 8001c46:	4603      	mov	r3, r0
 8001c48:	817b      	strh	r3, [r7, #10]
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	813b      	strh	r3, [r7, #8]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	80fb      	strh	r3, [r7, #6]
    uint8_t loraTxBuf[9];
    loraTxBuf[0] = 0x8D;
 8001c52:	238d      	movs	r3, #141	; 0x8d
 8001c54:	753b      	strb	r3, [r7, #20]
    loraTxBuf[1] = (uint8_t) ((irqMask >> 8) & 0x00FF);
 8001c56:	897b      	ldrh	r3, [r7, #10]
 8001c58:	0a1b      	lsrs	r3, r3, #8
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	757b      	strb	r3, [r7, #21]
    loraTxBuf[2] = (uint8_t) (irqMask & 0x00FF);
 8001c60:	897b      	ldrh	r3, [r7, #10]
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	75bb      	strb	r3, [r7, #22]
    loraTxBuf[3] = (uint8_t) ((dio1Mask >> 8) & 0x00FF);
 8001c66:	893b      	ldrh	r3, [r7, #8]
 8001c68:	0a1b      	lsrs	r3, r3, #8
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	75fb      	strb	r3, [r7, #23]
    loraTxBuf[4] = (uint8_t) (dio1Mask & 0x00FF);
 8001c70:	893b      	ldrh	r3, [r7, #8]
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	763b      	strb	r3, [r7, #24]
    loraTxBuf[5] = (uint8_t) ((dio2Mask >> 8) & 0x00FF);
 8001c76:	88fb      	ldrh	r3, [r7, #6]
 8001c78:	0a1b      	lsrs	r3, r3, #8
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	767b      	strb	r3, [r7, #25]
    loraTxBuf[6] = (uint8_t) (dio2Mask & 0x00FF);
 8001c80:	88fb      	ldrh	r3, [r7, #6]
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	76bb      	strb	r3, [r7, #26]
    loraTxBuf[7] = (uint8_t) ((dio3Mask >> 8) & 0x00FF);
 8001c86:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001c88:	0a1b      	lsrs	r3, r3, #8
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	76fb      	strb	r3, [r7, #27]
    loraTxBuf[8] = (uint8_t) (dio3Mask & 0x00FF);
 8001c90:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	773b      	strb	r3, [r7, #28]
    sxSpiTransmit(radio, loraTxBuf, sizeof(loraTxBuf));
 8001c96:	f107 0314 	add.w	r3, r7, #20
 8001c9a:	2209      	movs	r2, #9
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	68f8      	ldr	r0, [r7, #12]
 8001ca0:	f7ff fde0 	bl	8001864 <sxSpiTransmit>
}
 8001ca4:	bf00      	nop
 8001ca6:	3720      	adds	r7, #32
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <ClrIrqStatus>:

void ClrIrqStatus(sx1280_custom *radio, uint16_t irqMask) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	807b      	strh	r3, [r7, #2]
    uint8_t buf[3];
    buf[0] = 0X97;
 8001cb8:	2397      	movs	r3, #151	; 0x97
 8001cba:	733b      	strb	r3, [r7, #12]
    buf[1] = (uint8_t) (((uint16_t) irqMask >> 8) & 0x00FF);
 8001cbc:	887b      	ldrh	r3, [r7, #2]
 8001cbe:	0a1b      	lsrs	r3, r3, #8
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	737b      	strb	r3, [r7, #13]
    buf[2] = (uint8_t) ((uint16_t) irqMask & 0x00FF);
 8001cc6:	887b      	ldrh	r3, [r7, #2]
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	73bb      	strb	r3, [r7, #14]
    sxSpiTransmit(radio, buf, sizeof(buf));
 8001ccc:	f107 030c 	add.w	r3, r7, #12
 8001cd0:	2203      	movs	r2, #3
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f7ff fdc5 	bl	8001864 <sxSpiTransmit>
}
 8001cda:	bf00      	nop
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <SetTx>:

void SetTx(sx1280_custom *radio, uint8_t periodBase, uint16_t periodBaseCount) {
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b084      	sub	sp, #16
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
 8001cea:	460b      	mov	r3, r1
 8001cec:	70fb      	strb	r3, [r7, #3]
 8001cee:	4613      	mov	r3, r2
 8001cf0:	803b      	strh	r3, [r7, #0]
    uint8_t buf[4];
    buf[0] = 0X83;
 8001cf2:	2383      	movs	r3, #131	; 0x83
 8001cf4:	733b      	strb	r3, [r7, #12]
    buf[1] = periodBase;
 8001cf6:	78fb      	ldrb	r3, [r7, #3]
 8001cf8:	737b      	strb	r3, [r7, #13]
    buf[2] = (uint8_t) (((uint16_t) periodBaseCount >> 8) & 0x00FF);
 8001cfa:	883b      	ldrh	r3, [r7, #0]
 8001cfc:	0a1b      	lsrs	r3, r3, #8
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	73bb      	strb	r3, [r7, #14]
    buf[3] = (uint8_t) ((uint16_t) periodBaseCount & 0x00FF);
 8001d04:	883b      	ldrh	r3, [r7, #0]
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	73fb      	strb	r3, [r7, #15]
    sxSpiTransmit(radio, buf, sizeof(buf));
 8001d0a:	f107 030c 	add.w	r3, r7, #12
 8001d0e:	2204      	movs	r2, #4
 8001d10:	4619      	mov	r1, r3
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f7ff fda6 	bl	8001864 <sxSpiTransmit>
}
 8001d18:	bf00      	nop
 8001d1a:	3710      	adds	r7, #16
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <SetRx>:

void SetRx(sx1280_custom *radio, uint8_t periodBase, uint16_t periodBaseCount) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	460b      	mov	r3, r1
 8001d2a:	70fb      	strb	r3, [r7, #3]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	803b      	strh	r3, [r7, #0]
    uint8_t buf[4];
    buf[0] = 0X82;
 8001d30:	2382      	movs	r3, #130	; 0x82
 8001d32:	733b      	strb	r3, [r7, #12]
    buf[1] = periodBase;
 8001d34:	78fb      	ldrb	r3, [r7, #3]
 8001d36:	737b      	strb	r3, [r7, #13]
    buf[2] = (uint8_t) (((uint16_t) periodBaseCount >> 8) & 0x00FF);
 8001d38:	883b      	ldrh	r3, [r7, #0]
 8001d3a:	0a1b      	lsrs	r3, r3, #8
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	73bb      	strb	r3, [r7, #14]
    buf[3] = (uint8_t) ((uint16_t) periodBaseCount & 0x00FF);
 8001d42:	883b      	ldrh	r3, [r7, #0]
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	73fb      	strb	r3, [r7, #15]
    sxSpiTransmit(radio, buf, sizeof(buf));
 8001d48:	f107 030c 	add.w	r3, r7, #12
 8001d4c:	2204      	movs	r2, #4
 8001d4e:	4619      	mov	r1, r3
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff fd87 	bl	8001864 <sxSpiTransmit>
}
 8001d56:	bf00      	nop
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <GetPacketStatusLora>:

void GetPacketStatusLora(sx1280_custom *radio) {
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b084      	sub	sp, #16
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x1D, 0x00, 0x00, 0x00};
 8001d66:	231d      	movs	r3, #29
 8001d68:	723b      	strb	r3, [r7, #8]
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	727b      	strb	r3, [r7, #9]
 8001d6e:	2300      	movs	r3, #0
 8001d70:	72bb      	strb	r3, [r7, #10]
 8001d72:	2300      	movs	r3, #0
 8001d74:	72fb      	strb	r3, [r7, #11]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, sizeof(loraTxBuf));
 8001d76:	f107 020c 	add.w	r2, r7, #12
 8001d7a:	f107 0108 	add.w	r1, r7, #8
 8001d7e:	2304      	movs	r3, #4
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7ff fd98 	bl	80018b6 <sxSpiTransmitReceive>

    radio->rssiSync = loraRxBuf[2];
 8001d86:	7bba      	ldrb	r2, [r7, #14]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    radio->rawSnr = loraRxBuf[3];
 8001d8e:	7bfb      	ldrb	r3, [r7, #15]
 8001d90:	b25a      	sxtb	r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    radio->rssi = -((float) radio->rssiSync)/2;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001d9e:	ee07 3a90 	vmov	s15, r3
 8001da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001da6:	eeb1 7a67 	vneg.f32	s14, s15
 8001daa:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001dae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    radio->snr = ((float) radio->rawSnr)/4;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 8001dbe:	ee07 3a90 	vmov	s15, r3
 8001dc2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dc6:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001dca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
}
 8001dd4:	bf00      	nop
 8001dd6:	3710      	adds	r7, #16
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <WriteRegisterByte>:

void GetRxBufferStatus(sx1280_custom *radio) {

}

void WriteRegisterByte(sx1280_custom *radio, uint16_t address, uint8_t data) {
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	460b      	mov	r3, r1
 8001de6:	807b      	strh	r3, [r7, #2]
 8001de8:	4613      	mov	r3, r2
 8001dea:	707b      	strb	r3, [r7, #1]
    uint8_t loraTxBuf[4];
    loraTxBuf[0] = 0x18;
 8001dec:	2318      	movs	r3, #24
 8001dee:	733b      	strb	r3, [r7, #12]
    loraTxBuf[1] = (uint8_t) (((uint16_t) address >> 8) & 0x00FF);
 8001df0:	887b      	ldrh	r3, [r7, #2]
 8001df2:	0a1b      	lsrs	r3, r3, #8
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	737b      	strb	r3, [r7, #13]
    loraTxBuf[2] = (uint8_t) ((uint16_t) address & 0x00FF);
 8001dfa:	887b      	ldrh	r3, [r7, #2]
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	73bb      	strb	r3, [r7, #14]
    loraTxBuf[3] = data;
 8001e00:	787b      	ldrb	r3, [r7, #1]
 8001e02:	73fb      	strb	r3, [r7, #15]
    sxSpiTransmit(radio, loraTxBuf, sizeof(loraTxBuf));
 8001e04:	f107 030c 	add.w	r3, r7, #12
 8001e08:	2204      	movs	r2, #4
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f7ff fd29 	bl	8001864 <sxSpiTransmit>
}
 8001e12:	bf00      	nop
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <Quaternion_set>:
#include <stdlib.h>
#include <assert.h>
#include <math.h>

void Quaternion_set(float w, float v1, float v2, float v3, Quaternion* output)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	ed87 0a05 	vstr	s0, [r7, #20]
 8001e26:	edc7 0a04 	vstr	s1, [r7, #16]
 8001e2a:	ed87 1a03 	vstr	s2, [r7, #12]
 8001e2e:	edc7 1a02 	vstr	s3, [r7, #8]
 8001e32:	6078      	str	r0, [r7, #4]
    assert(output != NULL);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d105      	bne.n	8001e46 <Quaternion_set+0x2a>
 8001e3a:	4b0b      	ldr	r3, [pc, #44]	; (8001e68 <Quaternion_set+0x4c>)
 8001e3c:	4a0b      	ldr	r2, [pc, #44]	; (8001e6c <Quaternion_set+0x50>)
 8001e3e:	211b      	movs	r1, #27
 8001e40:	480b      	ldr	r0, [pc, #44]	; (8001e70 <Quaternion_set+0x54>)
 8001e42:	f00e f857 	bl	800fef4 <__assert_func>
    output->w = w;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	697a      	ldr	r2, [r7, #20]
 8001e4a:	601a      	str	r2, [r3, #0]
    output->v[0] = v1;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	605a      	str	r2, [r3, #4]
    output->v[1] = v2;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	68fa      	ldr	r2, [r7, #12]
 8001e56:	609a      	str	r2, [r3, #8]
    output->v[2] = v3;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	60da      	str	r2, [r3, #12]
}
 8001e5e:	bf00      	nop
 8001e60:	3718      	adds	r7, #24
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	0801473c 	.word	0x0801473c
 8001e6c:	08014d40 	.word	0x08014d40
 8001e70:	0801474c 	.word	0x0801474c

08001e74 <Quaternion_setIdentity>:

void Quaternion_setIdentity(Quaternion* q)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
    assert(q != NULL);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d105      	bne.n	8001e8e <Quaternion_setIdentity+0x1a>
 8001e82:	4b0a      	ldr	r3, [pc, #40]	; (8001eac <Quaternion_setIdentity+0x38>)
 8001e84:	4a0a      	ldr	r2, [pc, #40]	; (8001eb0 <Quaternion_setIdentity+0x3c>)
 8001e86:	2124      	movs	r1, #36	; 0x24
 8001e88:	480a      	ldr	r0, [pc, #40]	; (8001eb4 <Quaternion_setIdentity+0x40>)
 8001e8a:	f00e f833 	bl	800fef4 <__assert_func>
    Quaternion_set(1, 0, 0, 0, q);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	eddf 1a09 	vldr	s3, [pc, #36]	; 8001eb8 <Quaternion_setIdentity+0x44>
 8001e94:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8001eb8 <Quaternion_setIdentity+0x44>
 8001e98:	eddf 0a07 	vldr	s1, [pc, #28]	; 8001eb8 <Quaternion_setIdentity+0x44>
 8001e9c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8001ea0:	f7ff ffbc 	bl	8001e1c <Quaternion_set>
}
 8001ea4:	bf00      	nop
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	08014768 	.word	0x08014768
 8001eb0:	08014d50 	.word	0x08014d50
 8001eb4:	0801474c 	.word	0x0801474c
 8001eb8:	00000000 	.word	0x00000000

08001ebc <Quaternion_copy>:

void Quaternion_copy(Quaternion* q, Quaternion* output)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	6039      	str	r1, [r7, #0]
    Quaternion_set(q->w, q->v[0], q->v[1], q->v[2], output);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	edd3 7a00 	vldr	s15, [r3]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	ed93 7a01 	vldr	s14, [r3, #4]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	ed93 6a03 	vldr	s12, [r3, #12]
 8001ede:	6838      	ldr	r0, [r7, #0]
 8001ee0:	eef0 1a46 	vmov.f32	s3, s12
 8001ee4:	eeb0 1a66 	vmov.f32	s2, s13
 8001ee8:	eef0 0a47 	vmov.f32	s1, s14
 8001eec:	eeb0 0a67 	vmov.f32	s0, s15
 8001ef0:	f7ff ff94 	bl	8001e1c <Quaternion_set>
}
 8001ef4:	bf00      	nop
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	0000      	movs	r0, r0
	...

08001f00 <Quaternion_toEulerZYX>:
    output->v[1] = cy * cr * sp + sy * sr * cp;
    output->v[2] = sy * cr * cp - cy * sr * sp;
}

void Quaternion_toEulerZYX(Quaternion* q, float output[3])
{
 8001f00:	b5b0      	push	{r4, r5, r7, lr}
 8001f02:	b088      	sub	sp, #32
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
    assert(output != NULL);
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d105      	bne.n	8001f1c <Quaternion_toEulerZYX+0x1c>
 8001f10:	4b87      	ldr	r3, [pc, #540]	; (8002130 <Quaternion_toEulerZYX+0x230>)
 8001f12:	4a88      	ldr	r2, [pc, #544]	; (8002134 <Quaternion_toEulerZYX+0x234>)
 8001f14:	2185      	movs	r1, #133	; 0x85
 8001f16:	4888      	ldr	r0, [pc, #544]	; (8002138 <Quaternion_toEulerZYX+0x238>)
 8001f18:	f00d ffec 	bl	800fef4 <__assert_func>

    // Roll (x-axis rotation)
    float sinr_cosp = +2.0 * (q->w * q->v[0] + q->v[1] * q->v[2]);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	ed93 7a00 	vldr	s14, [r3]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f40:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f44:	edc7 7a07 	vstr	s15, [r7, #28]
    float cosr_cosp = +1.0 - 2.0 * (q->v[0] * q->v[0] + q->v[1] * q->v[1]);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	edd3 6a02 	vldr	s13, [r3, #8]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f6c:	ee17 0a90 	vmov	r0, s15
 8001f70:	f7fe fb0a 	bl	8000588 <__aeabi_f2d>
 8001f74:	4602      	mov	r2, r0
 8001f76:	460b      	mov	r3, r1
 8001f78:	f7fe f9a8 	bl	80002cc <__adddf3>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	460c      	mov	r4, r1
 8001f80:	461a      	mov	r2, r3
 8001f82:	4623      	mov	r3, r4
 8001f84:	f04f 0000 	mov.w	r0, #0
 8001f88:	496c      	ldr	r1, [pc, #432]	; (800213c <Quaternion_toEulerZYX+0x23c>)
 8001f8a:	f7fe f99d 	bl	80002c8 <__aeabi_dsub>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	460c      	mov	r4, r1
 8001f92:	4618      	mov	r0, r3
 8001f94:	4621      	mov	r1, r4
 8001f96:	f7fe fe47 	bl	8000c28 <__aeabi_d2f>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	61bb      	str	r3, [r7, #24]
    output[0] = atan2(sinr_cosp, cosr_cosp);
 8001f9e:	69f8      	ldr	r0, [r7, #28]
 8001fa0:	f7fe faf2 	bl	8000588 <__aeabi_f2d>
 8001fa4:	4604      	mov	r4, r0
 8001fa6:	460d      	mov	r5, r1
 8001fa8:	69b8      	ldr	r0, [r7, #24]
 8001faa:	f7fe faed 	bl	8000588 <__aeabi_f2d>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	ec43 2b11 	vmov	d1, r2, r3
 8001fb6:	ec45 4b10 	vmov	d0, r4, r5
 8001fba:	f010 fe45 	bl	8012c48 <atan2>
 8001fbe:	ec54 3b10 	vmov	r3, r4, d0
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	4621      	mov	r1, r4
 8001fc6:	f7fe fe2f 	bl	8000c28 <__aeabi_d2f>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	601a      	str	r2, [r3, #0]

    // Pitch (y-axis rotation)
    float sinp = +2.0 * (q->w * q->v[1] - q->v[2] * q->v[0]);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	ed93 7a00 	vldr	s14, [r3]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	edd3 7a02 	vldr	s15, [r3, #8]
 8001fdc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	edd3 6a03 	vldr	s13, [r3, #12]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ff0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ff4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001ff8:	edc7 7a05 	vstr	s15, [r7, #20]
    if (fabs(sinp) >= 1)
 8001ffc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002000:	eef0 7ae7 	vabs.f32	s15, s15
 8002004:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002008:	eef4 7ac7 	vcmpe.f32	s15, s14
 800200c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002010:	db15      	blt.n	800203e <Quaternion_toEulerZYX+0x13e>
        output[1] = copysign(M_PI / 2, sinp); // use 90 degrees if out of range
 8002012:	6978      	ldr	r0, [r7, #20]
 8002014:	f7fe fab8 	bl	8000588 <__aeabi_f2d>
 8002018:	4603      	mov	r3, r0
 800201a:	460c      	mov	r4, r1
 800201c:	ec44 3b11 	vmov	d1, r3, r4
 8002020:	ed9f 0b41 	vldr	d0, [pc, #260]	; 8002128 <Quaternion_toEulerZYX+0x228>
 8002024:	f00e fe28 	bl	8010c78 <copysign>
 8002028:	ec52 1b10 	vmov	r1, r2, d0
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	1d1c      	adds	r4, r3, #4
 8002030:	4608      	mov	r0, r1
 8002032:	4611      	mov	r1, r2
 8002034:	f7fe fdf8 	bl	8000c28 <__aeabi_d2f>
 8002038:	4603      	mov	r3, r0
 800203a:	6023      	str	r3, [r4, #0]
 800203c:	e012      	b.n	8002064 <Quaternion_toEulerZYX+0x164>
    else
        output[1] = asin(sinp);
 800203e:	6978      	ldr	r0, [r7, #20]
 8002040:	f7fe faa2 	bl	8000588 <__aeabi_f2d>
 8002044:	4603      	mov	r3, r0
 8002046:	460c      	mov	r4, r1
 8002048:	ec44 3b10 	vmov	d0, r3, r4
 800204c:	f010 fda4 	bl	8012b98 <asin>
 8002050:	ec52 1b10 	vmov	r1, r2, d0
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	1d1c      	adds	r4, r3, #4
 8002058:	4608      	mov	r0, r1
 800205a:	4611      	mov	r1, r2
 800205c:	f7fe fde4 	bl	8000c28 <__aeabi_d2f>
 8002060:	4603      	mov	r3, r0
 8002062:	6023      	str	r3, [r4, #0]

    // Yaw (z-axis rotation)
    float siny_cosp = +2.0 * (q->w * q->v[2] + q->v[0] * q->v[1]);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	ed93 7a00 	vldr	s14, [r3]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002070:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	edd3 6a01 	vldr	s13, [r3, #4]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002080:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002084:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002088:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800208c:	edc7 7a04 	vstr	s15, [r7, #16]
    float cosy_cosp = +1.0 - 2.0 * (q->v[1] * q->v[1] + q->v[2] * q->v[2]);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	ed93 7a02 	vldr	s14, [r3, #8]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	edd3 7a02 	vldr	s15, [r3, #8]
 800209c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	edd3 6a03 	vldr	s13, [r3, #12]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	edd3 7a03 	vldr	s15, [r3, #12]
 80020ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020b4:	ee17 0a90 	vmov	r0, s15
 80020b8:	f7fe fa66 	bl	8000588 <__aeabi_f2d>
 80020bc:	4602      	mov	r2, r0
 80020be:	460b      	mov	r3, r1
 80020c0:	f7fe f904 	bl	80002cc <__adddf3>
 80020c4:	4603      	mov	r3, r0
 80020c6:	460c      	mov	r4, r1
 80020c8:	461a      	mov	r2, r3
 80020ca:	4623      	mov	r3, r4
 80020cc:	f04f 0000 	mov.w	r0, #0
 80020d0:	491a      	ldr	r1, [pc, #104]	; (800213c <Quaternion_toEulerZYX+0x23c>)
 80020d2:	f7fe f8f9 	bl	80002c8 <__aeabi_dsub>
 80020d6:	4603      	mov	r3, r0
 80020d8:	460c      	mov	r4, r1
 80020da:	4618      	mov	r0, r3
 80020dc:	4621      	mov	r1, r4
 80020de:	f7fe fda3 	bl	8000c28 <__aeabi_d2f>
 80020e2:	4603      	mov	r3, r0
 80020e4:	60fb      	str	r3, [r7, #12]
    output[2] = atan2(siny_cosp, cosy_cosp);
 80020e6:	6938      	ldr	r0, [r7, #16]
 80020e8:	f7fe fa4e 	bl	8000588 <__aeabi_f2d>
 80020ec:	4604      	mov	r4, r0
 80020ee:	460d      	mov	r5, r1
 80020f0:	68f8      	ldr	r0, [r7, #12]
 80020f2:	f7fe fa49 	bl	8000588 <__aeabi_f2d>
 80020f6:	4602      	mov	r2, r0
 80020f8:	460b      	mov	r3, r1
 80020fa:	ec43 2b11 	vmov	d1, r2, r3
 80020fe:	ec45 4b10 	vmov	d0, r4, r5
 8002102:	f010 fda1 	bl	8012c48 <atan2>
 8002106:	ec52 1b10 	vmov	r1, r2, d0
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	f103 0408 	add.w	r4, r3, #8
 8002110:	4608      	mov	r0, r1
 8002112:	4611      	mov	r1, r2
 8002114:	f7fe fd88 	bl	8000c28 <__aeabi_d2f>
 8002118:	4603      	mov	r3, r0
 800211a:	6023      	str	r3, [r4, #0]
}
 800211c:	bf00      	nop
 800211e:	3720      	adds	r7, #32
 8002120:	46bd      	mov	sp, r7
 8002122:	bdb0      	pop	{r4, r5, r7, pc}
 8002124:	f3af 8000 	nop.w
 8002128:	54442d18 	.word	0x54442d18
 800212c:	3ff921fb 	.word	0x3ff921fb
 8002130:	0801473c 	.word	0x0801473c
 8002134:	08014d68 	.word	0x08014d68
 8002138:	0801474c 	.word	0x0801474c
 800213c:	3ff00000 	.word	0x3ff00000

08002140 <Quaternion_conjugate>:
    output->v[1] = cy * cr * sp + sy * sr * cp;
    output->v[2] = sy * cr * cp - cy * sr * sp;
}

void Quaternion_conjugate(Quaternion* q, Quaternion* output)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
    assert(output != NULL);
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d105      	bne.n	800215c <Quaternion_conjugate+0x1c>
 8002150:	4b12      	ldr	r3, [pc, #72]	; (800219c <Quaternion_conjugate+0x5c>)
 8002152:	4a13      	ldr	r2, [pc, #76]	; (80021a0 <Quaternion_conjugate+0x60>)
 8002154:	21b7      	movs	r1, #183	; 0xb7
 8002156:	4813      	ldr	r0, [pc, #76]	; (80021a4 <Quaternion_conjugate+0x64>)
 8002158:	f00d fecc 	bl	800fef4 <__assert_func>
    output->w = q->w;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	601a      	str	r2, [r3, #0]
    output->v[0] = -q->v[0];
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	edd3 7a01 	vldr	s15, [r3, #4]
 800216a:	eef1 7a67 	vneg.f32	s15, s15
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	edc3 7a01 	vstr	s15, [r3, #4]
    output->v[1] = -q->v[1];
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	edd3 7a02 	vldr	s15, [r3, #8]
 800217a:	eef1 7a67 	vneg.f32	s15, s15
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	edc3 7a02 	vstr	s15, [r3, #8]
    output->v[2] = -q->v[2];
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	edd3 7a03 	vldr	s15, [r3, #12]
 800218a:	eef1 7a67 	vneg.f32	s15, s15
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8002194:	bf00      	nop
 8002196:	3708      	adds	r7, #8
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	0801473c 	.word	0x0801473c
 80021a0:	08014d80 	.word	0x08014d80
 80021a4:	0801474c 	.word	0x0801474c

080021a8 <Quaternion_multiply>:
        q->v[2] / len,
        output);
}

void Quaternion_multiply(Quaternion* q1, Quaternion* q2, Quaternion* output)
{
 80021a8:	b590      	push	{r4, r7, lr}
 80021aa:	b089      	sub	sp, #36	; 0x24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
    assert(output != NULL);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d105      	bne.n	80021c6 <Quaternion_multiply+0x1e>
 80021ba:	4b58      	ldr	r3, [pc, #352]	; (800231c <Quaternion_multiply+0x174>)
 80021bc:	4a58      	ldr	r2, [pc, #352]	; (8002320 <Quaternion_multiply+0x178>)
 80021be:	21d2      	movs	r1, #210	; 0xd2
 80021c0:	4858      	ldr	r0, [pc, #352]	; (8002324 <Quaternion_multiply+0x17c>)
 80021c2:	f00d fe97 	bl	800fef4 <__assert_func>
             a*e - b*f - c*g - d*h
        + i (b*e + a*f + c*h- d*g)
        + j (a*g - b*h + c*e + d*f)
        + k (a*h + b*g - c*f + d*e)
    */
    result.w =    q1->w   *q2->w    - q1->v[0]*q2->v[0] - q1->v[1]*q2->v[1] - q1->v[2]*q2->v[2];
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	ed93 7a00 	vldr	s14, [r3]
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	edd3 7a00 	vldr	s15, [r3]
 80021d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	edd3 6a01 	vldr	s13, [r3, #4]
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	edd3 7a01 	vldr	s15, [r3, #4]
 80021e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	edd3 6a02 	vldr	s13, [r3, #8]
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	edd3 7a02 	vldr	s15, [r3, #8]
 80021f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	edd3 6a03 	vldr	s13, [r3, #12]
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	edd3 7a03 	vldr	s15, [r3, #12]
 800220a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800220e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002212:	edc7 7a04 	vstr	s15, [r7, #16]
    result.v[0] = q1->v[0]*q2->w    + q1->w   *q2->v[0] + q1->v[1]*q2->v[2] - q1->v[2]*q2->v[1];
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	ed93 7a01 	vldr	s14, [r3, #4]
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	edd3 7a00 	vldr	s15, [r3]
 8002222:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	edd3 6a00 	vldr	s13, [r3]
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002232:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002236:	ee37 7a27 	vadd.f32	s14, s14, s15
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	edd3 7a03 	vldr	s15, [r3, #12]
 8002246:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800224a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	edd3 6a03 	vldr	s13, [r3, #12]
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	edd3 7a02 	vldr	s15, [r3, #8]
 800225a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800225e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002262:	edc7 7a05 	vstr	s15, [r7, #20]
    result.v[1] = q1->w   *q2->v[1] - q1->v[0]*q2->v[2] + q1->v[1]*q2->w    + q1->v[2]*q2->v[0];
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	ed93 7a00 	vldr	s14, [r3]
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002272:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	edd3 6a01 	vldr	s13, [r3, #4]
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002282:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002286:	ee37 7a67 	vsub.f32	s14, s14, s15
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	edd3 7a00 	vldr	s15, [r3]
 8002296:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800229a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	edd3 6a03 	vldr	s13, [r3, #12]
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	edd3 7a01 	vldr	s15, [r3, #4]
 80022aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022b2:	edc7 7a06 	vstr	s15, [r7, #24]
    result.v[2] = q1->w   *q2->v[2] + q1->v[0]*q2->v[1] - q1->v[1]*q2->v[0] + q1->v[2]*q2->w   ;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	ed93 7a00 	vldr	s14, [r3]
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	edd3 7a03 	vldr	s15, [r3, #12]
 80022c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	edd3 6a01 	vldr	s13, [r3, #4]
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	edd3 7a02 	vldr	s15, [r3, #8]
 80022d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	edd3 6a02 	vldr	s13, [r3, #8]
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80022e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	edd3 6a03 	vldr	s13, [r3, #12]
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	edd3 7a00 	vldr	s15, [r3]
 80022fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002302:	edc7 7a07 	vstr	s15, [r7, #28]

    *output = result;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	461c      	mov	r4, r3
 800230a:	f107 0310 	add.w	r3, r7, #16
 800230e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002310:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002314:	bf00      	nop
 8002316:	3724      	adds	r7, #36	; 0x24
 8002318:	46bd      	mov	sp, r7
 800231a:	bd90      	pop	{r4, r7, pc}
 800231c:	0801473c 	.word	0x0801473c
 8002320:	08014d98 	.word	0x08014d98
 8002324:	0801474c 	.word	0x0801474c

08002328 <Quaternion_rotate>:

void Quaternion_rotate(Quaternion* q, float v[3], float output[3])
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b092      	sub	sp, #72	; 0x48
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
    assert(output != NULL);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d105      	bne.n	8002346 <Quaternion_rotate+0x1e>
 800233a:	4bbc      	ldr	r3, [pc, #752]	; (800262c <Quaternion_rotate+0x304>)
 800233c:	4abc      	ldr	r2, [pc, #752]	; (8002630 <Quaternion_rotate+0x308>)
 800233e:	21e6      	movs	r1, #230	; 0xe6
 8002340:	48bc      	ldr	r0, [pc, #752]	; (8002634 <Quaternion_rotate+0x30c>)
 8002342:	f00d fdd7 	bl	800fef4 <__assert_func>
    float result[3];

    float ww = q->w * q->w;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	ed93 7a00 	vldr	s14, [r3]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	edd3 7a00 	vldr	s15, [r3]
 8002352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002356:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    float xx = q->v[0] * q->v[0];
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	edd3 7a01 	vldr	s15, [r3, #4]
 8002366:	ee67 7a27 	vmul.f32	s15, s14, s15
 800236a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    float yy = q->v[1] * q->v[1];
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	ed93 7a02 	vldr	s14, [r3, #8]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	edd3 7a02 	vldr	s15, [r3, #8]
 800237a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800237e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    float zz = q->v[2] * q->v[2];
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	ed93 7a03 	vldr	s14, [r3, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	edd3 7a03 	vldr	s15, [r3, #12]
 800238e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002392:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    float wx = q->w * q->v[0];
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	ed93 7a00 	vldr	s14, [r3]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	edd3 7a01 	vldr	s15, [r3, #4]
 80023a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023a6:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    float wy = q->w * q->v[1];
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	ed93 7a00 	vldr	s14, [r3]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80023b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ba:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    float wz = q->w * q->v[2];
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	ed93 7a00 	vldr	s14, [r3]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	edd3 7a03 	vldr	s15, [r3, #12]
 80023ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ce:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    float xy = q->v[0] * q->v[1];
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	ed93 7a01 	vldr	s14, [r3, #4]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	edd3 7a02 	vldr	s15, [r3, #8]
 80023de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023e2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    float xz = q->v[0] * q->v[2];
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	ed93 7a01 	vldr	s14, [r3, #4]
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80023f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023f6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float yz = q->v[1] * q->v[2];
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	ed93 7a02 	vldr	s14, [r3, #8]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	edd3 7a03 	vldr	s15, [r3, #12]
 8002406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800240a:	edc7 7a08 	vstr	s15, [r7, #32]
    // Formula from http://www.euclideanspace.com/maths/algebra/realNormedAlgebra/quaternions/transforms/index.htm
    // p2.x = w*w*p1.x + 2*y*w*p1.z - 2*z*w*p1.y + x*x*p1.x + 2*y*x*p1.y + 2*z*x*p1.z - z*z*p1.x - y*y*p1.x;
    // p2.y = 2*x*y*p1.x + y*y*p1.y + 2*z*y*p1.z + 2*w*z*p1.x - z*z*p1.y + w*w*p1.y - 2*x*w*p1.z - x*x*p1.y;
    // p2.z = 2*x*z*p1.x + 2*y*z*p1.y + z*z*p1.z - 2*w*y*p1.x - y*y*p1.z + 2*w*x*p1.y - x*x*p1.z + w*w*p1.z;

    result[0] = ww*v[0] + 2*wy*v[2] - 2*wz*v[1] +
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	ed93 7a00 	vldr	s14, [r3]
 8002414:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002418:	ee27 7a27 	vmul.f32	s14, s14, s15
 800241c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002420:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	3308      	adds	r3, #8
 8002428:	edd3 7a00 	vldr	s15, [r3]
 800242c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002430:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002434:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002438:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	3304      	adds	r3, #4
 8002440:	edd3 7a00 	vldr	s15, [r3]
 8002444:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002448:	ee37 7a67 	vsub.f32	s14, s14, s15
                xx*v[0] + 2*xy*v[1] + 2*xz*v[2] -
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	edd3 6a00 	vldr	s13, [r3]
 8002452:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002456:	ee66 7aa7 	vmul.f32	s15, s13, s15
    result[0] = ww*v[0] + 2*wy*v[2] - 2*wz*v[1] +
 800245a:	ee37 7a27 	vadd.f32	s14, s14, s15
                xx*v[0] + 2*xy*v[1] + 2*xz*v[2] -
 800245e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002462:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	3304      	adds	r3, #4
 800246a:	edd3 7a00 	vldr	s15, [r3]
 800246e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002472:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002476:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800247a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	3308      	adds	r3, #8
 8002482:	edd3 7a00 	vldr	s15, [r3]
 8002486:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800248a:	ee37 7a27 	vadd.f32	s14, s14, s15
                zz*v[0] - yy*v[0];
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	edd3 6a00 	vldr	s13, [r3]
 8002494:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002498:	ee66 7aa7 	vmul.f32	s15, s13, s15
                xx*v[0] + 2*xy*v[1] + 2*xz*v[2] -
 800249c:	ee37 7a67 	vsub.f32	s14, s14, s15
                zz*v[0] - yy*v[0];
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	edd3 6a00 	vldr	s13, [r3]
 80024a6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80024aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024ae:	ee77 7a67 	vsub.f32	s15, s14, s15
    result[0] = ww*v[0] + 2*wy*v[2] - 2*wz*v[1] +
 80024b2:	edc7 7a05 	vstr	s15, [r7, #20]
    result[1] = 2*xy*v[0] + yy*v[1] + 2*yz*v[2] +
 80024b6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80024ba:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	edd3 7a00 	vldr	s15, [r3]
 80024c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	3304      	adds	r3, #4
 80024cc:	edd3 6a00 	vldr	s13, [r3]
 80024d0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80024d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024dc:	edd7 7a08 	vldr	s15, [r7, #32]
 80024e0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	3308      	adds	r3, #8
 80024e8:	edd3 7a00 	vldr	s15, [r3]
 80024ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024f0:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wz*v[0] - zz*v[1] + ww*v[1] -
 80024f4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80024f8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	edd3 7a00 	vldr	s15, [r3]
 8002502:	ee66 7aa7 	vmul.f32	s15, s13, s15
    result[1] = 2*xy*v[0] + yy*v[1] + 2*yz*v[2] +
 8002506:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wz*v[0] - zz*v[1] + ww*v[1] -
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	3304      	adds	r3, #4
 800250e:	edd3 6a00 	vldr	s13, [r3]
 8002512:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002516:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800251a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	3304      	adds	r3, #4
 8002522:	edd3 6a00 	vldr	s13, [r3]
 8002526:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800252a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800252e:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wx*v[2] - xx*v[1];
 8002532:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002536:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	3308      	adds	r3, #8
 800253e:	edd3 7a00 	vldr	s15, [r3]
 8002542:	ee66 7aa7 	vmul.f32	s15, s13, s15
                2*wz*v[0] - zz*v[1] + ww*v[1] -
 8002546:	ee37 7a67 	vsub.f32	s14, s14, s15
                2*wx*v[2] - xx*v[1];
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	3304      	adds	r3, #4
 800254e:	edd3 6a00 	vldr	s13, [r3]
 8002552:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002556:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800255a:	ee77 7a67 	vsub.f32	s15, s14, s15
    result[1] = 2*xy*v[0] + yy*v[1] + 2*yz*v[2] +
 800255e:	edc7 7a06 	vstr	s15, [r7, #24]
    result[2] = 2*xz*v[0] + 2*yz*v[1] + zz*v[2] -
 8002562:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002566:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	edd3 7a00 	vldr	s15, [r3]
 8002570:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002574:	edd7 7a08 	vldr	s15, [r7, #32]
 8002578:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	3304      	adds	r3, #4
 8002580:	edd3 7a00 	vldr	s15, [r3]
 8002584:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002588:	ee37 7a27 	vadd.f32	s14, s14, s15
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	3308      	adds	r3, #8
 8002590:	edd3 6a00 	vldr	s13, [r3]
 8002594:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002598:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800259c:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wy*v[0] - yy*v[2] + 2*wx*v[1] -
 80025a0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80025a4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	edd3 7a00 	vldr	s15, [r3]
 80025ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
    result[2] = 2*xz*v[0] + 2*yz*v[1] + zz*v[2] -
 80025b2:	ee37 7a67 	vsub.f32	s14, s14, s15
                2*wy*v[0] - yy*v[2] + 2*wx*v[1] -
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	3308      	adds	r3, #8
 80025ba:	edd3 6a00 	vldr	s13, [r3]
 80025be:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80025c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025ca:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80025ce:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	3304      	adds	r3, #4
 80025d6:	edd3 7a00 	vldr	s15, [r3]
 80025da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025de:	ee37 7a27 	vadd.f32	s14, s14, s15
                xx*v[2] + ww*v[2];
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	3308      	adds	r3, #8
 80025e6:	edd3 6a00 	vldr	s13, [r3]
 80025ea:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80025ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
                2*wy*v[0] - yy*v[2] + 2*wx*v[1] -
 80025f2:	ee37 7a67 	vsub.f32	s14, s14, s15
                xx*v[2] + ww*v[2];
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	3308      	adds	r3, #8
 80025fa:	edd3 6a00 	vldr	s13, [r3]
 80025fe:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002602:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002606:	ee77 7a27 	vadd.f32	s15, s14, s15
    result[2] = 2*xz*v[0] + 2*yz*v[1] + zz*v[2] -
 800260a:	edc7 7a07 	vstr	s15, [r7, #28]

    // Copy result to output
    output[0] = result[0];
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	601a      	str	r2, [r3, #0]
    output[1] = result[1];
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	3304      	adds	r3, #4
 8002618:	69ba      	ldr	r2, [r7, #24]
 800261a:	601a      	str	r2, [r3, #0]
    output[2] = result[2];
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3308      	adds	r3, #8
 8002620:	69fa      	ldr	r2, [r7, #28]
 8002622:	601a      	str	r2, [r3, #0]
}
 8002624:	bf00      	nop
 8002626:	3748      	adds	r7, #72	; 0x48
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	0801473c 	.word	0x0801473c
 8002630:	08014dac 	.word	0x08014dac
 8002634:	0801474c 	.word	0x0801474c

08002638 <Quaternion_fromRate>:
    result.v[2] = (q1->v[2] * ratioA + q2->v[2] * ratioB);

    *output = result;
}

void Quaternion_fromRate(float omega[3], float dt, Quaternion* output) {
 8002638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800263a:	b08b      	sub	sp, #44	; 0x2c
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	ed87 0a02 	vstr	s0, [r7, #8]
 8002644:	6079      	str	r1, [r7, #4]
    float hax = omega[0] * dt * 0.5;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	ed93 7a00 	vldr	s14, [r3]
 800264c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002650:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002654:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002658:	ee67 7a87 	vmul.f32	s15, s15, s14
 800265c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float hay = omega[1] * dt * 0.5;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	3304      	adds	r3, #4
 8002664:	ed93 7a00 	vldr	s14, [r3]
 8002668:	edd7 7a02 	vldr	s15, [r7, #8]
 800266c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002670:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002674:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002678:	edc7 7a08 	vstr	s15, [r7, #32]
    float haz = omega[2] * dt * 0.5;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	3308      	adds	r3, #8
 8002680:	ed93 7a00 	vldr	s14, [r3]
 8002684:	edd7 7a02 	vldr	s15, [r7, #8]
 8002688:	ee67 7a27 	vmul.f32	s15, s14, s15
 800268c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002690:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002694:	edc7 7a07 	vstr	s15, [r7, #28]

    float l = hax*hax + hay * hay + haz*haz;
 8002698:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800269c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80026a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026a4:	edd7 6a08 	vldr	s13, [r7, #32]
 80026a8:	edd7 7a08 	vldr	s15, [r7, #32]
 80026ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80026b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80026bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026c4:	edc7 7a06 	vstr	s15, [r7, #24]

    if (l > QUATERNION_EPS*QUATERNION_EPS) {
 80026c8:	69b8      	ldr	r0, [r7, #24]
 80026ca:	f7fd ff5d 	bl	8000588 <__aeabi_f2d>
 80026ce:	a336      	add	r3, pc, #216	; (adr r3, 80027a8 <Quaternion_fromRate+0x170>)
 80026d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026d4:	f7fe fa40 	bl	8000b58 <__aeabi_dcmpgt>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d05c      	beq.n	8002798 <Quaternion_fromRate+0x160>
        l = sqrt(l);
 80026de:	69b8      	ldr	r0, [r7, #24]
 80026e0:	f7fd ff52 	bl	8000588 <__aeabi_f2d>
 80026e4:	4603      	mov	r3, r0
 80026e6:	460c      	mov	r4, r1
 80026e8:	ec44 3b10 	vmov	d0, r3, r4
 80026ec:	f010 faae 	bl	8012c4c <sqrt>
 80026f0:	ec54 3b10 	vmov	r3, r4, d0
 80026f4:	4618      	mov	r0, r3
 80026f6:	4621      	mov	r1, r4
 80026f8:	f7fe fa96 	bl	8000c28 <__aeabi_d2f>
 80026fc:	4603      	mov	r3, r0
 80026fe:	61bb      	str	r3, [r7, #24]
        float sinl = sin(l) / l;
 8002700:	69b8      	ldr	r0, [r7, #24]
 8002702:	f7fd ff41 	bl	8000588 <__aeabi_f2d>
 8002706:	4603      	mov	r3, r0
 8002708:	460c      	mov	r4, r1
 800270a:	ec44 3b10 	vmov	d0, r3, r4
 800270e:	f010 f9fb 	bl	8012b08 <sin>
 8002712:	ec56 5b10 	vmov	r5, r6, d0
 8002716:	69b8      	ldr	r0, [r7, #24]
 8002718:	f7fd ff36 	bl	8000588 <__aeabi_f2d>
 800271c:	4603      	mov	r3, r0
 800271e:	460c      	mov	r4, r1
 8002720:	461a      	mov	r2, r3
 8002722:	4623      	mov	r3, r4
 8002724:	4628      	mov	r0, r5
 8002726:	4631      	mov	r1, r6
 8002728:	f7fe f8b0 	bl	800088c <__aeabi_ddiv>
 800272c:	4603      	mov	r3, r0
 800272e:	460c      	mov	r4, r1
 8002730:	4618      	mov	r0, r3
 8002732:	4621      	mov	r1, r4
 8002734:	f7fe fa78 	bl	8000c28 <__aeabi_d2f>
 8002738:	4603      	mov	r3, r0
 800273a:	617b      	str	r3, [r7, #20]

        output->w = cos(l);
 800273c:	69b8      	ldr	r0, [r7, #24]
 800273e:	f7fd ff23 	bl	8000588 <__aeabi_f2d>
 8002742:	4603      	mov	r3, r0
 8002744:	460c      	mov	r4, r1
 8002746:	ec44 3b10 	vmov	d0, r3, r4
 800274a:	f010 f999 	bl	8012a80 <cos>
 800274e:	ec54 3b10 	vmov	r3, r4, d0
 8002752:	4618      	mov	r0, r3
 8002754:	4621      	mov	r1, r4
 8002756:	f7fe fa67 	bl	8000c28 <__aeabi_d2f>
 800275a:	4602      	mov	r2, r0
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	601a      	str	r2, [r3, #0]
        output->v[0] = hax * sinl;
 8002760:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002764:	edd7 7a05 	vldr	s15, [r7, #20]
 8002768:	ee67 7a27 	vmul.f32	s15, s14, s15
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	edc3 7a01 	vstr	s15, [r3, #4]
        output->v[1] = hay * sinl;
 8002772:	ed97 7a08 	vldr	s14, [r7, #32]
 8002776:	edd7 7a05 	vldr	s15, [r7, #20]
 800277a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	edc3 7a02 	vstr	s15, [r3, #8]
        output->v[2] = haz * sinl;
 8002784:	ed97 7a07 	vldr	s14, [r7, #28]
 8002788:	edd7 7a05 	vldr	s15, [r7, #20]
 800278c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	edc3 7a03 	vstr	s15, [r3, #12]
    }
    else {
        Quaternion_setIdentity(output);
    }
}
 8002796:	e002      	b.n	800279e <Quaternion_fromRate+0x166>
        Quaternion_setIdentity(output);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f7ff fb6b 	bl	8001e74 <Quaternion_setIdentity>
}
 800279e:	bf00      	nop
 80027a0:	372c      	adds	r7, #44	; 0x2c
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027a6:	bf00      	nop
 80027a8:	e2308c3a 	.word	0xe2308c3a
 80027ac:	3e45798e 	.word	0x3e45798e

080027b0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80027b0:	b480      	push	{r7}
 80027b2:	b085      	sub	sp, #20
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	4a07      	ldr	r2, [pc, #28]	; (80027dc <vApplicationGetIdleTaskMemory+0x2c>)
 80027c0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	4a06      	ldr	r2, [pc, #24]	; (80027e0 <vApplicationGetIdleTaskMemory+0x30>)
 80027c6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2280      	movs	r2, #128	; 0x80
 80027cc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80027ce:	bf00      	nop
 80027d0:	3714      	adds	r7, #20
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	200003a8 	.word	0x200003a8
 80027e0:	200003fc 	.word	0x200003fc
 80027e4:	00000000 	.word	0x00000000

080027e8 <get_battery_voltage>:
void changeLed(uint8_t ledR, uint8_t ledG, uint8_t ledB);
void jingleBell();
void rick();
void ksp();

float get_battery_voltage() {
 80027e8:	b590      	push	{r4, r7, lr}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 80027ee:	4816      	ldr	r0, [pc, #88]	; (8002848 <get_battery_voltage+0x60>)
 80027f0:	f002 f9a0 	bl	8004b34 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 100);
 80027f4:	2164      	movs	r1, #100	; 0x64
 80027f6:	4814      	ldr	r0, [pc, #80]	; (8002848 <get_battery_voltage+0x60>)
 80027f8:	f002 fa62 	bl	8004cc0 <HAL_ADC_PollForConversion>
    float voltage = ((float) HAL_ADC_GetValue(&hadc1)) * VBAT_CALIBRATION;
 80027fc:	4812      	ldr	r0, [pc, #72]	; (8002848 <get_battery_voltage+0x60>)
 80027fe:	f002 fae3 	bl	8004dc8 <HAL_ADC_GetValue>
 8002802:	ee07 0a90 	vmov	s15, r0
 8002806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800280a:	ee17 0a90 	vmov	r0, s15
 800280e:	f7fd febb 	bl	8000588 <__aeabi_f2d>
 8002812:	a30b      	add	r3, pc, #44	; (adr r3, 8002840 <get_battery_voltage+0x58>)
 8002814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002818:	f7fd ff0e 	bl	8000638 <__aeabi_dmul>
 800281c:	4603      	mov	r3, r0
 800281e:	460c      	mov	r4, r1
 8002820:	4618      	mov	r0, r3
 8002822:	4621      	mov	r1, r4
 8002824:	f7fe fa00 	bl	8000c28 <__aeabi_d2f>
 8002828:	4603      	mov	r3, r0
 800282a:	607b      	str	r3, [r7, #4]
    return voltage;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	ee07 3a90 	vmov	s15, r3
}
 8002832:	eeb0 0a67 	vmov.f32	s0, s15
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	bd90      	pop	{r4, r7, pc}
 800283c:	f3af 8000 	nop.w
 8002840:	f34eff30 	.word	0xf34eff30
 8002844:	3f72b5b7 	.word	0x3f72b5b7
 8002848:	200044b0 	.word	0x200044b0

0800284c <is_armed>:

uint8_t is_armed() {
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(ARM_GPIO_Port, ARM_Pin); // High corresponds to disconected = armed
 8002850:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002854:	4802      	ldr	r0, [pc, #8]	; (8002860 <is_armed+0x14>)
 8002856:	f002 ff67 	bl	8005728 <HAL_GPIO_ReadPin>
 800285a:	4603      	mov	r3, r0
}
 800285c:	4618      	mov	r0, r3
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40020400 	.word	0x40020400

08002864 <is_breakwire_connected>:

uint8_t is_breakwire_connected() {
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
    return !HAL_GPIO_ReadPin(BREAKWIRE_GPIO_Port, BREAKWIRE_Pin);
 8002868:	f44f 7180 	mov.w	r1, #256	; 0x100
 800286c:	4805      	ldr	r0, [pc, #20]	; (8002884 <is_breakwire_connected+0x20>)
 800286e:	f002 ff5b 	bl	8005728 <HAL_GPIO_ReadPin>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	bf0c      	ite	eq
 8002878:	2301      	moveq	r3, #1
 800287a:	2300      	movne	r3, #0
 800287c:	b2db      	uxtb	r3, r3
}
 800287e:	4618      	mov	r0, r3
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	40020400 	.word	0x40020400

08002888 <buzzer_beep>:

void buzzer_beep(uint8_t delayval) {
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	4603      	mov	r3, r0
 8002890:	71fb      	strb	r3, [r7, #7]
    buzzer_setting = REPEAT_BEEP;
 8002892:	4b09      	ldr	r3, [pc, #36]	; (80028b8 <buzzer_beep+0x30>)
 8002894:	2200      	movs	r2, #0
 8002896:	701a      	strb	r2, [r3, #0]
    buzzer_delay = delayval * 20;
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	b29b      	uxth	r3, r3
 800289c:	461a      	mov	r2, r3
 800289e:	0092      	lsls	r2, r2, #2
 80028a0:	4413      	add	r3, r2
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	b29a      	uxth	r2, r3
 80028a6:	4b05      	ldr	r3, [pc, #20]	; (80028bc <buzzer_beep+0x34>)
 80028a8:	801a      	strh	r2, [r3, #0]

}
 80028aa:	bf00      	nop
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	20000001 	.word	0x20000001
 80028bc:	20000002 	.word	0x20000002

080028c0 <set_status_led>:

void set_status_led(uint8_t status_state) {
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	71fb      	strb	r3, [r7, #7]
    // TODO
}
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <is_vote_asserted>:

uint8_t is_vote_asserted() {
 80028d6:	b480      	push	{r7}
 80028d8:	af00      	add	r7, sp, #0
    // Todo
}
 80028da:	bf00      	nop
 80028dc:	4618      	mov	r0, r3
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
	...

080028e8 <loraOrientation>:
        }

    }
}

void loraOrientation(uint8_t isTx) {
 80028e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028ec:	f5ad 7d0c 	sub.w	sp, sp, #560	; 0x230
 80028f0:	af0c      	add	r7, sp, #48	; 0x30
 80028f2:	4602      	mov	r2, r0
 80028f4:	f107 0317 	add.w	r3, r7, #23
 80028f8:	701a      	strb	r2, [r3, #0]

    sx1280_custom radio;

    sxInit(&radio, &hspi3, LORA_NSS_GPIO_Port, LORA_NSS_Pin);
 80028fa:	f507 70de 	add.w	r0, r7, #444	; 0x1bc
 80028fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002902:	4adf      	ldr	r2, [pc, #892]	; (8002c80 <loraOrientation+0x398>)
 8002904:	49df      	ldr	r1, [pc, #892]	; (8002c84 <loraOrientation+0x39c>)
 8002906:	f7ff f803 	bl	8001910 <sxInit>
    sxSetDio1Pin(LORA_DIO1_GPIO_Port, LORA_DIO1_Pin);
 800290a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800290e:	48de      	ldr	r0, [pc, #888]	; (8002c88 <loraOrientation+0x3a0>)
 8002910:	f7ff f85e 	bl	80019d0 <sxSetDio1Pin>

    float data[4];

    char printBuffer[128];

    if (isTx) {
 8002914:	f107 0317 	add.w	r3, r7, #23
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	2b00      	cmp	r3, #0
 800291c:	f000 8121 	beq.w	8002b62 <loraOrientation+0x27a>
        //SetTxParams(0x06, 0xE0); // Power = 13 dBm (0x1F), Pout = -18 + power (dBm) ramptime = 20 us.
        SetTxParams(&radio, 0, 0xE0); // lowest power -18dBm
 8002920:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8002924:	22e0      	movs	r2, #224	; 0xe0
 8002926:	2100      	movs	r1, #0
 8002928:	4618      	mov	r0, r3
 800292a:	f7ff f8a5 	bl	8001a78 <SetTxParams>
        HAL_Delay(3);
 800292e:	2003      	movs	r0, #3
 8002930:	f002 f89a 	bl	8004a68 <HAL_Delay>

        lsm6dso imu;
        uint8_t lsm_init_status = LSM_init(&imu, &hspi2, SPI2_NSS_GPIO_Port,
 8002934:	f107 001c 	add.w	r0, r7, #28
 8002938:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800293c:	4ad3      	ldr	r2, [pc, #844]	; (8002c8c <loraOrientation+0x3a4>)
 800293e:	49d4      	ldr	r1, [pc, #848]	; (8002c90 <loraOrientation+0x3a8>)
 8002940:	f7fe fbc2 	bl	80010c8 <LSM_init>
 8002944:	4603      	mov	r3, r0
 8002946:	f887 31f6 	strb.w	r3, [r7, #502]	; 0x1f6
        SPI2_NSS_Pin);

        Orientation ori;
        orientation_init(&ori);
 800294a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800294e:	4618      	mov	r0, r3
 8002950:	f001 fb25 	bl	8003f9e <orientation_init>
        uint32_t counter = 0;
 8002954:	2300      	movs	r3, #0
 8002956:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc

        data[0] = ori.orientationQuat.w;
 800295a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
        data[1] = ori.orientationQuat.v[0];
 8002964:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
        data[2] = ori.orientationQuat.v[1];
 800296e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
        data[3] = ori.orientationQuat.v[2];
 8002978:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8

        WriteBuffer(&radio, 0, (uint8_t*) data, sizeof(data));
 8002982:	f507 72d6 	add.w	r2, r7, #428	; 0x1ac
 8002986:	f507 70de 	add.w	r0, r7, #444	; 0x1bc
 800298a:	2310      	movs	r3, #16
 800298c:	2100      	movs	r1, #0
 800298e:	f7ff f8ec 	bl	8001b6a <WriteBuffer>
        HAL_Delay(1);
 8002992:	2001      	movs	r0, #1
 8002994:	f002 f868 	bl	8004a68 <HAL_Delay>

        SetDioIrqParams(&radio, 1, 1, 0, 0); // txdone on gpio1
 8002998:	f507 70de 	add.w	r0, r7, #444	; 0x1bc
 800299c:	2300      	movs	r3, #0
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	2300      	movs	r3, #0
 80029a2:	2201      	movs	r2, #1
 80029a4:	2101      	movs	r1, #1
 80029a6:	f7ff f947 	bl	8001c38 <SetDioIrqParams>

        HAL_Delay(3);
 80029aa:	2003      	movs	r0, #3
 80029ac:	f002 f85c 	bl	8004a68 <HAL_Delay>

        uint32_t lasttime = HAL_GetTick();
 80029b0:	f002 f84e 	bl	8004a50 <HAL_GetTick>
 80029b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        uint32_t nowtime = HAL_GetTick();
 80029b8:	f002 f84a 	bl	8004a50 <HAL_GetTick>
 80029bc:	f8c7 01f0 	str.w	r0, [r7, #496]	; 0x1f0
        float dt = 0;
 80029c0:	f04f 0300 	mov.w	r3, #0
 80029c4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
        changeLed(100, 100, 100);
 80029c8:	2264      	movs	r2, #100	; 0x64
 80029ca:	2164      	movs	r1, #100	; 0x64
 80029cc:	2064      	movs	r0, #100	; 0x64
 80029ce:	f000 ffb3 	bl	8003938 <changeLed>

        while (1) {

            LSM_pollsensors(&imu);
 80029d2:	f107 031c 	add.w	r3, r7, #28
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7fe fbf0 	bl	80011bc <LSM_pollsensors>
            changeLed(0, 0, 100);
 80029dc:	2264      	movs	r2, #100	; 0x64
 80029de:	2100      	movs	r1, #0
 80029e0:	2000      	movs	r0, #0
 80029e2:	f000 ffa9 	bl	8003938 <changeLed>
            nowtime = HAL_GetTick();
 80029e6:	f002 f833 	bl	8004a50 <HAL_GetTick>
 80029ea:	f8c7 01f0 	str.w	r0, [r7, #496]	; 0x1f0
            dt = (nowtime - lasttime) / 1000.0;
 80029ee:	f8d7 21f0 	ldr.w	r2, [r7, #496]	; 0x1f0
 80029f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7fd fda3 	bl	8000544 <__aeabi_ui2d>
 80029fe:	f04f 0200 	mov.w	r2, #0
 8002a02:	4ba4      	ldr	r3, [pc, #656]	; (8002c94 <loraOrientation+0x3ac>)
 8002a04:	f7fd ff42 	bl	800088c <__aeabi_ddiv>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	460c      	mov	r4, r1
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	4621      	mov	r1, r4
 8002a10:	f7fe f90a 	bl	8000c28 <__aeabi_d2f>
 8002a14:	4603      	mov	r3, r0
 8002a16:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
            lasttime = nowtime;
 8002a1a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002a1e:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8

            orientation_setGyro(&ori, imu.gyroRPS);
 8002a22:	f107 031c 	add.w	r3, r7, #28
 8002a26:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8002a2a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002a2e:	4611      	mov	r1, r2
 8002a30:	4618      	mov	r0, r3
 8002a32:	f001 fae2 	bl	8003ffa <orientation_setGyro>
            orientation_setAcc(&ori, imu.accMPS);
 8002a36:	f107 031c 	add.w	r3, r7, #28
 8002a3a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8002a3e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002a42:	4611      	mov	r1, r2
 8002a44:	4618      	mov	r0, r3
 8002a46:	f001 faef 	bl	8004028 <orientation_setAcc>
            orientation_update(&ori, dt);
 8002a4a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002a4e:	ed97 0a7b 	vldr	s0, [r7, #492]	; 0x1ec
 8002a52:	4618      	mov	r0, r3
 8002a54:	f001 fb00 	bl	8004058 <orientation_update>

            counter++;
 8002a58:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc

            if (counter % 20 == 0) {
 8002a62:	f8d7 11fc 	ldr.w	r1, [r7, #508]	; 0x1fc
 8002a66:	4b8c      	ldr	r3, [pc, #560]	; (8002c98 <loraOrientation+0x3b0>)
 8002a68:	fba3 2301 	umull	r2, r3, r3, r1
 8002a6c:	091a      	lsrs	r2, r3, #4
 8002a6e:	4613      	mov	r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	4413      	add	r3, r2
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	1aca      	subs	r2, r1, r3
 8002a78:	2a00      	cmp	r2, #0
 8002a7a:	d16e      	bne.n	8002b5a <loraOrientation+0x272>
                data[0] = ori.orientationQuat.w;
 8002a7c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
                data[1] = ori.orientationQuat.v[0];
 8002a86:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
                data[2] = ori.orientationQuat.v[1];
 8002a90:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
                data[3] = ori.orientationQuat.v[2];
 8002a9a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8

                sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n", data[0],
 8002aa4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7fd fd6d 	bl	8000588 <__aeabi_f2d>
 8002aae:	4682      	mov	sl, r0
 8002ab0:	468b      	mov	fp, r1
                        data[1], data[2], data[3]);
 8002ab2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
                sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n", data[0],
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7fd fd66 	bl	8000588 <__aeabi_f2d>
 8002abc:	4604      	mov	r4, r0
 8002abe:	460d      	mov	r5, r1
                        data[1], data[2], data[3]);
 8002ac0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
                sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n", data[0],
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7fd fd5f 	bl	8000588 <__aeabi_f2d>
 8002aca:	4680      	mov	r8, r0
 8002acc:	4689      	mov	r9, r1
                        data[1], data[2], data[3]);
 8002ace:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
                sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n", data[0],
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7fd fd58 	bl	8000588 <__aeabi_f2d>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	460b      	mov	r3, r1
 8002adc:	f507 7096 	add.w	r0, r7, #300	; 0x12c
 8002ae0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002ae4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002ae8:	e9cd 4500 	strd	r4, r5, [sp]
 8002aec:	4652      	mov	r2, sl
 8002aee:	465b      	mov	r3, fp
 8002af0:	496a      	ldr	r1, [pc, #424]	; (8002c9c <loraOrientation+0x3b4>)
 8002af2:	f00e f915 	bl	8010d20 <siprintf>
                //sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",data[0],ori.orientationQuat.v[0],ori.orientationQuat.v[1],ori.orientationQuat.v[2]);
                CDC_Transmit_FS((uint8_t*) printBuffer,
                        MIN(strlen(printBuffer), 128));
 8002af6:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7fd fb88 	bl	8000210 <strlen>
 8002b00:	4603      	mov	r3, r0
                CDC_Transmit_FS((uint8_t*) printBuffer,
 8002b02:	2b7f      	cmp	r3, #127	; 0x7f
 8002b04:	d807      	bhi.n	8002b16 <loraOrientation+0x22e>
                        MIN(strlen(printBuffer), 128));
 8002b06:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7fd fb80 	bl	8000210 <strlen>
 8002b10:	4603      	mov	r3, r0
                CDC_Transmit_FS((uint8_t*) printBuffer,
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	e000      	b.n	8002b18 <loraOrientation+0x230>
 8002b16:	2380      	movs	r3, #128	; 0x80
 8002b18:	f507 7296 	add.w	r2, r7, #300	; 0x12c
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4610      	mov	r0, r2
 8002b20:	f00c fd46 	bl	800f5b0 <CDC_Transmit_FS>

                WriteBuffer(&radio, 0, (uint8_t*) data, sizeof(data));
 8002b24:	f507 72d6 	add.w	r2, r7, #428	; 0x1ac
 8002b28:	f507 70de 	add.w	r0, r7, #444	; 0x1bc
 8002b2c:	2310      	movs	r3, #16
 8002b2e:	2100      	movs	r1, #0
 8002b30:	f7ff f81b 	bl	8001b6a <WriteBuffer>
                HAL_Delay(1);
 8002b34:	2001      	movs	r0, #1
 8002b36:	f001 ff97 	bl	8004a68 <HAL_Delay>
                ClrIrqStatus(&radio, 1); // clear txdone irq
 8002b3a:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8002b3e:	2101      	movs	r1, #1
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7ff f8b3 	bl	8001cac <ClrIrqStatus>
                HAL_Delay(1);
 8002b46:	2001      	movs	r0, #1
 8002b48:	f001 ff8e 	bl	8004a68 <HAL_Delay>
                SetTx(&radio, 0x02, 50); // time-out of 1ms * 50 = 50ms
 8002b4c:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8002b50:	2232      	movs	r2, #50	; 0x32
 8002b52:	2102      	movs	r1, #2
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7ff f8c4 	bl	8001ce2 <SetTx>
            }

            HAL_Delay(1);
 8002b5a:	2001      	movs	r0, #1
 8002b5c:	f001 ff84 	bl	8004a68 <HAL_Delay>
            LSM_pollsensors(&imu);
 8002b60:	e737      	b.n	80029d2 <loraOrientation+0xea>

        }
    } else {
        // rx mode
        SetDioIrqParams(&radio, 1 << 1, 1 << 1, 0, 0); //rxdone on gpio1
 8002b62:	f507 70de 	add.w	r0, r7, #444	; 0x1bc
 8002b66:	2300      	movs	r3, #0
 8002b68:	9300      	str	r3, [sp, #0]
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	2202      	movs	r2, #2
 8002b6e:	2102      	movs	r1, #2
 8002b70:	f7ff f862 	bl	8001c38 <SetDioIrqParams>
        HAL_Delay(1);
 8002b74:	2001      	movs	r0, #1
 8002b76:	f001 ff77 	bl	8004a68 <HAL_Delay>

        uint8_t rxStartBufferPointer = 1;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	f887 31f7 	strb.w	r3, [r7, #503]	; 0x1f7

        changeLed(0, 100, 0);
 8002b80:	2200      	movs	r2, #0
 8002b82:	2164      	movs	r1, #100	; 0x64
 8002b84:	2000      	movs	r0, #0
 8002b86:	f000 fed7 	bl	8003938 <changeLed>
        while (1) {

            //SetRx(0x00, 0xffff); // continous rx
            SetRx(&radio, 0x00, 0); // No timeout
 8002b8a:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2100      	movs	r1, #0
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff f8c4 	bl	8001d20 <SetRx>
            //SetRx(0x02, 200); // 200 ms timeout
            HAL_Delay(1);
 8002b98:	2001      	movs	r0, #1
 8002b9a:	f001 ff65 	bl	8004a68 <HAL_Delay>
            // wait for reception:
            while (!HAL_GPIO_ReadPin(LORA_DIO1_GPIO_Port, LORA_DIO1_Pin)) {
 8002b9e:	bf00      	nop
 8002ba0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ba4:	4838      	ldr	r0, [pc, #224]	; (8002c88 <loraOrientation+0x3a0>)
 8002ba6:	f002 fdbf 	bl	8005728 <HAL_GPIO_ReadPin>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d0f7      	beq.n	8002ba0 <loraOrientation+0x2b8>
            }

            GetPacketStatusLora(&radio);
 8002bb0:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff f8d2 	bl	8001d5e <GetPacketStatusLora>
            ClrIrqStatus(&radio, 1 << 1); // clear rxdone Irq
 8002bba:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8002bbe:	2102      	movs	r1, #2
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff f873 	bl	8001cac <ClrIrqStatus>
            HAL_Delay(1);
 8002bc6:	2001      	movs	r0, #1
 8002bc8:	f001 ff4e 	bl	8004a68 <HAL_Delay>
            //GetRxBufferStatus(); // TODO

            ReadBuffer(&radio, rxStartBufferPointer, sizeof(data),
 8002bcc:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8002bd0:	f897 11f7 	ldrb.w	r1, [r7, #503]	; 0x1f7
 8002bd4:	f507 70de 	add.w	r0, r7, #444	; 0x1bc
 8002bd8:	2210      	movs	r2, #16
 8002bda:	f7fe fffa 	bl	8001bd2 <ReadBuffer>
                    (uint8_t*) data);
            snprintf(printBuffer, 128,
                    "Quaternion: %f, %f, %f, %f, RSSI: %f, SNR: %f\r\n",
                    data[0], data[1], data[2], data[3], radio.rssi, radio.snr);
 8002bde:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
            snprintf(printBuffer, 128,
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7fd fcd0 	bl	8000588 <__aeabi_f2d>
 8002be8:	4604      	mov	r4, r0
 8002bea:	460d      	mov	r5, r1
                    data[0], data[1], data[2], data[3], radio.rssi, radio.snr);
 8002bec:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
            snprintf(printBuffer, 128,
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7fd fcc9 	bl	8000588 <__aeabi_f2d>
 8002bf6:	4680      	mov	r8, r0
 8002bf8:	4689      	mov	r9, r1
                    data[0], data[1], data[2], data[3], radio.rssi, radio.snr);
 8002bfa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
            snprintf(printBuffer, 128,
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7fd fcc2 	bl	8000588 <__aeabi_f2d>
 8002c04:	4682      	mov	sl, r0
 8002c06:	468b      	mov	fp, r1
                    data[0], data[1], data[2], data[3], radio.rssi, radio.snr);
 8002c08:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
            snprintf(printBuffer, 128,
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7fd fcbb 	bl	8000588 <__aeabi_f2d>
 8002c12:	e9c7 0102 	strd	r0, r1, [r7, #8]
                    data[0], data[1], data[2], data[3], radio.rssi, radio.snr);
 8002c16:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
            snprintf(printBuffer, 128,
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7fd fcb4 	bl	8000588 <__aeabi_f2d>
 8002c20:	e9c7 0100 	strd	r0, r1, [r7]
                    data[0], data[1], data[2], data[3], radio.rssi, radio.snr);
 8002c24:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
            snprintf(printBuffer, 128,
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7fd fcad 	bl	8000588 <__aeabi_f2d>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	460b      	mov	r3, r1
 8002c32:	f507 7096 	add.w	r0, r7, #300	; 0x12c
 8002c36:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002c3a:	ed97 7b00 	vldr	d7, [r7]
 8002c3e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002c42:	ed97 7b02 	vldr	d7, [r7, #8]
 8002c46:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002c4a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002c4e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002c52:	e9cd 4500 	strd	r4, r5, [sp]
 8002c56:	4a12      	ldr	r2, [pc, #72]	; (8002ca0 <loraOrientation+0x3b8>)
 8002c58:	2180      	movs	r1, #128	; 0x80
 8002c5a:	f00e f82d 	bl	8010cb8 <sniprintf>
            CDC_Transmit_FS((uint8_t*) printBuffer, strlen(printBuffer));
 8002c5e:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fd fad4 	bl	8000210 <strlen>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	b29a      	uxth	r2, r3
 8002c6c:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8002c70:	4611      	mov	r1, r2
 8002c72:	4618      	mov	r0, r3
 8002c74:	f00c fc9c 	bl	800f5b0 <CDC_Transmit_FS>
            HAL_Delay(1);
 8002c78:	2001      	movs	r0, #1
 8002c7a:	f001 fef5 	bl	8004a68 <HAL_Delay>
            SetRx(&radio, 0x00, 0); // No timeout
 8002c7e:	e784      	b.n	8002b8a <loraOrientation+0x2a2>
 8002c80:	40020000 	.word	0x40020000
 8002c84:	20004458 	.word	0x20004458
 8002c88:	40020800 	.word	0x40020800
 8002c8c:	40020400 	.word	0x40020400
 8002c90:	200043bc 	.word	0x200043bc
 8002c94:	408f4000 	.word	0x408f4000
 8002c98:	cccccccd 	.word	0xcccccccd
 8002c9c:	08014790 	.word	0x08014790
 8002ca0:	080147b0 	.word	0x080147b0

08002ca4 <startupMusic>:
    while (1) {
        ksp();
    };
}

void startupMusic() {
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
    // Startup sound
    changeLed(100, 34, 20);
 8002ca8:	2214      	movs	r2, #20
 8002caa:	2122      	movs	r1, #34	; 0x22
 8002cac:	2064      	movs	r0, #100	; 0x64
 8002cae:	f000 fe43 	bl	8003938 <changeLed>

    changeLed(255, 0, 0);
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	2100      	movs	r1, #0
 8002cb6:	20ff      	movs	r0, #255	; 0xff
 8002cb8:	f000 fe3e 	bl	8003938 <changeLed>
    playtone(1046, 100, 10);
 8002cbc:	220a      	movs	r2, #10
 8002cbe:	2164      	movs	r1, #100	; 0x64
 8002cc0:	f240 4016 	movw	r0, #1046	; 0x416
 8002cc4:	f000 fd40 	bl	8003748 <playtone>
    HAL_Delay(100);
 8002cc8:	2064      	movs	r0, #100	; 0x64
 8002cca:	f001 fecd 	bl	8004a68 <HAL_Delay>
    changeLed(0, 255, 0);
 8002cce:	2200      	movs	r2, #0
 8002cd0:	21ff      	movs	r1, #255	; 0xff
 8002cd2:	2000      	movs	r0, #0
 8002cd4:	f000 fe30 	bl	8003938 <changeLed>
    playtone(1319, 100, 10);
 8002cd8:	220a      	movs	r2, #10
 8002cda:	2164      	movs	r1, #100	; 0x64
 8002cdc:	f240 5027 	movw	r0, #1319	; 0x527
 8002ce0:	f000 fd32 	bl	8003748 <playtone>
    return;
 8002ce4:	bf00      	nop

        // reset to defaults
        //htim3.Instance->CCR2 = 0;
        //htim3.Instance->ARR = 256 - 1;
    }
}
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002ce8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cec:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 8002cf0:	af06      	add	r7, sp, #24
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8002cf2:	f001 fe77 	bl	80049e4 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8002cf6:	f000 f98b 	bl	8003010 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8002cfa:	f000 fc45 	bl	8003588 <MX_GPIO_Init>
    MX_TIM3_Init();
 8002cfe:	f000 fba9 	bl	8003454 <MX_TIM3_Init>
    MX_SPI2_Init();
 8002d02:	f000 fad7 	bl	80032b4 <MX_SPI2_Init>
    MX_SPI3_Init();
 8002d06:	f000 fb0b 	bl	8003320 <MX_SPI3_Init>
    MX_TIM2_Init();
 8002d0a:	f000 fb3f 	bl	800338c <MX_TIM2_Init>
    MX_SPI1_Init();
 8002d0e:	f000 fa9b 	bl	8003248 <MX_SPI1_Init>
    MX_FATFS_Init();
 8002d12:	f008 ff05 	bl	800bb20 <MX_FATFS_Init>
    MX_I2C3_Init();
 8002d16:	f000 fa69 	bl	80031ec <MX_I2C3_Init>
    MX_ADC1_Init();
 8002d1a:	f000 fa15 	bl	8003148 <MX_ADC1_Init>
    /* USER CODE BEGIN 2 */
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8002d1e:	210c      	movs	r1, #12
 8002d20:	48ab      	ldr	r0, [pc, #684]	; (8002fd0 <main+0x2e8>)
 8002d22:	f006 fd51 	bl	80097c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002d26:	2104      	movs	r1, #4
 8002d28:	48a9      	ldr	r0, [pc, #676]	; (8002fd0 <main+0x2e8>)
 8002d2a:	f006 fd4d 	bl	80097c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8002d2e:	2108      	movs	r1, #8
 8002d30:	48a7      	ldr	r0, [pc, #668]	; (8002fd0 <main+0x2e8>)
 8002d32:	f006 fd49 	bl	80097c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002d36:	2100      	movs	r1, #0
 8002d38:	48a5      	ldr	r0, [pc, #660]	; (8002fd0 <main+0x2e8>)
 8002d3a:	f006 fd45 	bl	80097c8 <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002d3e:	210c      	movs	r1, #12
 8002d40:	48a4      	ldr	r0, [pc, #656]	; (8002fd4 <main+0x2ec>)
 8002d42:	f006 fd41 	bl	80097c8 <HAL_TIM_PWM_Start>

    startupMusic();
 8002d46:	f7ff ffad 	bl	8002ca4 <startupMusic>
    //while (1) {rick();}

    changeLed(90, 0, 0);
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	205a      	movs	r0, #90	; 0x5a
 8002d50:	f000 fdf2 	bl	8003938 <changeLed>

    htim3.Instance->CCR2 = 0;
 8002d54:	4b9e      	ldr	r3, [pc, #632]	; (8002fd0 <main+0x2e8>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	639a      	str	r2, [r3, #56]	; 0x38
    htim3.Instance->ARR = 256 - 1;
 8002d5c:	4b9c      	ldr	r3, [pc, #624]	; (8002fd0 <main+0x2e8>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	22ff      	movs	r2, #255	; 0xff
 8002d62:	62da      	str	r2, [r3, #44]	; 0x2c

    char printBuffer[128];
    HAL_Delay(500);
 8002d64:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002d68:	f001 fe7e 	bl	8004a68 <HAL_Delay>

    //BWtest();
    uint8_t is_tx = 1;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
    //loraTesting(is_tx);
    // setting to go into ground station mode
    if (!is_tx) {
 8002d72:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d104      	bne.n	8002d84 <main+0x9c>
        loraOrientation(is_tx);
 8002d7a:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7ff fdb2 	bl	80028e8 <loraOrientation>
    }
    //servoToggleTest();

    // LSM6dso setup
    lsm6dso imu;
    uint8_t lsm_init_status = LSM_init(&imu, &hspi2, SPI2_NSS_GPIO_Port,
 8002d84:	f507 709e 	add.w	r0, r7, #316	; 0x13c
 8002d88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d8c:	4a92      	ldr	r2, [pc, #584]	; (8002fd8 <main+0x2f0>)
 8002d8e:	4993      	ldr	r1, [pc, #588]	; (8002fdc <main+0x2f4>)
 8002d90:	f7fe f99a 	bl	80010c8 <LSM_init>
 8002d94:	4603      	mov	r3, r0
 8002d96:	f887 323e 	strb.w	r3, [r7, #574]	; 0x23e
    SPI2_NSS_Pin);

    SPL06 baro;
    uint8_t barostatus = SPL06_Init(&baro, &hi2c3, 0x77);
 8002d9a:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8002d9e:	2277      	movs	r2, #119	; 0x77
 8002da0:	498f      	ldr	r1, [pc, #572]	; (8002fe0 <main+0x2f8>)
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7fe fb96 	bl	80014d4 <SPL06_Init>
 8002da8:	4603      	mov	r3, r0
 8002daa:	f887 323d 	strb.w	r3, [r7, #573]	; 0x23d

    if (barostatus != 5) {
 8002dae:	f897 323d 	ldrb.w	r3, [r7, #573]	; 0x23d
 8002db2:	2b05      	cmp	r3, #5
 8002db4:	d010      	beq.n	8002dd8 <main+0xf0>
        while (1) {

            HAL_Delay(100);
 8002db6:	2064      	movs	r0, #100	; 0x64
 8002db8:	f001 fe56 	bl	8004a68 <HAL_Delay>
            changeLed(100, 0, 0);
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	2100      	movs	r1, #0
 8002dc0:	2064      	movs	r0, #100	; 0x64
 8002dc2:	f000 fdb9 	bl	8003938 <changeLed>
            HAL_Delay(100);
 8002dc6:	2064      	movs	r0, #100	; 0x64
 8002dc8:	f001 fe4e 	bl	8004a68 <HAL_Delay>
            changeLed(0, 0, 0);
 8002dcc:	2200      	movs	r2, #0
 8002dce:	2100      	movs	r1, #0
 8002dd0:	2000      	movs	r0, #0
 8002dd2:	f000 fdb1 	bl	8003938 <changeLed>
            HAL_Delay(100);
 8002dd6:	e7ee      	b.n	8002db6 <main+0xce>
        }
    }

    //SDTesting();

    float yrot = 0;
 8002dd8:	f04f 0300 	mov.w	r3, #0
 8002ddc:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
    uint32_t lasttime = HAL_GetTick();
 8002de0:	f001 fe36 	bl	8004a50 <HAL_GetTick>
 8002de4:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
    uint32_t nowtime = HAL_GetTick();
 8002de8:	f001 fe32 	bl	8004a50 <HAL_GetTick>
 8002dec:	f8c7 0234 	str.w	r0, [r7, #564]	; 0x234
    float dt = 0;
 8002df0:	f04f 0300 	mov.w	r3, #0
 8002df4:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230

    uint16_t rawadc;

    Orientation ori;
    orientation_init(&ori);
 8002df8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f001 f8ce 	bl	8003f9e <orientation_init>
    uint32_t counter = 0;
 8002e02:	2300      	movs	r3, #0
 8002e04:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
    /* add queues, ... */
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* definition and creation of ledTask */
    osThreadDef(ledTask, StartLedTask, osPriorityBelowNormal, 0, 128);
 8002e08:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002e0c:	4a75      	ldr	r2, [pc, #468]	; (8002fe4 <main+0x2fc>)
 8002e0e:	461c      	mov	r4, r3
 8002e10:	4615      	mov	r5, r2
 8002e12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e16:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002e1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    ledTaskHandle = osThreadCreate(osThread(ledTask), NULL);
 8002e1e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002e22:	2100      	movs	r1, #0
 8002e24:	4618      	mov	r0, r3
 8002e26:	f00b f891 	bl	800df4c <osThreadCreate>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	4b6e      	ldr	r3, [pc, #440]	; (8002fe8 <main+0x300>)
 8002e2e:	601a      	str	r2, [r3, #0]

    /* definition and creation of musicTask */
    osThreadDef(musicTask, StartMusicTask, osPriorityIdle, 0, 128);
 8002e30:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002e34:	4a6d      	ldr	r2, [pc, #436]	; (8002fec <main+0x304>)
 8002e36:	461c      	mov	r4, r3
 8002e38:	4615      	mov	r5, r2
 8002e3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e3e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002e42:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    musicTaskHandle = osThreadCreate(osThread(musicTask), NULL);
 8002e46:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f00b f87d 	bl	800df4c <osThreadCreate>
 8002e52:	4602      	mov	r2, r0
 8002e54:	4b66      	ldr	r3, [pc, #408]	; (8002ff0 <main+0x308>)
 8002e56:	601a      	str	r2, [r3, #0]

    /* definition and creation of stateMachineTas */
    osThreadDef(stateMachineTas, startStateMachine, osPriorityHigh, 0, 256);
 8002e58:	f107 031c 	add.w	r3, r7, #28
 8002e5c:	4a65      	ldr	r2, [pc, #404]	; (8002ff4 <main+0x30c>)
 8002e5e:	461c      	mov	r4, r3
 8002e60:	4615      	mov	r5, r2
 8002e62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e66:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002e6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    stateMachineTasHandle = osThreadCreate(osThread(stateMachineTas), NULL);
 8002e6e:	f107 031c 	add.w	r3, r7, #28
 8002e72:	2100      	movs	r1, #0
 8002e74:	4618      	mov	r0, r3
 8002e76:	f00b f869 	bl	800df4c <osThreadCreate>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	4b5e      	ldr	r3, [pc, #376]	; (8002ff8 <main+0x310>)
 8002e7e:	601a      	str	r2, [r3, #0]

    /* definition and creation of telemTask */
    osThreadDef(telemTask, StartTelemTask, osPriorityNormal, 0, 256);
 8002e80:	463b      	mov	r3, r7
 8002e82:	4a5e      	ldr	r2, [pc, #376]	; (8002ffc <main+0x314>)
 8002e84:	461c      	mov	r4, r3
 8002e86:	4615      	mov	r5, r2
 8002e88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e8c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002e90:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    telemTaskHandle = osThreadCreate(osThread(telemTask), NULL);
 8002e94:	463b      	mov	r3, r7
 8002e96:	2100      	movs	r1, #0
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f00b f857 	bl	800df4c <osThreadCreate>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	4b57      	ldr	r3, [pc, #348]	; (8003000 <main+0x318>)
 8002ea2:	601a      	str	r2, [r3, #0]
    /* USER CODE BEGIN RTOS_THREADS */
    /* add threads, ... */
    /* USER CODE END RTOS_THREADS */

    /* Start scheduler */
    osKernelStart();
 8002ea4:	f00b f83b 	bl	800df1e <osKernelStart>

        /* USER CODE END WHILE */

        /* USER CODE BEGIN 3 */
        //SPL06_Read(&baro);
        LSM_pollsensors(&imu);
 8002ea8:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7fe f985 	bl	80011bc <LSM_pollsensors>
        //sprintf(printBuffer, "gx: %f, gy: %f, gz: %f\r\n", imu.gyroRPS[0], imu.gyroRPS[1], imu.gyroRPS[2]);
        //sprintf(printBuffer, "y:%f,o:%f,g:%f,V:%d\r\n", yrot, imu.gyroDPSOffset[1],
        //        imu.gyroDPS[1], rawadc);
        //sprintf(printBuffer, "T:%f\r\n", (float) (25 + (((rawadc - 943) * 3.3 / 4096.0)) / 0.0025));

        changeLed(0, 0, 100);
 8002eb2:	2264      	movs	r2, #100	; 0x64
 8002eb4:	2100      	movs	r1, #0
 8002eb6:	2000      	movs	r0, #0
 8002eb8:	f000 fd3e 	bl	8003938 <changeLed>
        nowtime = HAL_GetTick();
 8002ebc:	f001 fdc8 	bl	8004a50 <HAL_GetTick>
 8002ec0:	f8c7 0234 	str.w	r0, [r7, #564]	; 0x234
        dt = (nowtime - lasttime) / 1000.0;
 8002ec4:	f8d7 2234 	ldr.w	r2, [r7, #564]	; 0x234
 8002ec8:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7fd fb38 	bl	8000544 <__aeabi_ui2d>
 8002ed4:	f04f 0200 	mov.w	r2, #0
 8002ed8:	4b4a      	ldr	r3, [pc, #296]	; (8003004 <main+0x31c>)
 8002eda:	f7fd fcd7 	bl	800088c <__aeabi_ddiv>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	460c      	mov	r4, r1
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	4621      	mov	r1, r4
 8002ee6:	f7fd fe9f 	bl	8000c28 <__aeabi_d2f>
 8002eea:	4603      	mov	r3, r0
 8002eec:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230
        lasttime = nowtime;
 8002ef0:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8002ef4:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244

        orientation_setGyro(&ori, imu.gyroRPS);
 8002ef8:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8002efc:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8002f00:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002f04:	4611      	mov	r1, r2
 8002f06:	4618      	mov	r0, r3
 8002f08:	f001 f877 	bl	8003ffa <orientation_setGyro>
        orientation_setAcc(&ori, imu.accMPS);
 8002f0c:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8002f10:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8002f14:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002f18:	4611      	mov	r1, r2
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f001 f884 	bl	8004028 <orientation_setAcc>
        orientation_update(&ori, dt);
 8002f20:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002f24:	ed97 0a8c 	vldr	s0, [r7, #560]	; 0x230
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f001 f895 	bl	8004058 <orientation_update>

        //sprintf(printBuffer, "z:%f,y:%f,x:%f\r\n", ori.eulerZYX[0], ori.eulerZYX[1], ori.eulerZYX[2]);
        if (counter % 30 == 0) {
 8002f2e:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 8002f32:	4b35      	ldr	r3, [pc, #212]	; (8003008 <main+0x320>)
 8002f34:	fba3 2301 	umull	r2, r3, r3, r1
 8002f38:	091a      	lsrs	r2, r3, #4
 8002f3a:	4613      	mov	r3, r2
 8002f3c:	011b      	lsls	r3, r3, #4
 8002f3e:	1a9b      	subs	r3, r3, r2
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	1aca      	subs	r2, r1, r3
 8002f44:	2a00      	cmp	r2, #0
 8002f46:	d139      	bne.n	8002fbc <main+0x2d4>
            sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",
                    ori.orientationQuat.w, ori.orientationQuat.v[0],
 8002f48:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002f4c:	681b      	ldr	r3, [r3, #0]
            sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7fd fb1a 	bl	8000588 <__aeabi_f2d>
 8002f54:	4682      	mov	sl, r0
 8002f56:	468b      	mov	fp, r1
                    ori.orientationQuat.w, ori.orientationQuat.v[0],
 8002f58:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002f5c:	685b      	ldr	r3, [r3, #4]
            sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7fd fb12 	bl	8000588 <__aeabi_f2d>
 8002f64:	4604      	mov	r4, r0
 8002f66:	460d      	mov	r5, r1
                    ori.orientationQuat.v[1], ori.orientationQuat.v[2]);
 8002f68:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002f6c:	689b      	ldr	r3, [r3, #8]
            sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7fd fb0a 	bl	8000588 <__aeabi_f2d>
 8002f74:	4680      	mov	r8, r0
 8002f76:	4689      	mov	r9, r1
                    ori.orientationQuat.v[1], ori.orientationQuat.v[2]);
 8002f78:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002f7c:	68db      	ldr	r3, [r3, #12]
            sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7fd fb02 	bl	8000588 <__aeabi_f2d>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	f507 70d8 	add.w	r0, r7, #432	; 0x1b0
 8002f8c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002f90:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002f94:	e9cd 4500 	strd	r4, r5, [sp]
 8002f98:	4652      	mov	r2, sl
 8002f9a:	465b      	mov	r3, fp
 8002f9c:	491b      	ldr	r1, [pc, #108]	; (800300c <main+0x324>)
 8002f9e:	f00d febf 	bl	8010d20 <siprintf>
            //sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",ori.horQuat.w,ori.horQuat.v[0],ori.horQuat.v[1],ori.horQuat.v[2]);
            //sprintf(printBuffer, "Counter: %d\r\n",counter);
            //sprintf(printBuffer, "gx: %d, gy: %d, gz: %d\r\n", imu.rawGyro[0], imu.rawGyro[1], imu.rawGyro[2]);
            CDC_Transmit_FS((uint8_t*) printBuffer, strlen(printBuffer));
 8002fa2:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7fd f932 	bl	8000210 <strlen>
 8002fac:	4603      	mov	r3, r0
 8002fae:	b29a      	uxth	r2, r3
 8002fb0:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8002fb4:	4611      	mov	r1, r2
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f00c fafa 	bl	800f5b0 <CDC_Transmit_FS>
        }
        counter++;
 8002fbc:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240

        HAL_Delay(1);
 8002fc6:	2001      	movs	r0, #1
 8002fc8:	f001 fd4e 	bl	8004a68 <HAL_Delay>
        LSM_pollsensors(&imu);
 8002fcc:	e76c      	b.n	8002ea8 <main+0x1c0>
 8002fce:	bf00      	nop
 8002fd0:	20004418 	.word	0x20004418
 8002fd4:	20004554 	.word	0x20004554
 8002fd8:	40020400 	.word	0x40020400
 8002fdc:	200043bc 	.word	0x200043bc
 8002fe0:	20004368 	.word	0x20004368
 8002fe4:	080149cc 	.word	0x080149cc
 8002fe8:	20004414 	.word	0x20004414
 8002fec:	080149f4 	.word	0x080149f4
 8002ff0:	20004594 	.word	0x20004594
 8002ff4:	08014a20 	.word	0x08014a20
 8002ff8:	200044f8 	.word	0x200044f8
 8002ffc:	08014a48 	.word	0x08014a48
 8003000:	20004598 	.word	0x20004598
 8003004:	408f4000 	.word	0x408f4000
 8003008:	88888889 	.word	0x88888889
 800300c:	08014790 	.word	0x08014790

08003010 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003010:	b580      	push	{r7, lr}
 8003012:	b0ac      	sub	sp, #176	; 0xb0
 8003014:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003016:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800301a:	2234      	movs	r2, #52	; 0x34
 800301c:	2100      	movs	r1, #0
 800301e:	4618      	mov	r0, r3
 8003020:	f00c ffdd 	bl	800ffde <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003024:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]
 800302c:	605a      	str	r2, [r3, #4]
 800302e:	609a      	str	r2, [r3, #8]
 8003030:	60da      	str	r2, [r3, #12]
 8003032:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8003034:	f107 030c 	add.w	r3, r7, #12
 8003038:	225c      	movs	r2, #92	; 0x5c
 800303a:	2100      	movs	r1, #0
 800303c:	4618      	mov	r0, r3
 800303e:	f00c ffce 	bl	800ffde <memset>

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 8003042:	2300      	movs	r3, #0
 8003044:	60bb      	str	r3, [r7, #8]
 8003046:	4b3e      	ldr	r3, [pc, #248]	; (8003140 <SystemClock_Config+0x130>)
 8003048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304a:	4a3d      	ldr	r2, [pc, #244]	; (8003140 <SystemClock_Config+0x130>)
 800304c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003050:	6413      	str	r3, [r2, #64]	; 0x40
 8003052:	4b3b      	ldr	r3, [pc, #236]	; (8003140 <SystemClock_Config+0x130>)
 8003054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800305a:	60bb      	str	r3, [r7, #8]
 800305c:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800305e:	2300      	movs	r3, #0
 8003060:	607b      	str	r3, [r7, #4]
 8003062:	4b38      	ldr	r3, [pc, #224]	; (8003144 <SystemClock_Config+0x134>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a37      	ldr	r2, [pc, #220]	; (8003144 <SystemClock_Config+0x134>)
 8003068:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800306c:	6013      	str	r3, [r2, #0]
 800306e:	4b35      	ldr	r3, [pc, #212]	; (8003144 <SystemClock_Config+0x134>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003076:	607b      	str	r3, [r7, #4]
 8003078:	687b      	ldr	r3, [r7, #4]
    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800307a:	2301      	movs	r3, #1
 800307c:	67fb      	str	r3, [r7, #124]	; 0x7c
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800307e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003082:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003086:	2302      	movs	r3, #2
 8003088:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800308c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003090:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    RCC_OscInitStruct.PLL.PLLM = 4;
 8003094:	2304      	movs	r3, #4
 8003096:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    RCC_OscInitStruct.PLL.PLLN = 180;
 800309a:	23b4      	movs	r3, #180	; 0xb4
 800309c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80030a0:	2302      	movs	r3, #2
 80030a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    RCC_OscInitStruct.PLL.PLLQ = 8;
 80030a6:	2308      	movs	r3, #8
 80030a8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    RCC_OscInitStruct.PLL.PLLR = 2;
 80030ac:	2302      	movs	r3, #2
 80030ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80030b2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80030b6:	4618      	mov	r0, r3
 80030b8:	f005 fb50 	bl	800875c <HAL_RCC_OscConfig>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <SystemClock_Config+0xb6>
        Error_Handler();
 80030c2:	f000 feb5 	bl	8003e30 <Error_Handler>
    }
    /** Activate the Over-Drive mode
     */
    if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 80030c6:	f004 fce3 	bl	8007a90 <HAL_PWREx_EnableOverDrive>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d001      	beq.n	80030d4 <SystemClock_Config+0xc4>
        Error_Handler();
 80030d0:	f000 feae 	bl	8003e30 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80030d4:	230f      	movs	r3, #15
 80030d6:	66bb      	str	r3, [r7, #104]	; 0x68
            | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030d8:	2302      	movs	r3, #2
 80030da:	66fb      	str	r3, [r7, #108]	; 0x6c
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030dc:	2300      	movs	r3, #0
 80030de:	673b      	str	r3, [r7, #112]	; 0x70
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80030e0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80030e4:	677b      	str	r3, [r7, #116]	; 0x74
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80030e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030ea:	67bb      	str	r3, [r7, #120]	; 0x78

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80030ec:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80030f0:	2105      	movs	r1, #5
 80030f2:	4618      	mov	r0, r3
 80030f4:	f004 fd1c 	bl	8007b30 <HAL_RCC_ClockConfig>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <SystemClock_Config+0xf2>
        Error_Handler();
 80030fe:	f000 fe97 	bl	8003e30 <Error_Handler>
    }
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8003102:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003106:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 4;
 8003108:	2304      	movs	r3, #4
 800310a:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 96;
 800310c:	2360      	movs	r3, #96	; 0x60
 800310e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8003110:	2302      	movs	r3, #2
 8003112:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 8003114:	2304      	movs	r3, #4
 8003116:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8003118:	2301      	movs	r3, #1
 800311a:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 800311c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003120:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8003122:	f107 030c 	add.w	r3, r7, #12
 8003126:	4618      	mov	r0, r3
 8003128:	f004 fe4e 	bl	8007dc8 <HAL_RCCEx_PeriphCLKConfig>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <SystemClock_Config+0x126>
        Error_Handler();
 8003132:	f000 fe7d 	bl	8003e30 <Error_Handler>
    }
}
 8003136:	bf00      	nop
 8003138:	37b0      	adds	r7, #176	; 0xb0
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	40023800 	.word	0x40023800
 8003144:	40007000 	.word	0x40007000

08003148 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = { 0 };
 800314e:	463b      	mov	r3, r7
 8003150:	2200      	movs	r2, #0
 8003152:	601a      	str	r2, [r3, #0]
 8003154:	605a      	str	r2, [r3, #4]
 8003156:	609a      	str	r2, [r3, #8]
 8003158:	60da      	str	r2, [r3, #12]
    /* USER CODE BEGIN ADC1_Init 1 */

    /* USER CODE END ADC1_Init 1 */
    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
     */
    hadc1.Instance = ADC1;
 800315a:	4b21      	ldr	r3, [pc, #132]	; (80031e0 <MX_ADC1_Init+0x98>)
 800315c:	4a21      	ldr	r2, [pc, #132]	; (80031e4 <MX_ADC1_Init+0x9c>)
 800315e:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003160:	4b1f      	ldr	r3, [pc, #124]	; (80031e0 <MX_ADC1_Init+0x98>)
 8003162:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003166:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003168:	4b1d      	ldr	r3, [pc, #116]	; (80031e0 <MX_ADC1_Init+0x98>)
 800316a:	2200      	movs	r2, #0
 800316c:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = DISABLE;
 800316e:	4b1c      	ldr	r3, [pc, #112]	; (80031e0 <MX_ADC1_Init+0x98>)
 8003170:	2200      	movs	r2, #0
 8003172:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8003174:	4b1a      	ldr	r3, [pc, #104]	; (80031e0 <MX_ADC1_Init+0x98>)
 8003176:	2200      	movs	r2, #0
 8003178:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 800317a:	4b19      	ldr	r3, [pc, #100]	; (80031e0 <MX_ADC1_Init+0x98>)
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003182:	4b17      	ldr	r3, [pc, #92]	; (80031e0 <MX_ADC1_Init+0x98>)
 8003184:	2200      	movs	r2, #0
 8003186:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003188:	4b15      	ldr	r3, [pc, #84]	; (80031e0 <MX_ADC1_Init+0x98>)
 800318a:	4a17      	ldr	r2, [pc, #92]	; (80031e8 <MX_ADC1_Init+0xa0>)
 800318c:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800318e:	4b14      	ldr	r3, [pc, #80]	; (80031e0 <MX_ADC1_Init+0x98>)
 8003190:	2200      	movs	r2, #0
 8003192:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 1;
 8003194:	4b12      	ldr	r3, [pc, #72]	; (80031e0 <MX_ADC1_Init+0x98>)
 8003196:	2201      	movs	r2, #1
 8003198:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 800319a:	4b11      	ldr	r3, [pc, #68]	; (80031e0 <MX_ADC1_Init+0x98>)
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80031a2:	4b0f      	ldr	r3, [pc, #60]	; (80031e0 <MX_ADC1_Init+0x98>)
 80031a4:	2201      	movs	r2, #1
 80031a6:	615a      	str	r2, [r3, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80031a8:	480d      	ldr	r0, [pc, #52]	; (80031e0 <MX_ADC1_Init+0x98>)
 80031aa:	f001 fc7f 	bl	8004aac <HAL_ADC_Init>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d001      	beq.n	80031b8 <MX_ADC1_Init+0x70>
        Error_Handler();
 80031b4:	f000 fe3c 	bl	8003e30 <Error_Handler>
    }
    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
     */
    sConfig.Channel = ADC_CHANNEL_12;
 80031b8:	230c      	movs	r3, #12
 80031ba:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 80031bc:	2301      	movs	r3, #1
 80031be:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80031c0:	2300      	movs	r3, #0
 80031c2:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80031c4:	463b      	mov	r3, r7
 80031c6:	4619      	mov	r1, r3
 80031c8:	4805      	ldr	r0, [pc, #20]	; (80031e0 <MX_ADC1_Init+0x98>)
 80031ca:	f001 fe0b 	bl	8004de4 <HAL_ADC_ConfigChannel>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <MX_ADC1_Init+0x90>
        Error_Handler();
 80031d4:	f000 fe2c 	bl	8003e30 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */

}
 80031d8:	bf00      	nop
 80031da:	3710      	adds	r7, #16
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	200044b0 	.word	0x200044b0
 80031e4:	40012000 	.word	0x40012000
 80031e8:	0f000001 	.word	0x0f000001

080031ec <MX_I2C3_Init>:
/**
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void) {
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
    /* USER CODE END I2C3_Init 0 */

    /* USER CODE BEGIN I2C3_Init 1 */

    /* USER CODE END I2C3_Init 1 */
    hi2c3.Instance = I2C3;
 80031f0:	4b12      	ldr	r3, [pc, #72]	; (800323c <MX_I2C3_Init+0x50>)
 80031f2:	4a13      	ldr	r2, [pc, #76]	; (8003240 <MX_I2C3_Init+0x54>)
 80031f4:	601a      	str	r2, [r3, #0]
    hi2c3.Init.ClockSpeed = 100000;
 80031f6:	4b11      	ldr	r3, [pc, #68]	; (800323c <MX_I2C3_Init+0x50>)
 80031f8:	4a12      	ldr	r2, [pc, #72]	; (8003244 <MX_I2C3_Init+0x58>)
 80031fa:	605a      	str	r2, [r3, #4]
    hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80031fc:	4b0f      	ldr	r3, [pc, #60]	; (800323c <MX_I2C3_Init+0x50>)
 80031fe:	2200      	movs	r2, #0
 8003200:	609a      	str	r2, [r3, #8]
    hi2c3.Init.OwnAddress1 = 0;
 8003202:	4b0e      	ldr	r3, [pc, #56]	; (800323c <MX_I2C3_Init+0x50>)
 8003204:	2200      	movs	r2, #0
 8003206:	60da      	str	r2, [r3, #12]
    hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003208:	4b0c      	ldr	r3, [pc, #48]	; (800323c <MX_I2C3_Init+0x50>)
 800320a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800320e:	611a      	str	r2, [r3, #16]
    hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003210:	4b0a      	ldr	r3, [pc, #40]	; (800323c <MX_I2C3_Init+0x50>)
 8003212:	2200      	movs	r2, #0
 8003214:	615a      	str	r2, [r3, #20]
    hi2c3.Init.OwnAddress2 = 0;
 8003216:	4b09      	ldr	r3, [pc, #36]	; (800323c <MX_I2C3_Init+0x50>)
 8003218:	2200      	movs	r2, #0
 800321a:	619a      	str	r2, [r3, #24]
    hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800321c:	4b07      	ldr	r3, [pc, #28]	; (800323c <MX_I2C3_Init+0x50>)
 800321e:	2200      	movs	r2, #0
 8003220:	61da      	str	r2, [r3, #28]
    hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003222:	4b06      	ldr	r3, [pc, #24]	; (800323c <MX_I2C3_Init+0x50>)
 8003224:	2200      	movs	r2, #0
 8003226:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c3) != HAL_OK) {
 8003228:	4804      	ldr	r0, [pc, #16]	; (800323c <MX_I2C3_Init+0x50>)
 800322a:	f002 faaf 	bl	800578c <HAL_I2C_Init>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d001      	beq.n	8003238 <MX_I2C3_Init+0x4c>
        Error_Handler();
 8003234:	f000 fdfc 	bl	8003e30 <Error_Handler>
    }
    /* USER CODE BEGIN I2C3_Init 2 */

    /* USER CODE END I2C3_Init 2 */

}
 8003238:	bf00      	nop
 800323a:	bd80      	pop	{r7, pc}
 800323c:	20004368 	.word	0x20004368
 8003240:	40005c00 	.word	0x40005c00
 8003244:	000186a0 	.word	0x000186a0

08003248 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI1_Init 1 */

    /* USER CODE END SPI1_Init 1 */
    /* SPI1 parameter configuration*/
    hspi1.Instance = SPI1;
 800324c:	4b17      	ldr	r3, [pc, #92]	; (80032ac <MX_SPI1_Init+0x64>)
 800324e:	4a18      	ldr	r2, [pc, #96]	; (80032b0 <MX_SPI1_Init+0x68>)
 8003250:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8003252:	4b16      	ldr	r3, [pc, #88]	; (80032ac <MX_SPI1_Init+0x64>)
 8003254:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003258:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800325a:	4b14      	ldr	r3, [pc, #80]	; (80032ac <MX_SPI1_Init+0x64>)
 800325c:	2200      	movs	r2, #0
 800325e:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003260:	4b12      	ldr	r3, [pc, #72]	; (80032ac <MX_SPI1_Init+0x64>)
 8003262:	2200      	movs	r2, #0
 8003264:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003266:	4b11      	ldr	r3, [pc, #68]	; (80032ac <MX_SPI1_Init+0x64>)
 8003268:	2200      	movs	r2, #0
 800326a:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800326c:	4b0f      	ldr	r3, [pc, #60]	; (80032ac <MX_SPI1_Init+0x64>)
 800326e:	2200      	movs	r2, #0
 8003270:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8003272:	4b0e      	ldr	r3, [pc, #56]	; (80032ac <MX_SPI1_Init+0x64>)
 8003274:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003278:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800327a:	4b0c      	ldr	r3, [pc, #48]	; (80032ac <MX_SPI1_Init+0x64>)
 800327c:	2238      	movs	r2, #56	; 0x38
 800327e:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003280:	4b0a      	ldr	r3, [pc, #40]	; (80032ac <MX_SPI1_Init+0x64>)
 8003282:	2200      	movs	r2, #0
 8003284:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003286:	4b09      	ldr	r3, [pc, #36]	; (80032ac <MX_SPI1_Init+0x64>)
 8003288:	2200      	movs	r2, #0
 800328a:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800328c:	4b07      	ldr	r3, [pc, #28]	; (80032ac <MX_SPI1_Init+0x64>)
 800328e:	2200      	movs	r2, #0
 8003290:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 10;
 8003292:	4b06      	ldr	r3, [pc, #24]	; (80032ac <MX_SPI1_Init+0x64>)
 8003294:	220a      	movs	r2, #10
 8003296:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8003298:	4804      	ldr	r0, [pc, #16]	; (80032ac <MX_SPI1_Init+0x64>)
 800329a:	f005 fcb9 	bl	8008c10 <HAL_SPI_Init>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <MX_SPI1_Init+0x60>
        Error_Handler();
 80032a4:	f000 fdc4 	bl	8003e30 <Error_Handler>
    }
    /* USER CODE BEGIN SPI1_Init 2 */

    /* USER CODE END SPI1_Init 2 */

}
 80032a8:	bf00      	nop
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	200044fc 	.word	0x200044fc
 80032b0:	40013000 	.word	0x40013000

080032b4 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 80032b4:	b580      	push	{r7, lr}
 80032b6:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI2_Init 1 */

    /* USER CODE END SPI2_Init 1 */
    /* SPI2 parameter configuration*/
    hspi2.Instance = SPI2;
 80032b8:	4b17      	ldr	r3, [pc, #92]	; (8003318 <MX_SPI2_Init+0x64>)
 80032ba:	4a18      	ldr	r2, [pc, #96]	; (800331c <MX_SPI2_Init+0x68>)
 80032bc:	601a      	str	r2, [r3, #0]
    hspi2.Init.Mode = SPI_MODE_MASTER;
 80032be:	4b16      	ldr	r3, [pc, #88]	; (8003318 <MX_SPI2_Init+0x64>)
 80032c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80032c4:	605a      	str	r2, [r3, #4]
    hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80032c6:	4b14      	ldr	r3, [pc, #80]	; (8003318 <MX_SPI2_Init+0x64>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	609a      	str	r2, [r3, #8]
    hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80032cc:	4b12      	ldr	r3, [pc, #72]	; (8003318 <MX_SPI2_Init+0x64>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	60da      	str	r2, [r3, #12]
    hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80032d2:	4b11      	ldr	r3, [pc, #68]	; (8003318 <MX_SPI2_Init+0x64>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	611a      	str	r2, [r3, #16]
    hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80032d8:	4b0f      	ldr	r3, [pc, #60]	; (8003318 <MX_SPI2_Init+0x64>)
 80032da:	2200      	movs	r2, #0
 80032dc:	615a      	str	r2, [r3, #20]
    hspi2.Init.NSS = SPI_NSS_SOFT;
 80032de:	4b0e      	ldr	r3, [pc, #56]	; (8003318 <MX_SPI2_Init+0x64>)
 80032e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032e4:	619a      	str	r2, [r3, #24]
    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80032e6:	4b0c      	ldr	r3, [pc, #48]	; (8003318 <MX_SPI2_Init+0x64>)
 80032e8:	2210      	movs	r2, #16
 80032ea:	61da      	str	r2, [r3, #28]
    hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80032ec:	4b0a      	ldr	r3, [pc, #40]	; (8003318 <MX_SPI2_Init+0x64>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	621a      	str	r2, [r3, #32]
    hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80032f2:	4b09      	ldr	r3, [pc, #36]	; (8003318 <MX_SPI2_Init+0x64>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	625a      	str	r2, [r3, #36]	; 0x24
    hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032f8:	4b07      	ldr	r3, [pc, #28]	; (8003318 <MX_SPI2_Init+0x64>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	629a      	str	r2, [r3, #40]	; 0x28
    hspi2.Init.CRCPolynomial = 10;
 80032fe:	4b06      	ldr	r3, [pc, #24]	; (8003318 <MX_SPI2_Init+0x64>)
 8003300:	220a      	movs	r2, #10
 8003302:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8003304:	4804      	ldr	r0, [pc, #16]	; (8003318 <MX_SPI2_Init+0x64>)
 8003306:	f005 fc83 	bl	8008c10 <HAL_SPI_Init>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d001      	beq.n	8003314 <MX_SPI2_Init+0x60>
        Error_Handler();
 8003310:	f000 fd8e 	bl	8003e30 <Error_Handler>
    }
    /* USER CODE BEGIN SPI2_Init 2 */

    /* USER CODE END SPI2_Init 2 */

}
 8003314:	bf00      	nop
 8003316:	bd80      	pop	{r7, pc}
 8003318:	200043bc 	.word	0x200043bc
 800331c:	40003800 	.word	0x40003800

08003320 <MX_SPI3_Init>:
/**
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void) {
 8003320:	b580      	push	{r7, lr}
 8003322:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI3_Init 1 */

    /* USER CODE END SPI3_Init 1 */
    /* SPI3 parameter configuration*/
    hspi3.Instance = SPI3;
 8003324:	4b17      	ldr	r3, [pc, #92]	; (8003384 <MX_SPI3_Init+0x64>)
 8003326:	4a18      	ldr	r2, [pc, #96]	; (8003388 <MX_SPI3_Init+0x68>)
 8003328:	601a      	str	r2, [r3, #0]
    hspi3.Init.Mode = SPI_MODE_MASTER;
 800332a:	4b16      	ldr	r3, [pc, #88]	; (8003384 <MX_SPI3_Init+0x64>)
 800332c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003330:	605a      	str	r2, [r3, #4]
    hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003332:	4b14      	ldr	r3, [pc, #80]	; (8003384 <MX_SPI3_Init+0x64>)
 8003334:	2200      	movs	r2, #0
 8003336:	609a      	str	r2, [r3, #8]
    hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003338:	4b12      	ldr	r3, [pc, #72]	; (8003384 <MX_SPI3_Init+0x64>)
 800333a:	2200      	movs	r2, #0
 800333c:	60da      	str	r2, [r3, #12]
    hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800333e:	4b11      	ldr	r3, [pc, #68]	; (8003384 <MX_SPI3_Init+0x64>)
 8003340:	2200      	movs	r2, #0
 8003342:	611a      	str	r2, [r3, #16]
    hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003344:	4b0f      	ldr	r3, [pc, #60]	; (8003384 <MX_SPI3_Init+0x64>)
 8003346:	2200      	movs	r2, #0
 8003348:	615a      	str	r2, [r3, #20]
    hspi3.Init.NSS = SPI_NSS_SOFT;
 800334a:	4b0e      	ldr	r3, [pc, #56]	; (8003384 <MX_SPI3_Init+0x64>)
 800334c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003350:	619a      	str	r2, [r3, #24]
    hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003352:	4b0c      	ldr	r3, [pc, #48]	; (8003384 <MX_SPI3_Init+0x64>)
 8003354:	2210      	movs	r2, #16
 8003356:	61da      	str	r2, [r3, #28]
    hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003358:	4b0a      	ldr	r3, [pc, #40]	; (8003384 <MX_SPI3_Init+0x64>)
 800335a:	2200      	movs	r2, #0
 800335c:	621a      	str	r2, [r3, #32]
    hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800335e:	4b09      	ldr	r3, [pc, #36]	; (8003384 <MX_SPI3_Init+0x64>)
 8003360:	2200      	movs	r2, #0
 8003362:	625a      	str	r2, [r3, #36]	; 0x24
    hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003364:	4b07      	ldr	r3, [pc, #28]	; (8003384 <MX_SPI3_Init+0x64>)
 8003366:	2200      	movs	r2, #0
 8003368:	629a      	str	r2, [r3, #40]	; 0x28
    hspi3.Init.CRCPolynomial = 10;
 800336a:	4b06      	ldr	r3, [pc, #24]	; (8003384 <MX_SPI3_Init+0x64>)
 800336c:	220a      	movs	r2, #10
 800336e:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 8003370:	4804      	ldr	r0, [pc, #16]	; (8003384 <MX_SPI3_Init+0x64>)
 8003372:	f005 fc4d 	bl	8008c10 <HAL_SPI_Init>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <MX_SPI3_Init+0x60>
        Error_Handler();
 800337c:	f000 fd58 	bl	8003e30 <Error_Handler>
    }
    /* USER CODE BEGIN SPI3_Init 2 */

    /* USER CODE END SPI3_Init 2 */

}
 8003380:	bf00      	nop
 8003382:	bd80      	pop	{r7, pc}
 8003384:	20004458 	.word	0x20004458
 8003388:	40003c00 	.word	0x40003c00

0800338c <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 800338c:	b580      	push	{r7, lr}
 800338e:	b08a      	sub	sp, #40	; 0x28
 8003390:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM2_Init 0 */

    /* USER CODE END TIM2_Init 0 */

    TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003392:	f107 0320 	add.w	r3, r7, #32
 8003396:	2200      	movs	r2, #0
 8003398:	601a      	str	r2, [r3, #0]
 800339a:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = { 0 };
 800339c:	1d3b      	adds	r3, r7, #4
 800339e:	2200      	movs	r2, #0
 80033a0:	601a      	str	r2, [r3, #0]
 80033a2:	605a      	str	r2, [r3, #4]
 80033a4:	609a      	str	r2, [r3, #8]
 80033a6:	60da      	str	r2, [r3, #12]
 80033a8:	611a      	str	r2, [r3, #16]
 80033aa:	615a      	str	r2, [r3, #20]
 80033ac:	619a      	str	r2, [r3, #24]

    /* USER CODE BEGIN TIM2_Init 1 */

    /* USER CODE END TIM2_Init 1 */
    htim2.Instance = TIM2;
 80033ae:	4b28      	ldr	r3, [pc, #160]	; (8003450 <MX_TIM2_Init+0xc4>)
 80033b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80033b4:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 90 - 1;
 80033b6:	4b26      	ldr	r3, [pc, #152]	; (8003450 <MX_TIM2_Init+0xc4>)
 80033b8:	2259      	movs	r2, #89	; 0x59
 80033ba:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033bc:	4b24      	ldr	r3, [pc, #144]	; (8003450 <MX_TIM2_Init+0xc4>)
 80033be:	2200      	movs	r2, #0
 80033c0:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 20000 - 1;
 80033c2:	4b23      	ldr	r3, [pc, #140]	; (8003450 <MX_TIM2_Init+0xc4>)
 80033c4:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80033c8:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033ca:	4b21      	ldr	r3, [pc, #132]	; (8003450 <MX_TIM2_Init+0xc4>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033d0:	4b1f      	ldr	r3, [pc, #124]	; (8003450 <MX_TIM2_Init+0xc4>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 80033d6:	481e      	ldr	r0, [pc, #120]	; (8003450 <MX_TIM2_Init+0xc4>)
 80033d8:	f006 f9cb 	bl	8009772 <HAL_TIM_PWM_Init>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d001      	beq.n	80033e6 <MX_TIM2_Init+0x5a>
        Error_Handler();
 80033e2:	f000 fd25 	bl	8003e30 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033e6:	2300      	movs	r3, #0
 80033e8:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033ea:	2300      	movs	r3, #0
 80033ec:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80033ee:	f107 0320 	add.w	r3, r7, #32
 80033f2:	4619      	mov	r1, r3
 80033f4:	4816      	ldr	r0, [pc, #88]	; (8003450 <MX_TIM2_Init+0xc4>)
 80033f6:	f006 ffe3 	bl	800a3c0 <HAL_TIMEx_MasterConfigSynchronization>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <MX_TIM2_Init+0x78>
            != HAL_OK) {
        Error_Handler();
 8003400:	f000 fd16 	bl	8003e30 <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003404:	2360      	movs	r3, #96	; 0x60
 8003406:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 1000;
 8003408:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800340c:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800340e:	2300      	movs	r3, #0
 8003410:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]
    if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 8003416:	1d3b      	adds	r3, r7, #4
 8003418:	2200      	movs	r2, #0
 800341a:	4619      	mov	r1, r3
 800341c:	480c      	ldr	r0, [pc, #48]	; (8003450 <MX_TIM2_Init+0xc4>)
 800341e:	f006 fb19 	bl	8009a54 <HAL_TIM_PWM_ConfigChannel>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	d001      	beq.n	800342c <MX_TIM2_Init+0xa0>
            != HAL_OK) {
        Error_Handler();
 8003428:	f000 fd02 	bl	8003e30 <Error_Handler>
    }
    if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4)
 800342c:	1d3b      	adds	r3, r7, #4
 800342e:	220c      	movs	r2, #12
 8003430:	4619      	mov	r1, r3
 8003432:	4807      	ldr	r0, [pc, #28]	; (8003450 <MX_TIM2_Init+0xc4>)
 8003434:	f006 fb0e 	bl	8009a54 <HAL_TIM_PWM_ConfigChannel>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <MX_TIM2_Init+0xb6>
            != HAL_OK) {
        Error_Handler();
 800343e:	f000 fcf7 	bl	8003e30 <Error_Handler>
    }
    /* USER CODE BEGIN TIM2_Init 2 */

    /* USER CODE END TIM2_Init 2 */
    HAL_TIM_MspPostInit(&htim2);
 8003442:	4803      	ldr	r0, [pc, #12]	; (8003450 <MX_TIM2_Init+0xc4>)
 8003444:	f001 f8c4 	bl	80045d0 <HAL_TIM_MspPostInit>

}
 8003448:	bf00      	nop
 800344a:	3728      	adds	r7, #40	; 0x28
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}
 8003450:	20004554 	.word	0x20004554

08003454 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8003454:	b580      	push	{r7, lr}
 8003456:	b08e      	sub	sp, #56	; 0x38
 8003458:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM3_Init 0 */

    /* USER CODE END TIM3_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800345a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800345e:	2200      	movs	r2, #0
 8003460:	601a      	str	r2, [r3, #0]
 8003462:	605a      	str	r2, [r3, #4]
 8003464:	609a      	str	r2, [r3, #8]
 8003466:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003468:	f107 0320 	add.w	r3, r7, #32
 800346c:	2200      	movs	r2, #0
 800346e:	601a      	str	r2, [r3, #0]
 8003470:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = { 0 };
 8003472:	1d3b      	adds	r3, r7, #4
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]
 8003478:	605a      	str	r2, [r3, #4]
 800347a:	609a      	str	r2, [r3, #8]
 800347c:	60da      	str	r2, [r3, #12]
 800347e:	611a      	str	r2, [r3, #16]
 8003480:	615a      	str	r2, [r3, #20]
 8003482:	619a      	str	r2, [r3, #24]

    /* USER CODE BEGIN TIM3_Init 1 */

    /* USER CODE END TIM3_Init 1 */
    htim3.Instance = TIM3;
 8003484:	4b3e      	ldr	r3, [pc, #248]	; (8003580 <MX_TIM3_Init+0x12c>)
 8003486:	4a3f      	ldr	r2, [pc, #252]	; (8003584 <MX_TIM3_Init+0x130>)
 8003488:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 90 - 1;
 800348a:	4b3d      	ldr	r3, [pc, #244]	; (8003580 <MX_TIM3_Init+0x12c>)
 800348c:	2259      	movs	r2, #89	; 0x59
 800348e:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003490:	4b3b      	ldr	r3, [pc, #236]	; (8003580 <MX_TIM3_Init+0x12c>)
 8003492:	2200      	movs	r2, #0
 8003494:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = 256 - 1;
 8003496:	4b3a      	ldr	r3, [pc, #232]	; (8003580 <MX_TIM3_Init+0x12c>)
 8003498:	22ff      	movs	r2, #255	; 0xff
 800349a:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800349c:	4b38      	ldr	r3, [pc, #224]	; (8003580 <MX_TIM3_Init+0x12c>)
 800349e:	2200      	movs	r2, #0
 80034a0:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034a2:	4b37      	ldr	r3, [pc, #220]	; (8003580 <MX_TIM3_Init+0x12c>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80034a8:	4835      	ldr	r0, [pc, #212]	; (8003580 <MX_TIM3_Init+0x12c>)
 80034aa:	f006 f913 	bl	80096d4 <HAL_TIM_Base_Init>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <MX_TIM3_Init+0x64>
        Error_Handler();
 80034b4:	f000 fcbc 	bl	8003e30 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034bc:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 80034be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80034c2:	4619      	mov	r1, r3
 80034c4:	482e      	ldr	r0, [pc, #184]	; (8003580 <MX_TIM3_Init+0x12c>)
 80034c6:	f006 fb8b 	bl	8009be0 <HAL_TIM_ConfigClockSource>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <MX_TIM3_Init+0x80>
        Error_Handler();
 80034d0:	f000 fcae 	bl	8003e30 <Error_Handler>
    }
    if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 80034d4:	482a      	ldr	r0, [pc, #168]	; (8003580 <MX_TIM3_Init+0x12c>)
 80034d6:	f006 f94c 	bl	8009772 <HAL_TIM_PWM_Init>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d001      	beq.n	80034e4 <MX_TIM3_Init+0x90>
        Error_Handler();
 80034e0:	f000 fca6 	bl	8003e30 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034e4:	2300      	movs	r3, #0
 80034e6:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034e8:	2300      	movs	r3, #0
 80034ea:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80034ec:	f107 0320 	add.w	r3, r7, #32
 80034f0:	4619      	mov	r1, r3
 80034f2:	4823      	ldr	r0, [pc, #140]	; (8003580 <MX_TIM3_Init+0x12c>)
 80034f4:	f006 ff64 	bl	800a3c0 <HAL_TIMEx_MasterConfigSynchronization>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d001      	beq.n	8003502 <MX_TIM3_Init+0xae>
            != HAL_OK) {
        Error_Handler();
 80034fe:	f000 fc97 	bl	8003e30 <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003502:	2360      	movs	r3, #96	; 0x60
 8003504:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 0;
 8003506:	2300      	movs	r3, #0
 8003508:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800350a:	2302      	movs	r3, #2
 800350c:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800350e:	2300      	movs	r3, #0
 8003510:	617b      	str	r3, [r7, #20]
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8003512:	1d3b      	adds	r3, r7, #4
 8003514:	2200      	movs	r2, #0
 8003516:	4619      	mov	r1, r3
 8003518:	4819      	ldr	r0, [pc, #100]	; (8003580 <MX_TIM3_Init+0x12c>)
 800351a:	f006 fa9b 	bl	8009a54 <HAL_TIM_PWM_ConfigChannel>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d001      	beq.n	8003528 <MX_TIM3_Init+0xd4>
            != HAL_OK) {
        Error_Handler();
 8003524:	f000 fc84 	bl	8003e30 <Error_Handler>
    }
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003528:	2300      	movs	r3, #0
 800352a:	60fb      	str	r3, [r7, #12]
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 800352c:	1d3b      	adds	r3, r7, #4
 800352e:	2204      	movs	r2, #4
 8003530:	4619      	mov	r1, r3
 8003532:	4813      	ldr	r0, [pc, #76]	; (8003580 <MX_TIM3_Init+0x12c>)
 8003534:	f006 fa8e 	bl	8009a54 <HAL_TIM_PWM_ConfigChannel>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d001      	beq.n	8003542 <MX_TIM3_Init+0xee>
            != HAL_OK) {
        Error_Handler();
 800353e:	f000 fc77 	bl	8003e30 <Error_Handler>
    }
    sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8003542:	2302      	movs	r3, #2
 8003544:	60fb      	str	r3, [r7, #12]
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3)
 8003546:	1d3b      	adds	r3, r7, #4
 8003548:	2208      	movs	r2, #8
 800354a:	4619      	mov	r1, r3
 800354c:	480c      	ldr	r0, [pc, #48]	; (8003580 <MX_TIM3_Init+0x12c>)
 800354e:	f006 fa81 	bl	8009a54 <HAL_TIM_PWM_ConfigChannel>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d001      	beq.n	800355c <MX_TIM3_Init+0x108>
            != HAL_OK) {
        Error_Handler();
 8003558:	f000 fc6a 	bl	8003e30 <Error_Handler>
    }
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4)
 800355c:	1d3b      	adds	r3, r7, #4
 800355e:	220c      	movs	r2, #12
 8003560:	4619      	mov	r1, r3
 8003562:	4807      	ldr	r0, [pc, #28]	; (8003580 <MX_TIM3_Init+0x12c>)
 8003564:	f006 fa76 	bl	8009a54 <HAL_TIM_PWM_ConfigChannel>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <MX_TIM3_Init+0x11e>
            != HAL_OK) {
        Error_Handler();
 800356e:	f000 fc5f 	bl	8003e30 <Error_Handler>
    }
    /* USER CODE BEGIN TIM3_Init 2 */

    /* USER CODE END TIM3_Init 2 */
    HAL_TIM_MspPostInit(&htim3);
 8003572:	4803      	ldr	r0, [pc, #12]	; (8003580 <MX_TIM3_Init+0x12c>)
 8003574:	f001 f82c 	bl	80045d0 <HAL_TIM_MspPostInit>

}
 8003578:	bf00      	nop
 800357a:	3738      	adds	r7, #56	; 0x38
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	20004418 	.word	0x20004418
 8003584:	40000400 	.word	0x40000400

08003588 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003588:	b580      	push	{r7, lr}
 800358a:	b08a      	sub	sp, #40	; 0x28
 800358c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800358e:	f107 0314 	add.w	r3, r7, #20
 8003592:	2200      	movs	r2, #0
 8003594:	601a      	str	r2, [r3, #0]
 8003596:	605a      	str	r2, [r3, #4]
 8003598:	609a      	str	r2, [r3, #8]
 800359a:	60da      	str	r2, [r3, #12]
 800359c:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800359e:	2300      	movs	r3, #0
 80035a0:	613b      	str	r3, [r7, #16]
 80035a2:	4b64      	ldr	r3, [pc, #400]	; (8003734 <MX_GPIO_Init+0x1ac>)
 80035a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a6:	4a63      	ldr	r2, [pc, #396]	; (8003734 <MX_GPIO_Init+0x1ac>)
 80035a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035ac:	6313      	str	r3, [r2, #48]	; 0x30
 80035ae:	4b61      	ldr	r3, [pc, #388]	; (8003734 <MX_GPIO_Init+0x1ac>)
 80035b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035b6:	613b      	str	r3, [r7, #16]
 80035b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035ba:	2300      	movs	r3, #0
 80035bc:	60fb      	str	r3, [r7, #12]
 80035be:	4b5d      	ldr	r3, [pc, #372]	; (8003734 <MX_GPIO_Init+0x1ac>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c2:	4a5c      	ldr	r2, [pc, #368]	; (8003734 <MX_GPIO_Init+0x1ac>)
 80035c4:	f043 0304 	orr.w	r3, r3, #4
 80035c8:	6313      	str	r3, [r2, #48]	; 0x30
 80035ca:	4b5a      	ldr	r3, [pc, #360]	; (8003734 <MX_GPIO_Init+0x1ac>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ce:	f003 0304 	and.w	r3, r3, #4
 80035d2:	60fb      	str	r3, [r7, #12]
 80035d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035d6:	2300      	movs	r3, #0
 80035d8:	60bb      	str	r3, [r7, #8]
 80035da:	4b56      	ldr	r3, [pc, #344]	; (8003734 <MX_GPIO_Init+0x1ac>)
 80035dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035de:	4a55      	ldr	r2, [pc, #340]	; (8003734 <MX_GPIO_Init+0x1ac>)
 80035e0:	f043 0301 	orr.w	r3, r3, #1
 80035e4:	6313      	str	r3, [r2, #48]	; 0x30
 80035e6:	4b53      	ldr	r3, [pc, #332]	; (8003734 <MX_GPIO_Init+0x1ac>)
 80035e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	60bb      	str	r3, [r7, #8]
 80035f0:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035f2:	2300      	movs	r3, #0
 80035f4:	607b      	str	r3, [r7, #4]
 80035f6:	4b4f      	ldr	r3, [pc, #316]	; (8003734 <MX_GPIO_Init+0x1ac>)
 80035f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fa:	4a4e      	ldr	r2, [pc, #312]	; (8003734 <MX_GPIO_Init+0x1ac>)
 80035fc:	f043 0302 	orr.w	r3, r3, #2
 8003600:	6313      	str	r3, [r2, #48]	; 0x30
 8003602:	4b4c      	ldr	r3, [pc, #304]	; (8003734 <MX_GPIO_Init+0x1ac>)
 8003604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	607b      	str	r3, [r7, #4]
 800360c:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800360e:	2300      	movs	r3, #0
 8003610:	603b      	str	r3, [r7, #0]
 8003612:	4b48      	ldr	r3, [pc, #288]	; (8003734 <MX_GPIO_Init+0x1ac>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003616:	4a47      	ldr	r2, [pc, #284]	; (8003734 <MX_GPIO_Init+0x1ac>)
 8003618:	f043 0308 	orr.w	r3, r3, #8
 800361c:	6313      	str	r3, [r2, #48]	; 0x30
 800361e:	4b45      	ldr	r3, [pc, #276]	; (8003734 <MX_GPIO_Init+0x1ac>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003622:	f003 0308 	and.w	r3, r3, #8
 8003626:	603b      	str	r3, [r7, #0]
 8003628:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(SD_NSS_GPIO_Port, SD_NSS_Pin, GPIO_PIN_RESET);
 800362a:	2200      	movs	r2, #0
 800362c:	2110      	movs	r1, #16
 800362e:	4842      	ldr	r0, [pc, #264]	; (8003738 <MX_GPIO_Init+0x1b0>)
 8003630:	f002 f892 	bl	8005758 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8003634:	2200      	movs	r2, #0
 8003636:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800363a:	4840      	ldr	r0, [pc, #256]	; (800373c <MX_GPIO_Init+0x1b4>)
 800363c:	f002 f88c 	bl	8005758 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_RESET);
 8003640:	2200      	movs	r2, #0
 8003642:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003646:	483e      	ldr	r0, [pc, #248]	; (8003740 <MX_GPIO_Init+0x1b8>)
 8003648:	f002 f886 	bl	8005758 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_SET);
 800364c:	2201      	movs	r2, #1
 800364e:	2140      	movs	r1, #64	; 0x40
 8003650:	483a      	ldr	r0, [pc, #232]	; (800373c <MX_GPIO_Init+0x1b4>)
 8003652:	f002 f881 	bl	8005758 <HAL_GPIO_WritePin>

    /*Configure GPIO pin : SD_NSS_Pin */
    GPIO_InitStruct.Pin = SD_NSS_Pin;
 8003656:	2310      	movs	r3, #16
 8003658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800365a:	2301      	movs	r3, #1
 800365c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800365e:	2300      	movs	r3, #0
 8003660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003662:	2300      	movs	r3, #0
 8003664:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(SD_NSS_GPIO_Port, &GPIO_InitStruct);
 8003666:	f107 0314 	add.w	r3, r7, #20
 800366a:	4619      	mov	r1, r3
 800366c:	4832      	ldr	r0, [pc, #200]	; (8003738 <MX_GPIO_Init+0x1b0>)
 800366e:	f001 fec9 	bl	8005404 <HAL_GPIO_Init>

    /*Configure GPIO pin : DEBUG_Pin */
    GPIO_InitStruct.Pin = DEBUG_Pin;
 8003672:	2320      	movs	r3, #32
 8003674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003676:	2300      	movs	r3, #0
 8003678:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800367a:	2301      	movs	r3, #1
 800367c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DEBUG_GPIO_Port, &GPIO_InitStruct);
 800367e:	f107 0314 	add.w	r3, r7, #20
 8003682:	4619      	mov	r1, r3
 8003684:	482c      	ldr	r0, [pc, #176]	; (8003738 <MX_GPIO_Init+0x1b0>)
 8003686:	f001 febd 	bl	8005404 <HAL_GPIO_Init>

    /*Configure GPIO pins : SPI2_NSS_Pin LORA_RESET_Pin */
    GPIO_InitStruct.Pin = SPI2_NSS_Pin | LORA_RESET_Pin;
 800368a:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 800368e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003690:	2301      	movs	r3, #1
 8003692:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003694:	2300      	movs	r3, #0
 8003696:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003698:	2300      	movs	r3, #0
 800369a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800369c:	f107 0314 	add.w	r3, r7, #20
 80036a0:	4619      	mov	r1, r3
 80036a2:	4826      	ldr	r0, [pc, #152]	; (800373c <MX_GPIO_Init+0x1b4>)
 80036a4:	f001 feae 	bl	8005404 <HAL_GPIO_Init>

    /*Configure GPIO pin : LORA_NSS_Pin */
    GPIO_InitStruct.Pin = LORA_NSS_Pin;
 80036a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ae:	2301      	movs	r3, #1
 80036b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b2:	2300      	movs	r3, #0
 80036b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036b6:	2300      	movs	r3, #0
 80036b8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
 80036ba:	f107 0314 	add.w	r3, r7, #20
 80036be:	4619      	mov	r1, r3
 80036c0:	481f      	ldr	r0, [pc, #124]	; (8003740 <MX_GPIO_Init+0x1b8>)
 80036c2:	f001 fe9f 	bl	8005404 <HAL_GPIO_Init>

    /*Configure GPIO pin : LORA_DIO1_Pin */
    GPIO_InitStruct.Pin = LORA_DIO1_Pin;
 80036c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036cc:	2300      	movs	r3, #0
 80036ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d0:	2300      	movs	r3, #0
 80036d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LORA_DIO1_GPIO_Port, &GPIO_InitStruct);
 80036d4:	f107 0314 	add.w	r3, r7, #20
 80036d8:	4619      	mov	r1, r3
 80036da:	4817      	ldr	r0, [pc, #92]	; (8003738 <MX_GPIO_Init+0x1b0>)
 80036dc:	f001 fe92 	bl	8005404 <HAL_GPIO_Init>

    /*Configure GPIO pin : LORA_BUSY_Pin */
    GPIO_InitStruct.Pin = LORA_BUSY_Pin;
 80036e0:	2304      	movs	r3, #4
 80036e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036e4:	2300      	movs	r3, #0
 80036e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e8:	2300      	movs	r3, #0
 80036ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LORA_BUSY_GPIO_Port, &GPIO_InitStruct);
 80036ec:	f107 0314 	add.w	r3, r7, #20
 80036f0:	4619      	mov	r1, r3
 80036f2:	4814      	ldr	r0, [pc, #80]	; (8003744 <MX_GPIO_Init+0x1bc>)
 80036f4:	f001 fe86 	bl	8005404 <HAL_GPIO_Init>

    /*Configure GPIO pin : SD_DETECT_Pin */
    GPIO_InitStruct.Pin = SD_DETECT_Pin;
 80036f8:	2310      	movs	r3, #16
 80036fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036fc:	2300      	movs	r3, #0
 80036fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003700:	2300      	movs	r3, #0
 8003702:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SD_DETECT_GPIO_Port, &GPIO_InitStruct);
 8003704:	f107 0314 	add.w	r3, r7, #20
 8003708:	4619      	mov	r1, r3
 800370a:	480c      	ldr	r0, [pc, #48]	; (800373c <MX_GPIO_Init+0x1b4>)
 800370c:	f001 fe7a 	bl	8005404 <HAL_GPIO_Init>

    /*Configure GPIO pins : BREAKWIRE_Pin ARM_Pin */
    GPIO_InitStruct.Pin = BREAKWIRE_Pin | ARM_Pin;
 8003710:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003714:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003716:	2300      	movs	r3, #0
 8003718:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800371a:	2301      	movs	r3, #1
 800371c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800371e:	f107 0314 	add.w	r3, r7, #20
 8003722:	4619      	mov	r1, r3
 8003724:	4805      	ldr	r0, [pc, #20]	; (800373c <MX_GPIO_Init+0x1b4>)
 8003726:	f001 fe6d 	bl	8005404 <HAL_GPIO_Init>

}
 800372a:	bf00      	nop
 800372c:	3728      	adds	r7, #40	; 0x28
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40023800 	.word	0x40023800
 8003738:	40020800 	.word	0x40020800
 800373c:	40020400 	.word	0x40020400
 8003740:	40020000 	.word	0x40020000
 8003744:	40020c00 	.word	0x40020c00

08003748 <playtone>:

/* USER CODE BEGIN 4 */

void playtone(uint16_t freq, uint16_t ms, uint8_t vol) {
 8003748:	b590      	push	{r4, r7, lr}
 800374a:	b087      	sub	sp, #28
 800374c:	af00      	add	r7, sp, #0
 800374e:	4603      	mov	r3, r0
 8003750:	80fb      	strh	r3, [r7, #6]
 8003752:	460b      	mov	r3, r1
 8003754:	80bb      	strh	r3, [r7, #4]
 8003756:	4613      	mov	r3, r2
 8003758:	70fb      	strb	r3, [r7, #3]
    // 90MHz / (90 * ARR) = freq
    // 90MHz / (90 * freq) = ARR
    // 1MHz/(freq) = AAR

    // save LED's
    uint16_t ledR = htim3.Instance->CCR3;
 800375a:	4b37      	ldr	r3, [pc, #220]	; (8003838 <playtone+0xf0>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003760:	82fb      	strh	r3, [r7, #22]
    uint16_t ledG = htim3.Instance->CCR1;
 8003762:	4b35      	ldr	r3, [pc, #212]	; (8003838 <playtone+0xf0>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003768:	82bb      	strh	r3, [r7, #20]
    uint16_t ledB = htim3.Instance->CCR4;
 800376a:	4b33      	ldr	r3, [pc, #204]	; (8003838 <playtone+0xf0>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003770:	827b      	strh	r3, [r7, #18]

    uint32_t aar_val = 1e6 / (freq);
 8003772:	88fb      	ldrh	r3, [r7, #6]
 8003774:	4618      	mov	r0, r3
 8003776:	f7fc fef5 	bl	8000564 <__aeabi_i2d>
 800377a:	4603      	mov	r3, r0
 800377c:	460c      	mov	r4, r1
 800377e:	461a      	mov	r2, r3
 8003780:	4623      	mov	r3, r4
 8003782:	a12b      	add	r1, pc, #172	; (adr r1, 8003830 <playtone+0xe8>)
 8003784:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003788:	f7fd f880 	bl	800088c <__aeabi_ddiv>
 800378c:	4603      	mov	r3, r0
 800378e:	460c      	mov	r4, r1
 8003790:	4618      	mov	r0, r3
 8003792:	4621      	mov	r1, r4
 8003794:	f7fd fa28 	bl	8000be8 <__aeabi_d2uiz>
 8003798:	4603      	mov	r3, r0
 800379a:	60fb      	str	r3, [r7, #12]
    htim3.Instance->CNT = 0;
 800379c:	4b26      	ldr	r3, [pc, #152]	; (8003838 <playtone+0xf0>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2200      	movs	r2, #0
 80037a2:	625a      	str	r2, [r3, #36]	; 0x24
    htim3.Instance->ARR = aar_val;
 80037a4:	4b24      	ldr	r3, [pc, #144]	; (8003838 <playtone+0xf0>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	62da      	str	r2, [r3, #44]	; 0x2c
    htim3.Instance->CCR2 = aar_val * vol / (2 * 100);
 80037ac:	78fb      	ldrb	r3, [r7, #3]
 80037ae:	68fa      	ldr	r2, [r7, #12]
 80037b0:	fb02 f203 	mul.w	r2, r2, r3
 80037b4:	4b20      	ldr	r3, [pc, #128]	; (8003838 <playtone+0xf0>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4920      	ldr	r1, [pc, #128]	; (800383c <playtone+0xf4>)
 80037ba:	fba1 1202 	umull	r1, r2, r1, r2
 80037be:	0992      	lsrs	r2, r2, #6
 80037c0:	639a      	str	r2, [r3, #56]	; 0x38
    // same LED brightness
    htim3.Instance->CCR3 = (aar_val * ledR) / 256;
 80037c2:	8afb      	ldrh	r3, [r7, #22]
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	fb02 f203 	mul.w	r2, r2, r3
 80037ca:	4b1b      	ldr	r3, [pc, #108]	; (8003838 <playtone+0xf0>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	0a12      	lsrs	r2, r2, #8
 80037d0:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = (aar_val * ledG) / 256;
 80037d2:	8abb      	ldrh	r3, [r7, #20]
 80037d4:	68fa      	ldr	r2, [r7, #12]
 80037d6:	fb02 f203 	mul.w	r2, r2, r3
 80037da:	4b17      	ldr	r3, [pc, #92]	; (8003838 <playtone+0xf0>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	0a12      	lsrs	r2, r2, #8
 80037e0:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = (aar_val * ledB) / 256;
 80037e2:	8a7b      	ldrh	r3, [r7, #18]
 80037e4:	68fa      	ldr	r2, [r7, #12]
 80037e6:	fb02 f203 	mul.w	r2, r2, r3
 80037ea:	4b13      	ldr	r3, [pc, #76]	; (8003838 <playtone+0xf0>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	0a12      	lsrs	r2, r2, #8
 80037f0:	641a      	str	r2, [r3, #64]	; 0x40

    HAL_Delay(ms);
 80037f2:	88bb      	ldrh	r3, [r7, #4]
 80037f4:	4618      	mov	r0, r3
 80037f6:	f001 f937 	bl	8004a68 <HAL_Delay>

    // reset to defaults
    htim3.Instance->CCR2 = 0;
 80037fa:	4b0f      	ldr	r3, [pc, #60]	; (8003838 <playtone+0xf0>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2200      	movs	r2, #0
 8003800:	639a      	str	r2, [r3, #56]	; 0x38
    htim3.Instance->ARR = 256 - 1;
 8003802:	4b0d      	ldr	r3, [pc, #52]	; (8003838 <playtone+0xf0>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	22ff      	movs	r2, #255	; 0xff
 8003808:	62da      	str	r2, [r3, #44]	; 0x2c

    // back to normal LED
    htim3.Instance->CCR3 = ledR;
 800380a:	4b0b      	ldr	r3, [pc, #44]	; (8003838 <playtone+0xf0>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	8afa      	ldrh	r2, [r7, #22]
 8003810:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = ledG;
 8003812:	4b09      	ldr	r3, [pc, #36]	; (8003838 <playtone+0xf0>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	8aba      	ldrh	r2, [r7, #20]
 8003818:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = ledB;
 800381a:	4b07      	ldr	r3, [pc, #28]	; (8003838 <playtone+0xf0>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	8a7a      	ldrh	r2, [r7, #18]
 8003820:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003822:	bf00      	nop
 8003824:	371c      	adds	r7, #28
 8003826:	46bd      	mov	sp, r7
 8003828:	bd90      	pop	{r4, r7, pc}
 800382a:	bf00      	nop
 800382c:	f3af 8000 	nop.w
 8003830:	00000000 	.word	0x00000000
 8003834:	412e8480 	.word	0x412e8480
 8003838:	20004418 	.word	0x20004418
 800383c:	51eb851f 	.word	0x51eb851f

08003840 <playtoneRTOS>:

void playtoneRTOS(uint16_t freq, uint16_t ms, uint8_t vol) {
 8003840:	b590      	push	{r4, r7, lr}
 8003842:	b087      	sub	sp, #28
 8003844:	af00      	add	r7, sp, #0
 8003846:	4603      	mov	r3, r0
 8003848:	80fb      	strh	r3, [r7, #6]
 800384a:	460b      	mov	r3, r1
 800384c:	80bb      	strh	r3, [r7, #4]
 800384e:	4613      	mov	r3, r2
 8003850:	70fb      	strb	r3, [r7, #3]
    // 90MHz / (90 * ARR) = freq
    // 90MHz / (90 * freq) = ARR
    // 1MHz/(freq) = AAR

    // save LED's
    uint16_t ledR = htim3.Instance->CCR3;
 8003852:	4b37      	ldr	r3, [pc, #220]	; (8003930 <playtoneRTOS+0xf0>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003858:	82fb      	strh	r3, [r7, #22]
    uint16_t ledG = htim3.Instance->CCR1;
 800385a:	4b35      	ldr	r3, [pc, #212]	; (8003930 <playtoneRTOS+0xf0>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003860:	82bb      	strh	r3, [r7, #20]
    uint16_t ledB = htim3.Instance->CCR4;
 8003862:	4b33      	ldr	r3, [pc, #204]	; (8003930 <playtoneRTOS+0xf0>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003868:	827b      	strh	r3, [r7, #18]

    uint32_t aar_val = 1e6 / (freq);
 800386a:	88fb      	ldrh	r3, [r7, #6]
 800386c:	4618      	mov	r0, r3
 800386e:	f7fc fe79 	bl	8000564 <__aeabi_i2d>
 8003872:	4603      	mov	r3, r0
 8003874:	460c      	mov	r4, r1
 8003876:	461a      	mov	r2, r3
 8003878:	4623      	mov	r3, r4
 800387a:	a12b      	add	r1, pc, #172	; (adr r1, 8003928 <playtoneRTOS+0xe8>)
 800387c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003880:	f7fd f804 	bl	800088c <__aeabi_ddiv>
 8003884:	4603      	mov	r3, r0
 8003886:	460c      	mov	r4, r1
 8003888:	4618      	mov	r0, r3
 800388a:	4621      	mov	r1, r4
 800388c:	f7fd f9ac 	bl	8000be8 <__aeabi_d2uiz>
 8003890:	4603      	mov	r3, r0
 8003892:	60fb      	str	r3, [r7, #12]
    htim3.Instance->CNT = 0;
 8003894:	4b26      	ldr	r3, [pc, #152]	; (8003930 <playtoneRTOS+0xf0>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2200      	movs	r2, #0
 800389a:	625a      	str	r2, [r3, #36]	; 0x24
    htim3.Instance->ARR = aar_val;
 800389c:	4b24      	ldr	r3, [pc, #144]	; (8003930 <playtoneRTOS+0xf0>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	68fa      	ldr	r2, [r7, #12]
 80038a2:	62da      	str	r2, [r3, #44]	; 0x2c
    htim3.Instance->CCR2 = aar_val * vol / (2 * 100);
 80038a4:	78fb      	ldrb	r3, [r7, #3]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	fb02 f203 	mul.w	r2, r2, r3
 80038ac:	4b20      	ldr	r3, [pc, #128]	; (8003930 <playtoneRTOS+0xf0>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4920      	ldr	r1, [pc, #128]	; (8003934 <playtoneRTOS+0xf4>)
 80038b2:	fba1 1202 	umull	r1, r2, r1, r2
 80038b6:	0992      	lsrs	r2, r2, #6
 80038b8:	639a      	str	r2, [r3, #56]	; 0x38
    // same LED brightness
    htim3.Instance->CCR3 = (aar_val * ledR) / 256;
 80038ba:	8afb      	ldrh	r3, [r7, #22]
 80038bc:	68fa      	ldr	r2, [r7, #12]
 80038be:	fb02 f203 	mul.w	r2, r2, r3
 80038c2:	4b1b      	ldr	r3, [pc, #108]	; (8003930 <playtoneRTOS+0xf0>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	0a12      	lsrs	r2, r2, #8
 80038c8:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = (aar_val * ledG) / 256;
 80038ca:	8abb      	ldrh	r3, [r7, #20]
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	fb02 f203 	mul.w	r2, r2, r3
 80038d2:	4b17      	ldr	r3, [pc, #92]	; (8003930 <playtoneRTOS+0xf0>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	0a12      	lsrs	r2, r2, #8
 80038d8:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = (aar_val * ledB) / 256;
 80038da:	8a7b      	ldrh	r3, [r7, #18]
 80038dc:	68fa      	ldr	r2, [r7, #12]
 80038de:	fb02 f203 	mul.w	r2, r2, r3
 80038e2:	4b13      	ldr	r3, [pc, #76]	; (8003930 <playtoneRTOS+0xf0>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	0a12      	lsrs	r2, r2, #8
 80038e8:	641a      	str	r2, [r3, #64]	; 0x40

    osDelay(ms);
 80038ea:	88bb      	ldrh	r3, [r7, #4]
 80038ec:	4618      	mov	r0, r3
 80038ee:	f00a fb79 	bl	800dfe4 <osDelay>

    // reset to defaults
    htim3.Instance->CCR2 = 0;
 80038f2:	4b0f      	ldr	r3, [pc, #60]	; (8003930 <playtoneRTOS+0xf0>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2200      	movs	r2, #0
 80038f8:	639a      	str	r2, [r3, #56]	; 0x38
    htim3.Instance->ARR = 256 - 1;
 80038fa:	4b0d      	ldr	r3, [pc, #52]	; (8003930 <playtoneRTOS+0xf0>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	22ff      	movs	r2, #255	; 0xff
 8003900:	62da      	str	r2, [r3, #44]	; 0x2c

    // back to normal LED
    htim3.Instance->CCR3 = ledR;
 8003902:	4b0b      	ldr	r3, [pc, #44]	; (8003930 <playtoneRTOS+0xf0>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	8afa      	ldrh	r2, [r7, #22]
 8003908:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = ledG;
 800390a:	4b09      	ldr	r3, [pc, #36]	; (8003930 <playtoneRTOS+0xf0>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	8aba      	ldrh	r2, [r7, #20]
 8003910:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = ledB;
 8003912:	4b07      	ldr	r3, [pc, #28]	; (8003930 <playtoneRTOS+0xf0>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	8a7a      	ldrh	r2, [r7, #18]
 8003918:	641a      	str	r2, [r3, #64]	; 0x40
}
 800391a:	bf00      	nop
 800391c:	371c      	adds	r7, #28
 800391e:	46bd      	mov	sp, r7
 8003920:	bd90      	pop	{r4, r7, pc}
 8003922:	bf00      	nop
 8003924:	f3af 8000 	nop.w
 8003928:	00000000 	.word	0x00000000
 800392c:	412e8480 	.word	0x412e8480
 8003930:	20004418 	.word	0x20004418
 8003934:	51eb851f 	.word	0x51eb851f

08003938 <changeLed>:

void changeLed(uint8_t ledR, uint8_t ledG, uint8_t ledB) {
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	4603      	mov	r3, r0
 8003940:	71fb      	strb	r3, [r7, #7]
 8003942:	460b      	mov	r3, r1
 8003944:	71bb      	strb	r3, [r7, #6]
 8003946:	4613      	mov	r3, r2
 8003948:	717b      	strb	r3, [r7, #5]
    htim3.Instance->CCR3 = ledR;
 800394a:	4b09      	ldr	r3, [pc, #36]	; (8003970 <changeLed+0x38>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	79fa      	ldrb	r2, [r7, #7]
 8003950:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = ledG;
 8003952:	4b07      	ldr	r3, [pc, #28]	; (8003970 <changeLed+0x38>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	79ba      	ldrb	r2, [r7, #6]
 8003958:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = ledB;
 800395a:	4b05      	ldr	r3, [pc, #20]	; (8003970 <changeLed+0x38>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	797a      	ldrb	r2, [r7, #5]
 8003960:	641a      	str	r2, [r3, #64]	; 0x40

}
 8003962:	bf00      	nop
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	20004418 	.word	0x20004418

08003974 <StartLedTask>:
 * @brief  Function implementing the ledTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLedTask */
void StartLedTask(void const *argument) {
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
    /* init code for USB_DEVICE */
    MX_USB_DEVICE_Init();
 800397c:	f00b fd46 	bl	800f40c <MX_USB_DEVICE_Init>
    /* USER CODE BEGIN 5 */
    /* Infinite loop */
    for (;;) {
        //changeLed(0, 100, 0);
        osDelay(1000);
 8003980:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003984:	f00a fb2e 	bl	800dfe4 <osDelay>
        //changeLed(0, 0, 100);
        osDelay(1000);
 8003988:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800398c:	f00a fb2a 	bl	800dfe4 <osDelay>
        osDelay(1000);
 8003990:	e7f6      	b.n	8003980 <StartLedTask+0xc>
	...

08003994 <StartMusicTask>:
 * @brief Function implementing the musicTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartMusicTask */
void StartMusicTask(void const *argument) {
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartMusicTask */
    /* Infinite loop */
    for (;;) {

        playtoneRTOS(587, 100, 3);
 800399c:	2203      	movs	r2, #3
 800399e:	2164      	movs	r1, #100	; 0x64
 80039a0:	f240 204b 	movw	r0, #587	; 0x24b
 80039a4:	f7ff ff4c 	bl	8003840 <playtoneRTOS>
        osDelay(buzzer_delay);
 80039a8:	4b08      	ldr	r3, [pc, #32]	; (80039cc <StartMusicTask+0x38>)
 80039aa:	881b      	ldrh	r3, [r3, #0]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f00a fb19 	bl	800dfe4 <osDelay>
        playtoneRTOS(932, 100, 3);
 80039b2:	2203      	movs	r2, #3
 80039b4:	2164      	movs	r1, #100	; 0x64
 80039b6:	f44f 7069 	mov.w	r0, #932	; 0x3a4
 80039ba:	f7ff ff41 	bl	8003840 <playtoneRTOS>
        osDelay(buzzer_delay);
 80039be:	4b03      	ldr	r3, [pc, #12]	; (80039cc <StartMusicTask+0x38>)
 80039c0:	881b      	ldrh	r3, [r3, #0]
 80039c2:	4618      	mov	r0, r3
 80039c4:	f00a fb0e 	bl	800dfe4 <osDelay>
        playtoneRTOS(587, 100, 3);
 80039c8:	e7e8      	b.n	800399c <StartMusicTask+0x8>
 80039ca:	bf00      	nop
 80039cc:	20000002 	.word	0x20000002

080039d0 <startStateMachine>:
 * @brief Function implementing the stateMachineTas thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startStateMachine */
void startStateMachine(void const *argument) {
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b08a      	sub	sp, #40	; 0x28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN startStateMachine */

    uint32_t launchTime = osKernelSysTick();
 80039d8:	f00a faa8 	bl	800df2c <osKernelSysTick>
 80039dc:	6278      	str	r0, [r7, #36]	; 0x24
    uint32_t currentTime = osKernelSysTick();
 80039de:	f00a faa5 	bl	800df2c <osKernelSysTick>
 80039e2:	6238      	str	r0, [r7, #32]
    uint32_t timeSinceLaunch = 0;
 80039e4:	2300      	movs	r3, #0
 80039e6:	61fb      	str	r3, [r7, #28]

    Servo deployServo;
    servo_init(&deployServo, &htim2, &htim2.Instance->CCR4);
 80039e8:	4b89      	ldr	r3, [pc, #548]	; (8003c10 <startStateMachine+0x240>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80039f0:	f107 030c 	add.w	r3, r7, #12
 80039f4:	4986      	ldr	r1, [pc, #536]	; (8003c10 <startStateMachine+0x240>)
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7fd fef1 	bl	80017de <servo_init>
    servo_disable(&deployServo);
 80039fc:	f107 030c 	add.w	r3, r7, #12
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7fd ff21 	bl	8001848 <servo_disable>

    /* Infinite loop */
    for (;;) {

        currentTime = osKernelSysTick();
 8003a06:	f00a fa91 	bl	800df2c <osKernelSysTick>
 8003a0a:	6238      	str	r0, [r7, #32]
        timeSinceLaunch = currentTime - launchTime;
 8003a0c:	6a3a      	ldr	r2, [r7, #32]
 8003a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	61fb      	str	r3, [r7, #28]

        switch (flight_state) {
 8003a14:	4b7f      	ldr	r3, [pc, #508]	; (8003c14 <startStateMachine+0x244>)
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	2b07      	cmp	r3, #7
 8003a1a:	f200 80f4 	bhi.w	8003c06 <startStateMachine+0x236>
 8003a1e:	a201      	add	r2, pc, #4	; (adr r2, 8003a24 <startStateMachine+0x54>)
 8003a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a24:	08003a45 	.word	0x08003a45
 8003a28:	08003a81 	.word	0x08003a81
 8003a2c:	08003acf 	.word	0x08003acf
 8003a30:	08003b11 	.word	0x08003b11
 8003a34:	08003b5d 	.word	0x08003b5d
 8003a38:	08003b9b 	.word	0x08003b9b
 8003a3c:	08003be3 	.word	0x08003be3
 8003a40:	08003c07 	.word	0x08003c07
        case FLIGHT_ERROR:
            // be annoying TODO
            //if (!buzzer_queue_length()) {
            //    buzzer_beep(BEEP_LONG);
            //}
            buzzer_beep(BEEP_LONG);
 8003a44:	2032      	movs	r0, #50	; 0x32
 8003a46:	f7fe ff1f 	bl	8002888 <buzzer_beep>

            // exit the state once we're no longer armed,
            // if battery voltage is in good state
            // and if there's a squib connected if one is necessary
            changeLed(0, 0, 0);
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	2100      	movs	r1, #0
 8003a4e:	2000      	movs	r0, #0
 8003a50:	f7ff ff72 	bl	8003938 <changeLed>
            if (!is_armed() && get_battery_voltage() > BATTERY_EMPTY_LIMIT) {
 8003a54:	f7fe fefa 	bl	800284c <is_armed>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	f040 80ca 	bne.w	8003bf4 <startStateMachine+0x224>
 8003a60:	f7fe fec2 	bl	80027e8 <get_battery_voltage>
 8003a64:	eeb0 7a40 	vmov.f32	s14, s0
 8003a68:	eef1 7a04 	vmov.f32	s15, #20	; 0x40a00000  5.0
 8003a6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a74:	dc00      	bgt.n	8003a78 <startStateMachine+0xa8>
                //buzzer_beep(BEEP_SHORT);
                //buzzer_beep(BEEP_SHORT);
                //set_status_led(ON);
                flight_state = IDLE;
            }
            break;
 8003a76:	e0bd      	b.n	8003bf4 <startStateMachine+0x224>
                flight_state = IDLE;
 8003a78:	4b66      	ldr	r3, [pc, #408]	; (8003c14 <startStateMachine+0x244>)
 8003a7a:	2202      	movs	r2, #2
 8003a7c:	701a      	strb	r2, [r3, #0]
            break;
 8003a7e:	e0b9      	b.n	8003bf4 <startStateMachine+0x224>

        case SYSTEMS_CHECK:
            // this state is the entry state, it performs startup checking of some peripherals
            changeLed(100, 0, 0);
 8003a80:	2200      	movs	r2, #0
 8003a82:	2100      	movs	r1, #0
 8003a84:	2064      	movs	r0, #100	; 0x64
 8003a86:	f7ff ff57 	bl	8003938 <changeLed>
            // close the servo if necessary
            servo_writeangle(&deployServo, SERVO_CLOSED_POSITION);
 8003a8a:	f107 030c 	add.w	r3, r7, #12
 8003a8e:	2100      	movs	r1, #0
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7fd feb7 	bl	8001804 <servo_writeangle>

            // check if the battery is empty
            // also, check if there's a squib connected if we're configured for one.
            if (get_battery_voltage() <= BATTERY_EMPTY_LIMIT) {
 8003a96:	f7fe fea7 	bl	80027e8 <get_battery_voltage>
 8003a9a:	eeb0 7a40 	vmov.f32	s14, s0
 8003a9e:	eef1 7a04 	vmov.f32	s15, #20	; 0x40a00000  5.0
 8003aa2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aaa:	d803      	bhi.n	8003ab4 <startStateMachine+0xe4>

                flight_state = ERROR;
 8003aac:	4b59      	ldr	r3, [pc, #356]	; (8003c14 <startStateMachine+0x244>)
 8003aae:	2201      	movs	r2, #1
 8003ab0:	701a      	strb	r2, [r3, #0]
                break;
 8003ab2:	e0a8      	b.n	8003c06 <startStateMachine+0x236>
            }

            // if everything's okay, go into idle
            buzzer_beep(BEEP_SHORT);
 8003ab4:	200c      	movs	r0, #12
 8003ab6:	f7fe fee7 	bl	8002888 <buzzer_beep>
            buzzer_beep(BEEP_SHORT);
 8003aba:	200c      	movs	r0, #12
 8003abc:	f7fe fee4 	bl	8002888 <buzzer_beep>
            set_status_led(1);
 8003ac0:	2001      	movs	r0, #1
 8003ac2:	f7fe fefd 	bl	80028c0 <set_status_led>
            flight_state = IDLE;
 8003ac6:	4b53      	ldr	r3, [pc, #332]	; (8003c14 <startStateMachine+0x244>)
 8003ac8:	2202      	movs	r2, #2
 8003aca:	701a      	strb	r2, [r3, #0]
            break;
 8003acc:	e09b      	b.n	8003c06 <startStateMachine+0x236>

        case IDLE:
            changeLed(0, 100, 0);
 8003ace:	2200      	movs	r2, #0
 8003ad0:	2164      	movs	r1, #100	; 0x64
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	f7ff ff30 	bl	8003938 <changeLed>
            if (is_armed()) {
 8003ad8:	f7fe feb8 	bl	800284c <is_armed>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <startStateMachine+0x11a>
                flight_state = ERROR;
 8003ae2:	4b4c      	ldr	r3, [pc, #304]	; (8003c14 <startStateMachine+0x244>)
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	701a      	strb	r2, [r3, #0]
                break;
 8003ae8:	e08d      	b.n	8003c06 <startStateMachine+0x236>
            }

            if (is_breakwire_connected()) {
 8003aea:	f7fe febb 	bl	8002864 <is_breakwire_connected>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f000 8081 	beq.w	8003bf8 <startStateMachine+0x228>
                buzzer_beep(BEEP_SHORT);
 8003af6:	200c      	movs	r0, #12
 8003af8:	f7fe fec6 	bl	8002888 <buzzer_beep>
                buzzer_beep(BEEP_SHORT);
 8003afc:	200c      	movs	r0, #12
 8003afe:	f7fe fec3 	bl	8002888 <buzzer_beep>
                set_status_led(0);
 8003b02:	2000      	movs	r0, #0
 8003b04:	f7fe fedc 	bl	80028c0 <set_status_led>
                flight_state = PREPARATION;
 8003b08:	4b42      	ldr	r3, [pc, #264]	; (8003c14 <startStateMachine+0x244>)
 8003b0a:	2203      	movs	r2, #3
 8003b0c:	701a      	strb	r2, [r3, #0]
                break;
 8003b0e:	e07a      	b.n	8003c06 <startStateMachine+0x236>
            }
            break;

        case PREPARATION:
            changeLed(0, 0, 100);
 8003b10:	2264      	movs	r2, #100	; 0x64
 8003b12:	2100      	movs	r1, #0
 8003b14:	2000      	movs	r0, #0
 8003b16:	f7ff ff0f 	bl	8003938 <changeLed>
            if (!is_breakwire_connected()) {
 8003b1a:	f7fe fea3 	bl	8002864 <is_breakwire_connected>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d109      	bne.n	8003b38 <startStateMachine+0x168>
                buzzer_beep(BEEP_LONG);
 8003b24:	2032      	movs	r0, #50	; 0x32
 8003b26:	f7fe feaf 	bl	8002888 <buzzer_beep>
                set_status_led(1);
 8003b2a:	2001      	movs	r0, #1
 8003b2c:	f7fe fec8 	bl	80028c0 <set_status_led>
                flight_state = IDLE;
 8003b30:	4b38      	ldr	r3, [pc, #224]	; (8003c14 <startStateMachine+0x244>)
 8003b32:	2202      	movs	r2, #2
 8003b34:	701a      	strb	r2, [r3, #0]
                break;
 8003b36:	e066      	b.n	8003c06 <startStateMachine+0x236>
            }

            if (is_armed()) {
 8003b38:	f7fe fe88 	bl	800284c <is_armed>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d05c      	beq.n	8003bfc <startStateMachine+0x22c>
                buzzer_beep(BEEP_SHORT);
 8003b42:	200c      	movs	r0, #12
 8003b44:	f7fe fea0 	bl	8002888 <buzzer_beep>
                buzzer_beep(BEEP_SHORT);
 8003b48:	200c      	movs	r0, #12
 8003b4a:	f7fe fe9d 	bl	8002888 <buzzer_beep>
                set_status_led(1);
 8003b4e:	2001      	movs	r0, #1
 8003b50:	f7fe feb6 	bl	80028c0 <set_status_led>
                flight_state = ARMED;
 8003b54:	4b2f      	ldr	r3, [pc, #188]	; (8003c14 <startStateMachine+0x244>)
 8003b56:	2204      	movs	r2, #4
 8003b58:	701a      	strb	r2, [r3, #0]
            }
            break;
 8003b5a:	e04f      	b.n	8003bfc <startStateMachine+0x22c>

        case ARMED:
            changeLed(100, 100, 0);
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	2164      	movs	r1, #100	; 0x64
 8003b60:	2064      	movs	r0, #100	; 0x64
 8003b62:	f7ff fee9 	bl	8003938 <changeLed>
            if (!is_armed()) {
 8003b66:	f7fe fe71 	bl	800284c <is_armed>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d109      	bne.n	8003b84 <startStateMachine+0x1b4>
                buzzer_beep(BEEP_LONG);
 8003b70:	2032      	movs	r0, #50	; 0x32
 8003b72:	f7fe fe89 	bl	8002888 <buzzer_beep>
                set_status_led(0);
 8003b76:	2000      	movs	r0, #0
 8003b78:	f7fe fea2 	bl	80028c0 <set_status_led>
                flight_state = PREPARATION;
 8003b7c:	4b25      	ldr	r3, [pc, #148]	; (8003c14 <startStateMachine+0x244>)
 8003b7e:	2203      	movs	r2, #3
 8003b80:	701a      	strb	r2, [r3, #0]
                break;
 8003b82:	e040      	b.n	8003c06 <startStateMachine+0x236>
            }

            if (!is_breakwire_connected()) {
 8003b84:	f7fe fe6e 	bl	8002864 <is_breakwire_connected>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d138      	bne.n	8003c00 <startStateMachine+0x230>
                //reset_timer();

                launchTime = currentTime;
 8003b8e:	6a3b      	ldr	r3, [r7, #32]
 8003b90:	627b      	str	r3, [r7, #36]	; 0x24

                //set_launch_asserted(ON);
                flight_state = LAUNCHED;
 8003b92:	4b20      	ldr	r3, [pc, #128]	; (8003c14 <startStateMachine+0x244>)
 8003b94:	2205      	movs	r2, #5
 8003b96:	701a      	strb	r2, [r3, #0]
                break;
 8003b98:	e035      	b.n	8003c06 <startStateMachine+0x236>
            }
            break;

        case LAUNCHED:
            changeLed(100, 100, 100);
 8003b9a:	2264      	movs	r2, #100	; 0x64
 8003b9c:	2164      	movs	r1, #100	; 0x64
 8003b9e:	2064      	movs	r0, #100	; 0x64
 8003ba0:	f7ff feca 	bl	8003938 <changeLed>
            //if (!buzzer_queue_length()) {
            //    buzzer_beep(BEEP_SHORT);
            //}
            buzzer_beep(BEEP_SHORT);
 8003ba4:	200c      	movs	r0, #12
 8003ba6:	f7fe fe6f 	bl	8002888 <buzzer_beep>

            if (timeSinceLaunch >= MAX_DEPLOY_TIME
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	f243 62af 	movw	r2, #13999	; 0x36af
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d809      	bhi.n	8003bc8 <startStateMachine+0x1f8>
                    || (timeSinceLaunch >= MIN_DEPLOY_TIME && is_vote_asserted())) {
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	f242 720f 	movw	r2, #9999	; 0x270f
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d922      	bls.n	8003c04 <startStateMachine+0x234>
 8003bbe:	f7fe fe8a 	bl	80028d6 <is_vote_asserted>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d01d      	beq.n	8003c04 <startStateMachine+0x234>

                servo_writeangle(&deployServo, SERVO_DEPLOY_POSITION);
 8003bc8:	f107 030c 	add.w	r3, r7, #12
 8003bcc:	21b4      	movs	r1, #180	; 0xb4
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f7fd fe18 	bl	8001804 <servo_writeangle>

                last_logged_deploy_time = timeSinceLaunch;
 8003bd4:	4a10      	ldr	r2, [pc, #64]	; (8003c18 <startStateMachine+0x248>)
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	6013      	str	r3, [r2, #0]
                flight_state = DEPLOYED;
 8003bda:	4b0e      	ldr	r3, [pc, #56]	; (8003c14 <startStateMachine+0x244>)
 8003bdc:	2206      	movs	r2, #6
 8003bde:	701a      	strb	r2, [r3, #0]
                break;
 8003be0:	e011      	b.n	8003c06 <startStateMachine+0x236>
            }

            break;

        case DEPLOYED:
            changeLed(100, 0, 100);
 8003be2:	2264      	movs	r2, #100	; 0x64
 8003be4:	2100      	movs	r1, #0
 8003be6:	2064      	movs	r0, #100	; 0x64
 8003be8:	f7ff fea6 	bl	8003938 <changeLed>
            //if (!buzzer_queue_length()) {
            //    buzzer_beep(BEEP_LONG);
            //}
            buzzer_beep(BEEP_LONG);
 8003bec:	2032      	movs	r0, #50	; 0x32
 8003bee:	f7fe fe4b 	bl	8002888 <buzzer_beep>

            break;
 8003bf2:	e008      	b.n	8003c06 <startStateMachine+0x236>
            break;
 8003bf4:	bf00      	nop
 8003bf6:	e006      	b.n	8003c06 <startStateMachine+0x236>
            break;
 8003bf8:	bf00      	nop
 8003bfa:	e004      	b.n	8003c06 <startStateMachine+0x236>
            break;
 8003bfc:	bf00      	nop
 8003bfe:	e002      	b.n	8003c06 <startStateMachine+0x236>
            break;
 8003c00:	bf00      	nop
 8003c02:	e000      	b.n	8003c06 <startStateMachine+0x236>
            break;
 8003c04:	bf00      	nop

        case LANDED:
            break;
        }

        osDelay(1);
 8003c06:	2001      	movs	r0, #1
 8003c08:	f00a f9ec 	bl	800dfe4 <osDelay>
        currentTime = osKernelSysTick();
 8003c0c:	e6fb      	b.n	8003a06 <startStateMachine+0x36>
 8003c0e:	bf00      	nop
 8003c10:	20004554 	.word	0x20004554
 8003c14:	20000000 	.word	0x20000000
 8003c18:	200005fc 	.word	0x200005fc

08003c1c <StartTelemTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTelemTask */
void StartTelemTask(void const * argument)
{
 8003c1c:	b590      	push	{r4, r7, lr}
 8003c1e:	b0ff      	sub	sp, #508	; 0x1fc
 8003c20:	af02      	add	r7, sp, #8
 8003c22:	1d3b      	adds	r3, r7, #4
 8003c24:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartTelemTask */
    sx1280_custom radio;

    sxInit(&radio, &hspi3, LORA_NSS_GPIO_Port, LORA_NSS_Pin);
 8003c26:	f507 70d6 	add.w	r0, r7, #428	; 0x1ac
 8003c2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c2e:	4a70      	ldr	r2, [pc, #448]	; (8003df0 <StartTelemTask+0x1d4>)
 8003c30:	4970      	ldr	r1, [pc, #448]	; (8003df4 <StartTelemTask+0x1d8>)
 8003c32:	f7fd fe6d 	bl	8001910 <sxInit>
    sxSetDio1Pin(LORA_DIO1_GPIO_Port, LORA_DIO1_Pin);
 8003c36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c3a:	486f      	ldr	r0, [pc, #444]	; (8003df8 <StartTelemTask+0x1dc>)
 8003c3c:	f7fd fec8 	bl	80019d0 <sxSetDio1Pin>
    float data[4];

    char printBuffer[128];

    //SetTxParams(0x06, 0xE0); // Power = 13 dBm (0x1F), Pout = -18 + power (dBm) ramptime = 20 us.
    SetTxParams(&radio, 0, 0xE0); // lowest power -18dBm
 8003c40:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8003c44:	22e0      	movs	r2, #224	; 0xe0
 8003c46:	2100      	movs	r1, #0
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7fd ff15 	bl	8001a78 <SetTxParams>
    osDelay(3);
 8003c4e:	2003      	movs	r0, #3
 8003c50:	f00a f9c8 	bl	800dfe4 <osDelay>

    lsm6dso imu;
    uint8_t lsm_init_status = LSM_init(&imu, &hspi2, SPI2_NSS_GPIO_Port,SPI2_NSS_Pin);
 8003c54:	f107 00a8 	add.w	r0, r7, #168	; 0xa8
 8003c58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c5c:	4a67      	ldr	r2, [pc, #412]	; (8003dfc <StartTelemTask+0x1e0>)
 8003c5e:	4968      	ldr	r1, [pc, #416]	; (8003e00 <StartTelemTask+0x1e4>)
 8003c60:	f7fd fa32 	bl	80010c8 <LSM_init>
 8003c64:	4603      	mov	r3, r0
 8003c66:	f887 31e7 	strb.w	r3, [r7, #487]	; 0x1e7

    Orientation ori;
    orientation_init(&ori);
 8003c6a:	f107 030c 	add.w	r3, r7, #12
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f000 f995 	bl	8003f9e <orientation_init>
    uint32_t counter = 0;
 8003c74:	2300      	movs	r3, #0
 8003c76:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec

    data[0] = ori.orientationQuat.w;
 8003c7a:	f107 030c 	add.w	r3, r7, #12
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
    data[1] = ori.orientationQuat.v[0];
 8003c84:	f107 030c 	add.w	r3, r7, #12
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
    data[2] = ori.orientationQuat.v[1];
 8003c8e:	f107 030c 	add.w	r3, r7, #12
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
    data[3] = ori.orientationQuat.v[2];
 8003c98:	f107 030c 	add.w	r3, r7, #12
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8

    WriteBuffer(&radio, 0, (uint8_t*) data, sizeof(data));
 8003ca2:	f507 72ce 	add.w	r2, r7, #412	; 0x19c
 8003ca6:	f507 70d6 	add.w	r0, r7, #428	; 0x1ac
 8003caa:	2310      	movs	r3, #16
 8003cac:	2100      	movs	r1, #0
 8003cae:	f7fd ff5c 	bl	8001b6a <WriteBuffer>
    osDelay(1);
 8003cb2:	2001      	movs	r0, #1
 8003cb4:	f00a f996 	bl	800dfe4 <osDelay>

    SetDioIrqParams(&radio, 1, 1, 0, 0); // txdone on gpio1
 8003cb8:	f507 70d6 	add.w	r0, r7, #428	; 0x1ac
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	9300      	str	r3, [sp, #0]
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	2101      	movs	r1, #1
 8003cc6:	f7fd ffb7 	bl	8001c38 <SetDioIrqParams>

    osDelay(3);
 8003cca:	2003      	movs	r0, #3
 8003ccc:	f00a f98a 	bl	800dfe4 <osDelay>

    uint32_t lasttime = HAL_GetTick();
 8003cd0:	f000 febe 	bl	8004a50 <HAL_GetTick>
 8003cd4:	f8c7 01e8 	str.w	r0, [r7, #488]	; 0x1e8
    uint32_t nowtime = HAL_GetTick();
 8003cd8:	f000 feba 	bl	8004a50 <HAL_GetTick>
 8003cdc:	f8c7 01e0 	str.w	r0, [r7, #480]	; 0x1e0
    float dt = 0;
 8003ce0:	f04f 0300 	mov.w	r3, #0
 8003ce4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
    //changeLed(100, 100, 100);
    /* Infinite loop */
    for (;;) {

        LSM_pollsensors(&imu);
 8003ce8:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7fd fa65 	bl	80011bc <LSM_pollsensors>
        //changeLed(0, 0, 100);
        nowtime = HAL_GetTick();
 8003cf2:	f000 fead 	bl	8004a50 <HAL_GetTick>
 8003cf6:	f8c7 01e0 	str.w	r0, [r7, #480]	; 0x1e0
        dt = (nowtime - lasttime) / 1000.0;
 8003cfa:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 8003cfe:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7fc fc1d 	bl	8000544 <__aeabi_ui2d>
 8003d0a:	f04f 0200 	mov.w	r2, #0
 8003d0e:	4b3d      	ldr	r3, [pc, #244]	; (8003e04 <StartTelemTask+0x1e8>)
 8003d10:	f7fc fdbc 	bl	800088c <__aeabi_ddiv>
 8003d14:	4603      	mov	r3, r0
 8003d16:	460c      	mov	r4, r1
 8003d18:	4618      	mov	r0, r3
 8003d1a:	4621      	mov	r1, r4
 8003d1c:	f7fc ff84 	bl	8000c28 <__aeabi_d2f>
 8003d20:	4603      	mov	r3, r0
 8003d22:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
        lasttime = nowtime;
 8003d26:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003d2a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8

        orientation_setGyro(&ori, imu.gyroRPS);
 8003d2e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8003d32:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8003d36:	f107 030c 	add.w	r3, r7, #12
 8003d3a:	4611      	mov	r1, r2
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f000 f95c 	bl	8003ffa <orientation_setGyro>
        orientation_setAcc(&ori, imu.accMPS);
 8003d42:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8003d46:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8003d4a:	f107 030c 	add.w	r3, r7, #12
 8003d4e:	4611      	mov	r1, r2
 8003d50:	4618      	mov	r0, r3
 8003d52:	f000 f969 	bl	8004028 <orientation_setAcc>
        orientation_update(&ori, dt);
 8003d56:	f107 030c 	add.w	r3, r7, #12
 8003d5a:	ed97 0a77 	vldr	s0, [r7, #476]	; 0x1dc
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f000 f97a 	bl	8004058 <orientation_update>


        counter++;
 8003d64:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8003d68:	3301      	adds	r3, #1
 8003d6a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec

        if (counter % 20 == 0) {
 8003d6e:	f8d7 11ec 	ldr.w	r1, [r7, #492]	; 0x1ec
 8003d72:	4b25      	ldr	r3, [pc, #148]	; (8003e08 <StartTelemTask+0x1ec>)
 8003d74:	fba3 2301 	umull	r2, r3, r3, r1
 8003d78:	091a      	lsrs	r2, r3, #4
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	4413      	add	r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	1aca      	subs	r2, r1, r3
 8003d84:	2a00      	cmp	r2, #0
 8003d86:	d12f      	bne.n	8003de8 <StartTelemTask+0x1cc>
            data[0] = get_battery_voltage(); //ori.orientationQuat.w;
 8003d88:	f7fe fd2e 	bl	80027e8 <get_battery_voltage>
 8003d8c:	eef0 7a40 	vmov.f32	s15, s0
 8003d90:	edc7 7a67 	vstr	s15, [r7, #412]	; 0x19c
            data[1] = ori.orientationQuat.v[0];
 8003d94:	f107 030c 	add.w	r3, r7, #12
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
            data[2] = ori.orientationQuat.v[1];
 8003d9e:	f107 030c 	add.w	r3, r7, #12
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
            data[3] = ori.orientationQuat.v[2];
 8003da8:	f107 030c 	add.w	r3, r7, #12
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
            //        data[1], data[2], data[3]);
            //sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",data[0],ori.orientationQuat.v[0],ori.orientationQuat.v[1],ori.orientationQuat.v[2]);
            //CDC_Transmit_FS((uint8_t*) printBuffer,
            //        MIN(strlen(printBuffer), 128));

            WriteBuffer(&radio, 0, (uint8_t*) data, sizeof(data));
 8003db2:	f507 72ce 	add.w	r2, r7, #412	; 0x19c
 8003db6:	f507 70d6 	add.w	r0, r7, #428	; 0x1ac
 8003dba:	2310      	movs	r3, #16
 8003dbc:	2100      	movs	r1, #0
 8003dbe:	f7fd fed4 	bl	8001b6a <WriteBuffer>
            osDelay(1);
 8003dc2:	2001      	movs	r0, #1
 8003dc4:	f00a f90e 	bl	800dfe4 <osDelay>
            ClrIrqStatus(&radio, 1); // clear txdone irq
 8003dc8:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8003dcc:	2101      	movs	r1, #1
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7fd ff6c 	bl	8001cac <ClrIrqStatus>
            osDelay(1);
 8003dd4:	2001      	movs	r0, #1
 8003dd6:	f00a f905 	bl	800dfe4 <osDelay>
            SetTx(&radio, 0x02, 50); // time-out of 1ms * 50 = 50ms
 8003dda:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8003dde:	2232      	movs	r2, #50	; 0x32
 8003de0:	2102      	movs	r1, #2
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7fd ff7d 	bl	8001ce2 <SetTx>
        }

        osDelay(1);
 8003de8:	2001      	movs	r0, #1
 8003dea:	f00a f8fb 	bl	800dfe4 <osDelay>
        LSM_pollsensors(&imu);
 8003dee:	e77b      	b.n	8003ce8 <StartTelemTask+0xcc>
 8003df0:	40020000 	.word	0x40020000
 8003df4:	20004458 	.word	0x20004458
 8003df8:	40020800 	.word	0x40020800
 8003dfc:	40020400 	.word	0x40020400
 8003e00:	200043bc 	.word	0x200043bc
 8003e04:	408f4000 	.word	0x408f4000
 8003e08:	cccccccd 	.word	0xcccccccd

08003e0c <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN Callback 0 */

    /* USER CODE END Callback 0 */
    if (htim->Instance == TIM1) {
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a04      	ldr	r2, [pc, #16]	; (8003e2c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d101      	bne.n	8003e22 <HAL_TIM_PeriodElapsedCallback+0x16>
        HAL_IncTick();
 8003e1e:	f000 fe03 	bl	8004a28 <HAL_IncTick>
    }
    /* USER CODE BEGIN Callback 1 */

    /* USER CODE END Callback 1 */
}
 8003e22:	bf00      	nop
 8003e24:	3708      	adds	r7, #8
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	40010000 	.word	0x40010000

08003e30 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003e30:	b480      	push	{r7}
 8003e32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003e34:	b672      	cpsid	i
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8003e36:	e7fe      	b.n	8003e36 <Error_Handler+0x6>

08003e38 <cross_product>:


#include "orientation.h"
#include "constants.h"

void cross_product(float a[3], float b[3], float output[3]) {
 8003e38:	b480      	push	{r7}
 8003e3a:	b085      	sub	sp, #20
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	60f8      	str	r0, [r7, #12]
 8003e40:	60b9      	str	r1, [r7, #8]
 8003e42:	607a      	str	r2, [r7, #4]
    output[0] = a[1] * b[2] - a[2]*b[1];
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	3304      	adds	r3, #4
 8003e48:	ed93 7a00 	vldr	s14, [r3]
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	3308      	adds	r3, #8
 8003e50:	edd3 7a00 	vldr	s15, [r3]
 8003e54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	3308      	adds	r3, #8
 8003e5c:	edd3 6a00 	vldr	s13, [r3]
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	3304      	adds	r3, #4
 8003e64:	edd3 7a00 	vldr	s15, [r3]
 8003e68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	edc3 7a00 	vstr	s15, [r3]
    output[1] = a[2] * b[0] - a[0]*b[2];
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	3308      	adds	r3, #8
 8003e7a:	ed93 7a00 	vldr	s14, [r3]
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	edd3 7a00 	vldr	s15, [r3]
 8003e84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	edd3 6a00 	vldr	s13, [r3]
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	3308      	adds	r3, #8
 8003e92:	edd3 7a00 	vldr	s15, [r3]
 8003e96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	3304      	adds	r3, #4
 8003e9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ea2:	edc3 7a00 	vstr	s15, [r3]
    output[2] = a[0] * b[1] - a[1]*b[0];
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	ed93 7a00 	vldr	s14, [r3]
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	3304      	adds	r3, #4
 8003eb0:	edd3 7a00 	vldr	s15, [r3]
 8003eb4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	3304      	adds	r3, #4
 8003ebc:	edd3 6a00 	vldr	s13, [r3]
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	edd3 7a00 	vldr	s15, [r3]
 8003ec6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	3308      	adds	r3, #8
 8003ece:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ed2:	edc3 7a00 	vstr	s15, [r3]
}
 8003ed6:	bf00      	nop
 8003ed8:	3714      	adds	r7, #20
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr

08003ee2 <vector_sum>:

void vector_sum(float a[3], float b[3], float output[3]) {
 8003ee2:	b480      	push	{r7}
 8003ee4:	b085      	sub	sp, #20
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	60f8      	str	r0, [r7, #12]
 8003eea:	60b9      	str	r1, [r7, #8]
 8003eec:	607a      	str	r2, [r7, #4]
    output[0] = a[0] + b[0];
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	ed93 7a00 	vldr	s14, [r3]
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	edd3 7a00 	vldr	s15, [r3]
 8003efa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	edc3 7a00 	vstr	s15, [r3]
    output[1] = a[1] + b[1];
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	3304      	adds	r3, #4
 8003f08:	ed93 7a00 	vldr	s14, [r3]
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	3304      	adds	r3, #4
 8003f10:	edd3 7a00 	vldr	s15, [r3]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	3304      	adds	r3, #4
 8003f18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f1c:	edc3 7a00 	vstr	s15, [r3]
    output[2] = a[2] + b[2];
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	3308      	adds	r3, #8
 8003f24:	ed93 7a00 	vldr	s14, [r3]
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	3308      	adds	r3, #8
 8003f2c:	edd3 7a00 	vldr	s15, [r3]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	3308      	adds	r3, #8
 8003f34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f38:	edc3 7a00 	vstr	s15, [r3]
}
 8003f3c:	bf00      	nop
 8003f3e:	3714      	adds	r7, #20
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <vector_lenSquared>:

float vector_lenSquared(float a[3]) {
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
    return a[0]*a[0] + a[1]*a[1] + a[2]*a[2];
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	ed93 7a00 	vldr	s14, [r3]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	edd3 7a00 	vldr	s15, [r3]
 8003f5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	3304      	adds	r3, #4
 8003f64:	edd3 6a00 	vldr	s13, [r3]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	3304      	adds	r3, #4
 8003f6c:	edd3 7a00 	vldr	s15, [r3]
 8003f70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003f74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3308      	adds	r3, #8
 8003f7c:	edd3 6a00 	vldr	s13, [r3]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	3308      	adds	r3, #8
 8003f84:	edd3 7a00 	vldr	s15, [r3]
 8003f88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003f8c:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8003f90:	eeb0 0a67 	vmov.f32	s0, s15
 8003f94:	370c      	adds	r7, #12
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr

08003f9e <orientation_init>:

void orientation_init(Orientation *ori) {
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b082      	sub	sp, #8
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
    Quaternion_setIdentity(&ori->orientationQuat);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f7fd ff63 	bl	8001e74 <Quaternion_setIdentity>
    Quaternion_setIdentity(&ori->accQuat);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	3370      	adds	r3, #112	; 0x70
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f7fd ff5e 	bl	8001e74 <Quaternion_setIdentity>
    Quaternion_setIdentity(&ori->gyroQuat);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	3360      	adds	r3, #96	; 0x60
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7fd ff59 	bl	8001e74 <Quaternion_setIdentity>

    // Point down (-z axis)
    ori->vertical[0] = 0;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f04f 0200 	mov.w	r2, #0
 8003fc8:	655a      	str	r2, [r3, #84]	; 0x54
    ori->vertical[1] = 0;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f04f 0200 	mov.w	r2, #0
 8003fd0:	659a      	str	r2, [r3, #88]	; 0x58
    ori->vertical[2] = 1;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003fd8:	65da      	str	r2, [r3, #92]	; 0x5c

    ori->gyroVec[0] = 0;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f04f 0200 	mov.w	r2, #0
 8003fe0:	631a      	str	r2, [r3, #48]	; 0x30
    ori->gyroVec[1] = 0;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f04f 0200 	mov.w	r2, #0
 8003fe8:	635a      	str	r2, [r3, #52]	; 0x34
    ori->gyroVec[2] = 0;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f04f 0200 	mov.w	r2, #0
 8003ff0:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003ff2:	bf00      	nop
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <orientation_setGyro>:

void orientation_setGyro(Orientation *ori, float gyro[3]) {
 8003ffa:	b480      	push	{r7}
 8003ffc:	b083      	sub	sp, #12
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
 8004002:	6039      	str	r1, [r7, #0]
    ori->gyroVec[0] = gyro[0];
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	631a      	str	r2, [r3, #48]	; 0x30
    ori->gyroVec[1] = gyro[1];
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685a      	ldr	r2, [r3, #4]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	635a      	str	r2, [r3, #52]	; 0x34
    ori->gyroVec[2] = gyro[2];
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	689a      	ldr	r2, [r3, #8]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800401c:	bf00      	nop
 800401e:	370c      	adds	r7, #12
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr

08004028 <orientation_setAcc>:

void orientation_setAcc(Orientation *ori, float acc[3]) {
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
    ori->accBodyVec[0] = acc[0];
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	63da      	str	r2, [r3, #60]	; 0x3c
    ori->accBodyVec[1] = acc[1];
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685a      	ldr	r2, [r3, #4]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	641a      	str	r2, [r3, #64]	; 0x40
    ori->accBodyVec[2] = acc[2];
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	689a      	ldr	r2, [r3, #8]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	645a      	str	r2, [r3, #68]	; 0x44
}
 800404a:	bf00      	nop
 800404c:	370c      	adds	r7, #12
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
	...

08004058 <orientation_update>:

// based on https://github.com/daPhoosa/SimpleIMU-6/blob/master/SimpleIMU-6.ino
void orientation_update(Orientation *ori, float dt) {
 8004058:	b590      	push	{r4, r7, lr}
 800405a:	b08f      	sub	sp, #60	; 0x3c
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	ed87 0a00 	vstr	s0, [r7]

    //Quaternion_set(0,ori->gyroVec[0],ori->gyroVec[1],ori->gyroVec[2],&ori->gyroQuat);
    //Quaternion_set(0,ori->accBodyVec[0],ori->accBodyVec[1],ori->accBodyVec[2],&ori->accQuat);

    Quaternion_rotate(&ori->orientationQuat, ori->accBodyVec, ori->accWorldVec);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	3348      	adds	r3, #72	; 0x48
 8004070:	461a      	mov	r2, r3
 8004072:	f7fe f959 	bl	8002328 <Quaternion_rotate>
    float correctionWorld[3];
    cross_product(ori->accWorldVec, ori->vertical, correctionWorld);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f103 0048 	add.w	r0, r3, #72	; 0x48
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	3354      	adds	r3, #84	; 0x54
 8004080:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004084:	4619      	mov	r1, r3
 8004086:	f7ff fed7 	bl	8003e38 <cross_product>

    float correctionBody[3];
    Quaternion_conjugate(&ori->orientationQuat, &ori->orientationQuatConj);
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	3310      	adds	r3, #16
 8004090:	4619      	mov	r1, r3
 8004092:	4610      	mov	r0, r2
 8004094:	f7fe f854 	bl	8002140 <Quaternion_conjugate>
    Quaternion_rotate(&ori->orientationQuatConj, correctionWorld, correctionBody);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	3310      	adds	r3, #16
 800409c:	f107 021c 	add.w	r2, r7, #28
 80040a0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80040a4:	4618      	mov	r0, r3
 80040a6:	f7fe f93f 	bl	8002328 <Quaternion_rotate>

    correctionBody[0] = correctionBody[0] * 0.1;
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7fc fa6b 	bl	8000588 <__aeabi_f2d>
 80040b2:	a347      	add	r3, pc, #284	; (adr r3, 80041d0 <orientation_update+0x178>)
 80040b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040b8:	f7fc fabe 	bl	8000638 <__aeabi_dmul>
 80040bc:	4603      	mov	r3, r0
 80040be:	460c      	mov	r4, r1
 80040c0:	4618      	mov	r0, r3
 80040c2:	4621      	mov	r1, r4
 80040c4:	f7fc fdb0 	bl	8000c28 <__aeabi_d2f>
 80040c8:	4603      	mov	r3, r0
 80040ca:	61fb      	str	r3, [r7, #28]
    correctionBody[1] = correctionBody[1] * 0.1;
 80040cc:	6a3b      	ldr	r3, [r7, #32]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f7fc fa5a 	bl	8000588 <__aeabi_f2d>
 80040d4:	a33e      	add	r3, pc, #248	; (adr r3, 80041d0 <orientation_update+0x178>)
 80040d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040da:	f7fc faad 	bl	8000638 <__aeabi_dmul>
 80040de:	4603      	mov	r3, r0
 80040e0:	460c      	mov	r4, r1
 80040e2:	4618      	mov	r0, r3
 80040e4:	4621      	mov	r1, r4
 80040e6:	f7fc fd9f 	bl	8000c28 <__aeabi_d2f>
 80040ea:	4603      	mov	r3, r0
 80040ec:	623b      	str	r3, [r7, #32]
    correctionBody[2] = correctionBody[2] * 0.1;
 80040ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f0:	4618      	mov	r0, r3
 80040f2:	f7fc fa49 	bl	8000588 <__aeabi_f2d>
 80040f6:	a336      	add	r3, pc, #216	; (adr r3, 80041d0 <orientation_update+0x178>)
 80040f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fc:	f7fc fa9c 	bl	8000638 <__aeabi_dmul>
 8004100:	4603      	mov	r3, r0
 8004102:	460c      	mov	r4, r1
 8004104:	4618      	mov	r0, r3
 8004106:	4621      	mov	r1, r4
 8004108:	f7fc fd8e 	bl	8000c28 <__aeabi_d2f>
 800410c:	4603      	mov	r3, r0
 800410e:	627b      	str	r3, [r7, #36]	; 0x24

    float GsSquared = vector_lenSquared(ori->accBodyVec) / (standardGravity * standardGravity);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	333c      	adds	r3, #60	; 0x3c
 8004114:	4618      	mov	r0, r3
 8004116:	f7ff ff17 	bl	8003f48 <vector_lenSquared>
 800411a:	ee10 3a10 	vmov	r3, s0
 800411e:	4618      	mov	r0, r3
 8004120:	f7fc fa32 	bl	8000588 <__aeabi_f2d>
 8004124:	a32c      	add	r3, pc, #176	; (adr r3, 80041d8 <orientation_update+0x180>)
 8004126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800412a:	f7fc fbaf 	bl	800088c <__aeabi_ddiv>
 800412e:	4603      	mov	r3, r0
 8004130:	460c      	mov	r4, r1
 8004132:	4618      	mov	r0, r3
 8004134:	4621      	mov	r1, r4
 8004136:	f7fc fd77 	bl	8000c28 <__aeabi_d2f>
 800413a:	4603      	mov	r3, r0
 800413c:	637b      	str	r3, [r7, #52]	; 0x34
    if (GsSquared > 0.81 && GsSquared < 1.21) {
 800413e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004140:	f7fc fa22 	bl	8000588 <__aeabi_f2d>
 8004144:	a326      	add	r3, pc, #152	; (adr r3, 80041e0 <orientation_update+0x188>)
 8004146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414a:	f7fc fd05 	bl	8000b58 <__aeabi_dcmpgt>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d015      	beq.n	8004180 <orientation_update+0x128>
 8004154:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004156:	f7fc fa17 	bl	8000588 <__aeabi_f2d>
 800415a:	a323      	add	r3, pc, #140	; (adr r3, 80041e8 <orientation_update+0x190>)
 800415c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004160:	f7fc fcdc 	bl	8000b1c <__aeabi_dcmplt>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d00a      	beq.n	8004180 <orientation_update+0x128>
        vector_sum(ori->gyroVec, correctionBody, ori->gyroVec);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004176:	f107 031c 	add.w	r3, r7, #28
 800417a:	4619      	mov	r1, r3
 800417c:	f7ff feb1 	bl	8003ee2 <vector_sum>
    }
    Quaternion_fromRate(ori->gyroVec, dt, &ori->incrementalRotation);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	3320      	adds	r3, #32
 800418a:	4619      	mov	r1, r3
 800418c:	ed97 0a00 	vldr	s0, [r7]
 8004190:	4610      	mov	r0, r2
 8004192:	f7fe fa51 	bl	8002638 <Quaternion_fromRate>

    Quaternion tempQuat;

    Quaternion_multiply(&ori->orientationQuat, &ori->incrementalRotation, &tempQuat);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	3320      	adds	r3, #32
 800419c:	f107 020c 	add.w	r2, r7, #12
 80041a0:	4619      	mov	r1, r3
 80041a2:	f7fe f801 	bl	80021a8 <Quaternion_multiply>
    Quaternion_copy(&tempQuat, &ori->orientationQuat);
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	f107 030c 	add.w	r3, r7, #12
 80041ac:	4611      	mov	r1, r2
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7fd fe84 	bl	8001ebc <Quaternion_copy>
    //Quaternion_lockY(&ori->orientationQuat, &ori->horQuat);
    Quaternion_toEulerZYX(&ori->orientationQuat, ori->eulerZYX);
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	3380      	adds	r3, #128	; 0x80
 80041ba:	4619      	mov	r1, r3
 80041bc:	4610      	mov	r0, r2
 80041be:	f7fd fe9f 	bl	8001f00 <Quaternion_toEulerZYX>
    //ori->eulerZYX[2] = 0;
    //Quaternion_fromEulerZYX(ori->eulerZYX, &ori->horQuat);
}
 80041c2:	bf00      	nop
 80041c4:	373c      	adds	r7, #60	; 0x3c
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd90      	pop	{r4, r7, pc}
 80041ca:	bf00      	nop
 80041cc:	f3af 8000 	nop.w
 80041d0:	9999999a 	.word	0x9999999a
 80041d4:	3fb99999 	.word	0x3fb99999
 80041d8:	9339d914 	.word	0x9339d914
 80041dc:	40580ae7 	.word	0x40580ae7
 80041e0:	1eb851ec 	.word	0x1eb851ec
 80041e4:	3fe9eb85 	.word	0x3fe9eb85
 80041e8:	f5c28f5c 	.word	0xf5c28f5c
 80041ec:	3ff35c28 	.word	0x3ff35c28

080041f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041f6:	2300      	movs	r3, #0
 80041f8:	607b      	str	r3, [r7, #4]
 80041fa:	4b12      	ldr	r3, [pc, #72]	; (8004244 <HAL_MspInit+0x54>)
 80041fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041fe:	4a11      	ldr	r2, [pc, #68]	; (8004244 <HAL_MspInit+0x54>)
 8004200:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004204:	6453      	str	r3, [r2, #68]	; 0x44
 8004206:	4b0f      	ldr	r3, [pc, #60]	; (8004244 <HAL_MspInit+0x54>)
 8004208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800420a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800420e:	607b      	str	r3, [r7, #4]
 8004210:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004212:	2300      	movs	r3, #0
 8004214:	603b      	str	r3, [r7, #0]
 8004216:	4b0b      	ldr	r3, [pc, #44]	; (8004244 <HAL_MspInit+0x54>)
 8004218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421a:	4a0a      	ldr	r2, [pc, #40]	; (8004244 <HAL_MspInit+0x54>)
 800421c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004220:	6413      	str	r3, [r2, #64]	; 0x40
 8004222:	4b08      	ldr	r3, [pc, #32]	; (8004244 <HAL_MspInit+0x54>)
 8004224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800422a:	603b      	str	r3, [r7, #0]
 800422c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800422e:	2200      	movs	r2, #0
 8004230:	210f      	movs	r1, #15
 8004232:	f06f 0001 	mvn.w	r0, #1
 8004236:	f001 f8bb 	bl	80053b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800423a:	bf00      	nop
 800423c:	3708      	adds	r7, #8
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	40023800 	.word	0x40023800

08004248 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b08a      	sub	sp, #40	; 0x28
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004250:	f107 0314 	add.w	r3, r7, #20
 8004254:	2200      	movs	r2, #0
 8004256:	601a      	str	r2, [r3, #0]
 8004258:	605a      	str	r2, [r3, #4]
 800425a:	609a      	str	r2, [r3, #8]
 800425c:	60da      	str	r2, [r3, #12]
 800425e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a17      	ldr	r2, [pc, #92]	; (80042c4 <HAL_ADC_MspInit+0x7c>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d127      	bne.n	80042ba <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800426a:	2300      	movs	r3, #0
 800426c:	613b      	str	r3, [r7, #16]
 800426e:	4b16      	ldr	r3, [pc, #88]	; (80042c8 <HAL_ADC_MspInit+0x80>)
 8004270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004272:	4a15      	ldr	r2, [pc, #84]	; (80042c8 <HAL_ADC_MspInit+0x80>)
 8004274:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004278:	6453      	str	r3, [r2, #68]	; 0x44
 800427a:	4b13      	ldr	r3, [pc, #76]	; (80042c8 <HAL_ADC_MspInit+0x80>)
 800427c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800427e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004282:	613b      	str	r3, [r7, #16]
 8004284:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004286:	2300      	movs	r3, #0
 8004288:	60fb      	str	r3, [r7, #12]
 800428a:	4b0f      	ldr	r3, [pc, #60]	; (80042c8 <HAL_ADC_MspInit+0x80>)
 800428c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800428e:	4a0e      	ldr	r2, [pc, #56]	; (80042c8 <HAL_ADC_MspInit+0x80>)
 8004290:	f043 0304 	orr.w	r3, r3, #4
 8004294:	6313      	str	r3, [r2, #48]	; 0x30
 8004296:	4b0c      	ldr	r3, [pc, #48]	; (80042c8 <HAL_ADC_MspInit+0x80>)
 8004298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800429a:	f003 0304 	and.w	r3, r3, #4
 800429e:	60fb      	str	r3, [r7, #12]
 80042a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = VOLTAGE_Pin;
 80042a2:	2304      	movs	r3, #4
 80042a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042a6:	2303      	movs	r3, #3
 80042a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042aa:	2300      	movs	r3, #0
 80042ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 80042ae:	f107 0314 	add.w	r3, r7, #20
 80042b2:	4619      	mov	r1, r3
 80042b4:	4805      	ldr	r0, [pc, #20]	; (80042cc <HAL_ADC_MspInit+0x84>)
 80042b6:	f001 f8a5 	bl	8005404 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80042ba:	bf00      	nop
 80042bc:	3728      	adds	r7, #40	; 0x28
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	40012000 	.word	0x40012000
 80042c8:	40023800 	.word	0x40023800
 80042cc:	40020800 	.word	0x40020800

080042d0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b08a      	sub	sp, #40	; 0x28
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042d8:	f107 0314 	add.w	r3, r7, #20
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	605a      	str	r2, [r3, #4]
 80042e2:	609a      	str	r2, [r3, #8]
 80042e4:	60da      	str	r2, [r3, #12]
 80042e6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a29      	ldr	r2, [pc, #164]	; (8004394 <HAL_I2C_MspInit+0xc4>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d14b      	bne.n	800438a <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042f2:	2300      	movs	r3, #0
 80042f4:	613b      	str	r3, [r7, #16]
 80042f6:	4b28      	ldr	r3, [pc, #160]	; (8004398 <HAL_I2C_MspInit+0xc8>)
 80042f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042fa:	4a27      	ldr	r2, [pc, #156]	; (8004398 <HAL_I2C_MspInit+0xc8>)
 80042fc:	f043 0304 	orr.w	r3, r3, #4
 8004300:	6313      	str	r3, [r2, #48]	; 0x30
 8004302:	4b25      	ldr	r3, [pc, #148]	; (8004398 <HAL_I2C_MspInit+0xc8>)
 8004304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004306:	f003 0304 	and.w	r3, r3, #4
 800430a:	613b      	str	r3, [r7, #16]
 800430c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800430e:	2300      	movs	r3, #0
 8004310:	60fb      	str	r3, [r7, #12]
 8004312:	4b21      	ldr	r3, [pc, #132]	; (8004398 <HAL_I2C_MspInit+0xc8>)
 8004314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004316:	4a20      	ldr	r2, [pc, #128]	; (8004398 <HAL_I2C_MspInit+0xc8>)
 8004318:	f043 0301 	orr.w	r3, r3, #1
 800431c:	6313      	str	r3, [r2, #48]	; 0x30
 800431e:	4b1e      	ldr	r3, [pc, #120]	; (8004398 <HAL_I2C_MspInit+0xc8>)
 8004320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	60fb      	str	r3, [r7, #12]
 8004328:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800432a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800432e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004330:	2312      	movs	r3, #18
 8004332:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004334:	2301      	movs	r3, #1
 8004336:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004338:	2303      	movs	r3, #3
 800433a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800433c:	2304      	movs	r3, #4
 800433e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004340:	f107 0314 	add.w	r3, r7, #20
 8004344:	4619      	mov	r1, r3
 8004346:	4815      	ldr	r0, [pc, #84]	; (800439c <HAL_I2C_MspInit+0xcc>)
 8004348:	f001 f85c 	bl	8005404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800434c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004350:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004352:	2312      	movs	r3, #18
 8004354:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004356:	2301      	movs	r3, #1
 8004358:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800435a:	2303      	movs	r3, #3
 800435c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800435e:	2304      	movs	r3, #4
 8004360:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004362:	f107 0314 	add.w	r3, r7, #20
 8004366:	4619      	mov	r1, r3
 8004368:	480d      	ldr	r0, [pc, #52]	; (80043a0 <HAL_I2C_MspInit+0xd0>)
 800436a:	f001 f84b 	bl	8005404 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800436e:	2300      	movs	r3, #0
 8004370:	60bb      	str	r3, [r7, #8]
 8004372:	4b09      	ldr	r3, [pc, #36]	; (8004398 <HAL_I2C_MspInit+0xc8>)
 8004374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004376:	4a08      	ldr	r2, [pc, #32]	; (8004398 <HAL_I2C_MspInit+0xc8>)
 8004378:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800437c:	6413      	str	r3, [r2, #64]	; 0x40
 800437e:	4b06      	ldr	r3, [pc, #24]	; (8004398 <HAL_I2C_MspInit+0xc8>)
 8004380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004382:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004386:	60bb      	str	r3, [r7, #8]
 8004388:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800438a:	bf00      	nop
 800438c:	3728      	adds	r7, #40	; 0x28
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	40005c00 	.word	0x40005c00
 8004398:	40023800 	.word	0x40023800
 800439c:	40020800 	.word	0x40020800
 80043a0:	40020000 	.word	0x40020000

080043a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b08e      	sub	sp, #56	; 0x38
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043b0:	2200      	movs	r2, #0
 80043b2:	601a      	str	r2, [r3, #0]
 80043b4:	605a      	str	r2, [r3, #4]
 80043b6:	609a      	str	r2, [r3, #8]
 80043b8:	60da      	str	r2, [r3, #12]
 80043ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a5b      	ldr	r2, [pc, #364]	; (8004530 <HAL_SPI_MspInit+0x18c>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d12c      	bne.n	8004420 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80043c6:	2300      	movs	r3, #0
 80043c8:	623b      	str	r3, [r7, #32]
 80043ca:	4b5a      	ldr	r3, [pc, #360]	; (8004534 <HAL_SPI_MspInit+0x190>)
 80043cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ce:	4a59      	ldr	r2, [pc, #356]	; (8004534 <HAL_SPI_MspInit+0x190>)
 80043d0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80043d4:	6453      	str	r3, [r2, #68]	; 0x44
 80043d6:	4b57      	ldr	r3, [pc, #348]	; (8004534 <HAL_SPI_MspInit+0x190>)
 80043d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043de:	623b      	str	r3, [r7, #32]
 80043e0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043e2:	2300      	movs	r3, #0
 80043e4:	61fb      	str	r3, [r7, #28]
 80043e6:	4b53      	ldr	r3, [pc, #332]	; (8004534 <HAL_SPI_MspInit+0x190>)
 80043e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ea:	4a52      	ldr	r2, [pc, #328]	; (8004534 <HAL_SPI_MspInit+0x190>)
 80043ec:	f043 0301 	orr.w	r3, r3, #1
 80043f0:	6313      	str	r3, [r2, #48]	; 0x30
 80043f2:	4b50      	ldr	r3, [pc, #320]	; (8004534 <HAL_SPI_MspInit+0x190>)
 80043f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f6:	f003 0301 	and.w	r3, r3, #1
 80043fa:	61fb      	str	r3, [r7, #28]
 80043fc:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80043fe:	23e0      	movs	r3, #224	; 0xe0
 8004400:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004402:	2302      	movs	r3, #2
 8004404:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004406:	2300      	movs	r3, #0
 8004408:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800440a:	2303      	movs	r3, #3
 800440c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800440e:	2305      	movs	r3, #5
 8004410:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004412:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004416:	4619      	mov	r1, r3
 8004418:	4847      	ldr	r0, [pc, #284]	; (8004538 <HAL_SPI_MspInit+0x194>)
 800441a:	f000 fff3 	bl	8005404 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800441e:	e082      	b.n	8004526 <HAL_SPI_MspInit+0x182>
  else if(hspi->Instance==SPI2)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a45      	ldr	r2, [pc, #276]	; (800453c <HAL_SPI_MspInit+0x198>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d12d      	bne.n	8004486 <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800442a:	2300      	movs	r3, #0
 800442c:	61bb      	str	r3, [r7, #24]
 800442e:	4b41      	ldr	r3, [pc, #260]	; (8004534 <HAL_SPI_MspInit+0x190>)
 8004430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004432:	4a40      	ldr	r2, [pc, #256]	; (8004534 <HAL_SPI_MspInit+0x190>)
 8004434:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004438:	6413      	str	r3, [r2, #64]	; 0x40
 800443a:	4b3e      	ldr	r3, [pc, #248]	; (8004534 <HAL_SPI_MspInit+0x190>)
 800443c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004442:	61bb      	str	r3, [r7, #24]
 8004444:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004446:	2300      	movs	r3, #0
 8004448:	617b      	str	r3, [r7, #20]
 800444a:	4b3a      	ldr	r3, [pc, #232]	; (8004534 <HAL_SPI_MspInit+0x190>)
 800444c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800444e:	4a39      	ldr	r2, [pc, #228]	; (8004534 <HAL_SPI_MspInit+0x190>)
 8004450:	f043 0302 	orr.w	r3, r3, #2
 8004454:	6313      	str	r3, [r2, #48]	; 0x30
 8004456:	4b37      	ldr	r3, [pc, #220]	; (8004534 <HAL_SPI_MspInit+0x190>)
 8004458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	617b      	str	r3, [r7, #20]
 8004460:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004462:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004466:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004468:	2302      	movs	r3, #2
 800446a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800446c:	2300      	movs	r3, #0
 800446e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004470:	2303      	movs	r3, #3
 8004472:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004474:	2305      	movs	r3, #5
 8004476:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004478:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800447c:	4619      	mov	r1, r3
 800447e:	4830      	ldr	r0, [pc, #192]	; (8004540 <HAL_SPI_MspInit+0x19c>)
 8004480:	f000 ffc0 	bl	8005404 <HAL_GPIO_Init>
}
 8004484:	e04f      	b.n	8004526 <HAL_SPI_MspInit+0x182>
  else if(hspi->Instance==SPI3)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a2e      	ldr	r2, [pc, #184]	; (8004544 <HAL_SPI_MspInit+0x1a0>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d14a      	bne.n	8004526 <HAL_SPI_MspInit+0x182>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004490:	2300      	movs	r3, #0
 8004492:	613b      	str	r3, [r7, #16]
 8004494:	4b27      	ldr	r3, [pc, #156]	; (8004534 <HAL_SPI_MspInit+0x190>)
 8004496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004498:	4a26      	ldr	r2, [pc, #152]	; (8004534 <HAL_SPI_MspInit+0x190>)
 800449a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800449e:	6413      	str	r3, [r2, #64]	; 0x40
 80044a0:	4b24      	ldr	r3, [pc, #144]	; (8004534 <HAL_SPI_MspInit+0x190>)
 80044a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044a8:	613b      	str	r3, [r7, #16]
 80044aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044ac:	2300      	movs	r3, #0
 80044ae:	60fb      	str	r3, [r7, #12]
 80044b0:	4b20      	ldr	r3, [pc, #128]	; (8004534 <HAL_SPI_MspInit+0x190>)
 80044b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b4:	4a1f      	ldr	r2, [pc, #124]	; (8004534 <HAL_SPI_MspInit+0x190>)
 80044b6:	f043 0304 	orr.w	r3, r3, #4
 80044ba:	6313      	str	r3, [r2, #48]	; 0x30
 80044bc:	4b1d      	ldr	r3, [pc, #116]	; (8004534 <HAL_SPI_MspInit+0x190>)
 80044be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c0:	f003 0304 	and.w	r3, r3, #4
 80044c4:	60fb      	str	r3, [r7, #12]
 80044c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044c8:	2300      	movs	r3, #0
 80044ca:	60bb      	str	r3, [r7, #8]
 80044cc:	4b19      	ldr	r3, [pc, #100]	; (8004534 <HAL_SPI_MspInit+0x190>)
 80044ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d0:	4a18      	ldr	r2, [pc, #96]	; (8004534 <HAL_SPI_MspInit+0x190>)
 80044d2:	f043 0302 	orr.w	r3, r3, #2
 80044d6:	6313      	str	r3, [r2, #48]	; 0x30
 80044d8:	4b16      	ldr	r3, [pc, #88]	; (8004534 <HAL_SPI_MspInit+0x190>)
 80044da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044dc:	f003 0302 	and.w	r3, r3, #2
 80044e0:	60bb      	str	r3, [r7, #8]
 80044e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80044e4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80044e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044ea:	2302      	movs	r3, #2
 80044ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ee:	2300      	movs	r3, #0
 80044f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044f2:	2303      	movs	r3, #3
 80044f4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80044f6:	2306      	movs	r3, #6
 80044f8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044fe:	4619      	mov	r1, r3
 8004500:	4811      	ldr	r0, [pc, #68]	; (8004548 <HAL_SPI_MspInit+0x1a4>)
 8004502:	f000 ff7f 	bl	8005404 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004506:	2320      	movs	r3, #32
 8004508:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800450a:	2302      	movs	r3, #2
 800450c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800450e:	2300      	movs	r3, #0
 8004510:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004512:	2303      	movs	r3, #3
 8004514:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004516:	2306      	movs	r3, #6
 8004518:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800451a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800451e:	4619      	mov	r1, r3
 8004520:	4807      	ldr	r0, [pc, #28]	; (8004540 <HAL_SPI_MspInit+0x19c>)
 8004522:	f000 ff6f 	bl	8005404 <HAL_GPIO_Init>
}
 8004526:	bf00      	nop
 8004528:	3738      	adds	r7, #56	; 0x38
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	40013000 	.word	0x40013000
 8004534:	40023800 	.word	0x40023800
 8004538:	40020000 	.word	0x40020000
 800453c:	40003800 	.word	0x40003800
 8004540:	40020400 	.word	0x40020400
 8004544:	40003c00 	.word	0x40003c00
 8004548:	40020800 	.word	0x40020800

0800454c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800455c:	d10d      	bne.n	800457a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800455e:	2300      	movs	r3, #0
 8004560:	60fb      	str	r3, [r7, #12]
 8004562:	4b09      	ldr	r3, [pc, #36]	; (8004588 <HAL_TIM_PWM_MspInit+0x3c>)
 8004564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004566:	4a08      	ldr	r2, [pc, #32]	; (8004588 <HAL_TIM_PWM_MspInit+0x3c>)
 8004568:	f043 0301 	orr.w	r3, r3, #1
 800456c:	6413      	str	r3, [r2, #64]	; 0x40
 800456e:	4b06      	ldr	r3, [pc, #24]	; (8004588 <HAL_TIM_PWM_MspInit+0x3c>)
 8004570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	60fb      	str	r3, [r7, #12]
 8004578:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800457a:	bf00      	nop
 800457c:	3714      	adds	r7, #20
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop
 8004588:	40023800 	.word	0x40023800

0800458c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800458c:	b480      	push	{r7}
 800458e:	b085      	sub	sp, #20
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a0b      	ldr	r2, [pc, #44]	; (80045c8 <HAL_TIM_Base_MspInit+0x3c>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d10d      	bne.n	80045ba <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800459e:	2300      	movs	r3, #0
 80045a0:	60fb      	str	r3, [r7, #12]
 80045a2:	4b0a      	ldr	r3, [pc, #40]	; (80045cc <HAL_TIM_Base_MspInit+0x40>)
 80045a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a6:	4a09      	ldr	r2, [pc, #36]	; (80045cc <HAL_TIM_Base_MspInit+0x40>)
 80045a8:	f043 0302 	orr.w	r3, r3, #2
 80045ac:	6413      	str	r3, [r2, #64]	; 0x40
 80045ae:	4b07      	ldr	r3, [pc, #28]	; (80045cc <HAL_TIM_Base_MspInit+0x40>)
 80045b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b2:	f003 0302 	and.w	r3, r3, #2
 80045b6:	60fb      	str	r3, [r7, #12]
 80045b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80045ba:	bf00      	nop
 80045bc:	3714      	adds	r7, #20
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	40000400 	.word	0x40000400
 80045cc:	40023800 	.word	0x40023800

080045d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b08a      	sub	sp, #40	; 0x28
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045d8:	f107 0314 	add.w	r3, r7, #20
 80045dc:	2200      	movs	r2, #0
 80045de:	601a      	str	r2, [r3, #0]
 80045e0:	605a      	str	r2, [r3, #4]
 80045e2:	609a      	str	r2, [r3, #8]
 80045e4:	60da      	str	r2, [r3, #12]
 80045e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045f0:	d11e      	bne.n	8004630 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045f2:	2300      	movs	r3, #0
 80045f4:	613b      	str	r3, [r7, #16]
 80045f6:	4b31      	ldr	r3, [pc, #196]	; (80046bc <HAL_TIM_MspPostInit+0xec>)
 80045f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fa:	4a30      	ldr	r2, [pc, #192]	; (80046bc <HAL_TIM_MspPostInit+0xec>)
 80045fc:	f043 0301 	orr.w	r3, r3, #1
 8004600:	6313      	str	r3, [r2, #48]	; 0x30
 8004602:	4b2e      	ldr	r3, [pc, #184]	; (80046bc <HAL_TIM_MspPostInit+0xec>)
 8004604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	613b      	str	r3, [r7, #16]
 800460c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 800460e:	2309      	movs	r3, #9
 8004610:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004612:	2302      	movs	r3, #2
 8004614:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004616:	2300      	movs	r3, #0
 8004618:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800461a:	2300      	movs	r3, #0
 800461c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800461e:	2301      	movs	r3, #1
 8004620:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004622:	f107 0314 	add.w	r3, r7, #20
 8004626:	4619      	mov	r1, r3
 8004628:	4825      	ldr	r0, [pc, #148]	; (80046c0 <HAL_TIM_MspPostInit+0xf0>)
 800462a:	f000 feeb 	bl	8005404 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800462e:	e041      	b.n	80046b4 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a23      	ldr	r2, [pc, #140]	; (80046c4 <HAL_TIM_MspPostInit+0xf4>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d13c      	bne.n	80046b4 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800463a:	2300      	movs	r3, #0
 800463c:	60fb      	str	r3, [r7, #12]
 800463e:	4b1f      	ldr	r3, [pc, #124]	; (80046bc <HAL_TIM_MspPostInit+0xec>)
 8004640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004642:	4a1e      	ldr	r2, [pc, #120]	; (80046bc <HAL_TIM_MspPostInit+0xec>)
 8004644:	f043 0302 	orr.w	r3, r3, #2
 8004648:	6313      	str	r3, [r2, #48]	; 0x30
 800464a:	4b1c      	ldr	r3, [pc, #112]	; (80046bc <HAL_TIM_MspPostInit+0xec>)
 800464c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	60fb      	str	r3, [r7, #12]
 8004654:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004656:	2300      	movs	r3, #0
 8004658:	60bb      	str	r3, [r7, #8]
 800465a:	4b18      	ldr	r3, [pc, #96]	; (80046bc <HAL_TIM_MspPostInit+0xec>)
 800465c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465e:	4a17      	ldr	r2, [pc, #92]	; (80046bc <HAL_TIM_MspPostInit+0xec>)
 8004660:	f043 0304 	orr.w	r3, r3, #4
 8004664:	6313      	str	r3, [r2, #48]	; 0x30
 8004666:	4b15      	ldr	r3, [pc, #84]	; (80046bc <HAL_TIM_MspPostInit+0xec>)
 8004668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800466a:	f003 0304 	and.w	r3, r3, #4
 800466e:	60bb      	str	r3, [r7, #8]
 8004670:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004672:	2302      	movs	r3, #2
 8004674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004676:	2302      	movs	r3, #2
 8004678:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800467a:	2300      	movs	r3, #0
 800467c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800467e:	2300      	movs	r3, #0
 8004680:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004682:	2302      	movs	r3, #2
 8004684:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004686:	f107 0314 	add.w	r3, r7, #20
 800468a:	4619      	mov	r1, r3
 800468c:	480e      	ldr	r0, [pc, #56]	; (80046c8 <HAL_TIM_MspPostInit+0xf8>)
 800468e:	f000 feb9 	bl	8005404 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8004692:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8004696:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004698:	2302      	movs	r3, #2
 800469a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800469c:	2300      	movs	r3, #0
 800469e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046a0:	2300      	movs	r3, #0
 80046a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80046a4:	2302      	movs	r3, #2
 80046a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046a8:	f107 0314 	add.w	r3, r7, #20
 80046ac:	4619      	mov	r1, r3
 80046ae:	4807      	ldr	r0, [pc, #28]	; (80046cc <HAL_TIM_MspPostInit+0xfc>)
 80046b0:	f000 fea8 	bl	8005404 <HAL_GPIO_Init>
}
 80046b4:	bf00      	nop
 80046b6:	3728      	adds	r7, #40	; 0x28
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	40023800 	.word	0x40023800
 80046c0:	40020000 	.word	0x40020000
 80046c4:	40000400 	.word	0x40000400
 80046c8:	40020400 	.word	0x40020400
 80046cc:	40020800 	.word	0x40020800

080046d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b08c      	sub	sp, #48	; 0x30
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80046d8:	2300      	movs	r3, #0
 80046da:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80046dc:	2300      	movs	r3, #0
 80046de:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 80046e0:	2200      	movs	r2, #0
 80046e2:	6879      	ldr	r1, [r7, #4]
 80046e4:	2019      	movs	r0, #25
 80046e6:	f000 fe63 	bl	80053b0 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80046ea:	2019      	movs	r0, #25
 80046ec:	f000 fe7c 	bl	80053e8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80046f0:	2300      	movs	r3, #0
 80046f2:	60fb      	str	r3, [r7, #12]
 80046f4:	4b1f      	ldr	r3, [pc, #124]	; (8004774 <HAL_InitTick+0xa4>)
 80046f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f8:	4a1e      	ldr	r2, [pc, #120]	; (8004774 <HAL_InitTick+0xa4>)
 80046fa:	f043 0301 	orr.w	r3, r3, #1
 80046fe:	6453      	str	r3, [r2, #68]	; 0x44
 8004700:	4b1c      	ldr	r3, [pc, #112]	; (8004774 <HAL_InitTick+0xa4>)
 8004702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004704:	f003 0301 	and.w	r3, r3, #1
 8004708:	60fb      	str	r3, [r7, #12]
 800470a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800470c:	f107 0210 	add.w	r2, r7, #16
 8004710:	f107 0314 	add.w	r3, r7, #20
 8004714:	4611      	mov	r1, r2
 8004716:	4618      	mov	r0, r3
 8004718:	f003 fb24 	bl	8007d64 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800471c:	f003 fb0e 	bl	8007d3c <HAL_RCC_GetPCLK2Freq>
 8004720:	4603      	mov	r3, r0
 8004722:	005b      	lsls	r3, r3, #1
 8004724:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004728:	4a13      	ldr	r2, [pc, #76]	; (8004778 <HAL_InitTick+0xa8>)
 800472a:	fba2 2303 	umull	r2, r3, r2, r3
 800472e:	0c9b      	lsrs	r3, r3, #18
 8004730:	3b01      	subs	r3, #1
 8004732:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004734:	4b11      	ldr	r3, [pc, #68]	; (800477c <HAL_InitTick+0xac>)
 8004736:	4a12      	ldr	r2, [pc, #72]	; (8004780 <HAL_InitTick+0xb0>)
 8004738:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800473a:	4b10      	ldr	r3, [pc, #64]	; (800477c <HAL_InitTick+0xac>)
 800473c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004740:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004742:	4a0e      	ldr	r2, [pc, #56]	; (800477c <HAL_InitTick+0xac>)
 8004744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004746:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004748:	4b0c      	ldr	r3, [pc, #48]	; (800477c <HAL_InitTick+0xac>)
 800474a:	2200      	movs	r2, #0
 800474c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800474e:	4b0b      	ldr	r3, [pc, #44]	; (800477c <HAL_InitTick+0xac>)
 8004750:	2200      	movs	r2, #0
 8004752:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8004754:	4809      	ldr	r0, [pc, #36]	; (800477c <HAL_InitTick+0xac>)
 8004756:	f004 ffbd 	bl	80096d4 <HAL_TIM_Base_Init>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d104      	bne.n	800476a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8004760:	4806      	ldr	r0, [pc, #24]	; (800477c <HAL_InitTick+0xac>)
 8004762:	f004 ffe2 	bl	800972a <HAL_TIM_Base_Start_IT>
 8004766:	4603      	mov	r3, r0
 8004768:	e000      	b.n	800476c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
}
 800476c:	4618      	mov	r0, r3
 800476e:	3730      	adds	r7, #48	; 0x30
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}
 8004774:	40023800 	.word	0x40023800
 8004778:	431bde83 	.word	0x431bde83
 800477c:	2000459c 	.word	0x2000459c
 8004780:	40010000 	.word	0x40010000

08004784 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004788:	e7fe      	b.n	8004788 <NMI_Handler+0x4>

0800478a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800478a:	b480      	push	{r7}
 800478c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800478e:	e7fe      	b.n	800478e <HardFault_Handler+0x4>

08004790 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004790:	b480      	push	{r7}
 8004792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004794:	e7fe      	b.n	8004794 <MemManage_Handler+0x4>

08004796 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004796:	b480      	push	{r7}
 8004798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800479a:	e7fe      	b.n	800479a <BusFault_Handler+0x4>

0800479c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80047a0:	e7fe      	b.n	80047a0 <UsageFault_Handler+0x4>

080047a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80047a2:	b480      	push	{r7}
 80047a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80047a6:	bf00      	nop
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80047b4:	4802      	ldr	r0, [pc, #8]	; (80047c0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80047b6:	f005 f845 	bl	8009844 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80047ba:	bf00      	nop
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	2000459c 	.word	0x2000459c

080047c4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80047c8:	4802      	ldr	r0, [pc, #8]	; (80047d4 <OTG_FS_IRQHandler+0x10>)
 80047ca:	f002 f8e9 	bl	80069a0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80047ce:	bf00      	nop
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	20005f24 	.word	0x20005f24

080047d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80047d8:	b480      	push	{r7}
 80047da:	af00      	add	r7, sp, #0
	return 1;
 80047dc:	2301      	movs	r3, #1
}
 80047de:	4618      	mov	r0, r3
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <_kill>:

int _kill(int pid, int sig)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80047f2:	f00b fb9d 	bl	800ff30 <__errno>
 80047f6:	4602      	mov	r2, r0
 80047f8:	2316      	movs	r3, #22
 80047fa:	6013      	str	r3, [r2, #0]
	return -1;
 80047fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004800:	4618      	mov	r0, r3
 8004802:	3708      	adds	r7, #8
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}

08004808 <_exit>:

void _exit (int status)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004810:	f04f 31ff 	mov.w	r1, #4294967295
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f7ff ffe7 	bl	80047e8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800481a:	e7fe      	b.n	800481a <_exit+0x12>

0800481c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b086      	sub	sp, #24
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004828:	2300      	movs	r3, #0
 800482a:	617b      	str	r3, [r7, #20]
 800482c:	e00a      	b.n	8004844 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800482e:	f3af 8000 	nop.w
 8004832:	4601      	mov	r1, r0
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	1c5a      	adds	r2, r3, #1
 8004838:	60ba      	str	r2, [r7, #8]
 800483a:	b2ca      	uxtb	r2, r1
 800483c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	3301      	adds	r3, #1
 8004842:	617b      	str	r3, [r7, #20]
 8004844:	697a      	ldr	r2, [r7, #20]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	429a      	cmp	r2, r3
 800484a:	dbf0      	blt.n	800482e <_read+0x12>
	}

return len;
 800484c:	687b      	ldr	r3, [r7, #4]
}
 800484e:	4618      	mov	r0, r3
 8004850:	3718      	adds	r7, #24
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}

08004856 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004856:	b580      	push	{r7, lr}
 8004858:	b086      	sub	sp, #24
 800485a:	af00      	add	r7, sp, #0
 800485c:	60f8      	str	r0, [r7, #12]
 800485e:	60b9      	str	r1, [r7, #8]
 8004860:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004862:	2300      	movs	r3, #0
 8004864:	617b      	str	r3, [r7, #20]
 8004866:	e009      	b.n	800487c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	1c5a      	adds	r2, r3, #1
 800486c:	60ba      	str	r2, [r7, #8]
 800486e:	781b      	ldrb	r3, [r3, #0]
 8004870:	4618      	mov	r0, r3
 8004872:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	3301      	adds	r3, #1
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	697a      	ldr	r2, [r7, #20]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	429a      	cmp	r2, r3
 8004882:	dbf1      	blt.n	8004868 <_write+0x12>
	}
	return len;
 8004884:	687b      	ldr	r3, [r7, #4]
}
 8004886:	4618      	mov	r0, r3
 8004888:	3718      	adds	r7, #24
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}

0800488e <_close>:

int _close(int file)
{
 800488e:	b480      	push	{r7}
 8004890:	b083      	sub	sp, #12
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
	return -1;
 8004896:	f04f 33ff 	mov.w	r3, #4294967295
}
 800489a:	4618      	mov	r0, r3
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr

080048a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80048a6:	b480      	push	{r7}
 80048a8:	b083      	sub	sp, #12
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
 80048ae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80048b6:	605a      	str	r2, [r3, #4]
	return 0;
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr

080048c6 <_isatty>:

int _isatty(int file)
{
 80048c6:	b480      	push	{r7}
 80048c8:	b083      	sub	sp, #12
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
	return 1;
 80048ce:	2301      	movs	r3, #1
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80048dc:	b480      	push	{r7}
 80048de:	b085      	sub	sp, #20
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	607a      	str	r2, [r7, #4]
	return 0;
 80048e8:	2300      	movs	r3, #0
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3714      	adds	r7, #20
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
	...

080048f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b086      	sub	sp, #24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004900:	4a14      	ldr	r2, [pc, #80]	; (8004954 <_sbrk+0x5c>)
 8004902:	4b15      	ldr	r3, [pc, #84]	; (8004958 <_sbrk+0x60>)
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800490c:	4b13      	ldr	r3, [pc, #76]	; (800495c <_sbrk+0x64>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d102      	bne.n	800491a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004914:	4b11      	ldr	r3, [pc, #68]	; (800495c <_sbrk+0x64>)
 8004916:	4a12      	ldr	r2, [pc, #72]	; (8004960 <_sbrk+0x68>)
 8004918:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800491a:	4b10      	ldr	r3, [pc, #64]	; (800495c <_sbrk+0x64>)
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4413      	add	r3, r2
 8004922:	693a      	ldr	r2, [r7, #16]
 8004924:	429a      	cmp	r2, r3
 8004926:	d207      	bcs.n	8004938 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004928:	f00b fb02 	bl	800ff30 <__errno>
 800492c:	4602      	mov	r2, r0
 800492e:	230c      	movs	r3, #12
 8004930:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8004932:	f04f 33ff 	mov.w	r3, #4294967295
 8004936:	e009      	b.n	800494c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004938:	4b08      	ldr	r3, [pc, #32]	; (800495c <_sbrk+0x64>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800493e:	4b07      	ldr	r3, [pc, #28]	; (800495c <_sbrk+0x64>)
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4413      	add	r3, r2
 8004946:	4a05      	ldr	r2, [pc, #20]	; (800495c <_sbrk+0x64>)
 8004948:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800494a:	68fb      	ldr	r3, [r7, #12]
}
 800494c:	4618      	mov	r0, r3
 800494e:	3718      	adds	r7, #24
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	20020000 	.word	0x20020000
 8004958:	00000400 	.word	0x00000400
 800495c:	20000600 	.word	0x20000600
 8004960:	20006330 	.word	0x20006330

08004964 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004964:	b480      	push	{r7}
 8004966:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004968:	4b08      	ldr	r3, [pc, #32]	; (800498c <SystemInit+0x28>)
 800496a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800496e:	4a07      	ldr	r2, [pc, #28]	; (800498c <SystemInit+0x28>)
 8004970:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004974:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004978:	4b04      	ldr	r3, [pc, #16]	; (800498c <SystemInit+0x28>)
 800497a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800497e:	609a      	str	r2, [r3, #8]
#endif
}
 8004980:	bf00      	nop
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	e000ed00 	.word	0xe000ed00

08004990 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004990:	f8df d034 	ldr.w	sp, [pc, #52]	; 80049c8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004994:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004996:	e003      	b.n	80049a0 <LoopCopyDataInit>

08004998 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004998:	4b0c      	ldr	r3, [pc, #48]	; (80049cc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800499a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800499c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800499e:	3104      	adds	r1, #4

080049a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80049a0:	480b      	ldr	r0, [pc, #44]	; (80049d0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80049a2:	4b0c      	ldr	r3, [pc, #48]	; (80049d4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80049a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80049a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80049a8:	d3f6      	bcc.n	8004998 <CopyDataInit>
  ldr  r2, =_sbss
 80049aa:	4a0b      	ldr	r2, [pc, #44]	; (80049d8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80049ac:	e002      	b.n	80049b4 <LoopFillZerobss>

080049ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80049ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80049b0:	f842 3b04 	str.w	r3, [r2], #4

080049b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80049b4:	4b09      	ldr	r3, [pc, #36]	; (80049dc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80049b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80049b8:	d3f9      	bcc.n	80049ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80049ba:	f7ff ffd3 	bl	8004964 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80049be:	f00b facf 	bl	800ff60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80049c2:	f7fe f991 	bl	8002ce8 <main>
  bx  lr    
 80049c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80049c8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80049cc:	08015310 	.word	0x08015310
  ldr  r0, =_sdata
 80049d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80049d4:	2000038c 	.word	0x2000038c
  ldr  r2, =_sbss
 80049d8:	2000038c 	.word	0x2000038c
  ldr  r3, = _ebss
 80049dc:	20006330 	.word	0x20006330

080049e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80049e0:	e7fe      	b.n	80049e0 <ADC_IRQHandler>
	...

080049e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80049e8:	4b0e      	ldr	r3, [pc, #56]	; (8004a24 <HAL_Init+0x40>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a0d      	ldr	r2, [pc, #52]	; (8004a24 <HAL_Init+0x40>)
 80049ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80049f4:	4b0b      	ldr	r3, [pc, #44]	; (8004a24 <HAL_Init+0x40>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a0a      	ldr	r2, [pc, #40]	; (8004a24 <HAL_Init+0x40>)
 80049fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a00:	4b08      	ldr	r3, [pc, #32]	; (8004a24 <HAL_Init+0x40>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a07      	ldr	r2, [pc, #28]	; (8004a24 <HAL_Init+0x40>)
 8004a06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a0c:	2003      	movs	r0, #3
 8004a0e:	f000 fcc4 	bl	800539a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004a12:	2000      	movs	r0, #0
 8004a14:	f7ff fe5c 	bl	80046d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004a18:	f7ff fbea 	bl	80041f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004a1c:	2300      	movs	r3, #0
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	40023c00 	.word	0x40023c00

08004a28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a2c:	4b06      	ldr	r3, [pc, #24]	; (8004a48 <HAL_IncTick+0x20>)
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	461a      	mov	r2, r3
 8004a32:	4b06      	ldr	r3, [pc, #24]	; (8004a4c <HAL_IncTick+0x24>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4413      	add	r3, r2
 8004a38:	4a04      	ldr	r2, [pc, #16]	; (8004a4c <HAL_IncTick+0x24>)
 8004a3a:	6013      	str	r3, [r2, #0]
}
 8004a3c:	bf00      	nop
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	2000000c 	.word	0x2000000c
 8004a4c:	200045dc 	.word	0x200045dc

08004a50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a50:	b480      	push	{r7}
 8004a52:	af00      	add	r7, sp, #0
  return uwTick;
 8004a54:	4b03      	ldr	r3, [pc, #12]	; (8004a64 <HAL_GetTick+0x14>)
 8004a56:	681b      	ldr	r3, [r3, #0]
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	200045dc 	.word	0x200045dc

08004a68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a70:	f7ff ffee 	bl	8004a50 <HAL_GetTick>
 8004a74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a80:	d005      	beq.n	8004a8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a82:	4b09      	ldr	r3, [pc, #36]	; (8004aa8 <HAL_Delay+0x40>)
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	461a      	mov	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004a8e:	bf00      	nop
 8004a90:	f7ff ffde 	bl	8004a50 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	68fa      	ldr	r2, [r7, #12]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d8f7      	bhi.n	8004a90 <HAL_Delay+0x28>
  {
  }
}
 8004aa0:	bf00      	nop
 8004aa2:	3710      	adds	r7, #16
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	2000000c 	.word	0x2000000c

08004aac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d101      	bne.n	8004ac2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e033      	b.n	8004b2a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d109      	bne.n	8004ade <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7ff fbbc 	bl	8004248 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae2:	f003 0310 	and.w	r3, r3, #16
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d118      	bne.n	8004b1c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004af2:	f023 0302 	bic.w	r3, r3, #2
 8004af6:	f043 0202 	orr.w	r2, r3, #2
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f000 faa2 	bl	8005048 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0e:	f023 0303 	bic.w	r3, r3, #3
 8004b12:	f043 0201 	orr.w	r2, r3, #1
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	641a      	str	r2, [r3, #64]	; 0x40
 8004b1a:	e001      	b.n	8004b20 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3710      	adds	r7, #16
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
	...

08004b34 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b085      	sub	sp, #20
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d101      	bne.n	8004b4e <HAL_ADC_Start+0x1a>
 8004b4a:	2302      	movs	r3, #2
 8004b4c:	e0a5      	b.n	8004c9a <HAL_ADC_Start+0x166>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2201      	movs	r2, #1
 8004b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	f003 0301 	and.w	r3, r3, #1
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d018      	beq.n	8004b96 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	689a      	ldr	r2, [r3, #8]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f042 0201 	orr.w	r2, r2, #1
 8004b72:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004b74:	4b4c      	ldr	r3, [pc, #304]	; (8004ca8 <HAL_ADC_Start+0x174>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a4c      	ldr	r2, [pc, #304]	; (8004cac <HAL_ADC_Start+0x178>)
 8004b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b7e:	0c9a      	lsrs	r2, r3, #18
 8004b80:	4613      	mov	r3, r2
 8004b82:	005b      	lsls	r3, r3, #1
 8004b84:	4413      	add	r3, r2
 8004b86:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004b88:	e002      	b.n	8004b90 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	3b01      	subs	r3, #1
 8004b8e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1f9      	bne.n	8004b8a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d179      	bne.n	8004c98 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004bac:	f023 0301 	bic.w	r3, r3, #1
 8004bb0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d007      	beq.n	8004bd6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004bce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004be2:	d106      	bne.n	8004bf2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004be8:	f023 0206 	bic.w	r2, r3, #6
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	645a      	str	r2, [r3, #68]	; 0x44
 8004bf0:	e002      	b.n	8004bf8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c00:	4b2b      	ldr	r3, [pc, #172]	; (8004cb0 <HAL_ADC_Start+0x17c>)
 8004c02:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004c0c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	f003 031f 	and.w	r3, r3, #31
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d12a      	bne.n	8004c70 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a25      	ldr	r2, [pc, #148]	; (8004cb4 <HAL_ADC_Start+0x180>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d015      	beq.n	8004c50 <HAL_ADC_Start+0x11c>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a23      	ldr	r2, [pc, #140]	; (8004cb8 <HAL_ADC_Start+0x184>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d105      	bne.n	8004c3a <HAL_ADC_Start+0x106>
 8004c2e:	4b20      	ldr	r3, [pc, #128]	; (8004cb0 <HAL_ADC_Start+0x17c>)
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f003 031f 	and.w	r3, r3, #31
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d00a      	beq.n	8004c50 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a1f      	ldr	r2, [pc, #124]	; (8004cbc <HAL_ADC_Start+0x188>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d129      	bne.n	8004c98 <HAL_ADC_Start+0x164>
 8004c44:	4b1a      	ldr	r3, [pc, #104]	; (8004cb0 <HAL_ADC_Start+0x17c>)
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	f003 031f 	and.w	r3, r3, #31
 8004c4c:	2b0f      	cmp	r3, #15
 8004c4e:	d823      	bhi.n	8004c98 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d11c      	bne.n	8004c98 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	689a      	ldr	r2, [r3, #8]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004c6c:	609a      	str	r2, [r3, #8]
 8004c6e:	e013      	b.n	8004c98 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a0f      	ldr	r2, [pc, #60]	; (8004cb4 <HAL_ADC_Start+0x180>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d10e      	bne.n	8004c98 <HAL_ADC_Start+0x164>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d107      	bne.n	8004c98 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	689a      	ldr	r2, [r3, #8]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004c96:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3714      	adds	r7, #20
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	20000004 	.word	0x20000004
 8004cac:	431bde83 	.word	0x431bde83
 8004cb0:	40012300 	.word	0x40012300
 8004cb4:	40012000 	.word	0x40012000
 8004cb8:	40012100 	.word	0x40012100
 8004cbc:	40012200 	.word	0x40012200

08004cc0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cdc:	d113      	bne.n	8004d06 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004ce8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cec:	d10b      	bne.n	8004d06 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf2:	f043 0220 	orr.w	r2, r3, #32
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e05c      	b.n	8004dc0 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8004d06:	f7ff fea3 	bl	8004a50 <HAL_GetTick>
 8004d0a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004d0c:	e01a      	b.n	8004d44 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d14:	d016      	beq.n	8004d44 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d007      	beq.n	8004d2c <HAL_ADC_PollForConversion+0x6c>
 8004d1c:	f7ff fe98 	bl	8004a50 <HAL_GetTick>
 8004d20:	4602      	mov	r2, r0
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	1ad3      	subs	r3, r2, r3
 8004d26:	683a      	ldr	r2, [r7, #0]
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d20b      	bcs.n	8004d44 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d30:	f043 0204 	orr.w	r2, r3, #4
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	e03d      	b.n	8004dc0 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 0302 	and.w	r3, r3, #2
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d1dd      	bne.n	8004d0e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f06f 0212 	mvn.w	r2, #18
 8004d5a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d60:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d123      	bne.n	8004dbe <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d11f      	bne.n	8004dbe <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d84:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d006      	beq.n	8004d9a <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d111      	bne.n	8004dbe <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004daa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d105      	bne.n	8004dbe <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db6:	f043 0201 	orr.w	r2, r3, #1
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004dbe:	2300      	movs	r3, #0
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3710      	adds	r7, #16
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	370c      	adds	r7, #12
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
	...

08004de4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b085      	sub	sp, #20
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004dee:	2300      	movs	r3, #0
 8004df0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d101      	bne.n	8004e00 <HAL_ADC_ConfigChannel+0x1c>
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	e113      	b.n	8005028 <HAL_ADC_ConfigChannel+0x244>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2b09      	cmp	r3, #9
 8004e0e:	d925      	bls.n	8004e5c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68d9      	ldr	r1, [r3, #12]
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	4613      	mov	r3, r2
 8004e20:	005b      	lsls	r3, r3, #1
 8004e22:	4413      	add	r3, r2
 8004e24:	3b1e      	subs	r3, #30
 8004e26:	2207      	movs	r2, #7
 8004e28:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2c:	43da      	mvns	r2, r3
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	400a      	ands	r2, r1
 8004e34:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68d9      	ldr	r1, [r3, #12]
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	689a      	ldr	r2, [r3, #8]
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	4618      	mov	r0, r3
 8004e48:	4603      	mov	r3, r0
 8004e4a:	005b      	lsls	r3, r3, #1
 8004e4c:	4403      	add	r3, r0
 8004e4e:	3b1e      	subs	r3, #30
 8004e50:	409a      	lsls	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	60da      	str	r2, [r3, #12]
 8004e5a:	e022      	b.n	8004ea2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	6919      	ldr	r1, [r3, #16]
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	461a      	mov	r2, r3
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	005b      	lsls	r3, r3, #1
 8004e6e:	4413      	add	r3, r2
 8004e70:	2207      	movs	r2, #7
 8004e72:	fa02 f303 	lsl.w	r3, r2, r3
 8004e76:	43da      	mvns	r2, r3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	400a      	ands	r2, r1
 8004e7e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	6919      	ldr	r1, [r3, #16]
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	689a      	ldr	r2, [r3, #8]
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	4618      	mov	r0, r3
 8004e92:	4603      	mov	r3, r0
 8004e94:	005b      	lsls	r3, r3, #1
 8004e96:	4403      	add	r3, r0
 8004e98:	409a      	lsls	r2, r3
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	430a      	orrs	r2, r1
 8004ea0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	2b06      	cmp	r3, #6
 8004ea8:	d824      	bhi.n	8004ef4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	685a      	ldr	r2, [r3, #4]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	4413      	add	r3, r2
 8004eba:	3b05      	subs	r3, #5
 8004ebc:	221f      	movs	r2, #31
 8004ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec2:	43da      	mvns	r2, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	400a      	ands	r2, r1
 8004eca:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	4618      	mov	r0, r3
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	685a      	ldr	r2, [r3, #4]
 8004ede:	4613      	mov	r3, r2
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	4413      	add	r3, r2
 8004ee4:	3b05      	subs	r3, #5
 8004ee6:	fa00 f203 	lsl.w	r2, r0, r3
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	635a      	str	r2, [r3, #52]	; 0x34
 8004ef2:	e04c      	b.n	8004f8e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	2b0c      	cmp	r3, #12
 8004efa:	d824      	bhi.n	8004f46 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	685a      	ldr	r2, [r3, #4]
 8004f06:	4613      	mov	r3, r2
 8004f08:	009b      	lsls	r3, r3, #2
 8004f0a:	4413      	add	r3, r2
 8004f0c:	3b23      	subs	r3, #35	; 0x23
 8004f0e:	221f      	movs	r2, #31
 8004f10:	fa02 f303 	lsl.w	r3, r2, r3
 8004f14:	43da      	mvns	r2, r3
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	400a      	ands	r2, r1
 8004f1c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	685a      	ldr	r2, [r3, #4]
 8004f30:	4613      	mov	r3, r2
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	4413      	add	r3, r2
 8004f36:	3b23      	subs	r3, #35	; 0x23
 8004f38:	fa00 f203 	lsl.w	r2, r0, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	430a      	orrs	r2, r1
 8004f42:	631a      	str	r2, [r3, #48]	; 0x30
 8004f44:	e023      	b.n	8004f8e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	685a      	ldr	r2, [r3, #4]
 8004f50:	4613      	mov	r3, r2
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	4413      	add	r3, r2
 8004f56:	3b41      	subs	r3, #65	; 0x41
 8004f58:	221f      	movs	r2, #31
 8004f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f5e:	43da      	mvns	r2, r3
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	400a      	ands	r2, r1
 8004f66:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	4618      	mov	r0, r3
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	685a      	ldr	r2, [r3, #4]
 8004f7a:	4613      	mov	r3, r2
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	4413      	add	r3, r2
 8004f80:	3b41      	subs	r3, #65	; 0x41
 8004f82:	fa00 f203 	lsl.w	r2, r0, r3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f8e:	4b29      	ldr	r3, [pc, #164]	; (8005034 <HAL_ADC_ConfigChannel+0x250>)
 8004f90:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a28      	ldr	r2, [pc, #160]	; (8005038 <HAL_ADC_ConfigChannel+0x254>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d10f      	bne.n	8004fbc <HAL_ADC_ConfigChannel+0x1d8>
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2b12      	cmp	r3, #18
 8004fa2:	d10b      	bne.n	8004fbc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a1d      	ldr	r2, [pc, #116]	; (8005038 <HAL_ADC_ConfigChannel+0x254>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d12b      	bne.n	800501e <HAL_ADC_ConfigChannel+0x23a>
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a1c      	ldr	r2, [pc, #112]	; (800503c <HAL_ADC_ConfigChannel+0x258>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d003      	beq.n	8004fd8 <HAL_ADC_ConfigChannel+0x1f4>
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	2b11      	cmp	r3, #17
 8004fd6:	d122      	bne.n	800501e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a11      	ldr	r2, [pc, #68]	; (800503c <HAL_ADC_ConfigChannel+0x258>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d111      	bne.n	800501e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004ffa:	4b11      	ldr	r3, [pc, #68]	; (8005040 <HAL_ADC_ConfigChannel+0x25c>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a11      	ldr	r2, [pc, #68]	; (8005044 <HAL_ADC_ConfigChannel+0x260>)
 8005000:	fba2 2303 	umull	r2, r3, r2, r3
 8005004:	0c9a      	lsrs	r2, r3, #18
 8005006:	4613      	mov	r3, r2
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	4413      	add	r3, r2
 800500c:	005b      	lsls	r3, r3, #1
 800500e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005010:	e002      	b.n	8005018 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	3b01      	subs	r3, #1
 8005016:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d1f9      	bne.n	8005012 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005026:	2300      	movs	r3, #0
}
 8005028:	4618      	mov	r0, r3
 800502a:	3714      	adds	r7, #20
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr
 8005034:	40012300 	.word	0x40012300
 8005038:	40012000 	.word	0x40012000
 800503c:	10000012 	.word	0x10000012
 8005040:	20000004 	.word	0x20000004
 8005044:	431bde83 	.word	0x431bde83

08005048 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005048:	b480      	push	{r7}
 800504a:	b085      	sub	sp, #20
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005050:	4b79      	ldr	r3, [pc, #484]	; (8005238 <ADC_Init+0x1f0>)
 8005052:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	685a      	ldr	r2, [r3, #4]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	431a      	orrs	r2, r3
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	685a      	ldr	r2, [r3, #4]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800507c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	6859      	ldr	r1, [r3, #4]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	691b      	ldr	r3, [r3, #16]
 8005088:	021a      	lsls	r2, r3, #8
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	430a      	orrs	r2, r1
 8005090:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	685a      	ldr	r2, [r3, #4]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80050a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	6859      	ldr	r1, [r3, #4]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	689a      	ldr	r2, [r3, #8]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	430a      	orrs	r2, r1
 80050b2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	689a      	ldr	r2, [r3, #8]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	6899      	ldr	r1, [r3, #8]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	68da      	ldr	r2, [r3, #12]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	430a      	orrs	r2, r1
 80050d4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050da:	4a58      	ldr	r2, [pc, #352]	; (800523c <ADC_Init+0x1f4>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d022      	beq.n	8005126 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	689a      	ldr	r2, [r3, #8]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80050ee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6899      	ldr	r1, [r3, #8]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	430a      	orrs	r2, r1
 8005100:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	689a      	ldr	r2, [r3, #8]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005110:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	6899      	ldr	r1, [r3, #8]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	430a      	orrs	r2, r1
 8005122:	609a      	str	r2, [r3, #8]
 8005124:	e00f      	b.n	8005146 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	689a      	ldr	r2, [r3, #8]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005134:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	689a      	ldr	r2, [r3, #8]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005144:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	689a      	ldr	r2, [r3, #8]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f022 0202 	bic.w	r2, r2, #2
 8005154:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	6899      	ldr	r1, [r3, #8]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	7e1b      	ldrb	r3, [r3, #24]
 8005160:	005a      	lsls	r2, r3, #1
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	430a      	orrs	r2, r1
 8005168:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d01b      	beq.n	80051ac <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	685a      	ldr	r2, [r3, #4]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005182:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	685a      	ldr	r2, [r3, #4]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005192:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	6859      	ldr	r1, [r3, #4]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519e:	3b01      	subs	r3, #1
 80051a0:	035a      	lsls	r2, r3, #13
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	430a      	orrs	r2, r1
 80051a8:	605a      	str	r2, [r3, #4]
 80051aa:	e007      	b.n	80051bc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	685a      	ldr	r2, [r3, #4]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051ba:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80051ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	69db      	ldr	r3, [r3, #28]
 80051d6:	3b01      	subs	r3, #1
 80051d8:	051a      	lsls	r2, r3, #20
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	430a      	orrs	r2, r1
 80051e0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	689a      	ldr	r2, [r3, #8]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80051f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	6899      	ldr	r1, [r3, #8]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80051fe:	025a      	lsls	r2, r3, #9
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	430a      	orrs	r2, r1
 8005206:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689a      	ldr	r2, [r3, #8]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005216:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	6899      	ldr	r1, [r3, #8]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	029a      	lsls	r2, r3, #10
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	430a      	orrs	r2, r1
 800522a:	609a      	str	r2, [r3, #8]
}
 800522c:	bf00      	nop
 800522e:	3714      	adds	r7, #20
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr
 8005238:	40012300 	.word	0x40012300
 800523c:	0f000001 	.word	0x0f000001

08005240 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005240:	b480      	push	{r7}
 8005242:	b085      	sub	sp, #20
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f003 0307 	and.w	r3, r3, #7
 800524e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005250:	4b0c      	ldr	r3, [pc, #48]	; (8005284 <__NVIC_SetPriorityGrouping+0x44>)
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005256:	68ba      	ldr	r2, [r7, #8]
 8005258:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800525c:	4013      	ands	r3, r2
 800525e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005268:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800526c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005272:	4a04      	ldr	r2, [pc, #16]	; (8005284 <__NVIC_SetPriorityGrouping+0x44>)
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	60d3      	str	r3, [r2, #12]
}
 8005278:	bf00      	nop
 800527a:	3714      	adds	r7, #20
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr
 8005284:	e000ed00 	.word	0xe000ed00

08005288 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005288:	b480      	push	{r7}
 800528a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800528c:	4b04      	ldr	r3, [pc, #16]	; (80052a0 <__NVIC_GetPriorityGrouping+0x18>)
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	0a1b      	lsrs	r3, r3, #8
 8005292:	f003 0307 	and.w	r3, r3, #7
}
 8005296:	4618      	mov	r0, r3
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr
 80052a0:	e000ed00 	.word	0xe000ed00

080052a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	4603      	mov	r3, r0
 80052ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	db0b      	blt.n	80052ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052b6:	79fb      	ldrb	r3, [r7, #7]
 80052b8:	f003 021f 	and.w	r2, r3, #31
 80052bc:	4907      	ldr	r1, [pc, #28]	; (80052dc <__NVIC_EnableIRQ+0x38>)
 80052be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052c2:	095b      	lsrs	r3, r3, #5
 80052c4:	2001      	movs	r0, #1
 80052c6:	fa00 f202 	lsl.w	r2, r0, r2
 80052ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80052ce:	bf00      	nop
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	e000e100 	.word	0xe000e100

080052e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	4603      	mov	r3, r0
 80052e8:	6039      	str	r1, [r7, #0]
 80052ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	db0a      	blt.n	800530a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	b2da      	uxtb	r2, r3
 80052f8:	490c      	ldr	r1, [pc, #48]	; (800532c <__NVIC_SetPriority+0x4c>)
 80052fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052fe:	0112      	lsls	r2, r2, #4
 8005300:	b2d2      	uxtb	r2, r2
 8005302:	440b      	add	r3, r1
 8005304:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005308:	e00a      	b.n	8005320 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	b2da      	uxtb	r2, r3
 800530e:	4908      	ldr	r1, [pc, #32]	; (8005330 <__NVIC_SetPriority+0x50>)
 8005310:	79fb      	ldrb	r3, [r7, #7]
 8005312:	f003 030f 	and.w	r3, r3, #15
 8005316:	3b04      	subs	r3, #4
 8005318:	0112      	lsls	r2, r2, #4
 800531a:	b2d2      	uxtb	r2, r2
 800531c:	440b      	add	r3, r1
 800531e:	761a      	strb	r2, [r3, #24]
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr
 800532c:	e000e100 	.word	0xe000e100
 8005330:	e000ed00 	.word	0xe000ed00

08005334 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005334:	b480      	push	{r7}
 8005336:	b089      	sub	sp, #36	; 0x24
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f003 0307 	and.w	r3, r3, #7
 8005346:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	f1c3 0307 	rsb	r3, r3, #7
 800534e:	2b04      	cmp	r3, #4
 8005350:	bf28      	it	cs
 8005352:	2304      	movcs	r3, #4
 8005354:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	3304      	adds	r3, #4
 800535a:	2b06      	cmp	r3, #6
 800535c:	d902      	bls.n	8005364 <NVIC_EncodePriority+0x30>
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	3b03      	subs	r3, #3
 8005362:	e000      	b.n	8005366 <NVIC_EncodePriority+0x32>
 8005364:	2300      	movs	r3, #0
 8005366:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005368:	f04f 32ff 	mov.w	r2, #4294967295
 800536c:	69bb      	ldr	r3, [r7, #24]
 800536e:	fa02 f303 	lsl.w	r3, r2, r3
 8005372:	43da      	mvns	r2, r3
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	401a      	ands	r2, r3
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800537c:	f04f 31ff 	mov.w	r1, #4294967295
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	fa01 f303 	lsl.w	r3, r1, r3
 8005386:	43d9      	mvns	r1, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800538c:	4313      	orrs	r3, r2
         );
}
 800538e:	4618      	mov	r0, r3
 8005390:	3724      	adds	r7, #36	; 0x24
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr

0800539a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800539a:	b580      	push	{r7, lr}
 800539c:	b082      	sub	sp, #8
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f7ff ff4c 	bl	8005240 <__NVIC_SetPriorityGrouping>
}
 80053a8:	bf00      	nop
 80053aa:	3708      	adds	r7, #8
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}

080053b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b086      	sub	sp, #24
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	4603      	mov	r3, r0
 80053b8:	60b9      	str	r1, [r7, #8]
 80053ba:	607a      	str	r2, [r7, #4]
 80053bc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80053be:	2300      	movs	r3, #0
 80053c0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80053c2:	f7ff ff61 	bl	8005288 <__NVIC_GetPriorityGrouping>
 80053c6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	68b9      	ldr	r1, [r7, #8]
 80053cc:	6978      	ldr	r0, [r7, #20]
 80053ce:	f7ff ffb1 	bl	8005334 <NVIC_EncodePriority>
 80053d2:	4602      	mov	r2, r0
 80053d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053d8:	4611      	mov	r1, r2
 80053da:	4618      	mov	r0, r3
 80053dc:	f7ff ff80 	bl	80052e0 <__NVIC_SetPriority>
}
 80053e0:	bf00      	nop
 80053e2:	3718      	adds	r7, #24
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}

080053e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	4603      	mov	r3, r0
 80053f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80053f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053f6:	4618      	mov	r0, r3
 80053f8:	f7ff ff54 	bl	80052a4 <__NVIC_EnableIRQ>
}
 80053fc:	bf00      	nop
 80053fe:	3708      	adds	r7, #8
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005404:	b480      	push	{r7}
 8005406:	b089      	sub	sp, #36	; 0x24
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800540e:	2300      	movs	r3, #0
 8005410:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005412:	2300      	movs	r3, #0
 8005414:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005416:	2300      	movs	r3, #0
 8005418:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800541a:	2300      	movs	r3, #0
 800541c:	61fb      	str	r3, [r7, #28]
 800541e:	e165      	b.n	80056ec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005420:	2201      	movs	r2, #1
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	fa02 f303 	lsl.w	r3, r2, r3
 8005428:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	697a      	ldr	r2, [r7, #20]
 8005430:	4013      	ands	r3, r2
 8005432:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005434:	693a      	ldr	r2, [r7, #16]
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	429a      	cmp	r2, r3
 800543a:	f040 8154 	bne.w	80056e6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	2b01      	cmp	r3, #1
 8005444:	d00b      	beq.n	800545e <HAL_GPIO_Init+0x5a>
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	2b02      	cmp	r3, #2
 800544c:	d007      	beq.n	800545e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005452:	2b11      	cmp	r3, #17
 8005454:	d003      	beq.n	800545e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	2b12      	cmp	r3, #18
 800545c:	d130      	bne.n	80054c0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	005b      	lsls	r3, r3, #1
 8005468:	2203      	movs	r2, #3
 800546a:	fa02 f303 	lsl.w	r3, r2, r3
 800546e:	43db      	mvns	r3, r3
 8005470:	69ba      	ldr	r2, [r7, #24]
 8005472:	4013      	ands	r3, r2
 8005474:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	68da      	ldr	r2, [r3, #12]
 800547a:	69fb      	ldr	r3, [r7, #28]
 800547c:	005b      	lsls	r3, r3, #1
 800547e:	fa02 f303 	lsl.w	r3, r2, r3
 8005482:	69ba      	ldr	r2, [r7, #24]
 8005484:	4313      	orrs	r3, r2
 8005486:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	69ba      	ldr	r2, [r7, #24]
 800548c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005494:	2201      	movs	r2, #1
 8005496:	69fb      	ldr	r3, [r7, #28]
 8005498:	fa02 f303 	lsl.w	r3, r2, r3
 800549c:	43db      	mvns	r3, r3
 800549e:	69ba      	ldr	r2, [r7, #24]
 80054a0:	4013      	ands	r3, r2
 80054a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	091b      	lsrs	r3, r3, #4
 80054aa:	f003 0201 	and.w	r2, r3, #1
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	fa02 f303 	lsl.w	r3, r2, r3
 80054b4:	69ba      	ldr	r2, [r7, #24]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	69ba      	ldr	r2, [r7, #24]
 80054be:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	005b      	lsls	r3, r3, #1
 80054ca:	2203      	movs	r2, #3
 80054cc:	fa02 f303 	lsl.w	r3, r2, r3
 80054d0:	43db      	mvns	r3, r3
 80054d2:	69ba      	ldr	r2, [r7, #24]
 80054d4:	4013      	ands	r3, r2
 80054d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	689a      	ldr	r2, [r3, #8]
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	005b      	lsls	r3, r3, #1
 80054e0:	fa02 f303 	lsl.w	r3, r2, r3
 80054e4:	69ba      	ldr	r2, [r7, #24]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	69ba      	ldr	r2, [r7, #24]
 80054ee:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	2b02      	cmp	r3, #2
 80054f6:	d003      	beq.n	8005500 <HAL_GPIO_Init+0xfc>
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	2b12      	cmp	r3, #18
 80054fe:	d123      	bne.n	8005548 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	08da      	lsrs	r2, r3, #3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	3208      	adds	r2, #8
 8005508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800550c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800550e:	69fb      	ldr	r3, [r7, #28]
 8005510:	f003 0307 	and.w	r3, r3, #7
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	220f      	movs	r2, #15
 8005518:	fa02 f303 	lsl.w	r3, r2, r3
 800551c:	43db      	mvns	r3, r3
 800551e:	69ba      	ldr	r2, [r7, #24]
 8005520:	4013      	ands	r3, r2
 8005522:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	691a      	ldr	r2, [r3, #16]
 8005528:	69fb      	ldr	r3, [r7, #28]
 800552a:	f003 0307 	and.w	r3, r3, #7
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	fa02 f303 	lsl.w	r3, r2, r3
 8005534:	69ba      	ldr	r2, [r7, #24]
 8005536:	4313      	orrs	r3, r2
 8005538:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800553a:	69fb      	ldr	r3, [r7, #28]
 800553c:	08da      	lsrs	r2, r3, #3
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	3208      	adds	r2, #8
 8005542:	69b9      	ldr	r1, [r7, #24]
 8005544:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800554e:	69fb      	ldr	r3, [r7, #28]
 8005550:	005b      	lsls	r3, r3, #1
 8005552:	2203      	movs	r2, #3
 8005554:	fa02 f303 	lsl.w	r3, r2, r3
 8005558:	43db      	mvns	r3, r3
 800555a:	69ba      	ldr	r2, [r7, #24]
 800555c:	4013      	ands	r3, r2
 800555e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	f003 0203 	and.w	r2, r3, #3
 8005568:	69fb      	ldr	r3, [r7, #28]
 800556a:	005b      	lsls	r3, r3, #1
 800556c:	fa02 f303 	lsl.w	r3, r2, r3
 8005570:	69ba      	ldr	r2, [r7, #24]
 8005572:	4313      	orrs	r3, r2
 8005574:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	69ba      	ldr	r2, [r7, #24]
 800557a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005584:	2b00      	cmp	r3, #0
 8005586:	f000 80ae 	beq.w	80056e6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800558a:	2300      	movs	r3, #0
 800558c:	60fb      	str	r3, [r7, #12]
 800558e:	4b5c      	ldr	r3, [pc, #368]	; (8005700 <HAL_GPIO_Init+0x2fc>)
 8005590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005592:	4a5b      	ldr	r2, [pc, #364]	; (8005700 <HAL_GPIO_Init+0x2fc>)
 8005594:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005598:	6453      	str	r3, [r2, #68]	; 0x44
 800559a:	4b59      	ldr	r3, [pc, #356]	; (8005700 <HAL_GPIO_Init+0x2fc>)
 800559c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800559e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055a2:	60fb      	str	r3, [r7, #12]
 80055a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80055a6:	4a57      	ldr	r2, [pc, #348]	; (8005704 <HAL_GPIO_Init+0x300>)
 80055a8:	69fb      	ldr	r3, [r7, #28]
 80055aa:	089b      	lsrs	r3, r3, #2
 80055ac:	3302      	adds	r3, #2
 80055ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	f003 0303 	and.w	r3, r3, #3
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	220f      	movs	r2, #15
 80055be:	fa02 f303 	lsl.w	r3, r2, r3
 80055c2:	43db      	mvns	r3, r3
 80055c4:	69ba      	ldr	r2, [r7, #24]
 80055c6:	4013      	ands	r3, r2
 80055c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a4e      	ldr	r2, [pc, #312]	; (8005708 <HAL_GPIO_Init+0x304>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d025      	beq.n	800561e <HAL_GPIO_Init+0x21a>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	4a4d      	ldr	r2, [pc, #308]	; (800570c <HAL_GPIO_Init+0x308>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d01f      	beq.n	800561a <HAL_GPIO_Init+0x216>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a4c      	ldr	r2, [pc, #304]	; (8005710 <HAL_GPIO_Init+0x30c>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d019      	beq.n	8005616 <HAL_GPIO_Init+0x212>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a4b      	ldr	r2, [pc, #300]	; (8005714 <HAL_GPIO_Init+0x310>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d013      	beq.n	8005612 <HAL_GPIO_Init+0x20e>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a4a      	ldr	r2, [pc, #296]	; (8005718 <HAL_GPIO_Init+0x314>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d00d      	beq.n	800560e <HAL_GPIO_Init+0x20a>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a49      	ldr	r2, [pc, #292]	; (800571c <HAL_GPIO_Init+0x318>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d007      	beq.n	800560a <HAL_GPIO_Init+0x206>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4a48      	ldr	r2, [pc, #288]	; (8005720 <HAL_GPIO_Init+0x31c>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d101      	bne.n	8005606 <HAL_GPIO_Init+0x202>
 8005602:	2306      	movs	r3, #6
 8005604:	e00c      	b.n	8005620 <HAL_GPIO_Init+0x21c>
 8005606:	2307      	movs	r3, #7
 8005608:	e00a      	b.n	8005620 <HAL_GPIO_Init+0x21c>
 800560a:	2305      	movs	r3, #5
 800560c:	e008      	b.n	8005620 <HAL_GPIO_Init+0x21c>
 800560e:	2304      	movs	r3, #4
 8005610:	e006      	b.n	8005620 <HAL_GPIO_Init+0x21c>
 8005612:	2303      	movs	r3, #3
 8005614:	e004      	b.n	8005620 <HAL_GPIO_Init+0x21c>
 8005616:	2302      	movs	r3, #2
 8005618:	e002      	b.n	8005620 <HAL_GPIO_Init+0x21c>
 800561a:	2301      	movs	r3, #1
 800561c:	e000      	b.n	8005620 <HAL_GPIO_Init+0x21c>
 800561e:	2300      	movs	r3, #0
 8005620:	69fa      	ldr	r2, [r7, #28]
 8005622:	f002 0203 	and.w	r2, r2, #3
 8005626:	0092      	lsls	r2, r2, #2
 8005628:	4093      	lsls	r3, r2
 800562a:	69ba      	ldr	r2, [r7, #24]
 800562c:	4313      	orrs	r3, r2
 800562e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005630:	4934      	ldr	r1, [pc, #208]	; (8005704 <HAL_GPIO_Init+0x300>)
 8005632:	69fb      	ldr	r3, [r7, #28]
 8005634:	089b      	lsrs	r3, r3, #2
 8005636:	3302      	adds	r3, #2
 8005638:	69ba      	ldr	r2, [r7, #24]
 800563a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800563e:	4b39      	ldr	r3, [pc, #228]	; (8005724 <HAL_GPIO_Init+0x320>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	43db      	mvns	r3, r3
 8005648:	69ba      	ldr	r2, [r7, #24]
 800564a:	4013      	ands	r3, r2
 800564c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005656:	2b00      	cmp	r3, #0
 8005658:	d003      	beq.n	8005662 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800565a:	69ba      	ldr	r2, [r7, #24]
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	4313      	orrs	r3, r2
 8005660:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005662:	4a30      	ldr	r2, [pc, #192]	; (8005724 <HAL_GPIO_Init+0x320>)
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005668:	4b2e      	ldr	r3, [pc, #184]	; (8005724 <HAL_GPIO_Init+0x320>)
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	43db      	mvns	r3, r3
 8005672:	69ba      	ldr	r2, [r7, #24]
 8005674:	4013      	ands	r3, r2
 8005676:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d003      	beq.n	800568c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005684:	69ba      	ldr	r2, [r7, #24]
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	4313      	orrs	r3, r2
 800568a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800568c:	4a25      	ldr	r2, [pc, #148]	; (8005724 <HAL_GPIO_Init+0x320>)
 800568e:	69bb      	ldr	r3, [r7, #24]
 8005690:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005692:	4b24      	ldr	r3, [pc, #144]	; (8005724 <HAL_GPIO_Init+0x320>)
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	43db      	mvns	r3, r3
 800569c:	69ba      	ldr	r2, [r7, #24]
 800569e:	4013      	ands	r3, r2
 80056a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d003      	beq.n	80056b6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80056ae:	69ba      	ldr	r2, [r7, #24]
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80056b6:	4a1b      	ldr	r2, [pc, #108]	; (8005724 <HAL_GPIO_Init+0x320>)
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80056bc:	4b19      	ldr	r3, [pc, #100]	; (8005724 <HAL_GPIO_Init+0x320>)
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	43db      	mvns	r3, r3
 80056c6:	69ba      	ldr	r2, [r7, #24]
 80056c8:	4013      	ands	r3, r2
 80056ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d003      	beq.n	80056e0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80056d8:	69ba      	ldr	r2, [r7, #24]
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	4313      	orrs	r3, r2
 80056de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80056e0:	4a10      	ldr	r2, [pc, #64]	; (8005724 <HAL_GPIO_Init+0x320>)
 80056e2:	69bb      	ldr	r3, [r7, #24]
 80056e4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	3301      	adds	r3, #1
 80056ea:	61fb      	str	r3, [r7, #28]
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	2b0f      	cmp	r3, #15
 80056f0:	f67f ae96 	bls.w	8005420 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80056f4:	bf00      	nop
 80056f6:	3724      	adds	r7, #36	; 0x24
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr
 8005700:	40023800 	.word	0x40023800
 8005704:	40013800 	.word	0x40013800
 8005708:	40020000 	.word	0x40020000
 800570c:	40020400 	.word	0x40020400
 8005710:	40020800 	.word	0x40020800
 8005714:	40020c00 	.word	0x40020c00
 8005718:	40021000 	.word	0x40021000
 800571c:	40021400 	.word	0x40021400
 8005720:	40021800 	.word	0x40021800
 8005724:	40013c00 	.word	0x40013c00

08005728 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	460b      	mov	r3, r1
 8005732:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	691a      	ldr	r2, [r3, #16]
 8005738:	887b      	ldrh	r3, [r7, #2]
 800573a:	4013      	ands	r3, r2
 800573c:	2b00      	cmp	r3, #0
 800573e:	d002      	beq.n	8005746 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005740:	2301      	movs	r3, #1
 8005742:	73fb      	strb	r3, [r7, #15]
 8005744:	e001      	b.n	800574a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005746:	2300      	movs	r3, #0
 8005748:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800574a:	7bfb      	ldrb	r3, [r7, #15]
}
 800574c:	4618      	mov	r0, r3
 800574e:	3714      	adds	r7, #20
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr

08005758 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	460b      	mov	r3, r1
 8005762:	807b      	strh	r3, [r7, #2]
 8005764:	4613      	mov	r3, r2
 8005766:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005768:	787b      	ldrb	r3, [r7, #1]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800576e:	887a      	ldrh	r2, [r7, #2]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005774:	e003      	b.n	800577e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005776:	887b      	ldrh	r3, [r7, #2]
 8005778:	041a      	lsls	r2, r3, #16
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	619a      	str	r2, [r3, #24]
}
 800577e:	bf00      	nop
 8005780:	370c      	adds	r7, #12
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr
	...

0800578c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d101      	bne.n	800579e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e11f      	b.n	80059de <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d106      	bne.n	80057b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f7fe fd8c 	bl	80042d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2224      	movs	r2, #36	; 0x24
 80057bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f022 0201 	bic.w	r2, r2, #1
 80057ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80057de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80057ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80057f0:	f002 fa90 	bl	8007d14 <HAL_RCC_GetPCLK1Freq>
 80057f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	4a7b      	ldr	r2, [pc, #492]	; (80059e8 <HAL_I2C_Init+0x25c>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d807      	bhi.n	8005810 <HAL_I2C_Init+0x84>
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	4a7a      	ldr	r2, [pc, #488]	; (80059ec <HAL_I2C_Init+0x260>)
 8005804:	4293      	cmp	r3, r2
 8005806:	bf94      	ite	ls
 8005808:	2301      	movls	r3, #1
 800580a:	2300      	movhi	r3, #0
 800580c:	b2db      	uxtb	r3, r3
 800580e:	e006      	b.n	800581e <HAL_I2C_Init+0x92>
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	4a77      	ldr	r2, [pc, #476]	; (80059f0 <HAL_I2C_Init+0x264>)
 8005814:	4293      	cmp	r3, r2
 8005816:	bf94      	ite	ls
 8005818:	2301      	movls	r3, #1
 800581a:	2300      	movhi	r3, #0
 800581c:	b2db      	uxtb	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	d001      	beq.n	8005826 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e0db      	b.n	80059de <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	4a72      	ldr	r2, [pc, #456]	; (80059f4 <HAL_I2C_Init+0x268>)
 800582a:	fba2 2303 	umull	r2, r3, r2, r3
 800582e:	0c9b      	lsrs	r3, r3, #18
 8005830:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68ba      	ldr	r2, [r7, #8]
 8005842:	430a      	orrs	r2, r1
 8005844:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	6a1b      	ldr	r3, [r3, #32]
 800584c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	4a64      	ldr	r2, [pc, #400]	; (80059e8 <HAL_I2C_Init+0x25c>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d802      	bhi.n	8005860 <HAL_I2C_Init+0xd4>
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	3301      	adds	r3, #1
 800585e:	e009      	b.n	8005874 <HAL_I2C_Init+0xe8>
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005866:	fb02 f303 	mul.w	r3, r2, r3
 800586a:	4a63      	ldr	r2, [pc, #396]	; (80059f8 <HAL_I2C_Init+0x26c>)
 800586c:	fba2 2303 	umull	r2, r3, r2, r3
 8005870:	099b      	lsrs	r3, r3, #6
 8005872:	3301      	adds	r3, #1
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	6812      	ldr	r2, [r2, #0]
 8005878:	430b      	orrs	r3, r1
 800587a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	69db      	ldr	r3, [r3, #28]
 8005882:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005886:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	4956      	ldr	r1, [pc, #344]	; (80059e8 <HAL_I2C_Init+0x25c>)
 8005890:	428b      	cmp	r3, r1
 8005892:	d80d      	bhi.n	80058b0 <HAL_I2C_Init+0x124>
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	1e59      	subs	r1, r3, #1
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	005b      	lsls	r3, r3, #1
 800589e:	fbb1 f3f3 	udiv	r3, r1, r3
 80058a2:	3301      	adds	r3, #1
 80058a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058a8:	2b04      	cmp	r3, #4
 80058aa:	bf38      	it	cc
 80058ac:	2304      	movcc	r3, #4
 80058ae:	e04f      	b.n	8005950 <HAL_I2C_Init+0x1c4>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d111      	bne.n	80058dc <HAL_I2C_Init+0x150>
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	1e58      	subs	r0, r3, #1
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6859      	ldr	r1, [r3, #4]
 80058c0:	460b      	mov	r3, r1
 80058c2:	005b      	lsls	r3, r3, #1
 80058c4:	440b      	add	r3, r1
 80058c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80058ca:	3301      	adds	r3, #1
 80058cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	bf0c      	ite	eq
 80058d4:	2301      	moveq	r3, #1
 80058d6:	2300      	movne	r3, #0
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	e012      	b.n	8005902 <HAL_I2C_Init+0x176>
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	1e58      	subs	r0, r3, #1
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6859      	ldr	r1, [r3, #4]
 80058e4:	460b      	mov	r3, r1
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	440b      	add	r3, r1
 80058ea:	0099      	lsls	r1, r3, #2
 80058ec:	440b      	add	r3, r1
 80058ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80058f2:	3301      	adds	r3, #1
 80058f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	bf0c      	ite	eq
 80058fc:	2301      	moveq	r3, #1
 80058fe:	2300      	movne	r3, #0
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d001      	beq.n	800590a <HAL_I2C_Init+0x17e>
 8005906:	2301      	movs	r3, #1
 8005908:	e022      	b.n	8005950 <HAL_I2C_Init+0x1c4>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d10e      	bne.n	8005930 <HAL_I2C_Init+0x1a4>
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	1e58      	subs	r0, r3, #1
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6859      	ldr	r1, [r3, #4]
 800591a:	460b      	mov	r3, r1
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	440b      	add	r3, r1
 8005920:	fbb0 f3f3 	udiv	r3, r0, r3
 8005924:	3301      	adds	r3, #1
 8005926:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800592a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800592e:	e00f      	b.n	8005950 <HAL_I2C_Init+0x1c4>
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	1e58      	subs	r0, r3, #1
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6859      	ldr	r1, [r3, #4]
 8005938:	460b      	mov	r3, r1
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	440b      	add	r3, r1
 800593e:	0099      	lsls	r1, r3, #2
 8005940:	440b      	add	r3, r1
 8005942:	fbb0 f3f3 	udiv	r3, r0, r3
 8005946:	3301      	adds	r3, #1
 8005948:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800594c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005950:	6879      	ldr	r1, [r7, #4]
 8005952:	6809      	ldr	r1, [r1, #0]
 8005954:	4313      	orrs	r3, r2
 8005956:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	69da      	ldr	r2, [r3, #28]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	431a      	orrs	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	430a      	orrs	r2, r1
 8005972:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800597e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	6911      	ldr	r1, [r2, #16]
 8005986:	687a      	ldr	r2, [r7, #4]
 8005988:	68d2      	ldr	r2, [r2, #12]
 800598a:	4311      	orrs	r1, r2
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	6812      	ldr	r2, [r2, #0]
 8005990:	430b      	orrs	r3, r1
 8005992:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	695a      	ldr	r2, [r3, #20]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	431a      	orrs	r2, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	430a      	orrs	r2, r1
 80059ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	681a      	ldr	r2, [r3, #0]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f042 0201 	orr.w	r2, r2, #1
 80059be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2220      	movs	r2, #32
 80059ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80059dc:	2300      	movs	r3, #0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3710      	adds	r7, #16
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop
 80059e8:	000186a0 	.word	0x000186a0
 80059ec:	001e847f 	.word	0x001e847f
 80059f0:	003d08ff 	.word	0x003d08ff
 80059f4:	431bde83 	.word	0x431bde83
 80059f8:	10624dd3 	.word	0x10624dd3

080059fc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b088      	sub	sp, #32
 8005a00:	af02      	add	r7, sp, #8
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	4608      	mov	r0, r1
 8005a06:	4611      	mov	r1, r2
 8005a08:	461a      	mov	r2, r3
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	817b      	strh	r3, [r7, #10]
 8005a0e:	460b      	mov	r3, r1
 8005a10:	813b      	strh	r3, [r7, #8]
 8005a12:	4613      	mov	r3, r2
 8005a14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005a16:	f7ff f81b 	bl	8004a50 <HAL_GetTick>
 8005a1a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	2b20      	cmp	r3, #32
 8005a26:	f040 80d9 	bne.w	8005bdc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	9300      	str	r3, [sp, #0]
 8005a2e:	2319      	movs	r3, #25
 8005a30:	2201      	movs	r2, #1
 8005a32:	496d      	ldr	r1, [pc, #436]	; (8005be8 <HAL_I2C_Mem_Write+0x1ec>)
 8005a34:	68f8      	ldr	r0, [r7, #12]
 8005a36:	f000 fc7f 	bl	8006338 <I2C_WaitOnFlagUntilTimeout>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d001      	beq.n	8005a44 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005a40:	2302      	movs	r3, #2
 8005a42:	e0cc      	b.n	8005bde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d101      	bne.n	8005a52 <HAL_I2C_Mem_Write+0x56>
 8005a4e:	2302      	movs	r3, #2
 8005a50:	e0c5      	b.n	8005bde <HAL_I2C_Mem_Write+0x1e2>
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2201      	movs	r2, #1
 8005a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 0301 	and.w	r3, r3, #1
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d007      	beq.n	8005a78 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f042 0201 	orr.w	r2, r2, #1
 8005a76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2221      	movs	r2, #33	; 0x21
 8005a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2240      	movs	r2, #64	; 0x40
 8005a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6a3a      	ldr	r2, [r7, #32]
 8005aa2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005aa8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	4a4d      	ldr	r2, [pc, #308]	; (8005bec <HAL_I2C_Mem_Write+0x1f0>)
 8005ab8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005aba:	88f8      	ldrh	r0, [r7, #6]
 8005abc:	893a      	ldrh	r2, [r7, #8]
 8005abe:	8979      	ldrh	r1, [r7, #10]
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	9301      	str	r3, [sp, #4]
 8005ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ac6:	9300      	str	r3, [sp, #0]
 8005ac8:	4603      	mov	r3, r0
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	f000 fab6 	bl	800603c <I2C_RequestMemoryWrite>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d052      	beq.n	8005b7c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e081      	b.n	8005bde <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ada:	697a      	ldr	r2, [r7, #20]
 8005adc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	f000 fd00 	bl	80064e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d00d      	beq.n	8005b06 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aee:	2b04      	cmp	r3, #4
 8005af0:	d107      	bne.n	8005b02 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e06b      	b.n	8005bde <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0a:	781a      	ldrb	r2, [r3, #0]
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b16:	1c5a      	adds	r2, r3, #1
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b20:	3b01      	subs	r3, #1
 8005b22:	b29a      	uxth	r2, r3
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	3b01      	subs	r3, #1
 8005b30:	b29a      	uxth	r2, r3
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	f003 0304 	and.w	r3, r3, #4
 8005b40:	2b04      	cmp	r3, #4
 8005b42:	d11b      	bne.n	8005b7c <HAL_I2C_Mem_Write+0x180>
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d017      	beq.n	8005b7c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b50:	781a      	ldrb	r2, [r3, #0]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b5c:	1c5a      	adds	r2, r3, #1
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b66:	3b01      	subs	r3, #1
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	3b01      	subs	r3, #1
 8005b76:	b29a      	uxth	r2, r3
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d1aa      	bne.n	8005ada <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b84:	697a      	ldr	r2, [r7, #20]
 8005b86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b88:	68f8      	ldr	r0, [r7, #12]
 8005b8a:	f000 fcec 	bl	8006566 <I2C_WaitOnBTFFlagUntilTimeout>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d00d      	beq.n	8005bb0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b98:	2b04      	cmp	r3, #4
 8005b9a:	d107      	bne.n	8005bac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005baa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e016      	b.n	8005bde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2220      	movs	r2, #32
 8005bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	e000      	b.n	8005bde <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005bdc:	2302      	movs	r3, #2
  }
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3718      	adds	r7, #24
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	bf00      	nop
 8005be8:	00100002 	.word	0x00100002
 8005bec:	ffff0000 	.word	0xffff0000

08005bf0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b08c      	sub	sp, #48	; 0x30
 8005bf4:	af02      	add	r7, sp, #8
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	4608      	mov	r0, r1
 8005bfa:	4611      	mov	r1, r2
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	4603      	mov	r3, r0
 8005c00:	817b      	strh	r3, [r7, #10]
 8005c02:	460b      	mov	r3, r1
 8005c04:	813b      	strh	r3, [r7, #8]
 8005c06:	4613      	mov	r3, r2
 8005c08:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005c0a:	f7fe ff21 	bl	8004a50 <HAL_GetTick>
 8005c0e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c16:	b2db      	uxtb	r3, r3
 8005c18:	2b20      	cmp	r3, #32
 8005c1a:	f040 8208 	bne.w	800602e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c20:	9300      	str	r3, [sp, #0]
 8005c22:	2319      	movs	r3, #25
 8005c24:	2201      	movs	r2, #1
 8005c26:	497b      	ldr	r1, [pc, #492]	; (8005e14 <HAL_I2C_Mem_Read+0x224>)
 8005c28:	68f8      	ldr	r0, [r7, #12]
 8005c2a:	f000 fb85 	bl	8006338 <I2C_WaitOnFlagUntilTimeout>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d001      	beq.n	8005c38 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005c34:	2302      	movs	r3, #2
 8005c36:	e1fb      	b.n	8006030 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d101      	bne.n	8005c46 <HAL_I2C_Mem_Read+0x56>
 8005c42:	2302      	movs	r3, #2
 8005c44:	e1f4      	b.n	8006030 <HAL_I2C_Mem_Read+0x440>
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 0301 	and.w	r3, r3, #1
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d007      	beq.n	8005c6c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f042 0201 	orr.w	r2, r2, #1
 8005c6a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c7a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2222      	movs	r2, #34	; 0x22
 8005c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2240      	movs	r2, #64	; 0x40
 8005c88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c96:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005c9c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ca2:	b29a      	uxth	r2, r3
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	4a5b      	ldr	r2, [pc, #364]	; (8005e18 <HAL_I2C_Mem_Read+0x228>)
 8005cac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005cae:	88f8      	ldrh	r0, [r7, #6]
 8005cb0:	893a      	ldrh	r2, [r7, #8]
 8005cb2:	8979      	ldrh	r1, [r7, #10]
 8005cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb6:	9301      	str	r3, [sp, #4]
 8005cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cba:	9300      	str	r3, [sp, #0]
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	f000 fa52 	bl	8006168 <I2C_RequestMemoryRead>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d001      	beq.n	8005cce <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e1b0      	b.n	8006030 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d113      	bne.n	8005cfe <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	623b      	str	r3, [r7, #32]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	695b      	ldr	r3, [r3, #20]
 8005ce0:	623b      	str	r3, [r7, #32]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	699b      	ldr	r3, [r3, #24]
 8005ce8:	623b      	str	r3, [r7, #32]
 8005cea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cfa:	601a      	str	r2, [r3, #0]
 8005cfc:	e184      	b.n	8006008 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d11b      	bne.n	8005d3e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d16:	2300      	movs	r3, #0
 8005d18:	61fb      	str	r3, [r7, #28]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	695b      	ldr	r3, [r3, #20]
 8005d20:	61fb      	str	r3, [r7, #28]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	699b      	ldr	r3, [r3, #24]
 8005d28:	61fb      	str	r3, [r7, #28]
 8005d2a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d3a:	601a      	str	r2, [r3, #0]
 8005d3c:	e164      	b.n	8006008 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d42:	2b02      	cmp	r3, #2
 8005d44:	d11b      	bne.n	8005d7e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d54:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d66:	2300      	movs	r3, #0
 8005d68:	61bb      	str	r3, [r7, #24]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	695b      	ldr	r3, [r3, #20]
 8005d70:	61bb      	str	r3, [r7, #24]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	61bb      	str	r3, [r7, #24]
 8005d7a:	69bb      	ldr	r3, [r7, #24]
 8005d7c:	e144      	b.n	8006008 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d7e:	2300      	movs	r3, #0
 8005d80:	617b      	str	r3, [r7, #20]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	695b      	ldr	r3, [r3, #20]
 8005d88:	617b      	str	r3, [r7, #20]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	699b      	ldr	r3, [r3, #24]
 8005d90:	617b      	str	r3, [r7, #20]
 8005d92:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005d94:	e138      	b.n	8006008 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d9a:	2b03      	cmp	r3, #3
 8005d9c:	f200 80f1 	bhi.w	8005f82 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d123      	bne.n	8005df0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005da8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005daa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005dac:	68f8      	ldr	r0, [r7, #12]
 8005dae:	f000 fc1b 	bl	80065e8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d001      	beq.n	8005dbc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e139      	b.n	8006030 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	691a      	ldr	r2, [r3, #16]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc6:	b2d2      	uxtb	r2, r2
 8005dc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dce:	1c5a      	adds	r2, r3, #1
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dd8:	3b01      	subs	r3, #1
 8005dda:	b29a      	uxth	r2, r3
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	3b01      	subs	r3, #1
 8005de8:	b29a      	uxth	r2, r3
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005dee:	e10b      	b.n	8006008 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005df4:	2b02      	cmp	r3, #2
 8005df6:	d14e      	bne.n	8005e96 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfa:	9300      	str	r3, [sp, #0]
 8005dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dfe:	2200      	movs	r2, #0
 8005e00:	4906      	ldr	r1, [pc, #24]	; (8005e1c <HAL_I2C_Mem_Read+0x22c>)
 8005e02:	68f8      	ldr	r0, [r7, #12]
 8005e04:	f000 fa98 	bl	8006338 <I2C_WaitOnFlagUntilTimeout>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d008      	beq.n	8005e20 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e10e      	b.n	8006030 <HAL_I2C_Mem_Read+0x440>
 8005e12:	bf00      	nop
 8005e14:	00100002 	.word	0x00100002
 8005e18:	ffff0000 	.word	0xffff0000
 8005e1c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	691a      	ldr	r2, [r3, #16]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e3a:	b2d2      	uxtb	r2, r2
 8005e3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e42:	1c5a      	adds	r2, r3, #1
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	b29a      	uxth	r2, r3
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	b29a      	uxth	r2, r3
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	691a      	ldr	r2, [r3, #16]
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e6c:	b2d2      	uxtb	r2, r2
 8005e6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e74:	1c5a      	adds	r2, r3, #1
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	b29a      	uxth	r2, r3
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	3b01      	subs	r3, #1
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005e94:	e0b8      	b.n	8006008 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e98:	9300      	str	r3, [sp, #0]
 8005e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	4966      	ldr	r1, [pc, #408]	; (8006038 <HAL_I2C_Mem_Read+0x448>)
 8005ea0:	68f8      	ldr	r0, [r7, #12]
 8005ea2:	f000 fa49 	bl	8006338 <I2C_WaitOnFlagUntilTimeout>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d001      	beq.n	8005eb0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e0bf      	b.n	8006030 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ebe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	691a      	ldr	r2, [r3, #16]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eca:	b2d2      	uxtb	r2, r2
 8005ecc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed2:	1c5a      	adds	r2, r3, #1
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005edc:	3b01      	subs	r3, #1
 8005ede:	b29a      	uxth	r2, r3
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	3b01      	subs	r3, #1
 8005eec:	b29a      	uxth	r2, r3
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ef4:	9300      	str	r3, [sp, #0]
 8005ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ef8:	2200      	movs	r2, #0
 8005efa:	494f      	ldr	r1, [pc, #316]	; (8006038 <HAL_I2C_Mem_Read+0x448>)
 8005efc:	68f8      	ldr	r0, [r7, #12]
 8005efe:	f000 fa1b 	bl	8006338 <I2C_WaitOnFlagUntilTimeout>
 8005f02:	4603      	mov	r3, r0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d001      	beq.n	8005f0c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e091      	b.n	8006030 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	691a      	ldr	r2, [r3, #16]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f26:	b2d2      	uxtb	r2, r2
 8005f28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2e:	1c5a      	adds	r2, r3, #1
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f38:	3b01      	subs	r3, #1
 8005f3a:	b29a      	uxth	r2, r3
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f44:	b29b      	uxth	r3, r3
 8005f46:	3b01      	subs	r3, #1
 8005f48:	b29a      	uxth	r2, r3
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	691a      	ldr	r2, [r3, #16]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f58:	b2d2      	uxtb	r2, r2
 8005f5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f60:	1c5a      	adds	r2, r3, #1
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f6a:	3b01      	subs	r3, #1
 8005f6c:	b29a      	uxth	r2, r3
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	b29a      	uxth	r2, r3
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005f80:	e042      	b.n	8006008 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f84:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005f86:	68f8      	ldr	r0, [r7, #12]
 8005f88:	f000 fb2e 	bl	80065e8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d001      	beq.n	8005f96 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
 8005f94:	e04c      	b.n	8006030 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	691a      	ldr	r2, [r3, #16]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa0:	b2d2      	uxtb	r2, r2
 8005fa2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa8:	1c5a      	adds	r2, r3, #1
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fb2:	3b01      	subs	r3, #1
 8005fb4:	b29a      	uxth	r2, r3
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	3b01      	subs	r3, #1
 8005fc2:	b29a      	uxth	r2, r3
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	695b      	ldr	r3, [r3, #20]
 8005fce:	f003 0304 	and.w	r3, r3, #4
 8005fd2:	2b04      	cmp	r3, #4
 8005fd4:	d118      	bne.n	8006008 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	691a      	ldr	r2, [r3, #16]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe0:	b2d2      	uxtb	r2, r2
 8005fe2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe8:	1c5a      	adds	r2, r3, #1
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	b29a      	uxth	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ffe:	b29b      	uxth	r3, r3
 8006000:	3b01      	subs	r3, #1
 8006002:	b29a      	uxth	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800600c:	2b00      	cmp	r3, #0
 800600e:	f47f aec2 	bne.w	8005d96 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2220      	movs	r2, #32
 8006016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2200      	movs	r2, #0
 800601e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800602a:	2300      	movs	r3, #0
 800602c:	e000      	b.n	8006030 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800602e:	2302      	movs	r3, #2
  }
}
 8006030:	4618      	mov	r0, r3
 8006032:	3728      	adds	r7, #40	; 0x28
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}
 8006038:	00010004 	.word	0x00010004

0800603c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b088      	sub	sp, #32
 8006040:	af02      	add	r7, sp, #8
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	4608      	mov	r0, r1
 8006046:	4611      	mov	r1, r2
 8006048:	461a      	mov	r2, r3
 800604a:	4603      	mov	r3, r0
 800604c:	817b      	strh	r3, [r7, #10]
 800604e:	460b      	mov	r3, r1
 8006050:	813b      	strh	r3, [r7, #8]
 8006052:	4613      	mov	r3, r2
 8006054:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006064:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006068:	9300      	str	r3, [sp, #0]
 800606a:	6a3b      	ldr	r3, [r7, #32]
 800606c:	2200      	movs	r2, #0
 800606e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006072:	68f8      	ldr	r0, [r7, #12]
 8006074:	f000 f960 	bl	8006338 <I2C_WaitOnFlagUntilTimeout>
 8006078:	4603      	mov	r3, r0
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00d      	beq.n	800609a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006088:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800608c:	d103      	bne.n	8006096 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006094:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e05f      	b.n	800615a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800609a:	897b      	ldrh	r3, [r7, #10]
 800609c:	b2db      	uxtb	r3, r3
 800609e:	461a      	mov	r2, r3
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80060a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80060aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ac:	6a3a      	ldr	r2, [r7, #32]
 80060ae:	492d      	ldr	r1, [pc, #180]	; (8006164 <I2C_RequestMemoryWrite+0x128>)
 80060b0:	68f8      	ldr	r0, [r7, #12]
 80060b2:	f000 f998 	bl	80063e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d001      	beq.n	80060c0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e04c      	b.n	800615a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060c0:	2300      	movs	r3, #0
 80060c2:	617b      	str	r3, [r7, #20]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	695b      	ldr	r3, [r3, #20]
 80060ca:	617b      	str	r3, [r7, #20]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	699b      	ldr	r3, [r3, #24]
 80060d2:	617b      	str	r3, [r7, #20]
 80060d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060d8:	6a39      	ldr	r1, [r7, #32]
 80060da:	68f8      	ldr	r0, [r7, #12]
 80060dc:	f000 fa02 	bl	80064e4 <I2C_WaitOnTXEFlagUntilTimeout>
 80060e0:	4603      	mov	r3, r0
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d00d      	beq.n	8006102 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ea:	2b04      	cmp	r3, #4
 80060ec:	d107      	bne.n	80060fe <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	e02b      	b.n	800615a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006102:	88fb      	ldrh	r3, [r7, #6]
 8006104:	2b01      	cmp	r3, #1
 8006106:	d105      	bne.n	8006114 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006108:	893b      	ldrh	r3, [r7, #8]
 800610a:	b2da      	uxtb	r2, r3
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	611a      	str	r2, [r3, #16]
 8006112:	e021      	b.n	8006158 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006114:	893b      	ldrh	r3, [r7, #8]
 8006116:	0a1b      	lsrs	r3, r3, #8
 8006118:	b29b      	uxth	r3, r3
 800611a:	b2da      	uxtb	r2, r3
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006122:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006124:	6a39      	ldr	r1, [r7, #32]
 8006126:	68f8      	ldr	r0, [r7, #12]
 8006128:	f000 f9dc 	bl	80064e4 <I2C_WaitOnTXEFlagUntilTimeout>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00d      	beq.n	800614e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006136:	2b04      	cmp	r3, #4
 8006138:	d107      	bne.n	800614a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006148:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e005      	b.n	800615a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800614e:	893b      	ldrh	r3, [r7, #8]
 8006150:	b2da      	uxtb	r2, r3
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006158:	2300      	movs	r3, #0
}
 800615a:	4618      	mov	r0, r3
 800615c:	3718      	adds	r7, #24
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	00010002 	.word	0x00010002

08006168 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b088      	sub	sp, #32
 800616c:	af02      	add	r7, sp, #8
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	4608      	mov	r0, r1
 8006172:	4611      	mov	r1, r2
 8006174:	461a      	mov	r2, r3
 8006176:	4603      	mov	r3, r0
 8006178:	817b      	strh	r3, [r7, #10]
 800617a:	460b      	mov	r3, r1
 800617c:	813b      	strh	r3, [r7, #8]
 800617e:	4613      	mov	r3, r2
 8006180:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006190:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061a0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80061a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a4:	9300      	str	r3, [sp, #0]
 80061a6:	6a3b      	ldr	r3, [r7, #32]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f000 f8c2 	bl	8006338 <I2C_WaitOnFlagUntilTimeout>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d00d      	beq.n	80061d6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061c8:	d103      	bne.n	80061d2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061d0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	e0aa      	b.n	800632c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80061d6:	897b      	ldrh	r3, [r7, #10]
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	461a      	mov	r2, r3
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80061e4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80061e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e8:	6a3a      	ldr	r2, [r7, #32]
 80061ea:	4952      	ldr	r1, [pc, #328]	; (8006334 <I2C_RequestMemoryRead+0x1cc>)
 80061ec:	68f8      	ldr	r0, [r7, #12]
 80061ee:	f000 f8fa 	bl	80063e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061f2:	4603      	mov	r3, r0
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d001      	beq.n	80061fc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	e097      	b.n	800632c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061fc:	2300      	movs	r3, #0
 80061fe:	617b      	str	r3, [r7, #20]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	617b      	str	r3, [r7, #20]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	699b      	ldr	r3, [r3, #24]
 800620e:	617b      	str	r3, [r7, #20]
 8006210:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006212:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006214:	6a39      	ldr	r1, [r7, #32]
 8006216:	68f8      	ldr	r0, [r7, #12]
 8006218:	f000 f964 	bl	80064e4 <I2C_WaitOnTXEFlagUntilTimeout>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d00d      	beq.n	800623e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006226:	2b04      	cmp	r3, #4
 8006228:	d107      	bne.n	800623a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006238:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e076      	b.n	800632c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800623e:	88fb      	ldrh	r3, [r7, #6]
 8006240:	2b01      	cmp	r3, #1
 8006242:	d105      	bne.n	8006250 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006244:	893b      	ldrh	r3, [r7, #8]
 8006246:	b2da      	uxtb	r2, r3
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	611a      	str	r2, [r3, #16]
 800624e:	e021      	b.n	8006294 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006250:	893b      	ldrh	r3, [r7, #8]
 8006252:	0a1b      	lsrs	r3, r3, #8
 8006254:	b29b      	uxth	r3, r3
 8006256:	b2da      	uxtb	r2, r3
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800625e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006260:	6a39      	ldr	r1, [r7, #32]
 8006262:	68f8      	ldr	r0, [r7, #12]
 8006264:	f000 f93e 	bl	80064e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006268:	4603      	mov	r3, r0
 800626a:	2b00      	cmp	r3, #0
 800626c:	d00d      	beq.n	800628a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006272:	2b04      	cmp	r3, #4
 8006274:	d107      	bne.n	8006286 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006284:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	e050      	b.n	800632c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800628a:	893b      	ldrh	r3, [r7, #8]
 800628c:	b2da      	uxtb	r2, r3
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006294:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006296:	6a39      	ldr	r1, [r7, #32]
 8006298:	68f8      	ldr	r0, [r7, #12]
 800629a:	f000 f923 	bl	80064e4 <I2C_WaitOnTXEFlagUntilTimeout>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d00d      	beq.n	80062c0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062a8:	2b04      	cmp	r3, #4
 80062aa:	d107      	bne.n	80062bc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062ba:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e035      	b.n	800632c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062ce:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80062d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d2:	9300      	str	r3, [sp, #0]
 80062d4:	6a3b      	ldr	r3, [r7, #32]
 80062d6:	2200      	movs	r2, #0
 80062d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80062dc:	68f8      	ldr	r0, [r7, #12]
 80062de:	f000 f82b 	bl	8006338 <I2C_WaitOnFlagUntilTimeout>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d00d      	beq.n	8006304 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062f6:	d103      	bne.n	8006300 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80062fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006300:	2303      	movs	r3, #3
 8006302:	e013      	b.n	800632c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006304:	897b      	ldrh	r3, [r7, #10]
 8006306:	b2db      	uxtb	r3, r3
 8006308:	f043 0301 	orr.w	r3, r3, #1
 800630c:	b2da      	uxtb	r2, r3
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006316:	6a3a      	ldr	r2, [r7, #32]
 8006318:	4906      	ldr	r1, [pc, #24]	; (8006334 <I2C_RequestMemoryRead+0x1cc>)
 800631a:	68f8      	ldr	r0, [r7, #12]
 800631c:	f000 f863 	bl	80063e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006320:	4603      	mov	r3, r0
 8006322:	2b00      	cmp	r3, #0
 8006324:	d001      	beq.n	800632a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	e000      	b.n	800632c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800632a:	2300      	movs	r3, #0
}
 800632c:	4618      	mov	r0, r3
 800632e:	3718      	adds	r7, #24
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}
 8006334:	00010002 	.word	0x00010002

08006338 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	603b      	str	r3, [r7, #0]
 8006344:	4613      	mov	r3, r2
 8006346:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006348:	e025      	b.n	8006396 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006350:	d021      	beq.n	8006396 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006352:	f7fe fb7d 	bl	8004a50 <HAL_GetTick>
 8006356:	4602      	mov	r2, r0
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	1ad3      	subs	r3, r2, r3
 800635c:	683a      	ldr	r2, [r7, #0]
 800635e:	429a      	cmp	r2, r3
 8006360:	d302      	bcc.n	8006368 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d116      	bne.n	8006396 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2220      	movs	r2, #32
 8006372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006382:	f043 0220 	orr.w	r2, r3, #32
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e023      	b.n	80063de <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	0c1b      	lsrs	r3, r3, #16
 800639a:	b2db      	uxtb	r3, r3
 800639c:	2b01      	cmp	r3, #1
 800639e:	d10d      	bne.n	80063bc <I2C_WaitOnFlagUntilTimeout+0x84>
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	43da      	mvns	r2, r3
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	4013      	ands	r3, r2
 80063ac:	b29b      	uxth	r3, r3
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	bf0c      	ite	eq
 80063b2:	2301      	moveq	r3, #1
 80063b4:	2300      	movne	r3, #0
 80063b6:	b2db      	uxtb	r3, r3
 80063b8:	461a      	mov	r2, r3
 80063ba:	e00c      	b.n	80063d6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	699b      	ldr	r3, [r3, #24]
 80063c2:	43da      	mvns	r2, r3
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	4013      	ands	r3, r2
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	bf0c      	ite	eq
 80063ce:	2301      	moveq	r3, #1
 80063d0:	2300      	movne	r3, #0
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	461a      	mov	r2, r3
 80063d6:	79fb      	ldrb	r3, [r7, #7]
 80063d8:	429a      	cmp	r2, r3
 80063da:	d0b6      	beq.n	800634a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3710      	adds	r7, #16
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b084      	sub	sp, #16
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	60f8      	str	r0, [r7, #12]
 80063ee:	60b9      	str	r1, [r7, #8]
 80063f0:	607a      	str	r2, [r7, #4]
 80063f2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80063f4:	e051      	b.n	800649a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	695b      	ldr	r3, [r3, #20]
 80063fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006400:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006404:	d123      	bne.n	800644e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681a      	ldr	r2, [r3, #0]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006414:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800641e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2200      	movs	r2, #0
 8006424:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2220      	movs	r2, #32
 800642a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2200      	movs	r2, #0
 8006432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643a:	f043 0204 	orr.w	r2, r3, #4
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e046      	b.n	80064dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006454:	d021      	beq.n	800649a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006456:	f7fe fafb 	bl	8004a50 <HAL_GetTick>
 800645a:	4602      	mov	r2, r0
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	429a      	cmp	r2, r3
 8006464:	d302      	bcc.n	800646c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d116      	bne.n	800649a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2220      	movs	r2, #32
 8006476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006486:	f043 0220 	orr.w	r2, r3, #32
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e020      	b.n	80064dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	0c1b      	lsrs	r3, r3, #16
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d10c      	bne.n	80064be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	695b      	ldr	r3, [r3, #20]
 80064aa:	43da      	mvns	r2, r3
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	4013      	ands	r3, r2
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	bf14      	ite	ne
 80064b6:	2301      	movne	r3, #1
 80064b8:	2300      	moveq	r3, #0
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	e00b      	b.n	80064d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	699b      	ldr	r3, [r3, #24]
 80064c4:	43da      	mvns	r2, r3
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	4013      	ands	r3, r2
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	bf14      	ite	ne
 80064d0:	2301      	movne	r3, #1
 80064d2:	2300      	moveq	r3, #0
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d18d      	bne.n	80063f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80064da:	2300      	movs	r3, #0
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3710      	adds	r7, #16
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b084      	sub	sp, #16
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80064f0:	e02d      	b.n	800654e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80064f2:	68f8      	ldr	r0, [r7, #12]
 80064f4:	f000 f8ce 	bl	8006694 <I2C_IsAcknowledgeFailed>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d001      	beq.n	8006502 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e02d      	b.n	800655e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006508:	d021      	beq.n	800654e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800650a:	f7fe faa1 	bl	8004a50 <HAL_GetTick>
 800650e:	4602      	mov	r2, r0
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	1ad3      	subs	r3, r2, r3
 8006514:	68ba      	ldr	r2, [r7, #8]
 8006516:	429a      	cmp	r2, r3
 8006518:	d302      	bcc.n	8006520 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d116      	bne.n	800654e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2200      	movs	r2, #0
 8006524:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2220      	movs	r2, #32
 800652a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2200      	movs	r2, #0
 8006532:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800653a:	f043 0220 	orr.w	r2, r3, #32
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e007      	b.n	800655e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	695b      	ldr	r3, [r3, #20]
 8006554:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006558:	2b80      	cmp	r3, #128	; 0x80
 800655a:	d1ca      	bne.n	80064f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800655c:	2300      	movs	r3, #0
}
 800655e:	4618      	mov	r0, r3
 8006560:	3710      	adds	r7, #16
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}

08006566 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006566:	b580      	push	{r7, lr}
 8006568:	b084      	sub	sp, #16
 800656a:	af00      	add	r7, sp, #0
 800656c:	60f8      	str	r0, [r7, #12]
 800656e:	60b9      	str	r1, [r7, #8]
 8006570:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006572:	e02d      	b.n	80065d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006574:	68f8      	ldr	r0, [r7, #12]
 8006576:	f000 f88d 	bl	8006694 <I2C_IsAcknowledgeFailed>
 800657a:	4603      	mov	r3, r0
 800657c:	2b00      	cmp	r3, #0
 800657e:	d001      	beq.n	8006584 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006580:	2301      	movs	r3, #1
 8006582:	e02d      	b.n	80065e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800658a:	d021      	beq.n	80065d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800658c:	f7fe fa60 	bl	8004a50 <HAL_GetTick>
 8006590:	4602      	mov	r2, r0
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	1ad3      	subs	r3, r2, r3
 8006596:	68ba      	ldr	r2, [r7, #8]
 8006598:	429a      	cmp	r2, r3
 800659a:	d302      	bcc.n	80065a2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d116      	bne.n	80065d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2220      	movs	r2, #32
 80065ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065bc:	f043 0220 	orr.w	r2, r3, #32
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2200      	movs	r2, #0
 80065c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e007      	b.n	80065e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	695b      	ldr	r3, [r3, #20]
 80065d6:	f003 0304 	and.w	r3, r3, #4
 80065da:	2b04      	cmp	r3, #4
 80065dc:	d1ca      	bne.n	8006574 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80065de:	2300      	movs	r3, #0
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3710      	adds	r7, #16
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}

080065e8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b084      	sub	sp, #16
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80065f4:	e042      	b.n	800667c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	695b      	ldr	r3, [r3, #20]
 80065fc:	f003 0310 	and.w	r3, r3, #16
 8006600:	2b10      	cmp	r3, #16
 8006602:	d119      	bne.n	8006638 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f06f 0210 	mvn.w	r2, #16
 800660c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2200      	movs	r2, #0
 8006612:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2220      	movs	r2, #32
 8006618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2200      	movs	r2, #0
 8006620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2200      	movs	r2, #0
 8006630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	e029      	b.n	800668c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006638:	f7fe fa0a 	bl	8004a50 <HAL_GetTick>
 800663c:	4602      	mov	r2, r0
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	1ad3      	subs	r3, r2, r3
 8006642:	68ba      	ldr	r2, [r7, #8]
 8006644:	429a      	cmp	r2, r3
 8006646:	d302      	bcc.n	800664e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d116      	bne.n	800667c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2200      	movs	r2, #0
 8006652:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2220      	movs	r2, #32
 8006658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2200      	movs	r2, #0
 8006660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006668:	f043 0220 	orr.w	r2, r3, #32
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2200      	movs	r2, #0
 8006674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	e007      	b.n	800668c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	695b      	ldr	r3, [r3, #20]
 8006682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006686:	2b40      	cmp	r3, #64	; 0x40
 8006688:	d1b5      	bne.n	80065f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800668a:	2300      	movs	r3, #0
}
 800668c:	4618      	mov	r0, r3
 800668e:	3710      	adds	r7, #16
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}

08006694 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	695b      	ldr	r3, [r3, #20]
 80066a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066aa:	d11b      	bne.n	80066e4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80066b4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2220      	movs	r2, #32
 80066c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d0:	f043 0204 	orr.w	r2, r3, #4
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e000      	b.n	80066e6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80066e4:	2300      	movs	r3, #0
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	370c      	adds	r7, #12
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr

080066f2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80066f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066f4:	b08f      	sub	sp, #60	; 0x3c
 80066f6:	af0a      	add	r7, sp, #40	; 0x28
 80066f8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d101      	bne.n	8006704 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006700:	2301      	movs	r3, #1
 8006702:	e116      	b.n	8006932 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8006710:	b2db      	uxtb	r3, r3
 8006712:	2b00      	cmp	r3, #0
 8006714:	d106      	bne.n	8006724 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f009 f89e 	bl	800f860 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2203      	movs	r2, #3
 8006728:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006734:	2b00      	cmp	r3, #0
 8006736:	d102      	bne.n	800673e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4618      	mov	r0, r3
 8006744:	f003 ffe1 	bl	800a70a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	603b      	str	r3, [r7, #0]
 800674e:	687e      	ldr	r6, [r7, #4]
 8006750:	466d      	mov	r5, sp
 8006752:	f106 0410 	add.w	r4, r6, #16
 8006756:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006758:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800675a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800675c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800675e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006762:	e885 0003 	stmia.w	r5, {r0, r1}
 8006766:	1d33      	adds	r3, r6, #4
 8006768:	cb0e      	ldmia	r3, {r1, r2, r3}
 800676a:	6838      	ldr	r0, [r7, #0]
 800676c:	f003 feb8 	bl	800a4e0 <USB_CoreInit>
 8006770:	4603      	mov	r3, r0
 8006772:	2b00      	cmp	r3, #0
 8006774:	d005      	beq.n	8006782 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2202      	movs	r2, #2
 800677a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e0d7      	b.n	8006932 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2100      	movs	r1, #0
 8006788:	4618      	mov	r0, r3
 800678a:	f003 ffcf 	bl	800a72c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800678e:	2300      	movs	r3, #0
 8006790:	73fb      	strb	r3, [r7, #15]
 8006792:	e04a      	b.n	800682a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006794:	7bfa      	ldrb	r2, [r7, #15]
 8006796:	6879      	ldr	r1, [r7, #4]
 8006798:	4613      	mov	r3, r2
 800679a:	00db      	lsls	r3, r3, #3
 800679c:	1a9b      	subs	r3, r3, r2
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	440b      	add	r3, r1
 80067a2:	333d      	adds	r3, #61	; 0x3d
 80067a4:	2201      	movs	r2, #1
 80067a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80067a8:	7bfa      	ldrb	r2, [r7, #15]
 80067aa:	6879      	ldr	r1, [r7, #4]
 80067ac:	4613      	mov	r3, r2
 80067ae:	00db      	lsls	r3, r3, #3
 80067b0:	1a9b      	subs	r3, r3, r2
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	440b      	add	r3, r1
 80067b6:	333c      	adds	r3, #60	; 0x3c
 80067b8:	7bfa      	ldrb	r2, [r7, #15]
 80067ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80067bc:	7bfa      	ldrb	r2, [r7, #15]
 80067be:	7bfb      	ldrb	r3, [r7, #15]
 80067c0:	b298      	uxth	r0, r3
 80067c2:	6879      	ldr	r1, [r7, #4]
 80067c4:	4613      	mov	r3, r2
 80067c6:	00db      	lsls	r3, r3, #3
 80067c8:	1a9b      	subs	r3, r3, r2
 80067ca:	009b      	lsls	r3, r3, #2
 80067cc:	440b      	add	r3, r1
 80067ce:	3342      	adds	r3, #66	; 0x42
 80067d0:	4602      	mov	r2, r0
 80067d2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80067d4:	7bfa      	ldrb	r2, [r7, #15]
 80067d6:	6879      	ldr	r1, [r7, #4]
 80067d8:	4613      	mov	r3, r2
 80067da:	00db      	lsls	r3, r3, #3
 80067dc:	1a9b      	subs	r3, r3, r2
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	440b      	add	r3, r1
 80067e2:	333f      	adds	r3, #63	; 0x3f
 80067e4:	2200      	movs	r2, #0
 80067e6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80067e8:	7bfa      	ldrb	r2, [r7, #15]
 80067ea:	6879      	ldr	r1, [r7, #4]
 80067ec:	4613      	mov	r3, r2
 80067ee:	00db      	lsls	r3, r3, #3
 80067f0:	1a9b      	subs	r3, r3, r2
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	440b      	add	r3, r1
 80067f6:	3344      	adds	r3, #68	; 0x44
 80067f8:	2200      	movs	r2, #0
 80067fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80067fc:	7bfa      	ldrb	r2, [r7, #15]
 80067fe:	6879      	ldr	r1, [r7, #4]
 8006800:	4613      	mov	r3, r2
 8006802:	00db      	lsls	r3, r3, #3
 8006804:	1a9b      	subs	r3, r3, r2
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	440b      	add	r3, r1
 800680a:	3348      	adds	r3, #72	; 0x48
 800680c:	2200      	movs	r2, #0
 800680e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006810:	7bfa      	ldrb	r2, [r7, #15]
 8006812:	6879      	ldr	r1, [r7, #4]
 8006814:	4613      	mov	r3, r2
 8006816:	00db      	lsls	r3, r3, #3
 8006818:	1a9b      	subs	r3, r3, r2
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	440b      	add	r3, r1
 800681e:	3350      	adds	r3, #80	; 0x50
 8006820:	2200      	movs	r2, #0
 8006822:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006824:	7bfb      	ldrb	r3, [r7, #15]
 8006826:	3301      	adds	r3, #1
 8006828:	73fb      	strb	r3, [r7, #15]
 800682a:	7bfa      	ldrb	r2, [r7, #15]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	429a      	cmp	r2, r3
 8006832:	d3af      	bcc.n	8006794 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006834:	2300      	movs	r3, #0
 8006836:	73fb      	strb	r3, [r7, #15]
 8006838:	e044      	b.n	80068c4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800683a:	7bfa      	ldrb	r2, [r7, #15]
 800683c:	6879      	ldr	r1, [r7, #4]
 800683e:	4613      	mov	r3, r2
 8006840:	00db      	lsls	r3, r3, #3
 8006842:	1a9b      	subs	r3, r3, r2
 8006844:	009b      	lsls	r3, r3, #2
 8006846:	440b      	add	r3, r1
 8006848:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800684c:	2200      	movs	r2, #0
 800684e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006850:	7bfa      	ldrb	r2, [r7, #15]
 8006852:	6879      	ldr	r1, [r7, #4]
 8006854:	4613      	mov	r3, r2
 8006856:	00db      	lsls	r3, r3, #3
 8006858:	1a9b      	subs	r3, r3, r2
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	440b      	add	r3, r1
 800685e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8006862:	7bfa      	ldrb	r2, [r7, #15]
 8006864:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006866:	7bfa      	ldrb	r2, [r7, #15]
 8006868:	6879      	ldr	r1, [r7, #4]
 800686a:	4613      	mov	r3, r2
 800686c:	00db      	lsls	r3, r3, #3
 800686e:	1a9b      	subs	r3, r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	440b      	add	r3, r1
 8006874:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8006878:	2200      	movs	r2, #0
 800687a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800687c:	7bfa      	ldrb	r2, [r7, #15]
 800687e:	6879      	ldr	r1, [r7, #4]
 8006880:	4613      	mov	r3, r2
 8006882:	00db      	lsls	r3, r3, #3
 8006884:	1a9b      	subs	r3, r3, r2
 8006886:	009b      	lsls	r3, r3, #2
 8006888:	440b      	add	r3, r1
 800688a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800688e:	2200      	movs	r2, #0
 8006890:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006892:	7bfa      	ldrb	r2, [r7, #15]
 8006894:	6879      	ldr	r1, [r7, #4]
 8006896:	4613      	mov	r3, r2
 8006898:	00db      	lsls	r3, r3, #3
 800689a:	1a9b      	subs	r3, r3, r2
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	440b      	add	r3, r1
 80068a0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80068a4:	2200      	movs	r2, #0
 80068a6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80068a8:	7bfa      	ldrb	r2, [r7, #15]
 80068aa:	6879      	ldr	r1, [r7, #4]
 80068ac:	4613      	mov	r3, r2
 80068ae:	00db      	lsls	r3, r3, #3
 80068b0:	1a9b      	subs	r3, r3, r2
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	440b      	add	r3, r1
 80068b6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80068ba:	2200      	movs	r2, #0
 80068bc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80068be:	7bfb      	ldrb	r3, [r7, #15]
 80068c0:	3301      	adds	r3, #1
 80068c2:	73fb      	strb	r3, [r7, #15]
 80068c4:	7bfa      	ldrb	r2, [r7, #15]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d3b5      	bcc.n	800683a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	603b      	str	r3, [r7, #0]
 80068d4:	687e      	ldr	r6, [r7, #4]
 80068d6:	466d      	mov	r5, sp
 80068d8:	f106 0410 	add.w	r4, r6, #16
 80068dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80068de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80068e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80068e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80068e4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80068e8:	e885 0003 	stmia.w	r5, {r0, r1}
 80068ec:	1d33      	adds	r3, r6, #4
 80068ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80068f0:	6838      	ldr	r0, [r7, #0]
 80068f2:	f003 ff45 	bl	800a780 <USB_DevInit>
 80068f6:	4603      	mov	r3, r0
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d005      	beq.n	8006908 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2202      	movs	r2, #2
 8006900:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e014      	b.n	8006932 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2201      	movs	r2, #1
 8006914:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  #if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800691c:	2b01      	cmp	r3, #1
 800691e:	d102      	bne.n	8006926 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f001 f891 	bl	8007a48 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4618      	mov	r0, r3
 800692c:	f004 ff80 	bl	800b830 <USB_DevDisconnect>

  return HAL_OK;
 8006930:	2300      	movs	r3, #0
}
 8006932:	4618      	mov	r0, r3
 8006934:	3714      	adds	r7, #20
 8006936:	46bd      	mov	sp, r7
 8006938:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800693a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800693a:	b580      	push	{r7, lr}
 800693c:	b084      	sub	sp, #16
 800693e:	af00      	add	r7, sp, #0
 8006940:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800694e:	2b01      	cmp	r3, #1
 8006950:	d101      	bne.n	8006956 <HAL_PCD_Start+0x1c>
 8006952:	2302      	movs	r3, #2
 8006954:	e020      	b.n	8006998 <HAL_PCD_Start+0x5e>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2201      	movs	r2, #1
 800695a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006962:	2b01      	cmp	r3, #1
 8006964:	d109      	bne.n	800697a <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800696a:	2b01      	cmp	r3, #1
 800696c:	d005      	beq.n	800697a <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006972:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4618      	mov	r0, r3
 8006980:	f003 feb2 	bl	800a6e8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4618      	mov	r0, r3
 800698a:	f004 ff30 	bl	800b7ee <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006996:	2300      	movs	r3, #0
}
 8006998:	4618      	mov	r0, r3
 800699a:	3710      	adds	r7, #16
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80069a0:	b590      	push	{r4, r7, lr}
 80069a2:	b08d      	sub	sp, #52	; 0x34
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069ae:	6a3b      	ldr	r3, [r7, #32]
 80069b0:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4618      	mov	r0, r3
 80069b8:	f004 ffee 	bl	800b998 <USB_GetMode>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	f040 83ca 	bne.w	8007158 <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4618      	mov	r0, r3
 80069ca:	f004 ff52 	bl	800b872 <USB_ReadInterrupts>
 80069ce:	4603      	mov	r3, r0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	f000 83c0 	beq.w	8007156 <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4618      	mov	r0, r3
 80069dc:	f004 ff49 	bl	800b872 <USB_ReadInterrupts>
 80069e0:	4603      	mov	r3, r0
 80069e2:	f003 0302 	and.w	r3, r3, #2
 80069e6:	2b02      	cmp	r3, #2
 80069e8:	d107      	bne.n	80069fa <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	695a      	ldr	r2, [r3, #20]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f002 0202 	and.w	r2, r2, #2
 80069f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4618      	mov	r0, r3
 8006a00:	f004 ff37 	bl	800b872 <USB_ReadInterrupts>
 8006a04:	4603      	mov	r3, r0
 8006a06:	f003 0310 	and.w	r3, r3, #16
 8006a0a:	2b10      	cmp	r3, #16
 8006a0c:	d161      	bne.n	8006ad2 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	699a      	ldr	r2, [r3, #24]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f022 0210 	bic.w	r2, r2, #16
 8006a1c:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8006a1e:	6a3b      	ldr	r3, [r7, #32]
 8006a20:	6a1b      	ldr	r3, [r3, #32]
 8006a22:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8006a24:	69bb      	ldr	r3, [r7, #24]
 8006a26:	f003 020f 	and.w	r2, r3, #15
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	00db      	lsls	r3, r3, #3
 8006a2e:	1a9b      	subs	r3, r3, r2
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	4413      	add	r3, r2
 8006a3a:	3304      	adds	r3, #4
 8006a3c:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	0c5b      	lsrs	r3, r3, #17
 8006a42:	f003 030f 	and.w	r3, r3, #15
 8006a46:	2b02      	cmp	r3, #2
 8006a48:	d124      	bne.n	8006a94 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006a4a:	69ba      	ldr	r2, [r7, #24]
 8006a4c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8006a50:	4013      	ands	r3, r2
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d035      	beq.n	8006ac2 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006a5a:	69bb      	ldr	r3, [r7, #24]
 8006a5c:	091b      	lsrs	r3, r3, #4
 8006a5e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006a60:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	461a      	mov	r2, r3
 8006a68:	6a38      	ldr	r0, [r7, #32]
 8006a6a:	f004 fd9d 	bl	800b5a8 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	68da      	ldr	r2, [r3, #12]
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	091b      	lsrs	r3, r3, #4
 8006a76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a7a:	441a      	add	r2, r3
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	699a      	ldr	r2, [r3, #24]
 8006a84:	69bb      	ldr	r3, [r7, #24]
 8006a86:	091b      	lsrs	r3, r3, #4
 8006a88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a8c:	441a      	add	r2, r3
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	619a      	str	r2, [r3, #24]
 8006a92:	e016      	b.n	8006ac2 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8006a94:	69bb      	ldr	r3, [r7, #24]
 8006a96:	0c5b      	lsrs	r3, r3, #17
 8006a98:	f003 030f 	and.w	r3, r3, #15
 8006a9c:	2b06      	cmp	r3, #6
 8006a9e:	d110      	bne.n	8006ac2 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006aa6:	2208      	movs	r2, #8
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	6a38      	ldr	r0, [r7, #32]
 8006aac:	f004 fd7c 	bl	800b5a8 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	699a      	ldr	r2, [r3, #24]
 8006ab4:	69bb      	ldr	r3, [r7, #24]
 8006ab6:	091b      	lsrs	r3, r3, #4
 8006ab8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006abc:	441a      	add	r2, r3
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	699a      	ldr	r2, [r3, #24]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f042 0210 	orr.w	r2, r2, #16
 8006ad0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f004 fecb 	bl	800b872 <USB_ReadInterrupts>
 8006adc:	4603      	mov	r3, r0
 8006ade:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006ae2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006ae6:	d16e      	bne.n	8006bc6 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4618      	mov	r0, r3
 8006af2:	f004 fed1 	bl	800b898 <USB_ReadDevAllOutEpInterrupt>
 8006af6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8006af8:	e062      	b.n	8006bc0 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006afc:	f003 0301 	and.w	r3, r3, #1
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d057      	beq.n	8006bb4 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b0a:	b2d2      	uxtb	r2, r2
 8006b0c:	4611      	mov	r1, r2
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f004 fef6 	bl	800b900 <USB_ReadDevOutEPInterrupt>
 8006b14:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	f003 0301 	and.w	r3, r3, #1
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00c      	beq.n	8006b3a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b22:	015a      	lsls	r2, r3, #5
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	4413      	add	r3, r2
 8006b28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	2301      	movs	r3, #1
 8006b30:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006b32:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f000 fddd 	bl	80076f4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	f003 0308 	and.w	r3, r3, #8
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d00c      	beq.n	8006b5e <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b46:	015a      	lsls	r2, r3, #5
 8006b48:	69fb      	ldr	r3, [r7, #28]
 8006b4a:	4413      	add	r3, r2
 8006b4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b50:	461a      	mov	r2, r3
 8006b52:	2308      	movs	r3, #8
 8006b54:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006b56:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 fed7 	bl	800790c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	f003 0310 	and.w	r3, r3, #16
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d008      	beq.n	8006b7a <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b6a:	015a      	lsls	r2, r3, #5
 8006b6c:	69fb      	ldr	r3, [r7, #28]
 8006b6e:	4413      	add	r3, r2
 8006b70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b74:	461a      	mov	r2, r3
 8006b76:	2310      	movs	r3, #16
 8006b78:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	f003 0320 	and.w	r3, r3, #32
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d008      	beq.n	8006b96 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b86:	015a      	lsls	r2, r3, #5
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	4413      	add	r3, r2
 8006b8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b90:	461a      	mov	r2, r3
 8006b92:	2320      	movs	r3, #32
 8006b94:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d009      	beq.n	8006bb4 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba2:	015a      	lsls	r2, r3, #5
 8006ba4:	69fb      	ldr	r3, [r7, #28]
 8006ba6:	4413      	add	r3, r2
 8006ba8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bac:	461a      	mov	r2, r3
 8006bae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006bb2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bbc:	085b      	lsrs	r3, r3, #1
 8006bbe:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d199      	bne.n	8006afa <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f004 fe51 	bl	800b872 <USB_ReadInterrupts>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006bd6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006bda:	f040 80c0 	bne.w	8006d5e <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4618      	mov	r0, r3
 8006be4:	f004 fe72 	bl	800b8cc <USB_ReadDevAllInEpInterrupt>
 8006be8:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8006bea:	2300      	movs	r3, #0
 8006bec:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8006bee:	e0b2      	b.n	8006d56 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	f000 80a7 	beq.w	8006d4a <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c02:	b2d2      	uxtb	r2, r2
 8006c04:	4611      	mov	r1, r2
 8006c06:	4618      	mov	r0, r3
 8006c08:	f004 fe98 	bl	800b93c <USB_ReadDevInEPInterrupt>
 8006c0c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	f003 0301 	and.w	r3, r3, #1
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d057      	beq.n	8006cc8 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c1a:	f003 030f 	and.w	r3, r3, #15
 8006c1e:	2201      	movs	r2, #1
 8006c20:	fa02 f303 	lsl.w	r3, r2, r3
 8006c24:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006c26:	69fb      	ldr	r3, [r7, #28]
 8006c28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	43db      	mvns	r3, r3
 8006c32:	69f9      	ldr	r1, [r7, #28]
 8006c34:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c38:	4013      	ands	r3, r2
 8006c3a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3e:	015a      	lsls	r2, r3, #5
 8006c40:	69fb      	ldr	r3, [r7, #28]
 8006c42:	4413      	add	r3, r2
 8006c44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c48:	461a      	mov	r2, r3
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	691b      	ldr	r3, [r3, #16]
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d132      	bne.n	8006cbc <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006c56:	6879      	ldr	r1, [r7, #4]
 8006c58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	00db      	lsls	r3, r3, #3
 8006c5e:	1a9b      	subs	r3, r3, r2
 8006c60:	009b      	lsls	r3, r3, #2
 8006c62:	440b      	add	r3, r1
 8006c64:	3348      	adds	r3, #72	; 0x48
 8006c66:	6819      	ldr	r1, [r3, #0]
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	00db      	lsls	r3, r3, #3
 8006c70:	1a9b      	subs	r3, r3, r2
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	4403      	add	r3, r0
 8006c76:	3344      	adds	r3, #68	; 0x44
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4419      	add	r1, r3
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c80:	4613      	mov	r3, r2
 8006c82:	00db      	lsls	r3, r3, #3
 8006c84:	1a9b      	subs	r3, r3, r2
 8006c86:	009b      	lsls	r3, r3, #2
 8006c88:	4403      	add	r3, r0
 8006c8a:	3348      	adds	r3, #72	; 0x48
 8006c8c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d113      	bne.n	8006cbc <HAL_PCD_IRQHandler+0x31c>
 8006c94:	6879      	ldr	r1, [r7, #4]
 8006c96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c98:	4613      	mov	r3, r2
 8006c9a:	00db      	lsls	r3, r3, #3
 8006c9c:	1a9b      	subs	r3, r3, r2
 8006c9e:	009b      	lsls	r3, r3, #2
 8006ca0:	440b      	add	r3, r1
 8006ca2:	3350      	adds	r3, #80	; 0x50
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d108      	bne.n	8006cbc <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6818      	ldr	r0, [r3, #0]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	2101      	movs	r1, #1
 8006cb8:	f004 fea0 	bl	800b9fc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f008 fe4d 	bl	800f962 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	f003 0308 	and.w	r3, r3, #8
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d008      	beq.n	8006ce4 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd4:	015a      	lsls	r2, r3, #5
 8006cd6:	69fb      	ldr	r3, [r7, #28]
 8006cd8:	4413      	add	r3, r2
 8006cda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cde:	461a      	mov	r2, r3
 8006ce0:	2308      	movs	r3, #8
 8006ce2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	f003 0310 	and.w	r3, r3, #16
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d008      	beq.n	8006d00 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf0:	015a      	lsls	r2, r3, #5
 8006cf2:	69fb      	ldr	r3, [r7, #28]
 8006cf4:	4413      	add	r3, r2
 8006cf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cfa:	461a      	mov	r2, r3
 8006cfc:	2310      	movs	r3, #16
 8006cfe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d008      	beq.n	8006d1c <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d0c:	015a      	lsls	r2, r3, #5
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	4413      	add	r3, r2
 8006d12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d16:	461a      	mov	r2, r3
 8006d18:	2340      	movs	r3, #64	; 0x40
 8006d1a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	f003 0302 	and.w	r3, r3, #2
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d008      	beq.n	8006d38 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d28:	015a      	lsls	r2, r3, #5
 8006d2a:	69fb      	ldr	r3, [r7, #28]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d32:	461a      	mov	r2, r3
 8006d34:	2302      	movs	r3, #2
 8006d36:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d003      	beq.n	8006d4a <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006d42:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f000 fc48 	bl	80075da <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d4c:	3301      	adds	r3, #1
 8006d4e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d52:	085b      	lsrs	r3, r3, #1
 8006d54:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	f47f af49 	bne.w	8006bf0 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4618      	mov	r0, r3
 8006d64:	f004 fd85 	bl	800b872 <USB_ReadInterrupts>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d72:	d122      	bne.n	8006dba <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006d74:	69fb      	ldr	r3, [r7, #28]
 8006d76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	69fa      	ldr	r2, [r7, #28]
 8006d7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006d82:	f023 0301 	bic.w	r3, r3, #1
 8006d86:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	d108      	bne.n	8006da4 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2200      	movs	r2, #0
 8006d96:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006d9a:	2100      	movs	r1, #0
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f009 f82f 	bl	800fe00 <HAL_PCDEx_LPM_Callback>
 8006da2:	e002      	b.n	8006daa <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f008 fe53 	bl	800fa50 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	695a      	ldr	r2, [r3, #20]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8006db8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f004 fd57 	bl	800b872 <USB_ReadInterrupts>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006dca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dce:	d112      	bne.n	8006df6 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006dd0:	69fb      	ldr	r3, [r7, #28]
 8006dd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	f003 0301 	and.w	r3, r3, #1
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d102      	bne.n	8006de6 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f008 fe0f 	bl	800fa04 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	695a      	ldr	r2, [r3, #20]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8006df4:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f004 fd39 	bl	800b872 <USB_ReadInterrupts>
 8006e00:	4603      	mov	r3, r0
 8006e02:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e0a:	d121      	bne.n	8006e50 <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	695a      	ldr	r2, [r3, #20]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8006e1a:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d111      	bne.n	8006e4a <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e34:	089b      	lsrs	r3, r3, #2
 8006e36:	f003 020f 	and.w	r2, r3, #15
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006e40:	2101      	movs	r1, #1
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f008 ffdc 	bl	800fe00 <HAL_PCDEx_LPM_Callback>
 8006e48:	e002      	b.n	8006e50 <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f008 fdda 	bl	800fa04 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4618      	mov	r0, r3
 8006e56:	f004 fd0c 	bl	800b872 <USB_ReadInterrupts>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006e60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e64:	f040 80c7 	bne.w	8006ff6 <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	69fa      	ldr	r2, [r7, #28]
 8006e72:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e76:	f023 0301 	bic.w	r3, r3, #1
 8006e7a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2110      	movs	r1, #16
 8006e82:	4618      	mov	r0, r3
 8006e84:	f003 fdda 	bl	800aa3c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e88:	2300      	movs	r3, #0
 8006e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e8c:	e056      	b.n	8006f3c <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e90:	015a      	lsls	r2, r3, #5
 8006e92:	69fb      	ldr	r3, [r7, #28]
 8006e94:	4413      	add	r3, r2
 8006e96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006ea0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ea4:	015a      	lsls	r2, r3, #5
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	4413      	add	r3, r2
 8006eaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006eb2:	0151      	lsls	r1, r2, #5
 8006eb4:	69fa      	ldr	r2, [r7, #28]
 8006eb6:	440a      	add	r2, r1
 8006eb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ebc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006ec0:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ec4:	015a      	lsls	r2, r3, #5
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	4413      	add	r3, r2
 8006eca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ed2:	0151      	lsls	r1, r2, #5
 8006ed4:	69fa      	ldr	r2, [r7, #28]
 8006ed6:	440a      	add	r2, r1
 8006ed8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006edc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006ee0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ee4:	015a      	lsls	r2, r3, #5
 8006ee6:	69fb      	ldr	r3, [r7, #28]
 8006ee8:	4413      	add	r3, r2
 8006eea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006eee:	461a      	mov	r2, r3
 8006ef0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006ef4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006ef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ef8:	015a      	lsls	r2, r3, #5
 8006efa:	69fb      	ldr	r3, [r7, #28]
 8006efc:	4413      	add	r3, r2
 8006efe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f06:	0151      	lsls	r1, r2, #5
 8006f08:	69fa      	ldr	r2, [r7, #28]
 8006f0a:	440a      	add	r2, r1
 8006f0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f10:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006f14:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f18:	015a      	lsls	r2, r3, #5
 8006f1a:	69fb      	ldr	r3, [r7, #28]
 8006f1c:	4413      	add	r3, r2
 8006f1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f26:	0151      	lsls	r1, r2, #5
 8006f28:	69fa      	ldr	r2, [r7, #28]
 8006f2a:	440a      	add	r2, r1
 8006f2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f30:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006f34:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f38:	3301      	adds	r3, #1
 8006f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d3a3      	bcc.n	8006e8e <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006f46:	69fb      	ldr	r3, [r7, #28]
 8006f48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f4c:	69db      	ldr	r3, [r3, #28]
 8006f4e:	69fa      	ldr	r2, [r7, #28]
 8006f50:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006f54:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006f58:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d016      	beq.n	8006f90 <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006f62:	69fb      	ldr	r3, [r7, #28]
 8006f64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f6c:	69fa      	ldr	r2, [r7, #28]
 8006f6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006f72:	f043 030b 	orr.w	r3, r3, #11
 8006f76:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006f7a:	69fb      	ldr	r3, [r7, #28]
 8006f7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f82:	69fa      	ldr	r2, [r7, #28]
 8006f84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006f88:	f043 030b 	orr.w	r3, r3, #11
 8006f8c:	6453      	str	r3, [r2, #68]	; 0x44
 8006f8e:	e015      	b.n	8006fbc <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006f90:	69fb      	ldr	r3, [r7, #28]
 8006f92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f96:	695b      	ldr	r3, [r3, #20]
 8006f98:	69fa      	ldr	r2, [r7, #28]
 8006f9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006f9e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006fa2:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8006fa6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fae:	691b      	ldr	r3, [r3, #16]
 8006fb0:	69fa      	ldr	r2, [r7, #28]
 8006fb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006fb6:	f043 030b 	orr.w	r3, r3, #11
 8006fba:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	69fa      	ldr	r2, [r7, #28]
 8006fc6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006fca:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006fce:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6818      	ldr	r0, [r3, #0]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	691b      	ldr	r3, [r3, #16]
 8006fd8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	f004 fd0b 	bl	800b9fc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	695a      	ldr	r2, [r3, #20]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8006ff4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	f004 fc39 	bl	800b872 <USB_ReadInterrupts>
 8007000:	4603      	mov	r3, r0
 8007002:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007006:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800700a:	d124      	bne.n	8007056 <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4618      	mov	r0, r3
 8007012:	f004 fccf 	bl	800b9b4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4618      	mov	r0, r3
 800701c:	f003 fd6f 	bl	800aafe <USB_GetDevSpeed>
 8007020:	4603      	mov	r3, r0
 8007022:	461a      	mov	r2, r3
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681c      	ldr	r4, [r3, #0]
 800702c:	f000 fe66 	bl	8007cfc <HAL_RCC_GetHCLKFreq>
 8007030:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007036:	b2db      	uxtb	r3, r3
 8007038:	461a      	mov	r2, r3
 800703a:	4620      	mov	r0, r4
 800703c:	f003 fab2 	bl	800a5a4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f008 fcb6 	bl	800f9b2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	695a      	ldr	r2, [r3, #20]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8007054:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4618      	mov	r0, r3
 800705c:	f004 fc09 	bl	800b872 <USB_ReadInterrupts>
 8007060:	4603      	mov	r3, r0
 8007062:	f003 0308 	and.w	r3, r3, #8
 8007066:	2b08      	cmp	r3, #8
 8007068:	d10a      	bne.n	8007080 <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f008 fc93 	bl	800f996 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	695a      	ldr	r2, [r3, #20]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f002 0208 	and.w	r2, r2, #8
 800707e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4618      	mov	r0, r3
 8007086:	f004 fbf4 	bl	800b872 <USB_ReadInterrupts>
 800708a:	4603      	mov	r3, r0
 800708c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007090:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007094:	d10f      	bne.n	80070b6 <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8007096:	2300      	movs	r3, #0
 8007098:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800709a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800709c:	b2db      	uxtb	r3, r3
 800709e:	4619      	mov	r1, r3
 80070a0:	6878      	ldr	r0, [r7, #4]
 80070a2:	f008 fcf5 	bl	800fa90 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	695a      	ldr	r2, [r3, #20]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80070b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4618      	mov	r0, r3
 80070bc:	f004 fbd9 	bl	800b872 <USB_ReadInterrupts>
 80070c0:	4603      	mov	r3, r0
 80070c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80070c6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80070ca:	d10f      	bne.n	80070ec <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80070cc:	2300      	movs	r3, #0
 80070ce:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80070d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d2:	b2db      	uxtb	r3, r3
 80070d4:	4619      	mov	r1, r3
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f008 fcc8 	bl	800fa6c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	695a      	ldr	r2, [r3, #20]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80070ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4618      	mov	r0, r3
 80070f2:	f004 fbbe 	bl	800b872 <USB_ReadInterrupts>
 80070f6:	4603      	mov	r3, r0
 80070f8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80070fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007100:	d10a      	bne.n	8007118 <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f008 fcd6 	bl	800fab4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	695a      	ldr	r2, [r3, #20]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007116:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4618      	mov	r0, r3
 800711e:	f004 fba8 	bl	800b872 <USB_ReadInterrupts>
 8007122:	4603      	mov	r3, r0
 8007124:	f003 0304 	and.w	r3, r3, #4
 8007128:	2b04      	cmp	r3, #4
 800712a:	d115      	bne.n	8007158 <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	f003 0304 	and.w	r3, r3, #4
 800713a:	2b00      	cmp	r3, #0
 800713c:	d002      	beq.n	8007144 <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f008 fcc6 	bl	800fad0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	6859      	ldr	r1, [r3, #4]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	69ba      	ldr	r2, [r7, #24]
 8007150:	430a      	orrs	r2, r1
 8007152:	605a      	str	r2, [r3, #4]
 8007154:	e000      	b.n	8007158 <HAL_PCD_IRQHandler+0x7b8>
      return;
 8007156:	bf00      	nop
    }
  }
}
 8007158:	3734      	adds	r7, #52	; 0x34
 800715a:	46bd      	mov	sp, r7
 800715c:	bd90      	pop	{r4, r7, pc}

0800715e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800715e:	b580      	push	{r7, lr}
 8007160:	b082      	sub	sp, #8
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
 8007166:	460b      	mov	r3, r1
 8007168:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007170:	2b01      	cmp	r3, #1
 8007172:	d101      	bne.n	8007178 <HAL_PCD_SetAddress+0x1a>
 8007174:	2302      	movs	r3, #2
 8007176:	e013      	b.n	80071a0 <HAL_PCD_SetAddress+0x42>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2201      	movs	r2, #1
 800717c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	78fa      	ldrb	r2, [r7, #3]
 8007184:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	78fa      	ldrb	r2, [r7, #3]
 800718e:	4611      	mov	r1, r2
 8007190:	4618      	mov	r0, r3
 8007192:	f004 fb06 	bl	800b7a2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2200      	movs	r2, #0
 800719a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800719e:	2300      	movs	r3, #0
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3708      	adds	r7, #8
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}

080071a8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b084      	sub	sp, #16
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	4608      	mov	r0, r1
 80071b2:	4611      	mov	r1, r2
 80071b4:	461a      	mov	r2, r3
 80071b6:	4603      	mov	r3, r0
 80071b8:	70fb      	strb	r3, [r7, #3]
 80071ba:	460b      	mov	r3, r1
 80071bc:	803b      	strh	r3, [r7, #0]
 80071be:	4613      	mov	r3, r2
 80071c0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80071c2:	2300      	movs	r3, #0
 80071c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80071c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	da0f      	bge.n	80071ee <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80071ce:	78fb      	ldrb	r3, [r7, #3]
 80071d0:	f003 020f 	and.w	r2, r3, #15
 80071d4:	4613      	mov	r3, r2
 80071d6:	00db      	lsls	r3, r3, #3
 80071d8:	1a9b      	subs	r3, r3, r2
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	3338      	adds	r3, #56	; 0x38
 80071de:	687a      	ldr	r2, [r7, #4]
 80071e0:	4413      	add	r3, r2
 80071e2:	3304      	adds	r3, #4
 80071e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	2201      	movs	r2, #1
 80071ea:	705a      	strb	r2, [r3, #1]
 80071ec:	e00f      	b.n	800720e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80071ee:	78fb      	ldrb	r3, [r7, #3]
 80071f0:	f003 020f 	and.w	r2, r3, #15
 80071f4:	4613      	mov	r3, r2
 80071f6:	00db      	lsls	r3, r3, #3
 80071f8:	1a9b      	subs	r3, r3, r2
 80071fa:	009b      	lsls	r3, r3, #2
 80071fc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007200:	687a      	ldr	r2, [r7, #4]
 8007202:	4413      	add	r3, r2
 8007204:	3304      	adds	r3, #4
 8007206:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2200      	movs	r2, #0
 800720c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800720e:	78fb      	ldrb	r3, [r7, #3]
 8007210:	f003 030f 	and.w	r3, r3, #15
 8007214:	b2da      	uxtb	r2, r3
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800721a:	883a      	ldrh	r2, [r7, #0]
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	78ba      	ldrb	r2, [r7, #2]
 8007224:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	785b      	ldrb	r3, [r3, #1]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d004      	beq.n	8007238 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	781b      	ldrb	r3, [r3, #0]
 8007232:	b29a      	uxth	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007238:	78bb      	ldrb	r3, [r7, #2]
 800723a:	2b02      	cmp	r3, #2
 800723c:	d102      	bne.n	8007244 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2200      	movs	r2, #0
 8007242:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800724a:	2b01      	cmp	r3, #1
 800724c:	d101      	bne.n	8007252 <HAL_PCD_EP_Open+0xaa>
 800724e:	2302      	movs	r3, #2
 8007250:	e00e      	b.n	8007270 <HAL_PCD_EP_Open+0xc8>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2201      	movs	r2, #1
 8007256:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	68f9      	ldr	r1, [r7, #12]
 8007260:	4618      	mov	r0, r3
 8007262:	f003 fc71 	bl	800ab48 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800726e:	7afb      	ldrb	r3, [r7, #11]
}
 8007270:	4618      	mov	r0, r3
 8007272:	3710      	adds	r7, #16
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b084      	sub	sp, #16
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	460b      	mov	r3, r1
 8007282:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007284:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007288:	2b00      	cmp	r3, #0
 800728a:	da0f      	bge.n	80072ac <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800728c:	78fb      	ldrb	r3, [r7, #3]
 800728e:	f003 020f 	and.w	r2, r3, #15
 8007292:	4613      	mov	r3, r2
 8007294:	00db      	lsls	r3, r3, #3
 8007296:	1a9b      	subs	r3, r3, r2
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	3338      	adds	r3, #56	; 0x38
 800729c:	687a      	ldr	r2, [r7, #4]
 800729e:	4413      	add	r3, r2
 80072a0:	3304      	adds	r3, #4
 80072a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2201      	movs	r2, #1
 80072a8:	705a      	strb	r2, [r3, #1]
 80072aa:	e00f      	b.n	80072cc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80072ac:	78fb      	ldrb	r3, [r7, #3]
 80072ae:	f003 020f 	and.w	r2, r3, #15
 80072b2:	4613      	mov	r3, r2
 80072b4:	00db      	lsls	r3, r3, #3
 80072b6:	1a9b      	subs	r3, r3, r2
 80072b8:	009b      	lsls	r3, r3, #2
 80072ba:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80072be:	687a      	ldr	r2, [r7, #4]
 80072c0:	4413      	add	r3, r2
 80072c2:	3304      	adds	r3, #4
 80072c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2200      	movs	r2, #0
 80072ca:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80072cc:	78fb      	ldrb	r3, [r7, #3]
 80072ce:	f003 030f 	and.w	r3, r3, #15
 80072d2:	b2da      	uxtb	r2, r3
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d101      	bne.n	80072e6 <HAL_PCD_EP_Close+0x6e>
 80072e2:	2302      	movs	r3, #2
 80072e4:	e00e      	b.n	8007304 <HAL_PCD_EP_Close+0x8c>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2201      	movs	r2, #1
 80072ea:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	68f9      	ldr	r1, [r7, #12]
 80072f4:	4618      	mov	r0, r3
 80072f6:	f003 fcaf 	bl	800ac58 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8007302:	2300      	movs	r3, #0
}
 8007304:	4618      	mov	r0, r3
 8007306:	3710      	adds	r7, #16
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b086      	sub	sp, #24
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	607a      	str	r2, [r7, #4]
 8007316:	603b      	str	r3, [r7, #0]
 8007318:	460b      	mov	r3, r1
 800731a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800731c:	7afb      	ldrb	r3, [r7, #11]
 800731e:	f003 020f 	and.w	r2, r3, #15
 8007322:	4613      	mov	r3, r2
 8007324:	00db      	lsls	r3, r3, #3
 8007326:	1a9b      	subs	r3, r3, r2
 8007328:	009b      	lsls	r3, r3, #2
 800732a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800732e:	68fa      	ldr	r2, [r7, #12]
 8007330:	4413      	add	r3, r2
 8007332:	3304      	adds	r3, #4
 8007334:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	687a      	ldr	r2, [r7, #4]
 800733a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	683a      	ldr	r2, [r7, #0]
 8007340:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	2200      	movs	r2, #0
 8007346:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	2200      	movs	r2, #0
 800734c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800734e:	7afb      	ldrb	r3, [r7, #11]
 8007350:	f003 030f 	and.w	r3, r3, #15
 8007354:	b2da      	uxtb	r2, r3
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	2b01      	cmp	r3, #1
 8007360:	d102      	bne.n	8007368 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007362:	687a      	ldr	r2, [r7, #4]
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007368:	7afb      	ldrb	r3, [r7, #11]
 800736a:	f003 030f 	and.w	r3, r3, #15
 800736e:	2b00      	cmp	r3, #0
 8007370:	d109      	bne.n	8007386 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	6818      	ldr	r0, [r3, #0]
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	b2db      	uxtb	r3, r3
 800737c:	461a      	mov	r2, r3
 800737e:	6979      	ldr	r1, [r7, #20]
 8007380:	f003 ff8a 	bl	800b298 <USB_EP0StartXfer>
 8007384:	e008      	b.n	8007398 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	6818      	ldr	r0, [r3, #0]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	691b      	ldr	r3, [r3, #16]
 800738e:	b2db      	uxtb	r3, r3
 8007390:	461a      	mov	r2, r3
 8007392:	6979      	ldr	r1, [r7, #20]
 8007394:	f003 fd3c 	bl	800ae10 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007398:	2300      	movs	r3, #0
}
 800739a:	4618      	mov	r0, r3
 800739c:	3718      	adds	r7, #24
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}

080073a2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80073a2:	b480      	push	{r7}
 80073a4:	b083      	sub	sp, #12
 80073a6:	af00      	add	r7, sp, #0
 80073a8:	6078      	str	r0, [r7, #4]
 80073aa:	460b      	mov	r3, r1
 80073ac:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80073ae:	78fb      	ldrb	r3, [r7, #3]
 80073b0:	f003 020f 	and.w	r2, r3, #15
 80073b4:	6879      	ldr	r1, [r7, #4]
 80073b6:	4613      	mov	r3, r2
 80073b8:	00db      	lsls	r3, r3, #3
 80073ba:	1a9b      	subs	r3, r3, r2
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	440b      	add	r3, r1
 80073c0:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80073c4:	681b      	ldr	r3, [r3, #0]
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	370c      	adds	r7, #12
 80073ca:	46bd      	mov	sp, r7
 80073cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d0:	4770      	bx	lr

080073d2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80073d2:	b580      	push	{r7, lr}
 80073d4:	b086      	sub	sp, #24
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	60f8      	str	r0, [r7, #12]
 80073da:	607a      	str	r2, [r7, #4]
 80073dc:	603b      	str	r3, [r7, #0]
 80073de:	460b      	mov	r3, r1
 80073e0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80073e2:	7afb      	ldrb	r3, [r7, #11]
 80073e4:	f003 020f 	and.w	r2, r3, #15
 80073e8:	4613      	mov	r3, r2
 80073ea:	00db      	lsls	r3, r3, #3
 80073ec:	1a9b      	subs	r3, r3, r2
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	3338      	adds	r3, #56	; 0x38
 80073f2:	68fa      	ldr	r2, [r7, #12]
 80073f4:	4413      	add	r3, r2
 80073f6:	3304      	adds	r3, #4
 80073f8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	683a      	ldr	r2, [r7, #0]
 8007404:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	2200      	movs	r2, #0
 800740a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	2201      	movs	r2, #1
 8007410:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007412:	7afb      	ldrb	r3, [r7, #11]
 8007414:	f003 030f 	and.w	r3, r3, #15
 8007418:	b2da      	uxtb	r2, r3
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	2b01      	cmp	r3, #1
 8007424:	d102      	bne.n	800742c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800742c:	7afb      	ldrb	r3, [r7, #11]
 800742e:	f003 030f 	and.w	r3, r3, #15
 8007432:	2b00      	cmp	r3, #0
 8007434:	d109      	bne.n	800744a <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	6818      	ldr	r0, [r3, #0]
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	691b      	ldr	r3, [r3, #16]
 800743e:	b2db      	uxtb	r3, r3
 8007440:	461a      	mov	r2, r3
 8007442:	6979      	ldr	r1, [r7, #20]
 8007444:	f003 ff28 	bl	800b298 <USB_EP0StartXfer>
 8007448:	e008      	b.n	800745c <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	6818      	ldr	r0, [r3, #0]
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	691b      	ldr	r3, [r3, #16]
 8007452:	b2db      	uxtb	r3, r3
 8007454:	461a      	mov	r2, r3
 8007456:	6979      	ldr	r1, [r7, #20]
 8007458:	f003 fcda 	bl	800ae10 <USB_EPStartXfer>
  }

  return HAL_OK;
 800745c:	2300      	movs	r3, #0
}
 800745e:	4618      	mov	r0, r3
 8007460:	3718      	adds	r7, #24
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}

08007466 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007466:	b580      	push	{r7, lr}
 8007468:	b084      	sub	sp, #16
 800746a:	af00      	add	r7, sp, #0
 800746c:	6078      	str	r0, [r7, #4]
 800746e:	460b      	mov	r3, r1
 8007470:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007472:	78fb      	ldrb	r3, [r7, #3]
 8007474:	f003 020f 	and.w	r2, r3, #15
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	429a      	cmp	r2, r3
 800747e:	d901      	bls.n	8007484 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	e050      	b.n	8007526 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007484:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007488:	2b00      	cmp	r3, #0
 800748a:	da0f      	bge.n	80074ac <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800748c:	78fb      	ldrb	r3, [r7, #3]
 800748e:	f003 020f 	and.w	r2, r3, #15
 8007492:	4613      	mov	r3, r2
 8007494:	00db      	lsls	r3, r3, #3
 8007496:	1a9b      	subs	r3, r3, r2
 8007498:	009b      	lsls	r3, r3, #2
 800749a:	3338      	adds	r3, #56	; 0x38
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	4413      	add	r3, r2
 80074a0:	3304      	adds	r3, #4
 80074a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2201      	movs	r2, #1
 80074a8:	705a      	strb	r2, [r3, #1]
 80074aa:	e00d      	b.n	80074c8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80074ac:	78fa      	ldrb	r2, [r7, #3]
 80074ae:	4613      	mov	r3, r2
 80074b0:	00db      	lsls	r3, r3, #3
 80074b2:	1a9b      	subs	r3, r3, r2
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80074ba:	687a      	ldr	r2, [r7, #4]
 80074bc:	4413      	add	r3, r2
 80074be:	3304      	adds	r3, #4
 80074c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2200      	movs	r2, #0
 80074c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2201      	movs	r2, #1
 80074cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80074ce:	78fb      	ldrb	r3, [r7, #3]
 80074d0:	f003 030f 	and.w	r3, r3, #15
 80074d4:	b2da      	uxtb	r2, r3
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d101      	bne.n	80074e8 <HAL_PCD_EP_SetStall+0x82>
 80074e4:	2302      	movs	r3, #2
 80074e6:	e01e      	b.n	8007526 <HAL_PCD_EP_SetStall+0xc0>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	68f9      	ldr	r1, [r7, #12]
 80074f6:	4618      	mov	r0, r3
 80074f8:	f004 f87f 	bl	800b5fa <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80074fc:	78fb      	ldrb	r3, [r7, #3]
 80074fe:	f003 030f 	and.w	r3, r3, #15
 8007502:	2b00      	cmp	r3, #0
 8007504:	d10a      	bne.n	800751c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6818      	ldr	r0, [r3, #0]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	691b      	ldr	r3, [r3, #16]
 800750e:	b2d9      	uxtb	r1, r3
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007516:	461a      	mov	r2, r3
 8007518:	f004 fa70 	bl	800b9fc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2200      	movs	r2, #0
 8007520:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	3710      	adds	r7, #16
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}

0800752e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800752e:	b580      	push	{r7, lr}
 8007530:	b084      	sub	sp, #16
 8007532:	af00      	add	r7, sp, #0
 8007534:	6078      	str	r0, [r7, #4]
 8007536:	460b      	mov	r3, r1
 8007538:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800753a:	78fb      	ldrb	r3, [r7, #3]
 800753c:	f003 020f 	and.w	r2, r3, #15
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	429a      	cmp	r2, r3
 8007546:	d901      	bls.n	800754c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007548:	2301      	movs	r3, #1
 800754a:	e042      	b.n	80075d2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800754c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007550:	2b00      	cmp	r3, #0
 8007552:	da0f      	bge.n	8007574 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007554:	78fb      	ldrb	r3, [r7, #3]
 8007556:	f003 020f 	and.w	r2, r3, #15
 800755a:	4613      	mov	r3, r2
 800755c:	00db      	lsls	r3, r3, #3
 800755e:	1a9b      	subs	r3, r3, r2
 8007560:	009b      	lsls	r3, r3, #2
 8007562:	3338      	adds	r3, #56	; 0x38
 8007564:	687a      	ldr	r2, [r7, #4]
 8007566:	4413      	add	r3, r2
 8007568:	3304      	adds	r3, #4
 800756a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2201      	movs	r2, #1
 8007570:	705a      	strb	r2, [r3, #1]
 8007572:	e00f      	b.n	8007594 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007574:	78fb      	ldrb	r3, [r7, #3]
 8007576:	f003 020f 	and.w	r2, r3, #15
 800757a:	4613      	mov	r3, r2
 800757c:	00db      	lsls	r3, r3, #3
 800757e:	1a9b      	subs	r3, r3, r2
 8007580:	009b      	lsls	r3, r3, #2
 8007582:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007586:	687a      	ldr	r2, [r7, #4]
 8007588:	4413      	add	r3, r2
 800758a:	3304      	adds	r3, #4
 800758c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2200      	movs	r2, #0
 8007592:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2200      	movs	r2, #0
 8007598:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800759a:	78fb      	ldrb	r3, [r7, #3]
 800759c:	f003 030f 	and.w	r3, r3, #15
 80075a0:	b2da      	uxtb	r2, r3
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	d101      	bne.n	80075b4 <HAL_PCD_EP_ClrStall+0x86>
 80075b0:	2302      	movs	r3, #2
 80075b2:	e00e      	b.n	80075d2 <HAL_PCD_EP_ClrStall+0xa4>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2201      	movs	r2, #1
 80075b8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	68f9      	ldr	r1, [r7, #12]
 80075c2:	4618      	mov	r0, r3
 80075c4:	f004 f887 	bl	800b6d6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2200      	movs	r2, #0
 80075cc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3710      	adds	r7, #16
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}

080075da <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80075da:	b580      	push	{r7, lr}
 80075dc:	b08a      	sub	sp, #40	; 0x28
 80075de:	af02      	add	r7, sp, #8
 80075e0:	6078      	str	r0, [r7, #4]
 80075e2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80075ee:	683a      	ldr	r2, [r7, #0]
 80075f0:	4613      	mov	r3, r2
 80075f2:	00db      	lsls	r3, r3, #3
 80075f4:	1a9b      	subs	r3, r3, r2
 80075f6:	009b      	lsls	r3, r3, #2
 80075f8:	3338      	adds	r3, #56	; 0x38
 80075fa:	687a      	ldr	r2, [r7, #4]
 80075fc:	4413      	add	r3, r2
 80075fe:	3304      	adds	r3, #4
 8007600:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	699a      	ldr	r2, [r3, #24]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	695b      	ldr	r3, [r3, #20]
 800760a:	429a      	cmp	r2, r3
 800760c:	d901      	bls.n	8007612 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800760e:	2301      	movs	r3, #1
 8007610:	e06c      	b.n	80076ec <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	695a      	ldr	r2, [r3, #20]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	699b      	ldr	r3, [r3, #24]
 800761a:	1ad3      	subs	r3, r2, r3
 800761c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	69fa      	ldr	r2, [r7, #28]
 8007624:	429a      	cmp	r2, r3
 8007626:	d902      	bls.n	800762e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	689b      	ldr	r3, [r3, #8]
 800762c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800762e:	69fb      	ldr	r3, [r7, #28]
 8007630:	3303      	adds	r3, #3
 8007632:	089b      	lsrs	r3, r3, #2
 8007634:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007636:	e02b      	b.n	8007690 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	695a      	ldr	r2, [r3, #20]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	699b      	ldr	r3, [r3, #24]
 8007640:	1ad3      	subs	r3, r2, r3
 8007642:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	69fa      	ldr	r2, [r7, #28]
 800764a:	429a      	cmp	r2, r3
 800764c:	d902      	bls.n	8007654 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	3303      	adds	r3, #3
 8007658:	089b      	lsrs	r3, r3, #2
 800765a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	68d9      	ldr	r1, [r3, #12]
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	b2da      	uxtb	r2, r3
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800766c:	b2db      	uxtb	r3, r3
 800766e:	9300      	str	r3, [sp, #0]
 8007670:	4603      	mov	r3, r0
 8007672:	6978      	ldr	r0, [r7, #20]
 8007674:	f003 ff63 	bl	800b53e <USB_WritePacket>

    ep->xfer_buff  += len;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	68da      	ldr	r2, [r3, #12]
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	441a      	add	r2, r3
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	699a      	ldr	r2, [r3, #24]
 8007688:	69fb      	ldr	r3, [r7, #28]
 800768a:	441a      	add	r2, r3
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	015a      	lsls	r2, r3, #5
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	4413      	add	r3, r2
 8007698:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800769c:	699b      	ldr	r3, [r3, #24]
 800769e:	b29b      	uxth	r3, r3
 80076a0:	69ba      	ldr	r2, [r7, #24]
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d809      	bhi.n	80076ba <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	699a      	ldr	r2, [r3, #24]
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d203      	bcs.n	80076ba <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	695b      	ldr	r3, [r3, #20]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d1be      	bne.n	8007638 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	695a      	ldr	r2, [r3, #20]
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	699b      	ldr	r3, [r3, #24]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d811      	bhi.n	80076ea <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	f003 030f 	and.w	r3, r3, #15
 80076cc:	2201      	movs	r2, #1
 80076ce:	fa02 f303 	lsl.w	r3, r2, r3
 80076d2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	43db      	mvns	r3, r3
 80076e0:	6939      	ldr	r1, [r7, #16]
 80076e2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80076e6:	4013      	ands	r3, r2
 80076e8:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80076ea:	2300      	movs	r3, #0
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	3720      	adds	r7, #32
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}

080076f4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b086      	sub	sp, #24
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	333c      	adds	r3, #60	; 0x3c
 800770c:	3304      	adds	r3, #4
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	015a      	lsls	r2, r3, #5
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	4413      	add	r3, r2
 800771a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	691b      	ldr	r3, [r3, #16]
 8007726:	2b01      	cmp	r3, #1
 8007728:	f040 80a0 	bne.w	800786c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	f003 0308 	and.w	r3, r3, #8
 8007732:	2b00      	cmp	r3, #0
 8007734:	d015      	beq.n	8007762 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	4a72      	ldr	r2, [pc, #456]	; (8007904 <PCD_EP_OutXfrComplete_int+0x210>)
 800773a:	4293      	cmp	r3, r2
 800773c:	f240 80dd 	bls.w	80078fa <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007746:	2b00      	cmp	r3, #0
 8007748:	f000 80d7 	beq.w	80078fa <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	015a      	lsls	r2, r3, #5
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	4413      	add	r3, r2
 8007754:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007758:	461a      	mov	r2, r3
 800775a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800775e:	6093      	str	r3, [r2, #8]
 8007760:	e0cb      	b.n	80078fa <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	f003 0320 	and.w	r3, r3, #32
 8007768:	2b00      	cmp	r3, #0
 800776a:	d009      	beq.n	8007780 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	015a      	lsls	r2, r3, #5
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	4413      	add	r3, r2
 8007774:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007778:	461a      	mov	r2, r3
 800777a:	2320      	movs	r3, #32
 800777c:	6093      	str	r3, [r2, #8]
 800777e:	e0bc      	b.n	80078fa <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007786:	2b00      	cmp	r3, #0
 8007788:	f040 80b7 	bne.w	80078fa <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	4a5d      	ldr	r2, [pc, #372]	; (8007904 <PCD_EP_OutXfrComplete_int+0x210>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d90f      	bls.n	80077b4 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800779a:	2b00      	cmp	r3, #0
 800779c:	d00a      	beq.n	80077b4 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	015a      	lsls	r2, r3, #5
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	4413      	add	r3, r2
 80077a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077aa:	461a      	mov	r2, r3
 80077ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80077b0:	6093      	str	r3, [r2, #8]
 80077b2:	e0a2      	b.n	80078fa <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80077b4:	6879      	ldr	r1, [r7, #4]
 80077b6:	683a      	ldr	r2, [r7, #0]
 80077b8:	4613      	mov	r3, r2
 80077ba:	00db      	lsls	r3, r3, #3
 80077bc:	1a9b      	subs	r3, r3, r2
 80077be:	009b      	lsls	r3, r3, #2
 80077c0:	440b      	add	r3, r1
 80077c2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80077c6:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	0159      	lsls	r1, r3, #5
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	440b      	add	r3, r1
 80077d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077d4:	691b      	ldr	r3, [r3, #16]
 80077d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80077da:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	683a      	ldr	r2, [r7, #0]
 80077e0:	4613      	mov	r3, r2
 80077e2:	00db      	lsls	r3, r3, #3
 80077e4:	1a9b      	subs	r3, r3, r2
 80077e6:	009b      	lsls	r3, r3, #2
 80077e8:	4403      	add	r3, r0
 80077ea:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80077ee:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80077f0:	6879      	ldr	r1, [r7, #4]
 80077f2:	683a      	ldr	r2, [r7, #0]
 80077f4:	4613      	mov	r3, r2
 80077f6:	00db      	lsls	r3, r3, #3
 80077f8:	1a9b      	subs	r3, r3, r2
 80077fa:	009b      	lsls	r3, r3, #2
 80077fc:	440b      	add	r3, r1
 80077fe:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007802:	6819      	ldr	r1, [r3, #0]
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	683a      	ldr	r2, [r7, #0]
 8007808:	4613      	mov	r3, r2
 800780a:	00db      	lsls	r3, r3, #3
 800780c:	1a9b      	subs	r3, r3, r2
 800780e:	009b      	lsls	r3, r3, #2
 8007810:	4403      	add	r3, r0
 8007812:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4419      	add	r1, r3
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	683a      	ldr	r2, [r7, #0]
 800781e:	4613      	mov	r3, r2
 8007820:	00db      	lsls	r3, r3, #3
 8007822:	1a9b      	subs	r3, r3, r2
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	4403      	add	r3, r0
 8007828:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800782c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d114      	bne.n	800785e <PCD_EP_OutXfrComplete_int+0x16a>
 8007834:	6879      	ldr	r1, [r7, #4]
 8007836:	683a      	ldr	r2, [r7, #0]
 8007838:	4613      	mov	r3, r2
 800783a:	00db      	lsls	r3, r3, #3
 800783c:	1a9b      	subs	r3, r3, r2
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	440b      	add	r3, r1
 8007842:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d108      	bne.n	800785e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6818      	ldr	r0, [r3, #0]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007856:	461a      	mov	r2, r3
 8007858:	2101      	movs	r1, #1
 800785a:	f004 f8cf 	bl	800b9fc <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	b2db      	uxtb	r3, r3
 8007862:	4619      	mov	r1, r3
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f008 f861 	bl	800f92c <HAL_PCD_DataOutStageCallback>
 800786a:	e046      	b.n	80078fa <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	4a26      	ldr	r2, [pc, #152]	; (8007908 <PCD_EP_OutXfrComplete_int+0x214>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d124      	bne.n	80078be <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800787a:	2b00      	cmp	r3, #0
 800787c:	d00a      	beq.n	8007894 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	015a      	lsls	r2, r3, #5
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	4413      	add	r3, r2
 8007886:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800788a:	461a      	mov	r2, r3
 800788c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007890:	6093      	str	r3, [r2, #8]
 8007892:	e032      	b.n	80078fa <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	f003 0320 	and.w	r3, r3, #32
 800789a:	2b00      	cmp	r3, #0
 800789c:	d008      	beq.n	80078b0 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	015a      	lsls	r2, r3, #5
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	4413      	add	r3, r2
 80078a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078aa:	461a      	mov	r2, r3
 80078ac:	2320      	movs	r3, #32
 80078ae:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	b2db      	uxtb	r3, r3
 80078b4:	4619      	mov	r1, r3
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f008 f838 	bl	800f92c <HAL_PCD_DataOutStageCallback>
 80078bc:	e01d      	b.n	80078fa <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d114      	bne.n	80078ee <PCD_EP_OutXfrComplete_int+0x1fa>
 80078c4:	6879      	ldr	r1, [r7, #4]
 80078c6:	683a      	ldr	r2, [r7, #0]
 80078c8:	4613      	mov	r3, r2
 80078ca:	00db      	lsls	r3, r3, #3
 80078cc:	1a9b      	subs	r3, r3, r2
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	440b      	add	r3, r1
 80078d2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d108      	bne.n	80078ee <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6818      	ldr	r0, [r3, #0]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80078e6:	461a      	mov	r2, r3
 80078e8:	2100      	movs	r1, #0
 80078ea:	f004 f887 	bl	800b9fc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	b2db      	uxtb	r3, r3
 80078f2:	4619      	mov	r1, r3
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f008 f819 	bl	800f92c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3718      	adds	r7, #24
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}
 8007904:	4f54300a 	.word	0x4f54300a
 8007908:	4f54310a 	.word	0x4f54310a

0800790c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b086      	sub	sp, #24
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	333c      	adds	r3, #60	; 0x3c
 8007924:	3304      	adds	r3, #4
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	015a      	lsls	r2, r3, #5
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	4413      	add	r3, r2
 8007932:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007936:	689b      	ldr	r3, [r3, #8]
 8007938:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	4a15      	ldr	r2, [pc, #84]	; (8007994 <PCD_EP_OutSetupPacket_int+0x88>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d90e      	bls.n	8007960 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007948:	2b00      	cmp	r3, #0
 800794a:	d009      	beq.n	8007960 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	015a      	lsls	r2, r3, #5
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	4413      	add	r3, r2
 8007954:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007958:	461a      	mov	r2, r3
 800795a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800795e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f007 ffd1 	bl	800f908 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	4a0a      	ldr	r2, [pc, #40]	; (8007994 <PCD_EP_OutSetupPacket_int+0x88>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d90c      	bls.n	8007988 <PCD_EP_OutSetupPacket_int+0x7c>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	691b      	ldr	r3, [r3, #16]
 8007972:	2b01      	cmp	r3, #1
 8007974:	d108      	bne.n	8007988 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6818      	ldr	r0, [r3, #0]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007980:	461a      	mov	r2, r3
 8007982:	2101      	movs	r1, #1
 8007984:	f004 f83a 	bl	800b9fc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007988:	2300      	movs	r3, #0
}
 800798a:	4618      	mov	r0, r3
 800798c:	3718      	adds	r7, #24
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	4f54300a 	.word	0x4f54300a

08007998 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007998:	b480      	push	{r7}
 800799a:	b085      	sub	sp, #20
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	460b      	mov	r3, r1
 80079a2:	70fb      	strb	r3, [r7, #3]
 80079a4:	4613      	mov	r3, r2
 80079a6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ae:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80079b0:	78fb      	ldrb	r3, [r7, #3]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d107      	bne.n	80079c6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80079b6:	883b      	ldrh	r3, [r7, #0]
 80079b8:	0419      	lsls	r1, r3, #16
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	68ba      	ldr	r2, [r7, #8]
 80079c0:	430a      	orrs	r2, r1
 80079c2:	629a      	str	r2, [r3, #40]	; 0x28
 80079c4:	e028      	b.n	8007a18 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079cc:	0c1b      	lsrs	r3, r3, #16
 80079ce:	68ba      	ldr	r2, [r7, #8]
 80079d0:	4413      	add	r3, r2
 80079d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80079d4:	2300      	movs	r3, #0
 80079d6:	73fb      	strb	r3, [r7, #15]
 80079d8:	e00d      	b.n	80079f6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681a      	ldr	r2, [r3, #0]
 80079de:	7bfb      	ldrb	r3, [r7, #15]
 80079e0:	3340      	adds	r3, #64	; 0x40
 80079e2:	009b      	lsls	r3, r3, #2
 80079e4:	4413      	add	r3, r2
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	0c1b      	lsrs	r3, r3, #16
 80079ea:	68ba      	ldr	r2, [r7, #8]
 80079ec:	4413      	add	r3, r2
 80079ee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80079f0:	7bfb      	ldrb	r3, [r7, #15]
 80079f2:	3301      	adds	r3, #1
 80079f4:	73fb      	strb	r3, [r7, #15]
 80079f6:	7bfa      	ldrb	r2, [r7, #15]
 80079f8:	78fb      	ldrb	r3, [r7, #3]
 80079fa:	3b01      	subs	r3, #1
 80079fc:	429a      	cmp	r2, r3
 80079fe:	d3ec      	bcc.n	80079da <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007a00:	883b      	ldrh	r3, [r7, #0]
 8007a02:	0418      	lsls	r0, r3, #16
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6819      	ldr	r1, [r3, #0]
 8007a08:	78fb      	ldrb	r3, [r7, #3]
 8007a0a:	3b01      	subs	r3, #1
 8007a0c:	68ba      	ldr	r2, [r7, #8]
 8007a0e:	4302      	orrs	r2, r0
 8007a10:	3340      	adds	r3, #64	; 0x40
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	440b      	add	r3, r1
 8007a16:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007a18:	2300      	movs	r3, #0
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3714      	adds	r7, #20
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a24:	4770      	bx	lr

08007a26 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007a26:	b480      	push	{r7}
 8007a28:	b083      	sub	sp, #12
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	6078      	str	r0, [r7, #4]
 8007a2e:	460b      	mov	r3, r1
 8007a30:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	887a      	ldrh	r2, [r7, #2]
 8007a38:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007a3a:	2300      	movs	r3, #0
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	370c      	adds	r7, #12
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b085      	sub	sp, #20
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2201      	movs	r2, #1
 8007a5a:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2200      	movs	r2, #0
 8007a62:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	699b      	ldr	r3, [r3, #24]
 8007a6a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a7a:	f043 0303 	orr.w	r3, r3, #3
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8007a82:	2300      	movs	r3, #0
}
 8007a84:	4618      	mov	r0, r3
 8007a86:	3714      	adds	r7, #20
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8e:	4770      	bx	lr

08007a90 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b082      	sub	sp, #8
 8007a94:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8007a96:	2300      	movs	r3, #0
 8007a98:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	603b      	str	r3, [r7, #0]
 8007a9e:	4b20      	ldr	r3, [pc, #128]	; (8007b20 <HAL_PWREx_EnableOverDrive+0x90>)
 8007aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa2:	4a1f      	ldr	r2, [pc, #124]	; (8007b20 <HAL_PWREx_EnableOverDrive+0x90>)
 8007aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8007aaa:	4b1d      	ldr	r3, [pc, #116]	; (8007b20 <HAL_PWREx_EnableOverDrive+0x90>)
 8007aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ab2:	603b      	str	r3, [r7, #0]
 8007ab4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007ab6:	4b1b      	ldr	r3, [pc, #108]	; (8007b24 <HAL_PWREx_EnableOverDrive+0x94>)
 8007ab8:	2201      	movs	r2, #1
 8007aba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007abc:	f7fc ffc8 	bl	8004a50 <HAL_GetTick>
 8007ac0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007ac2:	e009      	b.n	8007ad8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007ac4:	f7fc ffc4 	bl	8004a50 <HAL_GetTick>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	1ad3      	subs	r3, r2, r3
 8007ace:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007ad2:	d901      	bls.n	8007ad8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8007ad4:	2303      	movs	r3, #3
 8007ad6:	e01f      	b.n	8007b18 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007ad8:	4b13      	ldr	r3, [pc, #76]	; (8007b28 <HAL_PWREx_EnableOverDrive+0x98>)
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ae0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ae4:	d1ee      	bne.n	8007ac4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007ae6:	4b11      	ldr	r3, [pc, #68]	; (8007b2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8007ae8:	2201      	movs	r2, #1
 8007aea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007aec:	f7fc ffb0 	bl	8004a50 <HAL_GetTick>
 8007af0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007af2:	e009      	b.n	8007b08 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007af4:	f7fc ffac 	bl	8004a50 <HAL_GetTick>
 8007af8:	4602      	mov	r2, r0
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	1ad3      	subs	r3, r2, r3
 8007afe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b02:	d901      	bls.n	8007b08 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8007b04:	2303      	movs	r3, #3
 8007b06:	e007      	b.n	8007b18 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007b08:	4b07      	ldr	r3, [pc, #28]	; (8007b28 <HAL_PWREx_EnableOverDrive+0x98>)
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007b14:	d1ee      	bne.n	8007af4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8007b16:	2300      	movs	r3, #0
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	3708      	adds	r7, #8
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}
 8007b20:	40023800 	.word	0x40023800
 8007b24:	420e0040 	.word	0x420e0040
 8007b28:	40007000 	.word	0x40007000
 8007b2c:	420e0044 	.word	0x420e0044

08007b30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b084      	sub	sp, #16
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d101      	bne.n	8007b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007b40:	2301      	movs	r3, #1
 8007b42:	e0cc      	b.n	8007cde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007b44:	4b68      	ldr	r3, [pc, #416]	; (8007ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 030f 	and.w	r3, r3, #15
 8007b4c:	683a      	ldr	r2, [r7, #0]
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d90c      	bls.n	8007b6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b52:	4b65      	ldr	r3, [pc, #404]	; (8007ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8007b54:	683a      	ldr	r2, [r7, #0]
 8007b56:	b2d2      	uxtb	r2, r2
 8007b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b5a:	4b63      	ldr	r3, [pc, #396]	; (8007ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f003 030f 	and.w	r3, r3, #15
 8007b62:	683a      	ldr	r2, [r7, #0]
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d001      	beq.n	8007b6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	e0b8      	b.n	8007cde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f003 0302 	and.w	r3, r3, #2
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d020      	beq.n	8007bba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 0304 	and.w	r3, r3, #4
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d005      	beq.n	8007b90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007b84:	4b59      	ldr	r3, [pc, #356]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007b86:	689b      	ldr	r3, [r3, #8]
 8007b88:	4a58      	ldr	r2, [pc, #352]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007b8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007b8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f003 0308 	and.w	r3, r3, #8
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d005      	beq.n	8007ba8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007b9c:	4b53      	ldr	r3, [pc, #332]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	4a52      	ldr	r2, [pc, #328]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007ba2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007ba6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ba8:	4b50      	ldr	r3, [pc, #320]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	494d      	ldr	r1, [pc, #308]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f003 0301 	and.w	r3, r3, #1
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d044      	beq.n	8007c50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	685b      	ldr	r3, [r3, #4]
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d107      	bne.n	8007bde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bce:	4b47      	ldr	r3, [pc, #284]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d119      	bne.n	8007c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	e07f      	b.n	8007cde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	2b02      	cmp	r3, #2
 8007be4:	d003      	beq.n	8007bee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007bea:	2b03      	cmp	r3, #3
 8007bec:	d107      	bne.n	8007bfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bee:	4b3f      	ldr	r3, [pc, #252]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d109      	bne.n	8007c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e06f      	b.n	8007cde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007bfe:	4b3b      	ldr	r3, [pc, #236]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 0302 	and.w	r3, r3, #2
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d101      	bne.n	8007c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	e067      	b.n	8007cde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007c0e:	4b37      	ldr	r3, [pc, #220]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007c10:	689b      	ldr	r3, [r3, #8]
 8007c12:	f023 0203 	bic.w	r2, r3, #3
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	4934      	ldr	r1, [pc, #208]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007c20:	f7fc ff16 	bl	8004a50 <HAL_GetTick>
 8007c24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c26:	e00a      	b.n	8007c3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c28:	f7fc ff12 	bl	8004a50 <HAL_GetTick>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	1ad3      	subs	r3, r2, r3
 8007c32:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d901      	bls.n	8007c3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007c3a:	2303      	movs	r3, #3
 8007c3c:	e04f      	b.n	8007cde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c3e:	4b2b      	ldr	r3, [pc, #172]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	f003 020c 	and.w	r2, r3, #12
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d1eb      	bne.n	8007c28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007c50:	4b25      	ldr	r3, [pc, #148]	; (8007ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f003 030f 	and.w	r3, r3, #15
 8007c58:	683a      	ldr	r2, [r7, #0]
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d20c      	bcs.n	8007c78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c5e:	4b22      	ldr	r3, [pc, #136]	; (8007ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8007c60:	683a      	ldr	r2, [r7, #0]
 8007c62:	b2d2      	uxtb	r2, r2
 8007c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c66:	4b20      	ldr	r3, [pc, #128]	; (8007ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f003 030f 	and.w	r3, r3, #15
 8007c6e:	683a      	ldr	r2, [r7, #0]
 8007c70:	429a      	cmp	r2, r3
 8007c72:	d001      	beq.n	8007c78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007c74:	2301      	movs	r3, #1
 8007c76:	e032      	b.n	8007cde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f003 0304 	and.w	r3, r3, #4
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d008      	beq.n	8007c96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c84:	4b19      	ldr	r3, [pc, #100]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	68db      	ldr	r3, [r3, #12]
 8007c90:	4916      	ldr	r1, [pc, #88]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007c92:	4313      	orrs	r3, r2
 8007c94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f003 0308 	and.w	r3, r3, #8
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d009      	beq.n	8007cb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007ca2:	4b12      	ldr	r3, [pc, #72]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	691b      	ldr	r3, [r3, #16]
 8007cae:	00db      	lsls	r3, r3, #3
 8007cb0:	490e      	ldr	r1, [pc, #56]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007cb6:	f000 fbb1 	bl	800841c <HAL_RCC_GetSysClockFreq>
 8007cba:	4601      	mov	r1, r0
 8007cbc:	4b0b      	ldr	r3, [pc, #44]	; (8007cec <HAL_RCC_ClockConfig+0x1bc>)
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	091b      	lsrs	r3, r3, #4
 8007cc2:	f003 030f 	and.w	r3, r3, #15
 8007cc6:	4a0a      	ldr	r2, [pc, #40]	; (8007cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8007cc8:	5cd3      	ldrb	r3, [r2, r3]
 8007cca:	fa21 f303 	lsr.w	r3, r1, r3
 8007cce:	4a09      	ldr	r2, [pc, #36]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007cd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007cd2:	4b09      	ldr	r3, [pc, #36]	; (8007cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f7fc fcfa 	bl	80046d0 <HAL_InitTick>

  return HAL_OK;
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	3710      	adds	r7, #16
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}
 8007ce6:	bf00      	nop
 8007ce8:	40023c00 	.word	0x40023c00
 8007cec:	40023800 	.word	0x40023800
 8007cf0:	08014dc0 	.word	0x08014dc0
 8007cf4:	20000004 	.word	0x20000004
 8007cf8:	20000008 	.word	0x20000008

08007cfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d00:	4b03      	ldr	r3, [pc, #12]	; (8007d10 <HAL_RCC_GetHCLKFreq+0x14>)
 8007d02:	681b      	ldr	r3, [r3, #0]
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop
 8007d10:	20000004 	.word	0x20000004

08007d14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007d18:	f7ff fff0 	bl	8007cfc <HAL_RCC_GetHCLKFreq>
 8007d1c:	4601      	mov	r1, r0
 8007d1e:	4b05      	ldr	r3, [pc, #20]	; (8007d34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	0a9b      	lsrs	r3, r3, #10
 8007d24:	f003 0307 	and.w	r3, r3, #7
 8007d28:	4a03      	ldr	r2, [pc, #12]	; (8007d38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d2a:	5cd3      	ldrb	r3, [r2, r3]
 8007d2c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	bd80      	pop	{r7, pc}
 8007d34:	40023800 	.word	0x40023800
 8007d38:	08014dd0 	.word	0x08014dd0

08007d3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007d40:	f7ff ffdc 	bl	8007cfc <HAL_RCC_GetHCLKFreq>
 8007d44:	4601      	mov	r1, r0
 8007d46:	4b05      	ldr	r3, [pc, #20]	; (8007d5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	0b5b      	lsrs	r3, r3, #13
 8007d4c:	f003 0307 	and.w	r3, r3, #7
 8007d50:	4a03      	ldr	r2, [pc, #12]	; (8007d60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d52:	5cd3      	ldrb	r3, [r2, r3]
 8007d54:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	bd80      	pop	{r7, pc}
 8007d5c:	40023800 	.word	0x40023800
 8007d60:	08014dd0 	.word	0x08014dd0

08007d64 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
 8007d6c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	220f      	movs	r2, #15
 8007d72:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007d74:	4b12      	ldr	r3, [pc, #72]	; (8007dc0 <HAL_RCC_GetClockConfig+0x5c>)
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	f003 0203 	and.w	r2, r3, #3
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007d80:	4b0f      	ldr	r3, [pc, #60]	; (8007dc0 <HAL_RCC_GetClockConfig+0x5c>)
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007d8c:	4b0c      	ldr	r3, [pc, #48]	; (8007dc0 <HAL_RCC_GetClockConfig+0x5c>)
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007d98:	4b09      	ldr	r3, [pc, #36]	; (8007dc0 <HAL_RCC_GetClockConfig+0x5c>)
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	08db      	lsrs	r3, r3, #3
 8007d9e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007da6:	4b07      	ldr	r3, [pc, #28]	; (8007dc4 <HAL_RCC_GetClockConfig+0x60>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f003 020f 	and.w	r2, r3, #15
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	601a      	str	r2, [r3, #0]
}
 8007db2:	bf00      	nop
 8007db4:	370c      	adds	r7, #12
 8007db6:	46bd      	mov	sp, r7
 8007db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbc:	4770      	bx	lr
 8007dbe:	bf00      	nop
 8007dc0:	40023800 	.word	0x40023800
 8007dc4:	40023c00 	.word	0x40023c00

08007dc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b08c      	sub	sp, #48	; 0x30
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8007de0:	2300      	movs	r3, #0
 8007de2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8007de4:	2300      	movs	r3, #0
 8007de6:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8007de8:	2300      	movs	r3, #0
 8007dea:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8007dec:	2300      	movs	r3, #0
 8007dee:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8007df0:	2300      	movs	r3, #0
 8007df2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f003 0301 	and.w	r3, r3, #1
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d010      	beq.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8007e00:	4b6f      	ldr	r3, [pc, #444]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007e02:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e06:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e0e:	496c      	ldr	r1, [pc, #432]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007e10:	4313      	orrs	r3, r2
 8007e12:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d101      	bne.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f003 0302 	and.w	r3, r3, #2
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d010      	beq.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8007e2e:	4b64      	ldr	r3, [pc, #400]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007e30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e34:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e3c:	4960      	ldr	r1, [pc, #384]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d101      	bne.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f003 0304 	and.w	r3, r3, #4
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d017      	beq.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007e5c:	4b58      	ldr	r3, [pc, #352]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007e5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e62:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e6a:	4955      	ldr	r1, [pc, #340]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e7a:	d101      	bne.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d101      	bne.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8007e88:	2301      	movs	r3, #1
 8007e8a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f003 0308 	and.w	r3, r3, #8
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d017      	beq.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007e98:	4b49      	ldr	r3, [pc, #292]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007e9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e9e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ea6:	4946      	ldr	r1, [pc, #280]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eb2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007eb6:	d101      	bne.n	8007ebc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8007eb8:	2301      	movs	r3, #1
 8007eba:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d101      	bne.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f003 0320 	and.w	r3, r3, #32
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	f000 808a 	beq.w	8007fea <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	60bb      	str	r3, [r7, #8]
 8007eda:	4b39      	ldr	r3, [pc, #228]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ede:	4a38      	ldr	r2, [pc, #224]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007ee0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ee4:	6413      	str	r3, [r2, #64]	; 0x40
 8007ee6:	4b36      	ldr	r3, [pc, #216]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007eee:	60bb      	str	r3, [r7, #8]
 8007ef0:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007ef2:	4b34      	ldr	r3, [pc, #208]	; (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	4a33      	ldr	r2, [pc, #204]	; (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007efc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007efe:	f7fc fda7 	bl	8004a50 <HAL_GetTick>
 8007f02:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007f04:	e008      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007f06:	f7fc fda3 	bl	8004a50 <HAL_GetTick>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0e:	1ad3      	subs	r3, r2, r3
 8007f10:	2b02      	cmp	r3, #2
 8007f12:	d901      	bls.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8007f14:	2303      	movs	r3, #3
 8007f16:	e278      	b.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007f18:	4b2a      	ldr	r3, [pc, #168]	; (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d0f0      	beq.n	8007f06 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007f24:	4b26      	ldr	r3, [pc, #152]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007f26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f2c:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007f2e:	6a3b      	ldr	r3, [r7, #32]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d02f      	beq.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f3c:	6a3a      	ldr	r2, [r7, #32]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d028      	beq.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007f42:	4b1f      	ldr	r3, [pc, #124]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f4a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007f4c:	4b1e      	ldr	r3, [pc, #120]	; (8007fc8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007f4e:	2201      	movs	r2, #1
 8007f50:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007f52:	4b1d      	ldr	r3, [pc, #116]	; (8007fc8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007f54:	2200      	movs	r2, #0
 8007f56:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007f58:	4a19      	ldr	r2, [pc, #100]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007f5a:	6a3b      	ldr	r3, [r7, #32]
 8007f5c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007f5e:	4b18      	ldr	r3, [pc, #96]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f62:	f003 0301 	and.w	r3, r3, #1
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	d114      	bne.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007f6a:	f7fc fd71 	bl	8004a50 <HAL_GetTick>
 8007f6e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f70:	e00a      	b.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f72:	f7fc fd6d 	bl	8004a50 <HAL_GetTick>
 8007f76:	4602      	mov	r2, r0
 8007f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f7a:	1ad3      	subs	r3, r2, r3
 8007f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d901      	bls.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8007f84:	2303      	movs	r3, #3
 8007f86:	e240      	b.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f88:	4b0d      	ldr	r3, [pc, #52]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007f8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f8c:	f003 0302 	and.w	r3, r3, #2
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d0ee      	beq.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f9c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007fa0:	d114      	bne.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x204>
 8007fa2:	4b07      	ldr	r3, [pc, #28]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007fa4:	689b      	ldr	r3, [r3, #8]
 8007fa6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fae:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007fb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fb6:	4902      	ldr	r1, [pc, #8]	; (8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	608b      	str	r3, [r1, #8]
 8007fbc:	e00c      	b.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8007fbe:	bf00      	nop
 8007fc0:	40023800 	.word	0x40023800
 8007fc4:	40007000 	.word	0x40007000
 8007fc8:	42470e40 	.word	0x42470e40
 8007fcc:	4b4a      	ldr	r3, [pc, #296]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	4a49      	ldr	r2, [pc, #292]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007fd2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007fd6:	6093      	str	r3, [r2, #8]
 8007fd8:	4b47      	ldr	r3, [pc, #284]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007fda:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007fe4:	4944      	ldr	r1, [pc, #272]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f003 0310 	and.w	r3, r3, #16
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d004      	beq.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8007ffc:	4b3f      	ldr	r3, [pc, #252]	; (80080fc <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8007ffe:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008008:	2b00      	cmp	r3, #0
 800800a:	d00a      	beq.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800800c:	4b3a      	ldr	r3, [pc, #232]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800800e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008012:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800801a:	4937      	ldr	r1, [pc, #220]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800801c:	4313      	orrs	r3, r2
 800801e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800802a:	2b00      	cmp	r3, #0
 800802c:	d00a      	beq.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800802e:	4b32      	ldr	r3, [pc, #200]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008030:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008034:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800803c:	492e      	ldr	r1, [pc, #184]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800803e:	4313      	orrs	r3, r2
 8008040:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800804c:	2b00      	cmp	r3, #0
 800804e:	d011      	beq.n	8008074 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008050:	4b29      	ldr	r3, [pc, #164]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008052:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008056:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800805e:	4926      	ldr	r1, [pc, #152]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008060:	4313      	orrs	r3, r2
 8008062:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800806a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800806e:	d101      	bne.n	8008074 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8008070:	2301      	movs	r3, #1
 8008072:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800807c:	2b00      	cmp	r3, #0
 800807e:	d00a      	beq.n	8008096 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8008080:	4b1d      	ldr	r3, [pc, #116]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008082:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008086:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800808e:	491a      	ldr	r1, [pc, #104]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008090:	4313      	orrs	r3, r2
 8008092:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d011      	beq.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80080a2:	4b15      	ldr	r3, [pc, #84]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80080a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80080a8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080b0:	4911      	ldr	r1, [pc, #68]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80080b2:	4313      	orrs	r3, r2
 80080b4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80080c0:	d101      	bne.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80080c2:	2301      	movs	r3, #1
 80080c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80080c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	d005      	beq.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080d4:	f040 80ff 	bne.w	80082d6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80080d8:	4b09      	ldr	r3, [pc, #36]	; (8008100 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80080da:	2200      	movs	r2, #0
 80080dc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80080de:	f7fc fcb7 	bl	8004a50 <HAL_GetTick>
 80080e2:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80080e4:	e00e      	b.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80080e6:	f7fc fcb3 	bl	8004a50 <HAL_GetTick>
 80080ea:	4602      	mov	r2, r0
 80080ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ee:	1ad3      	subs	r3, r2, r3
 80080f0:	2b02      	cmp	r3, #2
 80080f2:	d907      	bls.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80080f4:	2303      	movs	r3, #3
 80080f6:	e188      	b.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x642>
 80080f8:	40023800 	.word	0x40023800
 80080fc:	424711e0 	.word	0x424711e0
 8008100:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008104:	4b7e      	ldr	r3, [pc, #504]	; (8008300 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800810c:	2b00      	cmp	r3, #0
 800810e:	d1ea      	bne.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f003 0301 	and.w	r3, r3, #1
 8008118:	2b00      	cmp	r3, #0
 800811a:	d003      	beq.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008120:	2b00      	cmp	r3, #0
 8008122:	d009      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800812c:	2b00      	cmp	r3, #0
 800812e:	d028      	beq.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008134:	2b00      	cmp	r3, #0
 8008136:	d124      	bne.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8008138:	4b71      	ldr	r3, [pc, #452]	; (8008300 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800813a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800813e:	0c1b      	lsrs	r3, r3, #16
 8008140:	f003 0303 	and.w	r3, r3, #3
 8008144:	3301      	adds	r3, #1
 8008146:	005b      	lsls	r3, r3, #1
 8008148:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800814a:	4b6d      	ldr	r3, [pc, #436]	; (8008300 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800814c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008150:	0e1b      	lsrs	r3, r3, #24
 8008152:	f003 030f 	and.w	r3, r3, #15
 8008156:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	685a      	ldr	r2, [r3, #4]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	019b      	lsls	r3, r3, #6
 8008162:	431a      	orrs	r2, r3
 8008164:	69fb      	ldr	r3, [r7, #28]
 8008166:	085b      	lsrs	r3, r3, #1
 8008168:	3b01      	subs	r3, #1
 800816a:	041b      	lsls	r3, r3, #16
 800816c:	431a      	orrs	r2, r3
 800816e:	69bb      	ldr	r3, [r7, #24]
 8008170:	061b      	lsls	r3, r3, #24
 8008172:	431a      	orrs	r2, r3
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	695b      	ldr	r3, [r3, #20]
 8008178:	071b      	lsls	r3, r3, #28
 800817a:	4961      	ldr	r1, [pc, #388]	; (8008300 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800817c:	4313      	orrs	r3, r2
 800817e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f003 0304 	and.w	r3, r3, #4
 800818a:	2b00      	cmp	r3, #0
 800818c:	d004      	beq.n	8008198 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008192:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008196:	d00a      	beq.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d035      	beq.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80081ac:	d130      	bne.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80081ae:	4b54      	ldr	r3, [pc, #336]	; (8008300 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80081b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80081b4:	0c1b      	lsrs	r3, r3, #16
 80081b6:	f003 0303 	and.w	r3, r3, #3
 80081ba:	3301      	adds	r3, #1
 80081bc:	005b      	lsls	r3, r3, #1
 80081be:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80081c0:	4b4f      	ldr	r3, [pc, #316]	; (8008300 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80081c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80081c6:	0f1b      	lsrs	r3, r3, #28
 80081c8:	f003 0307 	and.w	r3, r3, #7
 80081cc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	685a      	ldr	r2, [r3, #4]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	689b      	ldr	r3, [r3, #8]
 80081d6:	019b      	lsls	r3, r3, #6
 80081d8:	431a      	orrs	r2, r3
 80081da:	69fb      	ldr	r3, [r7, #28]
 80081dc:	085b      	lsrs	r3, r3, #1
 80081de:	3b01      	subs	r3, #1
 80081e0:	041b      	lsls	r3, r3, #16
 80081e2:	431a      	orrs	r2, r3
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	691b      	ldr	r3, [r3, #16]
 80081e8:	061b      	lsls	r3, r3, #24
 80081ea:	431a      	orrs	r2, r3
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	071b      	lsls	r3, r3, #28
 80081f0:	4943      	ldr	r1, [pc, #268]	; (8008300 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80081f2:	4313      	orrs	r3, r2
 80081f4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80081f8:	4b41      	ldr	r3, [pc, #260]	; (8008300 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80081fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80081fe:	f023 021f 	bic.w	r2, r3, #31
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008206:	3b01      	subs	r3, #1
 8008208:	493d      	ldr	r1, [pc, #244]	; (8008300 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800820a:	4313      	orrs	r3, r2
 800820c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008218:	2b00      	cmp	r3, #0
 800821a:	d029      	beq.n	8008270 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008220:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008224:	d124      	bne.n	8008270 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8008226:	4b36      	ldr	r3, [pc, #216]	; (8008300 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008228:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800822c:	0c1b      	lsrs	r3, r3, #16
 800822e:	f003 0303 	and.w	r3, r3, #3
 8008232:	3301      	adds	r3, #1
 8008234:	005b      	lsls	r3, r3, #1
 8008236:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008238:	4b31      	ldr	r3, [pc, #196]	; (8008300 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800823a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800823e:	0f1b      	lsrs	r3, r3, #28
 8008240:	f003 0307 	and.w	r3, r3, #7
 8008244:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	685a      	ldr	r2, [r3, #4]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	689b      	ldr	r3, [r3, #8]
 800824e:	019b      	lsls	r3, r3, #6
 8008250:	431a      	orrs	r2, r3
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	68db      	ldr	r3, [r3, #12]
 8008256:	085b      	lsrs	r3, r3, #1
 8008258:	3b01      	subs	r3, #1
 800825a:	041b      	lsls	r3, r3, #16
 800825c:	431a      	orrs	r2, r3
 800825e:	69bb      	ldr	r3, [r7, #24]
 8008260:	061b      	lsls	r3, r3, #24
 8008262:	431a      	orrs	r2, r3
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	071b      	lsls	r3, r3, #28
 8008268:	4925      	ldr	r1, [pc, #148]	; (8008300 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800826a:	4313      	orrs	r3, r2
 800826c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008278:	2b00      	cmp	r3, #0
 800827a:	d016      	beq.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	685a      	ldr	r2, [r3, #4]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	019b      	lsls	r3, r3, #6
 8008286:	431a      	orrs	r2, r3
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	68db      	ldr	r3, [r3, #12]
 800828c:	085b      	lsrs	r3, r3, #1
 800828e:	3b01      	subs	r3, #1
 8008290:	041b      	lsls	r3, r3, #16
 8008292:	431a      	orrs	r2, r3
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	691b      	ldr	r3, [r3, #16]
 8008298:	061b      	lsls	r3, r3, #24
 800829a:	431a      	orrs	r2, r3
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	695b      	ldr	r3, [r3, #20]
 80082a0:	071b      	lsls	r3, r3, #28
 80082a2:	4917      	ldr	r1, [pc, #92]	; (8008300 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80082a4:	4313      	orrs	r3, r2
 80082a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80082aa:	4b16      	ldr	r3, [pc, #88]	; (8008304 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80082ac:	2201      	movs	r2, #1
 80082ae:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80082b0:	f7fc fbce 	bl	8004a50 <HAL_GetTick>
 80082b4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80082b6:	e008      	b.n	80082ca <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80082b8:	f7fc fbca 	bl	8004a50 <HAL_GetTick>
 80082bc:	4602      	mov	r2, r0
 80082be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c0:	1ad3      	subs	r3, r2, r3
 80082c2:	2b02      	cmp	r3, #2
 80082c4:	d901      	bls.n	80082ca <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80082c6:	2303      	movs	r3, #3
 80082c8:	e09f      	b.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80082ca:	4b0d      	ldr	r3, [pc, #52]	; (8008300 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d0f0      	beq.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80082d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082d8:	2b01      	cmp	r3, #1
 80082da:	f040 8095 	bne.w	8008408 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80082de:	4b0a      	ldr	r3, [pc, #40]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80082e0:	2200      	movs	r2, #0
 80082e2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80082e4:	f7fc fbb4 	bl	8004a50 <HAL_GetTick>
 80082e8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80082ea:	e00f      	b.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80082ec:	f7fc fbb0 	bl	8004a50 <HAL_GetTick>
 80082f0:	4602      	mov	r2, r0
 80082f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082f4:	1ad3      	subs	r3, r2, r3
 80082f6:	2b02      	cmp	r3, #2
 80082f8:	d908      	bls.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80082fa:	2303      	movs	r3, #3
 80082fc:	e085      	b.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x642>
 80082fe:	bf00      	nop
 8008300:	40023800 	.word	0x40023800
 8008304:	42470068 	.word	0x42470068
 8008308:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800830c:	4b41      	ldr	r3, [pc, #260]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008314:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008318:	d0e8      	beq.n	80082ec <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f003 0304 	and.w	r3, r3, #4
 8008322:	2b00      	cmp	r3, #0
 8008324:	d003      	beq.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x566>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800832a:	2b00      	cmp	r3, #0
 800832c:	d009      	beq.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8008336:	2b00      	cmp	r3, #0
 8008338:	d02b      	beq.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800833e:	2b00      	cmp	r3, #0
 8008340:	d127      	bne.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8008342:	4b34      	ldr	r3, [pc, #208]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008344:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008348:	0c1b      	lsrs	r3, r3, #16
 800834a:	f003 0303 	and.w	r3, r3, #3
 800834e:	3301      	adds	r3, #1
 8008350:	005b      	lsls	r3, r3, #1
 8008352:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	699a      	ldr	r2, [r3, #24]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	69db      	ldr	r3, [r3, #28]
 800835c:	019b      	lsls	r3, r3, #6
 800835e:	431a      	orrs	r2, r3
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	085b      	lsrs	r3, r3, #1
 8008364:	3b01      	subs	r3, #1
 8008366:	041b      	lsls	r3, r3, #16
 8008368:	431a      	orrs	r2, r3
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800836e:	061b      	lsls	r3, r3, #24
 8008370:	4928      	ldr	r1, [pc, #160]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008372:	4313      	orrs	r3, r2
 8008374:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008378:	4b26      	ldr	r3, [pc, #152]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800837a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800837e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008386:	3b01      	subs	r3, #1
 8008388:	021b      	lsls	r3, r3, #8
 800838a:	4922      	ldr	r1, [pc, #136]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800838c:	4313      	orrs	r3, r2
 800838e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800839a:	2b00      	cmp	r3, #0
 800839c:	d01d      	beq.n	80083da <HAL_RCCEx_PeriphCLKConfig+0x612>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80083a6:	d118      	bne.n	80083da <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80083a8:	4b1a      	ldr	r3, [pc, #104]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80083aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083ae:	0e1b      	lsrs	r3, r3, #24
 80083b0:	f003 030f 	and.w	r3, r3, #15
 80083b4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	699a      	ldr	r2, [r3, #24]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	69db      	ldr	r3, [r3, #28]
 80083be:	019b      	lsls	r3, r3, #6
 80083c0:	431a      	orrs	r2, r3
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6a1b      	ldr	r3, [r3, #32]
 80083c6:	085b      	lsrs	r3, r3, #1
 80083c8:	3b01      	subs	r3, #1
 80083ca:	041b      	lsls	r3, r3, #16
 80083cc:	431a      	orrs	r2, r3
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	061b      	lsls	r3, r3, #24
 80083d2:	4910      	ldr	r1, [pc, #64]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80083d4:	4313      	orrs	r3, r2
 80083d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80083da:	4b0f      	ldr	r3, [pc, #60]	; (8008418 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80083dc:	2201      	movs	r2, #1
 80083de:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80083e0:	f7fc fb36 	bl	8004a50 <HAL_GetTick>
 80083e4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80083e6:	e008      	b.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80083e8:	f7fc fb32 	bl	8004a50 <HAL_GetTick>
 80083ec:	4602      	mov	r2, r0
 80083ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f0:	1ad3      	subs	r3, r2, r3
 80083f2:	2b02      	cmp	r3, #2
 80083f4:	d901      	bls.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80083f6:	2303      	movs	r3, #3
 80083f8:	e007      	b.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80083fa:	4b06      	ldr	r3, [pc, #24]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008402:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008406:	d1ef      	bne.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8008408:	2300      	movs	r3, #0
}
 800840a:	4618      	mov	r0, r3
 800840c:	3730      	adds	r7, #48	; 0x30
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
 8008412:	bf00      	nop
 8008414:	40023800 	.word	0x40023800
 8008418:	42470070 	.word	0x42470070

0800841c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800841c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800841e:	b087      	sub	sp, #28
 8008420:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008422:	2300      	movs	r3, #0
 8008424:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8008426:	2300      	movs	r3, #0
 8008428:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 800842a:	2300      	movs	r3, #0
 800842c:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 800842e:	2300      	movs	r3, #0
 8008430:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8008432:	2300      	movs	r3, #0
 8008434:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008436:	4bc6      	ldr	r3, [pc, #792]	; (8008750 <HAL_RCC_GetSysClockFreq+0x334>)
 8008438:	689b      	ldr	r3, [r3, #8]
 800843a:	f003 030c 	and.w	r3, r3, #12
 800843e:	2b0c      	cmp	r3, #12
 8008440:	f200 817e 	bhi.w	8008740 <HAL_RCC_GetSysClockFreq+0x324>
 8008444:	a201      	add	r2, pc, #4	; (adr r2, 800844c <HAL_RCC_GetSysClockFreq+0x30>)
 8008446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800844a:	bf00      	nop
 800844c:	08008481 	.word	0x08008481
 8008450:	08008741 	.word	0x08008741
 8008454:	08008741 	.word	0x08008741
 8008458:	08008741 	.word	0x08008741
 800845c:	08008487 	.word	0x08008487
 8008460:	08008741 	.word	0x08008741
 8008464:	08008741 	.word	0x08008741
 8008468:	08008741 	.word	0x08008741
 800846c:	0800848d 	.word	0x0800848d
 8008470:	08008741 	.word	0x08008741
 8008474:	08008741 	.word	0x08008741
 8008478:	08008741 	.word	0x08008741
 800847c:	080085e9 	.word	0x080085e9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008480:	4bb4      	ldr	r3, [pc, #720]	; (8008754 <HAL_RCC_GetSysClockFreq+0x338>)
 8008482:	613b      	str	r3, [r7, #16]
       break;
 8008484:	e15f      	b.n	8008746 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008486:	4bb4      	ldr	r3, [pc, #720]	; (8008758 <HAL_RCC_GetSysClockFreq+0x33c>)
 8008488:	613b      	str	r3, [r7, #16]
      break;
 800848a:	e15c      	b.n	8008746 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800848c:	4bb0      	ldr	r3, [pc, #704]	; (8008750 <HAL_RCC_GetSysClockFreq+0x334>)
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008494:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008496:	4bae      	ldr	r3, [pc, #696]	; (8008750 <HAL_RCC_GetSysClockFreq+0x334>)
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d04a      	beq.n	8008538 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80084a2:	4bab      	ldr	r3, [pc, #684]	; (8008750 <HAL_RCC_GetSysClockFreq+0x334>)
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	099b      	lsrs	r3, r3, #6
 80084a8:	f04f 0400 	mov.w	r4, #0
 80084ac:	f240 11ff 	movw	r1, #511	; 0x1ff
 80084b0:	f04f 0200 	mov.w	r2, #0
 80084b4:	ea03 0501 	and.w	r5, r3, r1
 80084b8:	ea04 0602 	and.w	r6, r4, r2
 80084bc:	4629      	mov	r1, r5
 80084be:	4632      	mov	r2, r6
 80084c0:	f04f 0300 	mov.w	r3, #0
 80084c4:	f04f 0400 	mov.w	r4, #0
 80084c8:	0154      	lsls	r4, r2, #5
 80084ca:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80084ce:	014b      	lsls	r3, r1, #5
 80084d0:	4619      	mov	r1, r3
 80084d2:	4622      	mov	r2, r4
 80084d4:	1b49      	subs	r1, r1, r5
 80084d6:	eb62 0206 	sbc.w	r2, r2, r6
 80084da:	f04f 0300 	mov.w	r3, #0
 80084de:	f04f 0400 	mov.w	r4, #0
 80084e2:	0194      	lsls	r4, r2, #6
 80084e4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80084e8:	018b      	lsls	r3, r1, #6
 80084ea:	1a5b      	subs	r3, r3, r1
 80084ec:	eb64 0402 	sbc.w	r4, r4, r2
 80084f0:	f04f 0100 	mov.w	r1, #0
 80084f4:	f04f 0200 	mov.w	r2, #0
 80084f8:	00e2      	lsls	r2, r4, #3
 80084fa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80084fe:	00d9      	lsls	r1, r3, #3
 8008500:	460b      	mov	r3, r1
 8008502:	4614      	mov	r4, r2
 8008504:	195b      	adds	r3, r3, r5
 8008506:	eb44 0406 	adc.w	r4, r4, r6
 800850a:	f04f 0100 	mov.w	r1, #0
 800850e:	f04f 0200 	mov.w	r2, #0
 8008512:	0262      	lsls	r2, r4, #9
 8008514:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8008518:	0259      	lsls	r1, r3, #9
 800851a:	460b      	mov	r3, r1
 800851c:	4614      	mov	r4, r2
 800851e:	4618      	mov	r0, r3
 8008520:	4621      	mov	r1, r4
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	f04f 0400 	mov.w	r4, #0
 8008528:	461a      	mov	r2, r3
 800852a:	4623      	mov	r3, r4
 800852c:	f7f8 fbcc 	bl	8000cc8 <__aeabi_uldivmod>
 8008530:	4603      	mov	r3, r0
 8008532:	460c      	mov	r4, r1
 8008534:	617b      	str	r3, [r7, #20]
 8008536:	e049      	b.n	80085cc <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008538:	4b85      	ldr	r3, [pc, #532]	; (8008750 <HAL_RCC_GetSysClockFreq+0x334>)
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	099b      	lsrs	r3, r3, #6
 800853e:	f04f 0400 	mov.w	r4, #0
 8008542:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008546:	f04f 0200 	mov.w	r2, #0
 800854a:	ea03 0501 	and.w	r5, r3, r1
 800854e:	ea04 0602 	and.w	r6, r4, r2
 8008552:	4629      	mov	r1, r5
 8008554:	4632      	mov	r2, r6
 8008556:	f04f 0300 	mov.w	r3, #0
 800855a:	f04f 0400 	mov.w	r4, #0
 800855e:	0154      	lsls	r4, r2, #5
 8008560:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008564:	014b      	lsls	r3, r1, #5
 8008566:	4619      	mov	r1, r3
 8008568:	4622      	mov	r2, r4
 800856a:	1b49      	subs	r1, r1, r5
 800856c:	eb62 0206 	sbc.w	r2, r2, r6
 8008570:	f04f 0300 	mov.w	r3, #0
 8008574:	f04f 0400 	mov.w	r4, #0
 8008578:	0194      	lsls	r4, r2, #6
 800857a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800857e:	018b      	lsls	r3, r1, #6
 8008580:	1a5b      	subs	r3, r3, r1
 8008582:	eb64 0402 	sbc.w	r4, r4, r2
 8008586:	f04f 0100 	mov.w	r1, #0
 800858a:	f04f 0200 	mov.w	r2, #0
 800858e:	00e2      	lsls	r2, r4, #3
 8008590:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008594:	00d9      	lsls	r1, r3, #3
 8008596:	460b      	mov	r3, r1
 8008598:	4614      	mov	r4, r2
 800859a:	195b      	adds	r3, r3, r5
 800859c:	eb44 0406 	adc.w	r4, r4, r6
 80085a0:	f04f 0100 	mov.w	r1, #0
 80085a4:	f04f 0200 	mov.w	r2, #0
 80085a8:	02a2      	lsls	r2, r4, #10
 80085aa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80085ae:	0299      	lsls	r1, r3, #10
 80085b0:	460b      	mov	r3, r1
 80085b2:	4614      	mov	r4, r2
 80085b4:	4618      	mov	r0, r3
 80085b6:	4621      	mov	r1, r4
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f04f 0400 	mov.w	r4, #0
 80085be:	461a      	mov	r2, r3
 80085c0:	4623      	mov	r3, r4
 80085c2:	f7f8 fb81 	bl	8000cc8 <__aeabi_uldivmod>
 80085c6:	4603      	mov	r3, r0
 80085c8:	460c      	mov	r4, r1
 80085ca:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80085cc:	4b60      	ldr	r3, [pc, #384]	; (8008750 <HAL_RCC_GetSysClockFreq+0x334>)
 80085ce:	685b      	ldr	r3, [r3, #4]
 80085d0:	0c1b      	lsrs	r3, r3, #16
 80085d2:	f003 0303 	and.w	r3, r3, #3
 80085d6:	3301      	adds	r3, #1
 80085d8:	005b      	lsls	r3, r3, #1
 80085da:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80085dc:	697a      	ldr	r2, [r7, #20]
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80085e4:	613b      	str	r3, [r7, #16]
      break;
 80085e6:	e0ae      	b.n	8008746 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80085e8:	4b59      	ldr	r3, [pc, #356]	; (8008750 <HAL_RCC_GetSysClockFreq+0x334>)
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80085f0:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80085f2:	4b57      	ldr	r3, [pc, #348]	; (8008750 <HAL_RCC_GetSysClockFreq+0x334>)
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d04a      	beq.n	8008694 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80085fe:	4b54      	ldr	r3, [pc, #336]	; (8008750 <HAL_RCC_GetSysClockFreq+0x334>)
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	099b      	lsrs	r3, r3, #6
 8008604:	f04f 0400 	mov.w	r4, #0
 8008608:	f240 11ff 	movw	r1, #511	; 0x1ff
 800860c:	f04f 0200 	mov.w	r2, #0
 8008610:	ea03 0501 	and.w	r5, r3, r1
 8008614:	ea04 0602 	and.w	r6, r4, r2
 8008618:	4629      	mov	r1, r5
 800861a:	4632      	mov	r2, r6
 800861c:	f04f 0300 	mov.w	r3, #0
 8008620:	f04f 0400 	mov.w	r4, #0
 8008624:	0154      	lsls	r4, r2, #5
 8008626:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800862a:	014b      	lsls	r3, r1, #5
 800862c:	4619      	mov	r1, r3
 800862e:	4622      	mov	r2, r4
 8008630:	1b49      	subs	r1, r1, r5
 8008632:	eb62 0206 	sbc.w	r2, r2, r6
 8008636:	f04f 0300 	mov.w	r3, #0
 800863a:	f04f 0400 	mov.w	r4, #0
 800863e:	0194      	lsls	r4, r2, #6
 8008640:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008644:	018b      	lsls	r3, r1, #6
 8008646:	1a5b      	subs	r3, r3, r1
 8008648:	eb64 0402 	sbc.w	r4, r4, r2
 800864c:	f04f 0100 	mov.w	r1, #0
 8008650:	f04f 0200 	mov.w	r2, #0
 8008654:	00e2      	lsls	r2, r4, #3
 8008656:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800865a:	00d9      	lsls	r1, r3, #3
 800865c:	460b      	mov	r3, r1
 800865e:	4614      	mov	r4, r2
 8008660:	195b      	adds	r3, r3, r5
 8008662:	eb44 0406 	adc.w	r4, r4, r6
 8008666:	f04f 0100 	mov.w	r1, #0
 800866a:	f04f 0200 	mov.w	r2, #0
 800866e:	0262      	lsls	r2, r4, #9
 8008670:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8008674:	0259      	lsls	r1, r3, #9
 8008676:	460b      	mov	r3, r1
 8008678:	4614      	mov	r4, r2
 800867a:	4618      	mov	r0, r3
 800867c:	4621      	mov	r1, r4
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	f04f 0400 	mov.w	r4, #0
 8008684:	461a      	mov	r2, r3
 8008686:	4623      	mov	r3, r4
 8008688:	f7f8 fb1e 	bl	8000cc8 <__aeabi_uldivmod>
 800868c:	4603      	mov	r3, r0
 800868e:	460c      	mov	r4, r1
 8008690:	617b      	str	r3, [r7, #20]
 8008692:	e049      	b.n	8008728 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008694:	4b2e      	ldr	r3, [pc, #184]	; (8008750 <HAL_RCC_GetSysClockFreq+0x334>)
 8008696:	685b      	ldr	r3, [r3, #4]
 8008698:	099b      	lsrs	r3, r3, #6
 800869a:	f04f 0400 	mov.w	r4, #0
 800869e:	f240 11ff 	movw	r1, #511	; 0x1ff
 80086a2:	f04f 0200 	mov.w	r2, #0
 80086a6:	ea03 0501 	and.w	r5, r3, r1
 80086aa:	ea04 0602 	and.w	r6, r4, r2
 80086ae:	4629      	mov	r1, r5
 80086b0:	4632      	mov	r2, r6
 80086b2:	f04f 0300 	mov.w	r3, #0
 80086b6:	f04f 0400 	mov.w	r4, #0
 80086ba:	0154      	lsls	r4, r2, #5
 80086bc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80086c0:	014b      	lsls	r3, r1, #5
 80086c2:	4619      	mov	r1, r3
 80086c4:	4622      	mov	r2, r4
 80086c6:	1b49      	subs	r1, r1, r5
 80086c8:	eb62 0206 	sbc.w	r2, r2, r6
 80086cc:	f04f 0300 	mov.w	r3, #0
 80086d0:	f04f 0400 	mov.w	r4, #0
 80086d4:	0194      	lsls	r4, r2, #6
 80086d6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80086da:	018b      	lsls	r3, r1, #6
 80086dc:	1a5b      	subs	r3, r3, r1
 80086de:	eb64 0402 	sbc.w	r4, r4, r2
 80086e2:	f04f 0100 	mov.w	r1, #0
 80086e6:	f04f 0200 	mov.w	r2, #0
 80086ea:	00e2      	lsls	r2, r4, #3
 80086ec:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80086f0:	00d9      	lsls	r1, r3, #3
 80086f2:	460b      	mov	r3, r1
 80086f4:	4614      	mov	r4, r2
 80086f6:	195b      	adds	r3, r3, r5
 80086f8:	eb44 0406 	adc.w	r4, r4, r6
 80086fc:	f04f 0100 	mov.w	r1, #0
 8008700:	f04f 0200 	mov.w	r2, #0
 8008704:	02a2      	lsls	r2, r4, #10
 8008706:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800870a:	0299      	lsls	r1, r3, #10
 800870c:	460b      	mov	r3, r1
 800870e:	4614      	mov	r4, r2
 8008710:	4618      	mov	r0, r3
 8008712:	4621      	mov	r1, r4
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	f04f 0400 	mov.w	r4, #0
 800871a:	461a      	mov	r2, r3
 800871c:	4623      	mov	r3, r4
 800871e:	f7f8 fad3 	bl	8000cc8 <__aeabi_uldivmod>
 8008722:	4603      	mov	r3, r0
 8008724:	460c      	mov	r4, r1
 8008726:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008728:	4b09      	ldr	r3, [pc, #36]	; (8008750 <HAL_RCC_GetSysClockFreq+0x334>)
 800872a:	685b      	ldr	r3, [r3, #4]
 800872c:	0f1b      	lsrs	r3, r3, #28
 800872e:	f003 0307 	and.w	r3, r3, #7
 8008732:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8008734:	697a      	ldr	r2, [r7, #20]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	fbb2 f3f3 	udiv	r3, r2, r3
 800873c:	613b      	str	r3, [r7, #16]
      break;
 800873e:	e002      	b.n	8008746 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008740:	4b04      	ldr	r3, [pc, #16]	; (8008754 <HAL_RCC_GetSysClockFreq+0x338>)
 8008742:	613b      	str	r3, [r7, #16]
      break;
 8008744:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008746:	693b      	ldr	r3, [r7, #16]
}
 8008748:	4618      	mov	r0, r3
 800874a:	371c      	adds	r7, #28
 800874c:	46bd      	mov	sp, r7
 800874e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008750:	40023800 	.word	0x40023800
 8008754:	00f42400 	.word	0x00f42400
 8008758:	007a1200 	.word	0x007a1200

0800875c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b086      	sub	sp, #24
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008764:	2300      	movs	r3, #0
 8008766:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f003 0301 	and.w	r3, r3, #1
 8008770:	2b00      	cmp	r3, #0
 8008772:	f000 8083 	beq.w	800887c <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008776:	4b95      	ldr	r3, [pc, #596]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 8008778:	689b      	ldr	r3, [r3, #8]
 800877a:	f003 030c 	and.w	r3, r3, #12
 800877e:	2b04      	cmp	r3, #4
 8008780:	d019      	beq.n	80087b6 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008782:	4b92      	ldr	r3, [pc, #584]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 8008784:	689b      	ldr	r3, [r3, #8]
 8008786:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800878a:	2b08      	cmp	r3, #8
 800878c:	d106      	bne.n	800879c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800878e:	4b8f      	ldr	r3, [pc, #572]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 8008790:	685b      	ldr	r3, [r3, #4]
 8008792:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008796:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800879a:	d00c      	beq.n	80087b6 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800879c:	4b8b      	ldr	r3, [pc, #556]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80087a4:	2b0c      	cmp	r3, #12
 80087a6:	d112      	bne.n	80087ce <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80087a8:	4b88      	ldr	r3, [pc, #544]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80087b4:	d10b      	bne.n	80087ce <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087b6:	4b85      	ldr	r3, [pc, #532]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d05b      	beq.n	800887a <HAL_RCC_OscConfig+0x11e>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d157      	bne.n	800887a <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80087ca:	2301      	movs	r3, #1
 80087cc:	e216      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087d6:	d106      	bne.n	80087e6 <HAL_RCC_OscConfig+0x8a>
 80087d8:	4b7c      	ldr	r3, [pc, #496]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a7b      	ldr	r2, [pc, #492]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 80087de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80087e2:	6013      	str	r3, [r2, #0]
 80087e4:	e01d      	b.n	8008822 <HAL_RCC_OscConfig+0xc6>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	685b      	ldr	r3, [r3, #4]
 80087ea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80087ee:	d10c      	bne.n	800880a <HAL_RCC_OscConfig+0xae>
 80087f0:	4b76      	ldr	r3, [pc, #472]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a75      	ldr	r2, [pc, #468]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 80087f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80087fa:	6013      	str	r3, [r2, #0]
 80087fc:	4b73      	ldr	r3, [pc, #460]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a72      	ldr	r2, [pc, #456]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 8008802:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008806:	6013      	str	r3, [r2, #0]
 8008808:	e00b      	b.n	8008822 <HAL_RCC_OscConfig+0xc6>
 800880a:	4b70      	ldr	r3, [pc, #448]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a6f      	ldr	r2, [pc, #444]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 8008810:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008814:	6013      	str	r3, [r2, #0]
 8008816:	4b6d      	ldr	r3, [pc, #436]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a6c      	ldr	r2, [pc, #432]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 800881c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008820:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d013      	beq.n	8008852 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800882a:	f7fc f911 	bl	8004a50 <HAL_GetTick>
 800882e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008830:	e008      	b.n	8008844 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008832:	f7fc f90d 	bl	8004a50 <HAL_GetTick>
 8008836:	4602      	mov	r2, r0
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	1ad3      	subs	r3, r2, r3
 800883c:	2b64      	cmp	r3, #100	; 0x64
 800883e:	d901      	bls.n	8008844 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8008840:	2303      	movs	r3, #3
 8008842:	e1db      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008844:	4b61      	ldr	r3, [pc, #388]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800884c:	2b00      	cmp	r3, #0
 800884e:	d0f0      	beq.n	8008832 <HAL_RCC_OscConfig+0xd6>
 8008850:	e014      	b.n	800887c <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008852:	f7fc f8fd 	bl	8004a50 <HAL_GetTick>
 8008856:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008858:	e008      	b.n	800886c <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800885a:	f7fc f8f9 	bl	8004a50 <HAL_GetTick>
 800885e:	4602      	mov	r2, r0
 8008860:	693b      	ldr	r3, [r7, #16]
 8008862:	1ad3      	subs	r3, r2, r3
 8008864:	2b64      	cmp	r3, #100	; 0x64
 8008866:	d901      	bls.n	800886c <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8008868:	2303      	movs	r3, #3
 800886a:	e1c7      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800886c:	4b57      	ldr	r3, [pc, #348]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008874:	2b00      	cmp	r3, #0
 8008876:	d1f0      	bne.n	800885a <HAL_RCC_OscConfig+0xfe>
 8008878:	e000      	b.n	800887c <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800887a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f003 0302 	and.w	r3, r3, #2
 8008884:	2b00      	cmp	r3, #0
 8008886:	d06f      	beq.n	8008968 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008888:	4b50      	ldr	r3, [pc, #320]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 800888a:	689b      	ldr	r3, [r3, #8]
 800888c:	f003 030c 	and.w	r3, r3, #12
 8008890:	2b00      	cmp	r3, #0
 8008892:	d017      	beq.n	80088c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008894:	4b4d      	ldr	r3, [pc, #308]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800889c:	2b08      	cmp	r3, #8
 800889e:	d105      	bne.n	80088ac <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80088a0:	4b4a      	ldr	r3, [pc, #296]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d00b      	beq.n	80088c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80088ac:	4b47      	ldr	r3, [pc, #284]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80088b4:	2b0c      	cmp	r3, #12
 80088b6:	d11c      	bne.n	80088f2 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80088b8:	4b44      	ldr	r3, [pc, #272]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d116      	bne.n	80088f2 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80088c4:	4b41      	ldr	r3, [pc, #260]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f003 0302 	and.w	r3, r3, #2
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d005      	beq.n	80088dc <HAL_RCC_OscConfig+0x180>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	68db      	ldr	r3, [r3, #12]
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	d001      	beq.n	80088dc <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80088d8:	2301      	movs	r3, #1
 80088da:	e18f      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088dc:	4b3b      	ldr	r3, [pc, #236]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	691b      	ldr	r3, [r3, #16]
 80088e8:	00db      	lsls	r3, r3, #3
 80088ea:	4938      	ldr	r1, [pc, #224]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 80088ec:	4313      	orrs	r3, r2
 80088ee:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80088f0:	e03a      	b.n	8008968 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	68db      	ldr	r3, [r3, #12]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d020      	beq.n	800893c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80088fa:	4b35      	ldr	r3, [pc, #212]	; (80089d0 <HAL_RCC_OscConfig+0x274>)
 80088fc:	2201      	movs	r2, #1
 80088fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008900:	f7fc f8a6 	bl	8004a50 <HAL_GetTick>
 8008904:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008906:	e008      	b.n	800891a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008908:	f7fc f8a2 	bl	8004a50 <HAL_GetTick>
 800890c:	4602      	mov	r2, r0
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	1ad3      	subs	r3, r2, r3
 8008912:	2b02      	cmp	r3, #2
 8008914:	d901      	bls.n	800891a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8008916:	2303      	movs	r3, #3
 8008918:	e170      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800891a:	4b2c      	ldr	r3, [pc, #176]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f003 0302 	and.w	r3, r3, #2
 8008922:	2b00      	cmp	r3, #0
 8008924:	d0f0      	beq.n	8008908 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008926:	4b29      	ldr	r3, [pc, #164]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	691b      	ldr	r3, [r3, #16]
 8008932:	00db      	lsls	r3, r3, #3
 8008934:	4925      	ldr	r1, [pc, #148]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 8008936:	4313      	orrs	r3, r2
 8008938:	600b      	str	r3, [r1, #0]
 800893a:	e015      	b.n	8008968 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800893c:	4b24      	ldr	r3, [pc, #144]	; (80089d0 <HAL_RCC_OscConfig+0x274>)
 800893e:	2200      	movs	r2, #0
 8008940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008942:	f7fc f885 	bl	8004a50 <HAL_GetTick>
 8008946:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008948:	e008      	b.n	800895c <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800894a:	f7fc f881 	bl	8004a50 <HAL_GetTick>
 800894e:	4602      	mov	r2, r0
 8008950:	693b      	ldr	r3, [r7, #16]
 8008952:	1ad3      	subs	r3, r2, r3
 8008954:	2b02      	cmp	r3, #2
 8008956:	d901      	bls.n	800895c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8008958:	2303      	movs	r3, #3
 800895a:	e14f      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800895c:	4b1b      	ldr	r3, [pc, #108]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f003 0302 	and.w	r3, r3, #2
 8008964:	2b00      	cmp	r3, #0
 8008966:	d1f0      	bne.n	800894a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f003 0308 	and.w	r3, r3, #8
 8008970:	2b00      	cmp	r3, #0
 8008972:	d037      	beq.n	80089e4 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	695b      	ldr	r3, [r3, #20]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d016      	beq.n	80089aa <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800897c:	4b15      	ldr	r3, [pc, #84]	; (80089d4 <HAL_RCC_OscConfig+0x278>)
 800897e:	2201      	movs	r2, #1
 8008980:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008982:	f7fc f865 	bl	8004a50 <HAL_GetTick>
 8008986:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008988:	e008      	b.n	800899c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800898a:	f7fc f861 	bl	8004a50 <HAL_GetTick>
 800898e:	4602      	mov	r2, r0
 8008990:	693b      	ldr	r3, [r7, #16]
 8008992:	1ad3      	subs	r3, r2, r3
 8008994:	2b02      	cmp	r3, #2
 8008996:	d901      	bls.n	800899c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008998:	2303      	movs	r3, #3
 800899a:	e12f      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800899c:	4b0b      	ldr	r3, [pc, #44]	; (80089cc <HAL_RCC_OscConfig+0x270>)
 800899e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80089a0:	f003 0302 	and.w	r3, r3, #2
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d0f0      	beq.n	800898a <HAL_RCC_OscConfig+0x22e>
 80089a8:	e01c      	b.n	80089e4 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80089aa:	4b0a      	ldr	r3, [pc, #40]	; (80089d4 <HAL_RCC_OscConfig+0x278>)
 80089ac:	2200      	movs	r2, #0
 80089ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089b0:	f7fc f84e 	bl	8004a50 <HAL_GetTick>
 80089b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80089b6:	e00f      	b.n	80089d8 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80089b8:	f7fc f84a 	bl	8004a50 <HAL_GetTick>
 80089bc:	4602      	mov	r2, r0
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	1ad3      	subs	r3, r2, r3
 80089c2:	2b02      	cmp	r3, #2
 80089c4:	d908      	bls.n	80089d8 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80089c6:	2303      	movs	r3, #3
 80089c8:	e118      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
 80089ca:	bf00      	nop
 80089cc:	40023800 	.word	0x40023800
 80089d0:	42470000 	.word	0x42470000
 80089d4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80089d8:	4b8a      	ldr	r3, [pc, #552]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 80089da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80089dc:	f003 0302 	and.w	r3, r3, #2
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d1e9      	bne.n	80089b8 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f003 0304 	and.w	r3, r3, #4
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	f000 8097 	beq.w	8008b20 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80089f2:	2300      	movs	r3, #0
 80089f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80089f6:	4b83      	ldr	r3, [pc, #524]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 80089f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d10f      	bne.n	8008a22 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a02:	2300      	movs	r3, #0
 8008a04:	60fb      	str	r3, [r7, #12]
 8008a06:	4b7f      	ldr	r3, [pc, #508]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a0a:	4a7e      	ldr	r2, [pc, #504]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008a0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a10:	6413      	str	r3, [r2, #64]	; 0x40
 8008a12:	4b7c      	ldr	r3, [pc, #496]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a1a:	60fb      	str	r3, [r7, #12]
 8008a1c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008a1e:	2301      	movs	r3, #1
 8008a20:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a22:	4b79      	ldr	r3, [pc, #484]	; (8008c08 <HAL_RCC_OscConfig+0x4ac>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d118      	bne.n	8008a60 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008a2e:	4b76      	ldr	r3, [pc, #472]	; (8008c08 <HAL_RCC_OscConfig+0x4ac>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	4a75      	ldr	r2, [pc, #468]	; (8008c08 <HAL_RCC_OscConfig+0x4ac>)
 8008a34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008a3a:	f7fc f809 	bl	8004a50 <HAL_GetTick>
 8008a3e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a40:	e008      	b.n	8008a54 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a42:	f7fc f805 	bl	8004a50 <HAL_GetTick>
 8008a46:	4602      	mov	r2, r0
 8008a48:	693b      	ldr	r3, [r7, #16]
 8008a4a:	1ad3      	subs	r3, r2, r3
 8008a4c:	2b02      	cmp	r3, #2
 8008a4e:	d901      	bls.n	8008a54 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8008a50:	2303      	movs	r3, #3
 8008a52:	e0d3      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a54:	4b6c      	ldr	r3, [pc, #432]	; (8008c08 <HAL_RCC_OscConfig+0x4ac>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d0f0      	beq.n	8008a42 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	689b      	ldr	r3, [r3, #8]
 8008a64:	2b01      	cmp	r3, #1
 8008a66:	d106      	bne.n	8008a76 <HAL_RCC_OscConfig+0x31a>
 8008a68:	4b66      	ldr	r3, [pc, #408]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008a6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a6c:	4a65      	ldr	r2, [pc, #404]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008a6e:	f043 0301 	orr.w	r3, r3, #1
 8008a72:	6713      	str	r3, [r2, #112]	; 0x70
 8008a74:	e01c      	b.n	8008ab0 <HAL_RCC_OscConfig+0x354>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	2b05      	cmp	r3, #5
 8008a7c:	d10c      	bne.n	8008a98 <HAL_RCC_OscConfig+0x33c>
 8008a7e:	4b61      	ldr	r3, [pc, #388]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008a80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a82:	4a60      	ldr	r2, [pc, #384]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008a84:	f043 0304 	orr.w	r3, r3, #4
 8008a88:	6713      	str	r3, [r2, #112]	; 0x70
 8008a8a:	4b5e      	ldr	r3, [pc, #376]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a8e:	4a5d      	ldr	r2, [pc, #372]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008a90:	f043 0301 	orr.w	r3, r3, #1
 8008a94:	6713      	str	r3, [r2, #112]	; 0x70
 8008a96:	e00b      	b.n	8008ab0 <HAL_RCC_OscConfig+0x354>
 8008a98:	4b5a      	ldr	r3, [pc, #360]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008a9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a9c:	4a59      	ldr	r2, [pc, #356]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008a9e:	f023 0301 	bic.w	r3, r3, #1
 8008aa2:	6713      	str	r3, [r2, #112]	; 0x70
 8008aa4:	4b57      	ldr	r3, [pc, #348]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008aa8:	4a56      	ldr	r2, [pc, #344]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008aaa:	f023 0304 	bic.w	r3, r3, #4
 8008aae:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	689b      	ldr	r3, [r3, #8]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d015      	beq.n	8008ae4 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ab8:	f7fb ffca 	bl	8004a50 <HAL_GetTick>
 8008abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008abe:	e00a      	b.n	8008ad6 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008ac0:	f7fb ffc6 	bl	8004a50 <HAL_GetTick>
 8008ac4:	4602      	mov	r2, r0
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	1ad3      	subs	r3, r2, r3
 8008aca:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d901      	bls.n	8008ad6 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8008ad2:	2303      	movs	r3, #3
 8008ad4:	e092      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ad6:	4b4b      	ldr	r3, [pc, #300]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ada:	f003 0302 	and.w	r3, r3, #2
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d0ee      	beq.n	8008ac0 <HAL_RCC_OscConfig+0x364>
 8008ae2:	e014      	b.n	8008b0e <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ae4:	f7fb ffb4 	bl	8004a50 <HAL_GetTick>
 8008ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008aea:	e00a      	b.n	8008b02 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008aec:	f7fb ffb0 	bl	8004a50 <HAL_GetTick>
 8008af0:	4602      	mov	r2, r0
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	1ad3      	subs	r3, r2, r3
 8008af6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d901      	bls.n	8008b02 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8008afe:	2303      	movs	r3, #3
 8008b00:	e07c      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008b02:	4b40      	ldr	r3, [pc, #256]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008b04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b06:	f003 0302 	and.w	r3, r3, #2
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d1ee      	bne.n	8008aec <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008b0e:	7dfb      	ldrb	r3, [r7, #23]
 8008b10:	2b01      	cmp	r3, #1
 8008b12:	d105      	bne.n	8008b20 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008b14:	4b3b      	ldr	r3, [pc, #236]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b18:	4a3a      	ldr	r2, [pc, #232]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008b1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008b1e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	699b      	ldr	r3, [r3, #24]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d068      	beq.n	8008bfa <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008b28:	4b36      	ldr	r3, [pc, #216]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008b2a:	689b      	ldr	r3, [r3, #8]
 8008b2c:	f003 030c 	and.w	r3, r3, #12
 8008b30:	2b08      	cmp	r3, #8
 8008b32:	d060      	beq.n	8008bf6 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	699b      	ldr	r3, [r3, #24]
 8008b38:	2b02      	cmp	r3, #2
 8008b3a:	d145      	bne.n	8008bc8 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b3c:	4b33      	ldr	r3, [pc, #204]	; (8008c0c <HAL_RCC_OscConfig+0x4b0>)
 8008b3e:	2200      	movs	r2, #0
 8008b40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b42:	f7fb ff85 	bl	8004a50 <HAL_GetTick>
 8008b46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b48:	e008      	b.n	8008b5c <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008b4a:	f7fb ff81 	bl	8004a50 <HAL_GetTick>
 8008b4e:	4602      	mov	r2, r0
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	1ad3      	subs	r3, r2, r3
 8008b54:	2b02      	cmp	r3, #2
 8008b56:	d901      	bls.n	8008b5c <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8008b58:	2303      	movs	r3, #3
 8008b5a:	e04f      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b5c:	4b29      	ldr	r3, [pc, #164]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d1f0      	bne.n	8008b4a <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	69da      	ldr	r2, [r3, #28]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	6a1b      	ldr	r3, [r3, #32]
 8008b70:	431a      	orrs	r2, r3
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b76:	019b      	lsls	r3, r3, #6
 8008b78:	431a      	orrs	r2, r3
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b7e:	085b      	lsrs	r3, r3, #1
 8008b80:	3b01      	subs	r3, #1
 8008b82:	041b      	lsls	r3, r3, #16
 8008b84:	431a      	orrs	r2, r3
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b8a:	061b      	lsls	r3, r3, #24
 8008b8c:	431a      	orrs	r2, r3
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b92:	071b      	lsls	r3, r3, #28
 8008b94:	491b      	ldr	r1, [pc, #108]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008b96:	4313      	orrs	r3, r2
 8008b98:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008b9a:	4b1c      	ldr	r3, [pc, #112]	; (8008c0c <HAL_RCC_OscConfig+0x4b0>)
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ba0:	f7fb ff56 	bl	8004a50 <HAL_GetTick>
 8008ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008ba6:	e008      	b.n	8008bba <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008ba8:	f7fb ff52 	bl	8004a50 <HAL_GetTick>
 8008bac:	4602      	mov	r2, r0
 8008bae:	693b      	ldr	r3, [r7, #16]
 8008bb0:	1ad3      	subs	r3, r2, r3
 8008bb2:	2b02      	cmp	r3, #2
 8008bb4:	d901      	bls.n	8008bba <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8008bb6:	2303      	movs	r3, #3
 8008bb8:	e020      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008bba:	4b12      	ldr	r3, [pc, #72]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d0f0      	beq.n	8008ba8 <HAL_RCC_OscConfig+0x44c>
 8008bc6:	e018      	b.n	8008bfa <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008bc8:	4b10      	ldr	r3, [pc, #64]	; (8008c0c <HAL_RCC_OscConfig+0x4b0>)
 8008bca:	2200      	movs	r2, #0
 8008bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bce:	f7fb ff3f 	bl	8004a50 <HAL_GetTick>
 8008bd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008bd4:	e008      	b.n	8008be8 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008bd6:	f7fb ff3b 	bl	8004a50 <HAL_GetTick>
 8008bda:	4602      	mov	r2, r0
 8008bdc:	693b      	ldr	r3, [r7, #16]
 8008bde:	1ad3      	subs	r3, r2, r3
 8008be0:	2b02      	cmp	r3, #2
 8008be2:	d901      	bls.n	8008be8 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8008be4:	2303      	movs	r3, #3
 8008be6:	e009      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008be8:	4b06      	ldr	r3, [pc, #24]	; (8008c04 <HAL_RCC_OscConfig+0x4a8>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d1f0      	bne.n	8008bd6 <HAL_RCC_OscConfig+0x47a>
 8008bf4:	e001      	b.n	8008bfa <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	e000      	b.n	8008bfc <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8008bfa:	2300      	movs	r3, #0
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3718      	adds	r7, #24
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	40023800 	.word	0x40023800
 8008c08:	40007000 	.word	0x40007000
 8008c0c:	42470060 	.word	0x42470060

08008c10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b082      	sub	sp, #8
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d101      	bne.n	8008c22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e056      	b.n	8008cd0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2200      	movs	r2, #0
 8008c26:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008c2e:	b2db      	uxtb	r3, r3
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d106      	bne.n	8008c42 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2200      	movs	r2, #0
 8008c38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f7fb fbb1 	bl	80043a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2202      	movs	r2, #2
 8008c46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	681a      	ldr	r2, [r3, #0]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c58:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	685a      	ldr	r2, [r3, #4]
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	689b      	ldr	r3, [r3, #8]
 8008c62:	431a      	orrs	r2, r3
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	431a      	orrs	r2, r3
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	691b      	ldr	r3, [r3, #16]
 8008c6e:	431a      	orrs	r2, r3
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	695b      	ldr	r3, [r3, #20]
 8008c74:	431a      	orrs	r2, r3
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	699b      	ldr	r3, [r3, #24]
 8008c7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008c7e:	431a      	orrs	r2, r3
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	69db      	ldr	r3, [r3, #28]
 8008c84:	431a      	orrs	r2, r3
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6a1b      	ldr	r3, [r3, #32]
 8008c8a:	ea42 0103 	orr.w	r1, r2, r3
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	430a      	orrs	r2, r1
 8008c98:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	699b      	ldr	r3, [r3, #24]
 8008c9e:	0c1b      	lsrs	r3, r3, #16
 8008ca0:	f003 0104 	and.w	r1, r3, #4
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	430a      	orrs	r2, r1
 8008cae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	69da      	ldr	r2, [r3, #28]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008cbe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2201      	movs	r2, #1
 8008cca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008cce:	2300      	movs	r3, #0
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3708      	adds	r7, #8
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b088      	sub	sp, #32
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	60f8      	str	r0, [r7, #12]
 8008ce0:	60b9      	str	r1, [r7, #8]
 8008ce2:	603b      	str	r3, [r7, #0]
 8008ce4:	4613      	mov	r3, r2
 8008ce6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008ce8:	2300      	movs	r3, #0
 8008cea:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	d101      	bne.n	8008cfa <HAL_SPI_Transmit+0x22>
 8008cf6:	2302      	movs	r3, #2
 8008cf8:	e11e      	b.n	8008f38 <HAL_SPI_Transmit+0x260>
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2201      	movs	r2, #1
 8008cfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008d02:	f7fb fea5 	bl	8004a50 <HAL_GetTick>
 8008d06:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008d08:	88fb      	ldrh	r3, [r7, #6]
 8008d0a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	2b01      	cmp	r3, #1
 8008d16:	d002      	beq.n	8008d1e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008d18:	2302      	movs	r3, #2
 8008d1a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008d1c:	e103      	b.n	8008f26 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d002      	beq.n	8008d2a <HAL_SPI_Transmit+0x52>
 8008d24:	88fb      	ldrh	r3, [r7, #6]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d102      	bne.n	8008d30 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008d2e:	e0fa      	b.n	8008f26 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2203      	movs	r2, #3
 8008d34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	68ba      	ldr	r2, [r7, #8]
 8008d42:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	88fa      	ldrh	r2, [r7, #6]
 8008d48:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	88fa      	ldrh	r2, [r7, #6]
 8008d4e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	2200      	movs	r2, #0
 8008d54:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2200      	movs	r2, #0
 8008d66:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d76:	d107      	bne.n	8008d88 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	681a      	ldr	r2, [r3, #0]
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008d86:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d92:	2b40      	cmp	r3, #64	; 0x40
 8008d94:	d007      	beq.n	8008da6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	681a      	ldr	r2, [r3, #0]
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008da4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	68db      	ldr	r3, [r3, #12]
 8008daa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008dae:	d14b      	bne.n	8008e48 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d002      	beq.n	8008dbe <HAL_SPI_Transmit+0xe6>
 8008db8:	8afb      	ldrh	r3, [r7, #22]
 8008dba:	2b01      	cmp	r3, #1
 8008dbc:	d13e      	bne.n	8008e3c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dc2:	881a      	ldrh	r2, [r3, #0]
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dce:	1c9a      	adds	r2, r3, #2
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008dd8:	b29b      	uxth	r3, r3
 8008dda:	3b01      	subs	r3, #1
 8008ddc:	b29a      	uxth	r2, r3
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008de2:	e02b      	b.n	8008e3c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	689b      	ldr	r3, [r3, #8]
 8008dea:	f003 0302 	and.w	r3, r3, #2
 8008dee:	2b02      	cmp	r3, #2
 8008df0:	d112      	bne.n	8008e18 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008df6:	881a      	ldrh	r2, [r3, #0]
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e02:	1c9a      	adds	r2, r3, #2
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e0c:	b29b      	uxth	r3, r3
 8008e0e:	3b01      	subs	r3, #1
 8008e10:	b29a      	uxth	r2, r3
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	86da      	strh	r2, [r3, #54]	; 0x36
 8008e16:	e011      	b.n	8008e3c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e18:	f7fb fe1a 	bl	8004a50 <HAL_GetTick>
 8008e1c:	4602      	mov	r2, r0
 8008e1e:	69bb      	ldr	r3, [r7, #24]
 8008e20:	1ad3      	subs	r3, r2, r3
 8008e22:	683a      	ldr	r2, [r7, #0]
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d803      	bhi.n	8008e30 <HAL_SPI_Transmit+0x158>
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e2e:	d102      	bne.n	8008e36 <HAL_SPI_Transmit+0x15e>
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d102      	bne.n	8008e3c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8008e36:	2303      	movs	r3, #3
 8008e38:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008e3a:	e074      	b.n	8008f26 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d1ce      	bne.n	8008de4 <HAL_SPI_Transmit+0x10c>
 8008e46:	e04c      	b.n	8008ee2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d002      	beq.n	8008e56 <HAL_SPI_Transmit+0x17e>
 8008e50:	8afb      	ldrh	r3, [r7, #22]
 8008e52:	2b01      	cmp	r3, #1
 8008e54:	d140      	bne.n	8008ed8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	330c      	adds	r3, #12
 8008e60:	7812      	ldrb	r2, [r2, #0]
 8008e62:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e68:	1c5a      	adds	r2, r3, #1
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e72:	b29b      	uxth	r3, r3
 8008e74:	3b01      	subs	r3, #1
 8008e76:	b29a      	uxth	r2, r3
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008e7c:	e02c      	b.n	8008ed8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	f003 0302 	and.w	r3, r3, #2
 8008e88:	2b02      	cmp	r3, #2
 8008e8a:	d113      	bne.n	8008eb4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	330c      	adds	r3, #12
 8008e96:	7812      	ldrb	r2, [r2, #0]
 8008e98:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e9e:	1c5a      	adds	r2, r3, #1
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	3b01      	subs	r3, #1
 8008eac:	b29a      	uxth	r2, r3
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	86da      	strh	r2, [r3, #54]	; 0x36
 8008eb2:	e011      	b.n	8008ed8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008eb4:	f7fb fdcc 	bl	8004a50 <HAL_GetTick>
 8008eb8:	4602      	mov	r2, r0
 8008eba:	69bb      	ldr	r3, [r7, #24]
 8008ebc:	1ad3      	subs	r3, r2, r3
 8008ebe:	683a      	ldr	r2, [r7, #0]
 8008ec0:	429a      	cmp	r2, r3
 8008ec2:	d803      	bhi.n	8008ecc <HAL_SPI_Transmit+0x1f4>
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eca:	d102      	bne.n	8008ed2 <HAL_SPI_Transmit+0x1fa>
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d102      	bne.n	8008ed8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8008ed2:	2303      	movs	r3, #3
 8008ed4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008ed6:	e026      	b.n	8008f26 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008edc:	b29b      	uxth	r3, r3
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d1cd      	bne.n	8008e7e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008ee2:	69ba      	ldr	r2, [r7, #24]
 8008ee4:	6839      	ldr	r1, [r7, #0]
 8008ee6:	68f8      	ldr	r0, [r7, #12]
 8008ee8:	f000 fbb2 	bl	8009650 <SPI_EndRxTxTransaction>
 8008eec:	4603      	mov	r3, r0
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d002      	beq.n	8008ef8 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	2220      	movs	r2, #32
 8008ef6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	689b      	ldr	r3, [r3, #8]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d10a      	bne.n	8008f16 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008f00:	2300      	movs	r3, #0
 8008f02:	613b      	str	r3, [r7, #16]
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	613b      	str	r3, [r7, #16]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	689b      	ldr	r3, [r3, #8]
 8008f12:	613b      	str	r3, [r7, #16]
 8008f14:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d002      	beq.n	8008f24 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8008f1e:	2301      	movs	r3, #1
 8008f20:	77fb      	strb	r3, [r7, #31]
 8008f22:	e000      	b.n	8008f26 <HAL_SPI_Transmit+0x24e>
  }

error:
 8008f24:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2201      	movs	r2, #1
 8008f2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2200      	movs	r2, #0
 8008f32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008f36:	7ffb      	ldrb	r3, [r7, #31]
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3720      	adds	r7, #32
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}

08008f40 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b088      	sub	sp, #32
 8008f44:	af02      	add	r7, sp, #8
 8008f46:	60f8      	str	r0, [r7, #12]
 8008f48:	60b9      	str	r1, [r7, #8]
 8008f4a:	603b      	str	r3, [r7, #0]
 8008f4c:	4613      	mov	r3, r2
 8008f4e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008f50:	2300      	movs	r3, #0
 8008f52:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f5c:	d112      	bne.n	8008f84 <HAL_SPI_Receive+0x44>
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	689b      	ldr	r3, [r3, #8]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d10e      	bne.n	8008f84 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2204      	movs	r2, #4
 8008f6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008f6e:	88fa      	ldrh	r2, [r7, #6]
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	9300      	str	r3, [sp, #0]
 8008f74:	4613      	mov	r3, r2
 8008f76:	68ba      	ldr	r2, [r7, #8]
 8008f78:	68b9      	ldr	r1, [r7, #8]
 8008f7a:	68f8      	ldr	r0, [r7, #12]
 8008f7c:	f000 f8e9 	bl	8009152 <HAL_SPI_TransmitReceive>
 8008f80:	4603      	mov	r3, r0
 8008f82:	e0e2      	b.n	800914a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d101      	bne.n	8008f92 <HAL_SPI_Receive+0x52>
 8008f8e:	2302      	movs	r3, #2
 8008f90:	e0db      	b.n	800914a <HAL_SPI_Receive+0x20a>
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2201      	movs	r2, #1
 8008f96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f9a:	f7fb fd59 	bl	8004a50 <HAL_GetTick>
 8008f9e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008fa6:	b2db      	uxtb	r3, r3
 8008fa8:	2b01      	cmp	r3, #1
 8008faa:	d002      	beq.n	8008fb2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008fac:	2302      	movs	r3, #2
 8008fae:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008fb0:	e0c2      	b.n	8009138 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d002      	beq.n	8008fbe <HAL_SPI_Receive+0x7e>
 8008fb8:	88fb      	ldrh	r3, [r7, #6]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d102      	bne.n	8008fc4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008fc2:	e0b9      	b.n	8009138 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2204      	movs	r2, #4
 8008fc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	68ba      	ldr	r2, [r7, #8]
 8008fd6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	88fa      	ldrh	r2, [r7, #6]
 8008fdc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	88fa      	ldrh	r2, [r7, #6]
 8008fe2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2200      	movs	r2, #0
 8008fee:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2200      	movs	r2, #0
 8009000:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	689b      	ldr	r3, [r3, #8]
 8009006:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800900a:	d107      	bne.n	800901c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	681a      	ldr	r2, [r3, #0]
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800901a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009026:	2b40      	cmp	r3, #64	; 0x40
 8009028:	d007      	beq.n	800903a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	681a      	ldr	r2, [r3, #0]
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009038:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	68db      	ldr	r3, [r3, #12]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d162      	bne.n	8009108 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009042:	e02e      	b.n	80090a2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	f003 0301 	and.w	r3, r3, #1
 800904e:	2b01      	cmp	r3, #1
 8009050:	d115      	bne.n	800907e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f103 020c 	add.w	r2, r3, #12
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800905e:	7812      	ldrb	r2, [r2, #0]
 8009060:	b2d2      	uxtb	r2, r2
 8009062:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009068:	1c5a      	adds	r2, r3, #1
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009072:	b29b      	uxth	r3, r3
 8009074:	3b01      	subs	r3, #1
 8009076:	b29a      	uxth	r2, r3
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800907c:	e011      	b.n	80090a2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800907e:	f7fb fce7 	bl	8004a50 <HAL_GetTick>
 8009082:	4602      	mov	r2, r0
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	1ad3      	subs	r3, r2, r3
 8009088:	683a      	ldr	r2, [r7, #0]
 800908a:	429a      	cmp	r2, r3
 800908c:	d803      	bhi.n	8009096 <HAL_SPI_Receive+0x156>
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009094:	d102      	bne.n	800909c <HAL_SPI_Receive+0x15c>
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d102      	bne.n	80090a2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800909c:	2303      	movs	r3, #3
 800909e:	75fb      	strb	r3, [r7, #23]
          goto error;
 80090a0:	e04a      	b.n	8009138 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090a6:	b29b      	uxth	r3, r3
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d1cb      	bne.n	8009044 <HAL_SPI_Receive+0x104>
 80090ac:	e031      	b.n	8009112 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	689b      	ldr	r3, [r3, #8]
 80090b4:	f003 0301 	and.w	r3, r3, #1
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d113      	bne.n	80090e4 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	68da      	ldr	r2, [r3, #12]
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c6:	b292      	uxth	r2, r2
 80090c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090ce:	1c9a      	adds	r2, r3, #2
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090d8:	b29b      	uxth	r3, r3
 80090da:	3b01      	subs	r3, #1
 80090dc:	b29a      	uxth	r2, r3
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80090e2:	e011      	b.n	8009108 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80090e4:	f7fb fcb4 	bl	8004a50 <HAL_GetTick>
 80090e8:	4602      	mov	r2, r0
 80090ea:	693b      	ldr	r3, [r7, #16]
 80090ec:	1ad3      	subs	r3, r2, r3
 80090ee:	683a      	ldr	r2, [r7, #0]
 80090f0:	429a      	cmp	r2, r3
 80090f2:	d803      	bhi.n	80090fc <HAL_SPI_Receive+0x1bc>
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090fa:	d102      	bne.n	8009102 <HAL_SPI_Receive+0x1c2>
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d102      	bne.n	8009108 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8009102:	2303      	movs	r3, #3
 8009104:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009106:	e017      	b.n	8009138 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800910c:	b29b      	uxth	r3, r3
 800910e:	2b00      	cmp	r3, #0
 8009110:	d1cd      	bne.n	80090ae <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009112:	693a      	ldr	r2, [r7, #16]
 8009114:	6839      	ldr	r1, [r7, #0]
 8009116:	68f8      	ldr	r0, [r7, #12]
 8009118:	f000 fa35 	bl	8009586 <SPI_EndRxTransaction>
 800911c:	4603      	mov	r3, r0
 800911e:	2b00      	cmp	r3, #0
 8009120:	d002      	beq.n	8009128 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	2220      	movs	r2, #32
 8009126:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800912c:	2b00      	cmp	r3, #0
 800912e:	d002      	beq.n	8009136 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8009130:	2301      	movs	r3, #1
 8009132:	75fb      	strb	r3, [r7, #23]
 8009134:	e000      	b.n	8009138 <HAL_SPI_Receive+0x1f8>
  }

error :
 8009136:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	2201      	movs	r2, #1
 800913c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2200      	movs	r2, #0
 8009144:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009148:	7dfb      	ldrb	r3, [r7, #23]
}
 800914a:	4618      	mov	r0, r3
 800914c:	3718      	adds	r7, #24
 800914e:	46bd      	mov	sp, r7
 8009150:	bd80      	pop	{r7, pc}

08009152 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009152:	b580      	push	{r7, lr}
 8009154:	b08c      	sub	sp, #48	; 0x30
 8009156:	af00      	add	r7, sp, #0
 8009158:	60f8      	str	r0, [r7, #12]
 800915a:	60b9      	str	r1, [r7, #8]
 800915c:	607a      	str	r2, [r7, #4]
 800915e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009160:	2301      	movs	r3, #1
 8009162:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009164:	2300      	movs	r3, #0
 8009166:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009170:	2b01      	cmp	r3, #1
 8009172:	d101      	bne.n	8009178 <HAL_SPI_TransmitReceive+0x26>
 8009174:	2302      	movs	r3, #2
 8009176:	e18a      	b.n	800948e <HAL_SPI_TransmitReceive+0x33c>
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	2201      	movs	r2, #1
 800917c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009180:	f7fb fc66 	bl	8004a50 <HAL_GetTick>
 8009184:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800918c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009196:	887b      	ldrh	r3, [r7, #2]
 8009198:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800919a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800919e:	2b01      	cmp	r3, #1
 80091a0:	d00f      	beq.n	80091c2 <HAL_SPI_TransmitReceive+0x70>
 80091a2:	69fb      	ldr	r3, [r7, #28]
 80091a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80091a8:	d107      	bne.n	80091ba <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	689b      	ldr	r3, [r3, #8]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d103      	bne.n	80091ba <HAL_SPI_TransmitReceive+0x68>
 80091b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80091b6:	2b04      	cmp	r3, #4
 80091b8:	d003      	beq.n	80091c2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80091ba:	2302      	movs	r3, #2
 80091bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80091c0:	e15b      	b.n	800947a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d005      	beq.n	80091d4 <HAL_SPI_TransmitReceive+0x82>
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d002      	beq.n	80091d4 <HAL_SPI_TransmitReceive+0x82>
 80091ce:	887b      	ldrh	r3, [r7, #2]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d103      	bne.n	80091dc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80091d4:	2301      	movs	r3, #1
 80091d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80091da:	e14e      	b.n	800947a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80091e2:	b2db      	uxtb	r3, r3
 80091e4:	2b04      	cmp	r3, #4
 80091e6:	d003      	beq.n	80091f0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2205      	movs	r2, #5
 80091ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2200      	movs	r2, #0
 80091f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	687a      	ldr	r2, [r7, #4]
 80091fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	887a      	ldrh	r2, [r7, #2]
 8009200:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	887a      	ldrh	r2, [r7, #2]
 8009206:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	68ba      	ldr	r2, [r7, #8]
 800920c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	887a      	ldrh	r2, [r7, #2]
 8009212:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	887a      	ldrh	r2, [r7, #2]
 8009218:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2200      	movs	r2, #0
 800921e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2200      	movs	r2, #0
 8009224:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009230:	2b40      	cmp	r3, #64	; 0x40
 8009232:	d007      	beq.n	8009244 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	681a      	ldr	r2, [r3, #0]
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009242:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	68db      	ldr	r3, [r3, #12]
 8009248:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800924c:	d178      	bne.n	8009340 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d002      	beq.n	800925c <HAL_SPI_TransmitReceive+0x10a>
 8009256:	8b7b      	ldrh	r3, [r7, #26]
 8009258:	2b01      	cmp	r3, #1
 800925a:	d166      	bne.n	800932a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009260:	881a      	ldrh	r2, [r3, #0]
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800926c:	1c9a      	adds	r2, r3, #2
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009276:	b29b      	uxth	r3, r3
 8009278:	3b01      	subs	r3, #1
 800927a:	b29a      	uxth	r2, r3
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009280:	e053      	b.n	800932a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	f003 0302 	and.w	r3, r3, #2
 800928c:	2b02      	cmp	r3, #2
 800928e:	d11b      	bne.n	80092c8 <HAL_SPI_TransmitReceive+0x176>
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009294:	b29b      	uxth	r3, r3
 8009296:	2b00      	cmp	r3, #0
 8009298:	d016      	beq.n	80092c8 <HAL_SPI_TransmitReceive+0x176>
 800929a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800929c:	2b01      	cmp	r3, #1
 800929e:	d113      	bne.n	80092c8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092a4:	881a      	ldrh	r2, [r3, #0]
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092b0:	1c9a      	adds	r2, r3, #2
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092ba:	b29b      	uxth	r3, r3
 80092bc:	3b01      	subs	r3, #1
 80092be:	b29a      	uxth	r2, r3
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80092c4:	2300      	movs	r3, #0
 80092c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	f003 0301 	and.w	r3, r3, #1
 80092d2:	2b01      	cmp	r3, #1
 80092d4:	d119      	bne.n	800930a <HAL_SPI_TransmitReceive+0x1b8>
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092da:	b29b      	uxth	r3, r3
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d014      	beq.n	800930a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	68da      	ldr	r2, [r3, #12]
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092ea:	b292      	uxth	r2, r2
 80092ec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092f2:	1c9a      	adds	r2, r3, #2
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	3b01      	subs	r3, #1
 8009300:	b29a      	uxth	r2, r3
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009306:	2301      	movs	r3, #1
 8009308:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800930a:	f7fb fba1 	bl	8004a50 <HAL_GetTick>
 800930e:	4602      	mov	r2, r0
 8009310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009312:	1ad3      	subs	r3, r2, r3
 8009314:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009316:	429a      	cmp	r2, r3
 8009318:	d807      	bhi.n	800932a <HAL_SPI_TransmitReceive+0x1d8>
 800931a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800931c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009320:	d003      	beq.n	800932a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009322:	2303      	movs	r3, #3
 8009324:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009328:	e0a7      	b.n	800947a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800932e:	b29b      	uxth	r3, r3
 8009330:	2b00      	cmp	r3, #0
 8009332:	d1a6      	bne.n	8009282 <HAL_SPI_TransmitReceive+0x130>
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009338:	b29b      	uxth	r3, r3
 800933a:	2b00      	cmp	r3, #0
 800933c:	d1a1      	bne.n	8009282 <HAL_SPI_TransmitReceive+0x130>
 800933e:	e07c      	b.n	800943a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	685b      	ldr	r3, [r3, #4]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d002      	beq.n	800934e <HAL_SPI_TransmitReceive+0x1fc>
 8009348:	8b7b      	ldrh	r3, [r7, #26]
 800934a:	2b01      	cmp	r3, #1
 800934c:	d16b      	bne.n	8009426 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	330c      	adds	r3, #12
 8009358:	7812      	ldrb	r2, [r2, #0]
 800935a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009360:	1c5a      	adds	r2, r3, #1
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800936a:	b29b      	uxth	r3, r3
 800936c:	3b01      	subs	r3, #1
 800936e:	b29a      	uxth	r2, r3
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009374:	e057      	b.n	8009426 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	f003 0302 	and.w	r3, r3, #2
 8009380:	2b02      	cmp	r3, #2
 8009382:	d11c      	bne.n	80093be <HAL_SPI_TransmitReceive+0x26c>
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009388:	b29b      	uxth	r3, r3
 800938a:	2b00      	cmp	r3, #0
 800938c:	d017      	beq.n	80093be <HAL_SPI_TransmitReceive+0x26c>
 800938e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009390:	2b01      	cmp	r3, #1
 8009392:	d114      	bne.n	80093be <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	330c      	adds	r3, #12
 800939e:	7812      	ldrb	r2, [r2, #0]
 80093a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093a6:	1c5a      	adds	r2, r3, #1
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093b0:	b29b      	uxth	r3, r3
 80093b2:	3b01      	subs	r3, #1
 80093b4:	b29a      	uxth	r2, r3
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80093ba:	2300      	movs	r3, #0
 80093bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	689b      	ldr	r3, [r3, #8]
 80093c4:	f003 0301 	and.w	r3, r3, #1
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d119      	bne.n	8009400 <HAL_SPI_TransmitReceive+0x2ae>
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093d0:	b29b      	uxth	r3, r3
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d014      	beq.n	8009400 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	68da      	ldr	r2, [r3, #12]
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093e0:	b2d2      	uxtb	r2, r2
 80093e2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093e8:	1c5a      	adds	r2, r3, #1
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093f2:	b29b      	uxth	r3, r3
 80093f4:	3b01      	subs	r3, #1
 80093f6:	b29a      	uxth	r2, r3
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80093fc:	2301      	movs	r3, #1
 80093fe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009400:	f7fb fb26 	bl	8004a50 <HAL_GetTick>
 8009404:	4602      	mov	r2, r0
 8009406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009408:	1ad3      	subs	r3, r2, r3
 800940a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800940c:	429a      	cmp	r2, r3
 800940e:	d803      	bhi.n	8009418 <HAL_SPI_TransmitReceive+0x2c6>
 8009410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009416:	d102      	bne.n	800941e <HAL_SPI_TransmitReceive+0x2cc>
 8009418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800941a:	2b00      	cmp	r3, #0
 800941c:	d103      	bne.n	8009426 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800941e:	2303      	movs	r3, #3
 8009420:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009424:	e029      	b.n	800947a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800942a:	b29b      	uxth	r3, r3
 800942c:	2b00      	cmp	r3, #0
 800942e:	d1a2      	bne.n	8009376 <HAL_SPI_TransmitReceive+0x224>
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009434:	b29b      	uxth	r3, r3
 8009436:	2b00      	cmp	r3, #0
 8009438:	d19d      	bne.n	8009376 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800943a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800943c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800943e:	68f8      	ldr	r0, [r7, #12]
 8009440:	f000 f906 	bl	8009650 <SPI_EndRxTxTransaction>
 8009444:	4603      	mov	r3, r0
 8009446:	2b00      	cmp	r3, #0
 8009448:	d006      	beq.n	8009458 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800944a:	2301      	movs	r3, #1
 800944c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2220      	movs	r2, #32
 8009454:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009456:	e010      	b.n	800947a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d10b      	bne.n	8009478 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009460:	2300      	movs	r3, #0
 8009462:	617b      	str	r3, [r7, #20]
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	68db      	ldr	r3, [r3, #12]
 800946a:	617b      	str	r3, [r7, #20]
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	689b      	ldr	r3, [r3, #8]
 8009472:	617b      	str	r3, [r7, #20]
 8009474:	697b      	ldr	r3, [r7, #20]
 8009476:	e000      	b.n	800947a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009478:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2201      	movs	r2, #1
 800947e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	2200      	movs	r2, #0
 8009486:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800948a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800948e:	4618      	mov	r0, r3
 8009490:	3730      	adds	r7, #48	; 0x30
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}

08009496 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8009496:	b480      	push	{r7}
 8009498:	b083      	sub	sp, #12
 800949a:	af00      	add	r7, sp, #0
 800949c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80094a4:	b2db      	uxtb	r3, r3
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	370c      	adds	r7, #12
 80094aa:	46bd      	mov	sp, r7
 80094ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b0:	4770      	bx	lr

080094b2 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80094b2:	b580      	push	{r7, lr}
 80094b4:	b084      	sub	sp, #16
 80094b6:	af00      	add	r7, sp, #0
 80094b8:	60f8      	str	r0, [r7, #12]
 80094ba:	60b9      	str	r1, [r7, #8]
 80094bc:	603b      	str	r3, [r7, #0]
 80094be:	4613      	mov	r3, r2
 80094c0:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094c2:	e04c      	b.n	800955e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ca:	d048      	beq.n	800955e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80094cc:	f7fb fac0 	bl	8004a50 <HAL_GetTick>
 80094d0:	4602      	mov	r2, r0
 80094d2:	69bb      	ldr	r3, [r7, #24]
 80094d4:	1ad3      	subs	r3, r2, r3
 80094d6:	683a      	ldr	r2, [r7, #0]
 80094d8:	429a      	cmp	r2, r3
 80094da:	d902      	bls.n	80094e2 <SPI_WaitFlagStateUntilTimeout+0x30>
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d13d      	bne.n	800955e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	685a      	ldr	r2, [r3, #4]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80094f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80094fa:	d111      	bne.n	8009520 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	689b      	ldr	r3, [r3, #8]
 8009500:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009504:	d004      	beq.n	8009510 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	689b      	ldr	r3, [r3, #8]
 800950a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800950e:	d107      	bne.n	8009520 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	681a      	ldr	r2, [r3, #0]
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800951e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009524:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009528:	d10f      	bne.n	800954a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	681a      	ldr	r2, [r3, #0]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009538:	601a      	str	r2, [r3, #0]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	681a      	ldr	r2, [r3, #0]
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009548:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	2201      	movs	r2, #1
 800954e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	2200      	movs	r2, #0
 8009556:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800955a:	2303      	movs	r3, #3
 800955c:	e00f      	b.n	800957e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	689a      	ldr	r2, [r3, #8]
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	4013      	ands	r3, r2
 8009568:	68ba      	ldr	r2, [r7, #8]
 800956a:	429a      	cmp	r2, r3
 800956c:	bf0c      	ite	eq
 800956e:	2301      	moveq	r3, #1
 8009570:	2300      	movne	r3, #0
 8009572:	b2db      	uxtb	r3, r3
 8009574:	461a      	mov	r2, r3
 8009576:	79fb      	ldrb	r3, [r7, #7]
 8009578:	429a      	cmp	r2, r3
 800957a:	d1a3      	bne.n	80094c4 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800957c:	2300      	movs	r3, #0
}
 800957e:	4618      	mov	r0, r3
 8009580:	3710      	adds	r7, #16
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}

08009586 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009586:	b580      	push	{r7, lr}
 8009588:	b086      	sub	sp, #24
 800958a:	af02      	add	r7, sp, #8
 800958c:	60f8      	str	r0, [r7, #12]
 800958e:	60b9      	str	r1, [r7, #8]
 8009590:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	685b      	ldr	r3, [r3, #4]
 8009596:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800959a:	d111      	bne.n	80095c0 <SPI_EndRxTransaction+0x3a>
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	689b      	ldr	r3, [r3, #8]
 80095a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095a4:	d004      	beq.n	80095b0 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	689b      	ldr	r3, [r3, #8]
 80095aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095ae:	d107      	bne.n	80095c0 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	681a      	ldr	r2, [r3, #0]
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095be:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	685b      	ldr	r3, [r3, #4]
 80095c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80095c8:	d12a      	bne.n	8009620 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095d2:	d012      	beq.n	80095fa <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	9300      	str	r3, [sp, #0]
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	2200      	movs	r2, #0
 80095dc:	2180      	movs	r1, #128	; 0x80
 80095de:	68f8      	ldr	r0, [r7, #12]
 80095e0:	f7ff ff67 	bl	80094b2 <SPI_WaitFlagStateUntilTimeout>
 80095e4:	4603      	mov	r3, r0
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d02d      	beq.n	8009646 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095ee:	f043 0220 	orr.w	r2, r3, #32
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80095f6:	2303      	movs	r3, #3
 80095f8:	e026      	b.n	8009648 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	9300      	str	r3, [sp, #0]
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	2200      	movs	r2, #0
 8009602:	2101      	movs	r1, #1
 8009604:	68f8      	ldr	r0, [r7, #12]
 8009606:	f7ff ff54 	bl	80094b2 <SPI_WaitFlagStateUntilTimeout>
 800960a:	4603      	mov	r3, r0
 800960c:	2b00      	cmp	r3, #0
 800960e:	d01a      	beq.n	8009646 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009614:	f043 0220 	orr.w	r2, r3, #32
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800961c:	2303      	movs	r3, #3
 800961e:	e013      	b.n	8009648 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	9300      	str	r3, [sp, #0]
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	2200      	movs	r2, #0
 8009628:	2101      	movs	r1, #1
 800962a:	68f8      	ldr	r0, [r7, #12]
 800962c:	f7ff ff41 	bl	80094b2 <SPI_WaitFlagStateUntilTimeout>
 8009630:	4603      	mov	r3, r0
 8009632:	2b00      	cmp	r3, #0
 8009634:	d007      	beq.n	8009646 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800963a:	f043 0220 	orr.w	r2, r3, #32
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009642:	2303      	movs	r3, #3
 8009644:	e000      	b.n	8009648 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009646:	2300      	movs	r3, #0
}
 8009648:	4618      	mov	r0, r3
 800964a:	3710      	adds	r7, #16
 800964c:	46bd      	mov	sp, r7
 800964e:	bd80      	pop	{r7, pc}

08009650 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b088      	sub	sp, #32
 8009654:	af02      	add	r7, sp, #8
 8009656:	60f8      	str	r0, [r7, #12]
 8009658:	60b9      	str	r1, [r7, #8]
 800965a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800965c:	4b1b      	ldr	r3, [pc, #108]	; (80096cc <SPI_EndRxTxTransaction+0x7c>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	4a1b      	ldr	r2, [pc, #108]	; (80096d0 <SPI_EndRxTxTransaction+0x80>)
 8009662:	fba2 2303 	umull	r2, r3, r2, r3
 8009666:	0d5b      	lsrs	r3, r3, #21
 8009668:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800966c:	fb02 f303 	mul.w	r3, r2, r3
 8009670:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	685b      	ldr	r3, [r3, #4]
 8009676:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800967a:	d112      	bne.n	80096a2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	9300      	str	r3, [sp, #0]
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	2200      	movs	r2, #0
 8009684:	2180      	movs	r1, #128	; 0x80
 8009686:	68f8      	ldr	r0, [r7, #12]
 8009688:	f7ff ff13 	bl	80094b2 <SPI_WaitFlagStateUntilTimeout>
 800968c:	4603      	mov	r3, r0
 800968e:	2b00      	cmp	r3, #0
 8009690:	d016      	beq.n	80096c0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009696:	f043 0220 	orr.w	r2, r3, #32
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800969e:	2303      	movs	r3, #3
 80096a0:	e00f      	b.n	80096c2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00a      	beq.n	80096be <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	3b01      	subs	r3, #1
 80096ac:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	689b      	ldr	r3, [r3, #8]
 80096b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096b8:	2b80      	cmp	r3, #128	; 0x80
 80096ba:	d0f2      	beq.n	80096a2 <SPI_EndRxTxTransaction+0x52>
 80096bc:	e000      	b.n	80096c0 <SPI_EndRxTxTransaction+0x70>
        break;
 80096be:	bf00      	nop
  }

  return HAL_OK;
 80096c0:	2300      	movs	r3, #0
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3718      	adds	r7, #24
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	20000004 	.word	0x20000004
 80096d0:	165e9f81 	.word	0x165e9f81

080096d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b082      	sub	sp, #8
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d101      	bne.n	80096e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80096e2:	2301      	movs	r3, #1
 80096e4:	e01d      	b.n	8009722 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096ec:	b2db      	uxtb	r3, r3
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d106      	bne.n	8009700 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2200      	movs	r2, #0
 80096f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f7fa ff46 	bl	800458c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2202      	movs	r2, #2
 8009704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681a      	ldr	r2, [r3, #0]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	3304      	adds	r3, #4
 8009710:	4619      	mov	r1, r3
 8009712:	4610      	mov	r0, r2
 8009714:	f000 fb44 	bl	8009da0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2201      	movs	r2, #1
 800971c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009720:	2300      	movs	r3, #0
}
 8009722:	4618      	mov	r0, r3
 8009724:	3708      	adds	r7, #8
 8009726:	46bd      	mov	sp, r7
 8009728:	bd80      	pop	{r7, pc}

0800972a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800972a:	b480      	push	{r7}
 800972c:	b085      	sub	sp, #20
 800972e:	af00      	add	r7, sp, #0
 8009730:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	68da      	ldr	r2, [r3, #12]
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f042 0201 	orr.w	r2, r2, #1
 8009740:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	f003 0307 	and.w	r3, r3, #7
 800974c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2b06      	cmp	r3, #6
 8009752:	d007      	beq.n	8009764 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	681a      	ldr	r2, [r3, #0]
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f042 0201 	orr.w	r2, r2, #1
 8009762:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009764:	2300      	movs	r3, #0
}
 8009766:	4618      	mov	r0, r3
 8009768:	3714      	adds	r7, #20
 800976a:	46bd      	mov	sp, r7
 800976c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009770:	4770      	bx	lr

08009772 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009772:	b580      	push	{r7, lr}
 8009774:	b082      	sub	sp, #8
 8009776:	af00      	add	r7, sp, #0
 8009778:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d101      	bne.n	8009784 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009780:	2301      	movs	r3, #1
 8009782:	e01d      	b.n	80097c0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800978a:	b2db      	uxtb	r3, r3
 800978c:	2b00      	cmp	r3, #0
 800978e:	d106      	bne.n	800979e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2200      	movs	r2, #0
 8009794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f7fa fed7 	bl	800454c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2202      	movs	r2, #2
 80097a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681a      	ldr	r2, [r3, #0]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	3304      	adds	r3, #4
 80097ae:	4619      	mov	r1, r3
 80097b0:	4610      	mov	r0, r2
 80097b2:	f000 faf5 	bl	8009da0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2201      	movs	r2, #1
 80097ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80097be:	2300      	movs	r3, #0
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3708      	adds	r7, #8
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}

080097c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b084      	sub	sp, #16
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	2201      	movs	r2, #1
 80097d8:	6839      	ldr	r1, [r7, #0]
 80097da:	4618      	mov	r0, r3
 80097dc:	f000 fdca 	bl	800a374 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	4a15      	ldr	r2, [pc, #84]	; (800983c <HAL_TIM_PWM_Start+0x74>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d004      	beq.n	80097f4 <HAL_TIM_PWM_Start+0x2c>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	4a14      	ldr	r2, [pc, #80]	; (8009840 <HAL_TIM_PWM_Start+0x78>)
 80097f0:	4293      	cmp	r3, r2
 80097f2:	d101      	bne.n	80097f8 <HAL_TIM_PWM_Start+0x30>
 80097f4:	2301      	movs	r3, #1
 80097f6:	e000      	b.n	80097fa <HAL_TIM_PWM_Start+0x32>
 80097f8:	2300      	movs	r3, #0
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d007      	beq.n	800980e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800980c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	689b      	ldr	r3, [r3, #8]
 8009814:	f003 0307 	and.w	r3, r3, #7
 8009818:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	2b06      	cmp	r3, #6
 800981e:	d007      	beq.n	8009830 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	681a      	ldr	r2, [r3, #0]
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f042 0201 	orr.w	r2, r2, #1
 800982e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009830:	2300      	movs	r3, #0
}
 8009832:	4618      	mov	r0, r3
 8009834:	3710      	adds	r7, #16
 8009836:	46bd      	mov	sp, r7
 8009838:	bd80      	pop	{r7, pc}
 800983a:	bf00      	nop
 800983c:	40010000 	.word	0x40010000
 8009840:	40010400 	.word	0x40010400

08009844 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b082      	sub	sp, #8
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	691b      	ldr	r3, [r3, #16]
 8009852:	f003 0302 	and.w	r3, r3, #2
 8009856:	2b02      	cmp	r3, #2
 8009858:	d122      	bne.n	80098a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	68db      	ldr	r3, [r3, #12]
 8009860:	f003 0302 	and.w	r3, r3, #2
 8009864:	2b02      	cmp	r3, #2
 8009866:	d11b      	bne.n	80098a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f06f 0202 	mvn.w	r2, #2
 8009870:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2201      	movs	r2, #1
 8009876:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	699b      	ldr	r3, [r3, #24]
 800987e:	f003 0303 	and.w	r3, r3, #3
 8009882:	2b00      	cmp	r3, #0
 8009884:	d003      	beq.n	800988e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009886:	6878      	ldr	r0, [r7, #4]
 8009888:	f000 fa6b 	bl	8009d62 <HAL_TIM_IC_CaptureCallback>
 800988c:	e005      	b.n	800989a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f000 fa5d 	bl	8009d4e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f000 fa6e 	bl	8009d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2200      	movs	r2, #0
 800989e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	691b      	ldr	r3, [r3, #16]
 80098a6:	f003 0304 	and.w	r3, r3, #4
 80098aa:	2b04      	cmp	r3, #4
 80098ac:	d122      	bne.n	80098f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	68db      	ldr	r3, [r3, #12]
 80098b4:	f003 0304 	and.w	r3, r3, #4
 80098b8:	2b04      	cmp	r3, #4
 80098ba:	d11b      	bne.n	80098f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	f06f 0204 	mvn.w	r2, #4
 80098c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2202      	movs	r2, #2
 80098ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	699b      	ldr	r3, [r3, #24]
 80098d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d003      	beq.n	80098e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	f000 fa41 	bl	8009d62 <HAL_TIM_IC_CaptureCallback>
 80098e0:	e005      	b.n	80098ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f000 fa33 	bl	8009d4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f000 fa44 	bl	8009d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2200      	movs	r2, #0
 80098f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	691b      	ldr	r3, [r3, #16]
 80098fa:	f003 0308 	and.w	r3, r3, #8
 80098fe:	2b08      	cmp	r3, #8
 8009900:	d122      	bne.n	8009948 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	68db      	ldr	r3, [r3, #12]
 8009908:	f003 0308 	and.w	r3, r3, #8
 800990c:	2b08      	cmp	r3, #8
 800990e:	d11b      	bne.n	8009948 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	f06f 0208 	mvn.w	r2, #8
 8009918:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2204      	movs	r2, #4
 800991e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	69db      	ldr	r3, [r3, #28]
 8009926:	f003 0303 	and.w	r3, r3, #3
 800992a:	2b00      	cmp	r3, #0
 800992c:	d003      	beq.n	8009936 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f000 fa17 	bl	8009d62 <HAL_TIM_IC_CaptureCallback>
 8009934:	e005      	b.n	8009942 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	f000 fa09 	bl	8009d4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	f000 fa1a 	bl	8009d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2200      	movs	r2, #0
 8009946:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	691b      	ldr	r3, [r3, #16]
 800994e:	f003 0310 	and.w	r3, r3, #16
 8009952:	2b10      	cmp	r3, #16
 8009954:	d122      	bne.n	800999c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	68db      	ldr	r3, [r3, #12]
 800995c:	f003 0310 	and.w	r3, r3, #16
 8009960:	2b10      	cmp	r3, #16
 8009962:	d11b      	bne.n	800999c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f06f 0210 	mvn.w	r2, #16
 800996c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2208      	movs	r2, #8
 8009972:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	69db      	ldr	r3, [r3, #28]
 800997a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800997e:	2b00      	cmp	r3, #0
 8009980:	d003      	beq.n	800998a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f000 f9ed 	bl	8009d62 <HAL_TIM_IC_CaptureCallback>
 8009988:	e005      	b.n	8009996 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f000 f9df 	bl	8009d4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	f000 f9f0 	bl	8009d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2200      	movs	r2, #0
 800999a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	691b      	ldr	r3, [r3, #16]
 80099a2:	f003 0301 	and.w	r3, r3, #1
 80099a6:	2b01      	cmp	r3, #1
 80099a8:	d10e      	bne.n	80099c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	68db      	ldr	r3, [r3, #12]
 80099b0:	f003 0301 	and.w	r3, r3, #1
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	d107      	bne.n	80099c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f06f 0201 	mvn.w	r2, #1
 80099c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f7fa fa22 	bl	8003e0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	691b      	ldr	r3, [r3, #16]
 80099ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099d2:	2b80      	cmp	r3, #128	; 0x80
 80099d4:	d10e      	bne.n	80099f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	68db      	ldr	r3, [r3, #12]
 80099dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099e0:	2b80      	cmp	r3, #128	; 0x80
 80099e2:	d107      	bne.n	80099f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80099ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f000 fd6c 	bl	800a4cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	691b      	ldr	r3, [r3, #16]
 80099fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099fe:	2b40      	cmp	r3, #64	; 0x40
 8009a00:	d10e      	bne.n	8009a20 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	68db      	ldr	r3, [r3, #12]
 8009a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a0c:	2b40      	cmp	r3, #64	; 0x40
 8009a0e:	d107      	bne.n	8009a20 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009a18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 f9b5 	bl	8009d8a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	691b      	ldr	r3, [r3, #16]
 8009a26:	f003 0320 	and.w	r3, r3, #32
 8009a2a:	2b20      	cmp	r3, #32
 8009a2c:	d10e      	bne.n	8009a4c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	68db      	ldr	r3, [r3, #12]
 8009a34:	f003 0320 	and.w	r3, r3, #32
 8009a38:	2b20      	cmp	r3, #32
 8009a3a:	d107      	bne.n	8009a4c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f06f 0220 	mvn.w	r2, #32
 8009a44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f000 fd36 	bl	800a4b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009a4c:	bf00      	nop
 8009a4e:	3708      	adds	r7, #8
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}

08009a54 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b084      	sub	sp, #16
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	60f8      	str	r0, [r7, #12]
 8009a5c:	60b9      	str	r1, [r7, #8]
 8009a5e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a66:	2b01      	cmp	r3, #1
 8009a68:	d101      	bne.n	8009a6e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009a6a:	2302      	movs	r3, #2
 8009a6c:	e0b4      	b.n	8009bd8 <HAL_TIM_PWM_ConfigChannel+0x184>
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2201      	movs	r2, #1
 8009a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2202      	movs	r2, #2
 8009a7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2b0c      	cmp	r3, #12
 8009a82:	f200 809f 	bhi.w	8009bc4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8009a86:	a201      	add	r2, pc, #4	; (adr r2, 8009a8c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a8c:	08009ac1 	.word	0x08009ac1
 8009a90:	08009bc5 	.word	0x08009bc5
 8009a94:	08009bc5 	.word	0x08009bc5
 8009a98:	08009bc5 	.word	0x08009bc5
 8009a9c:	08009b01 	.word	0x08009b01
 8009aa0:	08009bc5 	.word	0x08009bc5
 8009aa4:	08009bc5 	.word	0x08009bc5
 8009aa8:	08009bc5 	.word	0x08009bc5
 8009aac:	08009b43 	.word	0x08009b43
 8009ab0:	08009bc5 	.word	0x08009bc5
 8009ab4:	08009bc5 	.word	0x08009bc5
 8009ab8:	08009bc5 	.word	0x08009bc5
 8009abc:	08009b83 	.word	0x08009b83
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	68b9      	ldr	r1, [r7, #8]
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f000 fa0a 	bl	8009ee0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	699a      	ldr	r2, [r3, #24]
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f042 0208 	orr.w	r2, r2, #8
 8009ada:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	699a      	ldr	r2, [r3, #24]
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f022 0204 	bic.w	r2, r2, #4
 8009aea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	6999      	ldr	r1, [r3, #24]
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	691a      	ldr	r2, [r3, #16]
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	430a      	orrs	r2, r1
 8009afc:	619a      	str	r2, [r3, #24]
      break;
 8009afe:	e062      	b.n	8009bc6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	68b9      	ldr	r1, [r7, #8]
 8009b06:	4618      	mov	r0, r3
 8009b08:	f000 fa5a 	bl	8009fc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	699a      	ldr	r2, [r3, #24]
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009b1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	699a      	ldr	r2, [r3, #24]
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009b2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	6999      	ldr	r1, [r3, #24]
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	691b      	ldr	r3, [r3, #16]
 8009b36:	021a      	lsls	r2, r3, #8
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	430a      	orrs	r2, r1
 8009b3e:	619a      	str	r2, [r3, #24]
      break;
 8009b40:	e041      	b.n	8009bc6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	68b9      	ldr	r1, [r7, #8]
 8009b48:	4618      	mov	r0, r3
 8009b4a:	f000 faaf 	bl	800a0ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	69da      	ldr	r2, [r3, #28]
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f042 0208 	orr.w	r2, r2, #8
 8009b5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	69da      	ldr	r2, [r3, #28]
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f022 0204 	bic.w	r2, r2, #4
 8009b6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	69d9      	ldr	r1, [r3, #28]
 8009b74:	68bb      	ldr	r3, [r7, #8]
 8009b76:	691a      	ldr	r2, [r3, #16]
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	430a      	orrs	r2, r1
 8009b7e:	61da      	str	r2, [r3, #28]
      break;
 8009b80:	e021      	b.n	8009bc6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	68b9      	ldr	r1, [r7, #8]
 8009b88:	4618      	mov	r0, r3
 8009b8a:	f000 fb03 	bl	800a194 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	69da      	ldr	r2, [r3, #28]
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009b9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	69da      	ldr	r2, [r3, #28]
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009bac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	69d9      	ldr	r1, [r3, #28]
 8009bb4:	68bb      	ldr	r3, [r7, #8]
 8009bb6:	691b      	ldr	r3, [r3, #16]
 8009bb8:	021a      	lsls	r2, r3, #8
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	430a      	orrs	r2, r1
 8009bc0:	61da      	str	r2, [r3, #28]
      break;
 8009bc2:	e000      	b.n	8009bc6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8009bc4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	2201      	movs	r2, #1
 8009bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009bd6:	2300      	movs	r3, #0
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3710      	adds	r7, #16
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b084      	sub	sp, #16
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
 8009be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009bf0:	2b01      	cmp	r3, #1
 8009bf2:	d101      	bne.n	8009bf8 <HAL_TIM_ConfigClockSource+0x18>
 8009bf4:	2302      	movs	r3, #2
 8009bf6:	e0a6      	b.n	8009d46 <HAL_TIM_ConfigClockSource+0x166>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2202      	movs	r2, #2
 8009c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	689b      	ldr	r3, [r3, #8]
 8009c0e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009c16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009c1e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	68fa      	ldr	r2, [r7, #12]
 8009c26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	2b40      	cmp	r3, #64	; 0x40
 8009c2e:	d067      	beq.n	8009d00 <HAL_TIM_ConfigClockSource+0x120>
 8009c30:	2b40      	cmp	r3, #64	; 0x40
 8009c32:	d80b      	bhi.n	8009c4c <HAL_TIM_ConfigClockSource+0x6c>
 8009c34:	2b10      	cmp	r3, #16
 8009c36:	d073      	beq.n	8009d20 <HAL_TIM_ConfigClockSource+0x140>
 8009c38:	2b10      	cmp	r3, #16
 8009c3a:	d802      	bhi.n	8009c42 <HAL_TIM_ConfigClockSource+0x62>
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d06f      	beq.n	8009d20 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009c40:	e078      	b.n	8009d34 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009c42:	2b20      	cmp	r3, #32
 8009c44:	d06c      	beq.n	8009d20 <HAL_TIM_ConfigClockSource+0x140>
 8009c46:	2b30      	cmp	r3, #48	; 0x30
 8009c48:	d06a      	beq.n	8009d20 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8009c4a:	e073      	b.n	8009d34 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009c4c:	2b70      	cmp	r3, #112	; 0x70
 8009c4e:	d00d      	beq.n	8009c6c <HAL_TIM_ConfigClockSource+0x8c>
 8009c50:	2b70      	cmp	r3, #112	; 0x70
 8009c52:	d804      	bhi.n	8009c5e <HAL_TIM_ConfigClockSource+0x7e>
 8009c54:	2b50      	cmp	r3, #80	; 0x50
 8009c56:	d033      	beq.n	8009cc0 <HAL_TIM_ConfigClockSource+0xe0>
 8009c58:	2b60      	cmp	r3, #96	; 0x60
 8009c5a:	d041      	beq.n	8009ce0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8009c5c:	e06a      	b.n	8009d34 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009c5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c62:	d066      	beq.n	8009d32 <HAL_TIM_ConfigClockSource+0x152>
 8009c64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009c68:	d017      	beq.n	8009c9a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8009c6a:	e063      	b.n	8009d34 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	6818      	ldr	r0, [r3, #0]
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	6899      	ldr	r1, [r3, #8]
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	685a      	ldr	r2, [r3, #4]
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	68db      	ldr	r3, [r3, #12]
 8009c7c:	f000 fb5a 	bl	800a334 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009c8e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	68fa      	ldr	r2, [r7, #12]
 8009c96:	609a      	str	r2, [r3, #8]
      break;
 8009c98:	e04c      	b.n	8009d34 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6818      	ldr	r0, [r3, #0]
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	6899      	ldr	r1, [r3, #8]
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	685a      	ldr	r2, [r3, #4]
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	68db      	ldr	r3, [r3, #12]
 8009caa:	f000 fb43 	bl	800a334 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	689a      	ldr	r2, [r3, #8]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009cbc:	609a      	str	r2, [r3, #8]
      break;
 8009cbe:	e039      	b.n	8009d34 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6818      	ldr	r0, [r3, #0]
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	6859      	ldr	r1, [r3, #4]
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	68db      	ldr	r3, [r3, #12]
 8009ccc:	461a      	mov	r2, r3
 8009cce:	f000 fab7 	bl	800a240 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	2150      	movs	r1, #80	; 0x50
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f000 fb10 	bl	800a2fe <TIM_ITRx_SetConfig>
      break;
 8009cde:	e029      	b.n	8009d34 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6818      	ldr	r0, [r3, #0]
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	6859      	ldr	r1, [r3, #4]
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	68db      	ldr	r3, [r3, #12]
 8009cec:	461a      	mov	r2, r3
 8009cee:	f000 fad6 	bl	800a29e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	2160      	movs	r1, #96	; 0x60
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	f000 fb00 	bl	800a2fe <TIM_ITRx_SetConfig>
      break;
 8009cfe:	e019      	b.n	8009d34 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	6818      	ldr	r0, [r3, #0]
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	6859      	ldr	r1, [r3, #4]
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	68db      	ldr	r3, [r3, #12]
 8009d0c:	461a      	mov	r2, r3
 8009d0e:	f000 fa97 	bl	800a240 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	2140      	movs	r1, #64	; 0x40
 8009d18:	4618      	mov	r0, r3
 8009d1a:	f000 faf0 	bl	800a2fe <TIM_ITRx_SetConfig>
      break;
 8009d1e:	e009      	b.n	8009d34 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681a      	ldr	r2, [r3, #0]
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	4619      	mov	r1, r3
 8009d2a:	4610      	mov	r0, r2
 8009d2c:	f000 fae7 	bl	800a2fe <TIM_ITRx_SetConfig>
      break;
 8009d30:	e000      	b.n	8009d34 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8009d32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2201      	movs	r2, #1
 8009d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d44:	2300      	movs	r3, #0
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3710      	adds	r7, #16
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}

08009d4e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009d4e:	b480      	push	{r7}
 8009d50:	b083      	sub	sp, #12
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009d56:	bf00      	nop
 8009d58:	370c      	adds	r7, #12
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d60:	4770      	bx	lr

08009d62 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009d62:	b480      	push	{r7}
 8009d64:	b083      	sub	sp, #12
 8009d66:	af00      	add	r7, sp, #0
 8009d68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009d6a:	bf00      	nop
 8009d6c:	370c      	adds	r7, #12
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d74:	4770      	bx	lr

08009d76 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009d76:	b480      	push	{r7}
 8009d78:	b083      	sub	sp, #12
 8009d7a:	af00      	add	r7, sp, #0
 8009d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009d7e:	bf00      	nop
 8009d80:	370c      	adds	r7, #12
 8009d82:	46bd      	mov	sp, r7
 8009d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d88:	4770      	bx	lr

08009d8a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009d8a:	b480      	push	{r7}
 8009d8c:	b083      	sub	sp, #12
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009d92:	bf00      	nop
 8009d94:	370c      	adds	r7, #12
 8009d96:	46bd      	mov	sp, r7
 8009d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9c:	4770      	bx	lr
	...

08009da0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009da0:	b480      	push	{r7}
 8009da2:	b085      	sub	sp, #20
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	4a40      	ldr	r2, [pc, #256]	; (8009eb4 <TIM_Base_SetConfig+0x114>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d013      	beq.n	8009de0 <TIM_Base_SetConfig+0x40>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009dbe:	d00f      	beq.n	8009de0 <TIM_Base_SetConfig+0x40>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	4a3d      	ldr	r2, [pc, #244]	; (8009eb8 <TIM_Base_SetConfig+0x118>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d00b      	beq.n	8009de0 <TIM_Base_SetConfig+0x40>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	4a3c      	ldr	r2, [pc, #240]	; (8009ebc <TIM_Base_SetConfig+0x11c>)
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d007      	beq.n	8009de0 <TIM_Base_SetConfig+0x40>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	4a3b      	ldr	r2, [pc, #236]	; (8009ec0 <TIM_Base_SetConfig+0x120>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d003      	beq.n	8009de0 <TIM_Base_SetConfig+0x40>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	4a3a      	ldr	r2, [pc, #232]	; (8009ec4 <TIM_Base_SetConfig+0x124>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d108      	bne.n	8009df2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009de6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	685b      	ldr	r3, [r3, #4]
 8009dec:	68fa      	ldr	r2, [r7, #12]
 8009dee:	4313      	orrs	r3, r2
 8009df0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	4a2f      	ldr	r2, [pc, #188]	; (8009eb4 <TIM_Base_SetConfig+0x114>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d02b      	beq.n	8009e52 <TIM_Base_SetConfig+0xb2>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e00:	d027      	beq.n	8009e52 <TIM_Base_SetConfig+0xb2>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	4a2c      	ldr	r2, [pc, #176]	; (8009eb8 <TIM_Base_SetConfig+0x118>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d023      	beq.n	8009e52 <TIM_Base_SetConfig+0xb2>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	4a2b      	ldr	r2, [pc, #172]	; (8009ebc <TIM_Base_SetConfig+0x11c>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d01f      	beq.n	8009e52 <TIM_Base_SetConfig+0xb2>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	4a2a      	ldr	r2, [pc, #168]	; (8009ec0 <TIM_Base_SetConfig+0x120>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d01b      	beq.n	8009e52 <TIM_Base_SetConfig+0xb2>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	4a29      	ldr	r2, [pc, #164]	; (8009ec4 <TIM_Base_SetConfig+0x124>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d017      	beq.n	8009e52 <TIM_Base_SetConfig+0xb2>
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	4a28      	ldr	r2, [pc, #160]	; (8009ec8 <TIM_Base_SetConfig+0x128>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d013      	beq.n	8009e52 <TIM_Base_SetConfig+0xb2>
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	4a27      	ldr	r2, [pc, #156]	; (8009ecc <TIM_Base_SetConfig+0x12c>)
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d00f      	beq.n	8009e52 <TIM_Base_SetConfig+0xb2>
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	4a26      	ldr	r2, [pc, #152]	; (8009ed0 <TIM_Base_SetConfig+0x130>)
 8009e36:	4293      	cmp	r3, r2
 8009e38:	d00b      	beq.n	8009e52 <TIM_Base_SetConfig+0xb2>
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	4a25      	ldr	r2, [pc, #148]	; (8009ed4 <TIM_Base_SetConfig+0x134>)
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	d007      	beq.n	8009e52 <TIM_Base_SetConfig+0xb2>
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	4a24      	ldr	r2, [pc, #144]	; (8009ed8 <TIM_Base_SetConfig+0x138>)
 8009e46:	4293      	cmp	r3, r2
 8009e48:	d003      	beq.n	8009e52 <TIM_Base_SetConfig+0xb2>
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	4a23      	ldr	r2, [pc, #140]	; (8009edc <TIM_Base_SetConfig+0x13c>)
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d108      	bne.n	8009e64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009e58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	68db      	ldr	r3, [r3, #12]
 8009e5e:	68fa      	ldr	r2, [r7, #12]
 8009e60:	4313      	orrs	r3, r2
 8009e62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	695b      	ldr	r3, [r3, #20]
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	68fa      	ldr	r2, [r7, #12]
 8009e76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	689a      	ldr	r2, [r3, #8]
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	681a      	ldr	r2, [r3, #0]
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	4a0a      	ldr	r2, [pc, #40]	; (8009eb4 <TIM_Base_SetConfig+0x114>)
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d003      	beq.n	8009e98 <TIM_Base_SetConfig+0xf8>
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	4a0c      	ldr	r2, [pc, #48]	; (8009ec4 <TIM_Base_SetConfig+0x124>)
 8009e94:	4293      	cmp	r3, r2
 8009e96:	d103      	bne.n	8009ea0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	691a      	ldr	r2, [r3, #16]
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2201      	movs	r2, #1
 8009ea4:	615a      	str	r2, [r3, #20]
}
 8009ea6:	bf00      	nop
 8009ea8:	3714      	adds	r7, #20
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr
 8009eb2:	bf00      	nop
 8009eb4:	40010000 	.word	0x40010000
 8009eb8:	40000400 	.word	0x40000400
 8009ebc:	40000800 	.word	0x40000800
 8009ec0:	40000c00 	.word	0x40000c00
 8009ec4:	40010400 	.word	0x40010400
 8009ec8:	40014000 	.word	0x40014000
 8009ecc:	40014400 	.word	0x40014400
 8009ed0:	40014800 	.word	0x40014800
 8009ed4:	40001800 	.word	0x40001800
 8009ed8:	40001c00 	.word	0x40001c00
 8009edc:	40002000 	.word	0x40002000

08009ee0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009ee0:	b480      	push	{r7}
 8009ee2:	b087      	sub	sp, #28
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
 8009ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6a1b      	ldr	r3, [r3, #32]
 8009eee:	f023 0201 	bic.w	r2, r3, #1
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6a1b      	ldr	r3, [r3, #32]
 8009efa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	685b      	ldr	r3, [r3, #4]
 8009f00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	699b      	ldr	r3, [r3, #24]
 8009f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	f023 0303 	bic.w	r3, r3, #3
 8009f16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	68fa      	ldr	r2, [r7, #12]
 8009f1e:	4313      	orrs	r3, r2
 8009f20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009f22:	697b      	ldr	r3, [r7, #20]
 8009f24:	f023 0302 	bic.w	r3, r3, #2
 8009f28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	689b      	ldr	r3, [r3, #8]
 8009f2e:	697a      	ldr	r2, [r7, #20]
 8009f30:	4313      	orrs	r3, r2
 8009f32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	4a20      	ldr	r2, [pc, #128]	; (8009fb8 <TIM_OC1_SetConfig+0xd8>)
 8009f38:	4293      	cmp	r3, r2
 8009f3a:	d003      	beq.n	8009f44 <TIM_OC1_SetConfig+0x64>
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	4a1f      	ldr	r2, [pc, #124]	; (8009fbc <TIM_OC1_SetConfig+0xdc>)
 8009f40:	4293      	cmp	r3, r2
 8009f42:	d10c      	bne.n	8009f5e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009f44:	697b      	ldr	r3, [r7, #20]
 8009f46:	f023 0308 	bic.w	r3, r3, #8
 8009f4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	68db      	ldr	r3, [r3, #12]
 8009f50:	697a      	ldr	r2, [r7, #20]
 8009f52:	4313      	orrs	r3, r2
 8009f54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009f56:	697b      	ldr	r3, [r7, #20]
 8009f58:	f023 0304 	bic.w	r3, r3, #4
 8009f5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	4a15      	ldr	r2, [pc, #84]	; (8009fb8 <TIM_OC1_SetConfig+0xd8>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d003      	beq.n	8009f6e <TIM_OC1_SetConfig+0x8e>
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	4a14      	ldr	r2, [pc, #80]	; (8009fbc <TIM_OC1_SetConfig+0xdc>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d111      	bne.n	8009f92 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009f6e:	693b      	ldr	r3, [r7, #16]
 8009f70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009f76:	693b      	ldr	r3, [r7, #16]
 8009f78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009f7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	695b      	ldr	r3, [r3, #20]
 8009f82:	693a      	ldr	r2, [r7, #16]
 8009f84:	4313      	orrs	r3, r2
 8009f86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	699b      	ldr	r3, [r3, #24]
 8009f8c:	693a      	ldr	r2, [r7, #16]
 8009f8e:	4313      	orrs	r3, r2
 8009f90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	693a      	ldr	r2, [r7, #16]
 8009f96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	68fa      	ldr	r2, [r7, #12]
 8009f9c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	685a      	ldr	r2, [r3, #4]
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	697a      	ldr	r2, [r7, #20]
 8009faa:	621a      	str	r2, [r3, #32]
}
 8009fac:	bf00      	nop
 8009fae:	371c      	adds	r7, #28
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb6:	4770      	bx	lr
 8009fb8:	40010000 	.word	0x40010000
 8009fbc:	40010400 	.word	0x40010400

08009fc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b087      	sub	sp, #28
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
 8009fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	6a1b      	ldr	r3, [r3, #32]
 8009fce:	f023 0210 	bic.w	r2, r3, #16
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6a1b      	ldr	r3, [r3, #32]
 8009fda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	685b      	ldr	r3, [r3, #4]
 8009fe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	699b      	ldr	r3, [r3, #24]
 8009fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ff6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	021b      	lsls	r3, r3, #8
 8009ffe:	68fa      	ldr	r2, [r7, #12]
 800a000:	4313      	orrs	r3, r2
 800a002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	f023 0320 	bic.w	r3, r3, #32
 800a00a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	689b      	ldr	r3, [r3, #8]
 800a010:	011b      	lsls	r3, r3, #4
 800a012:	697a      	ldr	r2, [r7, #20]
 800a014:	4313      	orrs	r3, r2
 800a016:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	4a22      	ldr	r2, [pc, #136]	; (800a0a4 <TIM_OC2_SetConfig+0xe4>)
 800a01c:	4293      	cmp	r3, r2
 800a01e:	d003      	beq.n	800a028 <TIM_OC2_SetConfig+0x68>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	4a21      	ldr	r2, [pc, #132]	; (800a0a8 <TIM_OC2_SetConfig+0xe8>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d10d      	bne.n	800a044 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a02e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	68db      	ldr	r3, [r3, #12]
 800a034:	011b      	lsls	r3, r3, #4
 800a036:	697a      	ldr	r2, [r7, #20]
 800a038:	4313      	orrs	r3, r2
 800a03a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a03c:	697b      	ldr	r3, [r7, #20]
 800a03e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a042:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	4a17      	ldr	r2, [pc, #92]	; (800a0a4 <TIM_OC2_SetConfig+0xe4>)
 800a048:	4293      	cmp	r3, r2
 800a04a:	d003      	beq.n	800a054 <TIM_OC2_SetConfig+0x94>
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	4a16      	ldr	r2, [pc, #88]	; (800a0a8 <TIM_OC2_SetConfig+0xe8>)
 800a050:	4293      	cmp	r3, r2
 800a052:	d113      	bne.n	800a07c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a054:	693b      	ldr	r3, [r7, #16]
 800a056:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a05a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a062:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	695b      	ldr	r3, [r3, #20]
 800a068:	009b      	lsls	r3, r3, #2
 800a06a:	693a      	ldr	r2, [r7, #16]
 800a06c:	4313      	orrs	r3, r2
 800a06e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	699b      	ldr	r3, [r3, #24]
 800a074:	009b      	lsls	r3, r3, #2
 800a076:	693a      	ldr	r2, [r7, #16]
 800a078:	4313      	orrs	r3, r2
 800a07a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	693a      	ldr	r2, [r7, #16]
 800a080:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	68fa      	ldr	r2, [r7, #12]
 800a086:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	685a      	ldr	r2, [r3, #4]
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	697a      	ldr	r2, [r7, #20]
 800a094:	621a      	str	r2, [r3, #32]
}
 800a096:	bf00      	nop
 800a098:	371c      	adds	r7, #28
 800a09a:	46bd      	mov	sp, r7
 800a09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a0:	4770      	bx	lr
 800a0a2:	bf00      	nop
 800a0a4:	40010000 	.word	0x40010000
 800a0a8:	40010400 	.word	0x40010400

0800a0ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	b087      	sub	sp, #28
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
 800a0b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	6a1b      	ldr	r3, [r3, #32]
 800a0ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6a1b      	ldr	r3, [r3, #32]
 800a0c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	685b      	ldr	r3, [r3, #4]
 800a0cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	69db      	ldr	r3, [r3, #28]
 800a0d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	f023 0303 	bic.w	r3, r3, #3
 800a0e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	68fa      	ldr	r2, [r7, #12]
 800a0ea:	4313      	orrs	r3, r2
 800a0ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a0ee:	697b      	ldr	r3, [r7, #20]
 800a0f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a0f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	021b      	lsls	r3, r3, #8
 800a0fc:	697a      	ldr	r2, [r7, #20]
 800a0fe:	4313      	orrs	r3, r2
 800a100:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	4a21      	ldr	r2, [pc, #132]	; (800a18c <TIM_OC3_SetConfig+0xe0>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d003      	beq.n	800a112 <TIM_OC3_SetConfig+0x66>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	4a20      	ldr	r2, [pc, #128]	; (800a190 <TIM_OC3_SetConfig+0xe4>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d10d      	bne.n	800a12e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a112:	697b      	ldr	r3, [r7, #20]
 800a114:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a118:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	68db      	ldr	r3, [r3, #12]
 800a11e:	021b      	lsls	r3, r3, #8
 800a120:	697a      	ldr	r2, [r7, #20]
 800a122:	4313      	orrs	r3, r2
 800a124:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a12c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	4a16      	ldr	r2, [pc, #88]	; (800a18c <TIM_OC3_SetConfig+0xe0>)
 800a132:	4293      	cmp	r3, r2
 800a134:	d003      	beq.n	800a13e <TIM_OC3_SetConfig+0x92>
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	4a15      	ldr	r2, [pc, #84]	; (800a190 <TIM_OC3_SetConfig+0xe4>)
 800a13a:	4293      	cmp	r3, r2
 800a13c:	d113      	bne.n	800a166 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a13e:	693b      	ldr	r3, [r7, #16]
 800a140:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a144:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a14c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	695b      	ldr	r3, [r3, #20]
 800a152:	011b      	lsls	r3, r3, #4
 800a154:	693a      	ldr	r2, [r7, #16]
 800a156:	4313      	orrs	r3, r2
 800a158:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	699b      	ldr	r3, [r3, #24]
 800a15e:	011b      	lsls	r3, r3, #4
 800a160:	693a      	ldr	r2, [r7, #16]
 800a162:	4313      	orrs	r3, r2
 800a164:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	693a      	ldr	r2, [r7, #16]
 800a16a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	68fa      	ldr	r2, [r7, #12]
 800a170:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	685a      	ldr	r2, [r3, #4]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	697a      	ldr	r2, [r7, #20]
 800a17e:	621a      	str	r2, [r3, #32]
}
 800a180:	bf00      	nop
 800a182:	371c      	adds	r7, #28
 800a184:	46bd      	mov	sp, r7
 800a186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18a:	4770      	bx	lr
 800a18c:	40010000 	.word	0x40010000
 800a190:	40010400 	.word	0x40010400

0800a194 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a194:	b480      	push	{r7}
 800a196:	b087      	sub	sp, #28
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
 800a19c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	6a1b      	ldr	r3, [r3, #32]
 800a1a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	6a1b      	ldr	r3, [r3, #32]
 800a1ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	685b      	ldr	r3, [r3, #4]
 800a1b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	69db      	ldr	r3, [r3, #28]
 800a1ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a1c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a1ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	021b      	lsls	r3, r3, #8
 800a1d2:	68fa      	ldr	r2, [r7, #12]
 800a1d4:	4313      	orrs	r3, r2
 800a1d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a1d8:	693b      	ldr	r3, [r7, #16]
 800a1da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a1de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	689b      	ldr	r3, [r3, #8]
 800a1e4:	031b      	lsls	r3, r3, #12
 800a1e6:	693a      	ldr	r2, [r7, #16]
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	4a12      	ldr	r2, [pc, #72]	; (800a238 <TIM_OC4_SetConfig+0xa4>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d003      	beq.n	800a1fc <TIM_OC4_SetConfig+0x68>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	4a11      	ldr	r2, [pc, #68]	; (800a23c <TIM_OC4_SetConfig+0xa8>)
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	d109      	bne.n	800a210 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a1fc:	697b      	ldr	r3, [r7, #20]
 800a1fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a202:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	695b      	ldr	r3, [r3, #20]
 800a208:	019b      	lsls	r3, r3, #6
 800a20a:	697a      	ldr	r2, [r7, #20]
 800a20c:	4313      	orrs	r3, r2
 800a20e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	697a      	ldr	r2, [r7, #20]
 800a214:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	68fa      	ldr	r2, [r7, #12]
 800a21a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	685a      	ldr	r2, [r3, #4]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	693a      	ldr	r2, [r7, #16]
 800a228:	621a      	str	r2, [r3, #32]
}
 800a22a:	bf00      	nop
 800a22c:	371c      	adds	r7, #28
 800a22e:	46bd      	mov	sp, r7
 800a230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a234:	4770      	bx	lr
 800a236:	bf00      	nop
 800a238:	40010000 	.word	0x40010000
 800a23c:	40010400 	.word	0x40010400

0800a240 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a240:	b480      	push	{r7}
 800a242:	b087      	sub	sp, #28
 800a244:	af00      	add	r7, sp, #0
 800a246:	60f8      	str	r0, [r7, #12]
 800a248:	60b9      	str	r1, [r7, #8]
 800a24a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	6a1b      	ldr	r3, [r3, #32]
 800a250:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	6a1b      	ldr	r3, [r3, #32]
 800a256:	f023 0201 	bic.w	r2, r3, #1
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	699b      	ldr	r3, [r3, #24]
 800a262:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a264:	693b      	ldr	r3, [r7, #16]
 800a266:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a26a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	011b      	lsls	r3, r3, #4
 800a270:	693a      	ldr	r2, [r7, #16]
 800a272:	4313      	orrs	r3, r2
 800a274:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a276:	697b      	ldr	r3, [r7, #20]
 800a278:	f023 030a 	bic.w	r3, r3, #10
 800a27c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a27e:	697a      	ldr	r2, [r7, #20]
 800a280:	68bb      	ldr	r3, [r7, #8]
 800a282:	4313      	orrs	r3, r2
 800a284:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	693a      	ldr	r2, [r7, #16]
 800a28a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	697a      	ldr	r2, [r7, #20]
 800a290:	621a      	str	r2, [r3, #32]
}
 800a292:	bf00      	nop
 800a294:	371c      	adds	r7, #28
 800a296:	46bd      	mov	sp, r7
 800a298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29c:	4770      	bx	lr

0800a29e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a29e:	b480      	push	{r7}
 800a2a0:	b087      	sub	sp, #28
 800a2a2:	af00      	add	r7, sp, #0
 800a2a4:	60f8      	str	r0, [r7, #12]
 800a2a6:	60b9      	str	r1, [r7, #8]
 800a2a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	6a1b      	ldr	r3, [r3, #32]
 800a2ae:	f023 0210 	bic.w	r2, r3, #16
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	699b      	ldr	r3, [r3, #24]
 800a2ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	6a1b      	ldr	r3, [r3, #32]
 800a2c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a2c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	031b      	lsls	r3, r3, #12
 800a2ce:	697a      	ldr	r2, [r7, #20]
 800a2d0:	4313      	orrs	r3, r2
 800a2d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a2d4:	693b      	ldr	r3, [r7, #16]
 800a2d6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a2da:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	011b      	lsls	r3, r3, #4
 800a2e0:	693a      	ldr	r2, [r7, #16]
 800a2e2:	4313      	orrs	r3, r2
 800a2e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	697a      	ldr	r2, [r7, #20]
 800a2ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	693a      	ldr	r2, [r7, #16]
 800a2f0:	621a      	str	r2, [r3, #32]
}
 800a2f2:	bf00      	nop
 800a2f4:	371c      	adds	r7, #28
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fc:	4770      	bx	lr

0800a2fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a2fe:	b480      	push	{r7}
 800a300:	b085      	sub	sp, #20
 800a302:	af00      	add	r7, sp, #0
 800a304:	6078      	str	r0, [r7, #4]
 800a306:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	689b      	ldr	r3, [r3, #8]
 800a30c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a314:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a316:	683a      	ldr	r2, [r7, #0]
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	4313      	orrs	r3, r2
 800a31c:	f043 0307 	orr.w	r3, r3, #7
 800a320:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	68fa      	ldr	r2, [r7, #12]
 800a326:	609a      	str	r2, [r3, #8]
}
 800a328:	bf00      	nop
 800a32a:	3714      	adds	r7, #20
 800a32c:	46bd      	mov	sp, r7
 800a32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a332:	4770      	bx	lr

0800a334 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a334:	b480      	push	{r7}
 800a336:	b087      	sub	sp, #28
 800a338:	af00      	add	r7, sp, #0
 800a33a:	60f8      	str	r0, [r7, #12]
 800a33c:	60b9      	str	r1, [r7, #8]
 800a33e:	607a      	str	r2, [r7, #4]
 800a340:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	689b      	ldr	r3, [r3, #8]
 800a346:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a34e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	021a      	lsls	r2, r3, #8
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	431a      	orrs	r2, r3
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	4313      	orrs	r3, r2
 800a35c:	697a      	ldr	r2, [r7, #20]
 800a35e:	4313      	orrs	r3, r2
 800a360:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	697a      	ldr	r2, [r7, #20]
 800a366:	609a      	str	r2, [r3, #8]
}
 800a368:	bf00      	nop
 800a36a:	371c      	adds	r7, #28
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr

0800a374 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a374:	b480      	push	{r7}
 800a376:	b087      	sub	sp, #28
 800a378:	af00      	add	r7, sp, #0
 800a37a:	60f8      	str	r0, [r7, #12]
 800a37c:	60b9      	str	r1, [r7, #8]
 800a37e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	f003 031f 	and.w	r3, r3, #31
 800a386:	2201      	movs	r2, #1
 800a388:	fa02 f303 	lsl.w	r3, r2, r3
 800a38c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	6a1a      	ldr	r2, [r3, #32]
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	43db      	mvns	r3, r3
 800a396:	401a      	ands	r2, r3
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	6a1a      	ldr	r2, [r3, #32]
 800a3a0:	68bb      	ldr	r3, [r7, #8]
 800a3a2:	f003 031f 	and.w	r3, r3, #31
 800a3a6:	6879      	ldr	r1, [r7, #4]
 800a3a8:	fa01 f303 	lsl.w	r3, r1, r3
 800a3ac:	431a      	orrs	r2, r3
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	621a      	str	r2, [r3, #32]
}
 800a3b2:	bf00      	nop
 800a3b4:	371c      	adds	r7, #28
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr
	...

0800a3c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b085      	sub	sp, #20
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
 800a3c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	d101      	bne.n	800a3d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a3d4:	2302      	movs	r3, #2
 800a3d6:	e05a      	b.n	800a48e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2201      	movs	r2, #1
 800a3dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2202      	movs	r2, #2
 800a3e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	685b      	ldr	r3, [r3, #4]
 800a3ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	689b      	ldr	r3, [r3, #8]
 800a3f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	68fa      	ldr	r2, [r7, #12]
 800a406:	4313      	orrs	r3, r2
 800a408:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	68fa      	ldr	r2, [r7, #12]
 800a410:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a21      	ldr	r2, [pc, #132]	; (800a49c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d022      	beq.n	800a462 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a424:	d01d      	beq.n	800a462 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	4a1d      	ldr	r2, [pc, #116]	; (800a4a0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d018      	beq.n	800a462 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	4a1b      	ldr	r2, [pc, #108]	; (800a4a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d013      	beq.n	800a462 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	4a1a      	ldr	r2, [pc, #104]	; (800a4a8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a440:	4293      	cmp	r3, r2
 800a442:	d00e      	beq.n	800a462 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	4a18      	ldr	r2, [pc, #96]	; (800a4ac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a44a:	4293      	cmp	r3, r2
 800a44c:	d009      	beq.n	800a462 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	4a17      	ldr	r2, [pc, #92]	; (800a4b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a454:	4293      	cmp	r3, r2
 800a456:	d004      	beq.n	800a462 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	4a15      	ldr	r2, [pc, #84]	; (800a4b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d10c      	bne.n	800a47c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a468:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	685b      	ldr	r3, [r3, #4]
 800a46e:	68ba      	ldr	r2, [r7, #8]
 800a470:	4313      	orrs	r3, r2
 800a472:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	68ba      	ldr	r2, [r7, #8]
 800a47a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	2201      	movs	r2, #1
 800a480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2200      	movs	r2, #0
 800a488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a48c:	2300      	movs	r3, #0
}
 800a48e:	4618      	mov	r0, r3
 800a490:	3714      	adds	r7, #20
 800a492:	46bd      	mov	sp, r7
 800a494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a498:	4770      	bx	lr
 800a49a:	bf00      	nop
 800a49c:	40010000 	.word	0x40010000
 800a4a0:	40000400 	.word	0x40000400
 800a4a4:	40000800 	.word	0x40000800
 800a4a8:	40000c00 	.word	0x40000c00
 800a4ac:	40010400 	.word	0x40010400
 800a4b0:	40014000 	.word	0x40014000
 800a4b4:	40001800 	.word	0x40001800

0800a4b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b083      	sub	sp, #12
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a4c0:	bf00      	nop
 800a4c2:	370c      	adds	r7, #12
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ca:	4770      	bx	lr

0800a4cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b083      	sub	sp, #12
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a4d4:	bf00      	nop
 800a4d6:	370c      	adds	r7, #12
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr

0800a4e0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a4e0:	b084      	sub	sp, #16
 800a4e2:	b580      	push	{r7, lr}
 800a4e4:	b084      	sub	sp, #16
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	6078      	str	r0, [r7, #4]
 800a4ea:	f107 001c 	add.w	r0, r7, #28
 800a4ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a4f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	d122      	bne.n	800a53e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4fc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	68db      	ldr	r3, [r3, #12]
 800a508:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a50c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a510:	687a      	ldr	r2, [r7, #4]
 800a512:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	68db      	ldr	r3, [r3, #12]
 800a518:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a520:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a522:	2b01      	cmp	r3, #1
 800a524:	d105      	bne.n	800a532 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	68db      	ldr	r3, [r3, #12]
 800a52a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f001 fac0 	bl	800bab8 <USB_CoreReset>
 800a538:	4603      	mov	r3, r0
 800a53a:	73fb      	strb	r3, [r7, #15]
 800a53c:	e01a      	b.n	800a574 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	68db      	ldr	r3, [r3, #12]
 800a542:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	f001 fab4 	bl	800bab8 <USB_CoreReset>
 800a550:	4603      	mov	r3, r0
 800a552:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a554:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a556:	2b00      	cmp	r3, #0
 800a558:	d106      	bne.n	800a568 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a55e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	639a      	str	r2, [r3, #56]	; 0x38
 800a566:	e005      	b.n	800a574 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a56c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a576:	2b01      	cmp	r3, #1
 800a578:	d10b      	bne.n	800a592 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	689b      	ldr	r3, [r3, #8]
 800a57e:	f043 0206 	orr.w	r2, r3, #6
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	689b      	ldr	r3, [r3, #8]
 800a58a:	f043 0220 	orr.w	r2, r3, #32
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a592:	7bfb      	ldrb	r3, [r7, #15]
}
 800a594:	4618      	mov	r0, r3
 800a596:	3710      	adds	r7, #16
 800a598:	46bd      	mov	sp, r7
 800a59a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a59e:	b004      	add	sp, #16
 800a5a0:	4770      	bx	lr
	...

0800a5a4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a5a4:	b480      	push	{r7}
 800a5a6:	b087      	sub	sp, #28
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	60f8      	str	r0, [r7, #12]
 800a5ac:	60b9      	str	r1, [r7, #8]
 800a5ae:	4613      	mov	r3, r2
 800a5b0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a5b2:	79fb      	ldrb	r3, [r7, #7]
 800a5b4:	2b02      	cmp	r3, #2
 800a5b6:	d165      	bne.n	800a684 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a5b8:	68bb      	ldr	r3, [r7, #8]
 800a5ba:	4a41      	ldr	r2, [pc, #260]	; (800a6c0 <USB_SetTurnaroundTime+0x11c>)
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	d906      	bls.n	800a5ce <USB_SetTurnaroundTime+0x2a>
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	4a40      	ldr	r2, [pc, #256]	; (800a6c4 <USB_SetTurnaroundTime+0x120>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d802      	bhi.n	800a5ce <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a5c8:	230f      	movs	r3, #15
 800a5ca:	617b      	str	r3, [r7, #20]
 800a5cc:	e062      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	4a3c      	ldr	r2, [pc, #240]	; (800a6c4 <USB_SetTurnaroundTime+0x120>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d906      	bls.n	800a5e4 <USB_SetTurnaroundTime+0x40>
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	4a3b      	ldr	r2, [pc, #236]	; (800a6c8 <USB_SetTurnaroundTime+0x124>)
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d802      	bhi.n	800a5e4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a5de:	230e      	movs	r3, #14
 800a5e0:	617b      	str	r3, [r7, #20]
 800a5e2:	e057      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	4a38      	ldr	r2, [pc, #224]	; (800a6c8 <USB_SetTurnaroundTime+0x124>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d906      	bls.n	800a5fa <USB_SetTurnaroundTime+0x56>
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	4a37      	ldr	r2, [pc, #220]	; (800a6cc <USB_SetTurnaroundTime+0x128>)
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	d802      	bhi.n	800a5fa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a5f4:	230d      	movs	r3, #13
 800a5f6:	617b      	str	r3, [r7, #20]
 800a5f8:	e04c      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a5fa:	68bb      	ldr	r3, [r7, #8]
 800a5fc:	4a33      	ldr	r2, [pc, #204]	; (800a6cc <USB_SetTurnaroundTime+0x128>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d906      	bls.n	800a610 <USB_SetTurnaroundTime+0x6c>
 800a602:	68bb      	ldr	r3, [r7, #8]
 800a604:	4a32      	ldr	r2, [pc, #200]	; (800a6d0 <USB_SetTurnaroundTime+0x12c>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d802      	bhi.n	800a610 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a60a:	230c      	movs	r3, #12
 800a60c:	617b      	str	r3, [r7, #20]
 800a60e:	e041      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	4a2f      	ldr	r2, [pc, #188]	; (800a6d0 <USB_SetTurnaroundTime+0x12c>)
 800a614:	4293      	cmp	r3, r2
 800a616:	d906      	bls.n	800a626 <USB_SetTurnaroundTime+0x82>
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	4a2e      	ldr	r2, [pc, #184]	; (800a6d4 <USB_SetTurnaroundTime+0x130>)
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d802      	bhi.n	800a626 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a620:	230b      	movs	r3, #11
 800a622:	617b      	str	r3, [r7, #20]
 800a624:	e036      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	4a2a      	ldr	r2, [pc, #168]	; (800a6d4 <USB_SetTurnaroundTime+0x130>)
 800a62a:	4293      	cmp	r3, r2
 800a62c:	d906      	bls.n	800a63c <USB_SetTurnaroundTime+0x98>
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	4a29      	ldr	r2, [pc, #164]	; (800a6d8 <USB_SetTurnaroundTime+0x134>)
 800a632:	4293      	cmp	r3, r2
 800a634:	d802      	bhi.n	800a63c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a636:	230a      	movs	r3, #10
 800a638:	617b      	str	r3, [r7, #20]
 800a63a:	e02b      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	4a26      	ldr	r2, [pc, #152]	; (800a6d8 <USB_SetTurnaroundTime+0x134>)
 800a640:	4293      	cmp	r3, r2
 800a642:	d906      	bls.n	800a652 <USB_SetTurnaroundTime+0xae>
 800a644:	68bb      	ldr	r3, [r7, #8]
 800a646:	4a25      	ldr	r2, [pc, #148]	; (800a6dc <USB_SetTurnaroundTime+0x138>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d802      	bhi.n	800a652 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a64c:	2309      	movs	r3, #9
 800a64e:	617b      	str	r3, [r7, #20]
 800a650:	e020      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a652:	68bb      	ldr	r3, [r7, #8]
 800a654:	4a21      	ldr	r2, [pc, #132]	; (800a6dc <USB_SetTurnaroundTime+0x138>)
 800a656:	4293      	cmp	r3, r2
 800a658:	d906      	bls.n	800a668 <USB_SetTurnaroundTime+0xc4>
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	4a20      	ldr	r2, [pc, #128]	; (800a6e0 <USB_SetTurnaroundTime+0x13c>)
 800a65e:	4293      	cmp	r3, r2
 800a660:	d802      	bhi.n	800a668 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a662:	2308      	movs	r3, #8
 800a664:	617b      	str	r3, [r7, #20]
 800a666:	e015      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	4a1d      	ldr	r2, [pc, #116]	; (800a6e0 <USB_SetTurnaroundTime+0x13c>)
 800a66c:	4293      	cmp	r3, r2
 800a66e:	d906      	bls.n	800a67e <USB_SetTurnaroundTime+0xda>
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	4a1c      	ldr	r2, [pc, #112]	; (800a6e4 <USB_SetTurnaroundTime+0x140>)
 800a674:	4293      	cmp	r3, r2
 800a676:	d802      	bhi.n	800a67e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a678:	2307      	movs	r3, #7
 800a67a:	617b      	str	r3, [r7, #20]
 800a67c:	e00a      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a67e:	2306      	movs	r3, #6
 800a680:	617b      	str	r3, [r7, #20]
 800a682:	e007      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a684:	79fb      	ldrb	r3, [r7, #7]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d102      	bne.n	800a690 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a68a:	2309      	movs	r3, #9
 800a68c:	617b      	str	r3, [r7, #20]
 800a68e:	e001      	b.n	800a694 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a690:	2309      	movs	r3, #9
 800a692:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	68db      	ldr	r3, [r3, #12]
 800a698:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	68da      	ldr	r2, [r3, #12]
 800a6a4:	697b      	ldr	r3, [r7, #20]
 800a6a6:	029b      	lsls	r3, r3, #10
 800a6a8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800a6ac:	431a      	orrs	r2, r3
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a6b2:	2300      	movs	r3, #0
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	371c      	adds	r7, #28
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	4770      	bx	lr
 800a6c0:	00d8acbf 	.word	0x00d8acbf
 800a6c4:	00e4e1bf 	.word	0x00e4e1bf
 800a6c8:	00f423ff 	.word	0x00f423ff
 800a6cc:	0106737f 	.word	0x0106737f
 800a6d0:	011a499f 	.word	0x011a499f
 800a6d4:	01312cff 	.word	0x01312cff
 800a6d8:	014ca43f 	.word	0x014ca43f
 800a6dc:	016e35ff 	.word	0x016e35ff
 800a6e0:	01a6ab1f 	.word	0x01a6ab1f
 800a6e4:	01e847ff 	.word	0x01e847ff

0800a6e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	b083      	sub	sp, #12
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	689b      	ldr	r3, [r3, #8]
 800a6f4:	f043 0201 	orr.w	r2, r3, #1
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a6fc:	2300      	movs	r3, #0
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	370c      	adds	r7, #12
 800a702:	46bd      	mov	sp, r7
 800a704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a708:	4770      	bx	lr

0800a70a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a70a:	b480      	push	{r7}
 800a70c:	b083      	sub	sp, #12
 800a70e:	af00      	add	r7, sp, #0
 800a710:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	689b      	ldr	r3, [r3, #8]
 800a716:	f023 0201 	bic.w	r2, r3, #1
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a71e:	2300      	movs	r3, #0
}
 800a720:	4618      	mov	r0, r3
 800a722:	370c      	adds	r7, #12
 800a724:	46bd      	mov	sp, r7
 800a726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72a:	4770      	bx	lr

0800a72c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b082      	sub	sp, #8
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
 800a734:	460b      	mov	r3, r1
 800a736:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	68db      	ldr	r3, [r3, #12]
 800a73c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a744:	78fb      	ldrb	r3, [r7, #3]
 800a746:	2b01      	cmp	r3, #1
 800a748:	d106      	bne.n	800a758 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	68db      	ldr	r3, [r3, #12]
 800a74e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	60da      	str	r2, [r3, #12]
 800a756:	e00b      	b.n	800a770 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a758:	78fb      	ldrb	r3, [r7, #3]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d106      	bne.n	800a76c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	68db      	ldr	r3, [r3, #12]
 800a762:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	60da      	str	r2, [r3, #12]
 800a76a:	e001      	b.n	800a770 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a76c:	2301      	movs	r3, #1
 800a76e:	e003      	b.n	800a778 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a770:	2032      	movs	r0, #50	; 0x32
 800a772:	f7fa f979 	bl	8004a68 <HAL_Delay>

  return HAL_OK;
 800a776:	2300      	movs	r3, #0
}
 800a778:	4618      	mov	r0, r3
 800a77a:	3708      	adds	r7, #8
 800a77c:	46bd      	mov	sp, r7
 800a77e:	bd80      	pop	{r7, pc}

0800a780 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a780:	b084      	sub	sp, #16
 800a782:	b580      	push	{r7, lr}
 800a784:	b086      	sub	sp, #24
 800a786:	af00      	add	r7, sp, #0
 800a788:	6078      	str	r0, [r7, #4]
 800a78a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a78e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a792:	2300      	movs	r3, #0
 800a794:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a79a:	2300      	movs	r3, #0
 800a79c:	613b      	str	r3, [r7, #16]
 800a79e:	e009      	b.n	800a7b4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a7a0:	687a      	ldr	r2, [r7, #4]
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	3340      	adds	r3, #64	; 0x40
 800a7a6:	009b      	lsls	r3, r3, #2
 800a7a8:	4413      	add	r3, r2
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a7ae:	693b      	ldr	r3, [r7, #16]
 800a7b0:	3301      	adds	r3, #1
 800a7b2:	613b      	str	r3, [r7, #16]
 800a7b4:	693b      	ldr	r3, [r7, #16]
 800a7b6:	2b0e      	cmp	r3, #14
 800a7b8:	d9f2      	bls.n	800a7a0 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a7ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d11c      	bne.n	800a7fa <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7c6:	685b      	ldr	r3, [r3, #4]
 800a7c8:	68fa      	ldr	r2, [r7, #12]
 800a7ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a7ce:	f043 0302 	orr.w	r3, r3, #2
 800a7d2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7d8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	601a      	str	r2, [r3, #0]
 800a7f8:	e005      	b.n	800a806 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7fe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a80c:	461a      	mov	r2, r3
 800a80e:	2300      	movs	r3, #0
 800a810:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a818:	4619      	mov	r1, r3
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a820:	461a      	mov	r2, r3
 800a822:	680b      	ldr	r3, [r1, #0]
 800a824:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a828:	2b01      	cmp	r3, #1
 800a82a:	d10c      	bne.n	800a846 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a82c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d104      	bne.n	800a83c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a832:	2100      	movs	r1, #0
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f000 f949 	bl	800aacc <USB_SetDevSpeed>
 800a83a:	e008      	b.n	800a84e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a83c:	2101      	movs	r1, #1
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f000 f944 	bl	800aacc <USB_SetDevSpeed>
 800a844:	e003      	b.n	800a84e <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a846:	2103      	movs	r1, #3
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f000 f93f 	bl	800aacc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a84e:	2110      	movs	r1, #16
 800a850:	6878      	ldr	r0, [r7, #4]
 800a852:	f000 f8f3 	bl	800aa3c <USB_FlushTxFifo>
 800a856:	4603      	mov	r3, r0
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d001      	beq.n	800a860 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800a85c:	2301      	movs	r3, #1
 800a85e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f000 f911 	bl	800aa88 <USB_FlushRxFifo>
 800a866:	4603      	mov	r3, r0
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d001      	beq.n	800a870 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800a86c:	2301      	movs	r3, #1
 800a86e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a876:	461a      	mov	r2, r3
 800a878:	2300      	movs	r3, #0
 800a87a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a882:	461a      	mov	r2, r3
 800a884:	2300      	movs	r3, #0
 800a886:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a88e:	461a      	mov	r2, r3
 800a890:	2300      	movs	r3, #0
 800a892:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a894:	2300      	movs	r3, #0
 800a896:	613b      	str	r3, [r7, #16]
 800a898:	e043      	b.n	800a922 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a89a:	693b      	ldr	r3, [r7, #16]
 800a89c:	015a      	lsls	r2, r3, #5
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	4413      	add	r3, r2
 800a8a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a8ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a8b0:	d118      	bne.n	800a8e4 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d10a      	bne.n	800a8ce <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a8b8:	693b      	ldr	r3, [r7, #16]
 800a8ba:	015a      	lsls	r2, r3, #5
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	4413      	add	r3, r2
 800a8c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8c4:	461a      	mov	r2, r3
 800a8c6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a8ca:	6013      	str	r3, [r2, #0]
 800a8cc:	e013      	b.n	800a8f6 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a8ce:	693b      	ldr	r3, [r7, #16]
 800a8d0:	015a      	lsls	r2, r3, #5
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	4413      	add	r3, r2
 800a8d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8da:	461a      	mov	r2, r3
 800a8dc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a8e0:	6013      	str	r3, [r2, #0]
 800a8e2:	e008      	b.n	800a8f6 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a8e4:	693b      	ldr	r3, [r7, #16]
 800a8e6:	015a      	lsls	r2, r3, #5
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	4413      	add	r3, r2
 800a8ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8f0:	461a      	mov	r2, r3
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	015a      	lsls	r2, r3, #5
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	4413      	add	r3, r2
 800a8fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a902:	461a      	mov	r2, r3
 800a904:	2300      	movs	r3, #0
 800a906:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	015a      	lsls	r2, r3, #5
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	4413      	add	r3, r2
 800a910:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a914:	461a      	mov	r2, r3
 800a916:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a91a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	3301      	adds	r3, #1
 800a920:	613b      	str	r3, [r7, #16]
 800a922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a924:	693a      	ldr	r2, [r7, #16]
 800a926:	429a      	cmp	r2, r3
 800a928:	d3b7      	bcc.n	800a89a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a92a:	2300      	movs	r3, #0
 800a92c:	613b      	str	r3, [r7, #16]
 800a92e:	e043      	b.n	800a9b8 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a930:	693b      	ldr	r3, [r7, #16]
 800a932:	015a      	lsls	r2, r3, #5
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	4413      	add	r3, r2
 800a938:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a942:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a946:	d118      	bne.n	800a97a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800a948:	693b      	ldr	r3, [r7, #16]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d10a      	bne.n	800a964 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a94e:	693b      	ldr	r3, [r7, #16]
 800a950:	015a      	lsls	r2, r3, #5
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	4413      	add	r3, r2
 800a956:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a95a:	461a      	mov	r2, r3
 800a95c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a960:	6013      	str	r3, [r2, #0]
 800a962:	e013      	b.n	800a98c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a964:	693b      	ldr	r3, [r7, #16]
 800a966:	015a      	lsls	r2, r3, #5
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	4413      	add	r3, r2
 800a96c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a970:	461a      	mov	r2, r3
 800a972:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a976:	6013      	str	r3, [r2, #0]
 800a978:	e008      	b.n	800a98c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a97a:	693b      	ldr	r3, [r7, #16]
 800a97c:	015a      	lsls	r2, r3, #5
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	4413      	add	r3, r2
 800a982:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a986:	461a      	mov	r2, r3
 800a988:	2300      	movs	r3, #0
 800a98a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	015a      	lsls	r2, r3, #5
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	4413      	add	r3, r2
 800a994:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a998:	461a      	mov	r2, r3
 800a99a:	2300      	movs	r3, #0
 800a99c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a99e:	693b      	ldr	r3, [r7, #16]
 800a9a0:	015a      	lsls	r2, r3, #5
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	4413      	add	r3, r2
 800a9a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9aa:	461a      	mov	r2, r3
 800a9ac:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a9b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a9b2:	693b      	ldr	r3, [r7, #16]
 800a9b4:	3301      	adds	r3, #1
 800a9b6:	613b      	str	r3, [r7, #16]
 800a9b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ba:	693a      	ldr	r2, [r7, #16]
 800a9bc:	429a      	cmp	r2, r3
 800a9be:	d3b7      	bcc.n	800a930 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9c6:	691b      	ldr	r3, [r3, #16]
 800a9c8:	68fa      	ldr	r2, [r7, #12]
 800a9ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a9ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a9d2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a9e0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a9e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d105      	bne.n	800a9f4 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	699b      	ldr	r3, [r3, #24]
 800a9ec:	f043 0210 	orr.w	r2, r3, #16
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	699a      	ldr	r2, [r3, #24]
 800a9f8:	4b0f      	ldr	r3, [pc, #60]	; (800aa38 <USB_DevInit+0x2b8>)
 800a9fa:	4313      	orrs	r3, r2
 800a9fc:	687a      	ldr	r2, [r7, #4]
 800a9fe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800aa00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d005      	beq.n	800aa12 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	699b      	ldr	r3, [r3, #24]
 800aa0a:	f043 0208 	orr.w	r2, r3, #8
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800aa12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	d107      	bne.n	800aa28 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	699b      	ldr	r3, [r3, #24]
 800aa1c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aa20:	f043 0304 	orr.w	r3, r3, #4
 800aa24:	687a      	ldr	r2, [r7, #4]
 800aa26:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800aa28:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	3718      	adds	r7, #24
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aa34:	b004      	add	sp, #16
 800aa36:	4770      	bx	lr
 800aa38:	803c3800 	.word	0x803c3800

0800aa3c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b085      	sub	sp, #20
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
 800aa44:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800aa46:	2300      	movs	r3, #0
 800aa48:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	019b      	lsls	r3, r3, #6
 800aa4e:	f043 0220 	orr.w	r2, r3, #32
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	3301      	adds	r3, #1
 800aa5a:	60fb      	str	r3, [r7, #12]
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	4a09      	ldr	r2, [pc, #36]	; (800aa84 <USB_FlushTxFifo+0x48>)
 800aa60:	4293      	cmp	r3, r2
 800aa62:	d901      	bls.n	800aa68 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800aa64:	2303      	movs	r3, #3
 800aa66:	e006      	b.n	800aa76 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	691b      	ldr	r3, [r3, #16]
 800aa6c:	f003 0320 	and.w	r3, r3, #32
 800aa70:	2b20      	cmp	r3, #32
 800aa72:	d0f0      	beq.n	800aa56 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800aa74:	2300      	movs	r3, #0
}
 800aa76:	4618      	mov	r0, r3
 800aa78:	3714      	adds	r7, #20
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa80:	4770      	bx	lr
 800aa82:	bf00      	nop
 800aa84:	00030d40 	.word	0x00030d40

0800aa88 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800aa88:	b480      	push	{r7}
 800aa8a:	b085      	sub	sp, #20
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800aa90:	2300      	movs	r3, #0
 800aa92:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2210      	movs	r2, #16
 800aa98:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	3301      	adds	r3, #1
 800aa9e:	60fb      	str	r3, [r7, #12]
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	4a09      	ldr	r2, [pc, #36]	; (800aac8 <USB_FlushRxFifo+0x40>)
 800aaa4:	4293      	cmp	r3, r2
 800aaa6:	d901      	bls.n	800aaac <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800aaa8:	2303      	movs	r3, #3
 800aaaa:	e006      	b.n	800aaba <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	691b      	ldr	r3, [r3, #16]
 800aab0:	f003 0310 	and.w	r3, r3, #16
 800aab4:	2b10      	cmp	r3, #16
 800aab6:	d0f0      	beq.n	800aa9a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800aab8:	2300      	movs	r3, #0
}
 800aaba:	4618      	mov	r0, r3
 800aabc:	3714      	adds	r7, #20
 800aabe:	46bd      	mov	sp, r7
 800aac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac4:	4770      	bx	lr
 800aac6:	bf00      	nop
 800aac8:	00030d40 	.word	0x00030d40

0800aacc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800aacc:	b480      	push	{r7}
 800aace:	b085      	sub	sp, #20
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
 800aad4:	460b      	mov	r3, r1
 800aad6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aae2:	681a      	ldr	r2, [r3, #0]
 800aae4:	78fb      	ldrb	r3, [r7, #3]
 800aae6:	68f9      	ldr	r1, [r7, #12]
 800aae8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aaec:	4313      	orrs	r3, r2
 800aaee:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800aaf0:	2300      	movs	r3, #0
}
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	3714      	adds	r7, #20
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafc:	4770      	bx	lr

0800aafe <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800aafe:	b480      	push	{r7}
 800ab00:	b087      	sub	sp, #28
 800ab02:	af00      	add	r7, sp, #0
 800ab04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ab0a:	693b      	ldr	r3, [r7, #16]
 800ab0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab10:	689b      	ldr	r3, [r3, #8]
 800ab12:	f003 0306 	and.w	r3, r3, #6
 800ab16:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d102      	bne.n	800ab24 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	75fb      	strb	r3, [r7, #23]
 800ab22:	e00a      	b.n	800ab3a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	2b02      	cmp	r3, #2
 800ab28:	d002      	beq.n	800ab30 <USB_GetDevSpeed+0x32>
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	2b06      	cmp	r3, #6
 800ab2e:	d102      	bne.n	800ab36 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ab30:	2302      	movs	r3, #2
 800ab32:	75fb      	strb	r3, [r7, #23]
 800ab34:	e001      	b.n	800ab3a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800ab36:	230f      	movs	r3, #15
 800ab38:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ab3a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	371c      	adds	r7, #28
 800ab40:	46bd      	mov	sp, r7
 800ab42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab46:	4770      	bx	lr

0800ab48 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ab48:	b480      	push	{r7}
 800ab4a:	b085      	sub	sp, #20
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
 800ab50:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	781b      	ldrb	r3, [r3, #0]
 800ab5a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	785b      	ldrb	r3, [r3, #1]
 800ab60:	2b01      	cmp	r3, #1
 800ab62:	d13a      	bne.n	800abda <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab6a:	69da      	ldr	r2, [r3, #28]
 800ab6c:	683b      	ldr	r3, [r7, #0]
 800ab6e:	781b      	ldrb	r3, [r3, #0]
 800ab70:	f003 030f 	and.w	r3, r3, #15
 800ab74:	2101      	movs	r1, #1
 800ab76:	fa01 f303 	lsl.w	r3, r1, r3
 800ab7a:	b29b      	uxth	r3, r3
 800ab7c:	68f9      	ldr	r1, [r7, #12]
 800ab7e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ab82:	4313      	orrs	r3, r2
 800ab84:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	015a      	lsls	r2, r3, #5
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	4413      	add	r3, r2
 800ab8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d155      	bne.n	800ac48 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	015a      	lsls	r2, r3, #5
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	4413      	add	r3, r2
 800aba4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aba8:	681a      	ldr	r2, [r3, #0]
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	689b      	ldr	r3, [r3, #8]
 800abae:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	78db      	ldrb	r3, [r3, #3]
 800abb6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800abb8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	059b      	lsls	r3, r3, #22
 800abbe:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800abc0:	4313      	orrs	r3, r2
 800abc2:	68ba      	ldr	r2, [r7, #8]
 800abc4:	0151      	lsls	r1, r2, #5
 800abc6:	68fa      	ldr	r2, [r7, #12]
 800abc8:	440a      	add	r2, r1
 800abca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800abce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800abd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800abd6:	6013      	str	r3, [r2, #0]
 800abd8:	e036      	b.n	800ac48 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800abe0:	69da      	ldr	r2, [r3, #28]
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	781b      	ldrb	r3, [r3, #0]
 800abe6:	f003 030f 	and.w	r3, r3, #15
 800abea:	2101      	movs	r1, #1
 800abec:	fa01 f303 	lsl.w	r3, r1, r3
 800abf0:	041b      	lsls	r3, r3, #16
 800abf2:	68f9      	ldr	r1, [r7, #12]
 800abf4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800abf8:	4313      	orrs	r3, r2
 800abfa:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	015a      	lsls	r2, r3, #5
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	4413      	add	r3, r2
 800ac04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d11a      	bne.n	800ac48 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	015a      	lsls	r2, r3, #5
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	4413      	add	r3, r2
 800ac1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac1e:	681a      	ldr	r2, [r3, #0]
 800ac20:	683b      	ldr	r3, [r7, #0]
 800ac22:	689b      	ldr	r3, [r3, #8]
 800ac24:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	78db      	ldrb	r3, [r3, #3]
 800ac2c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ac2e:	430b      	orrs	r3, r1
 800ac30:	4313      	orrs	r3, r2
 800ac32:	68ba      	ldr	r2, [r7, #8]
 800ac34:	0151      	lsls	r1, r2, #5
 800ac36:	68fa      	ldr	r2, [r7, #12]
 800ac38:	440a      	add	r2, r1
 800ac3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ac42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ac46:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800ac48:	2300      	movs	r3, #0
}
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	3714      	adds	r7, #20
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac54:	4770      	bx	lr
	...

0800ac58 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b085      	sub	sp, #20
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
 800ac60:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ac66:	683b      	ldr	r3, [r7, #0]
 800ac68:	781b      	ldrb	r3, [r3, #0]
 800ac6a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	785b      	ldrb	r3, [r3, #1]
 800ac70:	2b01      	cmp	r3, #1
 800ac72:	d161      	bne.n	800ad38 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ac74:	68bb      	ldr	r3, [r7, #8]
 800ac76:	015a      	lsls	r2, r3, #5
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	4413      	add	r3, r2
 800ac7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ac86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ac8a:	d11f      	bne.n	800accc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	015a      	lsls	r2, r3, #5
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	4413      	add	r3, r2
 800ac94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	68ba      	ldr	r2, [r7, #8]
 800ac9c:	0151      	lsls	r1, r2, #5
 800ac9e:	68fa      	ldr	r2, [r7, #12]
 800aca0:	440a      	add	r2, r1
 800aca2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aca6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800acaa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	015a      	lsls	r2, r3, #5
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	4413      	add	r3, r2
 800acb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	68ba      	ldr	r2, [r7, #8]
 800acbc:	0151      	lsls	r1, r2, #5
 800acbe:	68fa      	ldr	r2, [r7, #12]
 800acc0:	440a      	add	r2, r1
 800acc2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800acc6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800acca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	f003 030f 	and.w	r3, r3, #15
 800acdc:	2101      	movs	r1, #1
 800acde:	fa01 f303 	lsl.w	r3, r1, r3
 800ace2:	b29b      	uxth	r3, r3
 800ace4:	43db      	mvns	r3, r3
 800ace6:	68f9      	ldr	r1, [r7, #12]
 800ace8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800acec:	4013      	ands	r3, r2
 800acee:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acf6:	69da      	ldr	r2, [r3, #28]
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	781b      	ldrb	r3, [r3, #0]
 800acfc:	f003 030f 	and.w	r3, r3, #15
 800ad00:	2101      	movs	r1, #1
 800ad02:	fa01 f303 	lsl.w	r3, r1, r3
 800ad06:	b29b      	uxth	r3, r3
 800ad08:	43db      	mvns	r3, r3
 800ad0a:	68f9      	ldr	r1, [r7, #12]
 800ad0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ad10:	4013      	ands	r3, r2
 800ad12:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ad14:	68bb      	ldr	r3, [r7, #8]
 800ad16:	015a      	lsls	r2, r3, #5
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	4413      	add	r3, r2
 800ad1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad20:	681a      	ldr	r2, [r3, #0]
 800ad22:	68bb      	ldr	r3, [r7, #8]
 800ad24:	0159      	lsls	r1, r3, #5
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	440b      	add	r3, r1
 800ad2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad2e:	4619      	mov	r1, r3
 800ad30:	4b35      	ldr	r3, [pc, #212]	; (800ae08 <USB_DeactivateEndpoint+0x1b0>)
 800ad32:	4013      	ands	r3, r2
 800ad34:	600b      	str	r3, [r1, #0]
 800ad36:	e060      	b.n	800adfa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	015a      	lsls	r2, r3, #5
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	4413      	add	r3, r2
 800ad40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ad4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ad4e:	d11f      	bne.n	800ad90 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	015a      	lsls	r2, r3, #5
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	4413      	add	r3, r2
 800ad58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	68ba      	ldr	r2, [r7, #8]
 800ad60:	0151      	lsls	r1, r2, #5
 800ad62:	68fa      	ldr	r2, [r7, #12]
 800ad64:	440a      	add	r2, r1
 800ad66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad6a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ad6e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	015a      	lsls	r2, r3, #5
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	4413      	add	r3, r2
 800ad78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	68ba      	ldr	r2, [r7, #8]
 800ad80:	0151      	lsls	r1, r2, #5
 800ad82:	68fa      	ldr	r2, [r7, #12]
 800ad84:	440a      	add	r2, r1
 800ad86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad8a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ad8e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	781b      	ldrb	r3, [r3, #0]
 800ad9c:	f003 030f 	and.w	r3, r3, #15
 800ada0:	2101      	movs	r1, #1
 800ada2:	fa01 f303 	lsl.w	r3, r1, r3
 800ada6:	041b      	lsls	r3, r3, #16
 800ada8:	43db      	mvns	r3, r3
 800adaa:	68f9      	ldr	r1, [r7, #12]
 800adac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800adb0:	4013      	ands	r3, r2
 800adb2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adba:	69da      	ldr	r2, [r3, #28]
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	781b      	ldrb	r3, [r3, #0]
 800adc0:	f003 030f 	and.w	r3, r3, #15
 800adc4:	2101      	movs	r1, #1
 800adc6:	fa01 f303 	lsl.w	r3, r1, r3
 800adca:	041b      	lsls	r3, r3, #16
 800adcc:	43db      	mvns	r3, r3
 800adce:	68f9      	ldr	r1, [r7, #12]
 800add0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800add4:	4013      	ands	r3, r2
 800add6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	015a      	lsls	r2, r3, #5
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	4413      	add	r3, r2
 800ade0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ade4:	681a      	ldr	r2, [r3, #0]
 800ade6:	68bb      	ldr	r3, [r7, #8]
 800ade8:	0159      	lsls	r1, r3, #5
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	440b      	add	r3, r1
 800adee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800adf2:	4619      	mov	r1, r3
 800adf4:	4b05      	ldr	r3, [pc, #20]	; (800ae0c <USB_DeactivateEndpoint+0x1b4>)
 800adf6:	4013      	ands	r3, r2
 800adf8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800adfa:	2300      	movs	r3, #0
}
 800adfc:	4618      	mov	r0, r3
 800adfe:	3714      	adds	r7, #20
 800ae00:	46bd      	mov	sp, r7
 800ae02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae06:	4770      	bx	lr
 800ae08:	ec337800 	.word	0xec337800
 800ae0c:	eff37800 	.word	0xeff37800

0800ae10 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b08a      	sub	sp, #40	; 0x28
 800ae14:	af02      	add	r7, sp, #8
 800ae16:	60f8      	str	r0, [r7, #12]
 800ae18:	60b9      	str	r1, [r7, #8]
 800ae1a:	4613      	mov	r3, r2
 800ae1c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	785b      	ldrb	r3, [r3, #1]
 800ae2c:	2b01      	cmp	r3, #1
 800ae2e:	f040 815c 	bne.w	800b0ea <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	695b      	ldr	r3, [r3, #20]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d132      	bne.n	800aea0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ae3a:	69bb      	ldr	r3, [r7, #24]
 800ae3c:	015a      	lsls	r2, r3, #5
 800ae3e:	69fb      	ldr	r3, [r7, #28]
 800ae40:	4413      	add	r3, r2
 800ae42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae46:	691b      	ldr	r3, [r3, #16]
 800ae48:	69ba      	ldr	r2, [r7, #24]
 800ae4a:	0151      	lsls	r1, r2, #5
 800ae4c:	69fa      	ldr	r2, [r7, #28]
 800ae4e:	440a      	add	r2, r1
 800ae50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae54:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ae58:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ae5c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ae5e:	69bb      	ldr	r3, [r7, #24]
 800ae60:	015a      	lsls	r2, r3, #5
 800ae62:	69fb      	ldr	r3, [r7, #28]
 800ae64:	4413      	add	r3, r2
 800ae66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae6a:	691b      	ldr	r3, [r3, #16]
 800ae6c:	69ba      	ldr	r2, [r7, #24]
 800ae6e:	0151      	lsls	r1, r2, #5
 800ae70:	69fa      	ldr	r2, [r7, #28]
 800ae72:	440a      	add	r2, r1
 800ae74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae78:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ae7c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ae7e:	69bb      	ldr	r3, [r7, #24]
 800ae80:	015a      	lsls	r2, r3, #5
 800ae82:	69fb      	ldr	r3, [r7, #28]
 800ae84:	4413      	add	r3, r2
 800ae86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae8a:	691b      	ldr	r3, [r3, #16]
 800ae8c:	69ba      	ldr	r2, [r7, #24]
 800ae8e:	0151      	lsls	r1, r2, #5
 800ae90:	69fa      	ldr	r2, [r7, #28]
 800ae92:	440a      	add	r2, r1
 800ae94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae98:	0cdb      	lsrs	r3, r3, #19
 800ae9a:	04db      	lsls	r3, r3, #19
 800ae9c:	6113      	str	r3, [r2, #16]
 800ae9e:	e074      	b.n	800af8a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800aea0:	69bb      	ldr	r3, [r7, #24]
 800aea2:	015a      	lsls	r2, r3, #5
 800aea4:	69fb      	ldr	r3, [r7, #28]
 800aea6:	4413      	add	r3, r2
 800aea8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aeac:	691b      	ldr	r3, [r3, #16]
 800aeae:	69ba      	ldr	r2, [r7, #24]
 800aeb0:	0151      	lsls	r1, r2, #5
 800aeb2:	69fa      	ldr	r2, [r7, #28]
 800aeb4:	440a      	add	r2, r1
 800aeb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aeba:	0cdb      	lsrs	r3, r3, #19
 800aebc:	04db      	lsls	r3, r3, #19
 800aebe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800aec0:	69bb      	ldr	r3, [r7, #24]
 800aec2:	015a      	lsls	r2, r3, #5
 800aec4:	69fb      	ldr	r3, [r7, #28]
 800aec6:	4413      	add	r3, r2
 800aec8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aecc:	691b      	ldr	r3, [r3, #16]
 800aece:	69ba      	ldr	r2, [r7, #24]
 800aed0:	0151      	lsls	r1, r2, #5
 800aed2:	69fa      	ldr	r2, [r7, #28]
 800aed4:	440a      	add	r2, r1
 800aed6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aeda:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800aede:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800aee2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800aee4:	69bb      	ldr	r3, [r7, #24]
 800aee6:	015a      	lsls	r2, r3, #5
 800aee8:	69fb      	ldr	r3, [r7, #28]
 800aeea:	4413      	add	r3, r2
 800aeec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aef0:	691a      	ldr	r2, [r3, #16]
 800aef2:	68bb      	ldr	r3, [r7, #8]
 800aef4:	6959      	ldr	r1, [r3, #20]
 800aef6:	68bb      	ldr	r3, [r7, #8]
 800aef8:	689b      	ldr	r3, [r3, #8]
 800aefa:	440b      	add	r3, r1
 800aefc:	1e59      	subs	r1, r3, #1
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	689b      	ldr	r3, [r3, #8]
 800af02:	fbb1 f3f3 	udiv	r3, r1, r3
 800af06:	04d9      	lsls	r1, r3, #19
 800af08:	4b9d      	ldr	r3, [pc, #628]	; (800b180 <USB_EPStartXfer+0x370>)
 800af0a:	400b      	ands	r3, r1
 800af0c:	69b9      	ldr	r1, [r7, #24]
 800af0e:	0148      	lsls	r0, r1, #5
 800af10:	69f9      	ldr	r1, [r7, #28]
 800af12:	4401      	add	r1, r0
 800af14:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800af18:	4313      	orrs	r3, r2
 800af1a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800af1c:	69bb      	ldr	r3, [r7, #24]
 800af1e:	015a      	lsls	r2, r3, #5
 800af20:	69fb      	ldr	r3, [r7, #28]
 800af22:	4413      	add	r3, r2
 800af24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af28:	691a      	ldr	r2, [r3, #16]
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	695b      	ldr	r3, [r3, #20]
 800af2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af32:	69b9      	ldr	r1, [r7, #24]
 800af34:	0148      	lsls	r0, r1, #5
 800af36:	69f9      	ldr	r1, [r7, #28]
 800af38:	4401      	add	r1, r0
 800af3a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800af3e:	4313      	orrs	r3, r2
 800af40:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	78db      	ldrb	r3, [r3, #3]
 800af46:	2b01      	cmp	r3, #1
 800af48:	d11f      	bne.n	800af8a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800af4a:	69bb      	ldr	r3, [r7, #24]
 800af4c:	015a      	lsls	r2, r3, #5
 800af4e:	69fb      	ldr	r3, [r7, #28]
 800af50:	4413      	add	r3, r2
 800af52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af56:	691b      	ldr	r3, [r3, #16]
 800af58:	69ba      	ldr	r2, [r7, #24]
 800af5a:	0151      	lsls	r1, r2, #5
 800af5c:	69fa      	ldr	r2, [r7, #28]
 800af5e:	440a      	add	r2, r1
 800af60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af64:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800af68:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800af6a:	69bb      	ldr	r3, [r7, #24]
 800af6c:	015a      	lsls	r2, r3, #5
 800af6e:	69fb      	ldr	r3, [r7, #28]
 800af70:	4413      	add	r3, r2
 800af72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af76:	691b      	ldr	r3, [r3, #16]
 800af78:	69ba      	ldr	r2, [r7, #24]
 800af7a:	0151      	lsls	r1, r2, #5
 800af7c:	69fa      	ldr	r2, [r7, #28]
 800af7e:	440a      	add	r2, r1
 800af80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af84:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800af88:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800af8a:	79fb      	ldrb	r3, [r7, #7]
 800af8c:	2b01      	cmp	r3, #1
 800af8e:	d14b      	bne.n	800b028 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800af90:	68bb      	ldr	r3, [r7, #8]
 800af92:	691b      	ldr	r3, [r3, #16]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d009      	beq.n	800afac <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800af98:	69bb      	ldr	r3, [r7, #24]
 800af9a:	015a      	lsls	r2, r3, #5
 800af9c:	69fb      	ldr	r3, [r7, #28]
 800af9e:	4413      	add	r3, r2
 800afa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800afa4:	461a      	mov	r2, r3
 800afa6:	68bb      	ldr	r3, [r7, #8]
 800afa8:	691b      	ldr	r3, [r3, #16]
 800afaa:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800afac:	68bb      	ldr	r3, [r7, #8]
 800afae:	78db      	ldrb	r3, [r3, #3]
 800afb0:	2b01      	cmp	r3, #1
 800afb2:	d128      	bne.n	800b006 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800afb4:	69fb      	ldr	r3, [r7, #28]
 800afb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800afba:	689b      	ldr	r3, [r3, #8]
 800afbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d110      	bne.n	800afe6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800afc4:	69bb      	ldr	r3, [r7, #24]
 800afc6:	015a      	lsls	r2, r3, #5
 800afc8:	69fb      	ldr	r3, [r7, #28]
 800afca:	4413      	add	r3, r2
 800afcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	69ba      	ldr	r2, [r7, #24]
 800afd4:	0151      	lsls	r1, r2, #5
 800afd6:	69fa      	ldr	r2, [r7, #28]
 800afd8:	440a      	add	r2, r1
 800afda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800afde:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800afe2:	6013      	str	r3, [r2, #0]
 800afe4:	e00f      	b.n	800b006 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800afe6:	69bb      	ldr	r3, [r7, #24]
 800afe8:	015a      	lsls	r2, r3, #5
 800afea:	69fb      	ldr	r3, [r7, #28]
 800afec:	4413      	add	r3, r2
 800afee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	69ba      	ldr	r2, [r7, #24]
 800aff6:	0151      	lsls	r1, r2, #5
 800aff8:	69fa      	ldr	r2, [r7, #28]
 800affa:	440a      	add	r2, r1
 800affc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b000:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b004:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b006:	69bb      	ldr	r3, [r7, #24]
 800b008:	015a      	lsls	r2, r3, #5
 800b00a:	69fb      	ldr	r3, [r7, #28]
 800b00c:	4413      	add	r3, r2
 800b00e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	69ba      	ldr	r2, [r7, #24]
 800b016:	0151      	lsls	r1, r2, #5
 800b018:	69fa      	ldr	r2, [r7, #28]
 800b01a:	440a      	add	r2, r1
 800b01c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b020:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b024:	6013      	str	r3, [r2, #0]
 800b026:	e12f      	b.n	800b288 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b028:	69bb      	ldr	r3, [r7, #24]
 800b02a:	015a      	lsls	r2, r3, #5
 800b02c:	69fb      	ldr	r3, [r7, #28]
 800b02e:	4413      	add	r3, r2
 800b030:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	69ba      	ldr	r2, [r7, #24]
 800b038:	0151      	lsls	r1, r2, #5
 800b03a:	69fa      	ldr	r2, [r7, #28]
 800b03c:	440a      	add	r2, r1
 800b03e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b042:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b046:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b048:	68bb      	ldr	r3, [r7, #8]
 800b04a:	78db      	ldrb	r3, [r3, #3]
 800b04c:	2b01      	cmp	r3, #1
 800b04e:	d015      	beq.n	800b07c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b050:	68bb      	ldr	r3, [r7, #8]
 800b052:	695b      	ldr	r3, [r3, #20]
 800b054:	2b00      	cmp	r3, #0
 800b056:	f000 8117 	beq.w	800b288 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b05a:	69fb      	ldr	r3, [r7, #28]
 800b05c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b060:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	781b      	ldrb	r3, [r3, #0]
 800b066:	f003 030f 	and.w	r3, r3, #15
 800b06a:	2101      	movs	r1, #1
 800b06c:	fa01 f303 	lsl.w	r3, r1, r3
 800b070:	69f9      	ldr	r1, [r7, #28]
 800b072:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b076:	4313      	orrs	r3, r2
 800b078:	634b      	str	r3, [r1, #52]	; 0x34
 800b07a:	e105      	b.n	800b288 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b07c:	69fb      	ldr	r3, [r7, #28]
 800b07e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b082:	689b      	ldr	r3, [r3, #8]
 800b084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d110      	bne.n	800b0ae <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b08c:	69bb      	ldr	r3, [r7, #24]
 800b08e:	015a      	lsls	r2, r3, #5
 800b090:	69fb      	ldr	r3, [r7, #28]
 800b092:	4413      	add	r3, r2
 800b094:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	69ba      	ldr	r2, [r7, #24]
 800b09c:	0151      	lsls	r1, r2, #5
 800b09e:	69fa      	ldr	r2, [r7, #28]
 800b0a0:	440a      	add	r2, r1
 800b0a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b0a6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b0aa:	6013      	str	r3, [r2, #0]
 800b0ac:	e00f      	b.n	800b0ce <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b0ae:	69bb      	ldr	r3, [r7, #24]
 800b0b0:	015a      	lsls	r2, r3, #5
 800b0b2:	69fb      	ldr	r3, [r7, #28]
 800b0b4:	4413      	add	r3, r2
 800b0b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	69ba      	ldr	r2, [r7, #24]
 800b0be:	0151      	lsls	r1, r2, #5
 800b0c0:	69fa      	ldr	r2, [r7, #28]
 800b0c2:	440a      	add	r2, r1
 800b0c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b0c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b0cc:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b0ce:	68bb      	ldr	r3, [r7, #8]
 800b0d0:	68d9      	ldr	r1, [r3, #12]
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	781a      	ldrb	r2, [r3, #0]
 800b0d6:	68bb      	ldr	r3, [r7, #8]
 800b0d8:	695b      	ldr	r3, [r3, #20]
 800b0da:	b298      	uxth	r0, r3
 800b0dc:	79fb      	ldrb	r3, [r7, #7]
 800b0de:	9300      	str	r3, [sp, #0]
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	68f8      	ldr	r0, [r7, #12]
 800b0e4:	f000 fa2b 	bl	800b53e <USB_WritePacket>
 800b0e8:	e0ce      	b.n	800b288 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b0ea:	69bb      	ldr	r3, [r7, #24]
 800b0ec:	015a      	lsls	r2, r3, #5
 800b0ee:	69fb      	ldr	r3, [r7, #28]
 800b0f0:	4413      	add	r3, r2
 800b0f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0f6:	691b      	ldr	r3, [r3, #16]
 800b0f8:	69ba      	ldr	r2, [r7, #24]
 800b0fa:	0151      	lsls	r1, r2, #5
 800b0fc:	69fa      	ldr	r2, [r7, #28]
 800b0fe:	440a      	add	r2, r1
 800b100:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b104:	0cdb      	lsrs	r3, r3, #19
 800b106:	04db      	lsls	r3, r3, #19
 800b108:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b10a:	69bb      	ldr	r3, [r7, #24]
 800b10c:	015a      	lsls	r2, r3, #5
 800b10e:	69fb      	ldr	r3, [r7, #28]
 800b110:	4413      	add	r3, r2
 800b112:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b116:	691b      	ldr	r3, [r3, #16]
 800b118:	69ba      	ldr	r2, [r7, #24]
 800b11a:	0151      	lsls	r1, r2, #5
 800b11c:	69fa      	ldr	r2, [r7, #28]
 800b11e:	440a      	add	r2, r1
 800b120:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b124:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b128:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b12c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800b12e:	68bb      	ldr	r3, [r7, #8]
 800b130:	695b      	ldr	r3, [r3, #20]
 800b132:	2b00      	cmp	r3, #0
 800b134:	d126      	bne.n	800b184 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b136:	69bb      	ldr	r3, [r7, #24]
 800b138:	015a      	lsls	r2, r3, #5
 800b13a:	69fb      	ldr	r3, [r7, #28]
 800b13c:	4413      	add	r3, r2
 800b13e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b142:	691a      	ldr	r2, [r3, #16]
 800b144:	68bb      	ldr	r3, [r7, #8]
 800b146:	689b      	ldr	r3, [r3, #8]
 800b148:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b14c:	69b9      	ldr	r1, [r7, #24]
 800b14e:	0148      	lsls	r0, r1, #5
 800b150:	69f9      	ldr	r1, [r7, #28]
 800b152:	4401      	add	r1, r0
 800b154:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b158:	4313      	orrs	r3, r2
 800b15a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b15c:	69bb      	ldr	r3, [r7, #24]
 800b15e:	015a      	lsls	r2, r3, #5
 800b160:	69fb      	ldr	r3, [r7, #28]
 800b162:	4413      	add	r3, r2
 800b164:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b168:	691b      	ldr	r3, [r3, #16]
 800b16a:	69ba      	ldr	r2, [r7, #24]
 800b16c:	0151      	lsls	r1, r2, #5
 800b16e:	69fa      	ldr	r2, [r7, #28]
 800b170:	440a      	add	r2, r1
 800b172:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b176:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b17a:	6113      	str	r3, [r2, #16]
 800b17c:	e036      	b.n	800b1ec <USB_EPStartXfer+0x3dc>
 800b17e:	bf00      	nop
 800b180:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b184:	68bb      	ldr	r3, [r7, #8]
 800b186:	695a      	ldr	r2, [r3, #20]
 800b188:	68bb      	ldr	r3, [r7, #8]
 800b18a:	689b      	ldr	r3, [r3, #8]
 800b18c:	4413      	add	r3, r2
 800b18e:	1e5a      	subs	r2, r3, #1
 800b190:	68bb      	ldr	r3, [r7, #8]
 800b192:	689b      	ldr	r3, [r3, #8]
 800b194:	fbb2 f3f3 	udiv	r3, r2, r3
 800b198:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b19a:	69bb      	ldr	r3, [r7, #24]
 800b19c:	015a      	lsls	r2, r3, #5
 800b19e:	69fb      	ldr	r3, [r7, #28]
 800b1a0:	4413      	add	r3, r2
 800b1a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1a6:	691a      	ldr	r2, [r3, #16]
 800b1a8:	8afb      	ldrh	r3, [r7, #22]
 800b1aa:	04d9      	lsls	r1, r3, #19
 800b1ac:	4b39      	ldr	r3, [pc, #228]	; (800b294 <USB_EPStartXfer+0x484>)
 800b1ae:	400b      	ands	r3, r1
 800b1b0:	69b9      	ldr	r1, [r7, #24]
 800b1b2:	0148      	lsls	r0, r1, #5
 800b1b4:	69f9      	ldr	r1, [r7, #28]
 800b1b6:	4401      	add	r1, r0
 800b1b8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b1bc:	4313      	orrs	r3, r2
 800b1be:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800b1c0:	69bb      	ldr	r3, [r7, #24]
 800b1c2:	015a      	lsls	r2, r3, #5
 800b1c4:	69fb      	ldr	r3, [r7, #28]
 800b1c6:	4413      	add	r3, r2
 800b1c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1cc:	691a      	ldr	r2, [r3, #16]
 800b1ce:	68bb      	ldr	r3, [r7, #8]
 800b1d0:	689b      	ldr	r3, [r3, #8]
 800b1d2:	8af9      	ldrh	r1, [r7, #22]
 800b1d4:	fb01 f303 	mul.w	r3, r1, r3
 800b1d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b1dc:	69b9      	ldr	r1, [r7, #24]
 800b1de:	0148      	lsls	r0, r1, #5
 800b1e0:	69f9      	ldr	r1, [r7, #28]
 800b1e2:	4401      	add	r1, r0
 800b1e4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b1e8:	4313      	orrs	r3, r2
 800b1ea:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b1ec:	79fb      	ldrb	r3, [r7, #7]
 800b1ee:	2b01      	cmp	r3, #1
 800b1f0:	d10d      	bne.n	800b20e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	68db      	ldr	r3, [r3, #12]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d009      	beq.n	800b20e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	68d9      	ldr	r1, [r3, #12]
 800b1fe:	69bb      	ldr	r3, [r7, #24]
 800b200:	015a      	lsls	r2, r3, #5
 800b202:	69fb      	ldr	r3, [r7, #28]
 800b204:	4413      	add	r3, r2
 800b206:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b20a:	460a      	mov	r2, r1
 800b20c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	78db      	ldrb	r3, [r3, #3]
 800b212:	2b01      	cmp	r3, #1
 800b214:	d128      	bne.n	800b268 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b216:	69fb      	ldr	r3, [r7, #28]
 800b218:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b21c:	689b      	ldr	r3, [r3, #8]
 800b21e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b222:	2b00      	cmp	r3, #0
 800b224:	d110      	bne.n	800b248 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b226:	69bb      	ldr	r3, [r7, #24]
 800b228:	015a      	lsls	r2, r3, #5
 800b22a:	69fb      	ldr	r3, [r7, #28]
 800b22c:	4413      	add	r3, r2
 800b22e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	69ba      	ldr	r2, [r7, #24]
 800b236:	0151      	lsls	r1, r2, #5
 800b238:	69fa      	ldr	r2, [r7, #28]
 800b23a:	440a      	add	r2, r1
 800b23c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b240:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b244:	6013      	str	r3, [r2, #0]
 800b246:	e00f      	b.n	800b268 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b248:	69bb      	ldr	r3, [r7, #24]
 800b24a:	015a      	lsls	r2, r3, #5
 800b24c:	69fb      	ldr	r3, [r7, #28]
 800b24e:	4413      	add	r3, r2
 800b250:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	69ba      	ldr	r2, [r7, #24]
 800b258:	0151      	lsls	r1, r2, #5
 800b25a:	69fa      	ldr	r2, [r7, #28]
 800b25c:	440a      	add	r2, r1
 800b25e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b262:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b266:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b268:	69bb      	ldr	r3, [r7, #24]
 800b26a:	015a      	lsls	r2, r3, #5
 800b26c:	69fb      	ldr	r3, [r7, #28]
 800b26e:	4413      	add	r3, r2
 800b270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	69ba      	ldr	r2, [r7, #24]
 800b278:	0151      	lsls	r1, r2, #5
 800b27a:	69fa      	ldr	r2, [r7, #28]
 800b27c:	440a      	add	r2, r1
 800b27e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b282:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b286:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b288:	2300      	movs	r3, #0
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3720      	adds	r7, #32
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}
 800b292:	bf00      	nop
 800b294:	1ff80000 	.word	0x1ff80000

0800b298 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b298:	b480      	push	{r7}
 800b29a:	b087      	sub	sp, #28
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	60f8      	str	r0, [r7, #12]
 800b2a0:	60b9      	str	r1, [r7, #8]
 800b2a2:	4613      	mov	r3, r2
 800b2a4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	781b      	ldrb	r3, [r3, #0]
 800b2ae:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	785b      	ldrb	r3, [r3, #1]
 800b2b4:	2b01      	cmp	r3, #1
 800b2b6:	f040 80cd 	bne.w	800b454 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b2ba:	68bb      	ldr	r3, [r7, #8]
 800b2bc:	695b      	ldr	r3, [r3, #20]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d132      	bne.n	800b328 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	015a      	lsls	r2, r3, #5
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	4413      	add	r3, r2
 800b2ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2ce:	691b      	ldr	r3, [r3, #16]
 800b2d0:	693a      	ldr	r2, [r7, #16]
 800b2d2:	0151      	lsls	r1, r2, #5
 800b2d4:	697a      	ldr	r2, [r7, #20]
 800b2d6:	440a      	add	r2, r1
 800b2d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b2dc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b2e0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b2e4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b2e6:	693b      	ldr	r3, [r7, #16]
 800b2e8:	015a      	lsls	r2, r3, #5
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	4413      	add	r3, r2
 800b2ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2f2:	691b      	ldr	r3, [r3, #16]
 800b2f4:	693a      	ldr	r2, [r7, #16]
 800b2f6:	0151      	lsls	r1, r2, #5
 800b2f8:	697a      	ldr	r2, [r7, #20]
 800b2fa:	440a      	add	r2, r1
 800b2fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b300:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b304:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b306:	693b      	ldr	r3, [r7, #16]
 800b308:	015a      	lsls	r2, r3, #5
 800b30a:	697b      	ldr	r3, [r7, #20]
 800b30c:	4413      	add	r3, r2
 800b30e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b312:	691b      	ldr	r3, [r3, #16]
 800b314:	693a      	ldr	r2, [r7, #16]
 800b316:	0151      	lsls	r1, r2, #5
 800b318:	697a      	ldr	r2, [r7, #20]
 800b31a:	440a      	add	r2, r1
 800b31c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b320:	0cdb      	lsrs	r3, r3, #19
 800b322:	04db      	lsls	r3, r3, #19
 800b324:	6113      	str	r3, [r2, #16]
 800b326:	e04e      	b.n	800b3c6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b328:	693b      	ldr	r3, [r7, #16]
 800b32a:	015a      	lsls	r2, r3, #5
 800b32c:	697b      	ldr	r3, [r7, #20]
 800b32e:	4413      	add	r3, r2
 800b330:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b334:	691b      	ldr	r3, [r3, #16]
 800b336:	693a      	ldr	r2, [r7, #16]
 800b338:	0151      	lsls	r1, r2, #5
 800b33a:	697a      	ldr	r2, [r7, #20]
 800b33c:	440a      	add	r2, r1
 800b33e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b342:	0cdb      	lsrs	r3, r3, #19
 800b344:	04db      	lsls	r3, r3, #19
 800b346:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b348:	693b      	ldr	r3, [r7, #16]
 800b34a:	015a      	lsls	r2, r3, #5
 800b34c:	697b      	ldr	r3, [r7, #20]
 800b34e:	4413      	add	r3, r2
 800b350:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b354:	691b      	ldr	r3, [r3, #16]
 800b356:	693a      	ldr	r2, [r7, #16]
 800b358:	0151      	lsls	r1, r2, #5
 800b35a:	697a      	ldr	r2, [r7, #20]
 800b35c:	440a      	add	r2, r1
 800b35e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b362:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b366:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b36a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	695a      	ldr	r2, [r3, #20]
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	689b      	ldr	r3, [r3, #8]
 800b374:	429a      	cmp	r2, r3
 800b376:	d903      	bls.n	800b380 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b378:	68bb      	ldr	r3, [r7, #8]
 800b37a:	689a      	ldr	r2, [r3, #8]
 800b37c:	68bb      	ldr	r3, [r7, #8]
 800b37e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b380:	693b      	ldr	r3, [r7, #16]
 800b382:	015a      	lsls	r2, r3, #5
 800b384:	697b      	ldr	r3, [r7, #20]
 800b386:	4413      	add	r3, r2
 800b388:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b38c:	691b      	ldr	r3, [r3, #16]
 800b38e:	693a      	ldr	r2, [r7, #16]
 800b390:	0151      	lsls	r1, r2, #5
 800b392:	697a      	ldr	r2, [r7, #20]
 800b394:	440a      	add	r2, r1
 800b396:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b39a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b39e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b3a0:	693b      	ldr	r3, [r7, #16]
 800b3a2:	015a      	lsls	r2, r3, #5
 800b3a4:	697b      	ldr	r3, [r7, #20]
 800b3a6:	4413      	add	r3, r2
 800b3a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3ac:	691a      	ldr	r2, [r3, #16]
 800b3ae:	68bb      	ldr	r3, [r7, #8]
 800b3b0:	695b      	ldr	r3, [r3, #20]
 800b3b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b3b6:	6939      	ldr	r1, [r7, #16]
 800b3b8:	0148      	lsls	r0, r1, #5
 800b3ba:	6979      	ldr	r1, [r7, #20]
 800b3bc:	4401      	add	r1, r0
 800b3be:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b3c2:	4313      	orrs	r3, r2
 800b3c4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b3c6:	79fb      	ldrb	r3, [r7, #7]
 800b3c8:	2b01      	cmp	r3, #1
 800b3ca:	d11e      	bne.n	800b40a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b3cc:	68bb      	ldr	r3, [r7, #8]
 800b3ce:	691b      	ldr	r3, [r3, #16]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d009      	beq.n	800b3e8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b3d4:	693b      	ldr	r3, [r7, #16]
 800b3d6:	015a      	lsls	r2, r3, #5
 800b3d8:	697b      	ldr	r3, [r7, #20]
 800b3da:	4413      	add	r3, r2
 800b3dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3e0:	461a      	mov	r2, r3
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	691b      	ldr	r3, [r3, #16]
 800b3e6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b3e8:	693b      	ldr	r3, [r7, #16]
 800b3ea:	015a      	lsls	r2, r3, #5
 800b3ec:	697b      	ldr	r3, [r7, #20]
 800b3ee:	4413      	add	r3, r2
 800b3f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	693a      	ldr	r2, [r7, #16]
 800b3f8:	0151      	lsls	r1, r2, #5
 800b3fa:	697a      	ldr	r2, [r7, #20]
 800b3fc:	440a      	add	r2, r1
 800b3fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b402:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b406:	6013      	str	r3, [r2, #0]
 800b408:	e092      	b.n	800b530 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b40a:	693b      	ldr	r3, [r7, #16]
 800b40c:	015a      	lsls	r2, r3, #5
 800b40e:	697b      	ldr	r3, [r7, #20]
 800b410:	4413      	add	r3, r2
 800b412:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	693a      	ldr	r2, [r7, #16]
 800b41a:	0151      	lsls	r1, r2, #5
 800b41c:	697a      	ldr	r2, [r7, #20]
 800b41e:	440a      	add	r2, r1
 800b420:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b424:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b428:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b42a:	68bb      	ldr	r3, [r7, #8]
 800b42c:	695b      	ldr	r3, [r3, #20]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d07e      	beq.n	800b530 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b432:	697b      	ldr	r3, [r7, #20]
 800b434:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b438:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b43a:	68bb      	ldr	r3, [r7, #8]
 800b43c:	781b      	ldrb	r3, [r3, #0]
 800b43e:	f003 030f 	and.w	r3, r3, #15
 800b442:	2101      	movs	r1, #1
 800b444:	fa01 f303 	lsl.w	r3, r1, r3
 800b448:	6979      	ldr	r1, [r7, #20]
 800b44a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b44e:	4313      	orrs	r3, r2
 800b450:	634b      	str	r3, [r1, #52]	; 0x34
 800b452:	e06d      	b.n	800b530 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b454:	693b      	ldr	r3, [r7, #16]
 800b456:	015a      	lsls	r2, r3, #5
 800b458:	697b      	ldr	r3, [r7, #20]
 800b45a:	4413      	add	r3, r2
 800b45c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b460:	691b      	ldr	r3, [r3, #16]
 800b462:	693a      	ldr	r2, [r7, #16]
 800b464:	0151      	lsls	r1, r2, #5
 800b466:	697a      	ldr	r2, [r7, #20]
 800b468:	440a      	add	r2, r1
 800b46a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b46e:	0cdb      	lsrs	r3, r3, #19
 800b470:	04db      	lsls	r3, r3, #19
 800b472:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b474:	693b      	ldr	r3, [r7, #16]
 800b476:	015a      	lsls	r2, r3, #5
 800b478:	697b      	ldr	r3, [r7, #20]
 800b47a:	4413      	add	r3, r2
 800b47c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b480:	691b      	ldr	r3, [r3, #16]
 800b482:	693a      	ldr	r2, [r7, #16]
 800b484:	0151      	lsls	r1, r2, #5
 800b486:	697a      	ldr	r2, [r7, #20]
 800b488:	440a      	add	r2, r1
 800b48a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b48e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b492:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b496:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	695b      	ldr	r3, [r3, #20]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d003      	beq.n	800b4a8 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800b4a0:	68bb      	ldr	r3, [r7, #8]
 800b4a2:	689a      	ldr	r2, [r3, #8]
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b4a8:	693b      	ldr	r3, [r7, #16]
 800b4aa:	015a      	lsls	r2, r3, #5
 800b4ac:	697b      	ldr	r3, [r7, #20]
 800b4ae:	4413      	add	r3, r2
 800b4b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b4b4:	691b      	ldr	r3, [r3, #16]
 800b4b6:	693a      	ldr	r2, [r7, #16]
 800b4b8:	0151      	lsls	r1, r2, #5
 800b4ba:	697a      	ldr	r2, [r7, #20]
 800b4bc:	440a      	add	r2, r1
 800b4be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b4c2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b4c6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b4c8:	693b      	ldr	r3, [r7, #16]
 800b4ca:	015a      	lsls	r2, r3, #5
 800b4cc:	697b      	ldr	r3, [r7, #20]
 800b4ce:	4413      	add	r3, r2
 800b4d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b4d4:	691a      	ldr	r2, [r3, #16]
 800b4d6:	68bb      	ldr	r3, [r7, #8]
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b4de:	6939      	ldr	r1, [r7, #16]
 800b4e0:	0148      	lsls	r0, r1, #5
 800b4e2:	6979      	ldr	r1, [r7, #20]
 800b4e4:	4401      	add	r1, r0
 800b4e6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b4ea:	4313      	orrs	r3, r2
 800b4ec:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800b4ee:	79fb      	ldrb	r3, [r7, #7]
 800b4f0:	2b01      	cmp	r3, #1
 800b4f2:	d10d      	bne.n	800b510 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	68db      	ldr	r3, [r3, #12]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d009      	beq.n	800b510 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	68d9      	ldr	r1, [r3, #12]
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	015a      	lsls	r2, r3, #5
 800b504:	697b      	ldr	r3, [r7, #20]
 800b506:	4413      	add	r3, r2
 800b508:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b50c:	460a      	mov	r2, r1
 800b50e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b510:	693b      	ldr	r3, [r7, #16]
 800b512:	015a      	lsls	r2, r3, #5
 800b514:	697b      	ldr	r3, [r7, #20]
 800b516:	4413      	add	r3, r2
 800b518:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	693a      	ldr	r2, [r7, #16]
 800b520:	0151      	lsls	r1, r2, #5
 800b522:	697a      	ldr	r2, [r7, #20]
 800b524:	440a      	add	r2, r1
 800b526:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b52a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b52e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b530:	2300      	movs	r3, #0
}
 800b532:	4618      	mov	r0, r3
 800b534:	371c      	adds	r7, #28
 800b536:	46bd      	mov	sp, r7
 800b538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53c:	4770      	bx	lr

0800b53e <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b53e:	b480      	push	{r7}
 800b540:	b089      	sub	sp, #36	; 0x24
 800b542:	af00      	add	r7, sp, #0
 800b544:	60f8      	str	r0, [r7, #12]
 800b546:	60b9      	str	r1, [r7, #8]
 800b548:	4611      	mov	r1, r2
 800b54a:	461a      	mov	r2, r3
 800b54c:	460b      	mov	r3, r1
 800b54e:	71fb      	strb	r3, [r7, #7]
 800b550:	4613      	mov	r3, r2
 800b552:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800b558:	68bb      	ldr	r3, [r7, #8]
 800b55a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800b55c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b560:	2b00      	cmp	r3, #0
 800b562:	d11a      	bne.n	800b59a <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b564:	88bb      	ldrh	r3, [r7, #4]
 800b566:	3303      	adds	r3, #3
 800b568:	089b      	lsrs	r3, r3, #2
 800b56a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b56c:	2300      	movs	r3, #0
 800b56e:	61bb      	str	r3, [r7, #24]
 800b570:	e00f      	b.n	800b592 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b572:	79fb      	ldrb	r3, [r7, #7]
 800b574:	031a      	lsls	r2, r3, #12
 800b576:	697b      	ldr	r3, [r7, #20]
 800b578:	4413      	add	r3, r2
 800b57a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b57e:	461a      	mov	r2, r3
 800b580:	69fb      	ldr	r3, [r7, #28]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b586:	69fb      	ldr	r3, [r7, #28]
 800b588:	3304      	adds	r3, #4
 800b58a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b58c:	69bb      	ldr	r3, [r7, #24]
 800b58e:	3301      	adds	r3, #1
 800b590:	61bb      	str	r3, [r7, #24]
 800b592:	69ba      	ldr	r2, [r7, #24]
 800b594:	693b      	ldr	r3, [r7, #16]
 800b596:	429a      	cmp	r2, r3
 800b598:	d3eb      	bcc.n	800b572 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b59a:	2300      	movs	r3, #0
}
 800b59c:	4618      	mov	r0, r3
 800b59e:	3724      	adds	r7, #36	; 0x24
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a6:	4770      	bx	lr

0800b5a8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b5a8:	b480      	push	{r7}
 800b5aa:	b089      	sub	sp, #36	; 0x24
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	60f8      	str	r0, [r7, #12]
 800b5b0:	60b9      	str	r1, [r7, #8]
 800b5b2:	4613      	mov	r3, r2
 800b5b4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800b5ba:	68bb      	ldr	r3, [r7, #8]
 800b5bc:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800b5be:	88fb      	ldrh	r3, [r7, #6]
 800b5c0:	3303      	adds	r3, #3
 800b5c2:	089b      	lsrs	r3, r3, #2
 800b5c4:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	61bb      	str	r3, [r7, #24]
 800b5ca:	e00b      	b.n	800b5e4 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b5cc:	697b      	ldr	r3, [r7, #20]
 800b5ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5d2:	681a      	ldr	r2, [r3, #0]
 800b5d4:	69fb      	ldr	r3, [r7, #28]
 800b5d6:	601a      	str	r2, [r3, #0]
    pDest++;
 800b5d8:	69fb      	ldr	r3, [r7, #28]
 800b5da:	3304      	adds	r3, #4
 800b5dc:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800b5de:	69bb      	ldr	r3, [r7, #24]
 800b5e0:	3301      	adds	r3, #1
 800b5e2:	61bb      	str	r3, [r7, #24]
 800b5e4:	69ba      	ldr	r2, [r7, #24]
 800b5e6:	693b      	ldr	r3, [r7, #16]
 800b5e8:	429a      	cmp	r2, r3
 800b5ea:	d3ef      	bcc.n	800b5cc <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800b5ec:	69fb      	ldr	r3, [r7, #28]
}
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	3724      	adds	r7, #36	; 0x24
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f8:	4770      	bx	lr

0800b5fa <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b5fa:	b480      	push	{r7}
 800b5fc:	b085      	sub	sp, #20
 800b5fe:	af00      	add	r7, sp, #0
 800b600:	6078      	str	r0, [r7, #4]
 800b602:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	781b      	ldrb	r3, [r3, #0]
 800b60c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b60e:	683b      	ldr	r3, [r7, #0]
 800b610:	785b      	ldrb	r3, [r3, #1]
 800b612:	2b01      	cmp	r3, #1
 800b614:	d12c      	bne.n	800b670 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b616:	68bb      	ldr	r3, [r7, #8]
 800b618:	015a      	lsls	r2, r3, #5
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	4413      	add	r3, r2
 800b61e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	2b00      	cmp	r3, #0
 800b626:	db12      	blt.n	800b64e <USB_EPSetStall+0x54>
 800b628:	68bb      	ldr	r3, [r7, #8]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d00f      	beq.n	800b64e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b62e:	68bb      	ldr	r3, [r7, #8]
 800b630:	015a      	lsls	r2, r3, #5
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	4413      	add	r3, r2
 800b636:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	68ba      	ldr	r2, [r7, #8]
 800b63e:	0151      	lsls	r1, r2, #5
 800b640:	68fa      	ldr	r2, [r7, #12]
 800b642:	440a      	add	r2, r1
 800b644:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b648:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b64c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b64e:	68bb      	ldr	r3, [r7, #8]
 800b650:	015a      	lsls	r2, r3, #5
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	4413      	add	r3, r2
 800b656:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	68ba      	ldr	r2, [r7, #8]
 800b65e:	0151      	lsls	r1, r2, #5
 800b660:	68fa      	ldr	r2, [r7, #12]
 800b662:	440a      	add	r2, r1
 800b664:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b668:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b66c:	6013      	str	r3, [r2, #0]
 800b66e:	e02b      	b.n	800b6c8 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b670:	68bb      	ldr	r3, [r7, #8]
 800b672:	015a      	lsls	r2, r3, #5
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	4413      	add	r3, r2
 800b678:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	db12      	blt.n	800b6a8 <USB_EPSetStall+0xae>
 800b682:	68bb      	ldr	r3, [r7, #8]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d00f      	beq.n	800b6a8 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b688:	68bb      	ldr	r3, [r7, #8]
 800b68a:	015a      	lsls	r2, r3, #5
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	4413      	add	r3, r2
 800b690:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	68ba      	ldr	r2, [r7, #8]
 800b698:	0151      	lsls	r1, r2, #5
 800b69a:	68fa      	ldr	r2, [r7, #12]
 800b69c:	440a      	add	r2, r1
 800b69e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6a2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b6a6:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b6a8:	68bb      	ldr	r3, [r7, #8]
 800b6aa:	015a      	lsls	r2, r3, #5
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	4413      	add	r3, r2
 800b6b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	68ba      	ldr	r2, [r7, #8]
 800b6b8:	0151      	lsls	r1, r2, #5
 800b6ba:	68fa      	ldr	r2, [r7, #12]
 800b6bc:	440a      	add	r2, r1
 800b6be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b6c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b6c8:	2300      	movs	r3, #0
}
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	3714      	adds	r7, #20
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d4:	4770      	bx	lr

0800b6d6 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b6d6:	b480      	push	{r7}
 800b6d8:	b085      	sub	sp, #20
 800b6da:	af00      	add	r7, sp, #0
 800b6dc:	6078      	str	r0, [r7, #4]
 800b6de:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	781b      	ldrb	r3, [r3, #0]
 800b6e8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	785b      	ldrb	r3, [r3, #1]
 800b6ee:	2b01      	cmp	r3, #1
 800b6f0:	d128      	bne.n	800b744 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b6f2:	68bb      	ldr	r3, [r7, #8]
 800b6f4:	015a      	lsls	r2, r3, #5
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	4413      	add	r3, r2
 800b6fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	68ba      	ldr	r2, [r7, #8]
 800b702:	0151      	lsls	r1, r2, #5
 800b704:	68fa      	ldr	r2, [r7, #12]
 800b706:	440a      	add	r2, r1
 800b708:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b70c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b710:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	78db      	ldrb	r3, [r3, #3]
 800b716:	2b03      	cmp	r3, #3
 800b718:	d003      	beq.n	800b722 <USB_EPClearStall+0x4c>
 800b71a:	683b      	ldr	r3, [r7, #0]
 800b71c:	78db      	ldrb	r3, [r3, #3]
 800b71e:	2b02      	cmp	r3, #2
 800b720:	d138      	bne.n	800b794 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	015a      	lsls	r2, r3, #5
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	4413      	add	r3, r2
 800b72a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	68ba      	ldr	r2, [r7, #8]
 800b732:	0151      	lsls	r1, r2, #5
 800b734:	68fa      	ldr	r2, [r7, #12]
 800b736:	440a      	add	r2, r1
 800b738:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b73c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b740:	6013      	str	r3, [r2, #0]
 800b742:	e027      	b.n	800b794 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	015a      	lsls	r2, r3, #5
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	4413      	add	r3, r2
 800b74c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	68ba      	ldr	r2, [r7, #8]
 800b754:	0151      	lsls	r1, r2, #5
 800b756:	68fa      	ldr	r2, [r7, #12]
 800b758:	440a      	add	r2, r1
 800b75a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b75e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b762:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	78db      	ldrb	r3, [r3, #3]
 800b768:	2b03      	cmp	r3, #3
 800b76a:	d003      	beq.n	800b774 <USB_EPClearStall+0x9e>
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	78db      	ldrb	r3, [r3, #3]
 800b770:	2b02      	cmp	r3, #2
 800b772:	d10f      	bne.n	800b794 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b774:	68bb      	ldr	r3, [r7, #8]
 800b776:	015a      	lsls	r2, r3, #5
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	4413      	add	r3, r2
 800b77c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	68ba      	ldr	r2, [r7, #8]
 800b784:	0151      	lsls	r1, r2, #5
 800b786:	68fa      	ldr	r2, [r7, #12]
 800b788:	440a      	add	r2, r1
 800b78a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b78e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b792:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b794:	2300      	movs	r3, #0
}
 800b796:	4618      	mov	r0, r3
 800b798:	3714      	adds	r7, #20
 800b79a:	46bd      	mov	sp, r7
 800b79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a0:	4770      	bx	lr

0800b7a2 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b7a2:	b480      	push	{r7}
 800b7a4:	b085      	sub	sp, #20
 800b7a6:	af00      	add	r7, sp, #0
 800b7a8:	6078      	str	r0, [r7, #4]
 800b7aa:	460b      	mov	r3, r1
 800b7ac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	68fa      	ldr	r2, [r7, #12]
 800b7bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b7c0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b7c4:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7cc:	681a      	ldr	r2, [r3, #0]
 800b7ce:	78fb      	ldrb	r3, [r7, #3]
 800b7d0:	011b      	lsls	r3, r3, #4
 800b7d2:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800b7d6:	68f9      	ldr	r1, [r7, #12]
 800b7d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b7dc:	4313      	orrs	r3, r2
 800b7de:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b7e0:	2300      	movs	r3, #0
}
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	3714      	adds	r7, #20
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ec:	4770      	bx	lr

0800b7ee <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b7ee:	b480      	push	{r7}
 800b7f0:	b085      	sub	sp, #20
 800b7f2:	af00      	add	r7, sp, #0
 800b7f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	68fa      	ldr	r2, [r7, #12]
 800b804:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b808:	f023 0303 	bic.w	r3, r3, #3
 800b80c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b814:	685b      	ldr	r3, [r3, #4]
 800b816:	68fa      	ldr	r2, [r7, #12]
 800b818:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b81c:	f023 0302 	bic.w	r3, r3, #2
 800b820:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b822:	2300      	movs	r3, #0
}
 800b824:	4618      	mov	r0, r3
 800b826:	3714      	adds	r7, #20
 800b828:	46bd      	mov	sp, r7
 800b82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82e:	4770      	bx	lr

0800b830 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b830:	b480      	push	{r7}
 800b832:	b085      	sub	sp, #20
 800b834:	af00      	add	r7, sp, #0
 800b836:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	68fa      	ldr	r2, [r7, #12]
 800b846:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b84a:	f023 0303 	bic.w	r3, r3, #3
 800b84e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b856:	685b      	ldr	r3, [r3, #4]
 800b858:	68fa      	ldr	r2, [r7, #12]
 800b85a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b85e:	f043 0302 	orr.w	r3, r3, #2
 800b862:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b864:	2300      	movs	r3, #0
}
 800b866:	4618      	mov	r0, r3
 800b868:	3714      	adds	r7, #20
 800b86a:	46bd      	mov	sp, r7
 800b86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b870:	4770      	bx	lr

0800b872 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b872:	b480      	push	{r7}
 800b874:	b085      	sub	sp, #20
 800b876:	af00      	add	r7, sp, #0
 800b878:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	695b      	ldr	r3, [r3, #20]
 800b87e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	699b      	ldr	r3, [r3, #24]
 800b884:	68fa      	ldr	r2, [r7, #12]
 800b886:	4013      	ands	r3, r2
 800b888:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b88a:	68fb      	ldr	r3, [r7, #12]
}
 800b88c:	4618      	mov	r0, r3
 800b88e:	3714      	adds	r7, #20
 800b890:	46bd      	mov	sp, r7
 800b892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b896:	4770      	bx	lr

0800b898 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b898:	b480      	push	{r7}
 800b89a:	b085      	sub	sp, #20
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8aa:	699b      	ldr	r3, [r3, #24]
 800b8ac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8b4:	69db      	ldr	r3, [r3, #28]
 800b8b6:	68ba      	ldr	r2, [r7, #8]
 800b8b8:	4013      	ands	r3, r2
 800b8ba:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b8bc:	68bb      	ldr	r3, [r7, #8]
 800b8be:	0c1b      	lsrs	r3, r3, #16
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3714      	adds	r7, #20
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr

0800b8cc <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b085      	sub	sp, #20
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8de:	699b      	ldr	r3, [r3, #24]
 800b8e0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8e8:	69db      	ldr	r3, [r3, #28]
 800b8ea:	68ba      	ldr	r2, [r7, #8]
 800b8ec:	4013      	ands	r3, r2
 800b8ee:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	b29b      	uxth	r3, r3
}
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	3714      	adds	r7, #20
 800b8f8:	46bd      	mov	sp, r7
 800b8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fe:	4770      	bx	lr

0800b900 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b900:	b480      	push	{r7}
 800b902:	b085      	sub	sp, #20
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
 800b908:	460b      	mov	r3, r1
 800b90a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b910:	78fb      	ldrb	r3, [r7, #3]
 800b912:	015a      	lsls	r2, r3, #5
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	4413      	add	r3, r2
 800b918:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b91c:	689b      	ldr	r3, [r3, #8]
 800b91e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b926:	695b      	ldr	r3, [r3, #20]
 800b928:	68ba      	ldr	r2, [r7, #8]
 800b92a:	4013      	ands	r3, r2
 800b92c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b92e:	68bb      	ldr	r3, [r7, #8]
}
 800b930:	4618      	mov	r0, r3
 800b932:	3714      	adds	r7, #20
 800b934:	46bd      	mov	sp, r7
 800b936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93a:	4770      	bx	lr

0800b93c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b93c:	b480      	push	{r7}
 800b93e:	b087      	sub	sp, #28
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
 800b944:	460b      	mov	r3, r1
 800b946:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b94c:	697b      	ldr	r3, [r7, #20]
 800b94e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b952:	691b      	ldr	r3, [r3, #16]
 800b954:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b956:	697b      	ldr	r3, [r7, #20]
 800b958:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b95c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b95e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b960:	78fb      	ldrb	r3, [r7, #3]
 800b962:	f003 030f 	and.w	r3, r3, #15
 800b966:	68fa      	ldr	r2, [r7, #12]
 800b968:	fa22 f303 	lsr.w	r3, r2, r3
 800b96c:	01db      	lsls	r3, r3, #7
 800b96e:	b2db      	uxtb	r3, r3
 800b970:	693a      	ldr	r2, [r7, #16]
 800b972:	4313      	orrs	r3, r2
 800b974:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b976:	78fb      	ldrb	r3, [r7, #3]
 800b978:	015a      	lsls	r2, r3, #5
 800b97a:	697b      	ldr	r3, [r7, #20]
 800b97c:	4413      	add	r3, r2
 800b97e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b982:	689b      	ldr	r3, [r3, #8]
 800b984:	693a      	ldr	r2, [r7, #16]
 800b986:	4013      	ands	r3, r2
 800b988:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b98a:	68bb      	ldr	r3, [r7, #8]
}
 800b98c:	4618      	mov	r0, r3
 800b98e:	371c      	adds	r7, #28
 800b990:	46bd      	mov	sp, r7
 800b992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b996:	4770      	bx	lr

0800b998 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b998:	b480      	push	{r7}
 800b99a:	b083      	sub	sp, #12
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	695b      	ldr	r3, [r3, #20]
 800b9a4:	f003 0301 	and.w	r3, r3, #1
}
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	370c      	adds	r7, #12
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b2:	4770      	bx	lr

0800b9b4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b9b4:	b480      	push	{r7}
 800b9b6:	b085      	sub	sp, #20
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	68fa      	ldr	r2, [r7, #12]
 800b9ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9ce:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b9d2:	f023 0307 	bic.w	r3, r3, #7
 800b9d6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b9de:	685b      	ldr	r3, [r3, #4]
 800b9e0:	68fa      	ldr	r2, [r7, #12]
 800b9e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b9e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b9ea:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b9ec:	2300      	movs	r3, #0
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	3714      	adds	r7, #20
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f8:	4770      	bx	lr
	...

0800b9fc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b087      	sub	sp, #28
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	60f8      	str	r0, [r7, #12]
 800ba04:	460b      	mov	r3, r1
 800ba06:	607a      	str	r2, [r7, #4]
 800ba08:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	333c      	adds	r3, #60	; 0x3c
 800ba12:	3304      	adds	r3, #4
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ba18:	693b      	ldr	r3, [r7, #16]
 800ba1a:	4a26      	ldr	r2, [pc, #152]	; (800bab4 <USB_EP0_OutStart+0xb8>)
 800ba1c:	4293      	cmp	r3, r2
 800ba1e:	d90a      	bls.n	800ba36 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ba20:	697b      	ldr	r3, [r7, #20]
 800ba22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ba2c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ba30:	d101      	bne.n	800ba36 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800ba32:	2300      	movs	r3, #0
 800ba34:	e037      	b.n	800baa6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ba36:	697b      	ldr	r3, [r7, #20]
 800ba38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba3c:	461a      	mov	r2, r3
 800ba3e:	2300      	movs	r3, #0
 800ba40:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ba42:	697b      	ldr	r3, [r7, #20]
 800ba44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba48:	691b      	ldr	r3, [r3, #16]
 800ba4a:	697a      	ldr	r2, [r7, #20]
 800ba4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba50:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ba54:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ba56:	697b      	ldr	r3, [r7, #20]
 800ba58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba5c:	691b      	ldr	r3, [r3, #16]
 800ba5e:	697a      	ldr	r2, [r7, #20]
 800ba60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba64:	f043 0318 	orr.w	r3, r3, #24
 800ba68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ba6a:	697b      	ldr	r3, [r7, #20]
 800ba6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba70:	691b      	ldr	r3, [r3, #16]
 800ba72:	697a      	ldr	r2, [r7, #20]
 800ba74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba78:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800ba7c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800ba7e:	7afb      	ldrb	r3, [r7, #11]
 800ba80:	2b01      	cmp	r3, #1
 800ba82:	d10f      	bne.n	800baa4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ba84:	697b      	ldr	r3, [r7, #20]
 800ba86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba8a:	461a      	mov	r2, r3
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	697a      	ldr	r2, [r7, #20]
 800ba9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba9e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800baa2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800baa4:	2300      	movs	r3, #0
}
 800baa6:	4618      	mov	r0, r3
 800baa8:	371c      	adds	r7, #28
 800baaa:	46bd      	mov	sp, r7
 800baac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab0:	4770      	bx	lr
 800bab2:	bf00      	nop
 800bab4:	4f54300a 	.word	0x4f54300a

0800bab8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800bab8:	b480      	push	{r7}
 800baba:	b085      	sub	sp, #20
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800bac0:	2300      	movs	r3, #0
 800bac2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	3301      	adds	r3, #1
 800bac8:	60fb      	str	r3, [r7, #12]
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	4a13      	ldr	r2, [pc, #76]	; (800bb1c <USB_CoreReset+0x64>)
 800bace:	4293      	cmp	r3, r2
 800bad0:	d901      	bls.n	800bad6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800bad2:	2303      	movs	r3, #3
 800bad4:	e01b      	b.n	800bb0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	691b      	ldr	r3, [r3, #16]
 800bada:	2b00      	cmp	r3, #0
 800badc:	daf2      	bge.n	800bac4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800bade:	2300      	movs	r3, #0
 800bae0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	691b      	ldr	r3, [r3, #16]
 800bae6:	f043 0201 	orr.w	r2, r3, #1
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	3301      	adds	r3, #1
 800baf2:	60fb      	str	r3, [r7, #12]
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	4a09      	ldr	r2, [pc, #36]	; (800bb1c <USB_CoreReset+0x64>)
 800baf8:	4293      	cmp	r3, r2
 800bafa:	d901      	bls.n	800bb00 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800bafc:	2303      	movs	r3, #3
 800bafe:	e006      	b.n	800bb0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	691b      	ldr	r3, [r3, #16]
 800bb04:	f003 0301 	and.w	r3, r3, #1
 800bb08:	2b01      	cmp	r3, #1
 800bb0a:	d0f0      	beq.n	800baee <USB_CoreReset+0x36>

  return HAL_OK;
 800bb0c:	2300      	movs	r3, #0
}
 800bb0e:	4618      	mov	r0, r3
 800bb10:	3714      	adds	r7, #20
 800bb12:	46bd      	mov	sp, r7
 800bb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb18:	4770      	bx	lr
 800bb1a:	bf00      	nop
 800bb1c:	00030d40 	.word	0x00030d40

0800bb20 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800bb24:	4904      	ldr	r1, [pc, #16]	; (800bb38 <MX_FATFS_Init+0x18>)
 800bb26:	4805      	ldr	r0, [pc, #20]	; (800bb3c <MX_FATFS_Init+0x1c>)
 800bb28:	f002 f9c0 	bl	800deac <FATFS_LinkDriver>
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	461a      	mov	r2, r3
 800bb30:	4b03      	ldr	r3, [pc, #12]	; (800bb40 <MX_FATFS_Init+0x20>)
 800bb32:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800bb34:	bf00      	nop
 800bb36:	bd80      	pop	{r7, pc}
 800bb38:	200045e0 	.word	0x200045e0
 800bb3c:	20000010 	.word	0x20000010
 800bb40:	200045e4 	.word	0x200045e4

0800bb44 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b082      	sub	sp, #8
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 800bb4e:	79fb      	ldrb	r3, [r7, #7]
 800bb50:	4618      	mov	r0, r3
 800bb52:	f000 f9d7 	bl	800bf04 <USER_SPI_initialize>
 800bb56:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800bb58:	4618      	mov	r0, r3
 800bb5a:	3708      	adds	r7, #8
 800bb5c:	46bd      	mov	sp, r7
 800bb5e:	bd80      	pop	{r7, pc}

0800bb60 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b082      	sub	sp, #8
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	4603      	mov	r3, r0
 800bb68:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 800bb6a:	79fb      	ldrb	r3, [r7, #7]
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	f000 fab3 	bl	800c0d8 <USER_SPI_status>
 800bb72:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800bb74:	4618      	mov	r0, r3
 800bb76:	3708      	adds	r7, #8
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	bd80      	pop	{r7, pc}

0800bb7c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b084      	sub	sp, #16
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	60b9      	str	r1, [r7, #8]
 800bb84:	607a      	str	r2, [r7, #4]
 800bb86:	603b      	str	r3, [r7, #0]
 800bb88:	4603      	mov	r3, r0
 800bb8a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 800bb8c:	7bf8      	ldrb	r0, [r7, #15]
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	687a      	ldr	r2, [r7, #4]
 800bb92:	68b9      	ldr	r1, [r7, #8]
 800bb94:	f000 fab6 	bl	800c104 <USER_SPI_read>
 800bb98:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	3710      	adds	r7, #16
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	bd80      	pop	{r7, pc}

0800bba2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800bba2:	b580      	push	{r7, lr}
 800bba4:	b084      	sub	sp, #16
 800bba6:	af00      	add	r7, sp, #0
 800bba8:	60b9      	str	r1, [r7, #8]
 800bbaa:	607a      	str	r2, [r7, #4]
 800bbac:	603b      	str	r3, [r7, #0]
 800bbae:	4603      	mov	r3, r0
 800bbb0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 800bbb2:	7bf8      	ldrb	r0, [r7, #15]
 800bbb4:	683b      	ldr	r3, [r7, #0]
 800bbb6:	687a      	ldr	r2, [r7, #4]
 800bbb8:	68b9      	ldr	r1, [r7, #8]
 800bbba:	f000 fb09 	bl	800c1d0 <USER_SPI_write>
 800bbbe:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	3710      	adds	r7, #16
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	bd80      	pop	{r7, pc}

0800bbc8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b082      	sub	sp, #8
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	4603      	mov	r3, r0
 800bbd0:	603a      	str	r2, [r7, #0]
 800bbd2:	71fb      	strb	r3, [r7, #7]
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 800bbd8:	79b9      	ldrb	r1, [r7, #6]
 800bbda:	79fb      	ldrb	r3, [r7, #7]
 800bbdc:	683a      	ldr	r2, [r7, #0]
 800bbde:	4618      	mov	r0, r3
 800bbe0:	f000 fb72 	bl	800c2c8 <USER_SPI_ioctl>
 800bbe4:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	3708      	adds	r7, #8
 800bbea:	46bd      	mov	sp, r7
 800bbec:	bd80      	pop	{r7, pc}
	...

0800bbf0 <SPI_Timer_On>:
BYTE CardType;          /* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b082      	sub	sp, #8
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800bbf8:	f7f8 ff2a 	bl	8004a50 <HAL_GetTick>
 800bbfc:	4602      	mov	r2, r0
 800bbfe:	4b04      	ldr	r3, [pc, #16]	; (800bc10 <SPI_Timer_On+0x20>)
 800bc00:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 800bc02:	4a04      	ldr	r2, [pc, #16]	; (800bc14 <SPI_Timer_On+0x24>)
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	6013      	str	r3, [r2, #0]
}
 800bc08:	bf00      	nop
 800bc0a:	3708      	adds	r7, #8
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	bd80      	pop	{r7, pc}
 800bc10:	20004a4c 	.word	0x20004a4c
 800bc14:	20004a50 	.word	0x20004a50

0800bc18 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800bc1c:	f7f8 ff18 	bl	8004a50 <HAL_GetTick>
 800bc20:	4602      	mov	r2, r0
 800bc22:	4b06      	ldr	r3, [pc, #24]	; (800bc3c <SPI_Timer_Status+0x24>)
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	1ad2      	subs	r2, r2, r3
 800bc28:	4b05      	ldr	r3, [pc, #20]	; (800bc40 <SPI_Timer_Status+0x28>)
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	429a      	cmp	r2, r3
 800bc2e:	bf34      	ite	cc
 800bc30:	2301      	movcc	r3, #1
 800bc32:	2300      	movcs	r3, #0
 800bc34:	b2db      	uxtb	r3, r3
}
 800bc36:	4618      	mov	r0, r3
 800bc38:	bd80      	pop	{r7, pc}
 800bc3a:	bf00      	nop
 800bc3c:	20004a4c 	.word	0x20004a4c
 800bc40:	20004a50 	.word	0x20004a50

0800bc44 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
    BYTE dat    /* Data to send */
)
{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b086      	sub	sp, #24
 800bc48:	af02      	add	r7, sp, #8
 800bc4a:	4603      	mov	r3, r0
 800bc4c:	71fb      	strb	r3, [r7, #7]
    BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800bc4e:	f107 020f 	add.w	r2, r7, #15
 800bc52:	1df9      	adds	r1, r7, #7
 800bc54:	2332      	movs	r3, #50	; 0x32
 800bc56:	9300      	str	r3, [sp, #0]
 800bc58:	2301      	movs	r3, #1
 800bc5a:	4804      	ldr	r0, [pc, #16]	; (800bc6c <xchg_spi+0x28>)
 800bc5c:	f7fd fa79 	bl	8009152 <HAL_SPI_TransmitReceive>
    return rxDat;
 800bc60:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc62:	4618      	mov	r0, r3
 800bc64:	3710      	adds	r7, #16
 800bc66:	46bd      	mov	sp, r7
 800bc68:	bd80      	pop	{r7, pc}
 800bc6a:	bf00      	nop
 800bc6c:	200044fc 	.word	0x200044fc

0800bc70 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
    BYTE *buff,     /* Pointer to data buffer */
    UINT btr        /* Number of bytes to receive (even number) */
)
{
 800bc70:	b590      	push	{r4, r7, lr}
 800bc72:	b085      	sub	sp, #20
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
 800bc78:	6039      	str	r1, [r7, #0]
    for(UINT i=0; i<btr; i++) {
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	60fb      	str	r3, [r7, #12]
 800bc7e:	e00a      	b.n	800bc96 <rcvr_spi_multi+0x26>
        *(buff+i) = xchg_spi(0xFF);
 800bc80:	687a      	ldr	r2, [r7, #4]
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	18d4      	adds	r4, r2, r3
 800bc86:	20ff      	movs	r0, #255	; 0xff
 800bc88:	f7ff ffdc 	bl	800bc44 <xchg_spi>
 800bc8c:	4603      	mov	r3, r0
 800bc8e:	7023      	strb	r3, [r4, #0]
    for(UINT i=0; i<btr; i++) {
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	3301      	adds	r3, #1
 800bc94:	60fb      	str	r3, [r7, #12]
 800bc96:	68fa      	ldr	r2, [r7, #12]
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	429a      	cmp	r2, r3
 800bc9c:	d3f0      	bcc.n	800bc80 <rcvr_spi_multi+0x10>
    }
}
 800bc9e:	bf00      	nop
 800bca0:	3714      	adds	r7, #20
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd90      	pop	{r4, r7, pc}

0800bca6 <xmit_spi_multi>:
static
void xmit_spi_multi (
    const BYTE *buff,   /* Pointer to the data */
    UINT btx            /* Number of bytes to send (even number) */
)
{
 800bca6:	b580      	push	{r7, lr}
 800bca8:	b084      	sub	sp, #16
 800bcaa:	af00      	add	r7, sp, #0
 800bcac:	6078      	str	r0, [r7, #4]
 800bcae:	6039      	str	r1, [r7, #0]
    for(UINT i=0; i<btx; i++) {
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	60fb      	str	r3, [r7, #12]
 800bcb4:	e009      	b.n	800bcca <xmit_spi_multi+0x24>
        xchg_spi(*(buff+i));
 800bcb6:	687a      	ldr	r2, [r7, #4]
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	4413      	add	r3, r2
 800bcbc:	781b      	ldrb	r3, [r3, #0]
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	f7ff ffc0 	bl	800bc44 <xchg_spi>
    for(UINT i=0; i<btx; i++) {
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	3301      	adds	r3, #1
 800bcc8:	60fb      	str	r3, [r7, #12]
 800bcca:	68fa      	ldr	r2, [r7, #12]
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	429a      	cmp	r2, r3
 800bcd0:	d3f1      	bcc.n	800bcb6 <xmit_spi_multi+0x10>
    }
}
 800bcd2:	bf00      	nop
 800bcd4:	3710      	adds	r7, #16
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	bd80      	pop	{r7, pc}

0800bcda <wait_ready>:

static
int wait_ready (    /* 1:Ready, 0:Timeout */
    UINT wt         /* Timeout [ms] */
)
{
 800bcda:	b580      	push	{r7, lr}
 800bcdc:	b086      	sub	sp, #24
 800bcde:	af00      	add	r7, sp, #0
 800bce0:	6078      	str	r0, [r7, #4]
    //wait_ready needs its own timer, unfortunately, so it can't use the
    //spi_timer functions
    uint32_t waitSpiTimerTickStart;
    uint32_t waitSpiTimerTickDelay;

    waitSpiTimerTickStart = HAL_GetTick();
 800bce2:	f7f8 feb5 	bl	8004a50 <HAL_GetTick>
 800bce6:	6178      	str	r0, [r7, #20]
    waitSpiTimerTickDelay = (uint32_t)wt;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	613b      	str	r3, [r7, #16]
    do {
        d = xchg_spi(0xFF);
 800bcec:	20ff      	movs	r0, #255	; 0xff
 800bcee:	f7ff ffa9 	bl	800bc44 <xchg_spi>
 800bcf2:	4603      	mov	r3, r0
 800bcf4:	73fb      	strb	r3, [r7, #15]
        /* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 800bcf6:	7bfb      	ldrb	r3, [r7, #15]
 800bcf8:	2bff      	cmp	r3, #255	; 0xff
 800bcfa:	d007      	beq.n	800bd0c <wait_ready+0x32>
 800bcfc:	f7f8 fea8 	bl	8004a50 <HAL_GetTick>
 800bd00:	4602      	mov	r2, r0
 800bd02:	697b      	ldr	r3, [r7, #20]
 800bd04:	1ad3      	subs	r3, r2, r3
 800bd06:	693a      	ldr	r2, [r7, #16]
 800bd08:	429a      	cmp	r2, r3
 800bd0a:	d8ef      	bhi.n	800bcec <wait_ready+0x12>

    return (d == 0xFF) ? 1 : 0;
 800bd0c:	7bfb      	ldrb	r3, [r7, #15]
 800bd0e:	2bff      	cmp	r3, #255	; 0xff
 800bd10:	bf0c      	ite	eq
 800bd12:	2301      	moveq	r3, #1
 800bd14:	2300      	movne	r3, #0
 800bd16:	b2db      	uxtb	r3, r3
}
 800bd18:	4618      	mov	r0, r3
 800bd1a:	3718      	adds	r7, #24
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	bd80      	pop	{r7, pc}

0800bd20 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	af00      	add	r7, sp, #0
    CS_HIGH();      /* Set CS# high */
 800bd24:	2201      	movs	r2, #1
 800bd26:	2110      	movs	r1, #16
 800bd28:	4803      	ldr	r0, [pc, #12]	; (800bd38 <despiselect+0x18>)
 800bd2a:	f7f9 fd15 	bl	8005758 <HAL_GPIO_WritePin>
    xchg_spi(0xFF); /* Dummy clock (force DO hi-z for multiple slave SPI) */
 800bd2e:	20ff      	movs	r0, #255	; 0xff
 800bd30:	f7ff ff88 	bl	800bc44 <xchg_spi>

}
 800bd34:	bf00      	nop
 800bd36:	bd80      	pop	{r7, pc}
 800bd38:	40020800 	.word	0x40020800

0800bd3c <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)    /* 1:OK, 0:Timeout */
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	af00      	add	r7, sp, #0
    CS_LOW();       /* Set CS# low */
 800bd40:	2200      	movs	r2, #0
 800bd42:	2110      	movs	r1, #16
 800bd44:	4809      	ldr	r0, [pc, #36]	; (800bd6c <spiselect+0x30>)
 800bd46:	f7f9 fd07 	bl	8005758 <HAL_GPIO_WritePin>
    xchg_spi(0xFF); /* Dummy clock (force DO enabled) */
 800bd4a:	20ff      	movs	r0, #255	; 0xff
 800bd4c:	f7ff ff7a 	bl	800bc44 <xchg_spi>
    if (wait_ready(500)) return 1;  /* Wait for card ready */
 800bd50:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bd54:	f7ff ffc1 	bl	800bcda <wait_ready>
 800bd58:	4603      	mov	r3, r0
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d001      	beq.n	800bd62 <spiselect+0x26>
 800bd5e:	2301      	movs	r3, #1
 800bd60:	e002      	b.n	800bd68 <spiselect+0x2c>

    despiselect();
 800bd62:	f7ff ffdd 	bl	800bd20 <despiselect>
    return 0;   /* Timeout */
 800bd66:	2300      	movs	r3, #0
}
 800bd68:	4618      	mov	r0, r3
 800bd6a:	bd80      	pop	{r7, pc}
 800bd6c:	40020800 	.word	0x40020800

0800bd70 <rcvr_datablock>:
static
int rcvr_datablock (    /* 1:OK, 0:Error */
    BYTE *buff,         /* Data buffer */
    UINT btr            /* Data block length (byte) */
)
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b084      	sub	sp, #16
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	6078      	str	r0, [r7, #4]
 800bd78:	6039      	str	r1, [r7, #0]
    BYTE token;


    SPI_Timer_On(200);
 800bd7a:	20c8      	movs	r0, #200	; 0xc8
 800bd7c:	f7ff ff38 	bl	800bbf0 <SPI_Timer_On>
    do {                            /* Wait for DataStart token in timeout of 200ms */
        token = xchg_spi(0xFF);
 800bd80:	20ff      	movs	r0, #255	; 0xff
 800bd82:	f7ff ff5f 	bl	800bc44 <xchg_spi>
 800bd86:	4603      	mov	r3, r0
 800bd88:	73fb      	strb	r3, [r7, #15]
        /* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
    } while ((token == 0xFF) && SPI_Timer_Status());
 800bd8a:	7bfb      	ldrb	r3, [r7, #15]
 800bd8c:	2bff      	cmp	r3, #255	; 0xff
 800bd8e:	d104      	bne.n	800bd9a <rcvr_datablock+0x2a>
 800bd90:	f7ff ff42 	bl	800bc18 <SPI_Timer_Status>
 800bd94:	4603      	mov	r3, r0
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d1f2      	bne.n	800bd80 <rcvr_datablock+0x10>
    if(token != 0xFE) return 0;     /* Function fails if invalid DataStart token or timeout */
 800bd9a:	7bfb      	ldrb	r3, [r7, #15]
 800bd9c:	2bfe      	cmp	r3, #254	; 0xfe
 800bd9e:	d001      	beq.n	800bda4 <rcvr_datablock+0x34>
 800bda0:	2300      	movs	r3, #0
 800bda2:	e00a      	b.n	800bdba <rcvr_datablock+0x4a>

    rcvr_spi_multi(buff, btr);      /* Store trailing data to the buffer */
 800bda4:	6839      	ldr	r1, [r7, #0]
 800bda6:	6878      	ldr	r0, [r7, #4]
 800bda8:	f7ff ff62 	bl	800bc70 <rcvr_spi_multi>
    xchg_spi(0xFF); xchg_spi(0xFF);         /* Discard CRC */
 800bdac:	20ff      	movs	r0, #255	; 0xff
 800bdae:	f7ff ff49 	bl	800bc44 <xchg_spi>
 800bdb2:	20ff      	movs	r0, #255	; 0xff
 800bdb4:	f7ff ff46 	bl	800bc44 <xchg_spi>

    return 1;                       /* Function succeeded */
 800bdb8:	2301      	movs	r3, #1
}
 800bdba:	4618      	mov	r0, r3
 800bdbc:	3710      	adds	r7, #16
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	bd80      	pop	{r7, pc}

0800bdc2 <xmit_datablock>:
static
int xmit_datablock (    /* 1:OK, 0:Failed */
    const BYTE *buff,   /* Ponter to 512 byte data to be sent */
    BYTE token          /* Token */
)
{
 800bdc2:	b580      	push	{r7, lr}
 800bdc4:	b084      	sub	sp, #16
 800bdc6:	af00      	add	r7, sp, #0
 800bdc8:	6078      	str	r0, [r7, #4]
 800bdca:	460b      	mov	r3, r1
 800bdcc:	70fb      	strb	r3, [r7, #3]
    BYTE resp;


    if (!wait_ready(500)) return 0;     /* Wait for card ready */
 800bdce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bdd2:	f7ff ff82 	bl	800bcda <wait_ready>
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d101      	bne.n	800bde0 <xmit_datablock+0x1e>
 800bddc:	2300      	movs	r3, #0
 800bdde:	e01e      	b.n	800be1e <xmit_datablock+0x5c>

    xchg_spi(token);                    /* Send token */
 800bde0:	78fb      	ldrb	r3, [r7, #3]
 800bde2:	4618      	mov	r0, r3
 800bde4:	f7ff ff2e 	bl	800bc44 <xchg_spi>
    if (token != 0xFD) {                /* Send data if token is other than StopTran */
 800bde8:	78fb      	ldrb	r3, [r7, #3]
 800bdea:	2bfd      	cmp	r3, #253	; 0xfd
 800bdec:	d016      	beq.n	800be1c <xmit_datablock+0x5a>
        xmit_spi_multi(buff, 512);      /* Data */
 800bdee:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f7ff ff57 	bl	800bca6 <xmit_spi_multi>
        xchg_spi(0xFF); xchg_spi(0xFF); /* Dummy CRC */
 800bdf8:	20ff      	movs	r0, #255	; 0xff
 800bdfa:	f7ff ff23 	bl	800bc44 <xchg_spi>
 800bdfe:	20ff      	movs	r0, #255	; 0xff
 800be00:	f7ff ff20 	bl	800bc44 <xchg_spi>

        resp = xchg_spi(0xFF);              /* Receive data resp */
 800be04:	20ff      	movs	r0, #255	; 0xff
 800be06:	f7ff ff1d 	bl	800bc44 <xchg_spi>
 800be0a:	4603      	mov	r3, r0
 800be0c:	73fb      	strb	r3, [r7, #15]
        if ((resp & 0x1F) != 0x05) return 0;    /* Function fails if the data packet was not accepted */
 800be0e:	7bfb      	ldrb	r3, [r7, #15]
 800be10:	f003 031f 	and.w	r3, r3, #31
 800be14:	2b05      	cmp	r3, #5
 800be16:	d001      	beq.n	800be1c <xmit_datablock+0x5a>
 800be18:	2300      	movs	r3, #0
 800be1a:	e000      	b.n	800be1e <xmit_datablock+0x5c>
    }
    return 1;
 800be1c:	2301      	movs	r3, #1
}
 800be1e:	4618      	mov	r0, r3
 800be20:	3710      	adds	r7, #16
 800be22:	46bd      	mov	sp, r7
 800be24:	bd80      	pop	{r7, pc}

0800be26 <send_cmd>:
static
BYTE send_cmd (     /* Return value: R1 resp (bit7==1:Failed to send) */
    BYTE cmd,       /* Command index */
    DWORD arg       /* Argument */
)
{
 800be26:	b580      	push	{r7, lr}
 800be28:	b084      	sub	sp, #16
 800be2a:	af00      	add	r7, sp, #0
 800be2c:	4603      	mov	r3, r0
 800be2e:	6039      	str	r1, [r7, #0]
 800be30:	71fb      	strb	r3, [r7, #7]
    BYTE n, res;


    if (cmd & 0x80) {   /* Send a CMD55 prior to ACMD<n> */
 800be32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800be36:	2b00      	cmp	r3, #0
 800be38:	da0e      	bge.n	800be58 <send_cmd+0x32>
        cmd &= 0x7F;
 800be3a:	79fb      	ldrb	r3, [r7, #7]
 800be3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be40:	71fb      	strb	r3, [r7, #7]
        res = send_cmd(CMD55, 0);
 800be42:	2100      	movs	r1, #0
 800be44:	2037      	movs	r0, #55	; 0x37
 800be46:	f7ff ffee 	bl	800be26 <send_cmd>
 800be4a:	4603      	mov	r3, r0
 800be4c:	73bb      	strb	r3, [r7, #14]
        if (res > 1) return res;
 800be4e:	7bbb      	ldrb	r3, [r7, #14]
 800be50:	2b01      	cmp	r3, #1
 800be52:	d901      	bls.n	800be58 <send_cmd+0x32>
 800be54:	7bbb      	ldrb	r3, [r7, #14]
 800be56:	e051      	b.n	800befc <send_cmd+0xd6>
    }

    /* Select the card and wait for ready except to stop multiple block read */
    if (cmd != CMD12) {
 800be58:	79fb      	ldrb	r3, [r7, #7]
 800be5a:	2b0c      	cmp	r3, #12
 800be5c:	d008      	beq.n	800be70 <send_cmd+0x4a>
        despiselect();
 800be5e:	f7ff ff5f 	bl	800bd20 <despiselect>
        if (!spiselect()) return 0xFF;
 800be62:	f7ff ff6b 	bl	800bd3c <spiselect>
 800be66:	4603      	mov	r3, r0
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d101      	bne.n	800be70 <send_cmd+0x4a>
 800be6c:	23ff      	movs	r3, #255	; 0xff
 800be6e:	e045      	b.n	800befc <send_cmd+0xd6>
    }

    /* Send command packet */
    xchg_spi(0x40 | cmd);               /* Start + command index */
 800be70:	79fb      	ldrb	r3, [r7, #7]
 800be72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be76:	b2db      	uxtb	r3, r3
 800be78:	4618      	mov	r0, r3
 800be7a:	f7ff fee3 	bl	800bc44 <xchg_spi>
    xchg_spi((BYTE)(arg >> 24));        /* Argument[31..24] */
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	0e1b      	lsrs	r3, r3, #24
 800be82:	b2db      	uxtb	r3, r3
 800be84:	4618      	mov	r0, r3
 800be86:	f7ff fedd 	bl	800bc44 <xchg_spi>
    xchg_spi((BYTE)(arg >> 16));        /* Argument[23..16] */
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	0c1b      	lsrs	r3, r3, #16
 800be8e:	b2db      	uxtb	r3, r3
 800be90:	4618      	mov	r0, r3
 800be92:	f7ff fed7 	bl	800bc44 <xchg_spi>
    xchg_spi((BYTE)(arg >> 8));         /* Argument[15..8] */
 800be96:	683b      	ldr	r3, [r7, #0]
 800be98:	0a1b      	lsrs	r3, r3, #8
 800be9a:	b2db      	uxtb	r3, r3
 800be9c:	4618      	mov	r0, r3
 800be9e:	f7ff fed1 	bl	800bc44 <xchg_spi>
    xchg_spi((BYTE)arg);                /* Argument[7..0] */
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	b2db      	uxtb	r3, r3
 800bea6:	4618      	mov	r0, r3
 800bea8:	f7ff fecc 	bl	800bc44 <xchg_spi>
    n = 0x01;                           /* Dummy CRC + Stop */
 800beac:	2301      	movs	r3, #1
 800beae:	73fb      	strb	r3, [r7, #15]
    if (cmd == CMD0) n = 0x95;          /* Valid CRC for CMD0(0) */
 800beb0:	79fb      	ldrb	r3, [r7, #7]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d101      	bne.n	800beba <send_cmd+0x94>
 800beb6:	2395      	movs	r3, #149	; 0x95
 800beb8:	73fb      	strb	r3, [r7, #15]
    if (cmd == CMD8) n = 0x87;          /* Valid CRC for CMD8(0x1AA) */
 800beba:	79fb      	ldrb	r3, [r7, #7]
 800bebc:	2b08      	cmp	r3, #8
 800bebe:	d101      	bne.n	800bec4 <send_cmd+0x9e>
 800bec0:	2387      	movs	r3, #135	; 0x87
 800bec2:	73fb      	strb	r3, [r7, #15]
    xchg_spi(n);
 800bec4:	7bfb      	ldrb	r3, [r7, #15]
 800bec6:	4618      	mov	r0, r3
 800bec8:	f7ff febc 	bl	800bc44 <xchg_spi>

    /* Receive command resp */
    if (cmd == CMD12) xchg_spi(0xFF);   /* Diacard following one byte when CMD12 */
 800becc:	79fb      	ldrb	r3, [r7, #7]
 800bece:	2b0c      	cmp	r3, #12
 800bed0:	d102      	bne.n	800bed8 <send_cmd+0xb2>
 800bed2:	20ff      	movs	r0, #255	; 0xff
 800bed4:	f7ff feb6 	bl	800bc44 <xchg_spi>
    n = 10;                             /* Wait for response (10 bytes max) */
 800bed8:	230a      	movs	r3, #10
 800beda:	73fb      	strb	r3, [r7, #15]
    do {
        res = xchg_spi(0xFF);
 800bedc:	20ff      	movs	r0, #255	; 0xff
 800bede:	f7ff feb1 	bl	800bc44 <xchg_spi>
 800bee2:	4603      	mov	r3, r0
 800bee4:	73bb      	strb	r3, [r7, #14]
    } while ((res & 0x80) && --n);
 800bee6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800beea:	2b00      	cmp	r3, #0
 800beec:	da05      	bge.n	800befa <send_cmd+0xd4>
 800beee:	7bfb      	ldrb	r3, [r7, #15]
 800bef0:	3b01      	subs	r3, #1
 800bef2:	73fb      	strb	r3, [r7, #15]
 800bef4:	7bfb      	ldrb	r3, [r7, #15]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d1f0      	bne.n	800bedc <send_cmd+0xb6>

    return res;                         /* Return received response */
 800befa:	7bbb      	ldrb	r3, [r7, #14]
}
 800befc:	4618      	mov	r0, r3
 800befe:	3710      	adds	r7, #16
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}

0800bf04 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
    BYTE drv        /* Physical drive number (0) */
)
{
 800bf04:	b590      	push	{r4, r7, lr}
 800bf06:	b085      	sub	sp, #20
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	71fb      	strb	r3, [r7, #7]
    BYTE n, cmd, ty, ocr[4];

    if (drv != 0) return STA_NOINIT;        /* Supports only drive 0 */
 800bf0e:	79fb      	ldrb	r3, [r7, #7]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d001      	beq.n	800bf18 <USER_SPI_initialize+0x14>
 800bf14:	2301      	movs	r3, #1
 800bf16:	e0d4      	b.n	800c0c2 <USER_SPI_initialize+0x1be>
    //assume SPI already init init_spi();   /* Initialize SPI */

    if (Stat & STA_NODISK) return Stat; /* Is card existing in the soket? */
 800bf18:	4b6c      	ldr	r3, [pc, #432]	; (800c0cc <USER_SPI_initialize+0x1c8>)
 800bf1a:	781b      	ldrb	r3, [r3, #0]
 800bf1c:	b2db      	uxtb	r3, r3
 800bf1e:	f003 0302 	and.w	r3, r3, #2
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d003      	beq.n	800bf2e <USER_SPI_initialize+0x2a>
 800bf26:	4b69      	ldr	r3, [pc, #420]	; (800c0cc <USER_SPI_initialize+0x1c8>)
 800bf28:	781b      	ldrb	r3, [r3, #0]
 800bf2a:	b2db      	uxtb	r3, r3
 800bf2c:	e0c9      	b.n	800c0c2 <USER_SPI_initialize+0x1be>

    FCLK_SLOW();
 800bf2e:	4b68      	ldr	r3, [pc, #416]	; (800c0d0 <USER_SPI_initialize+0x1cc>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	681a      	ldr	r2, [r3, #0]
 800bf34:	4b66      	ldr	r3, [pc, #408]	; (800c0d0 <USER_SPI_initialize+0x1cc>)
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 800bf3c:	601a      	str	r2, [r3, #0]
    for (n = 10; n; n--) xchg_spi(0xFF);    /* Send 80 dummy clocks */
 800bf3e:	230a      	movs	r3, #10
 800bf40:	73fb      	strb	r3, [r7, #15]
 800bf42:	e005      	b.n	800bf50 <USER_SPI_initialize+0x4c>
 800bf44:	20ff      	movs	r0, #255	; 0xff
 800bf46:	f7ff fe7d 	bl	800bc44 <xchg_spi>
 800bf4a:	7bfb      	ldrb	r3, [r7, #15]
 800bf4c:	3b01      	subs	r3, #1
 800bf4e:	73fb      	strb	r3, [r7, #15]
 800bf50:	7bfb      	ldrb	r3, [r7, #15]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d1f6      	bne.n	800bf44 <USER_SPI_initialize+0x40>

    ty = 0;
 800bf56:	2300      	movs	r3, #0
 800bf58:	737b      	strb	r3, [r7, #13]
    if (send_cmd(CMD0, 0) == 1) {           /* Put the card SPI/Idle state */
 800bf5a:	2100      	movs	r1, #0
 800bf5c:	2000      	movs	r0, #0
 800bf5e:	f7ff ff62 	bl	800be26 <send_cmd>
 800bf62:	4603      	mov	r3, r0
 800bf64:	2b01      	cmp	r3, #1
 800bf66:	f040 808b 	bne.w	800c080 <USER_SPI_initialize+0x17c>
        SPI_Timer_On(1000);                 /* Initialization timeout = 1 sec */
 800bf6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800bf6e:	f7ff fe3f 	bl	800bbf0 <SPI_Timer_On>
        if (send_cmd(CMD8, 0x1AA) == 1) {   /* SDv2? */
 800bf72:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bf76:	2008      	movs	r0, #8
 800bf78:	f7ff ff55 	bl	800be26 <send_cmd>
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	2b01      	cmp	r3, #1
 800bf80:	d151      	bne.n	800c026 <USER_SPI_initialize+0x122>
            for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);    /* Get 32 bit return value of R7 resp */
 800bf82:	2300      	movs	r3, #0
 800bf84:	73fb      	strb	r3, [r7, #15]
 800bf86:	e00d      	b.n	800bfa4 <USER_SPI_initialize+0xa0>
 800bf88:	7bfc      	ldrb	r4, [r7, #15]
 800bf8a:	20ff      	movs	r0, #255	; 0xff
 800bf8c:	f7ff fe5a 	bl	800bc44 <xchg_spi>
 800bf90:	4603      	mov	r3, r0
 800bf92:	461a      	mov	r2, r3
 800bf94:	f107 0310 	add.w	r3, r7, #16
 800bf98:	4423      	add	r3, r4
 800bf9a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800bf9e:	7bfb      	ldrb	r3, [r7, #15]
 800bfa0:	3301      	adds	r3, #1
 800bfa2:	73fb      	strb	r3, [r7, #15]
 800bfa4:	7bfb      	ldrb	r3, [r7, #15]
 800bfa6:	2b03      	cmp	r3, #3
 800bfa8:	d9ee      	bls.n	800bf88 <USER_SPI_initialize+0x84>
            if (ocr[2] == 0x01 && ocr[3] == 0xAA) {             /* Is the card supports vcc of 2.7-3.6V? */
 800bfaa:	7abb      	ldrb	r3, [r7, #10]
 800bfac:	2b01      	cmp	r3, #1
 800bfae:	d167      	bne.n	800c080 <USER_SPI_initialize+0x17c>
 800bfb0:	7afb      	ldrb	r3, [r7, #11]
 800bfb2:	2baa      	cmp	r3, #170	; 0xaa
 800bfb4:	d164      	bne.n	800c080 <USER_SPI_initialize+0x17c>
                while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ; /* Wait for end of initialization with ACMD41(HCS) */
 800bfb6:	bf00      	nop
 800bfb8:	f7ff fe2e 	bl	800bc18 <SPI_Timer_Status>
 800bfbc:	4603      	mov	r3, r0
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d007      	beq.n	800bfd2 <USER_SPI_initialize+0xce>
 800bfc2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bfc6:	20a9      	movs	r0, #169	; 0xa9
 800bfc8:	f7ff ff2d 	bl	800be26 <send_cmd>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d1f2      	bne.n	800bfb8 <USER_SPI_initialize+0xb4>
                if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {        /* Check CCS bit in the OCR */
 800bfd2:	f7ff fe21 	bl	800bc18 <SPI_Timer_Status>
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d051      	beq.n	800c080 <USER_SPI_initialize+0x17c>
 800bfdc:	2100      	movs	r1, #0
 800bfde:	203a      	movs	r0, #58	; 0x3a
 800bfe0:	f7ff ff21 	bl	800be26 <send_cmd>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d14a      	bne.n	800c080 <USER_SPI_initialize+0x17c>
                    for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800bfea:	2300      	movs	r3, #0
 800bfec:	73fb      	strb	r3, [r7, #15]
 800bfee:	e00d      	b.n	800c00c <USER_SPI_initialize+0x108>
 800bff0:	7bfc      	ldrb	r4, [r7, #15]
 800bff2:	20ff      	movs	r0, #255	; 0xff
 800bff4:	f7ff fe26 	bl	800bc44 <xchg_spi>
 800bff8:	4603      	mov	r3, r0
 800bffa:	461a      	mov	r2, r3
 800bffc:	f107 0310 	add.w	r3, r7, #16
 800c000:	4423      	add	r3, r4
 800c002:	f803 2c08 	strb.w	r2, [r3, #-8]
 800c006:	7bfb      	ldrb	r3, [r7, #15]
 800c008:	3301      	adds	r3, #1
 800c00a:	73fb      	strb	r3, [r7, #15]
 800c00c:	7bfb      	ldrb	r3, [r7, #15]
 800c00e:	2b03      	cmp	r3, #3
 800c010:	d9ee      	bls.n	800bff0 <USER_SPI_initialize+0xec>
                    ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;  /* Card id SDv2 */
 800c012:	7a3b      	ldrb	r3, [r7, #8]
 800c014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d001      	beq.n	800c020 <USER_SPI_initialize+0x11c>
 800c01c:	230c      	movs	r3, #12
 800c01e:	e000      	b.n	800c022 <USER_SPI_initialize+0x11e>
 800c020:	2304      	movs	r3, #4
 800c022:	737b      	strb	r3, [r7, #13]
 800c024:	e02c      	b.n	800c080 <USER_SPI_initialize+0x17c>
                }
            }
        } else {    /* Not SDv2 card */
            if (send_cmd(ACMD41, 0) <= 1)   {   /* SDv1 or MMC? */
 800c026:	2100      	movs	r1, #0
 800c028:	20a9      	movs	r0, #169	; 0xa9
 800c02a:	f7ff fefc 	bl	800be26 <send_cmd>
 800c02e:	4603      	mov	r3, r0
 800c030:	2b01      	cmp	r3, #1
 800c032:	d804      	bhi.n	800c03e <USER_SPI_initialize+0x13a>
                ty = CT_SD1; cmd = ACMD41;  /* SDv1 (ACMD41(0)) */
 800c034:	2302      	movs	r3, #2
 800c036:	737b      	strb	r3, [r7, #13]
 800c038:	23a9      	movs	r3, #169	; 0xa9
 800c03a:	73bb      	strb	r3, [r7, #14]
 800c03c:	e003      	b.n	800c046 <USER_SPI_initialize+0x142>
            } else {
                ty = CT_MMC; cmd = CMD1;    /* MMCv3 (CMD1(0)) */
 800c03e:	2301      	movs	r3, #1
 800c040:	737b      	strb	r3, [r7, #13]
 800c042:	2301      	movs	r3, #1
 800c044:	73bb      	strb	r3, [r7, #14]
            }
            while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;        /* Wait for end of initialization */
 800c046:	bf00      	nop
 800c048:	f7ff fde6 	bl	800bc18 <SPI_Timer_Status>
 800c04c:	4603      	mov	r3, r0
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d007      	beq.n	800c062 <USER_SPI_initialize+0x15e>
 800c052:	7bbb      	ldrb	r3, [r7, #14]
 800c054:	2100      	movs	r1, #0
 800c056:	4618      	mov	r0, r3
 800c058:	f7ff fee5 	bl	800be26 <send_cmd>
 800c05c:	4603      	mov	r3, r0
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d1f2      	bne.n	800c048 <USER_SPI_initialize+0x144>
            if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)   /* Set block length: 512 */
 800c062:	f7ff fdd9 	bl	800bc18 <SPI_Timer_Status>
 800c066:	4603      	mov	r3, r0
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d007      	beq.n	800c07c <USER_SPI_initialize+0x178>
 800c06c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c070:	2010      	movs	r0, #16
 800c072:	f7ff fed8 	bl	800be26 <send_cmd>
 800c076:	4603      	mov	r3, r0
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d001      	beq.n	800c080 <USER_SPI_initialize+0x17c>
                ty = 0;
 800c07c:	2300      	movs	r3, #0
 800c07e:	737b      	strb	r3, [r7, #13]
        }
    }
    CardType = ty;  /* Card type */
 800c080:	4a14      	ldr	r2, [pc, #80]	; (800c0d4 <USER_SPI_initialize+0x1d0>)
 800c082:	7b7b      	ldrb	r3, [r7, #13]
 800c084:	7013      	strb	r3, [r2, #0]
    despiselect();
 800c086:	f7ff fe4b 	bl	800bd20 <despiselect>

    if (ty) {           /* OK */
 800c08a:	7b7b      	ldrb	r3, [r7, #13]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d012      	beq.n	800c0b6 <USER_SPI_initialize+0x1b2>
        FCLK_FAST();            /* Set fast clock */
 800c090:	4b0f      	ldr	r3, [pc, #60]	; (800c0d0 <USER_SPI_initialize+0x1cc>)
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800c09a:	4b0d      	ldr	r3, [pc, #52]	; (800c0d0 <USER_SPI_initialize+0x1cc>)
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	f042 0220 	orr.w	r2, r2, #32
 800c0a2:	601a      	str	r2, [r3, #0]
        Stat &= ~STA_NOINIT;    /* Clear STA_NOINIT flag */
 800c0a4:	4b09      	ldr	r3, [pc, #36]	; (800c0cc <USER_SPI_initialize+0x1c8>)
 800c0a6:	781b      	ldrb	r3, [r3, #0]
 800c0a8:	b2db      	uxtb	r3, r3
 800c0aa:	f023 0301 	bic.w	r3, r3, #1
 800c0ae:	b2da      	uxtb	r2, r3
 800c0b0:	4b06      	ldr	r3, [pc, #24]	; (800c0cc <USER_SPI_initialize+0x1c8>)
 800c0b2:	701a      	strb	r2, [r3, #0]
 800c0b4:	e002      	b.n	800c0bc <USER_SPI_initialize+0x1b8>
    } else {            /* Failed */
        Stat = STA_NOINIT;
 800c0b6:	4b05      	ldr	r3, [pc, #20]	; (800c0cc <USER_SPI_initialize+0x1c8>)
 800c0b8:	2201      	movs	r2, #1
 800c0ba:	701a      	strb	r2, [r3, #0]
    }

    return Stat;
 800c0bc:	4b03      	ldr	r3, [pc, #12]	; (800c0cc <USER_SPI_initialize+0x1c8>)
 800c0be:	781b      	ldrb	r3, [r3, #0]
 800c0c0:	b2db      	uxtb	r3, r3
}
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	3714      	adds	r7, #20
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	bd90      	pop	{r4, r7, pc}
 800c0ca:	bf00      	nop
 800c0cc:	20000024 	.word	0x20000024
 800c0d0:	200044fc 	.word	0x200044fc
 800c0d4:	20000604 	.word	0x20000604

0800c0d8 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
    BYTE drv        /* Physical drive number (0) */
)
{
 800c0d8:	b480      	push	{r7}
 800c0da:	b083      	sub	sp, #12
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	4603      	mov	r3, r0
 800c0e0:	71fb      	strb	r3, [r7, #7]
    if (drv) return STA_NOINIT;     /* Supports only drive 0 */
 800c0e2:	79fb      	ldrb	r3, [r7, #7]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d001      	beq.n	800c0ec <USER_SPI_status+0x14>
 800c0e8:	2301      	movs	r3, #1
 800c0ea:	e002      	b.n	800c0f2 <USER_SPI_status+0x1a>

    return Stat;    /* Return disk status */
 800c0ec:	4b04      	ldr	r3, [pc, #16]	; (800c100 <USER_SPI_status+0x28>)
 800c0ee:	781b      	ldrb	r3, [r3, #0]
 800c0f0:	b2db      	uxtb	r3, r3
}
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	370c      	adds	r7, #12
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fc:	4770      	bx	lr
 800c0fe:	bf00      	nop
 800c100:	20000024 	.word	0x20000024

0800c104 <USER_SPI_read>:
    BYTE drv,       /* Physical drive number (0) */
    BYTE *buff,     /* Pointer to the data buffer to store read data */
    DWORD sector,   /* Start sector number (LBA) */
    UINT count      /* Number of sectors to read (1..128) */
)
{
 800c104:	b580      	push	{r7, lr}
 800c106:	b084      	sub	sp, #16
 800c108:	af00      	add	r7, sp, #0
 800c10a:	60b9      	str	r1, [r7, #8]
 800c10c:	607a      	str	r2, [r7, #4]
 800c10e:	603b      	str	r3, [r7, #0]
 800c110:	4603      	mov	r3, r0
 800c112:	73fb      	strb	r3, [r7, #15]
    if (drv || !count) return RES_PARERR;       /* Check parameter */
 800c114:	7bfb      	ldrb	r3, [r7, #15]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d102      	bne.n	800c120 <USER_SPI_read+0x1c>
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d101      	bne.n	800c124 <USER_SPI_read+0x20>
 800c120:	2304      	movs	r3, #4
 800c122:	e04d      	b.n	800c1c0 <USER_SPI_read+0xbc>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check if drive is ready */
 800c124:	4b28      	ldr	r3, [pc, #160]	; (800c1c8 <USER_SPI_read+0xc4>)
 800c126:	781b      	ldrb	r3, [r3, #0]
 800c128:	b2db      	uxtb	r3, r3
 800c12a:	f003 0301 	and.w	r3, r3, #1
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d001      	beq.n	800c136 <USER_SPI_read+0x32>
 800c132:	2303      	movs	r3, #3
 800c134:	e044      	b.n	800c1c0 <USER_SPI_read+0xbc>

    if (!(CardType & CT_BLOCK)) sector *= 512;  /* LBA ot BA conversion (byte addressing cards) */
 800c136:	4b25      	ldr	r3, [pc, #148]	; (800c1cc <USER_SPI_read+0xc8>)
 800c138:	781b      	ldrb	r3, [r3, #0]
 800c13a:	f003 0308 	and.w	r3, r3, #8
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d102      	bne.n	800c148 <USER_SPI_read+0x44>
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	025b      	lsls	r3, r3, #9
 800c146:	607b      	str	r3, [r7, #4]

    if (count == 1) {   /* Single sector read */
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	2b01      	cmp	r3, #1
 800c14c:	d111      	bne.n	800c172 <USER_SPI_read+0x6e>
        if ((send_cmd(CMD17, sector) == 0)  /* READ_SINGLE_BLOCK */
 800c14e:	6879      	ldr	r1, [r7, #4]
 800c150:	2011      	movs	r0, #17
 800c152:	f7ff fe68 	bl	800be26 <send_cmd>
 800c156:	4603      	mov	r3, r0
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d129      	bne.n	800c1b0 <USER_SPI_read+0xac>
            && rcvr_datablock(buff, 512)) {
 800c15c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c160:	68b8      	ldr	r0, [r7, #8]
 800c162:	f7ff fe05 	bl	800bd70 <rcvr_datablock>
 800c166:	4603      	mov	r3, r0
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d021      	beq.n	800c1b0 <USER_SPI_read+0xac>
            count = 0;
 800c16c:	2300      	movs	r3, #0
 800c16e:	603b      	str	r3, [r7, #0]
 800c170:	e01e      	b.n	800c1b0 <USER_SPI_read+0xac>
        }
    }
    else {              /* Multiple sector read */
        if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
 800c172:	6879      	ldr	r1, [r7, #4]
 800c174:	2012      	movs	r0, #18
 800c176:	f7ff fe56 	bl	800be26 <send_cmd>
 800c17a:	4603      	mov	r3, r0
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d117      	bne.n	800c1b0 <USER_SPI_read+0xac>
            do {
                if (!rcvr_datablock(buff, 512)) break;
 800c180:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c184:	68b8      	ldr	r0, [r7, #8]
 800c186:	f7ff fdf3 	bl	800bd70 <rcvr_datablock>
 800c18a:	4603      	mov	r3, r0
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d00a      	beq.n	800c1a6 <USER_SPI_read+0xa2>
                buff += 512;
 800c190:	68bb      	ldr	r3, [r7, #8]
 800c192:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c196:	60bb      	str	r3, [r7, #8]
            } while (--count);
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	3b01      	subs	r3, #1
 800c19c:	603b      	str	r3, [r7, #0]
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d1ed      	bne.n	800c180 <USER_SPI_read+0x7c>
 800c1a4:	e000      	b.n	800c1a8 <USER_SPI_read+0xa4>
                if (!rcvr_datablock(buff, 512)) break;
 800c1a6:	bf00      	nop
            send_cmd(CMD12, 0);             /* STOP_TRANSMISSION */
 800c1a8:	2100      	movs	r1, #0
 800c1aa:	200c      	movs	r0, #12
 800c1ac:	f7ff fe3b 	bl	800be26 <send_cmd>
        }
    }
    despiselect();
 800c1b0:	f7ff fdb6 	bl	800bd20 <despiselect>

    return count ? RES_ERROR : RES_OK;  /* Return result */
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	bf14      	ite	ne
 800c1ba:	2301      	movne	r3, #1
 800c1bc:	2300      	moveq	r3, #0
 800c1be:	b2db      	uxtb	r3, r3
}
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	3710      	adds	r7, #16
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	bd80      	pop	{r7, pc}
 800c1c8:	20000024 	.word	0x20000024
 800c1cc:	20000604 	.word	0x20000604

0800c1d0 <USER_SPI_write>:
    BYTE drv,           /* Physical drive number (0) */
    const BYTE *buff,   /* Ponter to the data to write */
    DWORD sector,       /* Start sector number (LBA) */
    UINT count          /* Number of sectors to write (1..128) */
)
{
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	b084      	sub	sp, #16
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	60b9      	str	r1, [r7, #8]
 800c1d8:	607a      	str	r2, [r7, #4]
 800c1da:	603b      	str	r3, [r7, #0]
 800c1dc:	4603      	mov	r3, r0
 800c1de:	73fb      	strb	r3, [r7, #15]
    if (drv || !count) return RES_PARERR;       /* Check parameter */
 800c1e0:	7bfb      	ldrb	r3, [r7, #15]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d102      	bne.n	800c1ec <USER_SPI_write+0x1c>
 800c1e6:	683b      	ldr	r3, [r7, #0]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d101      	bne.n	800c1f0 <USER_SPI_write+0x20>
 800c1ec:	2304      	movs	r3, #4
 800c1ee:	e063      	b.n	800c2b8 <USER_SPI_write+0xe8>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check drive status */
 800c1f0:	4b33      	ldr	r3, [pc, #204]	; (800c2c0 <USER_SPI_write+0xf0>)
 800c1f2:	781b      	ldrb	r3, [r3, #0]
 800c1f4:	b2db      	uxtb	r3, r3
 800c1f6:	f003 0301 	and.w	r3, r3, #1
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d001      	beq.n	800c202 <USER_SPI_write+0x32>
 800c1fe:	2303      	movs	r3, #3
 800c200:	e05a      	b.n	800c2b8 <USER_SPI_write+0xe8>
    if (Stat & STA_PROTECT) return RES_WRPRT;   /* Check write protect */
 800c202:	4b2f      	ldr	r3, [pc, #188]	; (800c2c0 <USER_SPI_write+0xf0>)
 800c204:	781b      	ldrb	r3, [r3, #0]
 800c206:	b2db      	uxtb	r3, r3
 800c208:	f003 0304 	and.w	r3, r3, #4
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d001      	beq.n	800c214 <USER_SPI_write+0x44>
 800c210:	2302      	movs	r3, #2
 800c212:	e051      	b.n	800c2b8 <USER_SPI_write+0xe8>

    if (!(CardType & CT_BLOCK)) sector *= 512;  /* LBA ==> BA conversion (byte addressing cards) */
 800c214:	4b2b      	ldr	r3, [pc, #172]	; (800c2c4 <USER_SPI_write+0xf4>)
 800c216:	781b      	ldrb	r3, [r3, #0]
 800c218:	f003 0308 	and.w	r3, r3, #8
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d102      	bne.n	800c226 <USER_SPI_write+0x56>
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	025b      	lsls	r3, r3, #9
 800c224:	607b      	str	r3, [r7, #4]

    if (count == 1) {   /* Single sector write */
 800c226:	683b      	ldr	r3, [r7, #0]
 800c228:	2b01      	cmp	r3, #1
 800c22a:	d110      	bne.n	800c24e <USER_SPI_write+0x7e>
        if ((send_cmd(CMD24, sector) == 0)  /* WRITE_BLOCK */
 800c22c:	6879      	ldr	r1, [r7, #4]
 800c22e:	2018      	movs	r0, #24
 800c230:	f7ff fdf9 	bl	800be26 <send_cmd>
 800c234:	4603      	mov	r3, r0
 800c236:	2b00      	cmp	r3, #0
 800c238:	d136      	bne.n	800c2a8 <USER_SPI_write+0xd8>
            && xmit_datablock(buff, 0xFE)) {
 800c23a:	21fe      	movs	r1, #254	; 0xfe
 800c23c:	68b8      	ldr	r0, [r7, #8]
 800c23e:	f7ff fdc0 	bl	800bdc2 <xmit_datablock>
 800c242:	4603      	mov	r3, r0
 800c244:	2b00      	cmp	r3, #0
 800c246:	d02f      	beq.n	800c2a8 <USER_SPI_write+0xd8>
            count = 0;
 800c248:	2300      	movs	r3, #0
 800c24a:	603b      	str	r3, [r7, #0]
 800c24c:	e02c      	b.n	800c2a8 <USER_SPI_write+0xd8>
        }
    }
    else {              /* Multiple sector write */
        if (CardType & CT_SDC) send_cmd(ACMD23, count); /* Predefine number of sectors */
 800c24e:	4b1d      	ldr	r3, [pc, #116]	; (800c2c4 <USER_SPI_write+0xf4>)
 800c250:	781b      	ldrb	r3, [r3, #0]
 800c252:	f003 0306 	and.w	r3, r3, #6
 800c256:	2b00      	cmp	r3, #0
 800c258:	d003      	beq.n	800c262 <USER_SPI_write+0x92>
 800c25a:	6839      	ldr	r1, [r7, #0]
 800c25c:	2097      	movs	r0, #151	; 0x97
 800c25e:	f7ff fde2 	bl	800be26 <send_cmd>
        if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
 800c262:	6879      	ldr	r1, [r7, #4]
 800c264:	2019      	movs	r0, #25
 800c266:	f7ff fdde 	bl	800be26 <send_cmd>
 800c26a:	4603      	mov	r3, r0
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d11b      	bne.n	800c2a8 <USER_SPI_write+0xd8>
            do {
                if (!xmit_datablock(buff, 0xFC)) break;
 800c270:	21fc      	movs	r1, #252	; 0xfc
 800c272:	68b8      	ldr	r0, [r7, #8]
 800c274:	f7ff fda5 	bl	800bdc2 <xmit_datablock>
 800c278:	4603      	mov	r3, r0
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d00a      	beq.n	800c294 <USER_SPI_write+0xc4>
                buff += 512;
 800c27e:	68bb      	ldr	r3, [r7, #8]
 800c280:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c284:	60bb      	str	r3, [r7, #8]
            } while (--count);
 800c286:	683b      	ldr	r3, [r7, #0]
 800c288:	3b01      	subs	r3, #1
 800c28a:	603b      	str	r3, [r7, #0]
 800c28c:	683b      	ldr	r3, [r7, #0]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d1ee      	bne.n	800c270 <USER_SPI_write+0xa0>
 800c292:	e000      	b.n	800c296 <USER_SPI_write+0xc6>
                if (!xmit_datablock(buff, 0xFC)) break;
 800c294:	bf00      	nop
            if (!xmit_datablock(0, 0xFD)) count = 1;    /* STOP_TRAN token */
 800c296:	21fd      	movs	r1, #253	; 0xfd
 800c298:	2000      	movs	r0, #0
 800c29a:	f7ff fd92 	bl	800bdc2 <xmit_datablock>
 800c29e:	4603      	mov	r3, r0
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d101      	bne.n	800c2a8 <USER_SPI_write+0xd8>
 800c2a4:	2301      	movs	r3, #1
 800c2a6:	603b      	str	r3, [r7, #0]
        }
    }
    despiselect();
 800c2a8:	f7ff fd3a 	bl	800bd20 <despiselect>

    return count ? RES_ERROR : RES_OK;  /* Return result */
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	bf14      	ite	ne
 800c2b2:	2301      	movne	r3, #1
 800c2b4:	2300      	moveq	r3, #0
 800c2b6:	b2db      	uxtb	r3, r3
}
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	3710      	adds	r7, #16
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	bd80      	pop	{r7, pc}
 800c2c0:	20000024 	.word	0x20000024
 800c2c4:	20000604 	.word	0x20000604

0800c2c8 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
    BYTE drv,       /* Physical drive number (0) */
    BYTE cmd,       /* Control command code */
    void *buff      /* Pointer to the conrtol data */
)
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	b08c      	sub	sp, #48	; 0x30
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	603a      	str	r2, [r7, #0]
 800c2d2:	71fb      	strb	r3, [r7, #7]
 800c2d4:	460b      	mov	r3, r1
 800c2d6:	71bb      	strb	r3, [r7, #6]
    DRESULT res;
    BYTE n, csd[16];
    DWORD *dp, st, ed, csize;


    if (drv) return RES_PARERR;                 /* Check parameter */
 800c2d8:	79fb      	ldrb	r3, [r7, #7]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d001      	beq.n	800c2e2 <USER_SPI_ioctl+0x1a>
 800c2de:	2304      	movs	r3, #4
 800c2e0:	e15a      	b.n	800c598 <USER_SPI_ioctl+0x2d0>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check if drive is ready */
 800c2e2:	4baf      	ldr	r3, [pc, #700]	; (800c5a0 <USER_SPI_ioctl+0x2d8>)
 800c2e4:	781b      	ldrb	r3, [r3, #0]
 800c2e6:	b2db      	uxtb	r3, r3
 800c2e8:	f003 0301 	and.w	r3, r3, #1
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d001      	beq.n	800c2f4 <USER_SPI_ioctl+0x2c>
 800c2f0:	2303      	movs	r3, #3
 800c2f2:	e151      	b.n	800c598 <USER_SPI_ioctl+0x2d0>

    res = RES_ERROR;
 800c2f4:	2301      	movs	r3, #1
 800c2f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    switch (cmd) {
 800c2fa:	79bb      	ldrb	r3, [r7, #6]
 800c2fc:	2b04      	cmp	r3, #4
 800c2fe:	f200 8136 	bhi.w	800c56e <USER_SPI_ioctl+0x2a6>
 800c302:	a201      	add	r2, pc, #4	; (adr r2, 800c308 <USER_SPI_ioctl+0x40>)
 800c304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c308:	0800c31d 	.word	0x0800c31d
 800c30c:	0800c331 	.word	0x0800c331
 800c310:	0800c56f 	.word	0x0800c56f
 800c314:	0800c3dd 	.word	0x0800c3dd
 800c318:	0800c4d3 	.word	0x0800c4d3
    case CTRL_SYNC :        /* Wait for end of internal write process of the drive */
        if (spiselect()) res = RES_OK;
 800c31c:	f7ff fd0e 	bl	800bd3c <spiselect>
 800c320:	4603      	mov	r3, r0
 800c322:	2b00      	cmp	r3, #0
 800c324:	f000 8127 	beq.w	800c576 <USER_SPI_ioctl+0x2ae>
 800c328:	2300      	movs	r3, #0
 800c32a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800c32e:	e122      	b.n	800c576 <USER_SPI_ioctl+0x2ae>

    case GET_SECTOR_COUNT : /* Get drive capacity in unit of sector (DWORD) */
        if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800c330:	2100      	movs	r1, #0
 800c332:	2009      	movs	r0, #9
 800c334:	f7ff fd77 	bl	800be26 <send_cmd>
 800c338:	4603      	mov	r3, r0
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	f040 811d 	bne.w	800c57a <USER_SPI_ioctl+0x2b2>
 800c340:	f107 030c 	add.w	r3, r7, #12
 800c344:	2110      	movs	r1, #16
 800c346:	4618      	mov	r0, r3
 800c348:	f7ff fd12 	bl	800bd70 <rcvr_datablock>
 800c34c:	4603      	mov	r3, r0
 800c34e:	2b00      	cmp	r3, #0
 800c350:	f000 8113 	beq.w	800c57a <USER_SPI_ioctl+0x2b2>
            if ((csd[0] >> 6) == 1) {   /* SDC ver 2.00 */
 800c354:	7b3b      	ldrb	r3, [r7, #12]
 800c356:	099b      	lsrs	r3, r3, #6
 800c358:	b2db      	uxtb	r3, r3
 800c35a:	2b01      	cmp	r3, #1
 800c35c:	d111      	bne.n	800c382 <USER_SPI_ioctl+0xba>
                csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800c35e:	7d7b      	ldrb	r3, [r7, #21]
 800c360:	461a      	mov	r2, r3
 800c362:	7d3b      	ldrb	r3, [r7, #20]
 800c364:	021b      	lsls	r3, r3, #8
 800c366:	4413      	add	r3, r2
 800c368:	461a      	mov	r2, r3
 800c36a:	7cfb      	ldrb	r3, [r7, #19]
 800c36c:	041b      	lsls	r3, r3, #16
 800c36e:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800c372:	4413      	add	r3, r2
 800c374:	3301      	adds	r3, #1
 800c376:	61fb      	str	r3, [r7, #28]
                *(DWORD*)buff = csize << 10;
 800c378:	69fb      	ldr	r3, [r7, #28]
 800c37a:	029a      	lsls	r2, r3, #10
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	601a      	str	r2, [r3, #0]
 800c380:	e028      	b.n	800c3d4 <USER_SPI_ioctl+0x10c>
            } else {                    /* SDC ver 1.XX or MMC ver 3 */
                n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800c382:	7c7b      	ldrb	r3, [r7, #17]
 800c384:	f003 030f 	and.w	r3, r3, #15
 800c388:	b2da      	uxtb	r2, r3
 800c38a:	7dbb      	ldrb	r3, [r7, #22]
 800c38c:	09db      	lsrs	r3, r3, #7
 800c38e:	b2db      	uxtb	r3, r3
 800c390:	4413      	add	r3, r2
 800c392:	b2da      	uxtb	r2, r3
 800c394:	7d7b      	ldrb	r3, [r7, #21]
 800c396:	005b      	lsls	r3, r3, #1
 800c398:	b2db      	uxtb	r3, r3
 800c39a:	f003 0306 	and.w	r3, r3, #6
 800c39e:	b2db      	uxtb	r3, r3
 800c3a0:	4413      	add	r3, r2
 800c3a2:	b2db      	uxtb	r3, r3
 800c3a4:	3302      	adds	r3, #2
 800c3a6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800c3aa:	7d3b      	ldrb	r3, [r7, #20]
 800c3ac:	099b      	lsrs	r3, r3, #6
 800c3ae:	b2db      	uxtb	r3, r3
 800c3b0:	461a      	mov	r2, r3
 800c3b2:	7cfb      	ldrb	r3, [r7, #19]
 800c3b4:	009b      	lsls	r3, r3, #2
 800c3b6:	441a      	add	r2, r3
 800c3b8:	7cbb      	ldrb	r3, [r7, #18]
 800c3ba:	029b      	lsls	r3, r3, #10
 800c3bc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c3c0:	4413      	add	r3, r2
 800c3c2:	3301      	adds	r3, #1
 800c3c4:	61fb      	str	r3, [r7, #28]
                *(DWORD*)buff = csize << (n - 9);
 800c3c6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c3ca:	3b09      	subs	r3, #9
 800c3cc:	69fa      	ldr	r2, [r7, #28]
 800c3ce:	409a      	lsls	r2, r3
 800c3d0:	683b      	ldr	r3, [r7, #0]
 800c3d2:	601a      	str	r2, [r3, #0]
            }
            res = RES_OK;
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }
        break;
 800c3da:	e0ce      	b.n	800c57a <USER_SPI_ioctl+0x2b2>

    case GET_BLOCK_SIZE :   /* Get erase block size in unit of sector (DWORD) */
        if (CardType & CT_SD2) {    /* SDC ver 2.00 */
 800c3dc:	4b71      	ldr	r3, [pc, #452]	; (800c5a4 <USER_SPI_ioctl+0x2dc>)
 800c3de:	781b      	ldrb	r3, [r3, #0]
 800c3e0:	f003 0304 	and.w	r3, r3, #4
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d031      	beq.n	800c44c <USER_SPI_ioctl+0x184>
            if (send_cmd(ACMD13, 0) == 0) { /* Read SD status */
 800c3e8:	2100      	movs	r1, #0
 800c3ea:	208d      	movs	r0, #141	; 0x8d
 800c3ec:	f7ff fd1b 	bl	800be26 <send_cmd>
 800c3f0:	4603      	mov	r3, r0
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	f040 80c3 	bne.w	800c57e <USER_SPI_ioctl+0x2b6>
                xchg_spi(0xFF);
 800c3f8:	20ff      	movs	r0, #255	; 0xff
 800c3fa:	f7ff fc23 	bl	800bc44 <xchg_spi>
                if (rcvr_datablock(csd, 16)) {              /* Read partial block */
 800c3fe:	f107 030c 	add.w	r3, r7, #12
 800c402:	2110      	movs	r1, #16
 800c404:	4618      	mov	r0, r3
 800c406:	f7ff fcb3 	bl	800bd70 <rcvr_datablock>
 800c40a:	4603      	mov	r3, r0
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	f000 80b6 	beq.w	800c57e <USER_SPI_ioctl+0x2b6>
                    for (n = 64 - 16; n; n--) xchg_spi(0xFF);   /* Purge trailing data */
 800c412:	2330      	movs	r3, #48	; 0x30
 800c414:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800c418:	e007      	b.n	800c42a <USER_SPI_ioctl+0x162>
 800c41a:	20ff      	movs	r0, #255	; 0xff
 800c41c:	f7ff fc12 	bl	800bc44 <xchg_spi>
 800c420:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c424:	3b01      	subs	r3, #1
 800c426:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800c42a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d1f3      	bne.n	800c41a <USER_SPI_ioctl+0x152>
                    *(DWORD*)buff = 16UL << (csd[10] >> 4);
 800c432:	7dbb      	ldrb	r3, [r7, #22]
 800c434:	091b      	lsrs	r3, r3, #4
 800c436:	b2db      	uxtb	r3, r3
 800c438:	461a      	mov	r2, r3
 800c43a:	2310      	movs	r3, #16
 800c43c:	fa03 f202 	lsl.w	r2, r3, r2
 800c440:	683b      	ldr	r3, [r7, #0]
 800c442:	601a      	str	r2, [r3, #0]
                    res = RES_OK;
 800c444:	2300      	movs	r3, #0
 800c446:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                    *(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
                }
                res = RES_OK;
            }
        }
        break;
 800c44a:	e098      	b.n	800c57e <USER_SPI_ioctl+0x2b6>
            if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {  /* Read CSD */
 800c44c:	2100      	movs	r1, #0
 800c44e:	2009      	movs	r0, #9
 800c450:	f7ff fce9 	bl	800be26 <send_cmd>
 800c454:	4603      	mov	r3, r0
 800c456:	2b00      	cmp	r3, #0
 800c458:	f040 8091 	bne.w	800c57e <USER_SPI_ioctl+0x2b6>
 800c45c:	f107 030c 	add.w	r3, r7, #12
 800c460:	2110      	movs	r1, #16
 800c462:	4618      	mov	r0, r3
 800c464:	f7ff fc84 	bl	800bd70 <rcvr_datablock>
 800c468:	4603      	mov	r3, r0
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	f000 8087 	beq.w	800c57e <USER_SPI_ioctl+0x2b6>
                if (CardType & CT_SD1) {    /* SDC ver 1.XX */
 800c470:	4b4c      	ldr	r3, [pc, #304]	; (800c5a4 <USER_SPI_ioctl+0x2dc>)
 800c472:	781b      	ldrb	r3, [r3, #0]
 800c474:	f003 0302 	and.w	r3, r3, #2
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d012      	beq.n	800c4a2 <USER_SPI_ioctl+0x1da>
                    *(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800c47c:	7dbb      	ldrb	r3, [r7, #22]
 800c47e:	005b      	lsls	r3, r3, #1
 800c480:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800c484:	7dfa      	ldrb	r2, [r7, #23]
 800c486:	09d2      	lsrs	r2, r2, #7
 800c488:	b2d2      	uxtb	r2, r2
 800c48a:	4413      	add	r3, r2
 800c48c:	1c5a      	adds	r2, r3, #1
 800c48e:	7e7b      	ldrb	r3, [r7, #25]
 800c490:	099b      	lsrs	r3, r3, #6
 800c492:	b2db      	uxtb	r3, r3
 800c494:	3b01      	subs	r3, #1
 800c496:	fa02 f303 	lsl.w	r3, r2, r3
 800c49a:	461a      	mov	r2, r3
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	601a      	str	r2, [r3, #0]
 800c4a0:	e013      	b.n	800c4ca <USER_SPI_ioctl+0x202>
                    *(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800c4a2:	7dbb      	ldrb	r3, [r7, #22]
 800c4a4:	109b      	asrs	r3, r3, #2
 800c4a6:	b29b      	uxth	r3, r3
 800c4a8:	f003 031f 	and.w	r3, r3, #31
 800c4ac:	3301      	adds	r3, #1
 800c4ae:	7dfa      	ldrb	r2, [r7, #23]
 800c4b0:	00d2      	lsls	r2, r2, #3
 800c4b2:	f002 0218 	and.w	r2, r2, #24
 800c4b6:	7df9      	ldrb	r1, [r7, #23]
 800c4b8:	0949      	lsrs	r1, r1, #5
 800c4ba:	b2c9      	uxtb	r1, r1
 800c4bc:	440a      	add	r2, r1
 800c4be:	3201      	adds	r2, #1
 800c4c0:	fb02 f303 	mul.w	r3, r2, r3
 800c4c4:	461a      	mov	r2, r3
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	601a      	str	r2, [r3, #0]
                res = RES_OK;
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800c4d0:	e055      	b.n	800c57e <USER_SPI_ioctl+0x2b6>

    case CTRL_TRIM :    /* Erase a block of sectors (used when _USE_ERASE == 1) */
        if (!(CardType & CT_SDC)) break;                /* Check if the card is SDC */
 800c4d2:	4b34      	ldr	r3, [pc, #208]	; (800c5a4 <USER_SPI_ioctl+0x2dc>)
 800c4d4:	781b      	ldrb	r3, [r3, #0]
 800c4d6:	f003 0306 	and.w	r3, r3, #6
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d051      	beq.n	800c582 <USER_SPI_ioctl+0x2ba>
        if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;   /* Get CSD */
 800c4de:	f107 020c 	add.w	r2, r7, #12
 800c4e2:	79fb      	ldrb	r3, [r7, #7]
 800c4e4:	210b      	movs	r1, #11
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	f7ff feee 	bl	800c2c8 <USER_SPI_ioctl>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d149      	bne.n	800c586 <USER_SPI_ioctl+0x2be>
        if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; /* Check if sector erase can be applied to the card */
 800c4f2:	7b3b      	ldrb	r3, [r7, #12]
 800c4f4:	099b      	lsrs	r3, r3, #6
 800c4f6:	b2db      	uxtb	r3, r3
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d104      	bne.n	800c506 <USER_SPI_ioctl+0x23e>
 800c4fc:	7dbb      	ldrb	r3, [r7, #22]
 800c4fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c502:	2b00      	cmp	r3, #0
 800c504:	d041      	beq.n	800c58a <USER_SPI_ioctl+0x2c2>
        dp = buff; st = dp[0]; ed = dp[1];              /* Load sector block */
 800c506:	683b      	ldr	r3, [r7, #0]
 800c508:	623b      	str	r3, [r7, #32]
 800c50a:	6a3b      	ldr	r3, [r7, #32]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	62bb      	str	r3, [r7, #40]	; 0x28
 800c510:	6a3b      	ldr	r3, [r7, #32]
 800c512:	685b      	ldr	r3, [r3, #4]
 800c514:	627b      	str	r3, [r7, #36]	; 0x24
        if (!(CardType & CT_BLOCK)) {
 800c516:	4b23      	ldr	r3, [pc, #140]	; (800c5a4 <USER_SPI_ioctl+0x2dc>)
 800c518:	781b      	ldrb	r3, [r3, #0]
 800c51a:	f003 0308 	and.w	r3, r3, #8
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d105      	bne.n	800c52e <USER_SPI_ioctl+0x266>
            st *= 512; ed *= 512;
 800c522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c524:	025b      	lsls	r3, r3, #9
 800c526:	62bb      	str	r3, [r7, #40]	; 0x28
 800c528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c52a:	025b      	lsls	r3, r3, #9
 800c52c:	627b      	str	r3, [r7, #36]	; 0x24
        }
        if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) { /* Erase sector block */
 800c52e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c530:	2020      	movs	r0, #32
 800c532:	f7ff fc78 	bl	800be26 <send_cmd>
 800c536:	4603      	mov	r3, r0
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d128      	bne.n	800c58e <USER_SPI_ioctl+0x2c6>
 800c53c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c53e:	2021      	movs	r0, #33	; 0x21
 800c540:	f7ff fc71 	bl	800be26 <send_cmd>
 800c544:	4603      	mov	r3, r0
 800c546:	2b00      	cmp	r3, #0
 800c548:	d121      	bne.n	800c58e <USER_SPI_ioctl+0x2c6>
 800c54a:	2100      	movs	r1, #0
 800c54c:	2026      	movs	r0, #38	; 0x26
 800c54e:	f7ff fc6a 	bl	800be26 <send_cmd>
 800c552:	4603      	mov	r3, r0
 800c554:	2b00      	cmp	r3, #0
 800c556:	d11a      	bne.n	800c58e <USER_SPI_ioctl+0x2c6>
 800c558:	f247 5030 	movw	r0, #30000	; 0x7530
 800c55c:	f7ff fbbd 	bl	800bcda <wait_ready>
 800c560:	4603      	mov	r3, r0
 800c562:	2b00      	cmp	r3, #0
 800c564:	d013      	beq.n	800c58e <USER_SPI_ioctl+0x2c6>
            res = RES_OK;   /* FatFs does not check result of this command */
 800c566:	2300      	movs	r3, #0
 800c568:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }
        break;
 800c56c:	e00f      	b.n	800c58e <USER_SPI_ioctl+0x2c6>

    default:
        res = RES_PARERR;
 800c56e:	2304      	movs	r3, #4
 800c570:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800c574:	e00c      	b.n	800c590 <USER_SPI_ioctl+0x2c8>
        break;
 800c576:	bf00      	nop
 800c578:	e00a      	b.n	800c590 <USER_SPI_ioctl+0x2c8>
        break;
 800c57a:	bf00      	nop
 800c57c:	e008      	b.n	800c590 <USER_SPI_ioctl+0x2c8>
        break;
 800c57e:	bf00      	nop
 800c580:	e006      	b.n	800c590 <USER_SPI_ioctl+0x2c8>
        if (!(CardType & CT_SDC)) break;                /* Check if the card is SDC */
 800c582:	bf00      	nop
 800c584:	e004      	b.n	800c590 <USER_SPI_ioctl+0x2c8>
        if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;   /* Get CSD */
 800c586:	bf00      	nop
 800c588:	e002      	b.n	800c590 <USER_SPI_ioctl+0x2c8>
        if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; /* Check if sector erase can be applied to the card */
 800c58a:	bf00      	nop
 800c58c:	e000      	b.n	800c590 <USER_SPI_ioctl+0x2c8>
        break;
 800c58e:	bf00      	nop
    }

    despiselect();
 800c590:	f7ff fbc6 	bl	800bd20 <despiselect>

    return res;
 800c594:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c598:	4618      	mov	r0, r3
 800c59a:	3730      	adds	r7, #48	; 0x30
 800c59c:	46bd      	mov	sp, r7
 800c59e:	bd80      	pop	{r7, pc}
 800c5a0:	20000024 	.word	0x20000024
 800c5a4:	20000604 	.word	0x20000604

0800c5a8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b084      	sub	sp, #16
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
 800c5b0:	460b      	mov	r3, r1
 800c5b2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c5b4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c5b8:	f003 fcf6 	bl	800ffa8 <malloc>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d105      	bne.n	800c5d2 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800c5ce:	2302      	movs	r3, #2
 800c5d0:	e066      	b.n	800c6a0 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	68fa      	ldr	r2, [r7, #12]
 800c5d6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	7c1b      	ldrb	r3, [r3, #16]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d119      	bne.n	800c616 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c5e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c5e6:	2202      	movs	r2, #2
 800c5e8:	2181      	movs	r1, #129	; 0x81
 800c5ea:	6878      	ldr	r0, [r7, #4]
 800c5ec:	f003 fae5 	bl	800fbba <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	2201      	movs	r2, #1
 800c5f4:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c5f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c5fa:	2202      	movs	r2, #2
 800c5fc:	2101      	movs	r1, #1
 800c5fe:	6878      	ldr	r0, [r7, #4]
 800c600:	f003 fadb 	bl	800fbba <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	2201      	movs	r2, #1
 800c608:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	2210      	movs	r2, #16
 800c610:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800c614:	e016      	b.n	800c644 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c616:	2340      	movs	r3, #64	; 0x40
 800c618:	2202      	movs	r2, #2
 800c61a:	2181      	movs	r1, #129	; 0x81
 800c61c:	6878      	ldr	r0, [r7, #4]
 800c61e:	f003 facc 	bl	800fbba <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	2201      	movs	r2, #1
 800c626:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c628:	2340      	movs	r3, #64	; 0x40
 800c62a:	2202      	movs	r2, #2
 800c62c:	2101      	movs	r1, #1
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f003 fac3 	bl	800fbba <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2201      	movs	r2, #1
 800c638:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	2210      	movs	r2, #16
 800c640:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c644:	2308      	movs	r3, #8
 800c646:	2203      	movs	r2, #3
 800c648:	2182      	movs	r1, #130	; 0x82
 800c64a:	6878      	ldr	r0, [r7, #4]
 800c64c:	f003 fab5 	bl	800fbba <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	2201      	movs	r2, #1
 800c654:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	2200      	movs	r2, #0
 800c666:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	2200      	movs	r2, #0
 800c66e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	7c1b      	ldrb	r3, [r3, #16]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d109      	bne.n	800c68e <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c680:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c684:	2101      	movs	r1, #1
 800c686:	6878      	ldr	r0, [r7, #4]
 800c688:	f003 fb86 	bl	800fd98 <USBD_LL_PrepareReceive>
 800c68c:	e007      	b.n	800c69e <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c694:	2340      	movs	r3, #64	; 0x40
 800c696:	2101      	movs	r1, #1
 800c698:	6878      	ldr	r0, [r7, #4]
 800c69a:	f003 fb7d 	bl	800fd98 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c69e:	2300      	movs	r3, #0
}
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	3710      	adds	r7, #16
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	bd80      	pop	{r7, pc}

0800c6a8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b084      	sub	sp, #16
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
 800c6b0:	460b      	mov	r3, r1
 800c6b2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c6b8:	2181      	movs	r1, #129	; 0x81
 800c6ba:	6878      	ldr	r0, [r7, #4]
 800c6bc:	f003 faa3 	bl	800fc06 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c6c6:	2101      	movs	r1, #1
 800c6c8:	6878      	ldr	r0, [r7, #4]
 800c6ca:	f003 fa9c 	bl	800fc06 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	2200      	movs	r2, #0
 800c6d2:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c6d6:	2182      	movs	r1, #130	; 0x82
 800c6d8:	6878      	ldr	r0, [r7, #4]
 800c6da:	f003 fa94 	bl	800fc06 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	2200      	movs	r2, #0
 800c6ea:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d00e      	beq.n	800c716 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c6fe:	685b      	ldr	r3, [r3, #4]
 800c700:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c708:	4618      	mov	r0, r3
 800c70a:	f003 fc55 	bl	800ffb8 <free>
    pdev->pClassData = NULL;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	2200      	movs	r2, #0
 800c712:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800c716:	7bfb      	ldrb	r3, [r7, #15]
}
 800c718:	4618      	mov	r0, r3
 800c71a:	3710      	adds	r7, #16
 800c71c:	46bd      	mov	sp, r7
 800c71e:	bd80      	pop	{r7, pc}

0800c720 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b086      	sub	sp, #24
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]
 800c728:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c730:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800c732:	2300      	movs	r3, #0
 800c734:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800c736:	2300      	movs	r3, #0
 800c738:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800c73a:	2300      	movs	r3, #0
 800c73c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c73e:	683b      	ldr	r3, [r7, #0]
 800c740:	781b      	ldrb	r3, [r3, #0]
 800c742:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c746:	2b00      	cmp	r3, #0
 800c748:	d03a      	beq.n	800c7c0 <USBD_CDC_Setup+0xa0>
 800c74a:	2b20      	cmp	r3, #32
 800c74c:	f040 8097 	bne.w	800c87e <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	88db      	ldrh	r3, [r3, #6]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d029      	beq.n	800c7ac <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800c758:	683b      	ldr	r3, [r7, #0]
 800c75a:	781b      	ldrb	r3, [r3, #0]
 800c75c:	b25b      	sxtb	r3, r3
 800c75e:	2b00      	cmp	r3, #0
 800c760:	da11      	bge.n	800c786 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c768:	689b      	ldr	r3, [r3, #8]
 800c76a:	683a      	ldr	r2, [r7, #0]
 800c76c:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800c76e:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c770:	683a      	ldr	r2, [r7, #0]
 800c772:	88d2      	ldrh	r2, [r2, #6]
 800c774:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c776:	6939      	ldr	r1, [r7, #16]
 800c778:	683b      	ldr	r3, [r7, #0]
 800c77a:	88db      	ldrh	r3, [r3, #6]
 800c77c:	461a      	mov	r2, r3
 800c77e:	6878      	ldr	r0, [r7, #4]
 800c780:	f001 fac7 	bl	800dd12 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800c784:	e082      	b.n	800c88c <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800c786:	683b      	ldr	r3, [r7, #0]
 800c788:	785a      	ldrb	r2, [r3, #1]
 800c78a:	693b      	ldr	r3, [r7, #16]
 800c78c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800c790:	683b      	ldr	r3, [r7, #0]
 800c792:	88db      	ldrh	r3, [r3, #6]
 800c794:	b2da      	uxtb	r2, r3
 800c796:	693b      	ldr	r3, [r7, #16]
 800c798:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c79c:	6939      	ldr	r1, [r7, #16]
 800c79e:	683b      	ldr	r3, [r7, #0]
 800c7a0:	88db      	ldrh	r3, [r3, #6]
 800c7a2:	461a      	mov	r2, r3
 800c7a4:	6878      	ldr	r0, [r7, #4]
 800c7a6:	f001 fae0 	bl	800dd6a <USBD_CtlPrepareRx>
    break;
 800c7aa:	e06f      	b.n	800c88c <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c7b2:	689b      	ldr	r3, [r3, #8]
 800c7b4:	683a      	ldr	r2, [r7, #0]
 800c7b6:	7850      	ldrb	r0, [r2, #1]
 800c7b8:	2200      	movs	r2, #0
 800c7ba:	6839      	ldr	r1, [r7, #0]
 800c7bc:	4798      	blx	r3
    break;
 800c7be:	e065      	b.n	800c88c <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c7c0:	683b      	ldr	r3, [r7, #0]
 800c7c2:	785b      	ldrb	r3, [r3, #1]
 800c7c4:	2b0b      	cmp	r3, #11
 800c7c6:	d84f      	bhi.n	800c868 <USBD_CDC_Setup+0x148>
 800c7c8:	a201      	add	r2, pc, #4	; (adr r2, 800c7d0 <USBD_CDC_Setup+0xb0>)
 800c7ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7ce:	bf00      	nop
 800c7d0:	0800c801 	.word	0x0800c801
 800c7d4:	0800c877 	.word	0x0800c877
 800c7d8:	0800c869 	.word	0x0800c869
 800c7dc:	0800c869 	.word	0x0800c869
 800c7e0:	0800c869 	.word	0x0800c869
 800c7e4:	0800c869 	.word	0x0800c869
 800c7e8:	0800c869 	.word	0x0800c869
 800c7ec:	0800c869 	.word	0x0800c869
 800c7f0:	0800c869 	.word	0x0800c869
 800c7f4:	0800c869 	.word	0x0800c869
 800c7f8:	0800c829 	.word	0x0800c829
 800c7fc:	0800c851 	.word	0x0800c851
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c806:	2b03      	cmp	r3, #3
 800c808:	d107      	bne.n	800c81a <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c80a:	f107 030c 	add.w	r3, r7, #12
 800c80e:	2202      	movs	r2, #2
 800c810:	4619      	mov	r1, r3
 800c812:	6878      	ldr	r0, [r7, #4]
 800c814:	f001 fa7d 	bl	800dd12 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c818:	e030      	b.n	800c87c <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800c81a:	6839      	ldr	r1, [r7, #0]
 800c81c:	6878      	ldr	r0, [r7, #4]
 800c81e:	f001 fa07 	bl	800dc30 <USBD_CtlError>
        ret = USBD_FAIL;
 800c822:	2303      	movs	r3, #3
 800c824:	75fb      	strb	r3, [r7, #23]
      break;
 800c826:	e029      	b.n	800c87c <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c82e:	2b03      	cmp	r3, #3
 800c830:	d107      	bne.n	800c842 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c832:	f107 030f 	add.w	r3, r7, #15
 800c836:	2201      	movs	r2, #1
 800c838:	4619      	mov	r1, r3
 800c83a:	6878      	ldr	r0, [r7, #4]
 800c83c:	f001 fa69 	bl	800dd12 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c840:	e01c      	b.n	800c87c <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800c842:	6839      	ldr	r1, [r7, #0]
 800c844:	6878      	ldr	r0, [r7, #4]
 800c846:	f001 f9f3 	bl	800dc30 <USBD_CtlError>
        ret = USBD_FAIL;
 800c84a:	2303      	movs	r3, #3
 800c84c:	75fb      	strb	r3, [r7, #23]
      break;
 800c84e:	e015      	b.n	800c87c <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c856:	2b03      	cmp	r3, #3
 800c858:	d00f      	beq.n	800c87a <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800c85a:	6839      	ldr	r1, [r7, #0]
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	f001 f9e7 	bl	800dc30 <USBD_CtlError>
        ret = USBD_FAIL;
 800c862:	2303      	movs	r3, #3
 800c864:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800c866:	e008      	b.n	800c87a <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800c868:	6839      	ldr	r1, [r7, #0]
 800c86a:	6878      	ldr	r0, [r7, #4]
 800c86c:	f001 f9e0 	bl	800dc30 <USBD_CtlError>
      ret = USBD_FAIL;
 800c870:	2303      	movs	r3, #3
 800c872:	75fb      	strb	r3, [r7, #23]
      break;
 800c874:	e002      	b.n	800c87c <USBD_CDC_Setup+0x15c>
      break;
 800c876:	bf00      	nop
 800c878:	e008      	b.n	800c88c <USBD_CDC_Setup+0x16c>
      break;
 800c87a:	bf00      	nop
    }
    break;
 800c87c:	e006      	b.n	800c88c <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800c87e:	6839      	ldr	r1, [r7, #0]
 800c880:	6878      	ldr	r0, [r7, #4]
 800c882:	f001 f9d5 	bl	800dc30 <USBD_CtlError>
    ret = USBD_FAIL;
 800c886:	2303      	movs	r3, #3
 800c888:	75fb      	strb	r3, [r7, #23]
    break;
 800c88a:	bf00      	nop
  }

  return (uint8_t)ret;
 800c88c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c88e:	4618      	mov	r0, r3
 800c890:	3718      	adds	r7, #24
 800c892:	46bd      	mov	sp, r7
 800c894:	bd80      	pop	{r7, pc}
 800c896:	bf00      	nop

0800c898 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c898:	b580      	push	{r7, lr}
 800c89a:	b084      	sub	sp, #16
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	6078      	str	r0, [r7, #4]
 800c8a0:	460b      	mov	r3, r1
 800c8a2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c8aa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d101      	bne.n	800c8ba <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c8b6:	2303      	movs	r3, #3
 800c8b8:	e049      	b.n	800c94e <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c8c0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c8c2:	78fa      	ldrb	r2, [r7, #3]
 800c8c4:	6879      	ldr	r1, [r7, #4]
 800c8c6:	4613      	mov	r3, r2
 800c8c8:	009b      	lsls	r3, r3, #2
 800c8ca:	4413      	add	r3, r2
 800c8cc:	009b      	lsls	r3, r3, #2
 800c8ce:	440b      	add	r3, r1
 800c8d0:	3318      	adds	r3, #24
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d029      	beq.n	800c92c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c8d8:	78fa      	ldrb	r2, [r7, #3]
 800c8da:	6879      	ldr	r1, [r7, #4]
 800c8dc:	4613      	mov	r3, r2
 800c8de:	009b      	lsls	r3, r3, #2
 800c8e0:	4413      	add	r3, r2
 800c8e2:	009b      	lsls	r3, r3, #2
 800c8e4:	440b      	add	r3, r1
 800c8e6:	3318      	adds	r3, #24
 800c8e8:	681a      	ldr	r2, [r3, #0]
 800c8ea:	78f9      	ldrb	r1, [r7, #3]
 800c8ec:	68f8      	ldr	r0, [r7, #12]
 800c8ee:	460b      	mov	r3, r1
 800c8f0:	00db      	lsls	r3, r3, #3
 800c8f2:	1a5b      	subs	r3, r3, r1
 800c8f4:	009b      	lsls	r3, r3, #2
 800c8f6:	4403      	add	r3, r0
 800c8f8:	3344      	adds	r3, #68	; 0x44
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	fbb2 f1f3 	udiv	r1, r2, r3
 800c900:	fb03 f301 	mul.w	r3, r3, r1
 800c904:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c906:	2b00      	cmp	r3, #0
 800c908:	d110      	bne.n	800c92c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800c90a:	78fa      	ldrb	r2, [r7, #3]
 800c90c:	6879      	ldr	r1, [r7, #4]
 800c90e:	4613      	mov	r3, r2
 800c910:	009b      	lsls	r3, r3, #2
 800c912:	4413      	add	r3, r2
 800c914:	009b      	lsls	r3, r3, #2
 800c916:	440b      	add	r3, r1
 800c918:	3318      	adds	r3, #24
 800c91a:	2200      	movs	r2, #0
 800c91c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c91e:	78f9      	ldrb	r1, [r7, #3]
 800c920:	2300      	movs	r3, #0
 800c922:	2200      	movs	r2, #0
 800c924:	6878      	ldr	r0, [r7, #4]
 800c926:	f003 fa16 	bl	800fd56 <USBD_LL_Transmit>
 800c92a:	e00f      	b.n	800c94c <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c92c:	68bb      	ldr	r3, [r7, #8]
 800c92e:	2200      	movs	r2, #0
 800c930:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c93a:	691b      	ldr	r3, [r3, #16]
 800c93c:	68ba      	ldr	r2, [r7, #8]
 800c93e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800c942:	68ba      	ldr	r2, [r7, #8]
 800c944:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800c948:	78fa      	ldrb	r2, [r7, #3]
 800c94a:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800c94c:	2300      	movs	r3, #0
}
 800c94e:	4618      	mov	r0, r3
 800c950:	3710      	adds	r7, #16
 800c952:	46bd      	mov	sp, r7
 800c954:	bd80      	pop	{r7, pc}

0800c956 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c956:	b580      	push	{r7, lr}
 800c958:	b084      	sub	sp, #16
 800c95a:	af00      	add	r7, sp, #0
 800c95c:	6078      	str	r0, [r7, #4]
 800c95e:	460b      	mov	r3, r1
 800c960:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c968:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c970:	2b00      	cmp	r3, #0
 800c972:	d101      	bne.n	800c978 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c974:	2303      	movs	r3, #3
 800c976:	e015      	b.n	800c9a4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c978:	78fb      	ldrb	r3, [r7, #3]
 800c97a:	4619      	mov	r1, r3
 800c97c:	6878      	ldr	r0, [r7, #4]
 800c97e:	f003 fa2c 	bl	800fdda <USBD_LL_GetRxDataSize>
 800c982:	4602      	mov	r2, r0
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c990:	68db      	ldr	r3, [r3, #12]
 800c992:	68fa      	ldr	r2, [r7, #12]
 800c994:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800c998:	68fa      	ldr	r2, [r7, #12]
 800c99a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800c99e:	4611      	mov	r1, r2
 800c9a0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c9a2:	2300      	movs	r3, #0
}
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	3710      	adds	r7, #16
 800c9a8:	46bd      	mov	sp, r7
 800c9aa:	bd80      	pop	{r7, pc}

0800c9ac <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b084      	sub	sp, #16
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c9ba:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d015      	beq.n	800c9f2 <USBD_CDC_EP0_RxReady+0x46>
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800c9cc:	2bff      	cmp	r3, #255	; 0xff
 800c9ce:	d010      	beq.n	800c9f2 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c9d6:	689b      	ldr	r3, [r3, #8]
 800c9d8:	68fa      	ldr	r2, [r7, #12]
 800c9da:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800c9de:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800c9e0:	68fa      	ldr	r2, [r7, #12]
 800c9e2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c9e6:	b292      	uxth	r2, r2
 800c9e8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	22ff      	movs	r2, #255	; 0xff
 800c9ee:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800c9f2:	2300      	movs	r3, #0
}
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	3710      	adds	r7, #16
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	bd80      	pop	{r7, pc}

0800c9fc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c9fc:	b480      	push	{r7}
 800c9fe:	b083      	sub	sp, #12
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	2243      	movs	r2, #67	; 0x43
 800ca08:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800ca0a:	4b03      	ldr	r3, [pc, #12]	; (800ca18 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	370c      	adds	r7, #12
 800ca10:	46bd      	mov	sp, r7
 800ca12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca16:	4770      	bx	lr
 800ca18:	200000b0 	.word	0x200000b0

0800ca1c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ca1c:	b480      	push	{r7}
 800ca1e:	b083      	sub	sp, #12
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	2243      	movs	r2, #67	; 0x43
 800ca28:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800ca2a:	4b03      	ldr	r3, [pc, #12]	; (800ca38 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	370c      	adds	r7, #12
 800ca30:	46bd      	mov	sp, r7
 800ca32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca36:	4770      	bx	lr
 800ca38:	2000006c 	.word	0x2000006c

0800ca3c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ca3c:	b480      	push	{r7}
 800ca3e:	b083      	sub	sp, #12
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2243      	movs	r2, #67	; 0x43
 800ca48:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800ca4a:	4b03      	ldr	r3, [pc, #12]	; (800ca58 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	370c      	adds	r7, #12
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr
 800ca58:	200000f4 	.word	0x200000f4

0800ca5c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ca5c:	b480      	push	{r7}
 800ca5e:	b083      	sub	sp, #12
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	220a      	movs	r2, #10
 800ca68:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ca6a:	4b03      	ldr	r3, [pc, #12]	; (800ca78 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ca6c:	4618      	mov	r0, r3
 800ca6e:	370c      	adds	r7, #12
 800ca70:	46bd      	mov	sp, r7
 800ca72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca76:	4770      	bx	lr
 800ca78:	20000028 	.word	0x20000028

0800ca7c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800ca7c:	b480      	push	{r7}
 800ca7e:	b083      	sub	sp, #12
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	6078      	str	r0, [r7, #4]
 800ca84:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ca86:	683b      	ldr	r3, [r7, #0]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d101      	bne.n	800ca90 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ca8c:	2303      	movs	r3, #3
 800ca8e:	e004      	b.n	800ca9a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	683a      	ldr	r2, [r7, #0]
 800ca94:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800ca98:	2300      	movs	r3, #0
}
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	370c      	adds	r7, #12
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa4:	4770      	bx	lr

0800caa6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800caa6:	b480      	push	{r7}
 800caa8:	b087      	sub	sp, #28
 800caaa:	af00      	add	r7, sp, #0
 800caac:	60f8      	str	r0, [r7, #12]
 800caae:	60b9      	str	r1, [r7, #8]
 800cab0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cab8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800caba:	697b      	ldr	r3, [r7, #20]
 800cabc:	68ba      	ldr	r2, [r7, #8]
 800cabe:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800cac2:	697b      	ldr	r3, [r7, #20]
 800cac4:	687a      	ldr	r2, [r7, #4]
 800cac6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800caca:	2300      	movs	r3, #0
}
 800cacc:	4618      	mov	r0, r3
 800cace:	371c      	adds	r7, #28
 800cad0:	46bd      	mov	sp, r7
 800cad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad6:	4770      	bx	lr

0800cad8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800cad8:	b480      	push	{r7}
 800cada:	b085      	sub	sp, #20
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
 800cae0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cae8:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	683a      	ldr	r2, [r7, #0]
 800caee:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800caf2:	2300      	movs	r3, #0
}
 800caf4:	4618      	mov	r0, r3
 800caf6:	3714      	adds	r7, #20
 800caf8:	46bd      	mov	sp, r7
 800cafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cafe:	4770      	bx	lr

0800cb00 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	b084      	sub	sp, #16
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cb0e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800cb10:	2301      	movs	r3, #1
 800cb12:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d101      	bne.n	800cb22 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800cb1e:	2303      	movs	r3, #3
 800cb20:	e01a      	b.n	800cb58 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800cb22:	68bb      	ldr	r3, [r7, #8]
 800cb24:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d114      	bne.n	800cb56 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800cb2c:	68bb      	ldr	r3, [r7, #8]
 800cb2e:	2201      	movs	r2, #1
 800cb30:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800cb3e:	68bb      	ldr	r3, [r7, #8]
 800cb40:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800cb44:	68bb      	ldr	r3, [r7, #8]
 800cb46:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800cb4a:	2181      	movs	r1, #129	; 0x81
 800cb4c:	6878      	ldr	r0, [r7, #4]
 800cb4e:	f003 f902 	bl	800fd56 <USBD_LL_Transmit>

    ret = USBD_OK;
 800cb52:	2300      	movs	r3, #0
 800cb54:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800cb56:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb58:	4618      	mov	r0, r3
 800cb5a:	3710      	adds	r7, #16
 800cb5c:	46bd      	mov	sp, r7
 800cb5e:	bd80      	pop	{r7, pc}

0800cb60 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800cb60:	b580      	push	{r7, lr}
 800cb62:	b084      	sub	sp, #16
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cb6e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d101      	bne.n	800cb7e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800cb7a:	2303      	movs	r3, #3
 800cb7c:	e016      	b.n	800cbac <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	7c1b      	ldrb	r3, [r3, #16]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d109      	bne.n	800cb9a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cb8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cb90:	2101      	movs	r1, #1
 800cb92:	6878      	ldr	r0, [r7, #4]
 800cb94:	f003 f900 	bl	800fd98 <USBD_LL_PrepareReceive>
 800cb98:	e007      	b.n	800cbaa <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cba0:	2340      	movs	r3, #64	; 0x40
 800cba2:	2101      	movs	r1, #1
 800cba4:	6878      	ldr	r0, [r7, #4]
 800cba6:	f003 f8f7 	bl	800fd98 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cbaa:	2300      	movs	r3, #0
}
 800cbac:	4618      	mov	r0, r3
 800cbae:	3710      	adds	r7, #16
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	bd80      	pop	{r7, pc}

0800cbb4 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800cbb4:	b580      	push	{r7, lr}
 800cbb6:	b086      	sub	sp, #24
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	60f8      	str	r0, [r7, #12]
 800cbbc:	60b9      	str	r1, [r7, #8]
 800cbbe:	4613      	mov	r3, r2
 800cbc0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d101      	bne.n	800cbcc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800cbc8:	2303      	movs	r3, #3
 800cbca:	e025      	b.n	800cc18 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d003      	beq.n	800cbde <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	2200      	movs	r2, #0
 800cbda:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d003      	beq.n	800cbf0 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	2200      	movs	r2, #0
 800cbec:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800cbf0:	68bb      	ldr	r3, [r7, #8]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d003      	beq.n	800cbfe <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	68ba      	ldr	r2, [r7, #8]
 800cbfa:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	2201      	movs	r2, #1
 800cc02:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	79fa      	ldrb	r2, [r7, #7]
 800cc0a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800cc0c:	68f8      	ldr	r0, [r7, #12]
 800cc0e:	f002 ff6d 	bl	800faec <USBD_LL_Init>
 800cc12:	4603      	mov	r3, r0
 800cc14:	75fb      	strb	r3, [r7, #23]

  return ret;
 800cc16:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc18:	4618      	mov	r0, r3
 800cc1a:	3718      	adds	r7, #24
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	bd80      	pop	{r7, pc}

0800cc20 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b084      	sub	sp, #16
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	6078      	str	r0, [r7, #4]
 800cc28:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d101      	bne.n	800cc38 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800cc34:	2303      	movs	r3, #3
 800cc36:	e010      	b.n	800cc5a <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	683a      	ldr	r2, [r7, #0]
 800cc3c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc48:	f107 020e 	add.w	r2, r7, #14
 800cc4c:	4610      	mov	r0, r2
 800cc4e:	4798      	blx	r3
 800cc50:	4602      	mov	r2, r0
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800cc58:	2300      	movs	r3, #0
}
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	3710      	adds	r7, #16
 800cc5e:	46bd      	mov	sp, r7
 800cc60:	bd80      	pop	{r7, pc}

0800cc62 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800cc62:	b580      	push	{r7, lr}
 800cc64:	b082      	sub	sp, #8
 800cc66:	af00      	add	r7, sp, #0
 800cc68:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800cc6a:	6878      	ldr	r0, [r7, #4]
 800cc6c:	f002 ff8a 	bl	800fb84 <USBD_LL_Start>
 800cc70:	4603      	mov	r3, r0
}
 800cc72:	4618      	mov	r0, r3
 800cc74:	3708      	adds	r7, #8
 800cc76:	46bd      	mov	sp, r7
 800cc78:	bd80      	pop	{r7, pc}

0800cc7a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800cc7a:	b480      	push	{r7}
 800cc7c:	b083      	sub	sp, #12
 800cc7e:	af00      	add	r7, sp, #0
 800cc80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cc82:	2300      	movs	r3, #0
}
 800cc84:	4618      	mov	r0, r3
 800cc86:	370c      	adds	r7, #12
 800cc88:	46bd      	mov	sp, r7
 800cc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc8e:	4770      	bx	lr

0800cc90 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b084      	sub	sp, #16
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	6078      	str	r0, [r7, #4]
 800cc98:	460b      	mov	r3, r1
 800cc9a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800cc9c:	2303      	movs	r3, #3
 800cc9e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d009      	beq.n	800ccbe <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	78fa      	ldrb	r2, [r7, #3]
 800ccb4:	4611      	mov	r1, r2
 800ccb6:	6878      	ldr	r0, [r7, #4]
 800ccb8:	4798      	blx	r3
 800ccba:	4603      	mov	r3, r0
 800ccbc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ccbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	3710      	adds	r7, #16
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	bd80      	pop	{r7, pc}

0800ccc8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b082      	sub	sp, #8
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
 800ccd0:	460b      	mov	r3, r1
 800ccd2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d007      	beq.n	800ccee <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cce4:	685b      	ldr	r3, [r3, #4]
 800cce6:	78fa      	ldrb	r2, [r7, #3]
 800cce8:	4611      	mov	r1, r2
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	4798      	blx	r3
  }

  return USBD_OK;
 800ccee:	2300      	movs	r3, #0
}
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	3708      	adds	r7, #8
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	bd80      	pop	{r7, pc}

0800ccf8 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b084      	sub	sp, #16
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]
 800cd00:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cd08:	6839      	ldr	r1, [r7, #0]
 800cd0a:	4618      	mov	r0, r3
 800cd0c:	f000 ff56 	bl	800dbbc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	2201      	movs	r2, #1
 800cd14:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800cd1e:	461a      	mov	r2, r3
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800cd2c:	f003 031f 	and.w	r3, r3, #31
 800cd30:	2b01      	cmp	r3, #1
 800cd32:	d00e      	beq.n	800cd52 <USBD_LL_SetupStage+0x5a>
 800cd34:	2b01      	cmp	r3, #1
 800cd36:	d302      	bcc.n	800cd3e <USBD_LL_SetupStage+0x46>
 800cd38:	2b02      	cmp	r3, #2
 800cd3a:	d014      	beq.n	800cd66 <USBD_LL_SetupStage+0x6e>
 800cd3c:	e01d      	b.n	800cd7a <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cd44:	4619      	mov	r1, r3
 800cd46:	6878      	ldr	r0, [r7, #4]
 800cd48:	f000 fa18 	bl	800d17c <USBD_StdDevReq>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	73fb      	strb	r3, [r7, #15]
      break;
 800cd50:	e020      	b.n	800cd94 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cd58:	4619      	mov	r1, r3
 800cd5a:	6878      	ldr	r0, [r7, #4]
 800cd5c:	f000 fa7c 	bl	800d258 <USBD_StdItfReq>
 800cd60:	4603      	mov	r3, r0
 800cd62:	73fb      	strb	r3, [r7, #15]
      break;
 800cd64:	e016      	b.n	800cd94 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cd6c:	4619      	mov	r1, r3
 800cd6e:	6878      	ldr	r0, [r7, #4]
 800cd70:	f000 fab8 	bl	800d2e4 <USBD_StdEPReq>
 800cd74:	4603      	mov	r3, r0
 800cd76:	73fb      	strb	r3, [r7, #15]
      break;
 800cd78:	e00c      	b.n	800cd94 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800cd80:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cd84:	b2db      	uxtb	r3, r3
 800cd86:	4619      	mov	r1, r3
 800cd88:	6878      	ldr	r0, [r7, #4]
 800cd8a:	f002 ff5b 	bl	800fc44 <USBD_LL_StallEP>
 800cd8e:	4603      	mov	r3, r0
 800cd90:	73fb      	strb	r3, [r7, #15]
      break;
 800cd92:	bf00      	nop
  }

  return ret;
 800cd94:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd96:	4618      	mov	r0, r3
 800cd98:	3710      	adds	r7, #16
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	bd80      	pop	{r7, pc}

0800cd9e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800cd9e:	b580      	push	{r7, lr}
 800cda0:	b086      	sub	sp, #24
 800cda2:	af00      	add	r7, sp, #0
 800cda4:	60f8      	str	r0, [r7, #12]
 800cda6:	460b      	mov	r3, r1
 800cda8:	607a      	str	r2, [r7, #4]
 800cdaa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800cdac:	7afb      	ldrb	r3, [r7, #11]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d137      	bne.n	800ce22 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800cdb8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800cdc0:	2b03      	cmp	r3, #3
 800cdc2:	d14a      	bne.n	800ce5a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800cdc4:	693b      	ldr	r3, [r7, #16]
 800cdc6:	689a      	ldr	r2, [r3, #8]
 800cdc8:	693b      	ldr	r3, [r7, #16]
 800cdca:	68db      	ldr	r3, [r3, #12]
 800cdcc:	429a      	cmp	r2, r3
 800cdce:	d913      	bls.n	800cdf8 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800cdd0:	693b      	ldr	r3, [r7, #16]
 800cdd2:	689a      	ldr	r2, [r3, #8]
 800cdd4:	693b      	ldr	r3, [r7, #16]
 800cdd6:	68db      	ldr	r3, [r3, #12]
 800cdd8:	1ad2      	subs	r2, r2, r3
 800cdda:	693b      	ldr	r3, [r7, #16]
 800cddc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800cdde:	693b      	ldr	r3, [r7, #16]
 800cde0:	68da      	ldr	r2, [r3, #12]
 800cde2:	693b      	ldr	r3, [r7, #16]
 800cde4:	689b      	ldr	r3, [r3, #8]
 800cde6:	4293      	cmp	r3, r2
 800cde8:	bf28      	it	cs
 800cdea:	4613      	movcs	r3, r2
 800cdec:	461a      	mov	r2, r3
 800cdee:	6879      	ldr	r1, [r7, #4]
 800cdf0:	68f8      	ldr	r0, [r7, #12]
 800cdf2:	f000 ffd7 	bl	800dda4 <USBD_CtlContinueRx>
 800cdf6:	e030      	b.n	800ce5a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cdfe:	691b      	ldr	r3, [r3, #16]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d00a      	beq.n	800ce1a <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800ce0a:	2b03      	cmp	r3, #3
 800ce0c:	d105      	bne.n	800ce1a <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce14:	691b      	ldr	r3, [r3, #16]
 800ce16:	68f8      	ldr	r0, [r7, #12]
 800ce18:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800ce1a:	68f8      	ldr	r0, [r7, #12]
 800ce1c:	f000 ffd3 	bl	800ddc6 <USBD_CtlSendStatus>
 800ce20:	e01b      	b.n	800ce5a <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce28:	699b      	ldr	r3, [r3, #24]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d013      	beq.n	800ce56 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800ce34:	2b03      	cmp	r3, #3
 800ce36:	d10e      	bne.n	800ce56 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce3e:	699b      	ldr	r3, [r3, #24]
 800ce40:	7afa      	ldrb	r2, [r7, #11]
 800ce42:	4611      	mov	r1, r2
 800ce44:	68f8      	ldr	r0, [r7, #12]
 800ce46:	4798      	blx	r3
 800ce48:	4603      	mov	r3, r0
 800ce4a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800ce4c:	7dfb      	ldrb	r3, [r7, #23]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d003      	beq.n	800ce5a <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800ce52:	7dfb      	ldrb	r3, [r7, #23]
 800ce54:	e002      	b.n	800ce5c <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ce56:	2303      	movs	r3, #3
 800ce58:	e000      	b.n	800ce5c <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800ce5a:	2300      	movs	r3, #0
}
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	3718      	adds	r7, #24
 800ce60:	46bd      	mov	sp, r7
 800ce62:	bd80      	pop	{r7, pc}

0800ce64 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ce64:	b580      	push	{r7, lr}
 800ce66:	b086      	sub	sp, #24
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	60f8      	str	r0, [r7, #12]
 800ce6c:	460b      	mov	r3, r1
 800ce6e:	607a      	str	r2, [r7, #4]
 800ce70:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ce72:	7afb      	ldrb	r3, [r7, #11]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d16a      	bne.n	800cf4e <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	3314      	adds	r3, #20
 800ce7c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ce84:	2b02      	cmp	r3, #2
 800ce86:	d155      	bne.n	800cf34 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800ce88:	693b      	ldr	r3, [r7, #16]
 800ce8a:	689a      	ldr	r2, [r3, #8]
 800ce8c:	693b      	ldr	r3, [r7, #16]
 800ce8e:	68db      	ldr	r3, [r3, #12]
 800ce90:	429a      	cmp	r2, r3
 800ce92:	d914      	bls.n	800cebe <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ce94:	693b      	ldr	r3, [r7, #16]
 800ce96:	689a      	ldr	r2, [r3, #8]
 800ce98:	693b      	ldr	r3, [r7, #16]
 800ce9a:	68db      	ldr	r3, [r3, #12]
 800ce9c:	1ad2      	subs	r2, r2, r3
 800ce9e:	693b      	ldr	r3, [r7, #16]
 800cea0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800cea2:	693b      	ldr	r3, [r7, #16]
 800cea4:	689b      	ldr	r3, [r3, #8]
 800cea6:	461a      	mov	r2, r3
 800cea8:	6879      	ldr	r1, [r7, #4]
 800ceaa:	68f8      	ldr	r0, [r7, #12]
 800ceac:	f000 ff4c 	bl	800dd48 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	2100      	movs	r1, #0
 800ceb6:	68f8      	ldr	r0, [r7, #12]
 800ceb8:	f002 ff6e 	bl	800fd98 <USBD_LL_PrepareReceive>
 800cebc:	e03a      	b.n	800cf34 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800cebe:	693b      	ldr	r3, [r7, #16]
 800cec0:	68da      	ldr	r2, [r3, #12]
 800cec2:	693b      	ldr	r3, [r7, #16]
 800cec4:	689b      	ldr	r3, [r3, #8]
 800cec6:	429a      	cmp	r2, r3
 800cec8:	d11c      	bne.n	800cf04 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ceca:	693b      	ldr	r3, [r7, #16]
 800cecc:	685a      	ldr	r2, [r3, #4]
 800cece:	693b      	ldr	r3, [r7, #16]
 800ced0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ced2:	429a      	cmp	r2, r3
 800ced4:	d316      	bcc.n	800cf04 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ced6:	693b      	ldr	r3, [r7, #16]
 800ced8:	685a      	ldr	r2, [r3, #4]
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800cee0:	429a      	cmp	r2, r3
 800cee2:	d20f      	bcs.n	800cf04 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800cee4:	2200      	movs	r2, #0
 800cee6:	2100      	movs	r1, #0
 800cee8:	68f8      	ldr	r0, [r7, #12]
 800ceea:	f000 ff2d 	bl	800dd48 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	2200      	movs	r2, #0
 800cef2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cef6:	2300      	movs	r3, #0
 800cef8:	2200      	movs	r2, #0
 800cefa:	2100      	movs	r1, #0
 800cefc:	68f8      	ldr	r0, [r7, #12]
 800cefe:	f002 ff4b 	bl	800fd98 <USBD_LL_PrepareReceive>
 800cf02:	e017      	b.n	800cf34 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf0a:	68db      	ldr	r3, [r3, #12]
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d00a      	beq.n	800cf26 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800cf16:	2b03      	cmp	r3, #3
 800cf18:	d105      	bne.n	800cf26 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf20:	68db      	ldr	r3, [r3, #12]
 800cf22:	68f8      	ldr	r0, [r7, #12]
 800cf24:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800cf26:	2180      	movs	r1, #128	; 0x80
 800cf28:	68f8      	ldr	r0, [r7, #12]
 800cf2a:	f002 fe8b 	bl	800fc44 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800cf2e:	68f8      	ldr	r0, [r7, #12]
 800cf30:	f000 ff5c 	bl	800ddec <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800cf3a:	2b01      	cmp	r3, #1
 800cf3c:	d123      	bne.n	800cf86 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800cf3e:	68f8      	ldr	r0, [r7, #12]
 800cf40:	f7ff fe9b 	bl	800cc7a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	2200      	movs	r2, #0
 800cf48:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800cf4c:	e01b      	b.n	800cf86 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf54:	695b      	ldr	r3, [r3, #20]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d013      	beq.n	800cf82 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800cf60:	2b03      	cmp	r3, #3
 800cf62:	d10e      	bne.n	800cf82 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf6a:	695b      	ldr	r3, [r3, #20]
 800cf6c:	7afa      	ldrb	r2, [r7, #11]
 800cf6e:	4611      	mov	r1, r2
 800cf70:	68f8      	ldr	r0, [r7, #12]
 800cf72:	4798      	blx	r3
 800cf74:	4603      	mov	r3, r0
 800cf76:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800cf78:	7dfb      	ldrb	r3, [r7, #23]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d003      	beq.n	800cf86 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800cf7e:	7dfb      	ldrb	r3, [r7, #23]
 800cf80:	e002      	b.n	800cf88 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800cf82:	2303      	movs	r3, #3
 800cf84:	e000      	b.n	800cf88 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800cf86:	2300      	movs	r3, #0
}
 800cf88:	4618      	mov	r0, r3
 800cf8a:	3718      	adds	r7, #24
 800cf8c:	46bd      	mov	sp, r7
 800cf8e:	bd80      	pop	{r7, pc}

0800cf90 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800cf90:	b580      	push	{r7, lr}
 800cf92:	b082      	sub	sp, #8
 800cf94:	af00      	add	r7, sp, #0
 800cf96:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	2201      	movs	r2, #1
 800cf9c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	2200      	movs	r2, #0
 800cfac:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d009      	beq.n	800cfd4 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cfc6:	685b      	ldr	r3, [r3, #4]
 800cfc8:	687a      	ldr	r2, [r7, #4]
 800cfca:	6852      	ldr	r2, [r2, #4]
 800cfcc:	b2d2      	uxtb	r2, r2
 800cfce:	4611      	mov	r1, r2
 800cfd0:	6878      	ldr	r0, [r7, #4]
 800cfd2:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cfd4:	2340      	movs	r3, #64	; 0x40
 800cfd6:	2200      	movs	r2, #0
 800cfd8:	2100      	movs	r1, #0
 800cfda:	6878      	ldr	r0, [r7, #4]
 800cfdc:	f002 fded 	bl	800fbba <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	2201      	movs	r2, #1
 800cfe4:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2240      	movs	r2, #64	; 0x40
 800cfec:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cff0:	2340      	movs	r3, #64	; 0x40
 800cff2:	2200      	movs	r2, #0
 800cff4:	2180      	movs	r1, #128	; 0x80
 800cff6:	6878      	ldr	r0, [r7, #4]
 800cff8:	f002 fddf 	bl	800fbba <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	2201      	movs	r2, #1
 800d000:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	2240      	movs	r2, #64	; 0x40
 800d006:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800d008:	2300      	movs	r3, #0
}
 800d00a:	4618      	mov	r0, r3
 800d00c:	3708      	adds	r7, #8
 800d00e:	46bd      	mov	sp, r7
 800d010:	bd80      	pop	{r7, pc}

0800d012 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d012:	b480      	push	{r7}
 800d014:	b083      	sub	sp, #12
 800d016:	af00      	add	r7, sp, #0
 800d018:	6078      	str	r0, [r7, #4]
 800d01a:	460b      	mov	r3, r1
 800d01c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	78fa      	ldrb	r2, [r7, #3]
 800d022:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d024:	2300      	movs	r3, #0
}
 800d026:	4618      	mov	r0, r3
 800d028:	370c      	adds	r7, #12
 800d02a:	46bd      	mov	sp, r7
 800d02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d030:	4770      	bx	lr

0800d032 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d032:	b480      	push	{r7}
 800d034:	b083      	sub	sp, #12
 800d036:	af00      	add	r7, sp, #0
 800d038:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	2204      	movs	r2, #4
 800d04a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800d04e:	2300      	movs	r3, #0
}
 800d050:	4618      	mov	r0, r3
 800d052:	370c      	adds	r7, #12
 800d054:	46bd      	mov	sp, r7
 800d056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05a:	4770      	bx	lr

0800d05c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d05c:	b480      	push	{r7}
 800d05e:	b083      	sub	sp, #12
 800d060:	af00      	add	r7, sp, #0
 800d062:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d06a:	2b04      	cmp	r3, #4
 800d06c:	d105      	bne.n	800d07a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800d07a:	2300      	movs	r3, #0
}
 800d07c:	4618      	mov	r0, r3
 800d07e:	370c      	adds	r7, #12
 800d080:	46bd      	mov	sp, r7
 800d082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d086:	4770      	bx	lr

0800d088 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d088:	b580      	push	{r7, lr}
 800d08a:	b082      	sub	sp, #8
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d096:	2b03      	cmp	r3, #3
 800d098:	d10b      	bne.n	800d0b2 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d0a0:	69db      	ldr	r3, [r3, #28]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d005      	beq.n	800d0b2 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d0ac:	69db      	ldr	r3, [r3, #28]
 800d0ae:	6878      	ldr	r0, [r7, #4]
 800d0b0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d0b2:	2300      	movs	r3, #0
}
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	3708      	adds	r7, #8
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	bd80      	pop	{r7, pc}

0800d0bc <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d0bc:	b480      	push	{r7}
 800d0be:	b083      	sub	sp, #12
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	6078      	str	r0, [r7, #4]
 800d0c4:	460b      	mov	r3, r1
 800d0c6:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800d0c8:	2300      	movs	r3, #0
}
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	370c      	adds	r7, #12
 800d0ce:	46bd      	mov	sp, r7
 800d0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d4:	4770      	bx	lr

0800d0d6 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d0d6:	b480      	push	{r7}
 800d0d8:	b083      	sub	sp, #12
 800d0da:	af00      	add	r7, sp, #0
 800d0dc:	6078      	str	r0, [r7, #4]
 800d0de:	460b      	mov	r3, r1
 800d0e0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800d0e2:	2300      	movs	r3, #0
}
 800d0e4:	4618      	mov	r0, r3
 800d0e6:	370c      	adds	r7, #12
 800d0e8:	46bd      	mov	sp, r7
 800d0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ee:	4770      	bx	lr

0800d0f0 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d0f0:	b480      	push	{r7}
 800d0f2:	b083      	sub	sp, #12
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d0f8:	2300      	movs	r3, #0
}
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	370c      	adds	r7, #12
 800d0fe:	46bd      	mov	sp, r7
 800d100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d104:	4770      	bx	lr

0800d106 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d106:	b580      	push	{r7, lr}
 800d108:	b082      	sub	sp, #8
 800d10a:	af00      	add	r7, sp, #0
 800d10c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	2201      	movs	r2, #1
 800d112:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d009      	beq.n	800d134 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d126:	685b      	ldr	r3, [r3, #4]
 800d128:	687a      	ldr	r2, [r7, #4]
 800d12a:	6852      	ldr	r2, [r2, #4]
 800d12c:	b2d2      	uxtb	r2, r2
 800d12e:	4611      	mov	r1, r2
 800d130:	6878      	ldr	r0, [r7, #4]
 800d132:	4798      	blx	r3
  }

  return USBD_OK;
 800d134:	2300      	movs	r3, #0
}
 800d136:	4618      	mov	r0, r3
 800d138:	3708      	adds	r7, #8
 800d13a:	46bd      	mov	sp, r7
 800d13c:	bd80      	pop	{r7, pc}

0800d13e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d13e:	b480      	push	{r7}
 800d140:	b087      	sub	sp, #28
 800d142:	af00      	add	r7, sp, #0
 800d144:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d14a:	697b      	ldr	r3, [r7, #20]
 800d14c:	781b      	ldrb	r3, [r3, #0]
 800d14e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d150:	697b      	ldr	r3, [r7, #20]
 800d152:	3301      	adds	r3, #1
 800d154:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d156:	697b      	ldr	r3, [r7, #20]
 800d158:	781b      	ldrb	r3, [r3, #0]
 800d15a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d15c:	8a3b      	ldrh	r3, [r7, #16]
 800d15e:	021b      	lsls	r3, r3, #8
 800d160:	b21a      	sxth	r2, r3
 800d162:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d166:	4313      	orrs	r3, r2
 800d168:	b21b      	sxth	r3, r3
 800d16a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d16c:	89fb      	ldrh	r3, [r7, #14]
}
 800d16e:	4618      	mov	r0, r3
 800d170:	371c      	adds	r7, #28
 800d172:	46bd      	mov	sp, r7
 800d174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d178:	4770      	bx	lr
	...

0800d17c <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d17c:	b580      	push	{r7, lr}
 800d17e:	b084      	sub	sp, #16
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
 800d184:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d186:	2300      	movs	r3, #0
 800d188:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	781b      	ldrb	r3, [r3, #0]
 800d18e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d192:	2b20      	cmp	r3, #32
 800d194:	d004      	beq.n	800d1a0 <USBD_StdDevReq+0x24>
 800d196:	2b40      	cmp	r3, #64	; 0x40
 800d198:	d002      	beq.n	800d1a0 <USBD_StdDevReq+0x24>
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d00a      	beq.n	800d1b4 <USBD_StdDevReq+0x38>
 800d19e:	e050      	b.n	800d242 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d1a6:	689b      	ldr	r3, [r3, #8]
 800d1a8:	6839      	ldr	r1, [r7, #0]
 800d1aa:	6878      	ldr	r0, [r7, #4]
 800d1ac:	4798      	blx	r3
 800d1ae:	4603      	mov	r3, r0
 800d1b0:	73fb      	strb	r3, [r7, #15]
    break;
 800d1b2:	e04b      	b.n	800d24c <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	785b      	ldrb	r3, [r3, #1]
 800d1b8:	2b09      	cmp	r3, #9
 800d1ba:	d83c      	bhi.n	800d236 <USBD_StdDevReq+0xba>
 800d1bc:	a201      	add	r2, pc, #4	; (adr r2, 800d1c4 <USBD_StdDevReq+0x48>)
 800d1be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1c2:	bf00      	nop
 800d1c4:	0800d219 	.word	0x0800d219
 800d1c8:	0800d22d 	.word	0x0800d22d
 800d1cc:	0800d237 	.word	0x0800d237
 800d1d0:	0800d223 	.word	0x0800d223
 800d1d4:	0800d237 	.word	0x0800d237
 800d1d8:	0800d1f7 	.word	0x0800d1f7
 800d1dc:	0800d1ed 	.word	0x0800d1ed
 800d1e0:	0800d237 	.word	0x0800d237
 800d1e4:	0800d20f 	.word	0x0800d20f
 800d1e8:	0800d201 	.word	0x0800d201
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800d1ec:	6839      	ldr	r1, [r7, #0]
 800d1ee:	6878      	ldr	r0, [r7, #4]
 800d1f0:	f000 f9ce 	bl	800d590 <USBD_GetDescriptor>
      break;
 800d1f4:	e024      	b.n	800d240 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800d1f6:	6839      	ldr	r1, [r7, #0]
 800d1f8:	6878      	ldr	r0, [r7, #4]
 800d1fa:	f000 fb5d 	bl	800d8b8 <USBD_SetAddress>
      break;
 800d1fe:	e01f      	b.n	800d240 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800d200:	6839      	ldr	r1, [r7, #0]
 800d202:	6878      	ldr	r0, [r7, #4]
 800d204:	f000 fb9a 	bl	800d93c <USBD_SetConfig>
 800d208:	4603      	mov	r3, r0
 800d20a:	73fb      	strb	r3, [r7, #15]
      break;
 800d20c:	e018      	b.n	800d240 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800d20e:	6839      	ldr	r1, [r7, #0]
 800d210:	6878      	ldr	r0, [r7, #4]
 800d212:	f000 fc37 	bl	800da84 <USBD_GetConfig>
      break;
 800d216:	e013      	b.n	800d240 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800d218:	6839      	ldr	r1, [r7, #0]
 800d21a:	6878      	ldr	r0, [r7, #4]
 800d21c:	f000 fc66 	bl	800daec <USBD_GetStatus>
      break;
 800d220:	e00e      	b.n	800d240 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800d222:	6839      	ldr	r1, [r7, #0]
 800d224:	6878      	ldr	r0, [r7, #4]
 800d226:	f000 fc94 	bl	800db52 <USBD_SetFeature>
      break;
 800d22a:	e009      	b.n	800d240 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800d22c:	6839      	ldr	r1, [r7, #0]
 800d22e:	6878      	ldr	r0, [r7, #4]
 800d230:	f000 fca3 	bl	800db7a <USBD_ClrFeature>
      break;
 800d234:	e004      	b.n	800d240 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800d236:	6839      	ldr	r1, [r7, #0]
 800d238:	6878      	ldr	r0, [r7, #4]
 800d23a:	f000 fcf9 	bl	800dc30 <USBD_CtlError>
      break;
 800d23e:	bf00      	nop
    }
    break;
 800d240:	e004      	b.n	800d24c <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800d242:	6839      	ldr	r1, [r7, #0]
 800d244:	6878      	ldr	r0, [r7, #4]
 800d246:	f000 fcf3 	bl	800dc30 <USBD_CtlError>
    break;
 800d24a:	bf00      	nop
  }

  return ret;
 800d24c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d24e:	4618      	mov	r0, r3
 800d250:	3710      	adds	r7, #16
 800d252:	46bd      	mov	sp, r7
 800d254:	bd80      	pop	{r7, pc}
 800d256:	bf00      	nop

0800d258 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d258:	b580      	push	{r7, lr}
 800d25a:	b084      	sub	sp, #16
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
 800d260:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d262:	2300      	movs	r3, #0
 800d264:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	781b      	ldrb	r3, [r3, #0]
 800d26a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d26e:	2b20      	cmp	r3, #32
 800d270:	d003      	beq.n	800d27a <USBD_StdItfReq+0x22>
 800d272:	2b40      	cmp	r3, #64	; 0x40
 800d274:	d001      	beq.n	800d27a <USBD_StdItfReq+0x22>
 800d276:	2b00      	cmp	r3, #0
 800d278:	d12a      	bne.n	800d2d0 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d280:	3b01      	subs	r3, #1
 800d282:	2b02      	cmp	r3, #2
 800d284:	d81d      	bhi.n	800d2c2 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d286:	683b      	ldr	r3, [r7, #0]
 800d288:	889b      	ldrh	r3, [r3, #4]
 800d28a:	b2db      	uxtb	r3, r3
 800d28c:	2b01      	cmp	r3, #1
 800d28e:	d813      	bhi.n	800d2b8 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d296:	689b      	ldr	r3, [r3, #8]
 800d298:	6839      	ldr	r1, [r7, #0]
 800d29a:	6878      	ldr	r0, [r7, #4]
 800d29c:	4798      	blx	r3
 800d29e:	4603      	mov	r3, r0
 800d2a0:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	88db      	ldrh	r3, [r3, #6]
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d110      	bne.n	800d2cc <USBD_StdItfReq+0x74>
 800d2aa:	7bfb      	ldrb	r3, [r7, #15]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d10d      	bne.n	800d2cc <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800d2b0:	6878      	ldr	r0, [r7, #4]
 800d2b2:	f000 fd88 	bl	800ddc6 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800d2b6:	e009      	b.n	800d2cc <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800d2b8:	6839      	ldr	r1, [r7, #0]
 800d2ba:	6878      	ldr	r0, [r7, #4]
 800d2bc:	f000 fcb8 	bl	800dc30 <USBD_CtlError>
      break;
 800d2c0:	e004      	b.n	800d2cc <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800d2c2:	6839      	ldr	r1, [r7, #0]
 800d2c4:	6878      	ldr	r0, [r7, #4]
 800d2c6:	f000 fcb3 	bl	800dc30 <USBD_CtlError>
      break;
 800d2ca:	e000      	b.n	800d2ce <USBD_StdItfReq+0x76>
      break;
 800d2cc:	bf00      	nop
    }
    break;
 800d2ce:	e004      	b.n	800d2da <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800d2d0:	6839      	ldr	r1, [r7, #0]
 800d2d2:	6878      	ldr	r0, [r7, #4]
 800d2d4:	f000 fcac 	bl	800dc30 <USBD_CtlError>
    break;
 800d2d8:	bf00      	nop
  }

  return ret;
 800d2da:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2dc:	4618      	mov	r0, r3
 800d2de:	3710      	adds	r7, #16
 800d2e0:	46bd      	mov	sp, r7
 800d2e2:	bd80      	pop	{r7, pc}

0800d2e4 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b084      	sub	sp, #16
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	6078      	str	r0, [r7, #4]
 800d2ec:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800d2f2:	683b      	ldr	r3, [r7, #0]
 800d2f4:	889b      	ldrh	r3, [r3, #4]
 800d2f6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d2f8:	683b      	ldr	r3, [r7, #0]
 800d2fa:	781b      	ldrb	r3, [r3, #0]
 800d2fc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d300:	2b20      	cmp	r3, #32
 800d302:	d004      	beq.n	800d30e <USBD_StdEPReq+0x2a>
 800d304:	2b40      	cmp	r3, #64	; 0x40
 800d306:	d002      	beq.n	800d30e <USBD_StdEPReq+0x2a>
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d00a      	beq.n	800d322 <USBD_StdEPReq+0x3e>
 800d30c:	e135      	b.n	800d57a <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d314:	689b      	ldr	r3, [r3, #8]
 800d316:	6839      	ldr	r1, [r7, #0]
 800d318:	6878      	ldr	r0, [r7, #4]
 800d31a:	4798      	blx	r3
 800d31c:	4603      	mov	r3, r0
 800d31e:	73fb      	strb	r3, [r7, #15]
    break;
 800d320:	e130      	b.n	800d584 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800d322:	683b      	ldr	r3, [r7, #0]
 800d324:	785b      	ldrb	r3, [r3, #1]
 800d326:	2b01      	cmp	r3, #1
 800d328:	d03e      	beq.n	800d3a8 <USBD_StdEPReq+0xc4>
 800d32a:	2b03      	cmp	r3, #3
 800d32c:	d002      	beq.n	800d334 <USBD_StdEPReq+0x50>
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d077      	beq.n	800d422 <USBD_StdEPReq+0x13e>
 800d332:	e11c      	b.n	800d56e <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d33a:	2b02      	cmp	r3, #2
 800d33c:	d002      	beq.n	800d344 <USBD_StdEPReq+0x60>
 800d33e:	2b03      	cmp	r3, #3
 800d340:	d015      	beq.n	800d36e <USBD_StdEPReq+0x8a>
 800d342:	e02b      	b.n	800d39c <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d344:	7bbb      	ldrb	r3, [r7, #14]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d00c      	beq.n	800d364 <USBD_StdEPReq+0x80>
 800d34a:	7bbb      	ldrb	r3, [r7, #14]
 800d34c:	2b80      	cmp	r3, #128	; 0x80
 800d34e:	d009      	beq.n	800d364 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800d350:	7bbb      	ldrb	r3, [r7, #14]
 800d352:	4619      	mov	r1, r3
 800d354:	6878      	ldr	r0, [r7, #4]
 800d356:	f002 fc75 	bl	800fc44 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d35a:	2180      	movs	r1, #128	; 0x80
 800d35c:	6878      	ldr	r0, [r7, #4]
 800d35e:	f002 fc71 	bl	800fc44 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800d362:	e020      	b.n	800d3a6 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800d364:	6839      	ldr	r1, [r7, #0]
 800d366:	6878      	ldr	r0, [r7, #4]
 800d368:	f000 fc62 	bl	800dc30 <USBD_CtlError>
        break;
 800d36c:	e01b      	b.n	800d3a6 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800d36e:	683b      	ldr	r3, [r7, #0]
 800d370:	885b      	ldrh	r3, [r3, #2]
 800d372:	2b00      	cmp	r3, #0
 800d374:	d10e      	bne.n	800d394 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d376:	7bbb      	ldrb	r3, [r7, #14]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d00b      	beq.n	800d394 <USBD_StdEPReq+0xb0>
 800d37c:	7bbb      	ldrb	r3, [r7, #14]
 800d37e:	2b80      	cmp	r3, #128	; 0x80
 800d380:	d008      	beq.n	800d394 <USBD_StdEPReq+0xb0>
 800d382:	683b      	ldr	r3, [r7, #0]
 800d384:	88db      	ldrh	r3, [r3, #6]
 800d386:	2b00      	cmp	r3, #0
 800d388:	d104      	bne.n	800d394 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800d38a:	7bbb      	ldrb	r3, [r7, #14]
 800d38c:	4619      	mov	r1, r3
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	f002 fc58 	bl	800fc44 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800d394:	6878      	ldr	r0, [r7, #4]
 800d396:	f000 fd16 	bl	800ddc6 <USBD_CtlSendStatus>

        break;
 800d39a:	e004      	b.n	800d3a6 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800d39c:	6839      	ldr	r1, [r7, #0]
 800d39e:	6878      	ldr	r0, [r7, #4]
 800d3a0:	f000 fc46 	bl	800dc30 <USBD_CtlError>
        break;
 800d3a4:	bf00      	nop
      }
      break;
 800d3a6:	e0e7      	b.n	800d578 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d3ae:	2b02      	cmp	r3, #2
 800d3b0:	d002      	beq.n	800d3b8 <USBD_StdEPReq+0xd4>
 800d3b2:	2b03      	cmp	r3, #3
 800d3b4:	d015      	beq.n	800d3e2 <USBD_StdEPReq+0xfe>
 800d3b6:	e02d      	b.n	800d414 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d3b8:	7bbb      	ldrb	r3, [r7, #14]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d00c      	beq.n	800d3d8 <USBD_StdEPReq+0xf4>
 800d3be:	7bbb      	ldrb	r3, [r7, #14]
 800d3c0:	2b80      	cmp	r3, #128	; 0x80
 800d3c2:	d009      	beq.n	800d3d8 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800d3c4:	7bbb      	ldrb	r3, [r7, #14]
 800d3c6:	4619      	mov	r1, r3
 800d3c8:	6878      	ldr	r0, [r7, #4]
 800d3ca:	f002 fc3b 	bl	800fc44 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d3ce:	2180      	movs	r1, #128	; 0x80
 800d3d0:	6878      	ldr	r0, [r7, #4]
 800d3d2:	f002 fc37 	bl	800fc44 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800d3d6:	e023      	b.n	800d420 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800d3d8:	6839      	ldr	r1, [r7, #0]
 800d3da:	6878      	ldr	r0, [r7, #4]
 800d3dc:	f000 fc28 	bl	800dc30 <USBD_CtlError>
        break;
 800d3e0:	e01e      	b.n	800d420 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800d3e2:	683b      	ldr	r3, [r7, #0]
 800d3e4:	885b      	ldrh	r3, [r3, #2]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d119      	bne.n	800d41e <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800d3ea:	7bbb      	ldrb	r3, [r7, #14]
 800d3ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d004      	beq.n	800d3fe <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d3f4:	7bbb      	ldrb	r3, [r7, #14]
 800d3f6:	4619      	mov	r1, r3
 800d3f8:	6878      	ldr	r0, [r7, #4]
 800d3fa:	f002 fc42 	bl	800fc82 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800d3fe:	6878      	ldr	r0, [r7, #4]
 800d400:	f000 fce1 	bl	800ddc6 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d40a:	689b      	ldr	r3, [r3, #8]
 800d40c:	6839      	ldr	r1, [r7, #0]
 800d40e:	6878      	ldr	r0, [r7, #4]
 800d410:	4798      	blx	r3
        }
        break;
 800d412:	e004      	b.n	800d41e <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800d414:	6839      	ldr	r1, [r7, #0]
 800d416:	6878      	ldr	r0, [r7, #4]
 800d418:	f000 fc0a 	bl	800dc30 <USBD_CtlError>
        break;
 800d41c:	e000      	b.n	800d420 <USBD_StdEPReq+0x13c>
        break;
 800d41e:	bf00      	nop
      }
      break;
 800d420:	e0aa      	b.n	800d578 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d428:	2b02      	cmp	r3, #2
 800d42a:	d002      	beq.n	800d432 <USBD_StdEPReq+0x14e>
 800d42c:	2b03      	cmp	r3, #3
 800d42e:	d032      	beq.n	800d496 <USBD_StdEPReq+0x1b2>
 800d430:	e097      	b.n	800d562 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d432:	7bbb      	ldrb	r3, [r7, #14]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d007      	beq.n	800d448 <USBD_StdEPReq+0x164>
 800d438:	7bbb      	ldrb	r3, [r7, #14]
 800d43a:	2b80      	cmp	r3, #128	; 0x80
 800d43c:	d004      	beq.n	800d448 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800d43e:	6839      	ldr	r1, [r7, #0]
 800d440:	6878      	ldr	r0, [r7, #4]
 800d442:	f000 fbf5 	bl	800dc30 <USBD_CtlError>
          break;
 800d446:	e091      	b.n	800d56c <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d448:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	da0b      	bge.n	800d468 <USBD_StdEPReq+0x184>
 800d450:	7bbb      	ldrb	r3, [r7, #14]
 800d452:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d456:	4613      	mov	r3, r2
 800d458:	009b      	lsls	r3, r3, #2
 800d45a:	4413      	add	r3, r2
 800d45c:	009b      	lsls	r3, r3, #2
 800d45e:	3310      	adds	r3, #16
 800d460:	687a      	ldr	r2, [r7, #4]
 800d462:	4413      	add	r3, r2
 800d464:	3304      	adds	r3, #4
 800d466:	e00b      	b.n	800d480 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800d468:	7bbb      	ldrb	r3, [r7, #14]
 800d46a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d46e:	4613      	mov	r3, r2
 800d470:	009b      	lsls	r3, r3, #2
 800d472:	4413      	add	r3, r2
 800d474:	009b      	lsls	r3, r3, #2
 800d476:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d47a:	687a      	ldr	r2, [r7, #4]
 800d47c:	4413      	add	r3, r2
 800d47e:	3304      	adds	r3, #4
 800d480:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800d482:	68bb      	ldr	r3, [r7, #8]
 800d484:	2200      	movs	r2, #0
 800d486:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d488:	68bb      	ldr	r3, [r7, #8]
 800d48a:	2202      	movs	r2, #2
 800d48c:	4619      	mov	r1, r3
 800d48e:	6878      	ldr	r0, [r7, #4]
 800d490:	f000 fc3f 	bl	800dd12 <USBD_CtlSendData>
        break;
 800d494:	e06a      	b.n	800d56c <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800d496:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	da11      	bge.n	800d4c2 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d49e:	7bbb      	ldrb	r3, [r7, #14]
 800d4a0:	f003 020f 	and.w	r2, r3, #15
 800d4a4:	6879      	ldr	r1, [r7, #4]
 800d4a6:	4613      	mov	r3, r2
 800d4a8:	009b      	lsls	r3, r3, #2
 800d4aa:	4413      	add	r3, r2
 800d4ac:	009b      	lsls	r3, r3, #2
 800d4ae:	440b      	add	r3, r1
 800d4b0:	3324      	adds	r3, #36	; 0x24
 800d4b2:	881b      	ldrh	r3, [r3, #0]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d117      	bne.n	800d4e8 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800d4b8:	6839      	ldr	r1, [r7, #0]
 800d4ba:	6878      	ldr	r0, [r7, #4]
 800d4bc:	f000 fbb8 	bl	800dc30 <USBD_CtlError>
            break;
 800d4c0:	e054      	b.n	800d56c <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d4c2:	7bbb      	ldrb	r3, [r7, #14]
 800d4c4:	f003 020f 	and.w	r2, r3, #15
 800d4c8:	6879      	ldr	r1, [r7, #4]
 800d4ca:	4613      	mov	r3, r2
 800d4cc:	009b      	lsls	r3, r3, #2
 800d4ce:	4413      	add	r3, r2
 800d4d0:	009b      	lsls	r3, r3, #2
 800d4d2:	440b      	add	r3, r1
 800d4d4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d4d8:	881b      	ldrh	r3, [r3, #0]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d104      	bne.n	800d4e8 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800d4de:	6839      	ldr	r1, [r7, #0]
 800d4e0:	6878      	ldr	r0, [r7, #4]
 800d4e2:	f000 fba5 	bl	800dc30 <USBD_CtlError>
            break;
 800d4e6:	e041      	b.n	800d56c <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d4e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	da0b      	bge.n	800d508 <USBD_StdEPReq+0x224>
 800d4f0:	7bbb      	ldrb	r3, [r7, #14]
 800d4f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d4f6:	4613      	mov	r3, r2
 800d4f8:	009b      	lsls	r3, r3, #2
 800d4fa:	4413      	add	r3, r2
 800d4fc:	009b      	lsls	r3, r3, #2
 800d4fe:	3310      	adds	r3, #16
 800d500:	687a      	ldr	r2, [r7, #4]
 800d502:	4413      	add	r3, r2
 800d504:	3304      	adds	r3, #4
 800d506:	e00b      	b.n	800d520 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800d508:	7bbb      	ldrb	r3, [r7, #14]
 800d50a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d50e:	4613      	mov	r3, r2
 800d510:	009b      	lsls	r3, r3, #2
 800d512:	4413      	add	r3, r2
 800d514:	009b      	lsls	r3, r3, #2
 800d516:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d51a:	687a      	ldr	r2, [r7, #4]
 800d51c:	4413      	add	r3, r2
 800d51e:	3304      	adds	r3, #4
 800d520:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d522:	7bbb      	ldrb	r3, [r7, #14]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d002      	beq.n	800d52e <USBD_StdEPReq+0x24a>
 800d528:	7bbb      	ldrb	r3, [r7, #14]
 800d52a:	2b80      	cmp	r3, #128	; 0x80
 800d52c:	d103      	bne.n	800d536 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800d52e:	68bb      	ldr	r3, [r7, #8]
 800d530:	2200      	movs	r2, #0
 800d532:	601a      	str	r2, [r3, #0]
 800d534:	e00e      	b.n	800d554 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d536:	7bbb      	ldrb	r3, [r7, #14]
 800d538:	4619      	mov	r1, r3
 800d53a:	6878      	ldr	r0, [r7, #4]
 800d53c:	f002 fbc0 	bl	800fcc0 <USBD_LL_IsStallEP>
 800d540:	4603      	mov	r3, r0
 800d542:	2b00      	cmp	r3, #0
 800d544:	d003      	beq.n	800d54e <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800d546:	68bb      	ldr	r3, [r7, #8]
 800d548:	2201      	movs	r2, #1
 800d54a:	601a      	str	r2, [r3, #0]
 800d54c:	e002      	b.n	800d554 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800d54e:	68bb      	ldr	r3, [r7, #8]
 800d550:	2200      	movs	r2, #0
 800d552:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d554:	68bb      	ldr	r3, [r7, #8]
 800d556:	2202      	movs	r2, #2
 800d558:	4619      	mov	r1, r3
 800d55a:	6878      	ldr	r0, [r7, #4]
 800d55c:	f000 fbd9 	bl	800dd12 <USBD_CtlSendData>
          break;
 800d560:	e004      	b.n	800d56c <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800d562:	6839      	ldr	r1, [r7, #0]
 800d564:	6878      	ldr	r0, [r7, #4]
 800d566:	f000 fb63 	bl	800dc30 <USBD_CtlError>
        break;
 800d56a:	bf00      	nop
      }
      break;
 800d56c:	e004      	b.n	800d578 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800d56e:	6839      	ldr	r1, [r7, #0]
 800d570:	6878      	ldr	r0, [r7, #4]
 800d572:	f000 fb5d 	bl	800dc30 <USBD_CtlError>
      break;
 800d576:	bf00      	nop
    }
    break;
 800d578:	e004      	b.n	800d584 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800d57a:	6839      	ldr	r1, [r7, #0]
 800d57c:	6878      	ldr	r0, [r7, #4]
 800d57e:	f000 fb57 	bl	800dc30 <USBD_CtlError>
    break;
 800d582:	bf00      	nop
  }

  return ret;
 800d584:	7bfb      	ldrb	r3, [r7, #15]
}
 800d586:	4618      	mov	r0, r3
 800d588:	3710      	adds	r7, #16
 800d58a:	46bd      	mov	sp, r7
 800d58c:	bd80      	pop	{r7, pc}
	...

0800d590 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d590:	b580      	push	{r7, lr}
 800d592:	b084      	sub	sp, #16
 800d594:	af00      	add	r7, sp, #0
 800d596:	6078      	str	r0, [r7, #4]
 800d598:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d59a:	2300      	movs	r3, #0
 800d59c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d59e:	2300      	movs	r3, #0
 800d5a0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d5a6:	683b      	ldr	r3, [r7, #0]
 800d5a8:	885b      	ldrh	r3, [r3, #2]
 800d5aa:	0a1b      	lsrs	r3, r3, #8
 800d5ac:	b29b      	uxth	r3, r3
 800d5ae:	3b01      	subs	r3, #1
 800d5b0:	2b0e      	cmp	r3, #14
 800d5b2:	f200 8152 	bhi.w	800d85a <USBD_GetDescriptor+0x2ca>
 800d5b6:	a201      	add	r2, pc, #4	; (adr r2, 800d5bc <USBD_GetDescriptor+0x2c>)
 800d5b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5bc:	0800d62d 	.word	0x0800d62d
 800d5c0:	0800d645 	.word	0x0800d645
 800d5c4:	0800d685 	.word	0x0800d685
 800d5c8:	0800d85b 	.word	0x0800d85b
 800d5cc:	0800d85b 	.word	0x0800d85b
 800d5d0:	0800d7fb 	.word	0x0800d7fb
 800d5d4:	0800d827 	.word	0x0800d827
 800d5d8:	0800d85b 	.word	0x0800d85b
 800d5dc:	0800d85b 	.word	0x0800d85b
 800d5e0:	0800d85b 	.word	0x0800d85b
 800d5e4:	0800d85b 	.word	0x0800d85b
 800d5e8:	0800d85b 	.word	0x0800d85b
 800d5ec:	0800d85b 	.word	0x0800d85b
 800d5f0:	0800d85b 	.word	0x0800d85b
 800d5f4:	0800d5f9 	.word	0x0800d5f9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d5fe:	69db      	ldr	r3, [r3, #28]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d00b      	beq.n	800d61c <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d60a:	69db      	ldr	r3, [r3, #28]
 800d60c:	687a      	ldr	r2, [r7, #4]
 800d60e:	7c12      	ldrb	r2, [r2, #16]
 800d610:	f107 0108 	add.w	r1, r7, #8
 800d614:	4610      	mov	r0, r2
 800d616:	4798      	blx	r3
 800d618:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800d61a:	e126      	b.n	800d86a <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800d61c:	6839      	ldr	r1, [r7, #0]
 800d61e:	6878      	ldr	r0, [r7, #4]
 800d620:	f000 fb06 	bl	800dc30 <USBD_CtlError>
      err++;
 800d624:	7afb      	ldrb	r3, [r7, #11]
 800d626:	3301      	adds	r3, #1
 800d628:	72fb      	strb	r3, [r7, #11]
    break;
 800d62a:	e11e      	b.n	800d86a <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	687a      	ldr	r2, [r7, #4]
 800d636:	7c12      	ldrb	r2, [r2, #16]
 800d638:	f107 0108 	add.w	r1, r7, #8
 800d63c:	4610      	mov	r0, r2
 800d63e:	4798      	blx	r3
 800d640:	60f8      	str	r0, [r7, #12]
    break;
 800d642:	e112      	b.n	800d86a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	7c1b      	ldrb	r3, [r3, #16]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d10d      	bne.n	800d668 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d654:	f107 0208 	add.w	r2, r7, #8
 800d658:	4610      	mov	r0, r2
 800d65a:	4798      	blx	r3
 800d65c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	3301      	adds	r3, #1
 800d662:	2202      	movs	r2, #2
 800d664:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800d666:	e100      	b.n	800d86a <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d66e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d670:	f107 0208 	add.w	r2, r7, #8
 800d674:	4610      	mov	r0, r2
 800d676:	4798      	blx	r3
 800d678:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	3301      	adds	r3, #1
 800d67e:	2202      	movs	r2, #2
 800d680:	701a      	strb	r2, [r3, #0]
    break;
 800d682:	e0f2      	b.n	800d86a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800d684:	683b      	ldr	r3, [r7, #0]
 800d686:	885b      	ldrh	r3, [r3, #2]
 800d688:	b2db      	uxtb	r3, r3
 800d68a:	2b05      	cmp	r3, #5
 800d68c:	f200 80ac 	bhi.w	800d7e8 <USBD_GetDescriptor+0x258>
 800d690:	a201      	add	r2, pc, #4	; (adr r2, 800d698 <USBD_GetDescriptor+0x108>)
 800d692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d696:	bf00      	nop
 800d698:	0800d6b1 	.word	0x0800d6b1
 800d69c:	0800d6e5 	.word	0x0800d6e5
 800d6a0:	0800d719 	.word	0x0800d719
 800d6a4:	0800d74d 	.word	0x0800d74d
 800d6a8:	0800d781 	.word	0x0800d781
 800d6ac:	0800d7b5 	.word	0x0800d7b5
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d6b6:	685b      	ldr	r3, [r3, #4]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d00b      	beq.n	800d6d4 <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d6c2:	685b      	ldr	r3, [r3, #4]
 800d6c4:	687a      	ldr	r2, [r7, #4]
 800d6c6:	7c12      	ldrb	r2, [r2, #16]
 800d6c8:	f107 0108 	add.w	r1, r7, #8
 800d6cc:	4610      	mov	r0, r2
 800d6ce:	4798      	blx	r3
 800d6d0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d6d2:	e091      	b.n	800d7f8 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800d6d4:	6839      	ldr	r1, [r7, #0]
 800d6d6:	6878      	ldr	r0, [r7, #4]
 800d6d8:	f000 faaa 	bl	800dc30 <USBD_CtlError>
        err++;
 800d6dc:	7afb      	ldrb	r3, [r7, #11]
 800d6de:	3301      	adds	r3, #1
 800d6e0:	72fb      	strb	r3, [r7, #11]
      break;
 800d6e2:	e089      	b.n	800d7f8 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d6ea:	689b      	ldr	r3, [r3, #8]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d00b      	beq.n	800d708 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d6f6:	689b      	ldr	r3, [r3, #8]
 800d6f8:	687a      	ldr	r2, [r7, #4]
 800d6fa:	7c12      	ldrb	r2, [r2, #16]
 800d6fc:	f107 0108 	add.w	r1, r7, #8
 800d700:	4610      	mov	r0, r2
 800d702:	4798      	blx	r3
 800d704:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d706:	e077      	b.n	800d7f8 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800d708:	6839      	ldr	r1, [r7, #0]
 800d70a:	6878      	ldr	r0, [r7, #4]
 800d70c:	f000 fa90 	bl	800dc30 <USBD_CtlError>
        err++;
 800d710:	7afb      	ldrb	r3, [r7, #11]
 800d712:	3301      	adds	r3, #1
 800d714:	72fb      	strb	r3, [r7, #11]
      break;
 800d716:	e06f      	b.n	800d7f8 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d71e:	68db      	ldr	r3, [r3, #12]
 800d720:	2b00      	cmp	r3, #0
 800d722:	d00b      	beq.n	800d73c <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d72a:	68db      	ldr	r3, [r3, #12]
 800d72c:	687a      	ldr	r2, [r7, #4]
 800d72e:	7c12      	ldrb	r2, [r2, #16]
 800d730:	f107 0108 	add.w	r1, r7, #8
 800d734:	4610      	mov	r0, r2
 800d736:	4798      	blx	r3
 800d738:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d73a:	e05d      	b.n	800d7f8 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800d73c:	6839      	ldr	r1, [r7, #0]
 800d73e:	6878      	ldr	r0, [r7, #4]
 800d740:	f000 fa76 	bl	800dc30 <USBD_CtlError>
        err++;
 800d744:	7afb      	ldrb	r3, [r7, #11]
 800d746:	3301      	adds	r3, #1
 800d748:	72fb      	strb	r3, [r7, #11]
      break;
 800d74a:	e055      	b.n	800d7f8 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d752:	691b      	ldr	r3, [r3, #16]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d00b      	beq.n	800d770 <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d75e:	691b      	ldr	r3, [r3, #16]
 800d760:	687a      	ldr	r2, [r7, #4]
 800d762:	7c12      	ldrb	r2, [r2, #16]
 800d764:	f107 0108 	add.w	r1, r7, #8
 800d768:	4610      	mov	r0, r2
 800d76a:	4798      	blx	r3
 800d76c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d76e:	e043      	b.n	800d7f8 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800d770:	6839      	ldr	r1, [r7, #0]
 800d772:	6878      	ldr	r0, [r7, #4]
 800d774:	f000 fa5c 	bl	800dc30 <USBD_CtlError>
        err++;
 800d778:	7afb      	ldrb	r3, [r7, #11]
 800d77a:	3301      	adds	r3, #1
 800d77c:	72fb      	strb	r3, [r7, #11]
      break;
 800d77e:	e03b      	b.n	800d7f8 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d786:	695b      	ldr	r3, [r3, #20]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d00b      	beq.n	800d7a4 <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d792:	695b      	ldr	r3, [r3, #20]
 800d794:	687a      	ldr	r2, [r7, #4]
 800d796:	7c12      	ldrb	r2, [r2, #16]
 800d798:	f107 0108 	add.w	r1, r7, #8
 800d79c:	4610      	mov	r0, r2
 800d79e:	4798      	blx	r3
 800d7a0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d7a2:	e029      	b.n	800d7f8 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800d7a4:	6839      	ldr	r1, [r7, #0]
 800d7a6:	6878      	ldr	r0, [r7, #4]
 800d7a8:	f000 fa42 	bl	800dc30 <USBD_CtlError>
        err++;
 800d7ac:	7afb      	ldrb	r3, [r7, #11]
 800d7ae:	3301      	adds	r3, #1
 800d7b0:	72fb      	strb	r3, [r7, #11]
      break;
 800d7b2:	e021      	b.n	800d7f8 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d7ba:	699b      	ldr	r3, [r3, #24]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d00b      	beq.n	800d7d8 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d7c6:	699b      	ldr	r3, [r3, #24]
 800d7c8:	687a      	ldr	r2, [r7, #4]
 800d7ca:	7c12      	ldrb	r2, [r2, #16]
 800d7cc:	f107 0108 	add.w	r1, r7, #8
 800d7d0:	4610      	mov	r0, r2
 800d7d2:	4798      	blx	r3
 800d7d4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d7d6:	e00f      	b.n	800d7f8 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800d7d8:	6839      	ldr	r1, [r7, #0]
 800d7da:	6878      	ldr	r0, [r7, #4]
 800d7dc:	f000 fa28 	bl	800dc30 <USBD_CtlError>
        err++;
 800d7e0:	7afb      	ldrb	r3, [r7, #11]
 800d7e2:	3301      	adds	r3, #1
 800d7e4:	72fb      	strb	r3, [r7, #11]
      break;
 800d7e6:	e007      	b.n	800d7f8 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800d7e8:	6839      	ldr	r1, [r7, #0]
 800d7ea:	6878      	ldr	r0, [r7, #4]
 800d7ec:	f000 fa20 	bl	800dc30 <USBD_CtlError>
      err++;
 800d7f0:	7afb      	ldrb	r3, [r7, #11]
 800d7f2:	3301      	adds	r3, #1
 800d7f4:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800d7f6:	bf00      	nop
    }
    break;
 800d7f8:	e037      	b.n	800d86a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	7c1b      	ldrb	r3, [r3, #16]
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d109      	bne.n	800d816 <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d80a:	f107 0208 	add.w	r2, r7, #8
 800d80e:	4610      	mov	r0, r2
 800d810:	4798      	blx	r3
 800d812:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800d814:	e029      	b.n	800d86a <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800d816:	6839      	ldr	r1, [r7, #0]
 800d818:	6878      	ldr	r0, [r7, #4]
 800d81a:	f000 fa09 	bl	800dc30 <USBD_CtlError>
      err++;
 800d81e:	7afb      	ldrb	r3, [r7, #11]
 800d820:	3301      	adds	r3, #1
 800d822:	72fb      	strb	r3, [r7, #11]
    break;
 800d824:	e021      	b.n	800d86a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	7c1b      	ldrb	r3, [r3, #16]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d10d      	bne.n	800d84a <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d836:	f107 0208 	add.w	r2, r7, #8
 800d83a:	4610      	mov	r0, r2
 800d83c:	4798      	blx	r3
 800d83e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	3301      	adds	r3, #1
 800d844:	2207      	movs	r2, #7
 800d846:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800d848:	e00f      	b.n	800d86a <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800d84a:	6839      	ldr	r1, [r7, #0]
 800d84c:	6878      	ldr	r0, [r7, #4]
 800d84e:	f000 f9ef 	bl	800dc30 <USBD_CtlError>
      err++;
 800d852:	7afb      	ldrb	r3, [r7, #11]
 800d854:	3301      	adds	r3, #1
 800d856:	72fb      	strb	r3, [r7, #11]
    break;
 800d858:	e007      	b.n	800d86a <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 800d85a:	6839      	ldr	r1, [r7, #0]
 800d85c:	6878      	ldr	r0, [r7, #4]
 800d85e:	f000 f9e7 	bl	800dc30 <USBD_CtlError>
    err++;
 800d862:	7afb      	ldrb	r3, [r7, #11]
 800d864:	3301      	adds	r3, #1
 800d866:	72fb      	strb	r3, [r7, #11]
    break;
 800d868:	bf00      	nop
  }

  if (err != 0U)
 800d86a:	7afb      	ldrb	r3, [r7, #11]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d11e      	bne.n	800d8ae <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	88db      	ldrh	r3, [r3, #6]
 800d874:	2b00      	cmp	r3, #0
 800d876:	d016      	beq.n	800d8a6 <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 800d878:	893b      	ldrh	r3, [r7, #8]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d00e      	beq.n	800d89c <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 800d87e:	683b      	ldr	r3, [r7, #0]
 800d880:	88da      	ldrh	r2, [r3, #6]
 800d882:	893b      	ldrh	r3, [r7, #8]
 800d884:	4293      	cmp	r3, r2
 800d886:	bf28      	it	cs
 800d888:	4613      	movcs	r3, r2
 800d88a:	b29b      	uxth	r3, r3
 800d88c:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800d88e:	893b      	ldrh	r3, [r7, #8]
 800d890:	461a      	mov	r2, r3
 800d892:	68f9      	ldr	r1, [r7, #12]
 800d894:	6878      	ldr	r0, [r7, #4]
 800d896:	f000 fa3c 	bl	800dd12 <USBD_CtlSendData>
 800d89a:	e009      	b.n	800d8b0 <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800d89c:	6839      	ldr	r1, [r7, #0]
 800d89e:	6878      	ldr	r0, [r7, #4]
 800d8a0:	f000 f9c6 	bl	800dc30 <USBD_CtlError>
 800d8a4:	e004      	b.n	800d8b0 <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800d8a6:	6878      	ldr	r0, [r7, #4]
 800d8a8:	f000 fa8d 	bl	800ddc6 <USBD_CtlSendStatus>
 800d8ac:	e000      	b.n	800d8b0 <USBD_GetDescriptor+0x320>
    return;
 800d8ae:	bf00      	nop
    }
  }
}
 800d8b0:	3710      	adds	r7, #16
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	bd80      	pop	{r7, pc}
 800d8b6:	bf00      	nop

0800d8b8 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d8b8:	b580      	push	{r7, lr}
 800d8ba:	b084      	sub	sp, #16
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	6078      	str	r0, [r7, #4]
 800d8c0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d8c2:	683b      	ldr	r3, [r7, #0]
 800d8c4:	889b      	ldrh	r3, [r3, #4]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d130      	bne.n	800d92c <USBD_SetAddress+0x74>
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	88db      	ldrh	r3, [r3, #6]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d12c      	bne.n	800d92c <USBD_SetAddress+0x74>
 800d8d2:	683b      	ldr	r3, [r7, #0]
 800d8d4:	885b      	ldrh	r3, [r3, #2]
 800d8d6:	2b7f      	cmp	r3, #127	; 0x7f
 800d8d8:	d828      	bhi.n	800d92c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d8da:	683b      	ldr	r3, [r7, #0]
 800d8dc:	885b      	ldrh	r3, [r3, #2]
 800d8de:	b2db      	uxtb	r3, r3
 800d8e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d8e4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d8ec:	2b03      	cmp	r3, #3
 800d8ee:	d104      	bne.n	800d8fa <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800d8f0:	6839      	ldr	r1, [r7, #0]
 800d8f2:	6878      	ldr	r0, [r7, #4]
 800d8f4:	f000 f99c 	bl	800dc30 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d8f8:	e01c      	b.n	800d934 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	7bfa      	ldrb	r2, [r7, #15]
 800d8fe:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d902:	7bfb      	ldrb	r3, [r7, #15]
 800d904:	4619      	mov	r1, r3
 800d906:	6878      	ldr	r0, [r7, #4]
 800d908:	f002 fa06 	bl	800fd18 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d90c:	6878      	ldr	r0, [r7, #4]
 800d90e:	f000 fa5a 	bl	800ddc6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d912:	7bfb      	ldrb	r3, [r7, #15]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d004      	beq.n	800d922 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	2202      	movs	r2, #2
 800d91c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d920:	e008      	b.n	800d934 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	2201      	movs	r2, #1
 800d926:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d92a:	e003      	b.n	800d934 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d92c:	6839      	ldr	r1, [r7, #0]
 800d92e:	6878      	ldr	r0, [r7, #4]
 800d930:	f000 f97e 	bl	800dc30 <USBD_CtlError>
  }
}
 800d934:	bf00      	nop
 800d936:	3710      	adds	r7, #16
 800d938:	46bd      	mov	sp, r7
 800d93a:	bd80      	pop	{r7, pc}

0800d93c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d93c:	b580      	push	{r7, lr}
 800d93e:	b084      	sub	sp, #16
 800d940:	af00      	add	r7, sp, #0
 800d942:	6078      	str	r0, [r7, #4]
 800d944:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d946:	2300      	movs	r3, #0
 800d948:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d94a:	683b      	ldr	r3, [r7, #0]
 800d94c:	885b      	ldrh	r3, [r3, #2]
 800d94e:	b2da      	uxtb	r2, r3
 800d950:	4b4b      	ldr	r3, [pc, #300]	; (800da80 <USBD_SetConfig+0x144>)
 800d952:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d954:	4b4a      	ldr	r3, [pc, #296]	; (800da80 <USBD_SetConfig+0x144>)
 800d956:	781b      	ldrb	r3, [r3, #0]
 800d958:	2b01      	cmp	r3, #1
 800d95a:	d905      	bls.n	800d968 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d95c:	6839      	ldr	r1, [r7, #0]
 800d95e:	6878      	ldr	r0, [r7, #4]
 800d960:	f000 f966 	bl	800dc30 <USBD_CtlError>
    return USBD_FAIL;
 800d964:	2303      	movs	r3, #3
 800d966:	e087      	b.n	800da78 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d96e:	2b02      	cmp	r3, #2
 800d970:	d002      	beq.n	800d978 <USBD_SetConfig+0x3c>
 800d972:	2b03      	cmp	r3, #3
 800d974:	d025      	beq.n	800d9c2 <USBD_SetConfig+0x86>
 800d976:	e071      	b.n	800da5c <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800d978:	4b41      	ldr	r3, [pc, #260]	; (800da80 <USBD_SetConfig+0x144>)
 800d97a:	781b      	ldrb	r3, [r3, #0]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d01c      	beq.n	800d9ba <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800d980:	4b3f      	ldr	r3, [pc, #252]	; (800da80 <USBD_SetConfig+0x144>)
 800d982:	781b      	ldrb	r3, [r3, #0]
 800d984:	461a      	mov	r2, r3
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800d98a:	4b3d      	ldr	r3, [pc, #244]	; (800da80 <USBD_SetConfig+0x144>)
 800d98c:	781b      	ldrb	r3, [r3, #0]
 800d98e:	4619      	mov	r1, r3
 800d990:	6878      	ldr	r0, [r7, #4]
 800d992:	f7ff f97d 	bl	800cc90 <USBD_SetClassConfig>
 800d996:	4603      	mov	r3, r0
 800d998:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800d99a:	7bfb      	ldrb	r3, [r7, #15]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d004      	beq.n	800d9aa <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800d9a0:	6839      	ldr	r1, [r7, #0]
 800d9a2:	6878      	ldr	r0, [r7, #4]
 800d9a4:	f000 f944 	bl	800dc30 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800d9a8:	e065      	b.n	800da76 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800d9aa:	6878      	ldr	r0, [r7, #4]
 800d9ac:	f000 fa0b 	bl	800ddc6 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	2203      	movs	r2, #3
 800d9b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800d9b8:	e05d      	b.n	800da76 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800d9ba:	6878      	ldr	r0, [r7, #4]
 800d9bc:	f000 fa03 	bl	800ddc6 <USBD_CtlSendStatus>
    break;
 800d9c0:	e059      	b.n	800da76 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800d9c2:	4b2f      	ldr	r3, [pc, #188]	; (800da80 <USBD_SetConfig+0x144>)
 800d9c4:	781b      	ldrb	r3, [r3, #0]
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d112      	bne.n	800d9f0 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	2202      	movs	r2, #2
 800d9ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800d9d2:	4b2b      	ldr	r3, [pc, #172]	; (800da80 <USBD_SetConfig+0x144>)
 800d9d4:	781b      	ldrb	r3, [r3, #0]
 800d9d6:	461a      	mov	r2, r3
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d9dc:	4b28      	ldr	r3, [pc, #160]	; (800da80 <USBD_SetConfig+0x144>)
 800d9de:	781b      	ldrb	r3, [r3, #0]
 800d9e0:	4619      	mov	r1, r3
 800d9e2:	6878      	ldr	r0, [r7, #4]
 800d9e4:	f7ff f970 	bl	800ccc8 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800d9e8:	6878      	ldr	r0, [r7, #4]
 800d9ea:	f000 f9ec 	bl	800ddc6 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800d9ee:	e042      	b.n	800da76 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800d9f0:	4b23      	ldr	r3, [pc, #140]	; (800da80 <USBD_SetConfig+0x144>)
 800d9f2:	781b      	ldrb	r3, [r3, #0]
 800d9f4:	461a      	mov	r2, r3
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	685b      	ldr	r3, [r3, #4]
 800d9fa:	429a      	cmp	r2, r3
 800d9fc:	d02a      	beq.n	800da54 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	685b      	ldr	r3, [r3, #4]
 800da02:	b2db      	uxtb	r3, r3
 800da04:	4619      	mov	r1, r3
 800da06:	6878      	ldr	r0, [r7, #4]
 800da08:	f7ff f95e 	bl	800ccc8 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800da0c:	4b1c      	ldr	r3, [pc, #112]	; (800da80 <USBD_SetConfig+0x144>)
 800da0e:	781b      	ldrb	r3, [r3, #0]
 800da10:	461a      	mov	r2, r3
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800da16:	4b1a      	ldr	r3, [pc, #104]	; (800da80 <USBD_SetConfig+0x144>)
 800da18:	781b      	ldrb	r3, [r3, #0]
 800da1a:	4619      	mov	r1, r3
 800da1c:	6878      	ldr	r0, [r7, #4]
 800da1e:	f7ff f937 	bl	800cc90 <USBD_SetClassConfig>
 800da22:	4603      	mov	r3, r0
 800da24:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800da26:	7bfb      	ldrb	r3, [r7, #15]
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d00f      	beq.n	800da4c <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800da2c:	6839      	ldr	r1, [r7, #0]
 800da2e:	6878      	ldr	r0, [r7, #4]
 800da30:	f000 f8fe 	bl	800dc30 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	685b      	ldr	r3, [r3, #4]
 800da38:	b2db      	uxtb	r3, r3
 800da3a:	4619      	mov	r1, r3
 800da3c:	6878      	ldr	r0, [r7, #4]
 800da3e:	f7ff f943 	bl	800ccc8 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	2202      	movs	r2, #2
 800da46:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800da4a:	e014      	b.n	800da76 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800da4c:	6878      	ldr	r0, [r7, #4]
 800da4e:	f000 f9ba 	bl	800ddc6 <USBD_CtlSendStatus>
    break;
 800da52:	e010      	b.n	800da76 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800da54:	6878      	ldr	r0, [r7, #4]
 800da56:	f000 f9b6 	bl	800ddc6 <USBD_CtlSendStatus>
    break;
 800da5a:	e00c      	b.n	800da76 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800da5c:	6839      	ldr	r1, [r7, #0]
 800da5e:	6878      	ldr	r0, [r7, #4]
 800da60:	f000 f8e6 	bl	800dc30 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800da64:	4b06      	ldr	r3, [pc, #24]	; (800da80 <USBD_SetConfig+0x144>)
 800da66:	781b      	ldrb	r3, [r3, #0]
 800da68:	4619      	mov	r1, r3
 800da6a:	6878      	ldr	r0, [r7, #4]
 800da6c:	f7ff f92c 	bl	800ccc8 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800da70:	2303      	movs	r3, #3
 800da72:	73fb      	strb	r3, [r7, #15]
    break;
 800da74:	bf00      	nop
  }

  return ret;
 800da76:	7bfb      	ldrb	r3, [r7, #15]
}
 800da78:	4618      	mov	r0, r3
 800da7a:	3710      	adds	r7, #16
 800da7c:	46bd      	mov	sp, r7
 800da7e:	bd80      	pop	{r7, pc}
 800da80:	20000605 	.word	0x20000605

0800da84 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da84:	b580      	push	{r7, lr}
 800da86:	b082      	sub	sp, #8
 800da88:	af00      	add	r7, sp, #0
 800da8a:	6078      	str	r0, [r7, #4]
 800da8c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800da8e:	683b      	ldr	r3, [r7, #0]
 800da90:	88db      	ldrh	r3, [r3, #6]
 800da92:	2b01      	cmp	r3, #1
 800da94:	d004      	beq.n	800daa0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800da96:	6839      	ldr	r1, [r7, #0]
 800da98:	6878      	ldr	r0, [r7, #4]
 800da9a:	f000 f8c9 	bl	800dc30 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800da9e:	e021      	b.n	800dae4 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800daa6:	2b01      	cmp	r3, #1
 800daa8:	db17      	blt.n	800dada <USBD_GetConfig+0x56>
 800daaa:	2b02      	cmp	r3, #2
 800daac:	dd02      	ble.n	800dab4 <USBD_GetConfig+0x30>
 800daae:	2b03      	cmp	r3, #3
 800dab0:	d00b      	beq.n	800daca <USBD_GetConfig+0x46>
 800dab2:	e012      	b.n	800dada <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	2200      	movs	r2, #0
 800dab8:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	3308      	adds	r3, #8
 800dabe:	2201      	movs	r2, #1
 800dac0:	4619      	mov	r1, r3
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	f000 f925 	bl	800dd12 <USBD_CtlSendData>
      break;
 800dac8:	e00c      	b.n	800dae4 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	3304      	adds	r3, #4
 800dace:	2201      	movs	r2, #1
 800dad0:	4619      	mov	r1, r3
 800dad2:	6878      	ldr	r0, [r7, #4]
 800dad4:	f000 f91d 	bl	800dd12 <USBD_CtlSendData>
      break;
 800dad8:	e004      	b.n	800dae4 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800dada:	6839      	ldr	r1, [r7, #0]
 800dadc:	6878      	ldr	r0, [r7, #4]
 800dade:	f000 f8a7 	bl	800dc30 <USBD_CtlError>
      break;
 800dae2:	bf00      	nop
}
 800dae4:	bf00      	nop
 800dae6:	3708      	adds	r7, #8
 800dae8:	46bd      	mov	sp, r7
 800daea:	bd80      	pop	{r7, pc}

0800daec <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800daec:	b580      	push	{r7, lr}
 800daee:	b082      	sub	sp, #8
 800daf0:	af00      	add	r7, sp, #0
 800daf2:	6078      	str	r0, [r7, #4]
 800daf4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dafc:	3b01      	subs	r3, #1
 800dafe:	2b02      	cmp	r3, #2
 800db00:	d81e      	bhi.n	800db40 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800db02:	683b      	ldr	r3, [r7, #0]
 800db04:	88db      	ldrh	r3, [r3, #6]
 800db06:	2b02      	cmp	r3, #2
 800db08:	d004      	beq.n	800db14 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800db0a:	6839      	ldr	r1, [r7, #0]
 800db0c:	6878      	ldr	r0, [r7, #4]
 800db0e:	f000 f88f 	bl	800dc30 <USBD_CtlError>
      break;
 800db12:	e01a      	b.n	800db4a <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	2201      	movs	r2, #1
 800db18:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800db20:	2b00      	cmp	r3, #0
 800db22:	d005      	beq.n	800db30 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	68db      	ldr	r3, [r3, #12]
 800db28:	f043 0202 	orr.w	r2, r3, #2
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	330c      	adds	r3, #12
 800db34:	2202      	movs	r2, #2
 800db36:	4619      	mov	r1, r3
 800db38:	6878      	ldr	r0, [r7, #4]
 800db3a:	f000 f8ea 	bl	800dd12 <USBD_CtlSendData>
    break;
 800db3e:	e004      	b.n	800db4a <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800db40:	6839      	ldr	r1, [r7, #0]
 800db42:	6878      	ldr	r0, [r7, #4]
 800db44:	f000 f874 	bl	800dc30 <USBD_CtlError>
    break;
 800db48:	bf00      	nop
  }
}
 800db4a:	bf00      	nop
 800db4c:	3708      	adds	r7, #8
 800db4e:	46bd      	mov	sp, r7
 800db50:	bd80      	pop	{r7, pc}

0800db52 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db52:	b580      	push	{r7, lr}
 800db54:	b082      	sub	sp, #8
 800db56:	af00      	add	r7, sp, #0
 800db58:	6078      	str	r0, [r7, #4]
 800db5a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800db5c:	683b      	ldr	r3, [r7, #0]
 800db5e:	885b      	ldrh	r3, [r3, #2]
 800db60:	2b01      	cmp	r3, #1
 800db62:	d106      	bne.n	800db72 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	2201      	movs	r2, #1
 800db68:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800db6c:	6878      	ldr	r0, [r7, #4]
 800db6e:	f000 f92a 	bl	800ddc6 <USBD_CtlSendStatus>
  }
}
 800db72:	bf00      	nop
 800db74:	3708      	adds	r7, #8
 800db76:	46bd      	mov	sp, r7
 800db78:	bd80      	pop	{r7, pc}

0800db7a <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db7a:	b580      	push	{r7, lr}
 800db7c:	b082      	sub	sp, #8
 800db7e:	af00      	add	r7, sp, #0
 800db80:	6078      	str	r0, [r7, #4]
 800db82:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db8a:	3b01      	subs	r3, #1
 800db8c:	2b02      	cmp	r3, #2
 800db8e:	d80b      	bhi.n	800dba8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800db90:	683b      	ldr	r3, [r7, #0]
 800db92:	885b      	ldrh	r3, [r3, #2]
 800db94:	2b01      	cmp	r3, #1
 800db96:	d10c      	bne.n	800dbb2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	2200      	movs	r2, #0
 800db9c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800dba0:	6878      	ldr	r0, [r7, #4]
 800dba2:	f000 f910 	bl	800ddc6 <USBD_CtlSendStatus>
      }
      break;
 800dba6:	e004      	b.n	800dbb2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800dba8:	6839      	ldr	r1, [r7, #0]
 800dbaa:	6878      	ldr	r0, [r7, #4]
 800dbac:	f000 f840 	bl	800dc30 <USBD_CtlError>
      break;
 800dbb0:	e000      	b.n	800dbb4 <USBD_ClrFeature+0x3a>
      break;
 800dbb2:	bf00      	nop
  }
}
 800dbb4:	bf00      	nop
 800dbb6:	3708      	adds	r7, #8
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	bd80      	pop	{r7, pc}

0800dbbc <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	b084      	sub	sp, #16
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	6078      	str	r0, [r7, #4]
 800dbc4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800dbc6:	683b      	ldr	r3, [r7, #0]
 800dbc8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	781a      	ldrb	r2, [r3, #0]
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	3301      	adds	r3, #1
 800dbd6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	781a      	ldrb	r2, [r3, #0]
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	3301      	adds	r3, #1
 800dbe4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800dbe6:	68f8      	ldr	r0, [r7, #12]
 800dbe8:	f7ff faa9 	bl	800d13e <SWAPBYTE>
 800dbec:	4603      	mov	r3, r0
 800dbee:	461a      	mov	r2, r3
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	3301      	adds	r3, #1
 800dbf8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	3301      	adds	r3, #1
 800dbfe:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800dc00:	68f8      	ldr	r0, [r7, #12]
 800dc02:	f7ff fa9c 	bl	800d13e <SWAPBYTE>
 800dc06:	4603      	mov	r3, r0
 800dc08:	461a      	mov	r2, r3
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	3301      	adds	r3, #1
 800dc12:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	3301      	adds	r3, #1
 800dc18:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800dc1a:	68f8      	ldr	r0, [r7, #12]
 800dc1c:	f7ff fa8f 	bl	800d13e <SWAPBYTE>
 800dc20:	4603      	mov	r3, r0
 800dc22:	461a      	mov	r2, r3
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	80da      	strh	r2, [r3, #6]
}
 800dc28:	bf00      	nop
 800dc2a:	3710      	adds	r7, #16
 800dc2c:	46bd      	mov	sp, r7
 800dc2e:	bd80      	pop	{r7, pc}

0800dc30 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc30:	b580      	push	{r7, lr}
 800dc32:	b082      	sub	sp, #8
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	6078      	str	r0, [r7, #4]
 800dc38:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800dc3a:	2180      	movs	r1, #128	; 0x80
 800dc3c:	6878      	ldr	r0, [r7, #4]
 800dc3e:	f002 f801 	bl	800fc44 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800dc42:	2100      	movs	r1, #0
 800dc44:	6878      	ldr	r0, [r7, #4]
 800dc46:	f001 fffd 	bl	800fc44 <USBD_LL_StallEP>
}
 800dc4a:	bf00      	nop
 800dc4c:	3708      	adds	r7, #8
 800dc4e:	46bd      	mov	sp, r7
 800dc50:	bd80      	pop	{r7, pc}

0800dc52 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800dc52:	b580      	push	{r7, lr}
 800dc54:	b086      	sub	sp, #24
 800dc56:	af00      	add	r7, sp, #0
 800dc58:	60f8      	str	r0, [r7, #12]
 800dc5a:	60b9      	str	r1, [r7, #8]
 800dc5c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800dc5e:	2300      	movs	r3, #0
 800dc60:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d036      	beq.n	800dcd6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800dc6c:	6938      	ldr	r0, [r7, #16]
 800dc6e:	f000 f836 	bl	800dcde <USBD_GetLen>
 800dc72:	4603      	mov	r3, r0
 800dc74:	3301      	adds	r3, #1
 800dc76:	b29b      	uxth	r3, r3
 800dc78:	005b      	lsls	r3, r3, #1
 800dc7a:	b29a      	uxth	r2, r3
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800dc80:	7dfb      	ldrb	r3, [r7, #23]
 800dc82:	68ba      	ldr	r2, [r7, #8]
 800dc84:	4413      	add	r3, r2
 800dc86:	687a      	ldr	r2, [r7, #4]
 800dc88:	7812      	ldrb	r2, [r2, #0]
 800dc8a:	701a      	strb	r2, [r3, #0]
  idx++;
 800dc8c:	7dfb      	ldrb	r3, [r7, #23]
 800dc8e:	3301      	adds	r3, #1
 800dc90:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800dc92:	7dfb      	ldrb	r3, [r7, #23]
 800dc94:	68ba      	ldr	r2, [r7, #8]
 800dc96:	4413      	add	r3, r2
 800dc98:	2203      	movs	r2, #3
 800dc9a:	701a      	strb	r2, [r3, #0]
  idx++;
 800dc9c:	7dfb      	ldrb	r3, [r7, #23]
 800dc9e:	3301      	adds	r3, #1
 800dca0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800dca2:	e013      	b.n	800dccc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800dca4:	7dfb      	ldrb	r3, [r7, #23]
 800dca6:	68ba      	ldr	r2, [r7, #8]
 800dca8:	4413      	add	r3, r2
 800dcaa:	693a      	ldr	r2, [r7, #16]
 800dcac:	7812      	ldrb	r2, [r2, #0]
 800dcae:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800dcb0:	693b      	ldr	r3, [r7, #16]
 800dcb2:	3301      	adds	r3, #1
 800dcb4:	613b      	str	r3, [r7, #16]
    idx++;
 800dcb6:	7dfb      	ldrb	r3, [r7, #23]
 800dcb8:	3301      	adds	r3, #1
 800dcba:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800dcbc:	7dfb      	ldrb	r3, [r7, #23]
 800dcbe:	68ba      	ldr	r2, [r7, #8]
 800dcc0:	4413      	add	r3, r2
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	701a      	strb	r2, [r3, #0]
    idx++;
 800dcc6:	7dfb      	ldrb	r3, [r7, #23]
 800dcc8:	3301      	adds	r3, #1
 800dcca:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800dccc:	693b      	ldr	r3, [r7, #16]
 800dcce:	781b      	ldrb	r3, [r3, #0]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d1e7      	bne.n	800dca4 <USBD_GetString+0x52>
 800dcd4:	e000      	b.n	800dcd8 <USBD_GetString+0x86>
    return;
 800dcd6:	bf00      	nop
  }
}
 800dcd8:	3718      	adds	r7, #24
 800dcda:	46bd      	mov	sp, r7
 800dcdc:	bd80      	pop	{r7, pc}

0800dcde <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800dcde:	b480      	push	{r7}
 800dce0:	b085      	sub	sp, #20
 800dce2:	af00      	add	r7, sp, #0
 800dce4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800dce6:	2300      	movs	r3, #0
 800dce8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800dcee:	e005      	b.n	800dcfc <USBD_GetLen+0x1e>
  {
    len++;
 800dcf0:	7bfb      	ldrb	r3, [r7, #15]
 800dcf2:	3301      	adds	r3, #1
 800dcf4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800dcf6:	68bb      	ldr	r3, [r7, #8]
 800dcf8:	3301      	adds	r3, #1
 800dcfa:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800dcfc:	68bb      	ldr	r3, [r7, #8]
 800dcfe:	781b      	ldrb	r3, [r3, #0]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d1f5      	bne.n	800dcf0 <USBD_GetLen+0x12>
  }

  return len;
 800dd04:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd06:	4618      	mov	r0, r3
 800dd08:	3714      	adds	r7, #20
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd10:	4770      	bx	lr

0800dd12 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800dd12:	b580      	push	{r7, lr}
 800dd14:	b084      	sub	sp, #16
 800dd16:	af00      	add	r7, sp, #0
 800dd18:	60f8      	str	r0, [r7, #12]
 800dd1a:	60b9      	str	r1, [r7, #8]
 800dd1c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	2202      	movs	r2, #2
 800dd22:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	687a      	ldr	r2, [r7, #4]
 800dd2a:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	687a      	ldr	r2, [r7, #4]
 800dd30:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	68ba      	ldr	r2, [r7, #8]
 800dd36:	2100      	movs	r1, #0
 800dd38:	68f8      	ldr	r0, [r7, #12]
 800dd3a:	f002 f80c 	bl	800fd56 <USBD_LL_Transmit>

  return USBD_OK;
 800dd3e:	2300      	movs	r3, #0
}
 800dd40:	4618      	mov	r0, r3
 800dd42:	3710      	adds	r7, #16
 800dd44:	46bd      	mov	sp, r7
 800dd46:	bd80      	pop	{r7, pc}

0800dd48 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	b084      	sub	sp, #16
 800dd4c:	af00      	add	r7, sp, #0
 800dd4e:	60f8      	str	r0, [r7, #12]
 800dd50:	60b9      	str	r1, [r7, #8]
 800dd52:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	68ba      	ldr	r2, [r7, #8]
 800dd58:	2100      	movs	r1, #0
 800dd5a:	68f8      	ldr	r0, [r7, #12]
 800dd5c:	f001 fffb 	bl	800fd56 <USBD_LL_Transmit>

  return USBD_OK;
 800dd60:	2300      	movs	r3, #0
}
 800dd62:	4618      	mov	r0, r3
 800dd64:	3710      	adds	r7, #16
 800dd66:	46bd      	mov	sp, r7
 800dd68:	bd80      	pop	{r7, pc}

0800dd6a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800dd6a:	b580      	push	{r7, lr}
 800dd6c:	b084      	sub	sp, #16
 800dd6e:	af00      	add	r7, sp, #0
 800dd70:	60f8      	str	r0, [r7, #12]
 800dd72:	60b9      	str	r1, [r7, #8]
 800dd74:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	2203      	movs	r2, #3
 800dd7a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	687a      	ldr	r2, [r7, #4]
 800dd82:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	687a      	ldr	r2, [r7, #4]
 800dd8a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	68ba      	ldr	r2, [r7, #8]
 800dd92:	2100      	movs	r1, #0
 800dd94:	68f8      	ldr	r0, [r7, #12]
 800dd96:	f001 ffff 	bl	800fd98 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dd9a:	2300      	movs	r3, #0
}
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	3710      	adds	r7, #16
 800dda0:	46bd      	mov	sp, r7
 800dda2:	bd80      	pop	{r7, pc}

0800dda4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800dda4:	b580      	push	{r7, lr}
 800dda6:	b084      	sub	sp, #16
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	60f8      	str	r0, [r7, #12]
 800ddac:	60b9      	str	r1, [r7, #8]
 800ddae:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	68ba      	ldr	r2, [r7, #8]
 800ddb4:	2100      	movs	r1, #0
 800ddb6:	68f8      	ldr	r0, [r7, #12]
 800ddb8:	f001 ffee 	bl	800fd98 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ddbc:	2300      	movs	r3, #0
}
 800ddbe:	4618      	mov	r0, r3
 800ddc0:	3710      	adds	r7, #16
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	bd80      	pop	{r7, pc}

0800ddc6 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ddc6:	b580      	push	{r7, lr}
 800ddc8:	b082      	sub	sp, #8
 800ddca:	af00      	add	r7, sp, #0
 800ddcc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	2204      	movs	r2, #4
 800ddd2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	2200      	movs	r2, #0
 800ddda:	2100      	movs	r1, #0
 800dddc:	6878      	ldr	r0, [r7, #4]
 800ddde:	f001 ffba 	bl	800fd56 <USBD_LL_Transmit>

  return USBD_OK;
 800dde2:	2300      	movs	r3, #0
}
 800dde4:	4618      	mov	r0, r3
 800dde6:	3708      	adds	r7, #8
 800dde8:	46bd      	mov	sp, r7
 800ddea:	bd80      	pop	{r7, pc}

0800ddec <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	b082      	sub	sp, #8
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	2205      	movs	r2, #5
 800ddf8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ddfc:	2300      	movs	r3, #0
 800ddfe:	2200      	movs	r2, #0
 800de00:	2100      	movs	r1, #0
 800de02:	6878      	ldr	r0, [r7, #4]
 800de04:	f001 ffc8 	bl	800fd98 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800de08:	2300      	movs	r3, #0
}
 800de0a:	4618      	mov	r0, r3
 800de0c:	3708      	adds	r7, #8
 800de0e:	46bd      	mov	sp, r7
 800de10:	bd80      	pop	{r7, pc}
	...

0800de14 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800de14:	b480      	push	{r7}
 800de16:	b087      	sub	sp, #28
 800de18:	af00      	add	r7, sp, #0
 800de1a:	60f8      	str	r0, [r7, #12]
 800de1c:	60b9      	str	r1, [r7, #8]
 800de1e:	4613      	mov	r3, r2
 800de20:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800de22:	2301      	movs	r3, #1
 800de24:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800de26:	2300      	movs	r3, #0
 800de28:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800de2a:	4b1f      	ldr	r3, [pc, #124]	; (800dea8 <FATFS_LinkDriverEx+0x94>)
 800de2c:	7a5b      	ldrb	r3, [r3, #9]
 800de2e:	b2db      	uxtb	r3, r3
 800de30:	2b00      	cmp	r3, #0
 800de32:	d131      	bne.n	800de98 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800de34:	4b1c      	ldr	r3, [pc, #112]	; (800dea8 <FATFS_LinkDriverEx+0x94>)
 800de36:	7a5b      	ldrb	r3, [r3, #9]
 800de38:	b2db      	uxtb	r3, r3
 800de3a:	461a      	mov	r2, r3
 800de3c:	4b1a      	ldr	r3, [pc, #104]	; (800dea8 <FATFS_LinkDriverEx+0x94>)
 800de3e:	2100      	movs	r1, #0
 800de40:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800de42:	4b19      	ldr	r3, [pc, #100]	; (800dea8 <FATFS_LinkDriverEx+0x94>)
 800de44:	7a5b      	ldrb	r3, [r3, #9]
 800de46:	b2db      	uxtb	r3, r3
 800de48:	4a17      	ldr	r2, [pc, #92]	; (800dea8 <FATFS_LinkDriverEx+0x94>)
 800de4a:	009b      	lsls	r3, r3, #2
 800de4c:	4413      	add	r3, r2
 800de4e:	68fa      	ldr	r2, [r7, #12]
 800de50:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800de52:	4b15      	ldr	r3, [pc, #84]	; (800dea8 <FATFS_LinkDriverEx+0x94>)
 800de54:	7a5b      	ldrb	r3, [r3, #9]
 800de56:	b2db      	uxtb	r3, r3
 800de58:	461a      	mov	r2, r3
 800de5a:	4b13      	ldr	r3, [pc, #76]	; (800dea8 <FATFS_LinkDriverEx+0x94>)
 800de5c:	4413      	add	r3, r2
 800de5e:	79fa      	ldrb	r2, [r7, #7]
 800de60:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800de62:	4b11      	ldr	r3, [pc, #68]	; (800dea8 <FATFS_LinkDriverEx+0x94>)
 800de64:	7a5b      	ldrb	r3, [r3, #9]
 800de66:	b2db      	uxtb	r3, r3
 800de68:	1c5a      	adds	r2, r3, #1
 800de6a:	b2d1      	uxtb	r1, r2
 800de6c:	4a0e      	ldr	r2, [pc, #56]	; (800dea8 <FATFS_LinkDriverEx+0x94>)
 800de6e:	7251      	strb	r1, [r2, #9]
 800de70:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800de72:	7dbb      	ldrb	r3, [r7, #22]
 800de74:	3330      	adds	r3, #48	; 0x30
 800de76:	b2da      	uxtb	r2, r3
 800de78:	68bb      	ldr	r3, [r7, #8]
 800de7a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800de7c:	68bb      	ldr	r3, [r7, #8]
 800de7e:	3301      	adds	r3, #1
 800de80:	223a      	movs	r2, #58	; 0x3a
 800de82:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800de84:	68bb      	ldr	r3, [r7, #8]
 800de86:	3302      	adds	r3, #2
 800de88:	222f      	movs	r2, #47	; 0x2f
 800de8a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800de8c:	68bb      	ldr	r3, [r7, #8]
 800de8e:	3303      	adds	r3, #3
 800de90:	2200      	movs	r2, #0
 800de92:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800de94:	2300      	movs	r3, #0
 800de96:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800de98:	7dfb      	ldrb	r3, [r7, #23]
}
 800de9a:	4618      	mov	r0, r3
 800de9c:	371c      	adds	r7, #28
 800de9e:	46bd      	mov	sp, r7
 800dea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dea4:	4770      	bx	lr
 800dea6:	bf00      	nop
 800dea8:	20000608 	.word	0x20000608

0800deac <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b082      	sub	sp, #8
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	6078      	str	r0, [r7, #4]
 800deb4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800deb6:	2200      	movs	r2, #0
 800deb8:	6839      	ldr	r1, [r7, #0]
 800deba:	6878      	ldr	r0, [r7, #4]
 800debc:	f7ff ffaa 	bl	800de14 <FATFS_LinkDriverEx>
 800dec0:	4603      	mov	r3, r0
}
 800dec2:	4618      	mov	r0, r3
 800dec4:	3708      	adds	r7, #8
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bd80      	pop	{r7, pc}

0800deca <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800deca:	b480      	push	{r7}
 800decc:	b085      	sub	sp, #20
 800dece:	af00      	add	r7, sp, #0
 800ded0:	4603      	mov	r3, r0
 800ded2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800ded4:	2300      	movs	r3, #0
 800ded6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800ded8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800dedc:	2b84      	cmp	r3, #132	; 0x84
 800dede:	d005      	beq.n	800deec <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800dee0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	4413      	add	r3, r2
 800dee8:	3303      	adds	r3, #3
 800deea:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800deec:	68fb      	ldr	r3, [r7, #12]
}
 800deee:	4618      	mov	r0, r3
 800def0:	3714      	adds	r7, #20
 800def2:	46bd      	mov	sp, r7
 800def4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def8:	4770      	bx	lr

0800defa <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800defa:	b480      	push	{r7}
 800defc:	b083      	sub	sp, #12
 800defe:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800df00:	f3ef 8305 	mrs	r3, IPSR
 800df04:	607b      	str	r3, [r7, #4]
  return(result);
 800df06:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800df08:	2b00      	cmp	r3, #0
 800df0a:	bf14      	ite	ne
 800df0c:	2301      	movne	r3, #1
 800df0e:	2300      	moveq	r3, #0
 800df10:	b2db      	uxtb	r3, r3
}
 800df12:	4618      	mov	r0, r3
 800df14:	370c      	adds	r7, #12
 800df16:	46bd      	mov	sp, r7
 800df18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df1c:	4770      	bx	lr

0800df1e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800df1e:	b580      	push	{r7, lr}
 800df20:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800df22:	f000 faeb 	bl	800e4fc <vTaskStartScheduler>
  
  return osOK;
 800df26:	2300      	movs	r3, #0
}
 800df28:	4618      	mov	r0, r3
 800df2a:	bd80      	pop	{r7, pc}

0800df2c <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800df2c:	b580      	push	{r7, lr}
 800df2e:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800df30:	f7ff ffe3 	bl	800defa <inHandlerMode>
 800df34:	4603      	mov	r3, r0
 800df36:	2b00      	cmp	r3, #0
 800df38:	d003      	beq.n	800df42 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800df3a:	f000 fbf7 	bl	800e72c <xTaskGetTickCountFromISR>
 800df3e:	4603      	mov	r3, r0
 800df40:	e002      	b.n	800df48 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800df42:	f000 fbe3 	bl	800e70c <xTaskGetTickCount>
 800df46:	4603      	mov	r3, r0
  }
}
 800df48:	4618      	mov	r0, r3
 800df4a:	bd80      	pop	{r7, pc}

0800df4c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800df4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800df4e:	b089      	sub	sp, #36	; 0x24
 800df50:	af04      	add	r7, sp, #16
 800df52:	6078      	str	r0, [r7, #4]
 800df54:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	695b      	ldr	r3, [r3, #20]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d020      	beq.n	800dfa0 <osThreadCreate+0x54>
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	699b      	ldr	r3, [r3, #24]
 800df62:	2b00      	cmp	r3, #0
 800df64:	d01c      	beq.n	800dfa0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	685c      	ldr	r4, [r3, #4]
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	681d      	ldr	r5, [r3, #0]
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	691e      	ldr	r6, [r3, #16]
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800df78:	4618      	mov	r0, r3
 800df7a:	f7ff ffa6 	bl	800deca <makeFreeRtosPriority>
 800df7e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	695b      	ldr	r3, [r3, #20]
 800df84:	687a      	ldr	r2, [r7, #4]
 800df86:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800df88:	9202      	str	r2, [sp, #8]
 800df8a:	9301      	str	r3, [sp, #4]
 800df8c:	9100      	str	r1, [sp, #0]
 800df8e:	683b      	ldr	r3, [r7, #0]
 800df90:	4632      	mov	r2, r6
 800df92:	4629      	mov	r1, r5
 800df94:	4620      	mov	r0, r4
 800df96:	f000 f8ed 	bl	800e174 <xTaskCreateStatic>
 800df9a:	4603      	mov	r3, r0
 800df9c:	60fb      	str	r3, [r7, #12]
 800df9e:	e01c      	b.n	800dfda <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	685c      	ldr	r4, [r3, #4]
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800dfac:	b29e      	uxth	r6, r3
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800dfb4:	4618      	mov	r0, r3
 800dfb6:	f7ff ff88 	bl	800deca <makeFreeRtosPriority>
 800dfba:	4602      	mov	r2, r0
 800dfbc:	f107 030c 	add.w	r3, r7, #12
 800dfc0:	9301      	str	r3, [sp, #4]
 800dfc2:	9200      	str	r2, [sp, #0]
 800dfc4:	683b      	ldr	r3, [r7, #0]
 800dfc6:	4632      	mov	r2, r6
 800dfc8:	4629      	mov	r1, r5
 800dfca:	4620      	mov	r0, r4
 800dfcc:	f000 f92c 	bl	800e228 <xTaskCreate>
 800dfd0:	4603      	mov	r3, r0
 800dfd2:	2b01      	cmp	r3, #1
 800dfd4:	d001      	beq.n	800dfda <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800dfd6:	2300      	movs	r3, #0
 800dfd8:	e000      	b.n	800dfdc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800dfda:	68fb      	ldr	r3, [r7, #12]
}
 800dfdc:	4618      	mov	r0, r3
 800dfde:	3714      	adds	r7, #20
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800dfe4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800dfe4:	b580      	push	{r7, lr}
 800dfe6:	b084      	sub	sp, #16
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d001      	beq.n	800dffa <osDelay+0x16>
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	e000      	b.n	800dffc <osDelay+0x18>
 800dffa:	2301      	movs	r3, #1
 800dffc:	4618      	mov	r0, r3
 800dffe:	f000 fa49 	bl	800e494 <vTaskDelay>
  
  return osOK;
 800e002:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800e004:	4618      	mov	r0, r3
 800e006:	3710      	adds	r7, #16
 800e008:	46bd      	mov	sp, r7
 800e00a:	bd80      	pop	{r7, pc}

0800e00c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e00c:	b480      	push	{r7}
 800e00e:	b083      	sub	sp, #12
 800e010:	af00      	add	r7, sp, #0
 800e012:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	f103 0208 	add.w	r2, r3, #8
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	f04f 32ff 	mov.w	r2, #4294967295
 800e024:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	f103 0208 	add.w	r2, r3, #8
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	f103 0208 	add.w	r2, r3, #8
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	2200      	movs	r2, #0
 800e03e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e040:	bf00      	nop
 800e042:	370c      	adds	r7, #12
 800e044:	46bd      	mov	sp, r7
 800e046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e04a:	4770      	bx	lr

0800e04c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e04c:	b480      	push	{r7}
 800e04e:	b083      	sub	sp, #12
 800e050:	af00      	add	r7, sp, #0
 800e052:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	2200      	movs	r2, #0
 800e058:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e05a:	bf00      	nop
 800e05c:	370c      	adds	r7, #12
 800e05e:	46bd      	mov	sp, r7
 800e060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e064:	4770      	bx	lr

0800e066 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e066:	b480      	push	{r7}
 800e068:	b085      	sub	sp, #20
 800e06a:	af00      	add	r7, sp, #0
 800e06c:	6078      	str	r0, [r7, #4]
 800e06e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	685b      	ldr	r3, [r3, #4]
 800e074:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e076:	683b      	ldr	r3, [r7, #0]
 800e078:	68fa      	ldr	r2, [r7, #12]
 800e07a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	689a      	ldr	r2, [r3, #8]
 800e080:	683b      	ldr	r3, [r7, #0]
 800e082:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	689b      	ldr	r3, [r3, #8]
 800e088:	683a      	ldr	r2, [r7, #0]
 800e08a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	683a      	ldr	r2, [r7, #0]
 800e090:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e092:	683b      	ldr	r3, [r7, #0]
 800e094:	687a      	ldr	r2, [r7, #4]
 800e096:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	1c5a      	adds	r2, r3, #1
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	601a      	str	r2, [r3, #0]
}
 800e0a2:	bf00      	nop
 800e0a4:	3714      	adds	r7, #20
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ac:	4770      	bx	lr

0800e0ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e0ae:	b480      	push	{r7}
 800e0b0:	b085      	sub	sp, #20
 800e0b2:	af00      	add	r7, sp, #0
 800e0b4:	6078      	str	r0, [r7, #4]
 800e0b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e0b8:	683b      	ldr	r3, [r7, #0]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e0be:	68bb      	ldr	r3, [r7, #8]
 800e0c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0c4:	d103      	bne.n	800e0ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	691b      	ldr	r3, [r3, #16]
 800e0ca:	60fb      	str	r3, [r7, #12]
 800e0cc:	e00c      	b.n	800e0e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	3308      	adds	r3, #8
 800e0d2:	60fb      	str	r3, [r7, #12]
 800e0d4:	e002      	b.n	800e0dc <vListInsert+0x2e>
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	685b      	ldr	r3, [r3, #4]
 800e0da:	60fb      	str	r3, [r7, #12]
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	685b      	ldr	r3, [r3, #4]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	68ba      	ldr	r2, [r7, #8]
 800e0e4:	429a      	cmp	r2, r3
 800e0e6:	d2f6      	bcs.n	800e0d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	685a      	ldr	r2, [r3, #4]
 800e0ec:	683b      	ldr	r3, [r7, #0]
 800e0ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e0f0:	683b      	ldr	r3, [r7, #0]
 800e0f2:	685b      	ldr	r3, [r3, #4]
 800e0f4:	683a      	ldr	r2, [r7, #0]
 800e0f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e0f8:	683b      	ldr	r3, [r7, #0]
 800e0fa:	68fa      	ldr	r2, [r7, #12]
 800e0fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	683a      	ldr	r2, [r7, #0]
 800e102:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e104:	683b      	ldr	r3, [r7, #0]
 800e106:	687a      	ldr	r2, [r7, #4]
 800e108:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	1c5a      	adds	r2, r3, #1
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	601a      	str	r2, [r3, #0]
}
 800e114:	bf00      	nop
 800e116:	3714      	adds	r7, #20
 800e118:	46bd      	mov	sp, r7
 800e11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11e:	4770      	bx	lr

0800e120 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e120:	b480      	push	{r7}
 800e122:	b085      	sub	sp, #20
 800e124:	af00      	add	r7, sp, #0
 800e126:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	691b      	ldr	r3, [r3, #16]
 800e12c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	685b      	ldr	r3, [r3, #4]
 800e132:	687a      	ldr	r2, [r7, #4]
 800e134:	6892      	ldr	r2, [r2, #8]
 800e136:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	689b      	ldr	r3, [r3, #8]
 800e13c:	687a      	ldr	r2, [r7, #4]
 800e13e:	6852      	ldr	r2, [r2, #4]
 800e140:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	685b      	ldr	r3, [r3, #4]
 800e146:	687a      	ldr	r2, [r7, #4]
 800e148:	429a      	cmp	r2, r3
 800e14a:	d103      	bne.n	800e154 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	689a      	ldr	r2, [r3, #8]
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	2200      	movs	r2, #0
 800e158:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	1e5a      	subs	r2, r3, #1
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	681b      	ldr	r3, [r3, #0]
}
 800e168:	4618      	mov	r0, r3
 800e16a:	3714      	adds	r7, #20
 800e16c:	46bd      	mov	sp, r7
 800e16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e172:	4770      	bx	lr

0800e174 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e174:	b580      	push	{r7, lr}
 800e176:	b08e      	sub	sp, #56	; 0x38
 800e178:	af04      	add	r7, sp, #16
 800e17a:	60f8      	str	r0, [r7, #12]
 800e17c:	60b9      	str	r1, [r7, #8]
 800e17e:	607a      	str	r2, [r7, #4]
 800e180:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e182:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e184:	2b00      	cmp	r3, #0
 800e186:	d109      	bne.n	800e19c <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e18c:	f383 8811 	msr	BASEPRI, r3
 800e190:	f3bf 8f6f 	isb	sy
 800e194:	f3bf 8f4f 	dsb	sy
 800e198:	623b      	str	r3, [r7, #32]
 800e19a:	e7fe      	b.n	800e19a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800e19c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d109      	bne.n	800e1b6 <xTaskCreateStatic+0x42>
 800e1a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1a6:	f383 8811 	msr	BASEPRI, r3
 800e1aa:	f3bf 8f6f 	isb	sy
 800e1ae:	f3bf 8f4f 	dsb	sy
 800e1b2:	61fb      	str	r3, [r7, #28]
 800e1b4:	e7fe      	b.n	800e1b4 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e1b6:	2354      	movs	r3, #84	; 0x54
 800e1b8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e1ba:	693b      	ldr	r3, [r7, #16]
 800e1bc:	2b54      	cmp	r3, #84	; 0x54
 800e1be:	d009      	beq.n	800e1d4 <xTaskCreateStatic+0x60>
 800e1c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1c4:	f383 8811 	msr	BASEPRI, r3
 800e1c8:	f3bf 8f6f 	isb	sy
 800e1cc:	f3bf 8f4f 	dsb	sy
 800e1d0:	61bb      	str	r3, [r7, #24]
 800e1d2:	e7fe      	b.n	800e1d2 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e1d4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e1d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d01e      	beq.n	800e21a <xTaskCreateStatic+0xa6>
 800e1dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d01b      	beq.n	800e21a <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e1e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1e4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e1e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e1ea:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1ee:	2202      	movs	r2, #2
 800e1f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e1f4:	2300      	movs	r3, #0
 800e1f6:	9303      	str	r3, [sp, #12]
 800e1f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1fa:	9302      	str	r3, [sp, #8]
 800e1fc:	f107 0314 	add.w	r3, r7, #20
 800e200:	9301      	str	r3, [sp, #4]
 800e202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e204:	9300      	str	r3, [sp, #0]
 800e206:	683b      	ldr	r3, [r7, #0]
 800e208:	687a      	ldr	r2, [r7, #4]
 800e20a:	68b9      	ldr	r1, [r7, #8]
 800e20c:	68f8      	ldr	r0, [r7, #12]
 800e20e:	f000 f850 	bl	800e2b2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e212:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e214:	f000 f8d4 	bl	800e3c0 <prvAddNewTaskToReadyList>
 800e218:	e001      	b.n	800e21e <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800e21a:	2300      	movs	r3, #0
 800e21c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e21e:	697b      	ldr	r3, [r7, #20]
	}
 800e220:	4618      	mov	r0, r3
 800e222:	3728      	adds	r7, #40	; 0x28
 800e224:	46bd      	mov	sp, r7
 800e226:	bd80      	pop	{r7, pc}

0800e228 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e228:	b580      	push	{r7, lr}
 800e22a:	b08c      	sub	sp, #48	; 0x30
 800e22c:	af04      	add	r7, sp, #16
 800e22e:	60f8      	str	r0, [r7, #12]
 800e230:	60b9      	str	r1, [r7, #8]
 800e232:	603b      	str	r3, [r7, #0]
 800e234:	4613      	mov	r3, r2
 800e236:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e238:	88fb      	ldrh	r3, [r7, #6]
 800e23a:	009b      	lsls	r3, r3, #2
 800e23c:	4618      	mov	r0, r3
 800e23e:	f000 ff0f 	bl	800f060 <pvPortMalloc>
 800e242:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e244:	697b      	ldr	r3, [r7, #20]
 800e246:	2b00      	cmp	r3, #0
 800e248:	d00e      	beq.n	800e268 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e24a:	2054      	movs	r0, #84	; 0x54
 800e24c:	f000 ff08 	bl	800f060 <pvPortMalloc>
 800e250:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e252:	69fb      	ldr	r3, [r7, #28]
 800e254:	2b00      	cmp	r3, #0
 800e256:	d003      	beq.n	800e260 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e258:	69fb      	ldr	r3, [r7, #28]
 800e25a:	697a      	ldr	r2, [r7, #20]
 800e25c:	631a      	str	r2, [r3, #48]	; 0x30
 800e25e:	e005      	b.n	800e26c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e260:	6978      	ldr	r0, [r7, #20]
 800e262:	f000 ffbf 	bl	800f1e4 <vPortFree>
 800e266:	e001      	b.n	800e26c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e268:	2300      	movs	r3, #0
 800e26a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e26c:	69fb      	ldr	r3, [r7, #28]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d017      	beq.n	800e2a2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e272:	69fb      	ldr	r3, [r7, #28]
 800e274:	2200      	movs	r2, #0
 800e276:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e27a:	88fa      	ldrh	r2, [r7, #6]
 800e27c:	2300      	movs	r3, #0
 800e27e:	9303      	str	r3, [sp, #12]
 800e280:	69fb      	ldr	r3, [r7, #28]
 800e282:	9302      	str	r3, [sp, #8]
 800e284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e286:	9301      	str	r3, [sp, #4]
 800e288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e28a:	9300      	str	r3, [sp, #0]
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	68b9      	ldr	r1, [r7, #8]
 800e290:	68f8      	ldr	r0, [r7, #12]
 800e292:	f000 f80e 	bl	800e2b2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e296:	69f8      	ldr	r0, [r7, #28]
 800e298:	f000 f892 	bl	800e3c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e29c:	2301      	movs	r3, #1
 800e29e:	61bb      	str	r3, [r7, #24]
 800e2a0:	e002      	b.n	800e2a8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e2a2:	f04f 33ff 	mov.w	r3, #4294967295
 800e2a6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e2a8:	69bb      	ldr	r3, [r7, #24]
	}
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	3720      	adds	r7, #32
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	bd80      	pop	{r7, pc}

0800e2b2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e2b2:	b580      	push	{r7, lr}
 800e2b4:	b088      	sub	sp, #32
 800e2b6:	af00      	add	r7, sp, #0
 800e2b8:	60f8      	str	r0, [r7, #12]
 800e2ba:	60b9      	str	r1, [r7, #8]
 800e2bc:	607a      	str	r2, [r7, #4]
 800e2be:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e2c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800e2ca:	3b01      	subs	r3, #1
 800e2cc:	009b      	lsls	r3, r3, #2
 800e2ce:	4413      	add	r3, r2
 800e2d0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e2d2:	69bb      	ldr	r3, [r7, #24]
 800e2d4:	f023 0307 	bic.w	r3, r3, #7
 800e2d8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e2da:	69bb      	ldr	r3, [r7, #24]
 800e2dc:	f003 0307 	and.w	r3, r3, #7
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d009      	beq.n	800e2f8 <prvInitialiseNewTask+0x46>
 800e2e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2e8:	f383 8811 	msr	BASEPRI, r3
 800e2ec:	f3bf 8f6f 	isb	sy
 800e2f0:	f3bf 8f4f 	dsb	sy
 800e2f4:	617b      	str	r3, [r7, #20]
 800e2f6:	e7fe      	b.n	800e2f6 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e2f8:	68bb      	ldr	r3, [r7, #8]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d01f      	beq.n	800e33e <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e2fe:	2300      	movs	r3, #0
 800e300:	61fb      	str	r3, [r7, #28]
 800e302:	e012      	b.n	800e32a <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e304:	68ba      	ldr	r2, [r7, #8]
 800e306:	69fb      	ldr	r3, [r7, #28]
 800e308:	4413      	add	r3, r2
 800e30a:	7819      	ldrb	r1, [r3, #0]
 800e30c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e30e:	69fb      	ldr	r3, [r7, #28]
 800e310:	4413      	add	r3, r2
 800e312:	3334      	adds	r3, #52	; 0x34
 800e314:	460a      	mov	r2, r1
 800e316:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e318:	68ba      	ldr	r2, [r7, #8]
 800e31a:	69fb      	ldr	r3, [r7, #28]
 800e31c:	4413      	add	r3, r2
 800e31e:	781b      	ldrb	r3, [r3, #0]
 800e320:	2b00      	cmp	r3, #0
 800e322:	d006      	beq.n	800e332 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e324:	69fb      	ldr	r3, [r7, #28]
 800e326:	3301      	adds	r3, #1
 800e328:	61fb      	str	r3, [r7, #28]
 800e32a:	69fb      	ldr	r3, [r7, #28]
 800e32c:	2b0f      	cmp	r3, #15
 800e32e:	d9e9      	bls.n	800e304 <prvInitialiseNewTask+0x52>
 800e330:	e000      	b.n	800e334 <prvInitialiseNewTask+0x82>
			{
				break;
 800e332:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e336:	2200      	movs	r2, #0
 800e338:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e33c:	e003      	b.n	800e346 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e33e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e340:	2200      	movs	r2, #0
 800e342:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e348:	2b06      	cmp	r3, #6
 800e34a:	d901      	bls.n	800e350 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e34c:	2306      	movs	r3, #6
 800e34e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e352:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e354:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e358:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e35a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800e35c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e35e:	2200      	movs	r2, #0
 800e360:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e364:	3304      	adds	r3, #4
 800e366:	4618      	mov	r0, r3
 800e368:	f7ff fe70 	bl	800e04c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e36c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e36e:	3318      	adds	r3, #24
 800e370:	4618      	mov	r0, r3
 800e372:	f7ff fe6b 	bl	800e04c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e378:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e37a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e37c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e37e:	f1c3 0207 	rsb	r2, r3, #7
 800e382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e384:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e388:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e38a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e38c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e38e:	2200      	movs	r2, #0
 800e390:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e394:	2200      	movs	r2, #0
 800e396:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e39a:	683a      	ldr	r2, [r7, #0]
 800e39c:	68f9      	ldr	r1, [r7, #12]
 800e39e:	69b8      	ldr	r0, [r7, #24]
 800e3a0:	f000 fc20 	bl	800ebe4 <pxPortInitialiseStack>
 800e3a4:	4602      	mov	r2, r0
 800e3a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3a8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e3aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d002      	beq.n	800e3b6 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e3b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e3b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e3b6:	bf00      	nop
 800e3b8:	3720      	adds	r7, #32
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}
	...

0800e3c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e3c0:	b580      	push	{r7, lr}
 800e3c2:	b082      	sub	sp, #8
 800e3c4:	af00      	add	r7, sp, #0
 800e3c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e3c8:	f000 fd30 	bl	800ee2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e3cc:	4b2a      	ldr	r3, [pc, #168]	; (800e478 <prvAddNewTaskToReadyList+0xb8>)
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	3301      	adds	r3, #1
 800e3d2:	4a29      	ldr	r2, [pc, #164]	; (800e478 <prvAddNewTaskToReadyList+0xb8>)
 800e3d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e3d6:	4b29      	ldr	r3, [pc, #164]	; (800e47c <prvAddNewTaskToReadyList+0xbc>)
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d109      	bne.n	800e3f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e3de:	4a27      	ldr	r2, [pc, #156]	; (800e47c <prvAddNewTaskToReadyList+0xbc>)
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e3e4:	4b24      	ldr	r3, [pc, #144]	; (800e478 <prvAddNewTaskToReadyList+0xb8>)
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	2b01      	cmp	r3, #1
 800e3ea:	d110      	bne.n	800e40e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e3ec:	f000 fada 	bl	800e9a4 <prvInitialiseTaskLists>
 800e3f0:	e00d      	b.n	800e40e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e3f2:	4b23      	ldr	r3, [pc, #140]	; (800e480 <prvAddNewTaskToReadyList+0xc0>)
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d109      	bne.n	800e40e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e3fa:	4b20      	ldr	r3, [pc, #128]	; (800e47c <prvAddNewTaskToReadyList+0xbc>)
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e404:	429a      	cmp	r2, r3
 800e406:	d802      	bhi.n	800e40e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e408:	4a1c      	ldr	r2, [pc, #112]	; (800e47c <prvAddNewTaskToReadyList+0xbc>)
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e40e:	4b1d      	ldr	r3, [pc, #116]	; (800e484 <prvAddNewTaskToReadyList+0xc4>)
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	3301      	adds	r3, #1
 800e414:	4a1b      	ldr	r2, [pc, #108]	; (800e484 <prvAddNewTaskToReadyList+0xc4>)
 800e416:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e41c:	2201      	movs	r2, #1
 800e41e:	409a      	lsls	r2, r3
 800e420:	4b19      	ldr	r3, [pc, #100]	; (800e488 <prvAddNewTaskToReadyList+0xc8>)
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	4313      	orrs	r3, r2
 800e426:	4a18      	ldr	r2, [pc, #96]	; (800e488 <prvAddNewTaskToReadyList+0xc8>)
 800e428:	6013      	str	r3, [r2, #0]
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e42e:	4613      	mov	r3, r2
 800e430:	009b      	lsls	r3, r3, #2
 800e432:	4413      	add	r3, r2
 800e434:	009b      	lsls	r3, r3, #2
 800e436:	4a15      	ldr	r2, [pc, #84]	; (800e48c <prvAddNewTaskToReadyList+0xcc>)
 800e438:	441a      	add	r2, r3
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	3304      	adds	r3, #4
 800e43e:	4619      	mov	r1, r3
 800e440:	4610      	mov	r0, r2
 800e442:	f7ff fe10 	bl	800e066 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e446:	f000 fd1f 	bl	800ee88 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e44a:	4b0d      	ldr	r3, [pc, #52]	; (800e480 <prvAddNewTaskToReadyList+0xc0>)
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d00e      	beq.n	800e470 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e452:	4b0a      	ldr	r3, [pc, #40]	; (800e47c <prvAddNewTaskToReadyList+0xbc>)
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e45c:	429a      	cmp	r2, r3
 800e45e:	d207      	bcs.n	800e470 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e460:	4b0b      	ldr	r3, [pc, #44]	; (800e490 <prvAddNewTaskToReadyList+0xd0>)
 800e462:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e466:	601a      	str	r2, [r3, #0]
 800e468:	f3bf 8f4f 	dsb	sy
 800e46c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e470:	bf00      	nop
 800e472:	3708      	adds	r7, #8
 800e474:	46bd      	mov	sp, r7
 800e476:	bd80      	pop	{r7, pc}
 800e478:	20000714 	.word	0x20000714
 800e47c:	20000614 	.word	0x20000614
 800e480:	20000720 	.word	0x20000720
 800e484:	20000730 	.word	0x20000730
 800e488:	2000071c 	.word	0x2000071c
 800e48c:	20000618 	.word	0x20000618
 800e490:	e000ed04 	.word	0xe000ed04

0800e494 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e494:	b580      	push	{r7, lr}
 800e496:	b084      	sub	sp, #16
 800e498:	af00      	add	r7, sp, #0
 800e49a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e49c:	2300      	movs	r3, #0
 800e49e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d016      	beq.n	800e4d4 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e4a6:	4b13      	ldr	r3, [pc, #76]	; (800e4f4 <vTaskDelay+0x60>)
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d009      	beq.n	800e4c2 <vTaskDelay+0x2e>
 800e4ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4b2:	f383 8811 	msr	BASEPRI, r3
 800e4b6:	f3bf 8f6f 	isb	sy
 800e4ba:	f3bf 8f4f 	dsb	sy
 800e4be:	60bb      	str	r3, [r7, #8]
 800e4c0:	e7fe      	b.n	800e4c0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800e4c2:	f000 f879 	bl	800e5b8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e4c6:	2100      	movs	r1, #0
 800e4c8:	6878      	ldr	r0, [r7, #4]
 800e4ca:	f000 fb25 	bl	800eb18 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e4ce:	f000 f881 	bl	800e5d4 <xTaskResumeAll>
 800e4d2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d107      	bne.n	800e4ea <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800e4da:	4b07      	ldr	r3, [pc, #28]	; (800e4f8 <vTaskDelay+0x64>)
 800e4dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e4e0:	601a      	str	r2, [r3, #0]
 800e4e2:	f3bf 8f4f 	dsb	sy
 800e4e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e4ea:	bf00      	nop
 800e4ec:	3710      	adds	r7, #16
 800e4ee:	46bd      	mov	sp, r7
 800e4f0:	bd80      	pop	{r7, pc}
 800e4f2:	bf00      	nop
 800e4f4:	2000073c 	.word	0x2000073c
 800e4f8:	e000ed04 	.word	0xe000ed04

0800e4fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e4fc:	b580      	push	{r7, lr}
 800e4fe:	b08a      	sub	sp, #40	; 0x28
 800e500:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e502:	2300      	movs	r3, #0
 800e504:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e506:	2300      	movs	r3, #0
 800e508:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e50a:	463a      	mov	r2, r7
 800e50c:	1d39      	adds	r1, r7, #4
 800e50e:	f107 0308 	add.w	r3, r7, #8
 800e512:	4618      	mov	r0, r3
 800e514:	f7f4 f94c 	bl	80027b0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e518:	6839      	ldr	r1, [r7, #0]
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	68ba      	ldr	r2, [r7, #8]
 800e51e:	9202      	str	r2, [sp, #8]
 800e520:	9301      	str	r3, [sp, #4]
 800e522:	2300      	movs	r3, #0
 800e524:	9300      	str	r3, [sp, #0]
 800e526:	2300      	movs	r3, #0
 800e528:	460a      	mov	r2, r1
 800e52a:	491d      	ldr	r1, [pc, #116]	; (800e5a0 <vTaskStartScheduler+0xa4>)
 800e52c:	481d      	ldr	r0, [pc, #116]	; (800e5a4 <vTaskStartScheduler+0xa8>)
 800e52e:	f7ff fe21 	bl	800e174 <xTaskCreateStatic>
 800e532:	4602      	mov	r2, r0
 800e534:	4b1c      	ldr	r3, [pc, #112]	; (800e5a8 <vTaskStartScheduler+0xac>)
 800e536:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e538:	4b1b      	ldr	r3, [pc, #108]	; (800e5a8 <vTaskStartScheduler+0xac>)
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d002      	beq.n	800e546 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e540:	2301      	movs	r3, #1
 800e542:	617b      	str	r3, [r7, #20]
 800e544:	e001      	b.n	800e54a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e546:	2300      	movs	r3, #0
 800e548:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e54a:	697b      	ldr	r3, [r7, #20]
 800e54c:	2b01      	cmp	r3, #1
 800e54e:	d115      	bne.n	800e57c <vTaskStartScheduler+0x80>
 800e550:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e554:	f383 8811 	msr	BASEPRI, r3
 800e558:	f3bf 8f6f 	isb	sy
 800e55c:	f3bf 8f4f 	dsb	sy
 800e560:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e562:	4b12      	ldr	r3, [pc, #72]	; (800e5ac <vTaskStartScheduler+0xb0>)
 800e564:	f04f 32ff 	mov.w	r2, #4294967295
 800e568:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e56a:	4b11      	ldr	r3, [pc, #68]	; (800e5b0 <vTaskStartScheduler+0xb4>)
 800e56c:	2201      	movs	r2, #1
 800e56e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e570:	4b10      	ldr	r3, [pc, #64]	; (800e5b4 <vTaskStartScheduler+0xb8>)
 800e572:	2200      	movs	r2, #0
 800e574:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e576:	f000 fbbb 	bl	800ecf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e57a:	e00d      	b.n	800e598 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e57c:	697b      	ldr	r3, [r7, #20]
 800e57e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e582:	d109      	bne.n	800e598 <vTaskStartScheduler+0x9c>
 800e584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e588:	f383 8811 	msr	BASEPRI, r3
 800e58c:	f3bf 8f6f 	isb	sy
 800e590:	f3bf 8f4f 	dsb	sy
 800e594:	60fb      	str	r3, [r7, #12]
 800e596:	e7fe      	b.n	800e596 <vTaskStartScheduler+0x9a>
}
 800e598:	bf00      	nop
 800e59a:	3718      	adds	r7, #24
 800e59c:	46bd      	mov	sp, r7
 800e59e:	bd80      	pop	{r7, pc}
 800e5a0:	08014cf0 	.word	0x08014cf0
 800e5a4:	0800e975 	.word	0x0800e975
 800e5a8:	20000738 	.word	0x20000738
 800e5ac:	20000734 	.word	0x20000734
 800e5b0:	20000720 	.word	0x20000720
 800e5b4:	20000718 	.word	0x20000718

0800e5b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e5b8:	b480      	push	{r7}
 800e5ba:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800e5bc:	4b04      	ldr	r3, [pc, #16]	; (800e5d0 <vTaskSuspendAll+0x18>)
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	3301      	adds	r3, #1
 800e5c2:	4a03      	ldr	r2, [pc, #12]	; (800e5d0 <vTaskSuspendAll+0x18>)
 800e5c4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800e5c6:	bf00      	nop
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ce:	4770      	bx	lr
 800e5d0:	2000073c 	.word	0x2000073c

0800e5d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b084      	sub	sp, #16
 800e5d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e5da:	2300      	movs	r3, #0
 800e5dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e5de:	2300      	movs	r3, #0
 800e5e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e5e2:	4b41      	ldr	r3, [pc, #260]	; (800e6e8 <xTaskResumeAll+0x114>)
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d109      	bne.n	800e5fe <xTaskResumeAll+0x2a>
 800e5ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5ee:	f383 8811 	msr	BASEPRI, r3
 800e5f2:	f3bf 8f6f 	isb	sy
 800e5f6:	f3bf 8f4f 	dsb	sy
 800e5fa:	603b      	str	r3, [r7, #0]
 800e5fc:	e7fe      	b.n	800e5fc <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e5fe:	f000 fc15 	bl	800ee2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e602:	4b39      	ldr	r3, [pc, #228]	; (800e6e8 <xTaskResumeAll+0x114>)
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	3b01      	subs	r3, #1
 800e608:	4a37      	ldr	r2, [pc, #220]	; (800e6e8 <xTaskResumeAll+0x114>)
 800e60a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e60c:	4b36      	ldr	r3, [pc, #216]	; (800e6e8 <xTaskResumeAll+0x114>)
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d161      	bne.n	800e6d8 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e614:	4b35      	ldr	r3, [pc, #212]	; (800e6ec <xTaskResumeAll+0x118>)
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d05d      	beq.n	800e6d8 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e61c:	e02e      	b.n	800e67c <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e61e:	4b34      	ldr	r3, [pc, #208]	; (800e6f0 <xTaskResumeAll+0x11c>)
 800e620:	68db      	ldr	r3, [r3, #12]
 800e622:	68db      	ldr	r3, [r3, #12]
 800e624:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	3318      	adds	r3, #24
 800e62a:	4618      	mov	r0, r3
 800e62c:	f7ff fd78 	bl	800e120 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	3304      	adds	r3, #4
 800e634:	4618      	mov	r0, r3
 800e636:	f7ff fd73 	bl	800e120 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e63e:	2201      	movs	r2, #1
 800e640:	409a      	lsls	r2, r3
 800e642:	4b2c      	ldr	r3, [pc, #176]	; (800e6f4 <xTaskResumeAll+0x120>)
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	4313      	orrs	r3, r2
 800e648:	4a2a      	ldr	r2, [pc, #168]	; (800e6f4 <xTaskResumeAll+0x120>)
 800e64a:	6013      	str	r3, [r2, #0]
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e650:	4613      	mov	r3, r2
 800e652:	009b      	lsls	r3, r3, #2
 800e654:	4413      	add	r3, r2
 800e656:	009b      	lsls	r3, r3, #2
 800e658:	4a27      	ldr	r2, [pc, #156]	; (800e6f8 <xTaskResumeAll+0x124>)
 800e65a:	441a      	add	r2, r3
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	3304      	adds	r3, #4
 800e660:	4619      	mov	r1, r3
 800e662:	4610      	mov	r0, r2
 800e664:	f7ff fcff 	bl	800e066 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e66c:	4b23      	ldr	r3, [pc, #140]	; (800e6fc <xTaskResumeAll+0x128>)
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e672:	429a      	cmp	r2, r3
 800e674:	d302      	bcc.n	800e67c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800e676:	4b22      	ldr	r3, [pc, #136]	; (800e700 <xTaskResumeAll+0x12c>)
 800e678:	2201      	movs	r2, #1
 800e67a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e67c:	4b1c      	ldr	r3, [pc, #112]	; (800e6f0 <xTaskResumeAll+0x11c>)
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	2b00      	cmp	r3, #0
 800e682:	d1cc      	bne.n	800e61e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	2b00      	cmp	r3, #0
 800e688:	d001      	beq.n	800e68e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e68a:	f000 fa25 	bl	800ead8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800e68e:	4b1d      	ldr	r3, [pc, #116]	; (800e704 <xTaskResumeAll+0x130>)
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d010      	beq.n	800e6bc <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e69a:	f000 f859 	bl	800e750 <xTaskIncrementTick>
 800e69e:	4603      	mov	r3, r0
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d002      	beq.n	800e6aa <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800e6a4:	4b16      	ldr	r3, [pc, #88]	; (800e700 <xTaskResumeAll+0x12c>)
 800e6a6:	2201      	movs	r2, #1
 800e6a8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	3b01      	subs	r3, #1
 800e6ae:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d1f1      	bne.n	800e69a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800e6b6:	4b13      	ldr	r3, [pc, #76]	; (800e704 <xTaskResumeAll+0x130>)
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e6bc:	4b10      	ldr	r3, [pc, #64]	; (800e700 <xTaskResumeAll+0x12c>)
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d009      	beq.n	800e6d8 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e6c4:	2301      	movs	r3, #1
 800e6c6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e6c8:	4b0f      	ldr	r3, [pc, #60]	; (800e708 <xTaskResumeAll+0x134>)
 800e6ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e6ce:	601a      	str	r2, [r3, #0]
 800e6d0:	f3bf 8f4f 	dsb	sy
 800e6d4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e6d8:	f000 fbd6 	bl	800ee88 <vPortExitCritical>

	return xAlreadyYielded;
 800e6dc:	68bb      	ldr	r3, [r7, #8]
}
 800e6de:	4618      	mov	r0, r3
 800e6e0:	3710      	adds	r7, #16
 800e6e2:	46bd      	mov	sp, r7
 800e6e4:	bd80      	pop	{r7, pc}
 800e6e6:	bf00      	nop
 800e6e8:	2000073c 	.word	0x2000073c
 800e6ec:	20000714 	.word	0x20000714
 800e6f0:	200006d4 	.word	0x200006d4
 800e6f4:	2000071c 	.word	0x2000071c
 800e6f8:	20000618 	.word	0x20000618
 800e6fc:	20000614 	.word	0x20000614
 800e700:	20000728 	.word	0x20000728
 800e704:	20000724 	.word	0x20000724
 800e708:	e000ed04 	.word	0xe000ed04

0800e70c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e70c:	b480      	push	{r7}
 800e70e:	b083      	sub	sp, #12
 800e710:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e712:	4b05      	ldr	r3, [pc, #20]	; (800e728 <xTaskGetTickCount+0x1c>)
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e718:	687b      	ldr	r3, [r7, #4]
}
 800e71a:	4618      	mov	r0, r3
 800e71c:	370c      	adds	r7, #12
 800e71e:	46bd      	mov	sp, r7
 800e720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e724:	4770      	bx	lr
 800e726:	bf00      	nop
 800e728:	20000718 	.word	0x20000718

0800e72c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800e72c:	b580      	push	{r7, lr}
 800e72e:	b082      	sub	sp, #8
 800e730:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e732:	f000 fc57 	bl	800efe4 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800e736:	2300      	movs	r3, #0
 800e738:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800e73a:	4b04      	ldr	r3, [pc, #16]	; (800e74c <xTaskGetTickCountFromISR+0x20>)
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e740:	683b      	ldr	r3, [r7, #0]
}
 800e742:	4618      	mov	r0, r3
 800e744:	3708      	adds	r7, #8
 800e746:	46bd      	mov	sp, r7
 800e748:	bd80      	pop	{r7, pc}
 800e74a:	bf00      	nop
 800e74c:	20000718 	.word	0x20000718

0800e750 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e750:	b580      	push	{r7, lr}
 800e752:	b086      	sub	sp, #24
 800e754:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e756:	2300      	movs	r3, #0
 800e758:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e75a:	4b4e      	ldr	r3, [pc, #312]	; (800e894 <xTaskIncrementTick+0x144>)
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	2b00      	cmp	r3, #0
 800e760:	f040 8087 	bne.w	800e872 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e764:	4b4c      	ldr	r3, [pc, #304]	; (800e898 <xTaskIncrementTick+0x148>)
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	3301      	adds	r3, #1
 800e76a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e76c:	4a4a      	ldr	r2, [pc, #296]	; (800e898 <xTaskIncrementTick+0x148>)
 800e76e:	693b      	ldr	r3, [r7, #16]
 800e770:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e772:	693b      	ldr	r3, [r7, #16]
 800e774:	2b00      	cmp	r3, #0
 800e776:	d11f      	bne.n	800e7b8 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800e778:	4b48      	ldr	r3, [pc, #288]	; (800e89c <xTaskIncrementTick+0x14c>)
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d009      	beq.n	800e796 <xTaskIncrementTick+0x46>
 800e782:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e786:	f383 8811 	msr	BASEPRI, r3
 800e78a:	f3bf 8f6f 	isb	sy
 800e78e:	f3bf 8f4f 	dsb	sy
 800e792:	603b      	str	r3, [r7, #0]
 800e794:	e7fe      	b.n	800e794 <xTaskIncrementTick+0x44>
 800e796:	4b41      	ldr	r3, [pc, #260]	; (800e89c <xTaskIncrementTick+0x14c>)
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	60fb      	str	r3, [r7, #12]
 800e79c:	4b40      	ldr	r3, [pc, #256]	; (800e8a0 <xTaskIncrementTick+0x150>)
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	4a3e      	ldr	r2, [pc, #248]	; (800e89c <xTaskIncrementTick+0x14c>)
 800e7a2:	6013      	str	r3, [r2, #0]
 800e7a4:	4a3e      	ldr	r2, [pc, #248]	; (800e8a0 <xTaskIncrementTick+0x150>)
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	6013      	str	r3, [r2, #0]
 800e7aa:	4b3e      	ldr	r3, [pc, #248]	; (800e8a4 <xTaskIncrementTick+0x154>)
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	3301      	adds	r3, #1
 800e7b0:	4a3c      	ldr	r2, [pc, #240]	; (800e8a4 <xTaskIncrementTick+0x154>)
 800e7b2:	6013      	str	r3, [r2, #0]
 800e7b4:	f000 f990 	bl	800ead8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e7b8:	4b3b      	ldr	r3, [pc, #236]	; (800e8a8 <xTaskIncrementTick+0x158>)
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	693a      	ldr	r2, [r7, #16]
 800e7be:	429a      	cmp	r2, r3
 800e7c0:	d348      	bcc.n	800e854 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e7c2:	4b36      	ldr	r3, [pc, #216]	; (800e89c <xTaskIncrementTick+0x14c>)
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d104      	bne.n	800e7d6 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e7cc:	4b36      	ldr	r3, [pc, #216]	; (800e8a8 <xTaskIncrementTick+0x158>)
 800e7ce:	f04f 32ff 	mov.w	r2, #4294967295
 800e7d2:	601a      	str	r2, [r3, #0]
					break;
 800e7d4:	e03e      	b.n	800e854 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e7d6:	4b31      	ldr	r3, [pc, #196]	; (800e89c <xTaskIncrementTick+0x14c>)
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	68db      	ldr	r3, [r3, #12]
 800e7dc:	68db      	ldr	r3, [r3, #12]
 800e7de:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e7e0:	68bb      	ldr	r3, [r7, #8]
 800e7e2:	685b      	ldr	r3, [r3, #4]
 800e7e4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e7e6:	693a      	ldr	r2, [r7, #16]
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	429a      	cmp	r2, r3
 800e7ec:	d203      	bcs.n	800e7f6 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e7ee:	4a2e      	ldr	r2, [pc, #184]	; (800e8a8 <xTaskIncrementTick+0x158>)
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e7f4:	e02e      	b.n	800e854 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e7f6:	68bb      	ldr	r3, [r7, #8]
 800e7f8:	3304      	adds	r3, #4
 800e7fa:	4618      	mov	r0, r3
 800e7fc:	f7ff fc90 	bl	800e120 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e800:	68bb      	ldr	r3, [r7, #8]
 800e802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e804:	2b00      	cmp	r3, #0
 800e806:	d004      	beq.n	800e812 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e808:	68bb      	ldr	r3, [r7, #8]
 800e80a:	3318      	adds	r3, #24
 800e80c:	4618      	mov	r0, r3
 800e80e:	f7ff fc87 	bl	800e120 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e812:	68bb      	ldr	r3, [r7, #8]
 800e814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e816:	2201      	movs	r2, #1
 800e818:	409a      	lsls	r2, r3
 800e81a:	4b24      	ldr	r3, [pc, #144]	; (800e8ac <xTaskIncrementTick+0x15c>)
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	4313      	orrs	r3, r2
 800e820:	4a22      	ldr	r2, [pc, #136]	; (800e8ac <xTaskIncrementTick+0x15c>)
 800e822:	6013      	str	r3, [r2, #0]
 800e824:	68bb      	ldr	r3, [r7, #8]
 800e826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e828:	4613      	mov	r3, r2
 800e82a:	009b      	lsls	r3, r3, #2
 800e82c:	4413      	add	r3, r2
 800e82e:	009b      	lsls	r3, r3, #2
 800e830:	4a1f      	ldr	r2, [pc, #124]	; (800e8b0 <xTaskIncrementTick+0x160>)
 800e832:	441a      	add	r2, r3
 800e834:	68bb      	ldr	r3, [r7, #8]
 800e836:	3304      	adds	r3, #4
 800e838:	4619      	mov	r1, r3
 800e83a:	4610      	mov	r0, r2
 800e83c:	f7ff fc13 	bl	800e066 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e840:	68bb      	ldr	r3, [r7, #8]
 800e842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e844:	4b1b      	ldr	r3, [pc, #108]	; (800e8b4 <xTaskIncrementTick+0x164>)
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e84a:	429a      	cmp	r2, r3
 800e84c:	d3b9      	bcc.n	800e7c2 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800e84e:	2301      	movs	r3, #1
 800e850:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e852:	e7b6      	b.n	800e7c2 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e854:	4b17      	ldr	r3, [pc, #92]	; (800e8b4 <xTaskIncrementTick+0x164>)
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e85a:	4915      	ldr	r1, [pc, #84]	; (800e8b0 <xTaskIncrementTick+0x160>)
 800e85c:	4613      	mov	r3, r2
 800e85e:	009b      	lsls	r3, r3, #2
 800e860:	4413      	add	r3, r2
 800e862:	009b      	lsls	r3, r3, #2
 800e864:	440b      	add	r3, r1
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	2b01      	cmp	r3, #1
 800e86a:	d907      	bls.n	800e87c <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800e86c:	2301      	movs	r3, #1
 800e86e:	617b      	str	r3, [r7, #20]
 800e870:	e004      	b.n	800e87c <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800e872:	4b11      	ldr	r3, [pc, #68]	; (800e8b8 <xTaskIncrementTick+0x168>)
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	3301      	adds	r3, #1
 800e878:	4a0f      	ldr	r2, [pc, #60]	; (800e8b8 <xTaskIncrementTick+0x168>)
 800e87a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800e87c:	4b0f      	ldr	r3, [pc, #60]	; (800e8bc <xTaskIncrementTick+0x16c>)
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d001      	beq.n	800e888 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800e884:	2301      	movs	r3, #1
 800e886:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800e888:	697b      	ldr	r3, [r7, #20]
}
 800e88a:	4618      	mov	r0, r3
 800e88c:	3718      	adds	r7, #24
 800e88e:	46bd      	mov	sp, r7
 800e890:	bd80      	pop	{r7, pc}
 800e892:	bf00      	nop
 800e894:	2000073c 	.word	0x2000073c
 800e898:	20000718 	.word	0x20000718
 800e89c:	200006cc 	.word	0x200006cc
 800e8a0:	200006d0 	.word	0x200006d0
 800e8a4:	2000072c 	.word	0x2000072c
 800e8a8:	20000734 	.word	0x20000734
 800e8ac:	2000071c 	.word	0x2000071c
 800e8b0:	20000618 	.word	0x20000618
 800e8b4:	20000614 	.word	0x20000614
 800e8b8:	20000724 	.word	0x20000724
 800e8bc:	20000728 	.word	0x20000728

0800e8c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e8c0:	b480      	push	{r7}
 800e8c2:	b087      	sub	sp, #28
 800e8c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e8c6:	4b26      	ldr	r3, [pc, #152]	; (800e960 <vTaskSwitchContext+0xa0>)
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d003      	beq.n	800e8d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e8ce:	4b25      	ldr	r3, [pc, #148]	; (800e964 <vTaskSwitchContext+0xa4>)
 800e8d0:	2201      	movs	r2, #1
 800e8d2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e8d4:	e03e      	b.n	800e954 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800e8d6:	4b23      	ldr	r3, [pc, #140]	; (800e964 <vTaskSwitchContext+0xa4>)
 800e8d8:	2200      	movs	r2, #0
 800e8da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e8dc:	4b22      	ldr	r3, [pc, #136]	; (800e968 <vTaskSwitchContext+0xa8>)
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	fab3 f383 	clz	r3, r3
 800e8e8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800e8ea:	7afb      	ldrb	r3, [r7, #11]
 800e8ec:	f1c3 031f 	rsb	r3, r3, #31
 800e8f0:	617b      	str	r3, [r7, #20]
 800e8f2:	491e      	ldr	r1, [pc, #120]	; (800e96c <vTaskSwitchContext+0xac>)
 800e8f4:	697a      	ldr	r2, [r7, #20]
 800e8f6:	4613      	mov	r3, r2
 800e8f8:	009b      	lsls	r3, r3, #2
 800e8fa:	4413      	add	r3, r2
 800e8fc:	009b      	lsls	r3, r3, #2
 800e8fe:	440b      	add	r3, r1
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d109      	bne.n	800e91a <vTaskSwitchContext+0x5a>
	__asm volatile
 800e906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e90a:	f383 8811 	msr	BASEPRI, r3
 800e90e:	f3bf 8f6f 	isb	sy
 800e912:	f3bf 8f4f 	dsb	sy
 800e916:	607b      	str	r3, [r7, #4]
 800e918:	e7fe      	b.n	800e918 <vTaskSwitchContext+0x58>
 800e91a:	697a      	ldr	r2, [r7, #20]
 800e91c:	4613      	mov	r3, r2
 800e91e:	009b      	lsls	r3, r3, #2
 800e920:	4413      	add	r3, r2
 800e922:	009b      	lsls	r3, r3, #2
 800e924:	4a11      	ldr	r2, [pc, #68]	; (800e96c <vTaskSwitchContext+0xac>)
 800e926:	4413      	add	r3, r2
 800e928:	613b      	str	r3, [r7, #16]
 800e92a:	693b      	ldr	r3, [r7, #16]
 800e92c:	685b      	ldr	r3, [r3, #4]
 800e92e:	685a      	ldr	r2, [r3, #4]
 800e930:	693b      	ldr	r3, [r7, #16]
 800e932:	605a      	str	r2, [r3, #4]
 800e934:	693b      	ldr	r3, [r7, #16]
 800e936:	685a      	ldr	r2, [r3, #4]
 800e938:	693b      	ldr	r3, [r7, #16]
 800e93a:	3308      	adds	r3, #8
 800e93c:	429a      	cmp	r2, r3
 800e93e:	d104      	bne.n	800e94a <vTaskSwitchContext+0x8a>
 800e940:	693b      	ldr	r3, [r7, #16]
 800e942:	685b      	ldr	r3, [r3, #4]
 800e944:	685a      	ldr	r2, [r3, #4]
 800e946:	693b      	ldr	r3, [r7, #16]
 800e948:	605a      	str	r2, [r3, #4]
 800e94a:	693b      	ldr	r3, [r7, #16]
 800e94c:	685b      	ldr	r3, [r3, #4]
 800e94e:	68db      	ldr	r3, [r3, #12]
 800e950:	4a07      	ldr	r2, [pc, #28]	; (800e970 <vTaskSwitchContext+0xb0>)
 800e952:	6013      	str	r3, [r2, #0]
}
 800e954:	bf00      	nop
 800e956:	371c      	adds	r7, #28
 800e958:	46bd      	mov	sp, r7
 800e95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e95e:	4770      	bx	lr
 800e960:	2000073c 	.word	0x2000073c
 800e964:	20000728 	.word	0x20000728
 800e968:	2000071c 	.word	0x2000071c
 800e96c:	20000618 	.word	0x20000618
 800e970:	20000614 	.word	0x20000614

0800e974 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e974:	b580      	push	{r7, lr}
 800e976:	b082      	sub	sp, #8
 800e978:	af00      	add	r7, sp, #0
 800e97a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e97c:	f000 f852 	bl	800ea24 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e980:	4b06      	ldr	r3, [pc, #24]	; (800e99c <prvIdleTask+0x28>)
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	2b01      	cmp	r3, #1
 800e986:	d9f9      	bls.n	800e97c <prvIdleTask+0x8>
			{
				taskYIELD();
 800e988:	4b05      	ldr	r3, [pc, #20]	; (800e9a0 <prvIdleTask+0x2c>)
 800e98a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e98e:	601a      	str	r2, [r3, #0]
 800e990:	f3bf 8f4f 	dsb	sy
 800e994:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e998:	e7f0      	b.n	800e97c <prvIdleTask+0x8>
 800e99a:	bf00      	nop
 800e99c:	20000618 	.word	0x20000618
 800e9a0:	e000ed04 	.word	0xe000ed04

0800e9a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e9a4:	b580      	push	{r7, lr}
 800e9a6:	b082      	sub	sp, #8
 800e9a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	607b      	str	r3, [r7, #4]
 800e9ae:	e00c      	b.n	800e9ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e9b0:	687a      	ldr	r2, [r7, #4]
 800e9b2:	4613      	mov	r3, r2
 800e9b4:	009b      	lsls	r3, r3, #2
 800e9b6:	4413      	add	r3, r2
 800e9b8:	009b      	lsls	r3, r3, #2
 800e9ba:	4a12      	ldr	r2, [pc, #72]	; (800ea04 <prvInitialiseTaskLists+0x60>)
 800e9bc:	4413      	add	r3, r2
 800e9be:	4618      	mov	r0, r3
 800e9c0:	f7ff fb24 	bl	800e00c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	3301      	adds	r3, #1
 800e9c8:	607b      	str	r3, [r7, #4]
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	2b06      	cmp	r3, #6
 800e9ce:	d9ef      	bls.n	800e9b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e9d0:	480d      	ldr	r0, [pc, #52]	; (800ea08 <prvInitialiseTaskLists+0x64>)
 800e9d2:	f7ff fb1b 	bl	800e00c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e9d6:	480d      	ldr	r0, [pc, #52]	; (800ea0c <prvInitialiseTaskLists+0x68>)
 800e9d8:	f7ff fb18 	bl	800e00c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e9dc:	480c      	ldr	r0, [pc, #48]	; (800ea10 <prvInitialiseTaskLists+0x6c>)
 800e9de:	f7ff fb15 	bl	800e00c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e9e2:	480c      	ldr	r0, [pc, #48]	; (800ea14 <prvInitialiseTaskLists+0x70>)
 800e9e4:	f7ff fb12 	bl	800e00c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e9e8:	480b      	ldr	r0, [pc, #44]	; (800ea18 <prvInitialiseTaskLists+0x74>)
 800e9ea:	f7ff fb0f 	bl	800e00c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e9ee:	4b0b      	ldr	r3, [pc, #44]	; (800ea1c <prvInitialiseTaskLists+0x78>)
 800e9f0:	4a05      	ldr	r2, [pc, #20]	; (800ea08 <prvInitialiseTaskLists+0x64>)
 800e9f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e9f4:	4b0a      	ldr	r3, [pc, #40]	; (800ea20 <prvInitialiseTaskLists+0x7c>)
 800e9f6:	4a05      	ldr	r2, [pc, #20]	; (800ea0c <prvInitialiseTaskLists+0x68>)
 800e9f8:	601a      	str	r2, [r3, #0]
}
 800e9fa:	bf00      	nop
 800e9fc:	3708      	adds	r7, #8
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	bd80      	pop	{r7, pc}
 800ea02:	bf00      	nop
 800ea04:	20000618 	.word	0x20000618
 800ea08:	200006a4 	.word	0x200006a4
 800ea0c:	200006b8 	.word	0x200006b8
 800ea10:	200006d4 	.word	0x200006d4
 800ea14:	200006e8 	.word	0x200006e8
 800ea18:	20000700 	.word	0x20000700
 800ea1c:	200006cc 	.word	0x200006cc
 800ea20:	200006d0 	.word	0x200006d0

0800ea24 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ea24:	b580      	push	{r7, lr}
 800ea26:	b082      	sub	sp, #8
 800ea28:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ea2a:	e019      	b.n	800ea60 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ea2c:	f000 f9fe 	bl	800ee2c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea30:	4b0f      	ldr	r3, [pc, #60]	; (800ea70 <prvCheckTasksWaitingTermination+0x4c>)
 800ea32:	68db      	ldr	r3, [r3, #12]
 800ea34:	68db      	ldr	r3, [r3, #12]
 800ea36:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	3304      	adds	r3, #4
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	f7ff fb6f 	bl	800e120 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ea42:	4b0c      	ldr	r3, [pc, #48]	; (800ea74 <prvCheckTasksWaitingTermination+0x50>)
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	3b01      	subs	r3, #1
 800ea48:	4a0a      	ldr	r2, [pc, #40]	; (800ea74 <prvCheckTasksWaitingTermination+0x50>)
 800ea4a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ea4c:	4b0a      	ldr	r3, [pc, #40]	; (800ea78 <prvCheckTasksWaitingTermination+0x54>)
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	3b01      	subs	r3, #1
 800ea52:	4a09      	ldr	r2, [pc, #36]	; (800ea78 <prvCheckTasksWaitingTermination+0x54>)
 800ea54:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ea56:	f000 fa17 	bl	800ee88 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ea5a:	6878      	ldr	r0, [r7, #4]
 800ea5c:	f000 f80e 	bl	800ea7c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ea60:	4b05      	ldr	r3, [pc, #20]	; (800ea78 <prvCheckTasksWaitingTermination+0x54>)
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d1e1      	bne.n	800ea2c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ea68:	bf00      	nop
 800ea6a:	3708      	adds	r7, #8
 800ea6c:	46bd      	mov	sp, r7
 800ea6e:	bd80      	pop	{r7, pc}
 800ea70:	200006e8 	.word	0x200006e8
 800ea74:	20000714 	.word	0x20000714
 800ea78:	200006fc 	.word	0x200006fc

0800ea7c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ea7c:	b580      	push	{r7, lr}
 800ea7e:	b084      	sub	sp, #16
 800ea80:	af00      	add	r7, sp, #0
 800ea82:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d108      	bne.n	800eaa0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea92:	4618      	mov	r0, r3
 800ea94:	f000 fba6 	bl	800f1e4 <vPortFree>
				vPortFree( pxTCB );
 800ea98:	6878      	ldr	r0, [r7, #4]
 800ea9a:	f000 fba3 	bl	800f1e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ea9e:	e017      	b.n	800ead0 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800eaa6:	2b01      	cmp	r3, #1
 800eaa8:	d103      	bne.n	800eab2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800eaaa:	6878      	ldr	r0, [r7, #4]
 800eaac:	f000 fb9a 	bl	800f1e4 <vPortFree>
	}
 800eab0:	e00e      	b.n	800ead0 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800eab8:	2b02      	cmp	r3, #2
 800eaba:	d009      	beq.n	800ead0 <prvDeleteTCB+0x54>
 800eabc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eac0:	f383 8811 	msr	BASEPRI, r3
 800eac4:	f3bf 8f6f 	isb	sy
 800eac8:	f3bf 8f4f 	dsb	sy
 800eacc:	60fb      	str	r3, [r7, #12]
 800eace:	e7fe      	b.n	800eace <prvDeleteTCB+0x52>
	}
 800ead0:	bf00      	nop
 800ead2:	3710      	adds	r7, #16
 800ead4:	46bd      	mov	sp, r7
 800ead6:	bd80      	pop	{r7, pc}

0800ead8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ead8:	b480      	push	{r7}
 800eada:	b083      	sub	sp, #12
 800eadc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eade:	4b0c      	ldr	r3, [pc, #48]	; (800eb10 <prvResetNextTaskUnblockTime+0x38>)
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d104      	bne.n	800eaf2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800eae8:	4b0a      	ldr	r3, [pc, #40]	; (800eb14 <prvResetNextTaskUnblockTime+0x3c>)
 800eaea:	f04f 32ff 	mov.w	r2, #4294967295
 800eaee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800eaf0:	e008      	b.n	800eb04 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eaf2:	4b07      	ldr	r3, [pc, #28]	; (800eb10 <prvResetNextTaskUnblockTime+0x38>)
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	68db      	ldr	r3, [r3, #12]
 800eaf8:	68db      	ldr	r3, [r3, #12]
 800eafa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	685b      	ldr	r3, [r3, #4]
 800eb00:	4a04      	ldr	r2, [pc, #16]	; (800eb14 <prvResetNextTaskUnblockTime+0x3c>)
 800eb02:	6013      	str	r3, [r2, #0]
}
 800eb04:	bf00      	nop
 800eb06:	370c      	adds	r7, #12
 800eb08:	46bd      	mov	sp, r7
 800eb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb0e:	4770      	bx	lr
 800eb10:	200006cc 	.word	0x200006cc
 800eb14:	20000734 	.word	0x20000734

0800eb18 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800eb18:	b580      	push	{r7, lr}
 800eb1a:	b084      	sub	sp, #16
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	6078      	str	r0, [r7, #4]
 800eb20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800eb22:	4b29      	ldr	r3, [pc, #164]	; (800ebc8 <prvAddCurrentTaskToDelayedList+0xb0>)
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eb28:	4b28      	ldr	r3, [pc, #160]	; (800ebcc <prvAddCurrentTaskToDelayedList+0xb4>)
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	3304      	adds	r3, #4
 800eb2e:	4618      	mov	r0, r3
 800eb30:	f7ff faf6 	bl	800e120 <uxListRemove>
 800eb34:	4603      	mov	r3, r0
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d10b      	bne.n	800eb52 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800eb3a:	4b24      	ldr	r3, [pc, #144]	; (800ebcc <prvAddCurrentTaskToDelayedList+0xb4>)
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb40:	2201      	movs	r2, #1
 800eb42:	fa02 f303 	lsl.w	r3, r2, r3
 800eb46:	43da      	mvns	r2, r3
 800eb48:	4b21      	ldr	r3, [pc, #132]	; (800ebd0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	4013      	ands	r3, r2
 800eb4e:	4a20      	ldr	r2, [pc, #128]	; (800ebd0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800eb50:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb58:	d10a      	bne.n	800eb70 <prvAddCurrentTaskToDelayedList+0x58>
 800eb5a:	683b      	ldr	r3, [r7, #0]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d007      	beq.n	800eb70 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eb60:	4b1a      	ldr	r3, [pc, #104]	; (800ebcc <prvAddCurrentTaskToDelayedList+0xb4>)
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	3304      	adds	r3, #4
 800eb66:	4619      	mov	r1, r3
 800eb68:	481a      	ldr	r0, [pc, #104]	; (800ebd4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800eb6a:	f7ff fa7c 	bl	800e066 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800eb6e:	e026      	b.n	800ebbe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800eb70:	68fa      	ldr	r2, [r7, #12]
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	4413      	add	r3, r2
 800eb76:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800eb78:	4b14      	ldr	r3, [pc, #80]	; (800ebcc <prvAddCurrentTaskToDelayedList+0xb4>)
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	68ba      	ldr	r2, [r7, #8]
 800eb7e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800eb80:	68ba      	ldr	r2, [r7, #8]
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	429a      	cmp	r2, r3
 800eb86:	d209      	bcs.n	800eb9c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eb88:	4b13      	ldr	r3, [pc, #76]	; (800ebd8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800eb8a:	681a      	ldr	r2, [r3, #0]
 800eb8c:	4b0f      	ldr	r3, [pc, #60]	; (800ebcc <prvAddCurrentTaskToDelayedList+0xb4>)
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	3304      	adds	r3, #4
 800eb92:	4619      	mov	r1, r3
 800eb94:	4610      	mov	r0, r2
 800eb96:	f7ff fa8a 	bl	800e0ae <vListInsert>
}
 800eb9a:	e010      	b.n	800ebbe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eb9c:	4b0f      	ldr	r3, [pc, #60]	; (800ebdc <prvAddCurrentTaskToDelayedList+0xc4>)
 800eb9e:	681a      	ldr	r2, [r3, #0]
 800eba0:	4b0a      	ldr	r3, [pc, #40]	; (800ebcc <prvAddCurrentTaskToDelayedList+0xb4>)
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	3304      	adds	r3, #4
 800eba6:	4619      	mov	r1, r3
 800eba8:	4610      	mov	r0, r2
 800ebaa:	f7ff fa80 	bl	800e0ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ebae:	4b0c      	ldr	r3, [pc, #48]	; (800ebe0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	68ba      	ldr	r2, [r7, #8]
 800ebb4:	429a      	cmp	r2, r3
 800ebb6:	d202      	bcs.n	800ebbe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ebb8:	4a09      	ldr	r2, [pc, #36]	; (800ebe0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ebba:	68bb      	ldr	r3, [r7, #8]
 800ebbc:	6013      	str	r3, [r2, #0]
}
 800ebbe:	bf00      	nop
 800ebc0:	3710      	adds	r7, #16
 800ebc2:	46bd      	mov	sp, r7
 800ebc4:	bd80      	pop	{r7, pc}
 800ebc6:	bf00      	nop
 800ebc8:	20000718 	.word	0x20000718
 800ebcc:	20000614 	.word	0x20000614
 800ebd0:	2000071c 	.word	0x2000071c
 800ebd4:	20000700 	.word	0x20000700
 800ebd8:	200006d0 	.word	0x200006d0
 800ebdc:	200006cc 	.word	0x200006cc
 800ebe0:	20000734 	.word	0x20000734

0800ebe4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ebe4:	b480      	push	{r7}
 800ebe6:	b085      	sub	sp, #20
 800ebe8:	af00      	add	r7, sp, #0
 800ebea:	60f8      	str	r0, [r7, #12]
 800ebec:	60b9      	str	r1, [r7, #8]
 800ebee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	3b04      	subs	r3, #4
 800ebf4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ebfc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	3b04      	subs	r3, #4
 800ec02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ec04:	68bb      	ldr	r3, [r7, #8]
 800ec06:	f023 0201 	bic.w	r2, r3, #1
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	3b04      	subs	r3, #4
 800ec12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ec14:	4a0c      	ldr	r2, [pc, #48]	; (800ec48 <pxPortInitialiseStack+0x64>)
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	3b14      	subs	r3, #20
 800ec1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ec20:	687a      	ldr	r2, [r7, #4]
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	3b04      	subs	r3, #4
 800ec2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	f06f 0202 	mvn.w	r2, #2
 800ec32:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	3b20      	subs	r3, #32
 800ec38:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ec3a:	68fb      	ldr	r3, [r7, #12]
}
 800ec3c:	4618      	mov	r0, r3
 800ec3e:	3714      	adds	r7, #20
 800ec40:	46bd      	mov	sp, r7
 800ec42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec46:	4770      	bx	lr
 800ec48:	0800ec4d 	.word	0x0800ec4d

0800ec4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ec4c:	b480      	push	{r7}
 800ec4e:	b085      	sub	sp, #20
 800ec50:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ec52:	2300      	movs	r3, #0
 800ec54:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ec56:	4b11      	ldr	r3, [pc, #68]	; (800ec9c <prvTaskExitError+0x50>)
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec5e:	d009      	beq.n	800ec74 <prvTaskExitError+0x28>
 800ec60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec64:	f383 8811 	msr	BASEPRI, r3
 800ec68:	f3bf 8f6f 	isb	sy
 800ec6c:	f3bf 8f4f 	dsb	sy
 800ec70:	60fb      	str	r3, [r7, #12]
 800ec72:	e7fe      	b.n	800ec72 <prvTaskExitError+0x26>
 800ec74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec78:	f383 8811 	msr	BASEPRI, r3
 800ec7c:	f3bf 8f6f 	isb	sy
 800ec80:	f3bf 8f4f 	dsb	sy
 800ec84:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ec86:	bf00      	nop
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d0fc      	beq.n	800ec88 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ec8e:	bf00      	nop
 800ec90:	3714      	adds	r7, #20
 800ec92:	46bd      	mov	sp, r7
 800ec94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec98:	4770      	bx	lr
 800ec9a:	bf00      	nop
 800ec9c:	20000138 	.word	0x20000138

0800eca0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800eca0:	4b07      	ldr	r3, [pc, #28]	; (800ecc0 <pxCurrentTCBConst2>)
 800eca2:	6819      	ldr	r1, [r3, #0]
 800eca4:	6808      	ldr	r0, [r1, #0]
 800eca6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecaa:	f380 8809 	msr	PSP, r0
 800ecae:	f3bf 8f6f 	isb	sy
 800ecb2:	f04f 0000 	mov.w	r0, #0
 800ecb6:	f380 8811 	msr	BASEPRI, r0
 800ecba:	4770      	bx	lr
 800ecbc:	f3af 8000 	nop.w

0800ecc0 <pxCurrentTCBConst2>:
 800ecc0:	20000614 	.word	0x20000614
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ecc4:	bf00      	nop
 800ecc6:	bf00      	nop

0800ecc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ecc8:	4808      	ldr	r0, [pc, #32]	; (800ecec <prvPortStartFirstTask+0x24>)
 800ecca:	6800      	ldr	r0, [r0, #0]
 800eccc:	6800      	ldr	r0, [r0, #0]
 800ecce:	f380 8808 	msr	MSP, r0
 800ecd2:	f04f 0000 	mov.w	r0, #0
 800ecd6:	f380 8814 	msr	CONTROL, r0
 800ecda:	b662      	cpsie	i
 800ecdc:	b661      	cpsie	f
 800ecde:	f3bf 8f4f 	dsb	sy
 800ece2:	f3bf 8f6f 	isb	sy
 800ece6:	df00      	svc	0
 800ece8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ecea:	bf00      	nop
 800ecec:	e000ed08 	.word	0xe000ed08

0800ecf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	b086      	sub	sp, #24
 800ecf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ecf6:	4b44      	ldr	r3, [pc, #272]	; (800ee08 <xPortStartScheduler+0x118>)
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	4a44      	ldr	r2, [pc, #272]	; (800ee0c <xPortStartScheduler+0x11c>)
 800ecfc:	4293      	cmp	r3, r2
 800ecfe:	d109      	bne.n	800ed14 <xPortStartScheduler+0x24>
 800ed00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed04:	f383 8811 	msr	BASEPRI, r3
 800ed08:	f3bf 8f6f 	isb	sy
 800ed0c:	f3bf 8f4f 	dsb	sy
 800ed10:	613b      	str	r3, [r7, #16]
 800ed12:	e7fe      	b.n	800ed12 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ed14:	4b3c      	ldr	r3, [pc, #240]	; (800ee08 <xPortStartScheduler+0x118>)
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	4a3d      	ldr	r2, [pc, #244]	; (800ee10 <xPortStartScheduler+0x120>)
 800ed1a:	4293      	cmp	r3, r2
 800ed1c:	d109      	bne.n	800ed32 <xPortStartScheduler+0x42>
 800ed1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed22:	f383 8811 	msr	BASEPRI, r3
 800ed26:	f3bf 8f6f 	isb	sy
 800ed2a:	f3bf 8f4f 	dsb	sy
 800ed2e:	60fb      	str	r3, [r7, #12]
 800ed30:	e7fe      	b.n	800ed30 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ed32:	4b38      	ldr	r3, [pc, #224]	; (800ee14 <xPortStartScheduler+0x124>)
 800ed34:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ed36:	697b      	ldr	r3, [r7, #20]
 800ed38:	781b      	ldrb	r3, [r3, #0]
 800ed3a:	b2db      	uxtb	r3, r3
 800ed3c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ed3e:	697b      	ldr	r3, [r7, #20]
 800ed40:	22ff      	movs	r2, #255	; 0xff
 800ed42:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ed44:	697b      	ldr	r3, [r7, #20]
 800ed46:	781b      	ldrb	r3, [r3, #0]
 800ed48:	b2db      	uxtb	r3, r3
 800ed4a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ed4c:	78fb      	ldrb	r3, [r7, #3]
 800ed4e:	b2db      	uxtb	r3, r3
 800ed50:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ed54:	b2da      	uxtb	r2, r3
 800ed56:	4b30      	ldr	r3, [pc, #192]	; (800ee18 <xPortStartScheduler+0x128>)
 800ed58:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ed5a:	4b30      	ldr	r3, [pc, #192]	; (800ee1c <xPortStartScheduler+0x12c>)
 800ed5c:	2207      	movs	r2, #7
 800ed5e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ed60:	e009      	b.n	800ed76 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800ed62:	4b2e      	ldr	r3, [pc, #184]	; (800ee1c <xPortStartScheduler+0x12c>)
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	3b01      	subs	r3, #1
 800ed68:	4a2c      	ldr	r2, [pc, #176]	; (800ee1c <xPortStartScheduler+0x12c>)
 800ed6a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ed6c:	78fb      	ldrb	r3, [r7, #3]
 800ed6e:	b2db      	uxtb	r3, r3
 800ed70:	005b      	lsls	r3, r3, #1
 800ed72:	b2db      	uxtb	r3, r3
 800ed74:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ed76:	78fb      	ldrb	r3, [r7, #3]
 800ed78:	b2db      	uxtb	r3, r3
 800ed7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed7e:	2b80      	cmp	r3, #128	; 0x80
 800ed80:	d0ef      	beq.n	800ed62 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ed82:	4b26      	ldr	r3, [pc, #152]	; (800ee1c <xPortStartScheduler+0x12c>)
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	f1c3 0307 	rsb	r3, r3, #7
 800ed8a:	2b04      	cmp	r3, #4
 800ed8c:	d009      	beq.n	800eda2 <xPortStartScheduler+0xb2>
 800ed8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed92:	f383 8811 	msr	BASEPRI, r3
 800ed96:	f3bf 8f6f 	isb	sy
 800ed9a:	f3bf 8f4f 	dsb	sy
 800ed9e:	60bb      	str	r3, [r7, #8]
 800eda0:	e7fe      	b.n	800eda0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800eda2:	4b1e      	ldr	r3, [pc, #120]	; (800ee1c <xPortStartScheduler+0x12c>)
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	021b      	lsls	r3, r3, #8
 800eda8:	4a1c      	ldr	r2, [pc, #112]	; (800ee1c <xPortStartScheduler+0x12c>)
 800edaa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800edac:	4b1b      	ldr	r3, [pc, #108]	; (800ee1c <xPortStartScheduler+0x12c>)
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800edb4:	4a19      	ldr	r2, [pc, #100]	; (800ee1c <xPortStartScheduler+0x12c>)
 800edb6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	b2da      	uxtb	r2, r3
 800edbc:	697b      	ldr	r3, [r7, #20]
 800edbe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800edc0:	4b17      	ldr	r3, [pc, #92]	; (800ee20 <xPortStartScheduler+0x130>)
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	4a16      	ldr	r2, [pc, #88]	; (800ee20 <xPortStartScheduler+0x130>)
 800edc6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800edca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800edcc:	4b14      	ldr	r3, [pc, #80]	; (800ee20 <xPortStartScheduler+0x130>)
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	4a13      	ldr	r2, [pc, #76]	; (800ee20 <xPortStartScheduler+0x130>)
 800edd2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800edd6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800edd8:	f000 f8d6 	bl	800ef88 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800eddc:	4b11      	ldr	r3, [pc, #68]	; (800ee24 <xPortStartScheduler+0x134>)
 800edde:	2200      	movs	r2, #0
 800ede0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ede2:	f000 f8f5 	bl	800efd0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ede6:	4b10      	ldr	r3, [pc, #64]	; (800ee28 <xPortStartScheduler+0x138>)
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	4a0f      	ldr	r2, [pc, #60]	; (800ee28 <xPortStartScheduler+0x138>)
 800edec:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800edf0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800edf2:	f7ff ff69 	bl	800ecc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800edf6:	f7ff fd63 	bl	800e8c0 <vTaskSwitchContext>
	prvTaskExitError();
 800edfa:	f7ff ff27 	bl	800ec4c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800edfe:	2300      	movs	r3, #0
}
 800ee00:	4618      	mov	r0, r3
 800ee02:	3718      	adds	r7, #24
 800ee04:	46bd      	mov	sp, r7
 800ee06:	bd80      	pop	{r7, pc}
 800ee08:	e000ed00 	.word	0xe000ed00
 800ee0c:	410fc271 	.word	0x410fc271
 800ee10:	410fc270 	.word	0x410fc270
 800ee14:	e000e400 	.word	0xe000e400
 800ee18:	20000740 	.word	0x20000740
 800ee1c:	20000744 	.word	0x20000744
 800ee20:	e000ed20 	.word	0xe000ed20
 800ee24:	20000138 	.word	0x20000138
 800ee28:	e000ef34 	.word	0xe000ef34

0800ee2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ee2c:	b480      	push	{r7}
 800ee2e:	b083      	sub	sp, #12
 800ee30:	af00      	add	r7, sp, #0
 800ee32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee36:	f383 8811 	msr	BASEPRI, r3
 800ee3a:	f3bf 8f6f 	isb	sy
 800ee3e:	f3bf 8f4f 	dsb	sy
 800ee42:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ee44:	4b0e      	ldr	r3, [pc, #56]	; (800ee80 <vPortEnterCritical+0x54>)
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	3301      	adds	r3, #1
 800ee4a:	4a0d      	ldr	r2, [pc, #52]	; (800ee80 <vPortEnterCritical+0x54>)
 800ee4c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ee4e:	4b0c      	ldr	r3, [pc, #48]	; (800ee80 <vPortEnterCritical+0x54>)
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	2b01      	cmp	r3, #1
 800ee54:	d10e      	bne.n	800ee74 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ee56:	4b0b      	ldr	r3, [pc, #44]	; (800ee84 <vPortEnterCritical+0x58>)
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	b2db      	uxtb	r3, r3
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d009      	beq.n	800ee74 <vPortEnterCritical+0x48>
 800ee60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee64:	f383 8811 	msr	BASEPRI, r3
 800ee68:	f3bf 8f6f 	isb	sy
 800ee6c:	f3bf 8f4f 	dsb	sy
 800ee70:	603b      	str	r3, [r7, #0]
 800ee72:	e7fe      	b.n	800ee72 <vPortEnterCritical+0x46>
	}
}
 800ee74:	bf00      	nop
 800ee76:	370c      	adds	r7, #12
 800ee78:	46bd      	mov	sp, r7
 800ee7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee7e:	4770      	bx	lr
 800ee80:	20000138 	.word	0x20000138
 800ee84:	e000ed04 	.word	0xe000ed04

0800ee88 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ee88:	b480      	push	{r7}
 800ee8a:	b083      	sub	sp, #12
 800ee8c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ee8e:	4b11      	ldr	r3, [pc, #68]	; (800eed4 <vPortExitCritical+0x4c>)
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d109      	bne.n	800eeaa <vPortExitCritical+0x22>
 800ee96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee9a:	f383 8811 	msr	BASEPRI, r3
 800ee9e:	f3bf 8f6f 	isb	sy
 800eea2:	f3bf 8f4f 	dsb	sy
 800eea6:	607b      	str	r3, [r7, #4]
 800eea8:	e7fe      	b.n	800eea8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800eeaa:	4b0a      	ldr	r3, [pc, #40]	; (800eed4 <vPortExitCritical+0x4c>)
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	3b01      	subs	r3, #1
 800eeb0:	4a08      	ldr	r2, [pc, #32]	; (800eed4 <vPortExitCritical+0x4c>)
 800eeb2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800eeb4:	4b07      	ldr	r3, [pc, #28]	; (800eed4 <vPortExitCritical+0x4c>)
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d104      	bne.n	800eec6 <vPortExitCritical+0x3e>
 800eebc:	2300      	movs	r3, #0
 800eebe:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800eec0:	683b      	ldr	r3, [r7, #0]
 800eec2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800eec6:	bf00      	nop
 800eec8:	370c      	adds	r7, #12
 800eeca:	46bd      	mov	sp, r7
 800eecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed0:	4770      	bx	lr
 800eed2:	bf00      	nop
 800eed4:	20000138 	.word	0x20000138
	...

0800eee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800eee0:	f3ef 8009 	mrs	r0, PSP
 800eee4:	f3bf 8f6f 	isb	sy
 800eee8:	4b15      	ldr	r3, [pc, #84]	; (800ef40 <pxCurrentTCBConst>)
 800eeea:	681a      	ldr	r2, [r3, #0]
 800eeec:	f01e 0f10 	tst.w	lr, #16
 800eef0:	bf08      	it	eq
 800eef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800eef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eefa:	6010      	str	r0, [r2, #0]
 800eefc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ef00:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ef04:	f380 8811 	msr	BASEPRI, r0
 800ef08:	f3bf 8f4f 	dsb	sy
 800ef0c:	f3bf 8f6f 	isb	sy
 800ef10:	f7ff fcd6 	bl	800e8c0 <vTaskSwitchContext>
 800ef14:	f04f 0000 	mov.w	r0, #0
 800ef18:	f380 8811 	msr	BASEPRI, r0
 800ef1c:	bc09      	pop	{r0, r3}
 800ef1e:	6819      	ldr	r1, [r3, #0]
 800ef20:	6808      	ldr	r0, [r1, #0]
 800ef22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef26:	f01e 0f10 	tst.w	lr, #16
 800ef2a:	bf08      	it	eq
 800ef2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ef30:	f380 8809 	msr	PSP, r0
 800ef34:	f3bf 8f6f 	isb	sy
 800ef38:	4770      	bx	lr
 800ef3a:	bf00      	nop
 800ef3c:	f3af 8000 	nop.w

0800ef40 <pxCurrentTCBConst>:
 800ef40:	20000614 	.word	0x20000614
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ef44:	bf00      	nop
 800ef46:	bf00      	nop

0800ef48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ef48:	b580      	push	{r7, lr}
 800ef4a:	b082      	sub	sp, #8
 800ef4c:	af00      	add	r7, sp, #0
	__asm volatile
 800ef4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef52:	f383 8811 	msr	BASEPRI, r3
 800ef56:	f3bf 8f6f 	isb	sy
 800ef5a:	f3bf 8f4f 	dsb	sy
 800ef5e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ef60:	f7ff fbf6 	bl	800e750 <xTaskIncrementTick>
 800ef64:	4603      	mov	r3, r0
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d003      	beq.n	800ef72 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ef6a:	4b06      	ldr	r3, [pc, #24]	; (800ef84 <SysTick_Handler+0x3c>)
 800ef6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef70:	601a      	str	r2, [r3, #0]
 800ef72:	2300      	movs	r3, #0
 800ef74:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ef76:	683b      	ldr	r3, [r7, #0]
 800ef78:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800ef7c:	bf00      	nop
 800ef7e:	3708      	adds	r7, #8
 800ef80:	46bd      	mov	sp, r7
 800ef82:	bd80      	pop	{r7, pc}
 800ef84:	e000ed04 	.word	0xe000ed04

0800ef88 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ef88:	b480      	push	{r7}
 800ef8a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ef8c:	4b0b      	ldr	r3, [pc, #44]	; (800efbc <vPortSetupTimerInterrupt+0x34>)
 800ef8e:	2200      	movs	r2, #0
 800ef90:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ef92:	4b0b      	ldr	r3, [pc, #44]	; (800efc0 <vPortSetupTimerInterrupt+0x38>)
 800ef94:	2200      	movs	r2, #0
 800ef96:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ef98:	4b0a      	ldr	r3, [pc, #40]	; (800efc4 <vPortSetupTimerInterrupt+0x3c>)
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	4a0a      	ldr	r2, [pc, #40]	; (800efc8 <vPortSetupTimerInterrupt+0x40>)
 800ef9e:	fba2 2303 	umull	r2, r3, r2, r3
 800efa2:	099b      	lsrs	r3, r3, #6
 800efa4:	4a09      	ldr	r2, [pc, #36]	; (800efcc <vPortSetupTimerInterrupt+0x44>)
 800efa6:	3b01      	subs	r3, #1
 800efa8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800efaa:	4b04      	ldr	r3, [pc, #16]	; (800efbc <vPortSetupTimerInterrupt+0x34>)
 800efac:	2207      	movs	r2, #7
 800efae:	601a      	str	r2, [r3, #0]
}
 800efb0:	bf00      	nop
 800efb2:	46bd      	mov	sp, r7
 800efb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb8:	4770      	bx	lr
 800efba:	bf00      	nop
 800efbc:	e000e010 	.word	0xe000e010
 800efc0:	e000e018 	.word	0xe000e018
 800efc4:	20000004 	.word	0x20000004
 800efc8:	10624dd3 	.word	0x10624dd3
 800efcc:	e000e014 	.word	0xe000e014

0800efd0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800efd0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800efe0 <vPortEnableVFP+0x10>
 800efd4:	6801      	ldr	r1, [r0, #0]
 800efd6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800efda:	6001      	str	r1, [r0, #0]
 800efdc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800efde:	bf00      	nop
 800efe0:	e000ed88 	.word	0xe000ed88

0800efe4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800efe4:	b480      	push	{r7}
 800efe6:	b085      	sub	sp, #20
 800efe8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800efea:	f3ef 8305 	mrs	r3, IPSR
 800efee:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	2b0f      	cmp	r3, #15
 800eff4:	d913      	bls.n	800f01e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800eff6:	4a16      	ldr	r2, [pc, #88]	; (800f050 <vPortValidateInterruptPriority+0x6c>)
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	4413      	add	r3, r2
 800effc:	781b      	ldrb	r3, [r3, #0]
 800effe:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f000:	4b14      	ldr	r3, [pc, #80]	; (800f054 <vPortValidateInterruptPriority+0x70>)
 800f002:	781b      	ldrb	r3, [r3, #0]
 800f004:	7afa      	ldrb	r2, [r7, #11]
 800f006:	429a      	cmp	r2, r3
 800f008:	d209      	bcs.n	800f01e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800f00a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f00e:	f383 8811 	msr	BASEPRI, r3
 800f012:	f3bf 8f6f 	isb	sy
 800f016:	f3bf 8f4f 	dsb	sy
 800f01a:	607b      	str	r3, [r7, #4]
 800f01c:	e7fe      	b.n	800f01c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f01e:	4b0e      	ldr	r3, [pc, #56]	; (800f058 <vPortValidateInterruptPriority+0x74>)
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f026:	4b0d      	ldr	r3, [pc, #52]	; (800f05c <vPortValidateInterruptPriority+0x78>)
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	429a      	cmp	r2, r3
 800f02c:	d909      	bls.n	800f042 <vPortValidateInterruptPriority+0x5e>
 800f02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f032:	f383 8811 	msr	BASEPRI, r3
 800f036:	f3bf 8f6f 	isb	sy
 800f03a:	f3bf 8f4f 	dsb	sy
 800f03e:	603b      	str	r3, [r7, #0]
 800f040:	e7fe      	b.n	800f040 <vPortValidateInterruptPriority+0x5c>
	}
 800f042:	bf00      	nop
 800f044:	3714      	adds	r7, #20
 800f046:	46bd      	mov	sp, r7
 800f048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f04c:	4770      	bx	lr
 800f04e:	bf00      	nop
 800f050:	e000e3f0 	.word	0xe000e3f0
 800f054:	20000740 	.word	0x20000740
 800f058:	e000ed0c 	.word	0xe000ed0c
 800f05c:	20000744 	.word	0x20000744

0800f060 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f060:	b580      	push	{r7, lr}
 800f062:	b08a      	sub	sp, #40	; 0x28
 800f064:	af00      	add	r7, sp, #0
 800f066:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f068:	2300      	movs	r3, #0
 800f06a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f06c:	f7ff faa4 	bl	800e5b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f070:	4b57      	ldr	r3, [pc, #348]	; (800f1d0 <pvPortMalloc+0x170>)
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	2b00      	cmp	r3, #0
 800f076:	d101      	bne.n	800f07c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f078:	f000 f90c 	bl	800f294 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f07c:	4b55      	ldr	r3, [pc, #340]	; (800f1d4 <pvPortMalloc+0x174>)
 800f07e:	681a      	ldr	r2, [r3, #0]
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	4013      	ands	r3, r2
 800f084:	2b00      	cmp	r3, #0
 800f086:	f040 808c 	bne.w	800f1a2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d01c      	beq.n	800f0ca <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800f090:	2208      	movs	r2, #8
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	4413      	add	r3, r2
 800f096:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	f003 0307 	and.w	r3, r3, #7
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d013      	beq.n	800f0ca <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	f023 0307 	bic.w	r3, r3, #7
 800f0a8:	3308      	adds	r3, #8
 800f0aa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	f003 0307 	and.w	r3, r3, #7
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d009      	beq.n	800f0ca <pvPortMalloc+0x6a>
 800f0b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0ba:	f383 8811 	msr	BASEPRI, r3
 800f0be:	f3bf 8f6f 	isb	sy
 800f0c2:	f3bf 8f4f 	dsb	sy
 800f0c6:	617b      	str	r3, [r7, #20]
 800f0c8:	e7fe      	b.n	800f0c8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d068      	beq.n	800f1a2 <pvPortMalloc+0x142>
 800f0d0:	4b41      	ldr	r3, [pc, #260]	; (800f1d8 <pvPortMalloc+0x178>)
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	687a      	ldr	r2, [r7, #4]
 800f0d6:	429a      	cmp	r2, r3
 800f0d8:	d863      	bhi.n	800f1a2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f0da:	4b40      	ldr	r3, [pc, #256]	; (800f1dc <pvPortMalloc+0x17c>)
 800f0dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f0de:	4b3f      	ldr	r3, [pc, #252]	; (800f1dc <pvPortMalloc+0x17c>)
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f0e4:	e004      	b.n	800f0f0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800f0e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0f2:	685b      	ldr	r3, [r3, #4]
 800f0f4:	687a      	ldr	r2, [r7, #4]
 800f0f6:	429a      	cmp	r2, r3
 800f0f8:	d903      	bls.n	800f102 <pvPortMalloc+0xa2>
 800f0fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d1f1      	bne.n	800f0e6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f102:	4b33      	ldr	r3, [pc, #204]	; (800f1d0 <pvPortMalloc+0x170>)
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f108:	429a      	cmp	r2, r3
 800f10a:	d04a      	beq.n	800f1a2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f10c:	6a3b      	ldr	r3, [r7, #32]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	2208      	movs	r2, #8
 800f112:	4413      	add	r3, r2
 800f114:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f118:	681a      	ldr	r2, [r3, #0]
 800f11a:	6a3b      	ldr	r3, [r7, #32]
 800f11c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f11e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f120:	685a      	ldr	r2, [r3, #4]
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	1ad2      	subs	r2, r2, r3
 800f126:	2308      	movs	r3, #8
 800f128:	005b      	lsls	r3, r3, #1
 800f12a:	429a      	cmp	r2, r3
 800f12c:	d91e      	bls.n	800f16c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f12e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	4413      	add	r3, r2
 800f134:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f136:	69bb      	ldr	r3, [r7, #24]
 800f138:	f003 0307 	and.w	r3, r3, #7
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d009      	beq.n	800f154 <pvPortMalloc+0xf4>
 800f140:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f144:	f383 8811 	msr	BASEPRI, r3
 800f148:	f3bf 8f6f 	isb	sy
 800f14c:	f3bf 8f4f 	dsb	sy
 800f150:	613b      	str	r3, [r7, #16]
 800f152:	e7fe      	b.n	800f152 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f156:	685a      	ldr	r2, [r3, #4]
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	1ad2      	subs	r2, r2, r3
 800f15c:	69bb      	ldr	r3, [r7, #24]
 800f15e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f162:	687a      	ldr	r2, [r7, #4]
 800f164:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f166:	69b8      	ldr	r0, [r7, #24]
 800f168:	f000 f8f6 	bl	800f358 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f16c:	4b1a      	ldr	r3, [pc, #104]	; (800f1d8 <pvPortMalloc+0x178>)
 800f16e:	681a      	ldr	r2, [r3, #0]
 800f170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f172:	685b      	ldr	r3, [r3, #4]
 800f174:	1ad3      	subs	r3, r2, r3
 800f176:	4a18      	ldr	r2, [pc, #96]	; (800f1d8 <pvPortMalloc+0x178>)
 800f178:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f17a:	4b17      	ldr	r3, [pc, #92]	; (800f1d8 <pvPortMalloc+0x178>)
 800f17c:	681a      	ldr	r2, [r3, #0]
 800f17e:	4b18      	ldr	r3, [pc, #96]	; (800f1e0 <pvPortMalloc+0x180>)
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	429a      	cmp	r2, r3
 800f184:	d203      	bcs.n	800f18e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f186:	4b14      	ldr	r3, [pc, #80]	; (800f1d8 <pvPortMalloc+0x178>)
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	4a15      	ldr	r2, [pc, #84]	; (800f1e0 <pvPortMalloc+0x180>)
 800f18c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f18e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f190:	685a      	ldr	r2, [r3, #4]
 800f192:	4b10      	ldr	r3, [pc, #64]	; (800f1d4 <pvPortMalloc+0x174>)
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	431a      	orrs	r2, r3
 800f198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f19a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f19c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f19e:	2200      	movs	r2, #0
 800f1a0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f1a2:	f7ff fa17 	bl	800e5d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f1a6:	69fb      	ldr	r3, [r7, #28]
 800f1a8:	f003 0307 	and.w	r3, r3, #7
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d009      	beq.n	800f1c4 <pvPortMalloc+0x164>
 800f1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1b4:	f383 8811 	msr	BASEPRI, r3
 800f1b8:	f3bf 8f6f 	isb	sy
 800f1bc:	f3bf 8f4f 	dsb	sy
 800f1c0:	60fb      	str	r3, [r7, #12]
 800f1c2:	e7fe      	b.n	800f1c2 <pvPortMalloc+0x162>
	return pvReturn;
 800f1c4:	69fb      	ldr	r3, [r7, #28]
}
 800f1c6:	4618      	mov	r0, r3
 800f1c8:	3728      	adds	r7, #40	; 0x28
 800f1ca:	46bd      	mov	sp, r7
 800f1cc:	bd80      	pop	{r7, pc}
 800f1ce:	bf00      	nop
 800f1d0:	20004350 	.word	0x20004350
 800f1d4:	2000435c 	.word	0x2000435c
 800f1d8:	20004354 	.word	0x20004354
 800f1dc:	20004348 	.word	0x20004348
 800f1e0:	20004358 	.word	0x20004358

0800f1e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f1e4:	b580      	push	{r7, lr}
 800f1e6:	b086      	sub	sp, #24
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d046      	beq.n	800f284 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f1f6:	2308      	movs	r3, #8
 800f1f8:	425b      	negs	r3, r3
 800f1fa:	697a      	ldr	r2, [r7, #20]
 800f1fc:	4413      	add	r3, r2
 800f1fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f200:	697b      	ldr	r3, [r7, #20]
 800f202:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f204:	693b      	ldr	r3, [r7, #16]
 800f206:	685a      	ldr	r2, [r3, #4]
 800f208:	4b20      	ldr	r3, [pc, #128]	; (800f28c <vPortFree+0xa8>)
 800f20a:	681b      	ldr	r3, [r3, #0]
 800f20c:	4013      	ands	r3, r2
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d109      	bne.n	800f226 <vPortFree+0x42>
 800f212:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f216:	f383 8811 	msr	BASEPRI, r3
 800f21a:	f3bf 8f6f 	isb	sy
 800f21e:	f3bf 8f4f 	dsb	sy
 800f222:	60fb      	str	r3, [r7, #12]
 800f224:	e7fe      	b.n	800f224 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f226:	693b      	ldr	r3, [r7, #16]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d009      	beq.n	800f242 <vPortFree+0x5e>
 800f22e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f232:	f383 8811 	msr	BASEPRI, r3
 800f236:	f3bf 8f6f 	isb	sy
 800f23a:	f3bf 8f4f 	dsb	sy
 800f23e:	60bb      	str	r3, [r7, #8]
 800f240:	e7fe      	b.n	800f240 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f242:	693b      	ldr	r3, [r7, #16]
 800f244:	685a      	ldr	r2, [r3, #4]
 800f246:	4b11      	ldr	r3, [pc, #68]	; (800f28c <vPortFree+0xa8>)
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	4013      	ands	r3, r2
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d019      	beq.n	800f284 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f250:	693b      	ldr	r3, [r7, #16]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	2b00      	cmp	r3, #0
 800f256:	d115      	bne.n	800f284 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f258:	693b      	ldr	r3, [r7, #16]
 800f25a:	685a      	ldr	r2, [r3, #4]
 800f25c:	4b0b      	ldr	r3, [pc, #44]	; (800f28c <vPortFree+0xa8>)
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	43db      	mvns	r3, r3
 800f262:	401a      	ands	r2, r3
 800f264:	693b      	ldr	r3, [r7, #16]
 800f266:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f268:	f7ff f9a6 	bl	800e5b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f26c:	693b      	ldr	r3, [r7, #16]
 800f26e:	685a      	ldr	r2, [r3, #4]
 800f270:	4b07      	ldr	r3, [pc, #28]	; (800f290 <vPortFree+0xac>)
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	4413      	add	r3, r2
 800f276:	4a06      	ldr	r2, [pc, #24]	; (800f290 <vPortFree+0xac>)
 800f278:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f27a:	6938      	ldr	r0, [r7, #16]
 800f27c:	f000 f86c 	bl	800f358 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800f280:	f7ff f9a8 	bl	800e5d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f284:	bf00      	nop
 800f286:	3718      	adds	r7, #24
 800f288:	46bd      	mov	sp, r7
 800f28a:	bd80      	pop	{r7, pc}
 800f28c:	2000435c 	.word	0x2000435c
 800f290:	20004354 	.word	0x20004354

0800f294 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f294:	b480      	push	{r7}
 800f296:	b085      	sub	sp, #20
 800f298:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f29a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800f29e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f2a0:	4b27      	ldr	r3, [pc, #156]	; (800f340 <prvHeapInit+0xac>)
 800f2a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	f003 0307 	and.w	r3, r3, #7
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d00c      	beq.n	800f2c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	3307      	adds	r3, #7
 800f2b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	f023 0307 	bic.w	r3, r3, #7
 800f2ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f2bc:	68ba      	ldr	r2, [r7, #8]
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	1ad3      	subs	r3, r2, r3
 800f2c2:	4a1f      	ldr	r2, [pc, #124]	; (800f340 <prvHeapInit+0xac>)
 800f2c4:	4413      	add	r3, r2
 800f2c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f2cc:	4a1d      	ldr	r2, [pc, #116]	; (800f344 <prvHeapInit+0xb0>)
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f2d2:	4b1c      	ldr	r3, [pc, #112]	; (800f344 <prvHeapInit+0xb0>)
 800f2d4:	2200      	movs	r2, #0
 800f2d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	68ba      	ldr	r2, [r7, #8]
 800f2dc:	4413      	add	r3, r2
 800f2de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f2e0:	2208      	movs	r2, #8
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	1a9b      	subs	r3, r3, r2
 800f2e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	f023 0307 	bic.w	r3, r3, #7
 800f2ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	4a15      	ldr	r2, [pc, #84]	; (800f348 <prvHeapInit+0xb4>)
 800f2f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f2f6:	4b14      	ldr	r3, [pc, #80]	; (800f348 <prvHeapInit+0xb4>)
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f2fe:	4b12      	ldr	r3, [pc, #72]	; (800f348 <prvHeapInit+0xb4>)
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	2200      	movs	r2, #0
 800f304:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f30a:	683b      	ldr	r3, [r7, #0]
 800f30c:	68fa      	ldr	r2, [r7, #12]
 800f30e:	1ad2      	subs	r2, r2, r3
 800f310:	683b      	ldr	r3, [r7, #0]
 800f312:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f314:	4b0c      	ldr	r3, [pc, #48]	; (800f348 <prvHeapInit+0xb4>)
 800f316:	681a      	ldr	r2, [r3, #0]
 800f318:	683b      	ldr	r3, [r7, #0]
 800f31a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f31c:	683b      	ldr	r3, [r7, #0]
 800f31e:	685b      	ldr	r3, [r3, #4]
 800f320:	4a0a      	ldr	r2, [pc, #40]	; (800f34c <prvHeapInit+0xb8>)
 800f322:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f324:	683b      	ldr	r3, [r7, #0]
 800f326:	685b      	ldr	r3, [r3, #4]
 800f328:	4a09      	ldr	r2, [pc, #36]	; (800f350 <prvHeapInit+0xbc>)
 800f32a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f32c:	4b09      	ldr	r3, [pc, #36]	; (800f354 <prvHeapInit+0xc0>)
 800f32e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f332:	601a      	str	r2, [r3, #0]
}
 800f334:	bf00      	nop
 800f336:	3714      	adds	r7, #20
 800f338:	46bd      	mov	sp, r7
 800f33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f33e:	4770      	bx	lr
 800f340:	20000748 	.word	0x20000748
 800f344:	20004348 	.word	0x20004348
 800f348:	20004350 	.word	0x20004350
 800f34c:	20004358 	.word	0x20004358
 800f350:	20004354 	.word	0x20004354
 800f354:	2000435c 	.word	0x2000435c

0800f358 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f358:	b480      	push	{r7}
 800f35a:	b085      	sub	sp, #20
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f360:	4b28      	ldr	r3, [pc, #160]	; (800f404 <prvInsertBlockIntoFreeList+0xac>)
 800f362:	60fb      	str	r3, [r7, #12]
 800f364:	e002      	b.n	800f36c <prvInsertBlockIntoFreeList+0x14>
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	60fb      	str	r3, [r7, #12]
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	687a      	ldr	r2, [r7, #4]
 800f372:	429a      	cmp	r2, r3
 800f374:	d8f7      	bhi.n	800f366 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	685b      	ldr	r3, [r3, #4]
 800f37e:	68ba      	ldr	r2, [r7, #8]
 800f380:	4413      	add	r3, r2
 800f382:	687a      	ldr	r2, [r7, #4]
 800f384:	429a      	cmp	r2, r3
 800f386:	d108      	bne.n	800f39a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	685a      	ldr	r2, [r3, #4]
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	685b      	ldr	r3, [r3, #4]
 800f390:	441a      	add	r2, r3
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	685b      	ldr	r3, [r3, #4]
 800f3a2:	68ba      	ldr	r2, [r7, #8]
 800f3a4:	441a      	add	r2, r3
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	429a      	cmp	r2, r3
 800f3ac:	d118      	bne.n	800f3e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	681a      	ldr	r2, [r3, #0]
 800f3b2:	4b15      	ldr	r3, [pc, #84]	; (800f408 <prvInsertBlockIntoFreeList+0xb0>)
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	429a      	cmp	r2, r3
 800f3b8:	d00d      	beq.n	800f3d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	685a      	ldr	r2, [r3, #4]
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	685b      	ldr	r3, [r3, #4]
 800f3c4:	441a      	add	r2, r3
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	681a      	ldr	r2, [r3, #0]
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	601a      	str	r2, [r3, #0]
 800f3d4:	e008      	b.n	800f3e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f3d6:	4b0c      	ldr	r3, [pc, #48]	; (800f408 <prvInsertBlockIntoFreeList+0xb0>)
 800f3d8:	681a      	ldr	r2, [r3, #0]
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	601a      	str	r2, [r3, #0]
 800f3de:	e003      	b.n	800f3e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	681a      	ldr	r2, [r3, #0]
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f3e8:	68fa      	ldr	r2, [r7, #12]
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	429a      	cmp	r2, r3
 800f3ee:	d002      	beq.n	800f3f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	687a      	ldr	r2, [r7, #4]
 800f3f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f3f6:	bf00      	nop
 800f3f8:	3714      	adds	r7, #20
 800f3fa:	46bd      	mov	sp, r7
 800f3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f400:	4770      	bx	lr
 800f402:	bf00      	nop
 800f404:	20004348 	.word	0x20004348
 800f408:	20004350 	.word	0x20004350

0800f40c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800f40c:	b580      	push	{r7, lr}
 800f40e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800f410:	2200      	movs	r2, #0
 800f412:	4912      	ldr	r1, [pc, #72]	; (800f45c <MX_USB_DEVICE_Init+0x50>)
 800f414:	4812      	ldr	r0, [pc, #72]	; (800f460 <MX_USB_DEVICE_Init+0x54>)
 800f416:	f7fd fbcd 	bl	800cbb4 <USBD_Init>
 800f41a:	4603      	mov	r3, r0
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d001      	beq.n	800f424 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800f420:	f7f4 fd06 	bl	8003e30 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800f424:	490f      	ldr	r1, [pc, #60]	; (800f464 <MX_USB_DEVICE_Init+0x58>)
 800f426:	480e      	ldr	r0, [pc, #56]	; (800f460 <MX_USB_DEVICE_Init+0x54>)
 800f428:	f7fd fbfa 	bl	800cc20 <USBD_RegisterClass>
 800f42c:	4603      	mov	r3, r0
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d001      	beq.n	800f436 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800f432:	f7f4 fcfd 	bl	8003e30 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800f436:	490c      	ldr	r1, [pc, #48]	; (800f468 <MX_USB_DEVICE_Init+0x5c>)
 800f438:	4809      	ldr	r0, [pc, #36]	; (800f460 <MX_USB_DEVICE_Init+0x54>)
 800f43a:	f7fd fb1f 	bl	800ca7c <USBD_CDC_RegisterInterface>
 800f43e:	4603      	mov	r3, r0
 800f440:	2b00      	cmp	r3, #0
 800f442:	d001      	beq.n	800f448 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800f444:	f7f4 fcf4 	bl	8003e30 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800f448:	4805      	ldr	r0, [pc, #20]	; (800f460 <MX_USB_DEVICE_Init+0x54>)
 800f44a:	f7fd fc0a 	bl	800cc62 <USBD_Start>
 800f44e:	4603      	mov	r3, r0
 800f450:	2b00      	cmp	r3, #0
 800f452:	d001      	beq.n	800f458 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800f454:	f7f4 fcec 	bl	8003e30 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800f458:	bf00      	nop
 800f45a:	bd80      	pop	{r7, pc}
 800f45c:	20000158 	.word	0x20000158
 800f460:	20004a54 	.word	0x20004a54
 800f464:	20000034 	.word	0x20000034
 800f468:	20000144 	.word	0x20000144

0800f46c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800f46c:	b580      	push	{r7, lr}
 800f46e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800f470:	2200      	movs	r2, #0
 800f472:	4905      	ldr	r1, [pc, #20]	; (800f488 <CDC_Init_FS+0x1c>)
 800f474:	4805      	ldr	r0, [pc, #20]	; (800f48c <CDC_Init_FS+0x20>)
 800f476:	f7fd fb16 	bl	800caa6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800f47a:	4905      	ldr	r1, [pc, #20]	; (800f490 <CDC_Init_FS+0x24>)
 800f47c:	4803      	ldr	r0, [pc, #12]	; (800f48c <CDC_Init_FS+0x20>)
 800f47e:	f7fd fb2b 	bl	800cad8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800f482:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800f484:	4618      	mov	r0, r3
 800f486:	bd80      	pop	{r7, pc}
 800f488:	20005524 	.word	0x20005524
 800f48c:	20004a54 	.word	0x20004a54
 800f490:	20004d24 	.word	0x20004d24

0800f494 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800f494:	b480      	push	{r7}
 800f496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800f498:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800f49a:	4618      	mov	r0, r3
 800f49c:	46bd      	mov	sp, r7
 800f49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4a2:	4770      	bx	lr

0800f4a4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800f4a4:	b480      	push	{r7}
 800f4a6:	b083      	sub	sp, #12
 800f4a8:	af00      	add	r7, sp, #0
 800f4aa:	4603      	mov	r3, r0
 800f4ac:	6039      	str	r1, [r7, #0]
 800f4ae:	71fb      	strb	r3, [r7, #7]
 800f4b0:	4613      	mov	r3, r2
 800f4b2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800f4b4:	79fb      	ldrb	r3, [r7, #7]
 800f4b6:	2b23      	cmp	r3, #35	; 0x23
 800f4b8:	d85c      	bhi.n	800f574 <CDC_Control_FS+0xd0>
 800f4ba:	a201      	add	r2, pc, #4	; (adr r2, 800f4c0 <CDC_Control_FS+0x1c>)
 800f4bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4c0:	0800f575 	.word	0x0800f575
 800f4c4:	0800f575 	.word	0x0800f575
 800f4c8:	0800f575 	.word	0x0800f575
 800f4cc:	0800f575 	.word	0x0800f575
 800f4d0:	0800f575 	.word	0x0800f575
 800f4d4:	0800f575 	.word	0x0800f575
 800f4d8:	0800f575 	.word	0x0800f575
 800f4dc:	0800f575 	.word	0x0800f575
 800f4e0:	0800f575 	.word	0x0800f575
 800f4e4:	0800f575 	.word	0x0800f575
 800f4e8:	0800f575 	.word	0x0800f575
 800f4ec:	0800f575 	.word	0x0800f575
 800f4f0:	0800f575 	.word	0x0800f575
 800f4f4:	0800f575 	.word	0x0800f575
 800f4f8:	0800f575 	.word	0x0800f575
 800f4fc:	0800f575 	.word	0x0800f575
 800f500:	0800f575 	.word	0x0800f575
 800f504:	0800f575 	.word	0x0800f575
 800f508:	0800f575 	.word	0x0800f575
 800f50c:	0800f575 	.word	0x0800f575
 800f510:	0800f575 	.word	0x0800f575
 800f514:	0800f575 	.word	0x0800f575
 800f518:	0800f575 	.word	0x0800f575
 800f51c:	0800f575 	.word	0x0800f575
 800f520:	0800f575 	.word	0x0800f575
 800f524:	0800f575 	.word	0x0800f575
 800f528:	0800f575 	.word	0x0800f575
 800f52c:	0800f575 	.word	0x0800f575
 800f530:	0800f575 	.word	0x0800f575
 800f534:	0800f575 	.word	0x0800f575
 800f538:	0800f575 	.word	0x0800f575
 800f53c:	0800f575 	.word	0x0800f575
 800f540:	0800f551 	.word	0x0800f551
 800f544:	0800f563 	.word	0x0800f563
 800f548:	0800f575 	.word	0x0800f575
 800f54c:	0800f575 	.word	0x0800f575
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
        memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800f550:	4b0c      	ldr	r3, [pc, #48]	; (800f584 <CDC_Control_FS+0xe0>)
 800f552:	683a      	ldr	r2, [r7, #0]
 800f554:	6810      	ldr	r0, [r2, #0]
 800f556:	6018      	str	r0, [r3, #0]
 800f558:	8891      	ldrh	r1, [r2, #4]
 800f55a:	7992      	ldrb	r2, [r2, #6]
 800f55c:	8099      	strh	r1, [r3, #4]
 800f55e:	719a      	strb	r2, [r3, #6]
    break;
 800f560:	e009      	b.n	800f576 <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
        memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800f562:	683b      	ldr	r3, [r7, #0]
 800f564:	4a07      	ldr	r2, [pc, #28]	; (800f584 <CDC_Control_FS+0xe0>)
 800f566:	6810      	ldr	r0, [r2, #0]
 800f568:	6018      	str	r0, [r3, #0]
 800f56a:	8891      	ldrh	r1, [r2, #4]
 800f56c:	7992      	ldrb	r2, [r2, #6]
 800f56e:	8099      	strh	r1, [r3, #4]
 800f570:	719a      	strb	r2, [r3, #6]
    break;
 800f572:	e000      	b.n	800f576 <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800f574:	bf00      	nop
  }

  return (USBD_OK);
 800f576:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800f578:	4618      	mov	r0, r3
 800f57a:	370c      	adds	r7, #12
 800f57c:	46bd      	mov	sp, r7
 800f57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f582:	4770      	bx	lr
 800f584:	2000013c 	.word	0x2000013c

0800f588 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800f588:	b580      	push	{r7, lr}
 800f58a:	b082      	sub	sp, #8
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	6078      	str	r0, [r7, #4]
 800f590:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800f592:	6879      	ldr	r1, [r7, #4]
 800f594:	4805      	ldr	r0, [pc, #20]	; (800f5ac <CDC_Receive_FS+0x24>)
 800f596:	f7fd fa9f 	bl	800cad8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800f59a:	4804      	ldr	r0, [pc, #16]	; (800f5ac <CDC_Receive_FS+0x24>)
 800f59c:	f7fd fae0 	bl	800cb60 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800f5a0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800f5a2:	4618      	mov	r0, r3
 800f5a4:	3708      	adds	r7, #8
 800f5a6:	46bd      	mov	sp, r7
 800f5a8:	bd80      	pop	{r7, pc}
 800f5aa:	bf00      	nop
 800f5ac:	20004a54 	.word	0x20004a54

0800f5b0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800f5b0:	b580      	push	{r7, lr}
 800f5b2:	b084      	sub	sp, #16
 800f5b4:	af00      	add	r7, sp, #0
 800f5b6:	6078      	str	r0, [r7, #4]
 800f5b8:	460b      	mov	r3, r1
 800f5ba:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800f5bc:	2300      	movs	r3, #0
 800f5be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800f5c0:	4b0d      	ldr	r3, [pc, #52]	; (800f5f8 <CDC_Transmit_FS+0x48>)
 800f5c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f5c6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800f5c8:	68bb      	ldr	r3, [r7, #8]
 800f5ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d001      	beq.n	800f5d6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800f5d2:	2301      	movs	r3, #1
 800f5d4:	e00b      	b.n	800f5ee <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800f5d6:	887b      	ldrh	r3, [r7, #2]
 800f5d8:	461a      	mov	r2, r3
 800f5da:	6879      	ldr	r1, [r7, #4]
 800f5dc:	4806      	ldr	r0, [pc, #24]	; (800f5f8 <CDC_Transmit_FS+0x48>)
 800f5de:	f7fd fa62 	bl	800caa6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800f5e2:	4805      	ldr	r0, [pc, #20]	; (800f5f8 <CDC_Transmit_FS+0x48>)
 800f5e4:	f7fd fa8c 	bl	800cb00 <USBD_CDC_TransmitPacket>
 800f5e8:	4603      	mov	r3, r0
 800f5ea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800f5ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800f5ee:	4618      	mov	r0, r3
 800f5f0:	3710      	adds	r7, #16
 800f5f2:	46bd      	mov	sp, r7
 800f5f4:	bd80      	pop	{r7, pc}
 800f5f6:	bf00      	nop
 800f5f8:	20004a54 	.word	0x20004a54

0800f5fc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800f5fc:	b480      	push	{r7}
 800f5fe:	b087      	sub	sp, #28
 800f600:	af00      	add	r7, sp, #0
 800f602:	60f8      	str	r0, [r7, #12]
 800f604:	60b9      	str	r1, [r7, #8]
 800f606:	4613      	mov	r3, r2
 800f608:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800f60a:	2300      	movs	r3, #0
 800f60c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800f60e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f612:	4618      	mov	r0, r3
 800f614:	371c      	adds	r7, #28
 800f616:	46bd      	mov	sp, r7
 800f618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f61c:	4770      	bx	lr
	...

0800f620 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f620:	b480      	push	{r7}
 800f622:	b083      	sub	sp, #12
 800f624:	af00      	add	r7, sp, #0
 800f626:	4603      	mov	r3, r0
 800f628:	6039      	str	r1, [r7, #0]
 800f62a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800f62c:	683b      	ldr	r3, [r7, #0]
 800f62e:	2212      	movs	r2, #18
 800f630:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800f632:	4b03      	ldr	r3, [pc, #12]	; (800f640 <USBD_FS_DeviceDescriptor+0x20>)
}
 800f634:	4618      	mov	r0, r3
 800f636:	370c      	adds	r7, #12
 800f638:	46bd      	mov	sp, r7
 800f63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63e:	4770      	bx	lr
 800f640:	20000178 	.word	0x20000178

0800f644 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f644:	b480      	push	{r7}
 800f646:	b083      	sub	sp, #12
 800f648:	af00      	add	r7, sp, #0
 800f64a:	4603      	mov	r3, r0
 800f64c:	6039      	str	r1, [r7, #0]
 800f64e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f650:	683b      	ldr	r3, [r7, #0]
 800f652:	2204      	movs	r2, #4
 800f654:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f656:	4b03      	ldr	r3, [pc, #12]	; (800f664 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800f658:	4618      	mov	r0, r3
 800f65a:	370c      	adds	r7, #12
 800f65c:	46bd      	mov	sp, r7
 800f65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f662:	4770      	bx	lr
 800f664:	20000198 	.word	0x20000198

0800f668 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f668:	b580      	push	{r7, lr}
 800f66a:	b082      	sub	sp, #8
 800f66c:	af00      	add	r7, sp, #0
 800f66e:	4603      	mov	r3, r0
 800f670:	6039      	str	r1, [r7, #0]
 800f672:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f674:	79fb      	ldrb	r3, [r7, #7]
 800f676:	2b00      	cmp	r3, #0
 800f678:	d105      	bne.n	800f686 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f67a:	683a      	ldr	r2, [r7, #0]
 800f67c:	4907      	ldr	r1, [pc, #28]	; (800f69c <USBD_FS_ProductStrDescriptor+0x34>)
 800f67e:	4808      	ldr	r0, [pc, #32]	; (800f6a0 <USBD_FS_ProductStrDescriptor+0x38>)
 800f680:	f7fe fae7 	bl	800dc52 <USBD_GetString>
 800f684:	e004      	b.n	800f690 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f686:	683a      	ldr	r2, [r7, #0]
 800f688:	4904      	ldr	r1, [pc, #16]	; (800f69c <USBD_FS_ProductStrDescriptor+0x34>)
 800f68a:	4805      	ldr	r0, [pc, #20]	; (800f6a0 <USBD_FS_ProductStrDescriptor+0x38>)
 800f68c:	f7fe fae1 	bl	800dc52 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f690:	4b02      	ldr	r3, [pc, #8]	; (800f69c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800f692:	4618      	mov	r0, r3
 800f694:	3708      	adds	r7, #8
 800f696:	46bd      	mov	sp, r7
 800f698:	bd80      	pop	{r7, pc}
 800f69a:	bf00      	nop
 800f69c:	20005d24 	.word	0x20005d24
 800f6a0:	08014cf8 	.word	0x08014cf8

0800f6a4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b082      	sub	sp, #8
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	4603      	mov	r3, r0
 800f6ac:	6039      	str	r1, [r7, #0]
 800f6ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f6b0:	683a      	ldr	r2, [r7, #0]
 800f6b2:	4904      	ldr	r1, [pc, #16]	; (800f6c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800f6b4:	4804      	ldr	r0, [pc, #16]	; (800f6c8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800f6b6:	f7fe facc 	bl	800dc52 <USBD_GetString>
  return USBD_StrDesc;
 800f6ba:	4b02      	ldr	r3, [pc, #8]	; (800f6c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800f6bc:	4618      	mov	r0, r3
 800f6be:	3708      	adds	r7, #8
 800f6c0:	46bd      	mov	sp, r7
 800f6c2:	bd80      	pop	{r7, pc}
 800f6c4:	20005d24 	.word	0x20005d24
 800f6c8:	08014d10 	.word	0x08014d10

0800f6cc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f6cc:	b580      	push	{r7, lr}
 800f6ce:	b082      	sub	sp, #8
 800f6d0:	af00      	add	r7, sp, #0
 800f6d2:	4603      	mov	r3, r0
 800f6d4:	6039      	str	r1, [r7, #0]
 800f6d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f6d8:	683b      	ldr	r3, [r7, #0]
 800f6da:	221a      	movs	r2, #26
 800f6dc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f6de:	f000 f855 	bl	800f78c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800f6e2:	4b02      	ldr	r3, [pc, #8]	; (800f6ec <USBD_FS_SerialStrDescriptor+0x20>)
}
 800f6e4:	4618      	mov	r0, r3
 800f6e6:	3708      	adds	r7, #8
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	bd80      	pop	{r7, pc}
 800f6ec:	2000019c 	.word	0x2000019c

0800f6f0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f6f0:	b580      	push	{r7, lr}
 800f6f2:	b082      	sub	sp, #8
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	6039      	str	r1, [r7, #0]
 800f6fa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f6fc:	79fb      	ldrb	r3, [r7, #7]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d105      	bne.n	800f70e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f702:	683a      	ldr	r2, [r7, #0]
 800f704:	4907      	ldr	r1, [pc, #28]	; (800f724 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f706:	4808      	ldr	r0, [pc, #32]	; (800f728 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f708:	f7fe faa3 	bl	800dc52 <USBD_GetString>
 800f70c:	e004      	b.n	800f718 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f70e:	683a      	ldr	r2, [r7, #0]
 800f710:	4904      	ldr	r1, [pc, #16]	; (800f724 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f712:	4805      	ldr	r0, [pc, #20]	; (800f728 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f714:	f7fe fa9d 	bl	800dc52 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f718:	4b02      	ldr	r3, [pc, #8]	; (800f724 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800f71a:	4618      	mov	r0, r3
 800f71c:	3708      	adds	r7, #8
 800f71e:	46bd      	mov	sp, r7
 800f720:	bd80      	pop	{r7, pc}
 800f722:	bf00      	nop
 800f724:	20005d24 	.word	0x20005d24
 800f728:	08014d24 	.word	0x08014d24

0800f72c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f72c:	b580      	push	{r7, lr}
 800f72e:	b082      	sub	sp, #8
 800f730:	af00      	add	r7, sp, #0
 800f732:	4603      	mov	r3, r0
 800f734:	6039      	str	r1, [r7, #0]
 800f736:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f738:	79fb      	ldrb	r3, [r7, #7]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d105      	bne.n	800f74a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f73e:	683a      	ldr	r2, [r7, #0]
 800f740:	4907      	ldr	r1, [pc, #28]	; (800f760 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f742:	4808      	ldr	r0, [pc, #32]	; (800f764 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f744:	f7fe fa85 	bl	800dc52 <USBD_GetString>
 800f748:	e004      	b.n	800f754 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f74a:	683a      	ldr	r2, [r7, #0]
 800f74c:	4904      	ldr	r1, [pc, #16]	; (800f760 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f74e:	4805      	ldr	r0, [pc, #20]	; (800f764 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f750:	f7fe fa7f 	bl	800dc52 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f754:	4b02      	ldr	r3, [pc, #8]	; (800f760 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800f756:	4618      	mov	r0, r3
 800f758:	3708      	adds	r7, #8
 800f75a:	46bd      	mov	sp, r7
 800f75c:	bd80      	pop	{r7, pc}
 800f75e:	bf00      	nop
 800f760:	20005d24 	.word	0x20005d24
 800f764:	08014d30 	.word	0x08014d30

0800f768 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f768:	b480      	push	{r7}
 800f76a:	b083      	sub	sp, #12
 800f76c:	af00      	add	r7, sp, #0
 800f76e:	4603      	mov	r3, r0
 800f770:	6039      	str	r1, [r7, #0]
 800f772:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800f774:	683b      	ldr	r3, [r7, #0]
 800f776:	220c      	movs	r2, #12
 800f778:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800f77a:	4b03      	ldr	r3, [pc, #12]	; (800f788 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800f77c:	4618      	mov	r0, r3
 800f77e:	370c      	adds	r7, #12
 800f780:	46bd      	mov	sp, r7
 800f782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f786:	4770      	bx	lr
 800f788:	2000018c 	.word	0x2000018c

0800f78c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b084      	sub	sp, #16
 800f790:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f792:	4b0f      	ldr	r3, [pc, #60]	; (800f7d0 <Get_SerialNum+0x44>)
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f798:	4b0e      	ldr	r3, [pc, #56]	; (800f7d4 <Get_SerialNum+0x48>)
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f79e:	4b0e      	ldr	r3, [pc, #56]	; (800f7d8 <Get_SerialNum+0x4c>)
 800f7a0:	681b      	ldr	r3, [r3, #0]
 800f7a2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f7a4:	68fa      	ldr	r2, [r7, #12]
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	4413      	add	r3, r2
 800f7aa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f7ac:	68fb      	ldr	r3, [r7, #12]
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d009      	beq.n	800f7c6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f7b2:	2208      	movs	r2, #8
 800f7b4:	4909      	ldr	r1, [pc, #36]	; (800f7dc <Get_SerialNum+0x50>)
 800f7b6:	68f8      	ldr	r0, [r7, #12]
 800f7b8:	f000 f814 	bl	800f7e4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f7bc:	2204      	movs	r2, #4
 800f7be:	4908      	ldr	r1, [pc, #32]	; (800f7e0 <Get_SerialNum+0x54>)
 800f7c0:	68b8      	ldr	r0, [r7, #8]
 800f7c2:	f000 f80f 	bl	800f7e4 <IntToUnicode>
  }
}
 800f7c6:	bf00      	nop
 800f7c8:	3710      	adds	r7, #16
 800f7ca:	46bd      	mov	sp, r7
 800f7cc:	bd80      	pop	{r7, pc}
 800f7ce:	bf00      	nop
 800f7d0:	1fff7a10 	.word	0x1fff7a10
 800f7d4:	1fff7a14 	.word	0x1fff7a14
 800f7d8:	1fff7a18 	.word	0x1fff7a18
 800f7dc:	2000019e 	.word	0x2000019e
 800f7e0:	200001ae 	.word	0x200001ae

0800f7e4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f7e4:	b480      	push	{r7}
 800f7e6:	b087      	sub	sp, #28
 800f7e8:	af00      	add	r7, sp, #0
 800f7ea:	60f8      	str	r0, [r7, #12]
 800f7ec:	60b9      	str	r1, [r7, #8]
 800f7ee:	4613      	mov	r3, r2
 800f7f0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f7f2:	2300      	movs	r3, #0
 800f7f4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f7f6:	2300      	movs	r3, #0
 800f7f8:	75fb      	strb	r3, [r7, #23]
 800f7fa:	e027      	b.n	800f84c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f7fc:	68fb      	ldr	r3, [r7, #12]
 800f7fe:	0f1b      	lsrs	r3, r3, #28
 800f800:	2b09      	cmp	r3, #9
 800f802:	d80b      	bhi.n	800f81c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	0f1b      	lsrs	r3, r3, #28
 800f808:	b2da      	uxtb	r2, r3
 800f80a:	7dfb      	ldrb	r3, [r7, #23]
 800f80c:	005b      	lsls	r3, r3, #1
 800f80e:	4619      	mov	r1, r3
 800f810:	68bb      	ldr	r3, [r7, #8]
 800f812:	440b      	add	r3, r1
 800f814:	3230      	adds	r2, #48	; 0x30
 800f816:	b2d2      	uxtb	r2, r2
 800f818:	701a      	strb	r2, [r3, #0]
 800f81a:	e00a      	b.n	800f832 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	0f1b      	lsrs	r3, r3, #28
 800f820:	b2da      	uxtb	r2, r3
 800f822:	7dfb      	ldrb	r3, [r7, #23]
 800f824:	005b      	lsls	r3, r3, #1
 800f826:	4619      	mov	r1, r3
 800f828:	68bb      	ldr	r3, [r7, #8]
 800f82a:	440b      	add	r3, r1
 800f82c:	3237      	adds	r2, #55	; 0x37
 800f82e:	b2d2      	uxtb	r2, r2
 800f830:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	011b      	lsls	r3, r3, #4
 800f836:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f838:	7dfb      	ldrb	r3, [r7, #23]
 800f83a:	005b      	lsls	r3, r3, #1
 800f83c:	3301      	adds	r3, #1
 800f83e:	68ba      	ldr	r2, [r7, #8]
 800f840:	4413      	add	r3, r2
 800f842:	2200      	movs	r2, #0
 800f844:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f846:	7dfb      	ldrb	r3, [r7, #23]
 800f848:	3301      	adds	r3, #1
 800f84a:	75fb      	strb	r3, [r7, #23]
 800f84c:	7dfa      	ldrb	r2, [r7, #23]
 800f84e:	79fb      	ldrb	r3, [r7, #7]
 800f850:	429a      	cmp	r2, r3
 800f852:	d3d3      	bcc.n	800f7fc <IntToUnicode+0x18>
  }
}
 800f854:	bf00      	nop
 800f856:	371c      	adds	r7, #28
 800f858:	46bd      	mov	sp, r7
 800f85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f85e:	4770      	bx	lr

0800f860 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800f860:	b580      	push	{r7, lr}
 800f862:	b08a      	sub	sp, #40	; 0x28
 800f864:	af00      	add	r7, sp, #0
 800f866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f868:	f107 0314 	add.w	r3, r7, #20
 800f86c:	2200      	movs	r2, #0
 800f86e:	601a      	str	r2, [r3, #0]
 800f870:	605a      	str	r2, [r3, #4]
 800f872:	609a      	str	r2, [r3, #8]
 800f874:	60da      	str	r2, [r3, #12]
 800f876:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f880:	d13a      	bne.n	800f8f8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f882:	2300      	movs	r3, #0
 800f884:	613b      	str	r3, [r7, #16]
 800f886:	4b1e      	ldr	r3, [pc, #120]	; (800f900 <HAL_PCD_MspInit+0xa0>)
 800f888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f88a:	4a1d      	ldr	r2, [pc, #116]	; (800f900 <HAL_PCD_MspInit+0xa0>)
 800f88c:	f043 0301 	orr.w	r3, r3, #1
 800f890:	6313      	str	r3, [r2, #48]	; 0x30
 800f892:	4b1b      	ldr	r3, [pc, #108]	; (800f900 <HAL_PCD_MspInit+0xa0>)
 800f894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f896:	f003 0301 	and.w	r3, r3, #1
 800f89a:	613b      	str	r3, [r7, #16]
 800f89c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f89e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800f8a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f8a4:	2302      	movs	r3, #2
 800f8a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f8a8:	2300      	movs	r3, #0
 800f8aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f8ac:	2303      	movs	r3, #3
 800f8ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f8b0:	230a      	movs	r3, #10
 800f8b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f8b4:	f107 0314 	add.w	r3, r7, #20
 800f8b8:	4619      	mov	r1, r3
 800f8ba:	4812      	ldr	r0, [pc, #72]	; (800f904 <HAL_PCD_MspInit+0xa4>)
 800f8bc:	f7f5 fda2 	bl	8005404 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f8c0:	4b0f      	ldr	r3, [pc, #60]	; (800f900 <HAL_PCD_MspInit+0xa0>)
 800f8c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f8c4:	4a0e      	ldr	r2, [pc, #56]	; (800f900 <HAL_PCD_MspInit+0xa0>)
 800f8c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f8ca:	6353      	str	r3, [r2, #52]	; 0x34
 800f8cc:	2300      	movs	r3, #0
 800f8ce:	60fb      	str	r3, [r7, #12]
 800f8d0:	4b0b      	ldr	r3, [pc, #44]	; (800f900 <HAL_PCD_MspInit+0xa0>)
 800f8d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f8d4:	4a0a      	ldr	r2, [pc, #40]	; (800f900 <HAL_PCD_MspInit+0xa0>)
 800f8d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f8da:	6453      	str	r3, [r2, #68]	; 0x44
 800f8dc:	4b08      	ldr	r3, [pc, #32]	; (800f900 <HAL_PCD_MspInit+0xa0>)
 800f8de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f8e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f8e4:	60fb      	str	r3, [r7, #12]
 800f8e6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800f8e8:	2200      	movs	r2, #0
 800f8ea:	2105      	movs	r1, #5
 800f8ec:	2043      	movs	r0, #67	; 0x43
 800f8ee:	f7f5 fd5f 	bl	80053b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f8f2:	2043      	movs	r0, #67	; 0x43
 800f8f4:	f7f5 fd78 	bl	80053e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f8f8:	bf00      	nop
 800f8fa:	3728      	adds	r7, #40	; 0x28
 800f8fc:	46bd      	mov	sp, r7
 800f8fe:	bd80      	pop	{r7, pc}
 800f900:	40023800 	.word	0x40023800
 800f904:	40020000 	.word	0x40020000

0800f908 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f908:	b580      	push	{r7, lr}
 800f90a:	b082      	sub	sp, #8
 800f90c:	af00      	add	r7, sp, #0
 800f90e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800f91c:	4619      	mov	r1, r3
 800f91e:	4610      	mov	r0, r2
 800f920:	f7fd f9ea 	bl	800ccf8 <USBD_LL_SetupStage>
}
 800f924:	bf00      	nop
 800f926:	3708      	adds	r7, #8
 800f928:	46bd      	mov	sp, r7
 800f92a:	bd80      	pop	{r7, pc}

0800f92c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f92c:	b580      	push	{r7, lr}
 800f92e:	b082      	sub	sp, #8
 800f930:	af00      	add	r7, sp, #0
 800f932:	6078      	str	r0, [r7, #4]
 800f934:	460b      	mov	r3, r1
 800f936:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800f93e:	78fa      	ldrb	r2, [r7, #3]
 800f940:	6879      	ldr	r1, [r7, #4]
 800f942:	4613      	mov	r3, r2
 800f944:	00db      	lsls	r3, r3, #3
 800f946:	1a9b      	subs	r3, r3, r2
 800f948:	009b      	lsls	r3, r3, #2
 800f94a:	440b      	add	r3, r1
 800f94c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800f950:	681a      	ldr	r2, [r3, #0]
 800f952:	78fb      	ldrb	r3, [r7, #3]
 800f954:	4619      	mov	r1, r3
 800f956:	f7fd fa22 	bl	800cd9e <USBD_LL_DataOutStage>
}
 800f95a:	bf00      	nop
 800f95c:	3708      	adds	r7, #8
 800f95e:	46bd      	mov	sp, r7
 800f960:	bd80      	pop	{r7, pc}

0800f962 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f962:	b580      	push	{r7, lr}
 800f964:	b082      	sub	sp, #8
 800f966:	af00      	add	r7, sp, #0
 800f968:	6078      	str	r0, [r7, #4]
 800f96a:	460b      	mov	r3, r1
 800f96c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800f974:	78fa      	ldrb	r2, [r7, #3]
 800f976:	6879      	ldr	r1, [r7, #4]
 800f978:	4613      	mov	r3, r2
 800f97a:	00db      	lsls	r3, r3, #3
 800f97c:	1a9b      	subs	r3, r3, r2
 800f97e:	009b      	lsls	r3, r3, #2
 800f980:	440b      	add	r3, r1
 800f982:	3348      	adds	r3, #72	; 0x48
 800f984:	681a      	ldr	r2, [r3, #0]
 800f986:	78fb      	ldrb	r3, [r7, #3]
 800f988:	4619      	mov	r1, r3
 800f98a:	f7fd fa6b 	bl	800ce64 <USBD_LL_DataInStage>
}
 800f98e:	bf00      	nop
 800f990:	3708      	adds	r7, #8
 800f992:	46bd      	mov	sp, r7
 800f994:	bd80      	pop	{r7, pc}

0800f996 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f996:	b580      	push	{r7, lr}
 800f998:	b082      	sub	sp, #8
 800f99a:	af00      	add	r7, sp, #0
 800f99c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f9a4:	4618      	mov	r0, r3
 800f9a6:	f7fd fb6f 	bl	800d088 <USBD_LL_SOF>
}
 800f9aa:	bf00      	nop
 800f9ac:	3708      	adds	r7, #8
 800f9ae:	46bd      	mov	sp, r7
 800f9b0:	bd80      	pop	{r7, pc}

0800f9b2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f9b2:	b580      	push	{r7, lr}
 800f9b4:	b084      	sub	sp, #16
 800f9b6:	af00      	add	r7, sp, #0
 800f9b8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f9ba:	2301      	movs	r3, #1
 800f9bc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	68db      	ldr	r3, [r3, #12]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d102      	bne.n	800f9cc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800f9c6:	2300      	movs	r3, #0
 800f9c8:	73fb      	strb	r3, [r7, #15]
 800f9ca:	e008      	b.n	800f9de <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	68db      	ldr	r3, [r3, #12]
 800f9d0:	2b02      	cmp	r3, #2
 800f9d2:	d102      	bne.n	800f9da <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800f9d4:	2301      	movs	r3, #1
 800f9d6:	73fb      	strb	r3, [r7, #15]
 800f9d8:	e001      	b.n	800f9de <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800f9da:	f7f4 fa29 	bl	8003e30 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f9e4:	7bfa      	ldrb	r2, [r7, #15]
 800f9e6:	4611      	mov	r1, r2
 800f9e8:	4618      	mov	r0, r3
 800f9ea:	f7fd fb12 	bl	800d012 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f9f4:	4618      	mov	r0, r3
 800f9f6:	f7fd facb 	bl	800cf90 <USBD_LL_Reset>
}
 800f9fa:	bf00      	nop
 800f9fc:	3710      	adds	r7, #16
 800f9fe:	46bd      	mov	sp, r7
 800fa00:	bd80      	pop	{r7, pc}
	...

0800fa04 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fa04:	b580      	push	{r7, lr}
 800fa06:	b082      	sub	sp, #8
 800fa08:	af00      	add	r7, sp, #0
 800fa0a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800fa12:	4618      	mov	r0, r3
 800fa14:	f7fd fb0d 	bl	800d032 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	687a      	ldr	r2, [r7, #4]
 800fa24:	6812      	ldr	r2, [r2, #0]
 800fa26:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800fa2a:	f043 0301 	orr.w	r3, r3, #1
 800fa2e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	6a1b      	ldr	r3, [r3, #32]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d005      	beq.n	800fa44 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fa38:	4b04      	ldr	r3, [pc, #16]	; (800fa4c <HAL_PCD_SuspendCallback+0x48>)
 800fa3a:	691b      	ldr	r3, [r3, #16]
 800fa3c:	4a03      	ldr	r2, [pc, #12]	; (800fa4c <HAL_PCD_SuspendCallback+0x48>)
 800fa3e:	f043 0306 	orr.w	r3, r3, #6
 800fa42:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800fa44:	bf00      	nop
 800fa46:	3708      	adds	r7, #8
 800fa48:	46bd      	mov	sp, r7
 800fa4a:	bd80      	pop	{r7, pc}
 800fa4c:	e000ed00 	.word	0xe000ed00

0800fa50 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b082      	sub	sp, #8
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800fa5e:	4618      	mov	r0, r3
 800fa60:	f7fd fafc 	bl	800d05c <USBD_LL_Resume>
}
 800fa64:	bf00      	nop
 800fa66:	3708      	adds	r7, #8
 800fa68:	46bd      	mov	sp, r7
 800fa6a:	bd80      	pop	{r7, pc}

0800fa6c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fa6c:	b580      	push	{r7, lr}
 800fa6e:	b082      	sub	sp, #8
 800fa70:	af00      	add	r7, sp, #0
 800fa72:	6078      	str	r0, [r7, #4]
 800fa74:	460b      	mov	r3, r1
 800fa76:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800fa7e:	78fa      	ldrb	r2, [r7, #3]
 800fa80:	4611      	mov	r1, r2
 800fa82:	4618      	mov	r0, r3
 800fa84:	f7fd fb27 	bl	800d0d6 <USBD_LL_IsoOUTIncomplete>
}
 800fa88:	bf00      	nop
 800fa8a:	3708      	adds	r7, #8
 800fa8c:	46bd      	mov	sp, r7
 800fa8e:	bd80      	pop	{r7, pc}

0800fa90 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fa90:	b580      	push	{r7, lr}
 800fa92:	b082      	sub	sp, #8
 800fa94:	af00      	add	r7, sp, #0
 800fa96:	6078      	str	r0, [r7, #4]
 800fa98:	460b      	mov	r3, r1
 800fa9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800faa2:	78fa      	ldrb	r2, [r7, #3]
 800faa4:	4611      	mov	r1, r2
 800faa6:	4618      	mov	r0, r3
 800faa8:	f7fd fb08 	bl	800d0bc <USBD_LL_IsoINIncomplete>
}
 800faac:	bf00      	nop
 800faae:	3708      	adds	r7, #8
 800fab0:	46bd      	mov	sp, r7
 800fab2:	bd80      	pop	{r7, pc}

0800fab4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fab4:	b580      	push	{r7, lr}
 800fab6:	b082      	sub	sp, #8
 800fab8:	af00      	add	r7, sp, #0
 800faba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800fac2:	4618      	mov	r0, r3
 800fac4:	f7fd fb14 	bl	800d0f0 <USBD_LL_DevConnected>
}
 800fac8:	bf00      	nop
 800faca:	3708      	adds	r7, #8
 800facc:	46bd      	mov	sp, r7
 800face:	bd80      	pop	{r7, pc}

0800fad0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fad0:	b580      	push	{r7, lr}
 800fad2:	b082      	sub	sp, #8
 800fad4:	af00      	add	r7, sp, #0
 800fad6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800fade:	4618      	mov	r0, r3
 800fae0:	f7fd fb11 	bl	800d106 <USBD_LL_DevDisconnected>
}
 800fae4:	bf00      	nop
 800fae6:	3708      	adds	r7, #8
 800fae8:	46bd      	mov	sp, r7
 800faea:	bd80      	pop	{r7, pc}

0800faec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b082      	sub	sp, #8
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	781b      	ldrb	r3, [r3, #0]
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	d13c      	bne.n	800fb76 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800fafc:	4a20      	ldr	r2, [pc, #128]	; (800fb80 <USBD_LL_Init+0x94>)
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	4a1e      	ldr	r2, [pc, #120]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb08:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800fb0c:	4b1c      	ldr	r3, [pc, #112]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb0e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800fb12:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800fb14:	4b1a      	ldr	r3, [pc, #104]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb16:	2206      	movs	r2, #6
 800fb18:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800fb1a:	4b19      	ldr	r3, [pc, #100]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb1c:	2202      	movs	r2, #2
 800fb1e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800fb20:	4b17      	ldr	r3, [pc, #92]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb22:	2200      	movs	r2, #0
 800fb24:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800fb26:	4b16      	ldr	r3, [pc, #88]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb28:	2202      	movs	r2, #2
 800fb2a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800fb2c:	4b14      	ldr	r3, [pc, #80]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb2e:	2200      	movs	r2, #0
 800fb30:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800fb32:	4b13      	ldr	r3, [pc, #76]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb34:	2200      	movs	r2, #0
 800fb36:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800fb38:	4b11      	ldr	r3, [pc, #68]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb3a:	2200      	movs	r2, #0
 800fb3c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800fb3e:	4b10      	ldr	r3, [pc, #64]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb40:	2200      	movs	r2, #0
 800fb42:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800fb44:	4b0e      	ldr	r3, [pc, #56]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb46:	2200      	movs	r2, #0
 800fb48:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800fb4a:	480d      	ldr	r0, [pc, #52]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb4c:	f7f6 fdd1 	bl	80066f2 <HAL_PCD_Init>
 800fb50:	4603      	mov	r3, r0
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d001      	beq.n	800fb5a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800fb56:	f7f4 f96b 	bl	8003e30 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800fb5a:	2180      	movs	r1, #128	; 0x80
 800fb5c:	4808      	ldr	r0, [pc, #32]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb5e:	f7f7 ff62 	bl	8007a26 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800fb62:	2240      	movs	r2, #64	; 0x40
 800fb64:	2100      	movs	r1, #0
 800fb66:	4806      	ldr	r0, [pc, #24]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb68:	f7f7 ff16 	bl	8007998 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800fb6c:	2280      	movs	r2, #128	; 0x80
 800fb6e:	2101      	movs	r1, #1
 800fb70:	4803      	ldr	r0, [pc, #12]	; (800fb80 <USBD_LL_Init+0x94>)
 800fb72:	f7f7 ff11 	bl	8007998 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800fb76:	2300      	movs	r3, #0
}
 800fb78:	4618      	mov	r0, r3
 800fb7a:	3708      	adds	r7, #8
 800fb7c:	46bd      	mov	sp, r7
 800fb7e:	bd80      	pop	{r7, pc}
 800fb80:	20005f24 	.word	0x20005f24

0800fb84 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800fb84:	b580      	push	{r7, lr}
 800fb86:	b084      	sub	sp, #16
 800fb88:	af00      	add	r7, sp, #0
 800fb8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fb8c:	2300      	movs	r3, #0
 800fb8e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fb90:	2300      	movs	r3, #0
 800fb92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800fb9a:	4618      	mov	r0, r3
 800fb9c:	f7f6 fecd 	bl	800693a <HAL_PCD_Start>
 800fba0:	4603      	mov	r3, r0
 800fba2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fba4:	7bfb      	ldrb	r3, [r7, #15]
 800fba6:	4618      	mov	r0, r3
 800fba8:	f000 f978 	bl	800fe9c <USBD_Get_USB_Status>
 800fbac:	4603      	mov	r3, r0
 800fbae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fbb0:	7bbb      	ldrb	r3, [r7, #14]
}
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	3710      	adds	r7, #16
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	bd80      	pop	{r7, pc}

0800fbba <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800fbba:	b580      	push	{r7, lr}
 800fbbc:	b084      	sub	sp, #16
 800fbbe:	af00      	add	r7, sp, #0
 800fbc0:	6078      	str	r0, [r7, #4]
 800fbc2:	4608      	mov	r0, r1
 800fbc4:	4611      	mov	r1, r2
 800fbc6:	461a      	mov	r2, r3
 800fbc8:	4603      	mov	r3, r0
 800fbca:	70fb      	strb	r3, [r7, #3]
 800fbcc:	460b      	mov	r3, r1
 800fbce:	70bb      	strb	r3, [r7, #2]
 800fbd0:	4613      	mov	r3, r2
 800fbd2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fbd4:	2300      	movs	r3, #0
 800fbd6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fbd8:	2300      	movs	r3, #0
 800fbda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800fbe2:	78bb      	ldrb	r3, [r7, #2]
 800fbe4:	883a      	ldrh	r2, [r7, #0]
 800fbe6:	78f9      	ldrb	r1, [r7, #3]
 800fbe8:	f7f7 fade 	bl	80071a8 <HAL_PCD_EP_Open>
 800fbec:	4603      	mov	r3, r0
 800fbee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fbf0:	7bfb      	ldrb	r3, [r7, #15]
 800fbf2:	4618      	mov	r0, r3
 800fbf4:	f000 f952 	bl	800fe9c <USBD_Get_USB_Status>
 800fbf8:	4603      	mov	r3, r0
 800fbfa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fbfc:	7bbb      	ldrb	r3, [r7, #14]
}
 800fbfe:	4618      	mov	r0, r3
 800fc00:	3710      	adds	r7, #16
 800fc02:	46bd      	mov	sp, r7
 800fc04:	bd80      	pop	{r7, pc}

0800fc06 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fc06:	b580      	push	{r7, lr}
 800fc08:	b084      	sub	sp, #16
 800fc0a:	af00      	add	r7, sp, #0
 800fc0c:	6078      	str	r0, [r7, #4]
 800fc0e:	460b      	mov	r3, r1
 800fc10:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fc12:	2300      	movs	r3, #0
 800fc14:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fc16:	2300      	movs	r3, #0
 800fc18:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800fc20:	78fa      	ldrb	r2, [r7, #3]
 800fc22:	4611      	mov	r1, r2
 800fc24:	4618      	mov	r0, r3
 800fc26:	f7f7 fb27 	bl	8007278 <HAL_PCD_EP_Close>
 800fc2a:	4603      	mov	r3, r0
 800fc2c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fc2e:	7bfb      	ldrb	r3, [r7, #15]
 800fc30:	4618      	mov	r0, r3
 800fc32:	f000 f933 	bl	800fe9c <USBD_Get_USB_Status>
 800fc36:	4603      	mov	r3, r0
 800fc38:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fc3a:	7bbb      	ldrb	r3, [r7, #14]
}
 800fc3c:	4618      	mov	r0, r3
 800fc3e:	3710      	adds	r7, #16
 800fc40:	46bd      	mov	sp, r7
 800fc42:	bd80      	pop	{r7, pc}

0800fc44 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b084      	sub	sp, #16
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
 800fc4c:	460b      	mov	r3, r1
 800fc4e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fc50:	2300      	movs	r3, #0
 800fc52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fc54:	2300      	movs	r3, #0
 800fc56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800fc5e:	78fa      	ldrb	r2, [r7, #3]
 800fc60:	4611      	mov	r1, r2
 800fc62:	4618      	mov	r0, r3
 800fc64:	f7f7 fbff 	bl	8007466 <HAL_PCD_EP_SetStall>
 800fc68:	4603      	mov	r3, r0
 800fc6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fc6c:	7bfb      	ldrb	r3, [r7, #15]
 800fc6e:	4618      	mov	r0, r3
 800fc70:	f000 f914 	bl	800fe9c <USBD_Get_USB_Status>
 800fc74:	4603      	mov	r3, r0
 800fc76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fc78:	7bbb      	ldrb	r3, [r7, #14]
}
 800fc7a:	4618      	mov	r0, r3
 800fc7c:	3710      	adds	r7, #16
 800fc7e:	46bd      	mov	sp, r7
 800fc80:	bd80      	pop	{r7, pc}

0800fc82 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fc82:	b580      	push	{r7, lr}
 800fc84:	b084      	sub	sp, #16
 800fc86:	af00      	add	r7, sp, #0
 800fc88:	6078      	str	r0, [r7, #4]
 800fc8a:	460b      	mov	r3, r1
 800fc8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fc8e:	2300      	movs	r3, #0
 800fc90:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fc92:	2300      	movs	r3, #0
 800fc94:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800fc9c:	78fa      	ldrb	r2, [r7, #3]
 800fc9e:	4611      	mov	r1, r2
 800fca0:	4618      	mov	r0, r3
 800fca2:	f7f7 fc44 	bl	800752e <HAL_PCD_EP_ClrStall>
 800fca6:	4603      	mov	r3, r0
 800fca8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fcaa:	7bfb      	ldrb	r3, [r7, #15]
 800fcac:	4618      	mov	r0, r3
 800fcae:	f000 f8f5 	bl	800fe9c <USBD_Get_USB_Status>
 800fcb2:	4603      	mov	r3, r0
 800fcb4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fcb6:	7bbb      	ldrb	r3, [r7, #14]
}
 800fcb8:	4618      	mov	r0, r3
 800fcba:	3710      	adds	r7, #16
 800fcbc:	46bd      	mov	sp, r7
 800fcbe:	bd80      	pop	{r7, pc}

0800fcc0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fcc0:	b480      	push	{r7}
 800fcc2:	b085      	sub	sp, #20
 800fcc4:	af00      	add	r7, sp, #0
 800fcc6:	6078      	str	r0, [r7, #4]
 800fcc8:	460b      	mov	r3, r1
 800fcca:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800fcd2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800fcd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	da0b      	bge.n	800fcf4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800fcdc:	78fb      	ldrb	r3, [r7, #3]
 800fcde:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800fce2:	68f9      	ldr	r1, [r7, #12]
 800fce4:	4613      	mov	r3, r2
 800fce6:	00db      	lsls	r3, r3, #3
 800fce8:	1a9b      	subs	r3, r3, r2
 800fcea:	009b      	lsls	r3, r3, #2
 800fcec:	440b      	add	r3, r1
 800fcee:	333e      	adds	r3, #62	; 0x3e
 800fcf0:	781b      	ldrb	r3, [r3, #0]
 800fcf2:	e00b      	b.n	800fd0c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800fcf4:	78fb      	ldrb	r3, [r7, #3]
 800fcf6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800fcfa:	68f9      	ldr	r1, [r7, #12]
 800fcfc:	4613      	mov	r3, r2
 800fcfe:	00db      	lsls	r3, r3, #3
 800fd00:	1a9b      	subs	r3, r3, r2
 800fd02:	009b      	lsls	r3, r3, #2
 800fd04:	440b      	add	r3, r1
 800fd06:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fd0a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800fd0c:	4618      	mov	r0, r3
 800fd0e:	3714      	adds	r7, #20
 800fd10:	46bd      	mov	sp, r7
 800fd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd16:	4770      	bx	lr

0800fd18 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800fd18:	b580      	push	{r7, lr}
 800fd1a:	b084      	sub	sp, #16
 800fd1c:	af00      	add	r7, sp, #0
 800fd1e:	6078      	str	r0, [r7, #4]
 800fd20:	460b      	mov	r3, r1
 800fd22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fd24:	2300      	movs	r3, #0
 800fd26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fd28:	2300      	movs	r3, #0
 800fd2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800fd32:	78fa      	ldrb	r2, [r7, #3]
 800fd34:	4611      	mov	r1, r2
 800fd36:	4618      	mov	r0, r3
 800fd38:	f7f7 fa11 	bl	800715e <HAL_PCD_SetAddress>
 800fd3c:	4603      	mov	r3, r0
 800fd3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fd40:	7bfb      	ldrb	r3, [r7, #15]
 800fd42:	4618      	mov	r0, r3
 800fd44:	f000 f8aa 	bl	800fe9c <USBD_Get_USB_Status>
 800fd48:	4603      	mov	r3, r0
 800fd4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fd4c:	7bbb      	ldrb	r3, [r7, #14]
}
 800fd4e:	4618      	mov	r0, r3
 800fd50:	3710      	adds	r7, #16
 800fd52:	46bd      	mov	sp, r7
 800fd54:	bd80      	pop	{r7, pc}

0800fd56 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fd56:	b580      	push	{r7, lr}
 800fd58:	b086      	sub	sp, #24
 800fd5a:	af00      	add	r7, sp, #0
 800fd5c:	60f8      	str	r0, [r7, #12]
 800fd5e:	607a      	str	r2, [r7, #4]
 800fd60:	603b      	str	r3, [r7, #0]
 800fd62:	460b      	mov	r3, r1
 800fd64:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fd66:	2300      	movs	r3, #0
 800fd68:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fd6a:	2300      	movs	r3, #0
 800fd6c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800fd74:	7af9      	ldrb	r1, [r7, #11]
 800fd76:	683b      	ldr	r3, [r7, #0]
 800fd78:	687a      	ldr	r2, [r7, #4]
 800fd7a:	f7f7 fb2a 	bl	80073d2 <HAL_PCD_EP_Transmit>
 800fd7e:	4603      	mov	r3, r0
 800fd80:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fd82:	7dfb      	ldrb	r3, [r7, #23]
 800fd84:	4618      	mov	r0, r3
 800fd86:	f000 f889 	bl	800fe9c <USBD_Get_USB_Status>
 800fd8a:	4603      	mov	r3, r0
 800fd8c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800fd8e:	7dbb      	ldrb	r3, [r7, #22]
}
 800fd90:	4618      	mov	r0, r3
 800fd92:	3718      	adds	r7, #24
 800fd94:	46bd      	mov	sp, r7
 800fd96:	bd80      	pop	{r7, pc}

0800fd98 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fd98:	b580      	push	{r7, lr}
 800fd9a:	b086      	sub	sp, #24
 800fd9c:	af00      	add	r7, sp, #0
 800fd9e:	60f8      	str	r0, [r7, #12]
 800fda0:	607a      	str	r2, [r7, #4]
 800fda2:	603b      	str	r3, [r7, #0]
 800fda4:	460b      	mov	r3, r1
 800fda6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fda8:	2300      	movs	r3, #0
 800fdaa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fdac:	2300      	movs	r3, #0
 800fdae:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800fdb6:	7af9      	ldrb	r1, [r7, #11]
 800fdb8:	683b      	ldr	r3, [r7, #0]
 800fdba:	687a      	ldr	r2, [r7, #4]
 800fdbc:	f7f7 faa6 	bl	800730c <HAL_PCD_EP_Receive>
 800fdc0:	4603      	mov	r3, r0
 800fdc2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fdc4:	7dfb      	ldrb	r3, [r7, #23]
 800fdc6:	4618      	mov	r0, r3
 800fdc8:	f000 f868 	bl	800fe9c <USBD_Get_USB_Status>
 800fdcc:	4603      	mov	r3, r0
 800fdce:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800fdd0:	7dbb      	ldrb	r3, [r7, #22]
}
 800fdd2:	4618      	mov	r0, r3
 800fdd4:	3718      	adds	r7, #24
 800fdd6:	46bd      	mov	sp, r7
 800fdd8:	bd80      	pop	{r7, pc}

0800fdda <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fdda:	b580      	push	{r7, lr}
 800fddc:	b082      	sub	sp, #8
 800fdde:	af00      	add	r7, sp, #0
 800fde0:	6078      	str	r0, [r7, #4]
 800fde2:	460b      	mov	r3, r1
 800fde4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800fdec:	78fa      	ldrb	r2, [r7, #3]
 800fdee:	4611      	mov	r1, r2
 800fdf0:	4618      	mov	r0, r3
 800fdf2:	f7f7 fad6 	bl	80073a2 <HAL_PCD_EP_GetRxCount>
 800fdf6:	4603      	mov	r3, r0
}
 800fdf8:	4618      	mov	r0, r3
 800fdfa:	3708      	adds	r7, #8
 800fdfc:	46bd      	mov	sp, r7
 800fdfe:	bd80      	pop	{r7, pc}

0800fe00 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800fe00:	b580      	push	{r7, lr}
 800fe02:	b082      	sub	sp, #8
 800fe04:	af00      	add	r7, sp, #0
 800fe06:	6078      	str	r0, [r7, #4]
 800fe08:	460b      	mov	r3, r1
 800fe0a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800fe0c:	78fb      	ldrb	r3, [r7, #3]
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d002      	beq.n	800fe18 <HAL_PCDEx_LPM_Callback+0x18>
 800fe12:	2b01      	cmp	r3, #1
 800fe14:	d01f      	beq.n	800fe56 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800fe16:	e03b      	b.n	800fe90 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	6a1b      	ldr	r3, [r3, #32]
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d007      	beq.n	800fe30 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 800fe20:	f7f3 f8f6 	bl	8003010 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fe24:	4b1c      	ldr	r3, [pc, #112]	; (800fe98 <HAL_PCDEx_LPM_Callback+0x98>)
 800fe26:	691b      	ldr	r3, [r3, #16]
 800fe28:	4a1b      	ldr	r2, [pc, #108]	; (800fe98 <HAL_PCDEx_LPM_Callback+0x98>)
 800fe2a:	f023 0306 	bic.w	r3, r3, #6
 800fe2e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	681b      	ldr	r3, [r3, #0]
 800fe34:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800fe38:	681b      	ldr	r3, [r3, #0]
 800fe3a:	687a      	ldr	r2, [r7, #4]
 800fe3c:	6812      	ldr	r2, [r2, #0]
 800fe3e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800fe42:	f023 0301 	bic.w	r3, r3, #1
 800fe46:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800fe4e:	4618      	mov	r0, r3
 800fe50:	f7fd f904 	bl	800d05c <USBD_LL_Resume>
    break;
 800fe54:	e01c      	b.n	800fe90 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	681b      	ldr	r3, [r3, #0]
 800fe5a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	687a      	ldr	r2, [r7, #4]
 800fe62:	6812      	ldr	r2, [r2, #0]
 800fe64:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800fe68:	f043 0301 	orr.w	r3, r3, #1
 800fe6c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800fe74:	4618      	mov	r0, r3
 800fe76:	f7fd f8dc 	bl	800d032 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	6a1b      	ldr	r3, [r3, #32]
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d005      	beq.n	800fe8e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fe82:	4b05      	ldr	r3, [pc, #20]	; (800fe98 <HAL_PCDEx_LPM_Callback+0x98>)
 800fe84:	691b      	ldr	r3, [r3, #16]
 800fe86:	4a04      	ldr	r2, [pc, #16]	; (800fe98 <HAL_PCDEx_LPM_Callback+0x98>)
 800fe88:	f043 0306 	orr.w	r3, r3, #6
 800fe8c:	6113      	str	r3, [r2, #16]
    break;
 800fe8e:	bf00      	nop
}
 800fe90:	bf00      	nop
 800fe92:	3708      	adds	r7, #8
 800fe94:	46bd      	mov	sp, r7
 800fe96:	bd80      	pop	{r7, pc}
 800fe98:	e000ed00 	.word	0xe000ed00

0800fe9c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800fe9c:	b480      	push	{r7}
 800fe9e:	b085      	sub	sp, #20
 800fea0:	af00      	add	r7, sp, #0
 800fea2:	4603      	mov	r3, r0
 800fea4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fea6:	2300      	movs	r3, #0
 800fea8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800feaa:	79fb      	ldrb	r3, [r7, #7]
 800feac:	2b03      	cmp	r3, #3
 800feae:	d817      	bhi.n	800fee0 <USBD_Get_USB_Status+0x44>
 800feb0:	a201      	add	r2, pc, #4	; (adr r2, 800feb8 <USBD_Get_USB_Status+0x1c>)
 800feb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800feb6:	bf00      	nop
 800feb8:	0800fec9 	.word	0x0800fec9
 800febc:	0800fecf 	.word	0x0800fecf
 800fec0:	0800fed5 	.word	0x0800fed5
 800fec4:	0800fedb 	.word	0x0800fedb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800fec8:	2300      	movs	r3, #0
 800feca:	73fb      	strb	r3, [r7, #15]
    break;
 800fecc:	e00b      	b.n	800fee6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800fece:	2303      	movs	r3, #3
 800fed0:	73fb      	strb	r3, [r7, #15]
    break;
 800fed2:	e008      	b.n	800fee6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800fed4:	2301      	movs	r3, #1
 800fed6:	73fb      	strb	r3, [r7, #15]
    break;
 800fed8:	e005      	b.n	800fee6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800feda:	2303      	movs	r3, #3
 800fedc:	73fb      	strb	r3, [r7, #15]
    break;
 800fede:	e002      	b.n	800fee6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800fee0:	2303      	movs	r3, #3
 800fee2:	73fb      	strb	r3, [r7, #15]
    break;
 800fee4:	bf00      	nop
  }
  return usb_status;
 800fee6:	7bfb      	ldrb	r3, [r7, #15]
}
 800fee8:	4618      	mov	r0, r3
 800feea:	3714      	adds	r7, #20
 800feec:	46bd      	mov	sp, r7
 800feee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fef2:	4770      	bx	lr

0800fef4 <__assert_func>:
 800fef4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fef6:	461c      	mov	r4, r3
 800fef8:	4b09      	ldr	r3, [pc, #36]	; (800ff20 <__assert_func+0x2c>)
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	4605      	mov	r5, r0
 800fefe:	68d8      	ldr	r0, [r3, #12]
 800ff00:	b152      	cbz	r2, 800ff18 <__assert_func+0x24>
 800ff02:	4b08      	ldr	r3, [pc, #32]	; (800ff24 <__assert_func+0x30>)
 800ff04:	9100      	str	r1, [sp, #0]
 800ff06:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ff0a:	4907      	ldr	r1, [pc, #28]	; (800ff28 <__assert_func+0x34>)
 800ff0c:	462b      	mov	r3, r5
 800ff0e:	4622      	mov	r2, r4
 800ff10:	f000 f814 	bl	800ff3c <fiprintf>
 800ff14:	f001 f83a 	bl	8010f8c <abort>
 800ff18:	4b04      	ldr	r3, [pc, #16]	; (800ff2c <__assert_func+0x38>)
 800ff1a:	461a      	mov	r2, r3
 800ff1c:	e7f2      	b.n	800ff04 <__assert_func+0x10>
 800ff1e:	bf00      	nop
 800ff20:	200001b8 	.word	0x200001b8
 800ff24:	08014dd8 	.word	0x08014dd8
 800ff28:	08014de5 	.word	0x08014de5
 800ff2c:	08014e13 	.word	0x08014e13

0800ff30 <__errno>:
 800ff30:	4b01      	ldr	r3, [pc, #4]	; (800ff38 <__errno+0x8>)
 800ff32:	6818      	ldr	r0, [r3, #0]
 800ff34:	4770      	bx	lr
 800ff36:	bf00      	nop
 800ff38:	200001b8 	.word	0x200001b8

0800ff3c <fiprintf>:
 800ff3c:	b40e      	push	{r1, r2, r3}
 800ff3e:	b503      	push	{r0, r1, lr}
 800ff40:	4601      	mov	r1, r0
 800ff42:	ab03      	add	r3, sp, #12
 800ff44:	4805      	ldr	r0, [pc, #20]	; (800ff5c <fiprintf+0x20>)
 800ff46:	f853 2b04 	ldr.w	r2, [r3], #4
 800ff4a:	6800      	ldr	r0, [r0, #0]
 800ff4c:	9301      	str	r3, [sp, #4]
 800ff4e:	f000 f921 	bl	8010194 <_vfiprintf_r>
 800ff52:	b002      	add	sp, #8
 800ff54:	f85d eb04 	ldr.w	lr, [sp], #4
 800ff58:	b003      	add	sp, #12
 800ff5a:	4770      	bx	lr
 800ff5c:	200001b8 	.word	0x200001b8

0800ff60 <__libc_init_array>:
 800ff60:	b570      	push	{r4, r5, r6, lr}
 800ff62:	4e0d      	ldr	r6, [pc, #52]	; (800ff98 <__libc_init_array+0x38>)
 800ff64:	4c0d      	ldr	r4, [pc, #52]	; (800ff9c <__libc_init_array+0x3c>)
 800ff66:	1ba4      	subs	r4, r4, r6
 800ff68:	10a4      	asrs	r4, r4, #2
 800ff6a:	2500      	movs	r5, #0
 800ff6c:	42a5      	cmp	r5, r4
 800ff6e:	d109      	bne.n	800ff84 <__libc_init_array+0x24>
 800ff70:	4e0b      	ldr	r6, [pc, #44]	; (800ffa0 <__libc_init_array+0x40>)
 800ff72:	4c0c      	ldr	r4, [pc, #48]	; (800ffa4 <__libc_init_array+0x44>)
 800ff74:	f004 fbce 	bl	8014714 <_init>
 800ff78:	1ba4      	subs	r4, r4, r6
 800ff7a:	10a4      	asrs	r4, r4, #2
 800ff7c:	2500      	movs	r5, #0
 800ff7e:	42a5      	cmp	r5, r4
 800ff80:	d105      	bne.n	800ff8e <__libc_init_array+0x2e>
 800ff82:	bd70      	pop	{r4, r5, r6, pc}
 800ff84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ff88:	4798      	blx	r3
 800ff8a:	3501      	adds	r5, #1
 800ff8c:	e7ee      	b.n	800ff6c <__libc_init_array+0xc>
 800ff8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ff92:	4798      	blx	r3
 800ff94:	3501      	adds	r5, #1
 800ff96:	e7f2      	b.n	800ff7e <__libc_init_array+0x1e>
 800ff98:	08015308 	.word	0x08015308
 800ff9c:	08015308 	.word	0x08015308
 800ffa0:	08015308 	.word	0x08015308
 800ffa4:	0801530c 	.word	0x0801530c

0800ffa8 <malloc>:
 800ffa8:	4b02      	ldr	r3, [pc, #8]	; (800ffb4 <malloc+0xc>)
 800ffaa:	4601      	mov	r1, r0
 800ffac:	6818      	ldr	r0, [r3, #0]
 800ffae:	f000 b86d 	b.w	801008c <_malloc_r>
 800ffb2:	bf00      	nop
 800ffb4:	200001b8 	.word	0x200001b8

0800ffb8 <free>:
 800ffb8:	4b02      	ldr	r3, [pc, #8]	; (800ffc4 <free+0xc>)
 800ffba:	4601      	mov	r1, r0
 800ffbc:	6818      	ldr	r0, [r3, #0]
 800ffbe:	f000 b817 	b.w	800fff0 <_free_r>
 800ffc2:	bf00      	nop
 800ffc4:	200001b8 	.word	0x200001b8

0800ffc8 <memcpy>:
 800ffc8:	b510      	push	{r4, lr}
 800ffca:	1e43      	subs	r3, r0, #1
 800ffcc:	440a      	add	r2, r1
 800ffce:	4291      	cmp	r1, r2
 800ffd0:	d100      	bne.n	800ffd4 <memcpy+0xc>
 800ffd2:	bd10      	pop	{r4, pc}
 800ffd4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ffd8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ffdc:	e7f7      	b.n	800ffce <memcpy+0x6>

0800ffde <memset>:
 800ffde:	4402      	add	r2, r0
 800ffe0:	4603      	mov	r3, r0
 800ffe2:	4293      	cmp	r3, r2
 800ffe4:	d100      	bne.n	800ffe8 <memset+0xa>
 800ffe6:	4770      	bx	lr
 800ffe8:	f803 1b01 	strb.w	r1, [r3], #1
 800ffec:	e7f9      	b.n	800ffe2 <memset+0x4>
	...

0800fff0 <_free_r>:
 800fff0:	b538      	push	{r3, r4, r5, lr}
 800fff2:	4605      	mov	r5, r0
 800fff4:	2900      	cmp	r1, #0
 800fff6:	d045      	beq.n	8010084 <_free_r+0x94>
 800fff8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fffc:	1f0c      	subs	r4, r1, #4
 800fffe:	2b00      	cmp	r3, #0
 8010000:	bfb8      	it	lt
 8010002:	18e4      	addlt	r4, r4, r3
 8010004:	f002 f837 	bl	8012076 <__malloc_lock>
 8010008:	4a1f      	ldr	r2, [pc, #124]	; (8010088 <_free_r+0x98>)
 801000a:	6813      	ldr	r3, [r2, #0]
 801000c:	4610      	mov	r0, r2
 801000e:	b933      	cbnz	r3, 801001e <_free_r+0x2e>
 8010010:	6063      	str	r3, [r4, #4]
 8010012:	6014      	str	r4, [r2, #0]
 8010014:	4628      	mov	r0, r5
 8010016:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801001a:	f002 b82d 	b.w	8012078 <__malloc_unlock>
 801001e:	42a3      	cmp	r3, r4
 8010020:	d90c      	bls.n	801003c <_free_r+0x4c>
 8010022:	6821      	ldr	r1, [r4, #0]
 8010024:	1862      	adds	r2, r4, r1
 8010026:	4293      	cmp	r3, r2
 8010028:	bf04      	itt	eq
 801002a:	681a      	ldreq	r2, [r3, #0]
 801002c:	685b      	ldreq	r3, [r3, #4]
 801002e:	6063      	str	r3, [r4, #4]
 8010030:	bf04      	itt	eq
 8010032:	1852      	addeq	r2, r2, r1
 8010034:	6022      	streq	r2, [r4, #0]
 8010036:	6004      	str	r4, [r0, #0]
 8010038:	e7ec      	b.n	8010014 <_free_r+0x24>
 801003a:	4613      	mov	r3, r2
 801003c:	685a      	ldr	r2, [r3, #4]
 801003e:	b10a      	cbz	r2, 8010044 <_free_r+0x54>
 8010040:	42a2      	cmp	r2, r4
 8010042:	d9fa      	bls.n	801003a <_free_r+0x4a>
 8010044:	6819      	ldr	r1, [r3, #0]
 8010046:	1858      	adds	r0, r3, r1
 8010048:	42a0      	cmp	r0, r4
 801004a:	d10b      	bne.n	8010064 <_free_r+0x74>
 801004c:	6820      	ldr	r0, [r4, #0]
 801004e:	4401      	add	r1, r0
 8010050:	1858      	adds	r0, r3, r1
 8010052:	4282      	cmp	r2, r0
 8010054:	6019      	str	r1, [r3, #0]
 8010056:	d1dd      	bne.n	8010014 <_free_r+0x24>
 8010058:	6810      	ldr	r0, [r2, #0]
 801005a:	6852      	ldr	r2, [r2, #4]
 801005c:	605a      	str	r2, [r3, #4]
 801005e:	4401      	add	r1, r0
 8010060:	6019      	str	r1, [r3, #0]
 8010062:	e7d7      	b.n	8010014 <_free_r+0x24>
 8010064:	d902      	bls.n	801006c <_free_r+0x7c>
 8010066:	230c      	movs	r3, #12
 8010068:	602b      	str	r3, [r5, #0]
 801006a:	e7d3      	b.n	8010014 <_free_r+0x24>
 801006c:	6820      	ldr	r0, [r4, #0]
 801006e:	1821      	adds	r1, r4, r0
 8010070:	428a      	cmp	r2, r1
 8010072:	bf04      	itt	eq
 8010074:	6811      	ldreq	r1, [r2, #0]
 8010076:	6852      	ldreq	r2, [r2, #4]
 8010078:	6062      	str	r2, [r4, #4]
 801007a:	bf04      	itt	eq
 801007c:	1809      	addeq	r1, r1, r0
 801007e:	6021      	streq	r1, [r4, #0]
 8010080:	605c      	str	r4, [r3, #4]
 8010082:	e7c7      	b.n	8010014 <_free_r+0x24>
 8010084:	bd38      	pop	{r3, r4, r5, pc}
 8010086:	bf00      	nop
 8010088:	20004360 	.word	0x20004360

0801008c <_malloc_r>:
 801008c:	b570      	push	{r4, r5, r6, lr}
 801008e:	1ccd      	adds	r5, r1, #3
 8010090:	f025 0503 	bic.w	r5, r5, #3
 8010094:	3508      	adds	r5, #8
 8010096:	2d0c      	cmp	r5, #12
 8010098:	bf38      	it	cc
 801009a:	250c      	movcc	r5, #12
 801009c:	2d00      	cmp	r5, #0
 801009e:	4606      	mov	r6, r0
 80100a0:	db01      	blt.n	80100a6 <_malloc_r+0x1a>
 80100a2:	42a9      	cmp	r1, r5
 80100a4:	d903      	bls.n	80100ae <_malloc_r+0x22>
 80100a6:	230c      	movs	r3, #12
 80100a8:	6033      	str	r3, [r6, #0]
 80100aa:	2000      	movs	r0, #0
 80100ac:	bd70      	pop	{r4, r5, r6, pc}
 80100ae:	f001 ffe2 	bl	8012076 <__malloc_lock>
 80100b2:	4a21      	ldr	r2, [pc, #132]	; (8010138 <_malloc_r+0xac>)
 80100b4:	6814      	ldr	r4, [r2, #0]
 80100b6:	4621      	mov	r1, r4
 80100b8:	b991      	cbnz	r1, 80100e0 <_malloc_r+0x54>
 80100ba:	4c20      	ldr	r4, [pc, #128]	; (801013c <_malloc_r+0xb0>)
 80100bc:	6823      	ldr	r3, [r4, #0]
 80100be:	b91b      	cbnz	r3, 80100c8 <_malloc_r+0x3c>
 80100c0:	4630      	mov	r0, r6
 80100c2:	f000 fde9 	bl	8010c98 <_sbrk_r>
 80100c6:	6020      	str	r0, [r4, #0]
 80100c8:	4629      	mov	r1, r5
 80100ca:	4630      	mov	r0, r6
 80100cc:	f000 fde4 	bl	8010c98 <_sbrk_r>
 80100d0:	1c43      	adds	r3, r0, #1
 80100d2:	d124      	bne.n	801011e <_malloc_r+0x92>
 80100d4:	230c      	movs	r3, #12
 80100d6:	6033      	str	r3, [r6, #0]
 80100d8:	4630      	mov	r0, r6
 80100da:	f001 ffcd 	bl	8012078 <__malloc_unlock>
 80100de:	e7e4      	b.n	80100aa <_malloc_r+0x1e>
 80100e0:	680b      	ldr	r3, [r1, #0]
 80100e2:	1b5b      	subs	r3, r3, r5
 80100e4:	d418      	bmi.n	8010118 <_malloc_r+0x8c>
 80100e6:	2b0b      	cmp	r3, #11
 80100e8:	d90f      	bls.n	801010a <_malloc_r+0x7e>
 80100ea:	600b      	str	r3, [r1, #0]
 80100ec:	50cd      	str	r5, [r1, r3]
 80100ee:	18cc      	adds	r4, r1, r3
 80100f0:	4630      	mov	r0, r6
 80100f2:	f001 ffc1 	bl	8012078 <__malloc_unlock>
 80100f6:	f104 000b 	add.w	r0, r4, #11
 80100fa:	1d23      	adds	r3, r4, #4
 80100fc:	f020 0007 	bic.w	r0, r0, #7
 8010100:	1ac3      	subs	r3, r0, r3
 8010102:	d0d3      	beq.n	80100ac <_malloc_r+0x20>
 8010104:	425a      	negs	r2, r3
 8010106:	50e2      	str	r2, [r4, r3]
 8010108:	e7d0      	b.n	80100ac <_malloc_r+0x20>
 801010a:	428c      	cmp	r4, r1
 801010c:	684b      	ldr	r3, [r1, #4]
 801010e:	bf16      	itet	ne
 8010110:	6063      	strne	r3, [r4, #4]
 8010112:	6013      	streq	r3, [r2, #0]
 8010114:	460c      	movne	r4, r1
 8010116:	e7eb      	b.n	80100f0 <_malloc_r+0x64>
 8010118:	460c      	mov	r4, r1
 801011a:	6849      	ldr	r1, [r1, #4]
 801011c:	e7cc      	b.n	80100b8 <_malloc_r+0x2c>
 801011e:	1cc4      	adds	r4, r0, #3
 8010120:	f024 0403 	bic.w	r4, r4, #3
 8010124:	42a0      	cmp	r0, r4
 8010126:	d005      	beq.n	8010134 <_malloc_r+0xa8>
 8010128:	1a21      	subs	r1, r4, r0
 801012a:	4630      	mov	r0, r6
 801012c:	f000 fdb4 	bl	8010c98 <_sbrk_r>
 8010130:	3001      	adds	r0, #1
 8010132:	d0cf      	beq.n	80100d4 <_malloc_r+0x48>
 8010134:	6025      	str	r5, [r4, #0]
 8010136:	e7db      	b.n	80100f0 <_malloc_r+0x64>
 8010138:	20004360 	.word	0x20004360
 801013c:	20004364 	.word	0x20004364

08010140 <__sfputc_r>:
 8010140:	6893      	ldr	r3, [r2, #8]
 8010142:	3b01      	subs	r3, #1
 8010144:	2b00      	cmp	r3, #0
 8010146:	b410      	push	{r4}
 8010148:	6093      	str	r3, [r2, #8]
 801014a:	da08      	bge.n	801015e <__sfputc_r+0x1e>
 801014c:	6994      	ldr	r4, [r2, #24]
 801014e:	42a3      	cmp	r3, r4
 8010150:	db01      	blt.n	8010156 <__sfputc_r+0x16>
 8010152:	290a      	cmp	r1, #10
 8010154:	d103      	bne.n	801015e <__sfputc_r+0x1e>
 8010156:	f85d 4b04 	ldr.w	r4, [sp], #4
 801015a:	f000 be45 	b.w	8010de8 <__swbuf_r>
 801015e:	6813      	ldr	r3, [r2, #0]
 8010160:	1c58      	adds	r0, r3, #1
 8010162:	6010      	str	r0, [r2, #0]
 8010164:	7019      	strb	r1, [r3, #0]
 8010166:	4608      	mov	r0, r1
 8010168:	f85d 4b04 	ldr.w	r4, [sp], #4
 801016c:	4770      	bx	lr

0801016e <__sfputs_r>:
 801016e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010170:	4606      	mov	r6, r0
 8010172:	460f      	mov	r7, r1
 8010174:	4614      	mov	r4, r2
 8010176:	18d5      	adds	r5, r2, r3
 8010178:	42ac      	cmp	r4, r5
 801017a:	d101      	bne.n	8010180 <__sfputs_r+0x12>
 801017c:	2000      	movs	r0, #0
 801017e:	e007      	b.n	8010190 <__sfputs_r+0x22>
 8010180:	463a      	mov	r2, r7
 8010182:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010186:	4630      	mov	r0, r6
 8010188:	f7ff ffda 	bl	8010140 <__sfputc_r>
 801018c:	1c43      	adds	r3, r0, #1
 801018e:	d1f3      	bne.n	8010178 <__sfputs_r+0xa>
 8010190:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010194 <_vfiprintf_r>:
 8010194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010198:	460c      	mov	r4, r1
 801019a:	b09d      	sub	sp, #116	; 0x74
 801019c:	4617      	mov	r7, r2
 801019e:	461d      	mov	r5, r3
 80101a0:	4606      	mov	r6, r0
 80101a2:	b118      	cbz	r0, 80101ac <_vfiprintf_r+0x18>
 80101a4:	6983      	ldr	r3, [r0, #24]
 80101a6:	b90b      	cbnz	r3, 80101ac <_vfiprintf_r+0x18>
 80101a8:	f001 fe3e 	bl	8011e28 <__sinit>
 80101ac:	4b7c      	ldr	r3, [pc, #496]	; (80103a0 <_vfiprintf_r+0x20c>)
 80101ae:	429c      	cmp	r4, r3
 80101b0:	d158      	bne.n	8010264 <_vfiprintf_r+0xd0>
 80101b2:	6874      	ldr	r4, [r6, #4]
 80101b4:	89a3      	ldrh	r3, [r4, #12]
 80101b6:	0718      	lsls	r0, r3, #28
 80101b8:	d55e      	bpl.n	8010278 <_vfiprintf_r+0xe4>
 80101ba:	6923      	ldr	r3, [r4, #16]
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d05b      	beq.n	8010278 <_vfiprintf_r+0xe4>
 80101c0:	2300      	movs	r3, #0
 80101c2:	9309      	str	r3, [sp, #36]	; 0x24
 80101c4:	2320      	movs	r3, #32
 80101c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80101ca:	2330      	movs	r3, #48	; 0x30
 80101cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80101d0:	9503      	str	r5, [sp, #12]
 80101d2:	f04f 0b01 	mov.w	fp, #1
 80101d6:	46b8      	mov	r8, r7
 80101d8:	4645      	mov	r5, r8
 80101da:	f815 3b01 	ldrb.w	r3, [r5], #1
 80101de:	b10b      	cbz	r3, 80101e4 <_vfiprintf_r+0x50>
 80101e0:	2b25      	cmp	r3, #37	; 0x25
 80101e2:	d154      	bne.n	801028e <_vfiprintf_r+0xfa>
 80101e4:	ebb8 0a07 	subs.w	sl, r8, r7
 80101e8:	d00b      	beq.n	8010202 <_vfiprintf_r+0x6e>
 80101ea:	4653      	mov	r3, sl
 80101ec:	463a      	mov	r2, r7
 80101ee:	4621      	mov	r1, r4
 80101f0:	4630      	mov	r0, r6
 80101f2:	f7ff ffbc 	bl	801016e <__sfputs_r>
 80101f6:	3001      	adds	r0, #1
 80101f8:	f000 80c2 	beq.w	8010380 <_vfiprintf_r+0x1ec>
 80101fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80101fe:	4453      	add	r3, sl
 8010200:	9309      	str	r3, [sp, #36]	; 0x24
 8010202:	f898 3000 	ldrb.w	r3, [r8]
 8010206:	2b00      	cmp	r3, #0
 8010208:	f000 80ba 	beq.w	8010380 <_vfiprintf_r+0x1ec>
 801020c:	2300      	movs	r3, #0
 801020e:	f04f 32ff 	mov.w	r2, #4294967295
 8010212:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010216:	9304      	str	r3, [sp, #16]
 8010218:	9307      	str	r3, [sp, #28]
 801021a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801021e:	931a      	str	r3, [sp, #104]	; 0x68
 8010220:	46a8      	mov	r8, r5
 8010222:	2205      	movs	r2, #5
 8010224:	f818 1b01 	ldrb.w	r1, [r8], #1
 8010228:	485e      	ldr	r0, [pc, #376]	; (80103a4 <_vfiprintf_r+0x210>)
 801022a:	f7ef fff9 	bl	8000220 <memchr>
 801022e:	9b04      	ldr	r3, [sp, #16]
 8010230:	bb78      	cbnz	r0, 8010292 <_vfiprintf_r+0xfe>
 8010232:	06d9      	lsls	r1, r3, #27
 8010234:	bf44      	itt	mi
 8010236:	2220      	movmi	r2, #32
 8010238:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801023c:	071a      	lsls	r2, r3, #28
 801023e:	bf44      	itt	mi
 8010240:	222b      	movmi	r2, #43	; 0x2b
 8010242:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010246:	782a      	ldrb	r2, [r5, #0]
 8010248:	2a2a      	cmp	r2, #42	; 0x2a
 801024a:	d02a      	beq.n	80102a2 <_vfiprintf_r+0x10e>
 801024c:	9a07      	ldr	r2, [sp, #28]
 801024e:	46a8      	mov	r8, r5
 8010250:	2000      	movs	r0, #0
 8010252:	250a      	movs	r5, #10
 8010254:	4641      	mov	r1, r8
 8010256:	f811 3b01 	ldrb.w	r3, [r1], #1
 801025a:	3b30      	subs	r3, #48	; 0x30
 801025c:	2b09      	cmp	r3, #9
 801025e:	d969      	bls.n	8010334 <_vfiprintf_r+0x1a0>
 8010260:	b360      	cbz	r0, 80102bc <_vfiprintf_r+0x128>
 8010262:	e024      	b.n	80102ae <_vfiprintf_r+0x11a>
 8010264:	4b50      	ldr	r3, [pc, #320]	; (80103a8 <_vfiprintf_r+0x214>)
 8010266:	429c      	cmp	r4, r3
 8010268:	d101      	bne.n	801026e <_vfiprintf_r+0xda>
 801026a:	68b4      	ldr	r4, [r6, #8]
 801026c:	e7a2      	b.n	80101b4 <_vfiprintf_r+0x20>
 801026e:	4b4f      	ldr	r3, [pc, #316]	; (80103ac <_vfiprintf_r+0x218>)
 8010270:	429c      	cmp	r4, r3
 8010272:	bf08      	it	eq
 8010274:	68f4      	ldreq	r4, [r6, #12]
 8010276:	e79d      	b.n	80101b4 <_vfiprintf_r+0x20>
 8010278:	4621      	mov	r1, r4
 801027a:	4630      	mov	r0, r6
 801027c:	f000 fe18 	bl	8010eb0 <__swsetup_r>
 8010280:	2800      	cmp	r0, #0
 8010282:	d09d      	beq.n	80101c0 <_vfiprintf_r+0x2c>
 8010284:	f04f 30ff 	mov.w	r0, #4294967295
 8010288:	b01d      	add	sp, #116	; 0x74
 801028a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801028e:	46a8      	mov	r8, r5
 8010290:	e7a2      	b.n	80101d8 <_vfiprintf_r+0x44>
 8010292:	4a44      	ldr	r2, [pc, #272]	; (80103a4 <_vfiprintf_r+0x210>)
 8010294:	1a80      	subs	r0, r0, r2
 8010296:	fa0b f000 	lsl.w	r0, fp, r0
 801029a:	4318      	orrs	r0, r3
 801029c:	9004      	str	r0, [sp, #16]
 801029e:	4645      	mov	r5, r8
 80102a0:	e7be      	b.n	8010220 <_vfiprintf_r+0x8c>
 80102a2:	9a03      	ldr	r2, [sp, #12]
 80102a4:	1d11      	adds	r1, r2, #4
 80102a6:	6812      	ldr	r2, [r2, #0]
 80102a8:	9103      	str	r1, [sp, #12]
 80102aa:	2a00      	cmp	r2, #0
 80102ac:	db01      	blt.n	80102b2 <_vfiprintf_r+0x11e>
 80102ae:	9207      	str	r2, [sp, #28]
 80102b0:	e004      	b.n	80102bc <_vfiprintf_r+0x128>
 80102b2:	4252      	negs	r2, r2
 80102b4:	f043 0302 	orr.w	r3, r3, #2
 80102b8:	9207      	str	r2, [sp, #28]
 80102ba:	9304      	str	r3, [sp, #16]
 80102bc:	f898 3000 	ldrb.w	r3, [r8]
 80102c0:	2b2e      	cmp	r3, #46	; 0x2e
 80102c2:	d10e      	bne.n	80102e2 <_vfiprintf_r+0x14e>
 80102c4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80102c8:	2b2a      	cmp	r3, #42	; 0x2a
 80102ca:	d138      	bne.n	801033e <_vfiprintf_r+0x1aa>
 80102cc:	9b03      	ldr	r3, [sp, #12]
 80102ce:	1d1a      	adds	r2, r3, #4
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	9203      	str	r2, [sp, #12]
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	bfb8      	it	lt
 80102d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80102dc:	f108 0802 	add.w	r8, r8, #2
 80102e0:	9305      	str	r3, [sp, #20]
 80102e2:	4d33      	ldr	r5, [pc, #204]	; (80103b0 <_vfiprintf_r+0x21c>)
 80102e4:	f898 1000 	ldrb.w	r1, [r8]
 80102e8:	2203      	movs	r2, #3
 80102ea:	4628      	mov	r0, r5
 80102ec:	f7ef ff98 	bl	8000220 <memchr>
 80102f0:	b140      	cbz	r0, 8010304 <_vfiprintf_r+0x170>
 80102f2:	2340      	movs	r3, #64	; 0x40
 80102f4:	1b40      	subs	r0, r0, r5
 80102f6:	fa03 f000 	lsl.w	r0, r3, r0
 80102fa:	9b04      	ldr	r3, [sp, #16]
 80102fc:	4303      	orrs	r3, r0
 80102fe:	f108 0801 	add.w	r8, r8, #1
 8010302:	9304      	str	r3, [sp, #16]
 8010304:	f898 1000 	ldrb.w	r1, [r8]
 8010308:	482a      	ldr	r0, [pc, #168]	; (80103b4 <_vfiprintf_r+0x220>)
 801030a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801030e:	2206      	movs	r2, #6
 8010310:	f108 0701 	add.w	r7, r8, #1
 8010314:	f7ef ff84 	bl	8000220 <memchr>
 8010318:	2800      	cmp	r0, #0
 801031a:	d037      	beq.n	801038c <_vfiprintf_r+0x1f8>
 801031c:	4b26      	ldr	r3, [pc, #152]	; (80103b8 <_vfiprintf_r+0x224>)
 801031e:	bb1b      	cbnz	r3, 8010368 <_vfiprintf_r+0x1d4>
 8010320:	9b03      	ldr	r3, [sp, #12]
 8010322:	3307      	adds	r3, #7
 8010324:	f023 0307 	bic.w	r3, r3, #7
 8010328:	3308      	adds	r3, #8
 801032a:	9303      	str	r3, [sp, #12]
 801032c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801032e:	444b      	add	r3, r9
 8010330:	9309      	str	r3, [sp, #36]	; 0x24
 8010332:	e750      	b.n	80101d6 <_vfiprintf_r+0x42>
 8010334:	fb05 3202 	mla	r2, r5, r2, r3
 8010338:	2001      	movs	r0, #1
 801033a:	4688      	mov	r8, r1
 801033c:	e78a      	b.n	8010254 <_vfiprintf_r+0xc0>
 801033e:	2300      	movs	r3, #0
 8010340:	f108 0801 	add.w	r8, r8, #1
 8010344:	9305      	str	r3, [sp, #20]
 8010346:	4619      	mov	r1, r3
 8010348:	250a      	movs	r5, #10
 801034a:	4640      	mov	r0, r8
 801034c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010350:	3a30      	subs	r2, #48	; 0x30
 8010352:	2a09      	cmp	r2, #9
 8010354:	d903      	bls.n	801035e <_vfiprintf_r+0x1ca>
 8010356:	2b00      	cmp	r3, #0
 8010358:	d0c3      	beq.n	80102e2 <_vfiprintf_r+0x14e>
 801035a:	9105      	str	r1, [sp, #20]
 801035c:	e7c1      	b.n	80102e2 <_vfiprintf_r+0x14e>
 801035e:	fb05 2101 	mla	r1, r5, r1, r2
 8010362:	2301      	movs	r3, #1
 8010364:	4680      	mov	r8, r0
 8010366:	e7f0      	b.n	801034a <_vfiprintf_r+0x1b6>
 8010368:	ab03      	add	r3, sp, #12
 801036a:	9300      	str	r3, [sp, #0]
 801036c:	4622      	mov	r2, r4
 801036e:	4b13      	ldr	r3, [pc, #76]	; (80103bc <_vfiprintf_r+0x228>)
 8010370:	a904      	add	r1, sp, #16
 8010372:	4630      	mov	r0, r6
 8010374:	f000 f8b8 	bl	80104e8 <_printf_float>
 8010378:	f1b0 3fff 	cmp.w	r0, #4294967295
 801037c:	4681      	mov	r9, r0
 801037e:	d1d5      	bne.n	801032c <_vfiprintf_r+0x198>
 8010380:	89a3      	ldrh	r3, [r4, #12]
 8010382:	065b      	lsls	r3, r3, #25
 8010384:	f53f af7e 	bmi.w	8010284 <_vfiprintf_r+0xf0>
 8010388:	9809      	ldr	r0, [sp, #36]	; 0x24
 801038a:	e77d      	b.n	8010288 <_vfiprintf_r+0xf4>
 801038c:	ab03      	add	r3, sp, #12
 801038e:	9300      	str	r3, [sp, #0]
 8010390:	4622      	mov	r2, r4
 8010392:	4b0a      	ldr	r3, [pc, #40]	; (80103bc <_vfiprintf_r+0x228>)
 8010394:	a904      	add	r1, sp, #16
 8010396:	4630      	mov	r0, r6
 8010398:	f000 fb5c 	bl	8010a54 <_printf_i>
 801039c:	e7ec      	b.n	8010378 <_vfiprintf_r+0x1e4>
 801039e:	bf00      	nop
 80103a0:	08014e8c 	.word	0x08014e8c
 80103a4:	08014e18 	.word	0x08014e18
 80103a8:	08014eac 	.word	0x08014eac
 80103ac:	08014e6c 	.word	0x08014e6c
 80103b0:	08014e1e 	.word	0x08014e1e
 80103b4:	08014e22 	.word	0x08014e22
 80103b8:	080104e9 	.word	0x080104e9
 80103bc:	0801016f 	.word	0x0801016f

080103c0 <__cvt>:
 80103c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80103c4:	ec55 4b10 	vmov	r4, r5, d0
 80103c8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80103ca:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80103ce:	2d00      	cmp	r5, #0
 80103d0:	460e      	mov	r6, r1
 80103d2:	4691      	mov	r9, r2
 80103d4:	4619      	mov	r1, r3
 80103d6:	bfb8      	it	lt
 80103d8:	4622      	movlt	r2, r4
 80103da:	462b      	mov	r3, r5
 80103dc:	f027 0720 	bic.w	r7, r7, #32
 80103e0:	bfbb      	ittet	lt
 80103e2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80103e6:	461d      	movlt	r5, r3
 80103e8:	2300      	movge	r3, #0
 80103ea:	232d      	movlt	r3, #45	; 0x2d
 80103ec:	bfb8      	it	lt
 80103ee:	4614      	movlt	r4, r2
 80103f0:	2f46      	cmp	r7, #70	; 0x46
 80103f2:	700b      	strb	r3, [r1, #0]
 80103f4:	d004      	beq.n	8010400 <__cvt+0x40>
 80103f6:	2f45      	cmp	r7, #69	; 0x45
 80103f8:	d100      	bne.n	80103fc <__cvt+0x3c>
 80103fa:	3601      	adds	r6, #1
 80103fc:	2102      	movs	r1, #2
 80103fe:	e000      	b.n	8010402 <__cvt+0x42>
 8010400:	2103      	movs	r1, #3
 8010402:	ab03      	add	r3, sp, #12
 8010404:	9301      	str	r3, [sp, #4]
 8010406:	ab02      	add	r3, sp, #8
 8010408:	9300      	str	r3, [sp, #0]
 801040a:	4632      	mov	r2, r6
 801040c:	4653      	mov	r3, sl
 801040e:	ec45 4b10 	vmov	d0, r4, r5
 8010412:	f000 fe61 	bl	80110d8 <_dtoa_r>
 8010416:	2f47      	cmp	r7, #71	; 0x47
 8010418:	4680      	mov	r8, r0
 801041a:	d102      	bne.n	8010422 <__cvt+0x62>
 801041c:	f019 0f01 	tst.w	r9, #1
 8010420:	d026      	beq.n	8010470 <__cvt+0xb0>
 8010422:	2f46      	cmp	r7, #70	; 0x46
 8010424:	eb08 0906 	add.w	r9, r8, r6
 8010428:	d111      	bne.n	801044e <__cvt+0x8e>
 801042a:	f898 3000 	ldrb.w	r3, [r8]
 801042e:	2b30      	cmp	r3, #48	; 0x30
 8010430:	d10a      	bne.n	8010448 <__cvt+0x88>
 8010432:	2200      	movs	r2, #0
 8010434:	2300      	movs	r3, #0
 8010436:	4620      	mov	r0, r4
 8010438:	4629      	mov	r1, r5
 801043a:	f7f0 fb65 	bl	8000b08 <__aeabi_dcmpeq>
 801043e:	b918      	cbnz	r0, 8010448 <__cvt+0x88>
 8010440:	f1c6 0601 	rsb	r6, r6, #1
 8010444:	f8ca 6000 	str.w	r6, [sl]
 8010448:	f8da 3000 	ldr.w	r3, [sl]
 801044c:	4499      	add	r9, r3
 801044e:	2200      	movs	r2, #0
 8010450:	2300      	movs	r3, #0
 8010452:	4620      	mov	r0, r4
 8010454:	4629      	mov	r1, r5
 8010456:	f7f0 fb57 	bl	8000b08 <__aeabi_dcmpeq>
 801045a:	b938      	cbnz	r0, 801046c <__cvt+0xac>
 801045c:	2230      	movs	r2, #48	; 0x30
 801045e:	9b03      	ldr	r3, [sp, #12]
 8010460:	454b      	cmp	r3, r9
 8010462:	d205      	bcs.n	8010470 <__cvt+0xb0>
 8010464:	1c59      	adds	r1, r3, #1
 8010466:	9103      	str	r1, [sp, #12]
 8010468:	701a      	strb	r2, [r3, #0]
 801046a:	e7f8      	b.n	801045e <__cvt+0x9e>
 801046c:	f8cd 900c 	str.w	r9, [sp, #12]
 8010470:	9b03      	ldr	r3, [sp, #12]
 8010472:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010474:	eba3 0308 	sub.w	r3, r3, r8
 8010478:	4640      	mov	r0, r8
 801047a:	6013      	str	r3, [r2, #0]
 801047c:	b004      	add	sp, #16
 801047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08010482 <__exponent>:
 8010482:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010484:	2900      	cmp	r1, #0
 8010486:	4604      	mov	r4, r0
 8010488:	bfba      	itte	lt
 801048a:	4249      	neglt	r1, r1
 801048c:	232d      	movlt	r3, #45	; 0x2d
 801048e:	232b      	movge	r3, #43	; 0x2b
 8010490:	2909      	cmp	r1, #9
 8010492:	f804 2b02 	strb.w	r2, [r4], #2
 8010496:	7043      	strb	r3, [r0, #1]
 8010498:	dd20      	ble.n	80104dc <__exponent+0x5a>
 801049a:	f10d 0307 	add.w	r3, sp, #7
 801049e:	461f      	mov	r7, r3
 80104a0:	260a      	movs	r6, #10
 80104a2:	fb91 f5f6 	sdiv	r5, r1, r6
 80104a6:	fb06 1115 	mls	r1, r6, r5, r1
 80104aa:	3130      	adds	r1, #48	; 0x30
 80104ac:	2d09      	cmp	r5, #9
 80104ae:	f803 1c01 	strb.w	r1, [r3, #-1]
 80104b2:	f103 32ff 	add.w	r2, r3, #4294967295
 80104b6:	4629      	mov	r1, r5
 80104b8:	dc09      	bgt.n	80104ce <__exponent+0x4c>
 80104ba:	3130      	adds	r1, #48	; 0x30
 80104bc:	3b02      	subs	r3, #2
 80104be:	f802 1c01 	strb.w	r1, [r2, #-1]
 80104c2:	42bb      	cmp	r3, r7
 80104c4:	4622      	mov	r2, r4
 80104c6:	d304      	bcc.n	80104d2 <__exponent+0x50>
 80104c8:	1a10      	subs	r0, r2, r0
 80104ca:	b003      	add	sp, #12
 80104cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80104ce:	4613      	mov	r3, r2
 80104d0:	e7e7      	b.n	80104a2 <__exponent+0x20>
 80104d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80104d6:	f804 2b01 	strb.w	r2, [r4], #1
 80104da:	e7f2      	b.n	80104c2 <__exponent+0x40>
 80104dc:	2330      	movs	r3, #48	; 0x30
 80104de:	4419      	add	r1, r3
 80104e0:	7083      	strb	r3, [r0, #2]
 80104e2:	1d02      	adds	r2, r0, #4
 80104e4:	70c1      	strb	r1, [r0, #3]
 80104e6:	e7ef      	b.n	80104c8 <__exponent+0x46>

080104e8 <_printf_float>:
 80104e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104ec:	b08d      	sub	sp, #52	; 0x34
 80104ee:	460c      	mov	r4, r1
 80104f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80104f4:	4616      	mov	r6, r2
 80104f6:	461f      	mov	r7, r3
 80104f8:	4605      	mov	r5, r0
 80104fa:	f001 fd1f 	bl	8011f3c <_localeconv_r>
 80104fe:	6803      	ldr	r3, [r0, #0]
 8010500:	9304      	str	r3, [sp, #16]
 8010502:	4618      	mov	r0, r3
 8010504:	f7ef fe84 	bl	8000210 <strlen>
 8010508:	2300      	movs	r3, #0
 801050a:	930a      	str	r3, [sp, #40]	; 0x28
 801050c:	f8d8 3000 	ldr.w	r3, [r8]
 8010510:	9005      	str	r0, [sp, #20]
 8010512:	3307      	adds	r3, #7
 8010514:	f023 0307 	bic.w	r3, r3, #7
 8010518:	f103 0208 	add.w	r2, r3, #8
 801051c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010520:	f8d4 b000 	ldr.w	fp, [r4]
 8010524:	f8c8 2000 	str.w	r2, [r8]
 8010528:	e9d3 2300 	ldrd	r2, r3, [r3]
 801052c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8010530:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8010534:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8010538:	9307      	str	r3, [sp, #28]
 801053a:	f8cd 8018 	str.w	r8, [sp, #24]
 801053e:	f04f 32ff 	mov.w	r2, #4294967295
 8010542:	4ba7      	ldr	r3, [pc, #668]	; (80107e0 <_printf_float+0x2f8>)
 8010544:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010548:	f7f0 fb10 	bl	8000b6c <__aeabi_dcmpun>
 801054c:	bb70      	cbnz	r0, 80105ac <_printf_float+0xc4>
 801054e:	f04f 32ff 	mov.w	r2, #4294967295
 8010552:	4ba3      	ldr	r3, [pc, #652]	; (80107e0 <_printf_float+0x2f8>)
 8010554:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010558:	f7f0 faea 	bl	8000b30 <__aeabi_dcmple>
 801055c:	bb30      	cbnz	r0, 80105ac <_printf_float+0xc4>
 801055e:	2200      	movs	r2, #0
 8010560:	2300      	movs	r3, #0
 8010562:	4640      	mov	r0, r8
 8010564:	4649      	mov	r1, r9
 8010566:	f7f0 fad9 	bl	8000b1c <__aeabi_dcmplt>
 801056a:	b110      	cbz	r0, 8010572 <_printf_float+0x8a>
 801056c:	232d      	movs	r3, #45	; 0x2d
 801056e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010572:	4a9c      	ldr	r2, [pc, #624]	; (80107e4 <_printf_float+0x2fc>)
 8010574:	4b9c      	ldr	r3, [pc, #624]	; (80107e8 <_printf_float+0x300>)
 8010576:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801057a:	bf8c      	ite	hi
 801057c:	4690      	movhi	r8, r2
 801057e:	4698      	movls	r8, r3
 8010580:	2303      	movs	r3, #3
 8010582:	f02b 0204 	bic.w	r2, fp, #4
 8010586:	6123      	str	r3, [r4, #16]
 8010588:	6022      	str	r2, [r4, #0]
 801058a:	f04f 0900 	mov.w	r9, #0
 801058e:	9700      	str	r7, [sp, #0]
 8010590:	4633      	mov	r3, r6
 8010592:	aa0b      	add	r2, sp, #44	; 0x2c
 8010594:	4621      	mov	r1, r4
 8010596:	4628      	mov	r0, r5
 8010598:	f000 f9e6 	bl	8010968 <_printf_common>
 801059c:	3001      	adds	r0, #1
 801059e:	f040 808d 	bne.w	80106bc <_printf_float+0x1d4>
 80105a2:	f04f 30ff 	mov.w	r0, #4294967295
 80105a6:	b00d      	add	sp, #52	; 0x34
 80105a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105ac:	4642      	mov	r2, r8
 80105ae:	464b      	mov	r3, r9
 80105b0:	4640      	mov	r0, r8
 80105b2:	4649      	mov	r1, r9
 80105b4:	f7f0 fada 	bl	8000b6c <__aeabi_dcmpun>
 80105b8:	b110      	cbz	r0, 80105c0 <_printf_float+0xd8>
 80105ba:	4a8c      	ldr	r2, [pc, #560]	; (80107ec <_printf_float+0x304>)
 80105bc:	4b8c      	ldr	r3, [pc, #560]	; (80107f0 <_printf_float+0x308>)
 80105be:	e7da      	b.n	8010576 <_printf_float+0x8e>
 80105c0:	6861      	ldr	r1, [r4, #4]
 80105c2:	1c4b      	adds	r3, r1, #1
 80105c4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80105c8:	a80a      	add	r0, sp, #40	; 0x28
 80105ca:	d13e      	bne.n	801064a <_printf_float+0x162>
 80105cc:	2306      	movs	r3, #6
 80105ce:	6063      	str	r3, [r4, #4]
 80105d0:	2300      	movs	r3, #0
 80105d2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80105d6:	ab09      	add	r3, sp, #36	; 0x24
 80105d8:	9300      	str	r3, [sp, #0]
 80105da:	ec49 8b10 	vmov	d0, r8, r9
 80105de:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80105e2:	6022      	str	r2, [r4, #0]
 80105e4:	f8cd a004 	str.w	sl, [sp, #4]
 80105e8:	6861      	ldr	r1, [r4, #4]
 80105ea:	4628      	mov	r0, r5
 80105ec:	f7ff fee8 	bl	80103c0 <__cvt>
 80105f0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80105f4:	2b47      	cmp	r3, #71	; 0x47
 80105f6:	4680      	mov	r8, r0
 80105f8:	d109      	bne.n	801060e <_printf_float+0x126>
 80105fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80105fc:	1cd8      	adds	r0, r3, #3
 80105fe:	db02      	blt.n	8010606 <_printf_float+0x11e>
 8010600:	6862      	ldr	r2, [r4, #4]
 8010602:	4293      	cmp	r3, r2
 8010604:	dd47      	ble.n	8010696 <_printf_float+0x1ae>
 8010606:	f1aa 0a02 	sub.w	sl, sl, #2
 801060a:	fa5f fa8a 	uxtb.w	sl, sl
 801060e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8010612:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010614:	d824      	bhi.n	8010660 <_printf_float+0x178>
 8010616:	3901      	subs	r1, #1
 8010618:	4652      	mov	r2, sl
 801061a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801061e:	9109      	str	r1, [sp, #36]	; 0x24
 8010620:	f7ff ff2f 	bl	8010482 <__exponent>
 8010624:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010626:	1813      	adds	r3, r2, r0
 8010628:	2a01      	cmp	r2, #1
 801062a:	4681      	mov	r9, r0
 801062c:	6123      	str	r3, [r4, #16]
 801062e:	dc02      	bgt.n	8010636 <_printf_float+0x14e>
 8010630:	6822      	ldr	r2, [r4, #0]
 8010632:	07d1      	lsls	r1, r2, #31
 8010634:	d501      	bpl.n	801063a <_printf_float+0x152>
 8010636:	3301      	adds	r3, #1
 8010638:	6123      	str	r3, [r4, #16]
 801063a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801063e:	2b00      	cmp	r3, #0
 8010640:	d0a5      	beq.n	801058e <_printf_float+0xa6>
 8010642:	232d      	movs	r3, #45	; 0x2d
 8010644:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010648:	e7a1      	b.n	801058e <_printf_float+0xa6>
 801064a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801064e:	f000 8177 	beq.w	8010940 <_printf_float+0x458>
 8010652:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8010656:	d1bb      	bne.n	80105d0 <_printf_float+0xe8>
 8010658:	2900      	cmp	r1, #0
 801065a:	d1b9      	bne.n	80105d0 <_printf_float+0xe8>
 801065c:	2301      	movs	r3, #1
 801065e:	e7b6      	b.n	80105ce <_printf_float+0xe6>
 8010660:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8010664:	d119      	bne.n	801069a <_printf_float+0x1b2>
 8010666:	2900      	cmp	r1, #0
 8010668:	6863      	ldr	r3, [r4, #4]
 801066a:	dd0c      	ble.n	8010686 <_printf_float+0x19e>
 801066c:	6121      	str	r1, [r4, #16]
 801066e:	b913      	cbnz	r3, 8010676 <_printf_float+0x18e>
 8010670:	6822      	ldr	r2, [r4, #0]
 8010672:	07d2      	lsls	r2, r2, #31
 8010674:	d502      	bpl.n	801067c <_printf_float+0x194>
 8010676:	3301      	adds	r3, #1
 8010678:	440b      	add	r3, r1
 801067a:	6123      	str	r3, [r4, #16]
 801067c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801067e:	65a3      	str	r3, [r4, #88]	; 0x58
 8010680:	f04f 0900 	mov.w	r9, #0
 8010684:	e7d9      	b.n	801063a <_printf_float+0x152>
 8010686:	b913      	cbnz	r3, 801068e <_printf_float+0x1a6>
 8010688:	6822      	ldr	r2, [r4, #0]
 801068a:	07d0      	lsls	r0, r2, #31
 801068c:	d501      	bpl.n	8010692 <_printf_float+0x1aa>
 801068e:	3302      	adds	r3, #2
 8010690:	e7f3      	b.n	801067a <_printf_float+0x192>
 8010692:	2301      	movs	r3, #1
 8010694:	e7f1      	b.n	801067a <_printf_float+0x192>
 8010696:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801069a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801069e:	4293      	cmp	r3, r2
 80106a0:	db05      	blt.n	80106ae <_printf_float+0x1c6>
 80106a2:	6822      	ldr	r2, [r4, #0]
 80106a4:	6123      	str	r3, [r4, #16]
 80106a6:	07d1      	lsls	r1, r2, #31
 80106a8:	d5e8      	bpl.n	801067c <_printf_float+0x194>
 80106aa:	3301      	adds	r3, #1
 80106ac:	e7e5      	b.n	801067a <_printf_float+0x192>
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	bfd4      	ite	le
 80106b2:	f1c3 0302 	rsble	r3, r3, #2
 80106b6:	2301      	movgt	r3, #1
 80106b8:	4413      	add	r3, r2
 80106ba:	e7de      	b.n	801067a <_printf_float+0x192>
 80106bc:	6823      	ldr	r3, [r4, #0]
 80106be:	055a      	lsls	r2, r3, #21
 80106c0:	d407      	bmi.n	80106d2 <_printf_float+0x1ea>
 80106c2:	6923      	ldr	r3, [r4, #16]
 80106c4:	4642      	mov	r2, r8
 80106c6:	4631      	mov	r1, r6
 80106c8:	4628      	mov	r0, r5
 80106ca:	47b8      	blx	r7
 80106cc:	3001      	adds	r0, #1
 80106ce:	d12b      	bne.n	8010728 <_printf_float+0x240>
 80106d0:	e767      	b.n	80105a2 <_printf_float+0xba>
 80106d2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80106d6:	f240 80dc 	bls.w	8010892 <_printf_float+0x3aa>
 80106da:	2200      	movs	r2, #0
 80106dc:	2300      	movs	r3, #0
 80106de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80106e2:	f7f0 fa11 	bl	8000b08 <__aeabi_dcmpeq>
 80106e6:	2800      	cmp	r0, #0
 80106e8:	d033      	beq.n	8010752 <_printf_float+0x26a>
 80106ea:	2301      	movs	r3, #1
 80106ec:	4a41      	ldr	r2, [pc, #260]	; (80107f4 <_printf_float+0x30c>)
 80106ee:	4631      	mov	r1, r6
 80106f0:	4628      	mov	r0, r5
 80106f2:	47b8      	blx	r7
 80106f4:	3001      	adds	r0, #1
 80106f6:	f43f af54 	beq.w	80105a2 <_printf_float+0xba>
 80106fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80106fe:	429a      	cmp	r2, r3
 8010700:	db02      	blt.n	8010708 <_printf_float+0x220>
 8010702:	6823      	ldr	r3, [r4, #0]
 8010704:	07d8      	lsls	r0, r3, #31
 8010706:	d50f      	bpl.n	8010728 <_printf_float+0x240>
 8010708:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801070c:	4631      	mov	r1, r6
 801070e:	4628      	mov	r0, r5
 8010710:	47b8      	blx	r7
 8010712:	3001      	adds	r0, #1
 8010714:	f43f af45 	beq.w	80105a2 <_printf_float+0xba>
 8010718:	f04f 0800 	mov.w	r8, #0
 801071c:	f104 091a 	add.w	r9, r4, #26
 8010720:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010722:	3b01      	subs	r3, #1
 8010724:	4543      	cmp	r3, r8
 8010726:	dc09      	bgt.n	801073c <_printf_float+0x254>
 8010728:	6823      	ldr	r3, [r4, #0]
 801072a:	079b      	lsls	r3, r3, #30
 801072c:	f100 8103 	bmi.w	8010936 <_printf_float+0x44e>
 8010730:	68e0      	ldr	r0, [r4, #12]
 8010732:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010734:	4298      	cmp	r0, r3
 8010736:	bfb8      	it	lt
 8010738:	4618      	movlt	r0, r3
 801073a:	e734      	b.n	80105a6 <_printf_float+0xbe>
 801073c:	2301      	movs	r3, #1
 801073e:	464a      	mov	r2, r9
 8010740:	4631      	mov	r1, r6
 8010742:	4628      	mov	r0, r5
 8010744:	47b8      	blx	r7
 8010746:	3001      	adds	r0, #1
 8010748:	f43f af2b 	beq.w	80105a2 <_printf_float+0xba>
 801074c:	f108 0801 	add.w	r8, r8, #1
 8010750:	e7e6      	b.n	8010720 <_printf_float+0x238>
 8010752:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010754:	2b00      	cmp	r3, #0
 8010756:	dc2b      	bgt.n	80107b0 <_printf_float+0x2c8>
 8010758:	2301      	movs	r3, #1
 801075a:	4a26      	ldr	r2, [pc, #152]	; (80107f4 <_printf_float+0x30c>)
 801075c:	4631      	mov	r1, r6
 801075e:	4628      	mov	r0, r5
 8010760:	47b8      	blx	r7
 8010762:	3001      	adds	r0, #1
 8010764:	f43f af1d 	beq.w	80105a2 <_printf_float+0xba>
 8010768:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801076a:	b923      	cbnz	r3, 8010776 <_printf_float+0x28e>
 801076c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801076e:	b913      	cbnz	r3, 8010776 <_printf_float+0x28e>
 8010770:	6823      	ldr	r3, [r4, #0]
 8010772:	07d9      	lsls	r1, r3, #31
 8010774:	d5d8      	bpl.n	8010728 <_printf_float+0x240>
 8010776:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801077a:	4631      	mov	r1, r6
 801077c:	4628      	mov	r0, r5
 801077e:	47b8      	blx	r7
 8010780:	3001      	adds	r0, #1
 8010782:	f43f af0e 	beq.w	80105a2 <_printf_float+0xba>
 8010786:	f04f 0900 	mov.w	r9, #0
 801078a:	f104 0a1a 	add.w	sl, r4, #26
 801078e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010790:	425b      	negs	r3, r3
 8010792:	454b      	cmp	r3, r9
 8010794:	dc01      	bgt.n	801079a <_printf_float+0x2b2>
 8010796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010798:	e794      	b.n	80106c4 <_printf_float+0x1dc>
 801079a:	2301      	movs	r3, #1
 801079c:	4652      	mov	r2, sl
 801079e:	4631      	mov	r1, r6
 80107a0:	4628      	mov	r0, r5
 80107a2:	47b8      	blx	r7
 80107a4:	3001      	adds	r0, #1
 80107a6:	f43f aefc 	beq.w	80105a2 <_printf_float+0xba>
 80107aa:	f109 0901 	add.w	r9, r9, #1
 80107ae:	e7ee      	b.n	801078e <_printf_float+0x2a6>
 80107b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80107b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80107b4:	429a      	cmp	r2, r3
 80107b6:	bfa8      	it	ge
 80107b8:	461a      	movge	r2, r3
 80107ba:	2a00      	cmp	r2, #0
 80107bc:	4691      	mov	r9, r2
 80107be:	dd07      	ble.n	80107d0 <_printf_float+0x2e8>
 80107c0:	4613      	mov	r3, r2
 80107c2:	4631      	mov	r1, r6
 80107c4:	4642      	mov	r2, r8
 80107c6:	4628      	mov	r0, r5
 80107c8:	47b8      	blx	r7
 80107ca:	3001      	adds	r0, #1
 80107cc:	f43f aee9 	beq.w	80105a2 <_printf_float+0xba>
 80107d0:	f104 031a 	add.w	r3, r4, #26
 80107d4:	f04f 0b00 	mov.w	fp, #0
 80107d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80107dc:	9306      	str	r3, [sp, #24]
 80107de:	e015      	b.n	801080c <_printf_float+0x324>
 80107e0:	7fefffff 	.word	0x7fefffff
 80107e4:	08014e2d 	.word	0x08014e2d
 80107e8:	08014e29 	.word	0x08014e29
 80107ec:	08014e35 	.word	0x08014e35
 80107f0:	08014e31 	.word	0x08014e31
 80107f4:	08014e39 	.word	0x08014e39
 80107f8:	2301      	movs	r3, #1
 80107fa:	9a06      	ldr	r2, [sp, #24]
 80107fc:	4631      	mov	r1, r6
 80107fe:	4628      	mov	r0, r5
 8010800:	47b8      	blx	r7
 8010802:	3001      	adds	r0, #1
 8010804:	f43f aecd 	beq.w	80105a2 <_printf_float+0xba>
 8010808:	f10b 0b01 	add.w	fp, fp, #1
 801080c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8010810:	ebaa 0309 	sub.w	r3, sl, r9
 8010814:	455b      	cmp	r3, fp
 8010816:	dcef      	bgt.n	80107f8 <_printf_float+0x310>
 8010818:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801081c:	429a      	cmp	r2, r3
 801081e:	44d0      	add	r8, sl
 8010820:	db15      	blt.n	801084e <_printf_float+0x366>
 8010822:	6823      	ldr	r3, [r4, #0]
 8010824:	07da      	lsls	r2, r3, #31
 8010826:	d412      	bmi.n	801084e <_printf_float+0x366>
 8010828:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801082a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801082c:	eba3 020a 	sub.w	r2, r3, sl
 8010830:	eba3 0a01 	sub.w	sl, r3, r1
 8010834:	4592      	cmp	sl, r2
 8010836:	bfa8      	it	ge
 8010838:	4692      	movge	sl, r2
 801083a:	f1ba 0f00 	cmp.w	sl, #0
 801083e:	dc0e      	bgt.n	801085e <_printf_float+0x376>
 8010840:	f04f 0800 	mov.w	r8, #0
 8010844:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010848:	f104 091a 	add.w	r9, r4, #26
 801084c:	e019      	b.n	8010882 <_printf_float+0x39a>
 801084e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010852:	4631      	mov	r1, r6
 8010854:	4628      	mov	r0, r5
 8010856:	47b8      	blx	r7
 8010858:	3001      	adds	r0, #1
 801085a:	d1e5      	bne.n	8010828 <_printf_float+0x340>
 801085c:	e6a1      	b.n	80105a2 <_printf_float+0xba>
 801085e:	4653      	mov	r3, sl
 8010860:	4642      	mov	r2, r8
 8010862:	4631      	mov	r1, r6
 8010864:	4628      	mov	r0, r5
 8010866:	47b8      	blx	r7
 8010868:	3001      	adds	r0, #1
 801086a:	d1e9      	bne.n	8010840 <_printf_float+0x358>
 801086c:	e699      	b.n	80105a2 <_printf_float+0xba>
 801086e:	2301      	movs	r3, #1
 8010870:	464a      	mov	r2, r9
 8010872:	4631      	mov	r1, r6
 8010874:	4628      	mov	r0, r5
 8010876:	47b8      	blx	r7
 8010878:	3001      	adds	r0, #1
 801087a:	f43f ae92 	beq.w	80105a2 <_printf_float+0xba>
 801087e:	f108 0801 	add.w	r8, r8, #1
 8010882:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010886:	1a9b      	subs	r3, r3, r2
 8010888:	eba3 030a 	sub.w	r3, r3, sl
 801088c:	4543      	cmp	r3, r8
 801088e:	dcee      	bgt.n	801086e <_printf_float+0x386>
 8010890:	e74a      	b.n	8010728 <_printf_float+0x240>
 8010892:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010894:	2a01      	cmp	r2, #1
 8010896:	dc01      	bgt.n	801089c <_printf_float+0x3b4>
 8010898:	07db      	lsls	r3, r3, #31
 801089a:	d53a      	bpl.n	8010912 <_printf_float+0x42a>
 801089c:	2301      	movs	r3, #1
 801089e:	4642      	mov	r2, r8
 80108a0:	4631      	mov	r1, r6
 80108a2:	4628      	mov	r0, r5
 80108a4:	47b8      	blx	r7
 80108a6:	3001      	adds	r0, #1
 80108a8:	f43f ae7b 	beq.w	80105a2 <_printf_float+0xba>
 80108ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80108b0:	4631      	mov	r1, r6
 80108b2:	4628      	mov	r0, r5
 80108b4:	47b8      	blx	r7
 80108b6:	3001      	adds	r0, #1
 80108b8:	f108 0801 	add.w	r8, r8, #1
 80108bc:	f43f ae71 	beq.w	80105a2 <_printf_float+0xba>
 80108c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80108c2:	2200      	movs	r2, #0
 80108c4:	f103 3aff 	add.w	sl, r3, #4294967295
 80108c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80108cc:	2300      	movs	r3, #0
 80108ce:	f7f0 f91b 	bl	8000b08 <__aeabi_dcmpeq>
 80108d2:	b9c8      	cbnz	r0, 8010908 <_printf_float+0x420>
 80108d4:	4653      	mov	r3, sl
 80108d6:	4642      	mov	r2, r8
 80108d8:	4631      	mov	r1, r6
 80108da:	4628      	mov	r0, r5
 80108dc:	47b8      	blx	r7
 80108de:	3001      	adds	r0, #1
 80108e0:	d10e      	bne.n	8010900 <_printf_float+0x418>
 80108e2:	e65e      	b.n	80105a2 <_printf_float+0xba>
 80108e4:	2301      	movs	r3, #1
 80108e6:	4652      	mov	r2, sl
 80108e8:	4631      	mov	r1, r6
 80108ea:	4628      	mov	r0, r5
 80108ec:	47b8      	blx	r7
 80108ee:	3001      	adds	r0, #1
 80108f0:	f43f ae57 	beq.w	80105a2 <_printf_float+0xba>
 80108f4:	f108 0801 	add.w	r8, r8, #1
 80108f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80108fa:	3b01      	subs	r3, #1
 80108fc:	4543      	cmp	r3, r8
 80108fe:	dcf1      	bgt.n	80108e4 <_printf_float+0x3fc>
 8010900:	464b      	mov	r3, r9
 8010902:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8010906:	e6de      	b.n	80106c6 <_printf_float+0x1de>
 8010908:	f04f 0800 	mov.w	r8, #0
 801090c:	f104 0a1a 	add.w	sl, r4, #26
 8010910:	e7f2      	b.n	80108f8 <_printf_float+0x410>
 8010912:	2301      	movs	r3, #1
 8010914:	e7df      	b.n	80108d6 <_printf_float+0x3ee>
 8010916:	2301      	movs	r3, #1
 8010918:	464a      	mov	r2, r9
 801091a:	4631      	mov	r1, r6
 801091c:	4628      	mov	r0, r5
 801091e:	47b8      	blx	r7
 8010920:	3001      	adds	r0, #1
 8010922:	f43f ae3e 	beq.w	80105a2 <_printf_float+0xba>
 8010926:	f108 0801 	add.w	r8, r8, #1
 801092a:	68e3      	ldr	r3, [r4, #12]
 801092c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801092e:	1a9b      	subs	r3, r3, r2
 8010930:	4543      	cmp	r3, r8
 8010932:	dcf0      	bgt.n	8010916 <_printf_float+0x42e>
 8010934:	e6fc      	b.n	8010730 <_printf_float+0x248>
 8010936:	f04f 0800 	mov.w	r8, #0
 801093a:	f104 0919 	add.w	r9, r4, #25
 801093e:	e7f4      	b.n	801092a <_printf_float+0x442>
 8010940:	2900      	cmp	r1, #0
 8010942:	f43f ae8b 	beq.w	801065c <_printf_float+0x174>
 8010946:	2300      	movs	r3, #0
 8010948:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801094c:	ab09      	add	r3, sp, #36	; 0x24
 801094e:	9300      	str	r3, [sp, #0]
 8010950:	ec49 8b10 	vmov	d0, r8, r9
 8010954:	6022      	str	r2, [r4, #0]
 8010956:	f8cd a004 	str.w	sl, [sp, #4]
 801095a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801095e:	4628      	mov	r0, r5
 8010960:	f7ff fd2e 	bl	80103c0 <__cvt>
 8010964:	4680      	mov	r8, r0
 8010966:	e648      	b.n	80105fa <_printf_float+0x112>

08010968 <_printf_common>:
 8010968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801096c:	4691      	mov	r9, r2
 801096e:	461f      	mov	r7, r3
 8010970:	688a      	ldr	r2, [r1, #8]
 8010972:	690b      	ldr	r3, [r1, #16]
 8010974:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010978:	4293      	cmp	r3, r2
 801097a:	bfb8      	it	lt
 801097c:	4613      	movlt	r3, r2
 801097e:	f8c9 3000 	str.w	r3, [r9]
 8010982:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010986:	4606      	mov	r6, r0
 8010988:	460c      	mov	r4, r1
 801098a:	b112      	cbz	r2, 8010992 <_printf_common+0x2a>
 801098c:	3301      	adds	r3, #1
 801098e:	f8c9 3000 	str.w	r3, [r9]
 8010992:	6823      	ldr	r3, [r4, #0]
 8010994:	0699      	lsls	r1, r3, #26
 8010996:	bf42      	ittt	mi
 8010998:	f8d9 3000 	ldrmi.w	r3, [r9]
 801099c:	3302      	addmi	r3, #2
 801099e:	f8c9 3000 	strmi.w	r3, [r9]
 80109a2:	6825      	ldr	r5, [r4, #0]
 80109a4:	f015 0506 	ands.w	r5, r5, #6
 80109a8:	d107      	bne.n	80109ba <_printf_common+0x52>
 80109aa:	f104 0a19 	add.w	sl, r4, #25
 80109ae:	68e3      	ldr	r3, [r4, #12]
 80109b0:	f8d9 2000 	ldr.w	r2, [r9]
 80109b4:	1a9b      	subs	r3, r3, r2
 80109b6:	42ab      	cmp	r3, r5
 80109b8:	dc28      	bgt.n	8010a0c <_printf_common+0xa4>
 80109ba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80109be:	6822      	ldr	r2, [r4, #0]
 80109c0:	3300      	adds	r3, #0
 80109c2:	bf18      	it	ne
 80109c4:	2301      	movne	r3, #1
 80109c6:	0692      	lsls	r2, r2, #26
 80109c8:	d42d      	bmi.n	8010a26 <_printf_common+0xbe>
 80109ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80109ce:	4639      	mov	r1, r7
 80109d0:	4630      	mov	r0, r6
 80109d2:	47c0      	blx	r8
 80109d4:	3001      	adds	r0, #1
 80109d6:	d020      	beq.n	8010a1a <_printf_common+0xb2>
 80109d8:	6823      	ldr	r3, [r4, #0]
 80109da:	68e5      	ldr	r5, [r4, #12]
 80109dc:	f8d9 2000 	ldr.w	r2, [r9]
 80109e0:	f003 0306 	and.w	r3, r3, #6
 80109e4:	2b04      	cmp	r3, #4
 80109e6:	bf08      	it	eq
 80109e8:	1aad      	subeq	r5, r5, r2
 80109ea:	68a3      	ldr	r3, [r4, #8]
 80109ec:	6922      	ldr	r2, [r4, #16]
 80109ee:	bf0c      	ite	eq
 80109f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80109f4:	2500      	movne	r5, #0
 80109f6:	4293      	cmp	r3, r2
 80109f8:	bfc4      	itt	gt
 80109fa:	1a9b      	subgt	r3, r3, r2
 80109fc:	18ed      	addgt	r5, r5, r3
 80109fe:	f04f 0900 	mov.w	r9, #0
 8010a02:	341a      	adds	r4, #26
 8010a04:	454d      	cmp	r5, r9
 8010a06:	d11a      	bne.n	8010a3e <_printf_common+0xd6>
 8010a08:	2000      	movs	r0, #0
 8010a0a:	e008      	b.n	8010a1e <_printf_common+0xb6>
 8010a0c:	2301      	movs	r3, #1
 8010a0e:	4652      	mov	r2, sl
 8010a10:	4639      	mov	r1, r7
 8010a12:	4630      	mov	r0, r6
 8010a14:	47c0      	blx	r8
 8010a16:	3001      	adds	r0, #1
 8010a18:	d103      	bne.n	8010a22 <_printf_common+0xba>
 8010a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8010a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a22:	3501      	adds	r5, #1
 8010a24:	e7c3      	b.n	80109ae <_printf_common+0x46>
 8010a26:	18e1      	adds	r1, r4, r3
 8010a28:	1c5a      	adds	r2, r3, #1
 8010a2a:	2030      	movs	r0, #48	; 0x30
 8010a2c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010a30:	4422      	add	r2, r4
 8010a32:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010a36:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010a3a:	3302      	adds	r3, #2
 8010a3c:	e7c5      	b.n	80109ca <_printf_common+0x62>
 8010a3e:	2301      	movs	r3, #1
 8010a40:	4622      	mov	r2, r4
 8010a42:	4639      	mov	r1, r7
 8010a44:	4630      	mov	r0, r6
 8010a46:	47c0      	blx	r8
 8010a48:	3001      	adds	r0, #1
 8010a4a:	d0e6      	beq.n	8010a1a <_printf_common+0xb2>
 8010a4c:	f109 0901 	add.w	r9, r9, #1
 8010a50:	e7d8      	b.n	8010a04 <_printf_common+0x9c>
	...

08010a54 <_printf_i>:
 8010a54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010a58:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8010a5c:	460c      	mov	r4, r1
 8010a5e:	7e09      	ldrb	r1, [r1, #24]
 8010a60:	b085      	sub	sp, #20
 8010a62:	296e      	cmp	r1, #110	; 0x6e
 8010a64:	4617      	mov	r7, r2
 8010a66:	4606      	mov	r6, r0
 8010a68:	4698      	mov	r8, r3
 8010a6a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010a6c:	f000 80b3 	beq.w	8010bd6 <_printf_i+0x182>
 8010a70:	d822      	bhi.n	8010ab8 <_printf_i+0x64>
 8010a72:	2963      	cmp	r1, #99	; 0x63
 8010a74:	d036      	beq.n	8010ae4 <_printf_i+0x90>
 8010a76:	d80a      	bhi.n	8010a8e <_printf_i+0x3a>
 8010a78:	2900      	cmp	r1, #0
 8010a7a:	f000 80b9 	beq.w	8010bf0 <_printf_i+0x19c>
 8010a7e:	2958      	cmp	r1, #88	; 0x58
 8010a80:	f000 8083 	beq.w	8010b8a <_printf_i+0x136>
 8010a84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010a88:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8010a8c:	e032      	b.n	8010af4 <_printf_i+0xa0>
 8010a8e:	2964      	cmp	r1, #100	; 0x64
 8010a90:	d001      	beq.n	8010a96 <_printf_i+0x42>
 8010a92:	2969      	cmp	r1, #105	; 0x69
 8010a94:	d1f6      	bne.n	8010a84 <_printf_i+0x30>
 8010a96:	6820      	ldr	r0, [r4, #0]
 8010a98:	6813      	ldr	r3, [r2, #0]
 8010a9a:	0605      	lsls	r5, r0, #24
 8010a9c:	f103 0104 	add.w	r1, r3, #4
 8010aa0:	d52a      	bpl.n	8010af8 <_printf_i+0xa4>
 8010aa2:	681b      	ldr	r3, [r3, #0]
 8010aa4:	6011      	str	r1, [r2, #0]
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	da03      	bge.n	8010ab2 <_printf_i+0x5e>
 8010aaa:	222d      	movs	r2, #45	; 0x2d
 8010aac:	425b      	negs	r3, r3
 8010aae:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8010ab2:	486f      	ldr	r0, [pc, #444]	; (8010c70 <_printf_i+0x21c>)
 8010ab4:	220a      	movs	r2, #10
 8010ab6:	e039      	b.n	8010b2c <_printf_i+0xd8>
 8010ab8:	2973      	cmp	r1, #115	; 0x73
 8010aba:	f000 809d 	beq.w	8010bf8 <_printf_i+0x1a4>
 8010abe:	d808      	bhi.n	8010ad2 <_printf_i+0x7e>
 8010ac0:	296f      	cmp	r1, #111	; 0x6f
 8010ac2:	d020      	beq.n	8010b06 <_printf_i+0xb2>
 8010ac4:	2970      	cmp	r1, #112	; 0x70
 8010ac6:	d1dd      	bne.n	8010a84 <_printf_i+0x30>
 8010ac8:	6823      	ldr	r3, [r4, #0]
 8010aca:	f043 0320 	orr.w	r3, r3, #32
 8010ace:	6023      	str	r3, [r4, #0]
 8010ad0:	e003      	b.n	8010ada <_printf_i+0x86>
 8010ad2:	2975      	cmp	r1, #117	; 0x75
 8010ad4:	d017      	beq.n	8010b06 <_printf_i+0xb2>
 8010ad6:	2978      	cmp	r1, #120	; 0x78
 8010ad8:	d1d4      	bne.n	8010a84 <_printf_i+0x30>
 8010ada:	2378      	movs	r3, #120	; 0x78
 8010adc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010ae0:	4864      	ldr	r0, [pc, #400]	; (8010c74 <_printf_i+0x220>)
 8010ae2:	e055      	b.n	8010b90 <_printf_i+0x13c>
 8010ae4:	6813      	ldr	r3, [r2, #0]
 8010ae6:	1d19      	adds	r1, r3, #4
 8010ae8:	681b      	ldr	r3, [r3, #0]
 8010aea:	6011      	str	r1, [r2, #0]
 8010aec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010af0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010af4:	2301      	movs	r3, #1
 8010af6:	e08c      	b.n	8010c12 <_printf_i+0x1be>
 8010af8:	681b      	ldr	r3, [r3, #0]
 8010afa:	6011      	str	r1, [r2, #0]
 8010afc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010b00:	bf18      	it	ne
 8010b02:	b21b      	sxthne	r3, r3
 8010b04:	e7cf      	b.n	8010aa6 <_printf_i+0x52>
 8010b06:	6813      	ldr	r3, [r2, #0]
 8010b08:	6825      	ldr	r5, [r4, #0]
 8010b0a:	1d18      	adds	r0, r3, #4
 8010b0c:	6010      	str	r0, [r2, #0]
 8010b0e:	0628      	lsls	r0, r5, #24
 8010b10:	d501      	bpl.n	8010b16 <_printf_i+0xc2>
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	e002      	b.n	8010b1c <_printf_i+0xc8>
 8010b16:	0668      	lsls	r0, r5, #25
 8010b18:	d5fb      	bpl.n	8010b12 <_printf_i+0xbe>
 8010b1a:	881b      	ldrh	r3, [r3, #0]
 8010b1c:	4854      	ldr	r0, [pc, #336]	; (8010c70 <_printf_i+0x21c>)
 8010b1e:	296f      	cmp	r1, #111	; 0x6f
 8010b20:	bf14      	ite	ne
 8010b22:	220a      	movne	r2, #10
 8010b24:	2208      	moveq	r2, #8
 8010b26:	2100      	movs	r1, #0
 8010b28:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010b2c:	6865      	ldr	r5, [r4, #4]
 8010b2e:	60a5      	str	r5, [r4, #8]
 8010b30:	2d00      	cmp	r5, #0
 8010b32:	f2c0 8095 	blt.w	8010c60 <_printf_i+0x20c>
 8010b36:	6821      	ldr	r1, [r4, #0]
 8010b38:	f021 0104 	bic.w	r1, r1, #4
 8010b3c:	6021      	str	r1, [r4, #0]
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d13d      	bne.n	8010bbe <_printf_i+0x16a>
 8010b42:	2d00      	cmp	r5, #0
 8010b44:	f040 808e 	bne.w	8010c64 <_printf_i+0x210>
 8010b48:	4665      	mov	r5, ip
 8010b4a:	2a08      	cmp	r2, #8
 8010b4c:	d10b      	bne.n	8010b66 <_printf_i+0x112>
 8010b4e:	6823      	ldr	r3, [r4, #0]
 8010b50:	07db      	lsls	r3, r3, #31
 8010b52:	d508      	bpl.n	8010b66 <_printf_i+0x112>
 8010b54:	6923      	ldr	r3, [r4, #16]
 8010b56:	6862      	ldr	r2, [r4, #4]
 8010b58:	429a      	cmp	r2, r3
 8010b5a:	bfde      	ittt	le
 8010b5c:	2330      	movle	r3, #48	; 0x30
 8010b5e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010b62:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010b66:	ebac 0305 	sub.w	r3, ip, r5
 8010b6a:	6123      	str	r3, [r4, #16]
 8010b6c:	f8cd 8000 	str.w	r8, [sp]
 8010b70:	463b      	mov	r3, r7
 8010b72:	aa03      	add	r2, sp, #12
 8010b74:	4621      	mov	r1, r4
 8010b76:	4630      	mov	r0, r6
 8010b78:	f7ff fef6 	bl	8010968 <_printf_common>
 8010b7c:	3001      	adds	r0, #1
 8010b7e:	d14d      	bne.n	8010c1c <_printf_i+0x1c8>
 8010b80:	f04f 30ff 	mov.w	r0, #4294967295
 8010b84:	b005      	add	sp, #20
 8010b86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010b8a:	4839      	ldr	r0, [pc, #228]	; (8010c70 <_printf_i+0x21c>)
 8010b8c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8010b90:	6813      	ldr	r3, [r2, #0]
 8010b92:	6821      	ldr	r1, [r4, #0]
 8010b94:	1d1d      	adds	r5, r3, #4
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	6015      	str	r5, [r2, #0]
 8010b9a:	060a      	lsls	r2, r1, #24
 8010b9c:	d50b      	bpl.n	8010bb6 <_printf_i+0x162>
 8010b9e:	07ca      	lsls	r2, r1, #31
 8010ba0:	bf44      	itt	mi
 8010ba2:	f041 0120 	orrmi.w	r1, r1, #32
 8010ba6:	6021      	strmi	r1, [r4, #0]
 8010ba8:	b91b      	cbnz	r3, 8010bb2 <_printf_i+0x15e>
 8010baa:	6822      	ldr	r2, [r4, #0]
 8010bac:	f022 0220 	bic.w	r2, r2, #32
 8010bb0:	6022      	str	r2, [r4, #0]
 8010bb2:	2210      	movs	r2, #16
 8010bb4:	e7b7      	b.n	8010b26 <_printf_i+0xd2>
 8010bb6:	064d      	lsls	r5, r1, #25
 8010bb8:	bf48      	it	mi
 8010bba:	b29b      	uxthmi	r3, r3
 8010bbc:	e7ef      	b.n	8010b9e <_printf_i+0x14a>
 8010bbe:	4665      	mov	r5, ip
 8010bc0:	fbb3 f1f2 	udiv	r1, r3, r2
 8010bc4:	fb02 3311 	mls	r3, r2, r1, r3
 8010bc8:	5cc3      	ldrb	r3, [r0, r3]
 8010bca:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8010bce:	460b      	mov	r3, r1
 8010bd0:	2900      	cmp	r1, #0
 8010bd2:	d1f5      	bne.n	8010bc0 <_printf_i+0x16c>
 8010bd4:	e7b9      	b.n	8010b4a <_printf_i+0xf6>
 8010bd6:	6813      	ldr	r3, [r2, #0]
 8010bd8:	6825      	ldr	r5, [r4, #0]
 8010bda:	6961      	ldr	r1, [r4, #20]
 8010bdc:	1d18      	adds	r0, r3, #4
 8010bde:	6010      	str	r0, [r2, #0]
 8010be0:	0628      	lsls	r0, r5, #24
 8010be2:	681b      	ldr	r3, [r3, #0]
 8010be4:	d501      	bpl.n	8010bea <_printf_i+0x196>
 8010be6:	6019      	str	r1, [r3, #0]
 8010be8:	e002      	b.n	8010bf0 <_printf_i+0x19c>
 8010bea:	066a      	lsls	r2, r5, #25
 8010bec:	d5fb      	bpl.n	8010be6 <_printf_i+0x192>
 8010bee:	8019      	strh	r1, [r3, #0]
 8010bf0:	2300      	movs	r3, #0
 8010bf2:	6123      	str	r3, [r4, #16]
 8010bf4:	4665      	mov	r5, ip
 8010bf6:	e7b9      	b.n	8010b6c <_printf_i+0x118>
 8010bf8:	6813      	ldr	r3, [r2, #0]
 8010bfa:	1d19      	adds	r1, r3, #4
 8010bfc:	6011      	str	r1, [r2, #0]
 8010bfe:	681d      	ldr	r5, [r3, #0]
 8010c00:	6862      	ldr	r2, [r4, #4]
 8010c02:	2100      	movs	r1, #0
 8010c04:	4628      	mov	r0, r5
 8010c06:	f7ef fb0b 	bl	8000220 <memchr>
 8010c0a:	b108      	cbz	r0, 8010c10 <_printf_i+0x1bc>
 8010c0c:	1b40      	subs	r0, r0, r5
 8010c0e:	6060      	str	r0, [r4, #4]
 8010c10:	6863      	ldr	r3, [r4, #4]
 8010c12:	6123      	str	r3, [r4, #16]
 8010c14:	2300      	movs	r3, #0
 8010c16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010c1a:	e7a7      	b.n	8010b6c <_printf_i+0x118>
 8010c1c:	6923      	ldr	r3, [r4, #16]
 8010c1e:	462a      	mov	r2, r5
 8010c20:	4639      	mov	r1, r7
 8010c22:	4630      	mov	r0, r6
 8010c24:	47c0      	blx	r8
 8010c26:	3001      	adds	r0, #1
 8010c28:	d0aa      	beq.n	8010b80 <_printf_i+0x12c>
 8010c2a:	6823      	ldr	r3, [r4, #0]
 8010c2c:	079b      	lsls	r3, r3, #30
 8010c2e:	d413      	bmi.n	8010c58 <_printf_i+0x204>
 8010c30:	68e0      	ldr	r0, [r4, #12]
 8010c32:	9b03      	ldr	r3, [sp, #12]
 8010c34:	4298      	cmp	r0, r3
 8010c36:	bfb8      	it	lt
 8010c38:	4618      	movlt	r0, r3
 8010c3a:	e7a3      	b.n	8010b84 <_printf_i+0x130>
 8010c3c:	2301      	movs	r3, #1
 8010c3e:	464a      	mov	r2, r9
 8010c40:	4639      	mov	r1, r7
 8010c42:	4630      	mov	r0, r6
 8010c44:	47c0      	blx	r8
 8010c46:	3001      	adds	r0, #1
 8010c48:	d09a      	beq.n	8010b80 <_printf_i+0x12c>
 8010c4a:	3501      	adds	r5, #1
 8010c4c:	68e3      	ldr	r3, [r4, #12]
 8010c4e:	9a03      	ldr	r2, [sp, #12]
 8010c50:	1a9b      	subs	r3, r3, r2
 8010c52:	42ab      	cmp	r3, r5
 8010c54:	dcf2      	bgt.n	8010c3c <_printf_i+0x1e8>
 8010c56:	e7eb      	b.n	8010c30 <_printf_i+0x1dc>
 8010c58:	2500      	movs	r5, #0
 8010c5a:	f104 0919 	add.w	r9, r4, #25
 8010c5e:	e7f5      	b.n	8010c4c <_printf_i+0x1f8>
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d1ac      	bne.n	8010bbe <_printf_i+0x16a>
 8010c64:	7803      	ldrb	r3, [r0, #0]
 8010c66:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010c6a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010c6e:	e76c      	b.n	8010b4a <_printf_i+0xf6>
 8010c70:	08014e3b 	.word	0x08014e3b
 8010c74:	08014e4c 	.word	0x08014e4c

08010c78 <copysign>:
 8010c78:	ec51 0b10 	vmov	r0, r1, d0
 8010c7c:	ee11 0a90 	vmov	r0, s3
 8010c80:	ee10 2a10 	vmov	r2, s0
 8010c84:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010c88:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8010c8c:	ea41 0300 	orr.w	r3, r1, r0
 8010c90:	ec43 2b10 	vmov	d0, r2, r3
 8010c94:	4770      	bx	lr
	...

08010c98 <_sbrk_r>:
 8010c98:	b538      	push	{r3, r4, r5, lr}
 8010c9a:	4c06      	ldr	r4, [pc, #24]	; (8010cb4 <_sbrk_r+0x1c>)
 8010c9c:	2300      	movs	r3, #0
 8010c9e:	4605      	mov	r5, r0
 8010ca0:	4608      	mov	r0, r1
 8010ca2:	6023      	str	r3, [r4, #0]
 8010ca4:	f7f3 fe28 	bl	80048f8 <_sbrk>
 8010ca8:	1c43      	adds	r3, r0, #1
 8010caa:	d102      	bne.n	8010cb2 <_sbrk_r+0x1a>
 8010cac:	6823      	ldr	r3, [r4, #0]
 8010cae:	b103      	cbz	r3, 8010cb2 <_sbrk_r+0x1a>
 8010cb0:	602b      	str	r3, [r5, #0]
 8010cb2:	bd38      	pop	{r3, r4, r5, pc}
 8010cb4:	2000632c 	.word	0x2000632c

08010cb8 <sniprintf>:
 8010cb8:	b40c      	push	{r2, r3}
 8010cba:	b530      	push	{r4, r5, lr}
 8010cbc:	4b17      	ldr	r3, [pc, #92]	; (8010d1c <sniprintf+0x64>)
 8010cbe:	1e0c      	subs	r4, r1, #0
 8010cc0:	b09d      	sub	sp, #116	; 0x74
 8010cc2:	681d      	ldr	r5, [r3, #0]
 8010cc4:	da08      	bge.n	8010cd8 <sniprintf+0x20>
 8010cc6:	238b      	movs	r3, #139	; 0x8b
 8010cc8:	602b      	str	r3, [r5, #0]
 8010cca:	f04f 30ff 	mov.w	r0, #4294967295
 8010cce:	b01d      	add	sp, #116	; 0x74
 8010cd0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010cd4:	b002      	add	sp, #8
 8010cd6:	4770      	bx	lr
 8010cd8:	f44f 7302 	mov.w	r3, #520	; 0x208
 8010cdc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010ce0:	bf14      	ite	ne
 8010ce2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010ce6:	4623      	moveq	r3, r4
 8010ce8:	9304      	str	r3, [sp, #16]
 8010cea:	9307      	str	r3, [sp, #28]
 8010cec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010cf0:	9002      	str	r0, [sp, #8]
 8010cf2:	9006      	str	r0, [sp, #24]
 8010cf4:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010cf8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8010cfa:	ab21      	add	r3, sp, #132	; 0x84
 8010cfc:	a902      	add	r1, sp, #8
 8010cfe:	4628      	mov	r0, r5
 8010d00:	9301      	str	r3, [sp, #4]
 8010d02:	f001 fd23 	bl	801274c <_svfiprintf_r>
 8010d06:	1c43      	adds	r3, r0, #1
 8010d08:	bfbc      	itt	lt
 8010d0a:	238b      	movlt	r3, #139	; 0x8b
 8010d0c:	602b      	strlt	r3, [r5, #0]
 8010d0e:	2c00      	cmp	r4, #0
 8010d10:	d0dd      	beq.n	8010cce <sniprintf+0x16>
 8010d12:	9b02      	ldr	r3, [sp, #8]
 8010d14:	2200      	movs	r2, #0
 8010d16:	701a      	strb	r2, [r3, #0]
 8010d18:	e7d9      	b.n	8010cce <sniprintf+0x16>
 8010d1a:	bf00      	nop
 8010d1c:	200001b8 	.word	0x200001b8

08010d20 <siprintf>:
 8010d20:	b40e      	push	{r1, r2, r3}
 8010d22:	b500      	push	{lr}
 8010d24:	b09c      	sub	sp, #112	; 0x70
 8010d26:	ab1d      	add	r3, sp, #116	; 0x74
 8010d28:	9002      	str	r0, [sp, #8]
 8010d2a:	9006      	str	r0, [sp, #24]
 8010d2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010d30:	4809      	ldr	r0, [pc, #36]	; (8010d58 <siprintf+0x38>)
 8010d32:	9107      	str	r1, [sp, #28]
 8010d34:	9104      	str	r1, [sp, #16]
 8010d36:	4909      	ldr	r1, [pc, #36]	; (8010d5c <siprintf+0x3c>)
 8010d38:	f853 2b04 	ldr.w	r2, [r3], #4
 8010d3c:	9105      	str	r1, [sp, #20]
 8010d3e:	6800      	ldr	r0, [r0, #0]
 8010d40:	9301      	str	r3, [sp, #4]
 8010d42:	a902      	add	r1, sp, #8
 8010d44:	f001 fd02 	bl	801274c <_svfiprintf_r>
 8010d48:	9b02      	ldr	r3, [sp, #8]
 8010d4a:	2200      	movs	r2, #0
 8010d4c:	701a      	strb	r2, [r3, #0]
 8010d4e:	b01c      	add	sp, #112	; 0x70
 8010d50:	f85d eb04 	ldr.w	lr, [sp], #4
 8010d54:	b003      	add	sp, #12
 8010d56:	4770      	bx	lr
 8010d58:	200001b8 	.word	0x200001b8
 8010d5c:	ffff0208 	.word	0xffff0208

08010d60 <__sread>:
 8010d60:	b510      	push	{r4, lr}
 8010d62:	460c      	mov	r4, r1
 8010d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d68:	f001 fde8 	bl	801293c <_read_r>
 8010d6c:	2800      	cmp	r0, #0
 8010d6e:	bfab      	itete	ge
 8010d70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010d72:	89a3      	ldrhlt	r3, [r4, #12]
 8010d74:	181b      	addge	r3, r3, r0
 8010d76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010d7a:	bfac      	ite	ge
 8010d7c:	6563      	strge	r3, [r4, #84]	; 0x54
 8010d7e:	81a3      	strhlt	r3, [r4, #12]
 8010d80:	bd10      	pop	{r4, pc}

08010d82 <__swrite>:
 8010d82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d86:	461f      	mov	r7, r3
 8010d88:	898b      	ldrh	r3, [r1, #12]
 8010d8a:	05db      	lsls	r3, r3, #23
 8010d8c:	4605      	mov	r5, r0
 8010d8e:	460c      	mov	r4, r1
 8010d90:	4616      	mov	r6, r2
 8010d92:	d505      	bpl.n	8010da0 <__swrite+0x1e>
 8010d94:	2302      	movs	r3, #2
 8010d96:	2200      	movs	r2, #0
 8010d98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d9c:	f001 f8dc 	bl	8011f58 <_lseek_r>
 8010da0:	89a3      	ldrh	r3, [r4, #12]
 8010da2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010da6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010daa:	81a3      	strh	r3, [r4, #12]
 8010dac:	4632      	mov	r2, r6
 8010dae:	463b      	mov	r3, r7
 8010db0:	4628      	mov	r0, r5
 8010db2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010db6:	f000 b869 	b.w	8010e8c <_write_r>

08010dba <__sseek>:
 8010dba:	b510      	push	{r4, lr}
 8010dbc:	460c      	mov	r4, r1
 8010dbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010dc2:	f001 f8c9 	bl	8011f58 <_lseek_r>
 8010dc6:	1c43      	adds	r3, r0, #1
 8010dc8:	89a3      	ldrh	r3, [r4, #12]
 8010dca:	bf15      	itete	ne
 8010dcc:	6560      	strne	r0, [r4, #84]	; 0x54
 8010dce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010dd2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010dd6:	81a3      	strheq	r3, [r4, #12]
 8010dd8:	bf18      	it	ne
 8010dda:	81a3      	strhne	r3, [r4, #12]
 8010ddc:	bd10      	pop	{r4, pc}

08010dde <__sclose>:
 8010dde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010de2:	f000 b8db 	b.w	8010f9c <_close_r>
	...

08010de8 <__swbuf_r>:
 8010de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010dea:	460e      	mov	r6, r1
 8010dec:	4614      	mov	r4, r2
 8010dee:	4605      	mov	r5, r0
 8010df0:	b118      	cbz	r0, 8010dfa <__swbuf_r+0x12>
 8010df2:	6983      	ldr	r3, [r0, #24]
 8010df4:	b90b      	cbnz	r3, 8010dfa <__swbuf_r+0x12>
 8010df6:	f001 f817 	bl	8011e28 <__sinit>
 8010dfa:	4b21      	ldr	r3, [pc, #132]	; (8010e80 <__swbuf_r+0x98>)
 8010dfc:	429c      	cmp	r4, r3
 8010dfe:	d12a      	bne.n	8010e56 <__swbuf_r+0x6e>
 8010e00:	686c      	ldr	r4, [r5, #4]
 8010e02:	69a3      	ldr	r3, [r4, #24]
 8010e04:	60a3      	str	r3, [r4, #8]
 8010e06:	89a3      	ldrh	r3, [r4, #12]
 8010e08:	071a      	lsls	r2, r3, #28
 8010e0a:	d52e      	bpl.n	8010e6a <__swbuf_r+0x82>
 8010e0c:	6923      	ldr	r3, [r4, #16]
 8010e0e:	b363      	cbz	r3, 8010e6a <__swbuf_r+0x82>
 8010e10:	6923      	ldr	r3, [r4, #16]
 8010e12:	6820      	ldr	r0, [r4, #0]
 8010e14:	1ac0      	subs	r0, r0, r3
 8010e16:	6963      	ldr	r3, [r4, #20]
 8010e18:	b2f6      	uxtb	r6, r6
 8010e1a:	4283      	cmp	r3, r0
 8010e1c:	4637      	mov	r7, r6
 8010e1e:	dc04      	bgt.n	8010e2a <__swbuf_r+0x42>
 8010e20:	4621      	mov	r1, r4
 8010e22:	4628      	mov	r0, r5
 8010e24:	f000 ff96 	bl	8011d54 <_fflush_r>
 8010e28:	bb28      	cbnz	r0, 8010e76 <__swbuf_r+0x8e>
 8010e2a:	68a3      	ldr	r3, [r4, #8]
 8010e2c:	3b01      	subs	r3, #1
 8010e2e:	60a3      	str	r3, [r4, #8]
 8010e30:	6823      	ldr	r3, [r4, #0]
 8010e32:	1c5a      	adds	r2, r3, #1
 8010e34:	6022      	str	r2, [r4, #0]
 8010e36:	701e      	strb	r6, [r3, #0]
 8010e38:	6963      	ldr	r3, [r4, #20]
 8010e3a:	3001      	adds	r0, #1
 8010e3c:	4283      	cmp	r3, r0
 8010e3e:	d004      	beq.n	8010e4a <__swbuf_r+0x62>
 8010e40:	89a3      	ldrh	r3, [r4, #12]
 8010e42:	07db      	lsls	r3, r3, #31
 8010e44:	d519      	bpl.n	8010e7a <__swbuf_r+0x92>
 8010e46:	2e0a      	cmp	r6, #10
 8010e48:	d117      	bne.n	8010e7a <__swbuf_r+0x92>
 8010e4a:	4621      	mov	r1, r4
 8010e4c:	4628      	mov	r0, r5
 8010e4e:	f000 ff81 	bl	8011d54 <_fflush_r>
 8010e52:	b190      	cbz	r0, 8010e7a <__swbuf_r+0x92>
 8010e54:	e00f      	b.n	8010e76 <__swbuf_r+0x8e>
 8010e56:	4b0b      	ldr	r3, [pc, #44]	; (8010e84 <__swbuf_r+0x9c>)
 8010e58:	429c      	cmp	r4, r3
 8010e5a:	d101      	bne.n	8010e60 <__swbuf_r+0x78>
 8010e5c:	68ac      	ldr	r4, [r5, #8]
 8010e5e:	e7d0      	b.n	8010e02 <__swbuf_r+0x1a>
 8010e60:	4b09      	ldr	r3, [pc, #36]	; (8010e88 <__swbuf_r+0xa0>)
 8010e62:	429c      	cmp	r4, r3
 8010e64:	bf08      	it	eq
 8010e66:	68ec      	ldreq	r4, [r5, #12]
 8010e68:	e7cb      	b.n	8010e02 <__swbuf_r+0x1a>
 8010e6a:	4621      	mov	r1, r4
 8010e6c:	4628      	mov	r0, r5
 8010e6e:	f000 f81f 	bl	8010eb0 <__swsetup_r>
 8010e72:	2800      	cmp	r0, #0
 8010e74:	d0cc      	beq.n	8010e10 <__swbuf_r+0x28>
 8010e76:	f04f 37ff 	mov.w	r7, #4294967295
 8010e7a:	4638      	mov	r0, r7
 8010e7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e7e:	bf00      	nop
 8010e80:	08014e8c 	.word	0x08014e8c
 8010e84:	08014eac 	.word	0x08014eac
 8010e88:	08014e6c 	.word	0x08014e6c

08010e8c <_write_r>:
 8010e8c:	b538      	push	{r3, r4, r5, lr}
 8010e8e:	4c07      	ldr	r4, [pc, #28]	; (8010eac <_write_r+0x20>)
 8010e90:	4605      	mov	r5, r0
 8010e92:	4608      	mov	r0, r1
 8010e94:	4611      	mov	r1, r2
 8010e96:	2200      	movs	r2, #0
 8010e98:	6022      	str	r2, [r4, #0]
 8010e9a:	461a      	mov	r2, r3
 8010e9c:	f7f3 fcdb 	bl	8004856 <_write>
 8010ea0:	1c43      	adds	r3, r0, #1
 8010ea2:	d102      	bne.n	8010eaa <_write_r+0x1e>
 8010ea4:	6823      	ldr	r3, [r4, #0]
 8010ea6:	b103      	cbz	r3, 8010eaa <_write_r+0x1e>
 8010ea8:	602b      	str	r3, [r5, #0]
 8010eaa:	bd38      	pop	{r3, r4, r5, pc}
 8010eac:	2000632c 	.word	0x2000632c

08010eb0 <__swsetup_r>:
 8010eb0:	4b32      	ldr	r3, [pc, #200]	; (8010f7c <__swsetup_r+0xcc>)
 8010eb2:	b570      	push	{r4, r5, r6, lr}
 8010eb4:	681d      	ldr	r5, [r3, #0]
 8010eb6:	4606      	mov	r6, r0
 8010eb8:	460c      	mov	r4, r1
 8010eba:	b125      	cbz	r5, 8010ec6 <__swsetup_r+0x16>
 8010ebc:	69ab      	ldr	r3, [r5, #24]
 8010ebe:	b913      	cbnz	r3, 8010ec6 <__swsetup_r+0x16>
 8010ec0:	4628      	mov	r0, r5
 8010ec2:	f000 ffb1 	bl	8011e28 <__sinit>
 8010ec6:	4b2e      	ldr	r3, [pc, #184]	; (8010f80 <__swsetup_r+0xd0>)
 8010ec8:	429c      	cmp	r4, r3
 8010eca:	d10f      	bne.n	8010eec <__swsetup_r+0x3c>
 8010ecc:	686c      	ldr	r4, [r5, #4]
 8010ece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ed2:	b29a      	uxth	r2, r3
 8010ed4:	0715      	lsls	r5, r2, #28
 8010ed6:	d42c      	bmi.n	8010f32 <__swsetup_r+0x82>
 8010ed8:	06d0      	lsls	r0, r2, #27
 8010eda:	d411      	bmi.n	8010f00 <__swsetup_r+0x50>
 8010edc:	2209      	movs	r2, #9
 8010ede:	6032      	str	r2, [r6, #0]
 8010ee0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010ee4:	81a3      	strh	r3, [r4, #12]
 8010ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8010eea:	e03e      	b.n	8010f6a <__swsetup_r+0xba>
 8010eec:	4b25      	ldr	r3, [pc, #148]	; (8010f84 <__swsetup_r+0xd4>)
 8010eee:	429c      	cmp	r4, r3
 8010ef0:	d101      	bne.n	8010ef6 <__swsetup_r+0x46>
 8010ef2:	68ac      	ldr	r4, [r5, #8]
 8010ef4:	e7eb      	b.n	8010ece <__swsetup_r+0x1e>
 8010ef6:	4b24      	ldr	r3, [pc, #144]	; (8010f88 <__swsetup_r+0xd8>)
 8010ef8:	429c      	cmp	r4, r3
 8010efa:	bf08      	it	eq
 8010efc:	68ec      	ldreq	r4, [r5, #12]
 8010efe:	e7e6      	b.n	8010ece <__swsetup_r+0x1e>
 8010f00:	0751      	lsls	r1, r2, #29
 8010f02:	d512      	bpl.n	8010f2a <__swsetup_r+0x7a>
 8010f04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010f06:	b141      	cbz	r1, 8010f1a <__swsetup_r+0x6a>
 8010f08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010f0c:	4299      	cmp	r1, r3
 8010f0e:	d002      	beq.n	8010f16 <__swsetup_r+0x66>
 8010f10:	4630      	mov	r0, r6
 8010f12:	f7ff f86d 	bl	800fff0 <_free_r>
 8010f16:	2300      	movs	r3, #0
 8010f18:	6363      	str	r3, [r4, #52]	; 0x34
 8010f1a:	89a3      	ldrh	r3, [r4, #12]
 8010f1c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010f20:	81a3      	strh	r3, [r4, #12]
 8010f22:	2300      	movs	r3, #0
 8010f24:	6063      	str	r3, [r4, #4]
 8010f26:	6923      	ldr	r3, [r4, #16]
 8010f28:	6023      	str	r3, [r4, #0]
 8010f2a:	89a3      	ldrh	r3, [r4, #12]
 8010f2c:	f043 0308 	orr.w	r3, r3, #8
 8010f30:	81a3      	strh	r3, [r4, #12]
 8010f32:	6923      	ldr	r3, [r4, #16]
 8010f34:	b94b      	cbnz	r3, 8010f4a <__swsetup_r+0x9a>
 8010f36:	89a3      	ldrh	r3, [r4, #12]
 8010f38:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010f3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010f40:	d003      	beq.n	8010f4a <__swsetup_r+0x9a>
 8010f42:	4621      	mov	r1, r4
 8010f44:	4630      	mov	r0, r6
 8010f46:	f001 f83d 	bl	8011fc4 <__smakebuf_r>
 8010f4a:	89a2      	ldrh	r2, [r4, #12]
 8010f4c:	f012 0301 	ands.w	r3, r2, #1
 8010f50:	d00c      	beq.n	8010f6c <__swsetup_r+0xbc>
 8010f52:	2300      	movs	r3, #0
 8010f54:	60a3      	str	r3, [r4, #8]
 8010f56:	6963      	ldr	r3, [r4, #20]
 8010f58:	425b      	negs	r3, r3
 8010f5a:	61a3      	str	r3, [r4, #24]
 8010f5c:	6923      	ldr	r3, [r4, #16]
 8010f5e:	b953      	cbnz	r3, 8010f76 <__swsetup_r+0xc6>
 8010f60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f64:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8010f68:	d1ba      	bne.n	8010ee0 <__swsetup_r+0x30>
 8010f6a:	bd70      	pop	{r4, r5, r6, pc}
 8010f6c:	0792      	lsls	r2, r2, #30
 8010f6e:	bf58      	it	pl
 8010f70:	6963      	ldrpl	r3, [r4, #20]
 8010f72:	60a3      	str	r3, [r4, #8]
 8010f74:	e7f2      	b.n	8010f5c <__swsetup_r+0xac>
 8010f76:	2000      	movs	r0, #0
 8010f78:	e7f7      	b.n	8010f6a <__swsetup_r+0xba>
 8010f7a:	bf00      	nop
 8010f7c:	200001b8 	.word	0x200001b8
 8010f80:	08014e8c 	.word	0x08014e8c
 8010f84:	08014eac 	.word	0x08014eac
 8010f88:	08014e6c 	.word	0x08014e6c

08010f8c <abort>:
 8010f8c:	b508      	push	{r3, lr}
 8010f8e:	2006      	movs	r0, #6
 8010f90:	f001 fd0e 	bl	80129b0 <raise>
 8010f94:	2001      	movs	r0, #1
 8010f96:	f7f3 fc37 	bl	8004808 <_exit>
	...

08010f9c <_close_r>:
 8010f9c:	b538      	push	{r3, r4, r5, lr}
 8010f9e:	4c06      	ldr	r4, [pc, #24]	; (8010fb8 <_close_r+0x1c>)
 8010fa0:	2300      	movs	r3, #0
 8010fa2:	4605      	mov	r5, r0
 8010fa4:	4608      	mov	r0, r1
 8010fa6:	6023      	str	r3, [r4, #0]
 8010fa8:	f7f3 fc71 	bl	800488e <_close>
 8010fac:	1c43      	adds	r3, r0, #1
 8010fae:	d102      	bne.n	8010fb6 <_close_r+0x1a>
 8010fb0:	6823      	ldr	r3, [r4, #0]
 8010fb2:	b103      	cbz	r3, 8010fb6 <_close_r+0x1a>
 8010fb4:	602b      	str	r3, [r5, #0]
 8010fb6:	bd38      	pop	{r3, r4, r5, pc}
 8010fb8:	2000632c 	.word	0x2000632c

08010fbc <quorem>:
 8010fbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fc0:	6903      	ldr	r3, [r0, #16]
 8010fc2:	690c      	ldr	r4, [r1, #16]
 8010fc4:	42a3      	cmp	r3, r4
 8010fc6:	4680      	mov	r8, r0
 8010fc8:	f2c0 8082 	blt.w	80110d0 <quorem+0x114>
 8010fcc:	3c01      	subs	r4, #1
 8010fce:	f101 0714 	add.w	r7, r1, #20
 8010fd2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8010fd6:	f100 0614 	add.w	r6, r0, #20
 8010fda:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8010fde:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8010fe2:	eb06 030c 	add.w	r3, r6, ip
 8010fe6:	3501      	adds	r5, #1
 8010fe8:	eb07 090c 	add.w	r9, r7, ip
 8010fec:	9301      	str	r3, [sp, #4]
 8010fee:	fbb0 f5f5 	udiv	r5, r0, r5
 8010ff2:	b395      	cbz	r5, 801105a <quorem+0x9e>
 8010ff4:	f04f 0a00 	mov.w	sl, #0
 8010ff8:	4638      	mov	r0, r7
 8010ffa:	46b6      	mov	lr, r6
 8010ffc:	46d3      	mov	fp, sl
 8010ffe:	f850 2b04 	ldr.w	r2, [r0], #4
 8011002:	b293      	uxth	r3, r2
 8011004:	fb05 a303 	mla	r3, r5, r3, sl
 8011008:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801100c:	b29b      	uxth	r3, r3
 801100e:	ebab 0303 	sub.w	r3, fp, r3
 8011012:	0c12      	lsrs	r2, r2, #16
 8011014:	f8de b000 	ldr.w	fp, [lr]
 8011018:	fb05 a202 	mla	r2, r5, r2, sl
 801101c:	fa13 f38b 	uxtah	r3, r3, fp
 8011020:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8011024:	fa1f fb82 	uxth.w	fp, r2
 8011028:	f8de 2000 	ldr.w	r2, [lr]
 801102c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8011030:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011034:	b29b      	uxth	r3, r3
 8011036:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801103a:	4581      	cmp	r9, r0
 801103c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8011040:	f84e 3b04 	str.w	r3, [lr], #4
 8011044:	d2db      	bcs.n	8010ffe <quorem+0x42>
 8011046:	f856 300c 	ldr.w	r3, [r6, ip]
 801104a:	b933      	cbnz	r3, 801105a <quorem+0x9e>
 801104c:	9b01      	ldr	r3, [sp, #4]
 801104e:	3b04      	subs	r3, #4
 8011050:	429e      	cmp	r6, r3
 8011052:	461a      	mov	r2, r3
 8011054:	d330      	bcc.n	80110b8 <quorem+0xfc>
 8011056:	f8c8 4010 	str.w	r4, [r8, #16]
 801105a:	4640      	mov	r0, r8
 801105c:	f001 fa22 	bl	80124a4 <__mcmp>
 8011060:	2800      	cmp	r0, #0
 8011062:	db25      	blt.n	80110b0 <quorem+0xf4>
 8011064:	3501      	adds	r5, #1
 8011066:	4630      	mov	r0, r6
 8011068:	f04f 0c00 	mov.w	ip, #0
 801106c:	f857 2b04 	ldr.w	r2, [r7], #4
 8011070:	f8d0 e000 	ldr.w	lr, [r0]
 8011074:	b293      	uxth	r3, r2
 8011076:	ebac 0303 	sub.w	r3, ip, r3
 801107a:	0c12      	lsrs	r2, r2, #16
 801107c:	fa13 f38e 	uxtah	r3, r3, lr
 8011080:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8011084:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011088:	b29b      	uxth	r3, r3
 801108a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801108e:	45b9      	cmp	r9, r7
 8011090:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8011094:	f840 3b04 	str.w	r3, [r0], #4
 8011098:	d2e8      	bcs.n	801106c <quorem+0xb0>
 801109a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801109e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80110a2:	b92a      	cbnz	r2, 80110b0 <quorem+0xf4>
 80110a4:	3b04      	subs	r3, #4
 80110a6:	429e      	cmp	r6, r3
 80110a8:	461a      	mov	r2, r3
 80110aa:	d30b      	bcc.n	80110c4 <quorem+0x108>
 80110ac:	f8c8 4010 	str.w	r4, [r8, #16]
 80110b0:	4628      	mov	r0, r5
 80110b2:	b003      	add	sp, #12
 80110b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110b8:	6812      	ldr	r2, [r2, #0]
 80110ba:	3b04      	subs	r3, #4
 80110bc:	2a00      	cmp	r2, #0
 80110be:	d1ca      	bne.n	8011056 <quorem+0x9a>
 80110c0:	3c01      	subs	r4, #1
 80110c2:	e7c5      	b.n	8011050 <quorem+0x94>
 80110c4:	6812      	ldr	r2, [r2, #0]
 80110c6:	3b04      	subs	r3, #4
 80110c8:	2a00      	cmp	r2, #0
 80110ca:	d1ef      	bne.n	80110ac <quorem+0xf0>
 80110cc:	3c01      	subs	r4, #1
 80110ce:	e7ea      	b.n	80110a6 <quorem+0xea>
 80110d0:	2000      	movs	r0, #0
 80110d2:	e7ee      	b.n	80110b2 <quorem+0xf6>
 80110d4:	0000      	movs	r0, r0
	...

080110d8 <_dtoa_r>:
 80110d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110dc:	ec57 6b10 	vmov	r6, r7, d0
 80110e0:	b097      	sub	sp, #92	; 0x5c
 80110e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80110e4:	9106      	str	r1, [sp, #24]
 80110e6:	4604      	mov	r4, r0
 80110e8:	920b      	str	r2, [sp, #44]	; 0x2c
 80110ea:	9312      	str	r3, [sp, #72]	; 0x48
 80110ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80110f0:	e9cd 6700 	strd	r6, r7, [sp]
 80110f4:	b93d      	cbnz	r5, 8011106 <_dtoa_r+0x2e>
 80110f6:	2010      	movs	r0, #16
 80110f8:	f7fe ff56 	bl	800ffa8 <malloc>
 80110fc:	6260      	str	r0, [r4, #36]	; 0x24
 80110fe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011102:	6005      	str	r5, [r0, #0]
 8011104:	60c5      	str	r5, [r0, #12]
 8011106:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011108:	6819      	ldr	r1, [r3, #0]
 801110a:	b151      	cbz	r1, 8011122 <_dtoa_r+0x4a>
 801110c:	685a      	ldr	r2, [r3, #4]
 801110e:	604a      	str	r2, [r1, #4]
 8011110:	2301      	movs	r3, #1
 8011112:	4093      	lsls	r3, r2
 8011114:	608b      	str	r3, [r1, #8]
 8011116:	4620      	mov	r0, r4
 8011118:	f000 ffe3 	bl	80120e2 <_Bfree>
 801111c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801111e:	2200      	movs	r2, #0
 8011120:	601a      	str	r2, [r3, #0]
 8011122:	1e3b      	subs	r3, r7, #0
 8011124:	bfbb      	ittet	lt
 8011126:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801112a:	9301      	strlt	r3, [sp, #4]
 801112c:	2300      	movge	r3, #0
 801112e:	2201      	movlt	r2, #1
 8011130:	bfac      	ite	ge
 8011132:	f8c8 3000 	strge.w	r3, [r8]
 8011136:	f8c8 2000 	strlt.w	r2, [r8]
 801113a:	4baf      	ldr	r3, [pc, #700]	; (80113f8 <_dtoa_r+0x320>)
 801113c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011140:	ea33 0308 	bics.w	r3, r3, r8
 8011144:	d114      	bne.n	8011170 <_dtoa_r+0x98>
 8011146:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011148:	f242 730f 	movw	r3, #9999	; 0x270f
 801114c:	6013      	str	r3, [r2, #0]
 801114e:	9b00      	ldr	r3, [sp, #0]
 8011150:	b923      	cbnz	r3, 801115c <_dtoa_r+0x84>
 8011152:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8011156:	2800      	cmp	r0, #0
 8011158:	f000 8542 	beq.w	8011be0 <_dtoa_r+0xb08>
 801115c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801115e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801140c <_dtoa_r+0x334>
 8011162:	2b00      	cmp	r3, #0
 8011164:	f000 8544 	beq.w	8011bf0 <_dtoa_r+0xb18>
 8011168:	f10b 0303 	add.w	r3, fp, #3
 801116c:	f000 bd3e 	b.w	8011bec <_dtoa_r+0xb14>
 8011170:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011174:	2200      	movs	r2, #0
 8011176:	2300      	movs	r3, #0
 8011178:	4630      	mov	r0, r6
 801117a:	4639      	mov	r1, r7
 801117c:	f7ef fcc4 	bl	8000b08 <__aeabi_dcmpeq>
 8011180:	4681      	mov	r9, r0
 8011182:	b168      	cbz	r0, 80111a0 <_dtoa_r+0xc8>
 8011184:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011186:	2301      	movs	r3, #1
 8011188:	6013      	str	r3, [r2, #0]
 801118a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801118c:	2b00      	cmp	r3, #0
 801118e:	f000 8524 	beq.w	8011bda <_dtoa_r+0xb02>
 8011192:	4b9a      	ldr	r3, [pc, #616]	; (80113fc <_dtoa_r+0x324>)
 8011194:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011196:	f103 3bff 	add.w	fp, r3, #4294967295
 801119a:	6013      	str	r3, [r2, #0]
 801119c:	f000 bd28 	b.w	8011bf0 <_dtoa_r+0xb18>
 80111a0:	aa14      	add	r2, sp, #80	; 0x50
 80111a2:	a915      	add	r1, sp, #84	; 0x54
 80111a4:	ec47 6b10 	vmov	d0, r6, r7
 80111a8:	4620      	mov	r0, r4
 80111aa:	f001 f9f2 	bl	8012592 <__d2b>
 80111ae:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80111b2:	9004      	str	r0, [sp, #16]
 80111b4:	2d00      	cmp	r5, #0
 80111b6:	d07c      	beq.n	80112b2 <_dtoa_r+0x1da>
 80111b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80111bc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80111c0:	46b2      	mov	sl, r6
 80111c2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80111c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80111ca:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80111ce:	2200      	movs	r2, #0
 80111d0:	4b8b      	ldr	r3, [pc, #556]	; (8011400 <_dtoa_r+0x328>)
 80111d2:	4650      	mov	r0, sl
 80111d4:	4659      	mov	r1, fp
 80111d6:	f7ef f877 	bl	80002c8 <__aeabi_dsub>
 80111da:	a381      	add	r3, pc, #516	; (adr r3, 80113e0 <_dtoa_r+0x308>)
 80111dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111e0:	f7ef fa2a 	bl	8000638 <__aeabi_dmul>
 80111e4:	a380      	add	r3, pc, #512	; (adr r3, 80113e8 <_dtoa_r+0x310>)
 80111e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111ea:	f7ef f86f 	bl	80002cc <__adddf3>
 80111ee:	4606      	mov	r6, r0
 80111f0:	4628      	mov	r0, r5
 80111f2:	460f      	mov	r7, r1
 80111f4:	f7ef f9b6 	bl	8000564 <__aeabi_i2d>
 80111f8:	a37d      	add	r3, pc, #500	; (adr r3, 80113f0 <_dtoa_r+0x318>)
 80111fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111fe:	f7ef fa1b 	bl	8000638 <__aeabi_dmul>
 8011202:	4602      	mov	r2, r0
 8011204:	460b      	mov	r3, r1
 8011206:	4630      	mov	r0, r6
 8011208:	4639      	mov	r1, r7
 801120a:	f7ef f85f 	bl	80002cc <__adddf3>
 801120e:	4606      	mov	r6, r0
 8011210:	460f      	mov	r7, r1
 8011212:	f7ef fcc1 	bl	8000b98 <__aeabi_d2iz>
 8011216:	2200      	movs	r2, #0
 8011218:	4682      	mov	sl, r0
 801121a:	2300      	movs	r3, #0
 801121c:	4630      	mov	r0, r6
 801121e:	4639      	mov	r1, r7
 8011220:	f7ef fc7c 	bl	8000b1c <__aeabi_dcmplt>
 8011224:	b148      	cbz	r0, 801123a <_dtoa_r+0x162>
 8011226:	4650      	mov	r0, sl
 8011228:	f7ef f99c 	bl	8000564 <__aeabi_i2d>
 801122c:	4632      	mov	r2, r6
 801122e:	463b      	mov	r3, r7
 8011230:	f7ef fc6a 	bl	8000b08 <__aeabi_dcmpeq>
 8011234:	b908      	cbnz	r0, 801123a <_dtoa_r+0x162>
 8011236:	f10a 3aff 	add.w	sl, sl, #4294967295
 801123a:	f1ba 0f16 	cmp.w	sl, #22
 801123e:	d859      	bhi.n	80112f4 <_dtoa_r+0x21c>
 8011240:	4970      	ldr	r1, [pc, #448]	; (8011404 <_dtoa_r+0x32c>)
 8011242:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8011246:	e9dd 2300 	ldrd	r2, r3, [sp]
 801124a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801124e:	f7ef fc83 	bl	8000b58 <__aeabi_dcmpgt>
 8011252:	2800      	cmp	r0, #0
 8011254:	d050      	beq.n	80112f8 <_dtoa_r+0x220>
 8011256:	f10a 3aff 	add.w	sl, sl, #4294967295
 801125a:	2300      	movs	r3, #0
 801125c:	930f      	str	r3, [sp, #60]	; 0x3c
 801125e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011260:	1b5d      	subs	r5, r3, r5
 8011262:	f1b5 0801 	subs.w	r8, r5, #1
 8011266:	bf49      	itett	mi
 8011268:	f1c5 0301 	rsbmi	r3, r5, #1
 801126c:	2300      	movpl	r3, #0
 801126e:	9305      	strmi	r3, [sp, #20]
 8011270:	f04f 0800 	movmi.w	r8, #0
 8011274:	bf58      	it	pl
 8011276:	9305      	strpl	r3, [sp, #20]
 8011278:	f1ba 0f00 	cmp.w	sl, #0
 801127c:	db3e      	blt.n	80112fc <_dtoa_r+0x224>
 801127e:	2300      	movs	r3, #0
 8011280:	44d0      	add	r8, sl
 8011282:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8011286:	9307      	str	r3, [sp, #28]
 8011288:	9b06      	ldr	r3, [sp, #24]
 801128a:	2b09      	cmp	r3, #9
 801128c:	f200 8090 	bhi.w	80113b0 <_dtoa_r+0x2d8>
 8011290:	2b05      	cmp	r3, #5
 8011292:	bfc4      	itt	gt
 8011294:	3b04      	subgt	r3, #4
 8011296:	9306      	strgt	r3, [sp, #24]
 8011298:	9b06      	ldr	r3, [sp, #24]
 801129a:	f1a3 0302 	sub.w	r3, r3, #2
 801129e:	bfcc      	ite	gt
 80112a0:	2500      	movgt	r5, #0
 80112a2:	2501      	movle	r5, #1
 80112a4:	2b03      	cmp	r3, #3
 80112a6:	f200 808f 	bhi.w	80113c8 <_dtoa_r+0x2f0>
 80112aa:	e8df f003 	tbb	[pc, r3]
 80112ae:	7f7d      	.short	0x7f7d
 80112b0:	7131      	.short	0x7131
 80112b2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80112b6:	441d      	add	r5, r3
 80112b8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80112bc:	2820      	cmp	r0, #32
 80112be:	dd13      	ble.n	80112e8 <_dtoa_r+0x210>
 80112c0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80112c4:	9b00      	ldr	r3, [sp, #0]
 80112c6:	fa08 f800 	lsl.w	r8, r8, r0
 80112ca:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80112ce:	fa23 f000 	lsr.w	r0, r3, r0
 80112d2:	ea48 0000 	orr.w	r0, r8, r0
 80112d6:	f7ef f935 	bl	8000544 <__aeabi_ui2d>
 80112da:	2301      	movs	r3, #1
 80112dc:	4682      	mov	sl, r0
 80112de:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80112e2:	3d01      	subs	r5, #1
 80112e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80112e6:	e772      	b.n	80111ce <_dtoa_r+0xf6>
 80112e8:	9b00      	ldr	r3, [sp, #0]
 80112ea:	f1c0 0020 	rsb	r0, r0, #32
 80112ee:	fa03 f000 	lsl.w	r0, r3, r0
 80112f2:	e7f0      	b.n	80112d6 <_dtoa_r+0x1fe>
 80112f4:	2301      	movs	r3, #1
 80112f6:	e7b1      	b.n	801125c <_dtoa_r+0x184>
 80112f8:	900f      	str	r0, [sp, #60]	; 0x3c
 80112fa:	e7b0      	b.n	801125e <_dtoa_r+0x186>
 80112fc:	9b05      	ldr	r3, [sp, #20]
 80112fe:	eba3 030a 	sub.w	r3, r3, sl
 8011302:	9305      	str	r3, [sp, #20]
 8011304:	f1ca 0300 	rsb	r3, sl, #0
 8011308:	9307      	str	r3, [sp, #28]
 801130a:	2300      	movs	r3, #0
 801130c:	930e      	str	r3, [sp, #56]	; 0x38
 801130e:	e7bb      	b.n	8011288 <_dtoa_r+0x1b0>
 8011310:	2301      	movs	r3, #1
 8011312:	930a      	str	r3, [sp, #40]	; 0x28
 8011314:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011316:	2b00      	cmp	r3, #0
 8011318:	dd59      	ble.n	80113ce <_dtoa_r+0x2f6>
 801131a:	9302      	str	r3, [sp, #8]
 801131c:	4699      	mov	r9, r3
 801131e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011320:	2200      	movs	r2, #0
 8011322:	6072      	str	r2, [r6, #4]
 8011324:	2204      	movs	r2, #4
 8011326:	f102 0014 	add.w	r0, r2, #20
 801132a:	4298      	cmp	r0, r3
 801132c:	6871      	ldr	r1, [r6, #4]
 801132e:	d953      	bls.n	80113d8 <_dtoa_r+0x300>
 8011330:	4620      	mov	r0, r4
 8011332:	f000 fea2 	bl	801207a <_Balloc>
 8011336:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011338:	6030      	str	r0, [r6, #0]
 801133a:	f1b9 0f0e 	cmp.w	r9, #14
 801133e:	f8d3 b000 	ldr.w	fp, [r3]
 8011342:	f200 80e6 	bhi.w	8011512 <_dtoa_r+0x43a>
 8011346:	2d00      	cmp	r5, #0
 8011348:	f000 80e3 	beq.w	8011512 <_dtoa_r+0x43a>
 801134c:	ed9d 7b00 	vldr	d7, [sp]
 8011350:	f1ba 0f00 	cmp.w	sl, #0
 8011354:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8011358:	dd74      	ble.n	8011444 <_dtoa_r+0x36c>
 801135a:	4a2a      	ldr	r2, [pc, #168]	; (8011404 <_dtoa_r+0x32c>)
 801135c:	f00a 030f 	and.w	r3, sl, #15
 8011360:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011364:	ed93 7b00 	vldr	d7, [r3]
 8011368:	ea4f 162a 	mov.w	r6, sl, asr #4
 801136c:	06f0      	lsls	r0, r6, #27
 801136e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8011372:	d565      	bpl.n	8011440 <_dtoa_r+0x368>
 8011374:	4b24      	ldr	r3, [pc, #144]	; (8011408 <_dtoa_r+0x330>)
 8011376:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801137a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801137e:	f7ef fa85 	bl	800088c <__aeabi_ddiv>
 8011382:	e9cd 0100 	strd	r0, r1, [sp]
 8011386:	f006 060f 	and.w	r6, r6, #15
 801138a:	2503      	movs	r5, #3
 801138c:	4f1e      	ldr	r7, [pc, #120]	; (8011408 <_dtoa_r+0x330>)
 801138e:	e04c      	b.n	801142a <_dtoa_r+0x352>
 8011390:	2301      	movs	r3, #1
 8011392:	930a      	str	r3, [sp, #40]	; 0x28
 8011394:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011396:	4453      	add	r3, sl
 8011398:	f103 0901 	add.w	r9, r3, #1
 801139c:	9302      	str	r3, [sp, #8]
 801139e:	464b      	mov	r3, r9
 80113a0:	2b01      	cmp	r3, #1
 80113a2:	bfb8      	it	lt
 80113a4:	2301      	movlt	r3, #1
 80113a6:	e7ba      	b.n	801131e <_dtoa_r+0x246>
 80113a8:	2300      	movs	r3, #0
 80113aa:	e7b2      	b.n	8011312 <_dtoa_r+0x23a>
 80113ac:	2300      	movs	r3, #0
 80113ae:	e7f0      	b.n	8011392 <_dtoa_r+0x2ba>
 80113b0:	2501      	movs	r5, #1
 80113b2:	2300      	movs	r3, #0
 80113b4:	9306      	str	r3, [sp, #24]
 80113b6:	950a      	str	r5, [sp, #40]	; 0x28
 80113b8:	f04f 33ff 	mov.w	r3, #4294967295
 80113bc:	9302      	str	r3, [sp, #8]
 80113be:	4699      	mov	r9, r3
 80113c0:	2200      	movs	r2, #0
 80113c2:	2312      	movs	r3, #18
 80113c4:	920b      	str	r2, [sp, #44]	; 0x2c
 80113c6:	e7aa      	b.n	801131e <_dtoa_r+0x246>
 80113c8:	2301      	movs	r3, #1
 80113ca:	930a      	str	r3, [sp, #40]	; 0x28
 80113cc:	e7f4      	b.n	80113b8 <_dtoa_r+0x2e0>
 80113ce:	2301      	movs	r3, #1
 80113d0:	9302      	str	r3, [sp, #8]
 80113d2:	4699      	mov	r9, r3
 80113d4:	461a      	mov	r2, r3
 80113d6:	e7f5      	b.n	80113c4 <_dtoa_r+0x2ec>
 80113d8:	3101      	adds	r1, #1
 80113da:	6071      	str	r1, [r6, #4]
 80113dc:	0052      	lsls	r2, r2, #1
 80113de:	e7a2      	b.n	8011326 <_dtoa_r+0x24e>
 80113e0:	636f4361 	.word	0x636f4361
 80113e4:	3fd287a7 	.word	0x3fd287a7
 80113e8:	8b60c8b3 	.word	0x8b60c8b3
 80113ec:	3fc68a28 	.word	0x3fc68a28
 80113f0:	509f79fb 	.word	0x509f79fb
 80113f4:	3fd34413 	.word	0x3fd34413
 80113f8:	7ff00000 	.word	0x7ff00000
 80113fc:	08014e3a 	.word	0x08014e3a
 8011400:	3ff80000 	.word	0x3ff80000
 8011404:	08014ef8 	.word	0x08014ef8
 8011408:	08014ed0 	.word	0x08014ed0
 801140c:	08014e66 	.word	0x08014e66
 8011410:	07f1      	lsls	r1, r6, #31
 8011412:	d508      	bpl.n	8011426 <_dtoa_r+0x34e>
 8011414:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8011418:	e9d7 2300 	ldrd	r2, r3, [r7]
 801141c:	f7ef f90c 	bl	8000638 <__aeabi_dmul>
 8011420:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011424:	3501      	adds	r5, #1
 8011426:	1076      	asrs	r6, r6, #1
 8011428:	3708      	adds	r7, #8
 801142a:	2e00      	cmp	r6, #0
 801142c:	d1f0      	bne.n	8011410 <_dtoa_r+0x338>
 801142e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011432:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011436:	f7ef fa29 	bl	800088c <__aeabi_ddiv>
 801143a:	e9cd 0100 	strd	r0, r1, [sp]
 801143e:	e01a      	b.n	8011476 <_dtoa_r+0x39e>
 8011440:	2502      	movs	r5, #2
 8011442:	e7a3      	b.n	801138c <_dtoa_r+0x2b4>
 8011444:	f000 80a0 	beq.w	8011588 <_dtoa_r+0x4b0>
 8011448:	f1ca 0600 	rsb	r6, sl, #0
 801144c:	4b9f      	ldr	r3, [pc, #636]	; (80116cc <_dtoa_r+0x5f4>)
 801144e:	4fa0      	ldr	r7, [pc, #640]	; (80116d0 <_dtoa_r+0x5f8>)
 8011450:	f006 020f 	and.w	r2, r6, #15
 8011454:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011458:	e9d3 2300 	ldrd	r2, r3, [r3]
 801145c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8011460:	f7ef f8ea 	bl	8000638 <__aeabi_dmul>
 8011464:	e9cd 0100 	strd	r0, r1, [sp]
 8011468:	1136      	asrs	r6, r6, #4
 801146a:	2300      	movs	r3, #0
 801146c:	2502      	movs	r5, #2
 801146e:	2e00      	cmp	r6, #0
 8011470:	d17f      	bne.n	8011572 <_dtoa_r+0x49a>
 8011472:	2b00      	cmp	r3, #0
 8011474:	d1e1      	bne.n	801143a <_dtoa_r+0x362>
 8011476:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011478:	2b00      	cmp	r3, #0
 801147a:	f000 8087 	beq.w	801158c <_dtoa_r+0x4b4>
 801147e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011482:	2200      	movs	r2, #0
 8011484:	4b93      	ldr	r3, [pc, #588]	; (80116d4 <_dtoa_r+0x5fc>)
 8011486:	4630      	mov	r0, r6
 8011488:	4639      	mov	r1, r7
 801148a:	f7ef fb47 	bl	8000b1c <__aeabi_dcmplt>
 801148e:	2800      	cmp	r0, #0
 8011490:	d07c      	beq.n	801158c <_dtoa_r+0x4b4>
 8011492:	f1b9 0f00 	cmp.w	r9, #0
 8011496:	d079      	beq.n	801158c <_dtoa_r+0x4b4>
 8011498:	9b02      	ldr	r3, [sp, #8]
 801149a:	2b00      	cmp	r3, #0
 801149c:	dd35      	ble.n	801150a <_dtoa_r+0x432>
 801149e:	f10a 33ff 	add.w	r3, sl, #4294967295
 80114a2:	9308      	str	r3, [sp, #32]
 80114a4:	4639      	mov	r1, r7
 80114a6:	2200      	movs	r2, #0
 80114a8:	4b8b      	ldr	r3, [pc, #556]	; (80116d8 <_dtoa_r+0x600>)
 80114aa:	4630      	mov	r0, r6
 80114ac:	f7ef f8c4 	bl	8000638 <__aeabi_dmul>
 80114b0:	e9cd 0100 	strd	r0, r1, [sp]
 80114b4:	9f02      	ldr	r7, [sp, #8]
 80114b6:	3501      	adds	r5, #1
 80114b8:	4628      	mov	r0, r5
 80114ba:	f7ef f853 	bl	8000564 <__aeabi_i2d>
 80114be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80114c2:	f7ef f8b9 	bl	8000638 <__aeabi_dmul>
 80114c6:	2200      	movs	r2, #0
 80114c8:	4b84      	ldr	r3, [pc, #528]	; (80116dc <_dtoa_r+0x604>)
 80114ca:	f7ee feff 	bl	80002cc <__adddf3>
 80114ce:	4605      	mov	r5, r0
 80114d0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80114d4:	2f00      	cmp	r7, #0
 80114d6:	d15d      	bne.n	8011594 <_dtoa_r+0x4bc>
 80114d8:	2200      	movs	r2, #0
 80114da:	4b81      	ldr	r3, [pc, #516]	; (80116e0 <_dtoa_r+0x608>)
 80114dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80114e0:	f7ee fef2 	bl	80002c8 <__aeabi_dsub>
 80114e4:	462a      	mov	r2, r5
 80114e6:	4633      	mov	r3, r6
 80114e8:	e9cd 0100 	strd	r0, r1, [sp]
 80114ec:	f7ef fb34 	bl	8000b58 <__aeabi_dcmpgt>
 80114f0:	2800      	cmp	r0, #0
 80114f2:	f040 8288 	bne.w	8011a06 <_dtoa_r+0x92e>
 80114f6:	462a      	mov	r2, r5
 80114f8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80114fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011500:	f7ef fb0c 	bl	8000b1c <__aeabi_dcmplt>
 8011504:	2800      	cmp	r0, #0
 8011506:	f040 827c 	bne.w	8011a02 <_dtoa_r+0x92a>
 801150a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801150e:	e9cd 2300 	strd	r2, r3, [sp]
 8011512:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011514:	2b00      	cmp	r3, #0
 8011516:	f2c0 8150 	blt.w	80117ba <_dtoa_r+0x6e2>
 801151a:	f1ba 0f0e 	cmp.w	sl, #14
 801151e:	f300 814c 	bgt.w	80117ba <_dtoa_r+0x6e2>
 8011522:	4b6a      	ldr	r3, [pc, #424]	; (80116cc <_dtoa_r+0x5f4>)
 8011524:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011528:	ed93 7b00 	vldr	d7, [r3]
 801152c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801152e:	2b00      	cmp	r3, #0
 8011530:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011534:	f280 80d8 	bge.w	80116e8 <_dtoa_r+0x610>
 8011538:	f1b9 0f00 	cmp.w	r9, #0
 801153c:	f300 80d4 	bgt.w	80116e8 <_dtoa_r+0x610>
 8011540:	f040 825e 	bne.w	8011a00 <_dtoa_r+0x928>
 8011544:	2200      	movs	r2, #0
 8011546:	4b66      	ldr	r3, [pc, #408]	; (80116e0 <_dtoa_r+0x608>)
 8011548:	ec51 0b17 	vmov	r0, r1, d7
 801154c:	f7ef f874 	bl	8000638 <__aeabi_dmul>
 8011550:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011554:	f7ef faf6 	bl	8000b44 <__aeabi_dcmpge>
 8011558:	464f      	mov	r7, r9
 801155a:	464e      	mov	r6, r9
 801155c:	2800      	cmp	r0, #0
 801155e:	f040 8234 	bne.w	80119ca <_dtoa_r+0x8f2>
 8011562:	2331      	movs	r3, #49	; 0x31
 8011564:	f10b 0501 	add.w	r5, fp, #1
 8011568:	f88b 3000 	strb.w	r3, [fp]
 801156c:	f10a 0a01 	add.w	sl, sl, #1
 8011570:	e22f      	b.n	80119d2 <_dtoa_r+0x8fa>
 8011572:	07f2      	lsls	r2, r6, #31
 8011574:	d505      	bpl.n	8011582 <_dtoa_r+0x4aa>
 8011576:	e9d7 2300 	ldrd	r2, r3, [r7]
 801157a:	f7ef f85d 	bl	8000638 <__aeabi_dmul>
 801157e:	3501      	adds	r5, #1
 8011580:	2301      	movs	r3, #1
 8011582:	1076      	asrs	r6, r6, #1
 8011584:	3708      	adds	r7, #8
 8011586:	e772      	b.n	801146e <_dtoa_r+0x396>
 8011588:	2502      	movs	r5, #2
 801158a:	e774      	b.n	8011476 <_dtoa_r+0x39e>
 801158c:	f8cd a020 	str.w	sl, [sp, #32]
 8011590:	464f      	mov	r7, r9
 8011592:	e791      	b.n	80114b8 <_dtoa_r+0x3e0>
 8011594:	4b4d      	ldr	r3, [pc, #308]	; (80116cc <_dtoa_r+0x5f4>)
 8011596:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801159a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801159e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	d047      	beq.n	8011634 <_dtoa_r+0x55c>
 80115a4:	4602      	mov	r2, r0
 80115a6:	460b      	mov	r3, r1
 80115a8:	2000      	movs	r0, #0
 80115aa:	494e      	ldr	r1, [pc, #312]	; (80116e4 <_dtoa_r+0x60c>)
 80115ac:	f7ef f96e 	bl	800088c <__aeabi_ddiv>
 80115b0:	462a      	mov	r2, r5
 80115b2:	4633      	mov	r3, r6
 80115b4:	f7ee fe88 	bl	80002c8 <__aeabi_dsub>
 80115b8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80115bc:	465d      	mov	r5, fp
 80115be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80115c2:	f7ef fae9 	bl	8000b98 <__aeabi_d2iz>
 80115c6:	4606      	mov	r6, r0
 80115c8:	f7ee ffcc 	bl	8000564 <__aeabi_i2d>
 80115cc:	4602      	mov	r2, r0
 80115ce:	460b      	mov	r3, r1
 80115d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80115d4:	f7ee fe78 	bl	80002c8 <__aeabi_dsub>
 80115d8:	3630      	adds	r6, #48	; 0x30
 80115da:	f805 6b01 	strb.w	r6, [r5], #1
 80115de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80115e2:	e9cd 0100 	strd	r0, r1, [sp]
 80115e6:	f7ef fa99 	bl	8000b1c <__aeabi_dcmplt>
 80115ea:	2800      	cmp	r0, #0
 80115ec:	d163      	bne.n	80116b6 <_dtoa_r+0x5de>
 80115ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80115f2:	2000      	movs	r0, #0
 80115f4:	4937      	ldr	r1, [pc, #220]	; (80116d4 <_dtoa_r+0x5fc>)
 80115f6:	f7ee fe67 	bl	80002c8 <__aeabi_dsub>
 80115fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80115fe:	f7ef fa8d 	bl	8000b1c <__aeabi_dcmplt>
 8011602:	2800      	cmp	r0, #0
 8011604:	f040 80b7 	bne.w	8011776 <_dtoa_r+0x69e>
 8011608:	eba5 030b 	sub.w	r3, r5, fp
 801160c:	429f      	cmp	r7, r3
 801160e:	f77f af7c 	ble.w	801150a <_dtoa_r+0x432>
 8011612:	2200      	movs	r2, #0
 8011614:	4b30      	ldr	r3, [pc, #192]	; (80116d8 <_dtoa_r+0x600>)
 8011616:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801161a:	f7ef f80d 	bl	8000638 <__aeabi_dmul>
 801161e:	2200      	movs	r2, #0
 8011620:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011624:	4b2c      	ldr	r3, [pc, #176]	; (80116d8 <_dtoa_r+0x600>)
 8011626:	e9dd 0100 	ldrd	r0, r1, [sp]
 801162a:	f7ef f805 	bl	8000638 <__aeabi_dmul>
 801162e:	e9cd 0100 	strd	r0, r1, [sp]
 8011632:	e7c4      	b.n	80115be <_dtoa_r+0x4e6>
 8011634:	462a      	mov	r2, r5
 8011636:	4633      	mov	r3, r6
 8011638:	f7ee fffe 	bl	8000638 <__aeabi_dmul>
 801163c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011640:	eb0b 0507 	add.w	r5, fp, r7
 8011644:	465e      	mov	r6, fp
 8011646:	e9dd 0100 	ldrd	r0, r1, [sp]
 801164a:	f7ef faa5 	bl	8000b98 <__aeabi_d2iz>
 801164e:	4607      	mov	r7, r0
 8011650:	f7ee ff88 	bl	8000564 <__aeabi_i2d>
 8011654:	3730      	adds	r7, #48	; 0x30
 8011656:	4602      	mov	r2, r0
 8011658:	460b      	mov	r3, r1
 801165a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801165e:	f7ee fe33 	bl	80002c8 <__aeabi_dsub>
 8011662:	f806 7b01 	strb.w	r7, [r6], #1
 8011666:	42ae      	cmp	r6, r5
 8011668:	e9cd 0100 	strd	r0, r1, [sp]
 801166c:	f04f 0200 	mov.w	r2, #0
 8011670:	d126      	bne.n	80116c0 <_dtoa_r+0x5e8>
 8011672:	4b1c      	ldr	r3, [pc, #112]	; (80116e4 <_dtoa_r+0x60c>)
 8011674:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8011678:	f7ee fe28 	bl	80002cc <__adddf3>
 801167c:	4602      	mov	r2, r0
 801167e:	460b      	mov	r3, r1
 8011680:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011684:	f7ef fa68 	bl	8000b58 <__aeabi_dcmpgt>
 8011688:	2800      	cmp	r0, #0
 801168a:	d174      	bne.n	8011776 <_dtoa_r+0x69e>
 801168c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011690:	2000      	movs	r0, #0
 8011692:	4914      	ldr	r1, [pc, #80]	; (80116e4 <_dtoa_r+0x60c>)
 8011694:	f7ee fe18 	bl	80002c8 <__aeabi_dsub>
 8011698:	4602      	mov	r2, r0
 801169a:	460b      	mov	r3, r1
 801169c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80116a0:	f7ef fa3c 	bl	8000b1c <__aeabi_dcmplt>
 80116a4:	2800      	cmp	r0, #0
 80116a6:	f43f af30 	beq.w	801150a <_dtoa_r+0x432>
 80116aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80116ae:	2b30      	cmp	r3, #48	; 0x30
 80116b0:	f105 32ff 	add.w	r2, r5, #4294967295
 80116b4:	d002      	beq.n	80116bc <_dtoa_r+0x5e4>
 80116b6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80116ba:	e04a      	b.n	8011752 <_dtoa_r+0x67a>
 80116bc:	4615      	mov	r5, r2
 80116be:	e7f4      	b.n	80116aa <_dtoa_r+0x5d2>
 80116c0:	4b05      	ldr	r3, [pc, #20]	; (80116d8 <_dtoa_r+0x600>)
 80116c2:	f7ee ffb9 	bl	8000638 <__aeabi_dmul>
 80116c6:	e9cd 0100 	strd	r0, r1, [sp]
 80116ca:	e7bc      	b.n	8011646 <_dtoa_r+0x56e>
 80116cc:	08014ef8 	.word	0x08014ef8
 80116d0:	08014ed0 	.word	0x08014ed0
 80116d4:	3ff00000 	.word	0x3ff00000
 80116d8:	40240000 	.word	0x40240000
 80116dc:	401c0000 	.word	0x401c0000
 80116e0:	40140000 	.word	0x40140000
 80116e4:	3fe00000 	.word	0x3fe00000
 80116e8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80116ec:	465d      	mov	r5, fp
 80116ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80116f2:	4630      	mov	r0, r6
 80116f4:	4639      	mov	r1, r7
 80116f6:	f7ef f8c9 	bl	800088c <__aeabi_ddiv>
 80116fa:	f7ef fa4d 	bl	8000b98 <__aeabi_d2iz>
 80116fe:	4680      	mov	r8, r0
 8011700:	f7ee ff30 	bl	8000564 <__aeabi_i2d>
 8011704:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011708:	f7ee ff96 	bl	8000638 <__aeabi_dmul>
 801170c:	4602      	mov	r2, r0
 801170e:	460b      	mov	r3, r1
 8011710:	4630      	mov	r0, r6
 8011712:	4639      	mov	r1, r7
 8011714:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8011718:	f7ee fdd6 	bl	80002c8 <__aeabi_dsub>
 801171c:	f805 6b01 	strb.w	r6, [r5], #1
 8011720:	eba5 060b 	sub.w	r6, r5, fp
 8011724:	45b1      	cmp	r9, r6
 8011726:	4602      	mov	r2, r0
 8011728:	460b      	mov	r3, r1
 801172a:	d139      	bne.n	80117a0 <_dtoa_r+0x6c8>
 801172c:	f7ee fdce 	bl	80002cc <__adddf3>
 8011730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011734:	4606      	mov	r6, r0
 8011736:	460f      	mov	r7, r1
 8011738:	f7ef fa0e 	bl	8000b58 <__aeabi_dcmpgt>
 801173c:	b9c8      	cbnz	r0, 8011772 <_dtoa_r+0x69a>
 801173e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011742:	4630      	mov	r0, r6
 8011744:	4639      	mov	r1, r7
 8011746:	f7ef f9df 	bl	8000b08 <__aeabi_dcmpeq>
 801174a:	b110      	cbz	r0, 8011752 <_dtoa_r+0x67a>
 801174c:	f018 0f01 	tst.w	r8, #1
 8011750:	d10f      	bne.n	8011772 <_dtoa_r+0x69a>
 8011752:	9904      	ldr	r1, [sp, #16]
 8011754:	4620      	mov	r0, r4
 8011756:	f000 fcc4 	bl	80120e2 <_Bfree>
 801175a:	2300      	movs	r3, #0
 801175c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801175e:	702b      	strb	r3, [r5, #0]
 8011760:	f10a 0301 	add.w	r3, sl, #1
 8011764:	6013      	str	r3, [r2, #0]
 8011766:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011768:	2b00      	cmp	r3, #0
 801176a:	f000 8241 	beq.w	8011bf0 <_dtoa_r+0xb18>
 801176e:	601d      	str	r5, [r3, #0]
 8011770:	e23e      	b.n	8011bf0 <_dtoa_r+0xb18>
 8011772:	f8cd a020 	str.w	sl, [sp, #32]
 8011776:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801177a:	2a39      	cmp	r2, #57	; 0x39
 801177c:	f105 33ff 	add.w	r3, r5, #4294967295
 8011780:	d108      	bne.n	8011794 <_dtoa_r+0x6bc>
 8011782:	459b      	cmp	fp, r3
 8011784:	d10a      	bne.n	801179c <_dtoa_r+0x6c4>
 8011786:	9b08      	ldr	r3, [sp, #32]
 8011788:	3301      	adds	r3, #1
 801178a:	9308      	str	r3, [sp, #32]
 801178c:	2330      	movs	r3, #48	; 0x30
 801178e:	f88b 3000 	strb.w	r3, [fp]
 8011792:	465b      	mov	r3, fp
 8011794:	781a      	ldrb	r2, [r3, #0]
 8011796:	3201      	adds	r2, #1
 8011798:	701a      	strb	r2, [r3, #0]
 801179a:	e78c      	b.n	80116b6 <_dtoa_r+0x5de>
 801179c:	461d      	mov	r5, r3
 801179e:	e7ea      	b.n	8011776 <_dtoa_r+0x69e>
 80117a0:	2200      	movs	r2, #0
 80117a2:	4b9b      	ldr	r3, [pc, #620]	; (8011a10 <_dtoa_r+0x938>)
 80117a4:	f7ee ff48 	bl	8000638 <__aeabi_dmul>
 80117a8:	2200      	movs	r2, #0
 80117aa:	2300      	movs	r3, #0
 80117ac:	4606      	mov	r6, r0
 80117ae:	460f      	mov	r7, r1
 80117b0:	f7ef f9aa 	bl	8000b08 <__aeabi_dcmpeq>
 80117b4:	2800      	cmp	r0, #0
 80117b6:	d09a      	beq.n	80116ee <_dtoa_r+0x616>
 80117b8:	e7cb      	b.n	8011752 <_dtoa_r+0x67a>
 80117ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80117bc:	2a00      	cmp	r2, #0
 80117be:	f000 808b 	beq.w	80118d8 <_dtoa_r+0x800>
 80117c2:	9a06      	ldr	r2, [sp, #24]
 80117c4:	2a01      	cmp	r2, #1
 80117c6:	dc6e      	bgt.n	80118a6 <_dtoa_r+0x7ce>
 80117c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80117ca:	2a00      	cmp	r2, #0
 80117cc:	d067      	beq.n	801189e <_dtoa_r+0x7c6>
 80117ce:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80117d2:	9f07      	ldr	r7, [sp, #28]
 80117d4:	9d05      	ldr	r5, [sp, #20]
 80117d6:	9a05      	ldr	r2, [sp, #20]
 80117d8:	2101      	movs	r1, #1
 80117da:	441a      	add	r2, r3
 80117dc:	4620      	mov	r0, r4
 80117de:	9205      	str	r2, [sp, #20]
 80117e0:	4498      	add	r8, r3
 80117e2:	f000 fd1e 	bl	8012222 <__i2b>
 80117e6:	4606      	mov	r6, r0
 80117e8:	2d00      	cmp	r5, #0
 80117ea:	dd0c      	ble.n	8011806 <_dtoa_r+0x72e>
 80117ec:	f1b8 0f00 	cmp.w	r8, #0
 80117f0:	dd09      	ble.n	8011806 <_dtoa_r+0x72e>
 80117f2:	4545      	cmp	r5, r8
 80117f4:	9a05      	ldr	r2, [sp, #20]
 80117f6:	462b      	mov	r3, r5
 80117f8:	bfa8      	it	ge
 80117fa:	4643      	movge	r3, r8
 80117fc:	1ad2      	subs	r2, r2, r3
 80117fe:	9205      	str	r2, [sp, #20]
 8011800:	1aed      	subs	r5, r5, r3
 8011802:	eba8 0803 	sub.w	r8, r8, r3
 8011806:	9b07      	ldr	r3, [sp, #28]
 8011808:	b1eb      	cbz	r3, 8011846 <_dtoa_r+0x76e>
 801180a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801180c:	2b00      	cmp	r3, #0
 801180e:	d067      	beq.n	80118e0 <_dtoa_r+0x808>
 8011810:	b18f      	cbz	r7, 8011836 <_dtoa_r+0x75e>
 8011812:	4631      	mov	r1, r6
 8011814:	463a      	mov	r2, r7
 8011816:	4620      	mov	r0, r4
 8011818:	f000 fda2 	bl	8012360 <__pow5mult>
 801181c:	9a04      	ldr	r2, [sp, #16]
 801181e:	4601      	mov	r1, r0
 8011820:	4606      	mov	r6, r0
 8011822:	4620      	mov	r0, r4
 8011824:	f000 fd06 	bl	8012234 <__multiply>
 8011828:	9904      	ldr	r1, [sp, #16]
 801182a:	9008      	str	r0, [sp, #32]
 801182c:	4620      	mov	r0, r4
 801182e:	f000 fc58 	bl	80120e2 <_Bfree>
 8011832:	9b08      	ldr	r3, [sp, #32]
 8011834:	9304      	str	r3, [sp, #16]
 8011836:	9b07      	ldr	r3, [sp, #28]
 8011838:	1bda      	subs	r2, r3, r7
 801183a:	d004      	beq.n	8011846 <_dtoa_r+0x76e>
 801183c:	9904      	ldr	r1, [sp, #16]
 801183e:	4620      	mov	r0, r4
 8011840:	f000 fd8e 	bl	8012360 <__pow5mult>
 8011844:	9004      	str	r0, [sp, #16]
 8011846:	2101      	movs	r1, #1
 8011848:	4620      	mov	r0, r4
 801184a:	f000 fcea 	bl	8012222 <__i2b>
 801184e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011850:	4607      	mov	r7, r0
 8011852:	2b00      	cmp	r3, #0
 8011854:	f000 81d0 	beq.w	8011bf8 <_dtoa_r+0xb20>
 8011858:	461a      	mov	r2, r3
 801185a:	4601      	mov	r1, r0
 801185c:	4620      	mov	r0, r4
 801185e:	f000 fd7f 	bl	8012360 <__pow5mult>
 8011862:	9b06      	ldr	r3, [sp, #24]
 8011864:	2b01      	cmp	r3, #1
 8011866:	4607      	mov	r7, r0
 8011868:	dc40      	bgt.n	80118ec <_dtoa_r+0x814>
 801186a:	9b00      	ldr	r3, [sp, #0]
 801186c:	2b00      	cmp	r3, #0
 801186e:	d139      	bne.n	80118e4 <_dtoa_r+0x80c>
 8011870:	9b01      	ldr	r3, [sp, #4]
 8011872:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011876:	2b00      	cmp	r3, #0
 8011878:	d136      	bne.n	80118e8 <_dtoa_r+0x810>
 801187a:	9b01      	ldr	r3, [sp, #4]
 801187c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011880:	0d1b      	lsrs	r3, r3, #20
 8011882:	051b      	lsls	r3, r3, #20
 8011884:	b12b      	cbz	r3, 8011892 <_dtoa_r+0x7ba>
 8011886:	9b05      	ldr	r3, [sp, #20]
 8011888:	3301      	adds	r3, #1
 801188a:	9305      	str	r3, [sp, #20]
 801188c:	f108 0801 	add.w	r8, r8, #1
 8011890:	2301      	movs	r3, #1
 8011892:	9307      	str	r3, [sp, #28]
 8011894:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011896:	2b00      	cmp	r3, #0
 8011898:	d12a      	bne.n	80118f0 <_dtoa_r+0x818>
 801189a:	2001      	movs	r0, #1
 801189c:	e030      	b.n	8011900 <_dtoa_r+0x828>
 801189e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80118a0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80118a4:	e795      	b.n	80117d2 <_dtoa_r+0x6fa>
 80118a6:	9b07      	ldr	r3, [sp, #28]
 80118a8:	f109 37ff 	add.w	r7, r9, #4294967295
 80118ac:	42bb      	cmp	r3, r7
 80118ae:	bfbf      	itttt	lt
 80118b0:	9b07      	ldrlt	r3, [sp, #28]
 80118b2:	9707      	strlt	r7, [sp, #28]
 80118b4:	1afa      	sublt	r2, r7, r3
 80118b6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80118b8:	bfbb      	ittet	lt
 80118ba:	189b      	addlt	r3, r3, r2
 80118bc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80118be:	1bdf      	subge	r7, r3, r7
 80118c0:	2700      	movlt	r7, #0
 80118c2:	f1b9 0f00 	cmp.w	r9, #0
 80118c6:	bfb5      	itete	lt
 80118c8:	9b05      	ldrlt	r3, [sp, #20]
 80118ca:	9d05      	ldrge	r5, [sp, #20]
 80118cc:	eba3 0509 	sublt.w	r5, r3, r9
 80118d0:	464b      	movge	r3, r9
 80118d2:	bfb8      	it	lt
 80118d4:	2300      	movlt	r3, #0
 80118d6:	e77e      	b.n	80117d6 <_dtoa_r+0x6fe>
 80118d8:	9f07      	ldr	r7, [sp, #28]
 80118da:	9d05      	ldr	r5, [sp, #20]
 80118dc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80118de:	e783      	b.n	80117e8 <_dtoa_r+0x710>
 80118e0:	9a07      	ldr	r2, [sp, #28]
 80118e2:	e7ab      	b.n	801183c <_dtoa_r+0x764>
 80118e4:	2300      	movs	r3, #0
 80118e6:	e7d4      	b.n	8011892 <_dtoa_r+0x7ba>
 80118e8:	9b00      	ldr	r3, [sp, #0]
 80118ea:	e7d2      	b.n	8011892 <_dtoa_r+0x7ba>
 80118ec:	2300      	movs	r3, #0
 80118ee:	9307      	str	r3, [sp, #28]
 80118f0:	693b      	ldr	r3, [r7, #16]
 80118f2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80118f6:	6918      	ldr	r0, [r3, #16]
 80118f8:	f000 fc45 	bl	8012186 <__hi0bits>
 80118fc:	f1c0 0020 	rsb	r0, r0, #32
 8011900:	4440      	add	r0, r8
 8011902:	f010 001f 	ands.w	r0, r0, #31
 8011906:	d047      	beq.n	8011998 <_dtoa_r+0x8c0>
 8011908:	f1c0 0320 	rsb	r3, r0, #32
 801190c:	2b04      	cmp	r3, #4
 801190e:	dd3b      	ble.n	8011988 <_dtoa_r+0x8b0>
 8011910:	9b05      	ldr	r3, [sp, #20]
 8011912:	f1c0 001c 	rsb	r0, r0, #28
 8011916:	4403      	add	r3, r0
 8011918:	9305      	str	r3, [sp, #20]
 801191a:	4405      	add	r5, r0
 801191c:	4480      	add	r8, r0
 801191e:	9b05      	ldr	r3, [sp, #20]
 8011920:	2b00      	cmp	r3, #0
 8011922:	dd05      	ble.n	8011930 <_dtoa_r+0x858>
 8011924:	461a      	mov	r2, r3
 8011926:	9904      	ldr	r1, [sp, #16]
 8011928:	4620      	mov	r0, r4
 801192a:	f000 fd67 	bl	80123fc <__lshift>
 801192e:	9004      	str	r0, [sp, #16]
 8011930:	f1b8 0f00 	cmp.w	r8, #0
 8011934:	dd05      	ble.n	8011942 <_dtoa_r+0x86a>
 8011936:	4639      	mov	r1, r7
 8011938:	4642      	mov	r2, r8
 801193a:	4620      	mov	r0, r4
 801193c:	f000 fd5e 	bl	80123fc <__lshift>
 8011940:	4607      	mov	r7, r0
 8011942:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011944:	b353      	cbz	r3, 801199c <_dtoa_r+0x8c4>
 8011946:	4639      	mov	r1, r7
 8011948:	9804      	ldr	r0, [sp, #16]
 801194a:	f000 fdab 	bl	80124a4 <__mcmp>
 801194e:	2800      	cmp	r0, #0
 8011950:	da24      	bge.n	801199c <_dtoa_r+0x8c4>
 8011952:	2300      	movs	r3, #0
 8011954:	220a      	movs	r2, #10
 8011956:	9904      	ldr	r1, [sp, #16]
 8011958:	4620      	mov	r0, r4
 801195a:	f000 fbd9 	bl	8012110 <__multadd>
 801195e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011960:	9004      	str	r0, [sp, #16]
 8011962:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011966:	2b00      	cmp	r3, #0
 8011968:	f000 814d 	beq.w	8011c06 <_dtoa_r+0xb2e>
 801196c:	2300      	movs	r3, #0
 801196e:	4631      	mov	r1, r6
 8011970:	220a      	movs	r2, #10
 8011972:	4620      	mov	r0, r4
 8011974:	f000 fbcc 	bl	8012110 <__multadd>
 8011978:	9b02      	ldr	r3, [sp, #8]
 801197a:	2b00      	cmp	r3, #0
 801197c:	4606      	mov	r6, r0
 801197e:	dc4f      	bgt.n	8011a20 <_dtoa_r+0x948>
 8011980:	9b06      	ldr	r3, [sp, #24]
 8011982:	2b02      	cmp	r3, #2
 8011984:	dd4c      	ble.n	8011a20 <_dtoa_r+0x948>
 8011986:	e011      	b.n	80119ac <_dtoa_r+0x8d4>
 8011988:	d0c9      	beq.n	801191e <_dtoa_r+0x846>
 801198a:	9a05      	ldr	r2, [sp, #20]
 801198c:	331c      	adds	r3, #28
 801198e:	441a      	add	r2, r3
 8011990:	9205      	str	r2, [sp, #20]
 8011992:	441d      	add	r5, r3
 8011994:	4498      	add	r8, r3
 8011996:	e7c2      	b.n	801191e <_dtoa_r+0x846>
 8011998:	4603      	mov	r3, r0
 801199a:	e7f6      	b.n	801198a <_dtoa_r+0x8b2>
 801199c:	f1b9 0f00 	cmp.w	r9, #0
 80119a0:	dc38      	bgt.n	8011a14 <_dtoa_r+0x93c>
 80119a2:	9b06      	ldr	r3, [sp, #24]
 80119a4:	2b02      	cmp	r3, #2
 80119a6:	dd35      	ble.n	8011a14 <_dtoa_r+0x93c>
 80119a8:	f8cd 9008 	str.w	r9, [sp, #8]
 80119ac:	9b02      	ldr	r3, [sp, #8]
 80119ae:	b963      	cbnz	r3, 80119ca <_dtoa_r+0x8f2>
 80119b0:	4639      	mov	r1, r7
 80119b2:	2205      	movs	r2, #5
 80119b4:	4620      	mov	r0, r4
 80119b6:	f000 fbab 	bl	8012110 <__multadd>
 80119ba:	4601      	mov	r1, r0
 80119bc:	4607      	mov	r7, r0
 80119be:	9804      	ldr	r0, [sp, #16]
 80119c0:	f000 fd70 	bl	80124a4 <__mcmp>
 80119c4:	2800      	cmp	r0, #0
 80119c6:	f73f adcc 	bgt.w	8011562 <_dtoa_r+0x48a>
 80119ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80119cc:	465d      	mov	r5, fp
 80119ce:	ea6f 0a03 	mvn.w	sl, r3
 80119d2:	f04f 0900 	mov.w	r9, #0
 80119d6:	4639      	mov	r1, r7
 80119d8:	4620      	mov	r0, r4
 80119da:	f000 fb82 	bl	80120e2 <_Bfree>
 80119de:	2e00      	cmp	r6, #0
 80119e0:	f43f aeb7 	beq.w	8011752 <_dtoa_r+0x67a>
 80119e4:	f1b9 0f00 	cmp.w	r9, #0
 80119e8:	d005      	beq.n	80119f6 <_dtoa_r+0x91e>
 80119ea:	45b1      	cmp	r9, r6
 80119ec:	d003      	beq.n	80119f6 <_dtoa_r+0x91e>
 80119ee:	4649      	mov	r1, r9
 80119f0:	4620      	mov	r0, r4
 80119f2:	f000 fb76 	bl	80120e2 <_Bfree>
 80119f6:	4631      	mov	r1, r6
 80119f8:	4620      	mov	r0, r4
 80119fa:	f000 fb72 	bl	80120e2 <_Bfree>
 80119fe:	e6a8      	b.n	8011752 <_dtoa_r+0x67a>
 8011a00:	2700      	movs	r7, #0
 8011a02:	463e      	mov	r6, r7
 8011a04:	e7e1      	b.n	80119ca <_dtoa_r+0x8f2>
 8011a06:	f8dd a020 	ldr.w	sl, [sp, #32]
 8011a0a:	463e      	mov	r6, r7
 8011a0c:	e5a9      	b.n	8011562 <_dtoa_r+0x48a>
 8011a0e:	bf00      	nop
 8011a10:	40240000 	.word	0x40240000
 8011a14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a16:	f8cd 9008 	str.w	r9, [sp, #8]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	f000 80fa 	beq.w	8011c14 <_dtoa_r+0xb3c>
 8011a20:	2d00      	cmp	r5, #0
 8011a22:	dd05      	ble.n	8011a30 <_dtoa_r+0x958>
 8011a24:	4631      	mov	r1, r6
 8011a26:	462a      	mov	r2, r5
 8011a28:	4620      	mov	r0, r4
 8011a2a:	f000 fce7 	bl	80123fc <__lshift>
 8011a2e:	4606      	mov	r6, r0
 8011a30:	9b07      	ldr	r3, [sp, #28]
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	d04c      	beq.n	8011ad0 <_dtoa_r+0x9f8>
 8011a36:	6871      	ldr	r1, [r6, #4]
 8011a38:	4620      	mov	r0, r4
 8011a3a:	f000 fb1e 	bl	801207a <_Balloc>
 8011a3e:	6932      	ldr	r2, [r6, #16]
 8011a40:	3202      	adds	r2, #2
 8011a42:	4605      	mov	r5, r0
 8011a44:	0092      	lsls	r2, r2, #2
 8011a46:	f106 010c 	add.w	r1, r6, #12
 8011a4a:	300c      	adds	r0, #12
 8011a4c:	f7fe fabc 	bl	800ffc8 <memcpy>
 8011a50:	2201      	movs	r2, #1
 8011a52:	4629      	mov	r1, r5
 8011a54:	4620      	mov	r0, r4
 8011a56:	f000 fcd1 	bl	80123fc <__lshift>
 8011a5a:	9b00      	ldr	r3, [sp, #0]
 8011a5c:	f8cd b014 	str.w	fp, [sp, #20]
 8011a60:	f003 0301 	and.w	r3, r3, #1
 8011a64:	46b1      	mov	r9, r6
 8011a66:	9307      	str	r3, [sp, #28]
 8011a68:	4606      	mov	r6, r0
 8011a6a:	4639      	mov	r1, r7
 8011a6c:	9804      	ldr	r0, [sp, #16]
 8011a6e:	f7ff faa5 	bl	8010fbc <quorem>
 8011a72:	4649      	mov	r1, r9
 8011a74:	4605      	mov	r5, r0
 8011a76:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8011a7a:	9804      	ldr	r0, [sp, #16]
 8011a7c:	f000 fd12 	bl	80124a4 <__mcmp>
 8011a80:	4632      	mov	r2, r6
 8011a82:	9000      	str	r0, [sp, #0]
 8011a84:	4639      	mov	r1, r7
 8011a86:	4620      	mov	r0, r4
 8011a88:	f000 fd26 	bl	80124d8 <__mdiff>
 8011a8c:	68c3      	ldr	r3, [r0, #12]
 8011a8e:	4602      	mov	r2, r0
 8011a90:	bb03      	cbnz	r3, 8011ad4 <_dtoa_r+0x9fc>
 8011a92:	4601      	mov	r1, r0
 8011a94:	9008      	str	r0, [sp, #32]
 8011a96:	9804      	ldr	r0, [sp, #16]
 8011a98:	f000 fd04 	bl	80124a4 <__mcmp>
 8011a9c:	9a08      	ldr	r2, [sp, #32]
 8011a9e:	4603      	mov	r3, r0
 8011aa0:	4611      	mov	r1, r2
 8011aa2:	4620      	mov	r0, r4
 8011aa4:	9308      	str	r3, [sp, #32]
 8011aa6:	f000 fb1c 	bl	80120e2 <_Bfree>
 8011aaa:	9b08      	ldr	r3, [sp, #32]
 8011aac:	b9a3      	cbnz	r3, 8011ad8 <_dtoa_r+0xa00>
 8011aae:	9a06      	ldr	r2, [sp, #24]
 8011ab0:	b992      	cbnz	r2, 8011ad8 <_dtoa_r+0xa00>
 8011ab2:	9a07      	ldr	r2, [sp, #28]
 8011ab4:	b982      	cbnz	r2, 8011ad8 <_dtoa_r+0xa00>
 8011ab6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8011aba:	d029      	beq.n	8011b10 <_dtoa_r+0xa38>
 8011abc:	9b00      	ldr	r3, [sp, #0]
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	dd01      	ble.n	8011ac6 <_dtoa_r+0x9ee>
 8011ac2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8011ac6:	9b05      	ldr	r3, [sp, #20]
 8011ac8:	1c5d      	adds	r5, r3, #1
 8011aca:	f883 8000 	strb.w	r8, [r3]
 8011ace:	e782      	b.n	80119d6 <_dtoa_r+0x8fe>
 8011ad0:	4630      	mov	r0, r6
 8011ad2:	e7c2      	b.n	8011a5a <_dtoa_r+0x982>
 8011ad4:	2301      	movs	r3, #1
 8011ad6:	e7e3      	b.n	8011aa0 <_dtoa_r+0x9c8>
 8011ad8:	9a00      	ldr	r2, [sp, #0]
 8011ada:	2a00      	cmp	r2, #0
 8011adc:	db04      	blt.n	8011ae8 <_dtoa_r+0xa10>
 8011ade:	d125      	bne.n	8011b2c <_dtoa_r+0xa54>
 8011ae0:	9a06      	ldr	r2, [sp, #24]
 8011ae2:	bb1a      	cbnz	r2, 8011b2c <_dtoa_r+0xa54>
 8011ae4:	9a07      	ldr	r2, [sp, #28]
 8011ae6:	bb0a      	cbnz	r2, 8011b2c <_dtoa_r+0xa54>
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	ddec      	ble.n	8011ac6 <_dtoa_r+0x9ee>
 8011aec:	2201      	movs	r2, #1
 8011aee:	9904      	ldr	r1, [sp, #16]
 8011af0:	4620      	mov	r0, r4
 8011af2:	f000 fc83 	bl	80123fc <__lshift>
 8011af6:	4639      	mov	r1, r7
 8011af8:	9004      	str	r0, [sp, #16]
 8011afa:	f000 fcd3 	bl	80124a4 <__mcmp>
 8011afe:	2800      	cmp	r0, #0
 8011b00:	dc03      	bgt.n	8011b0a <_dtoa_r+0xa32>
 8011b02:	d1e0      	bne.n	8011ac6 <_dtoa_r+0x9ee>
 8011b04:	f018 0f01 	tst.w	r8, #1
 8011b08:	d0dd      	beq.n	8011ac6 <_dtoa_r+0x9ee>
 8011b0a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8011b0e:	d1d8      	bne.n	8011ac2 <_dtoa_r+0x9ea>
 8011b10:	9b05      	ldr	r3, [sp, #20]
 8011b12:	9a05      	ldr	r2, [sp, #20]
 8011b14:	1c5d      	adds	r5, r3, #1
 8011b16:	2339      	movs	r3, #57	; 0x39
 8011b18:	7013      	strb	r3, [r2, #0]
 8011b1a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011b1e:	2b39      	cmp	r3, #57	; 0x39
 8011b20:	f105 32ff 	add.w	r2, r5, #4294967295
 8011b24:	d04f      	beq.n	8011bc6 <_dtoa_r+0xaee>
 8011b26:	3301      	adds	r3, #1
 8011b28:	7013      	strb	r3, [r2, #0]
 8011b2a:	e754      	b.n	80119d6 <_dtoa_r+0x8fe>
 8011b2c:	9a05      	ldr	r2, [sp, #20]
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	f102 0501 	add.w	r5, r2, #1
 8011b34:	dd06      	ble.n	8011b44 <_dtoa_r+0xa6c>
 8011b36:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8011b3a:	d0e9      	beq.n	8011b10 <_dtoa_r+0xa38>
 8011b3c:	f108 0801 	add.w	r8, r8, #1
 8011b40:	9b05      	ldr	r3, [sp, #20]
 8011b42:	e7c2      	b.n	8011aca <_dtoa_r+0x9f2>
 8011b44:	9a02      	ldr	r2, [sp, #8]
 8011b46:	f805 8c01 	strb.w	r8, [r5, #-1]
 8011b4a:	eba5 030b 	sub.w	r3, r5, fp
 8011b4e:	4293      	cmp	r3, r2
 8011b50:	d021      	beq.n	8011b96 <_dtoa_r+0xabe>
 8011b52:	2300      	movs	r3, #0
 8011b54:	220a      	movs	r2, #10
 8011b56:	9904      	ldr	r1, [sp, #16]
 8011b58:	4620      	mov	r0, r4
 8011b5a:	f000 fad9 	bl	8012110 <__multadd>
 8011b5e:	45b1      	cmp	r9, r6
 8011b60:	9004      	str	r0, [sp, #16]
 8011b62:	f04f 0300 	mov.w	r3, #0
 8011b66:	f04f 020a 	mov.w	r2, #10
 8011b6a:	4649      	mov	r1, r9
 8011b6c:	4620      	mov	r0, r4
 8011b6e:	d105      	bne.n	8011b7c <_dtoa_r+0xaa4>
 8011b70:	f000 face 	bl	8012110 <__multadd>
 8011b74:	4681      	mov	r9, r0
 8011b76:	4606      	mov	r6, r0
 8011b78:	9505      	str	r5, [sp, #20]
 8011b7a:	e776      	b.n	8011a6a <_dtoa_r+0x992>
 8011b7c:	f000 fac8 	bl	8012110 <__multadd>
 8011b80:	4631      	mov	r1, r6
 8011b82:	4681      	mov	r9, r0
 8011b84:	2300      	movs	r3, #0
 8011b86:	220a      	movs	r2, #10
 8011b88:	4620      	mov	r0, r4
 8011b8a:	f000 fac1 	bl	8012110 <__multadd>
 8011b8e:	4606      	mov	r6, r0
 8011b90:	e7f2      	b.n	8011b78 <_dtoa_r+0xaa0>
 8011b92:	f04f 0900 	mov.w	r9, #0
 8011b96:	2201      	movs	r2, #1
 8011b98:	9904      	ldr	r1, [sp, #16]
 8011b9a:	4620      	mov	r0, r4
 8011b9c:	f000 fc2e 	bl	80123fc <__lshift>
 8011ba0:	4639      	mov	r1, r7
 8011ba2:	9004      	str	r0, [sp, #16]
 8011ba4:	f000 fc7e 	bl	80124a4 <__mcmp>
 8011ba8:	2800      	cmp	r0, #0
 8011baa:	dcb6      	bgt.n	8011b1a <_dtoa_r+0xa42>
 8011bac:	d102      	bne.n	8011bb4 <_dtoa_r+0xadc>
 8011bae:	f018 0f01 	tst.w	r8, #1
 8011bb2:	d1b2      	bne.n	8011b1a <_dtoa_r+0xa42>
 8011bb4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011bb8:	2b30      	cmp	r3, #48	; 0x30
 8011bba:	f105 32ff 	add.w	r2, r5, #4294967295
 8011bbe:	f47f af0a 	bne.w	80119d6 <_dtoa_r+0x8fe>
 8011bc2:	4615      	mov	r5, r2
 8011bc4:	e7f6      	b.n	8011bb4 <_dtoa_r+0xadc>
 8011bc6:	4593      	cmp	fp, r2
 8011bc8:	d105      	bne.n	8011bd6 <_dtoa_r+0xafe>
 8011bca:	2331      	movs	r3, #49	; 0x31
 8011bcc:	f10a 0a01 	add.w	sl, sl, #1
 8011bd0:	f88b 3000 	strb.w	r3, [fp]
 8011bd4:	e6ff      	b.n	80119d6 <_dtoa_r+0x8fe>
 8011bd6:	4615      	mov	r5, r2
 8011bd8:	e79f      	b.n	8011b1a <_dtoa_r+0xa42>
 8011bda:	f8df b064 	ldr.w	fp, [pc, #100]	; 8011c40 <_dtoa_r+0xb68>
 8011bde:	e007      	b.n	8011bf0 <_dtoa_r+0xb18>
 8011be0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011be2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8011c44 <_dtoa_r+0xb6c>
 8011be6:	b11b      	cbz	r3, 8011bf0 <_dtoa_r+0xb18>
 8011be8:	f10b 0308 	add.w	r3, fp, #8
 8011bec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011bee:	6013      	str	r3, [r2, #0]
 8011bf0:	4658      	mov	r0, fp
 8011bf2:	b017      	add	sp, #92	; 0x5c
 8011bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bf8:	9b06      	ldr	r3, [sp, #24]
 8011bfa:	2b01      	cmp	r3, #1
 8011bfc:	f77f ae35 	ble.w	801186a <_dtoa_r+0x792>
 8011c00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011c02:	9307      	str	r3, [sp, #28]
 8011c04:	e649      	b.n	801189a <_dtoa_r+0x7c2>
 8011c06:	9b02      	ldr	r3, [sp, #8]
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	dc03      	bgt.n	8011c14 <_dtoa_r+0xb3c>
 8011c0c:	9b06      	ldr	r3, [sp, #24]
 8011c0e:	2b02      	cmp	r3, #2
 8011c10:	f73f aecc 	bgt.w	80119ac <_dtoa_r+0x8d4>
 8011c14:	465d      	mov	r5, fp
 8011c16:	4639      	mov	r1, r7
 8011c18:	9804      	ldr	r0, [sp, #16]
 8011c1a:	f7ff f9cf 	bl	8010fbc <quorem>
 8011c1e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8011c22:	f805 8b01 	strb.w	r8, [r5], #1
 8011c26:	9a02      	ldr	r2, [sp, #8]
 8011c28:	eba5 030b 	sub.w	r3, r5, fp
 8011c2c:	429a      	cmp	r2, r3
 8011c2e:	ddb0      	ble.n	8011b92 <_dtoa_r+0xaba>
 8011c30:	2300      	movs	r3, #0
 8011c32:	220a      	movs	r2, #10
 8011c34:	9904      	ldr	r1, [sp, #16]
 8011c36:	4620      	mov	r0, r4
 8011c38:	f000 fa6a 	bl	8012110 <__multadd>
 8011c3c:	9004      	str	r0, [sp, #16]
 8011c3e:	e7ea      	b.n	8011c16 <_dtoa_r+0xb3e>
 8011c40:	08014e39 	.word	0x08014e39
 8011c44:	08014e5d 	.word	0x08014e5d

08011c48 <__sflush_r>:
 8011c48:	898a      	ldrh	r2, [r1, #12]
 8011c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c4e:	4605      	mov	r5, r0
 8011c50:	0710      	lsls	r0, r2, #28
 8011c52:	460c      	mov	r4, r1
 8011c54:	d458      	bmi.n	8011d08 <__sflush_r+0xc0>
 8011c56:	684b      	ldr	r3, [r1, #4]
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	dc05      	bgt.n	8011c68 <__sflush_r+0x20>
 8011c5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	dc02      	bgt.n	8011c68 <__sflush_r+0x20>
 8011c62:	2000      	movs	r0, #0
 8011c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011c6a:	2e00      	cmp	r6, #0
 8011c6c:	d0f9      	beq.n	8011c62 <__sflush_r+0x1a>
 8011c6e:	2300      	movs	r3, #0
 8011c70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011c74:	682f      	ldr	r7, [r5, #0]
 8011c76:	6a21      	ldr	r1, [r4, #32]
 8011c78:	602b      	str	r3, [r5, #0]
 8011c7a:	d032      	beq.n	8011ce2 <__sflush_r+0x9a>
 8011c7c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011c7e:	89a3      	ldrh	r3, [r4, #12]
 8011c80:	075a      	lsls	r2, r3, #29
 8011c82:	d505      	bpl.n	8011c90 <__sflush_r+0x48>
 8011c84:	6863      	ldr	r3, [r4, #4]
 8011c86:	1ac0      	subs	r0, r0, r3
 8011c88:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011c8a:	b10b      	cbz	r3, 8011c90 <__sflush_r+0x48>
 8011c8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011c8e:	1ac0      	subs	r0, r0, r3
 8011c90:	2300      	movs	r3, #0
 8011c92:	4602      	mov	r2, r0
 8011c94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011c96:	6a21      	ldr	r1, [r4, #32]
 8011c98:	4628      	mov	r0, r5
 8011c9a:	47b0      	blx	r6
 8011c9c:	1c43      	adds	r3, r0, #1
 8011c9e:	89a3      	ldrh	r3, [r4, #12]
 8011ca0:	d106      	bne.n	8011cb0 <__sflush_r+0x68>
 8011ca2:	6829      	ldr	r1, [r5, #0]
 8011ca4:	291d      	cmp	r1, #29
 8011ca6:	d848      	bhi.n	8011d3a <__sflush_r+0xf2>
 8011ca8:	4a29      	ldr	r2, [pc, #164]	; (8011d50 <__sflush_r+0x108>)
 8011caa:	40ca      	lsrs	r2, r1
 8011cac:	07d6      	lsls	r6, r2, #31
 8011cae:	d544      	bpl.n	8011d3a <__sflush_r+0xf2>
 8011cb0:	2200      	movs	r2, #0
 8011cb2:	6062      	str	r2, [r4, #4]
 8011cb4:	04d9      	lsls	r1, r3, #19
 8011cb6:	6922      	ldr	r2, [r4, #16]
 8011cb8:	6022      	str	r2, [r4, #0]
 8011cba:	d504      	bpl.n	8011cc6 <__sflush_r+0x7e>
 8011cbc:	1c42      	adds	r2, r0, #1
 8011cbe:	d101      	bne.n	8011cc4 <__sflush_r+0x7c>
 8011cc0:	682b      	ldr	r3, [r5, #0]
 8011cc2:	b903      	cbnz	r3, 8011cc6 <__sflush_r+0x7e>
 8011cc4:	6560      	str	r0, [r4, #84]	; 0x54
 8011cc6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011cc8:	602f      	str	r7, [r5, #0]
 8011cca:	2900      	cmp	r1, #0
 8011ccc:	d0c9      	beq.n	8011c62 <__sflush_r+0x1a>
 8011cce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011cd2:	4299      	cmp	r1, r3
 8011cd4:	d002      	beq.n	8011cdc <__sflush_r+0x94>
 8011cd6:	4628      	mov	r0, r5
 8011cd8:	f7fe f98a 	bl	800fff0 <_free_r>
 8011cdc:	2000      	movs	r0, #0
 8011cde:	6360      	str	r0, [r4, #52]	; 0x34
 8011ce0:	e7c0      	b.n	8011c64 <__sflush_r+0x1c>
 8011ce2:	2301      	movs	r3, #1
 8011ce4:	4628      	mov	r0, r5
 8011ce6:	47b0      	blx	r6
 8011ce8:	1c41      	adds	r1, r0, #1
 8011cea:	d1c8      	bne.n	8011c7e <__sflush_r+0x36>
 8011cec:	682b      	ldr	r3, [r5, #0]
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d0c5      	beq.n	8011c7e <__sflush_r+0x36>
 8011cf2:	2b1d      	cmp	r3, #29
 8011cf4:	d001      	beq.n	8011cfa <__sflush_r+0xb2>
 8011cf6:	2b16      	cmp	r3, #22
 8011cf8:	d101      	bne.n	8011cfe <__sflush_r+0xb6>
 8011cfa:	602f      	str	r7, [r5, #0]
 8011cfc:	e7b1      	b.n	8011c62 <__sflush_r+0x1a>
 8011cfe:	89a3      	ldrh	r3, [r4, #12]
 8011d00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d04:	81a3      	strh	r3, [r4, #12]
 8011d06:	e7ad      	b.n	8011c64 <__sflush_r+0x1c>
 8011d08:	690f      	ldr	r7, [r1, #16]
 8011d0a:	2f00      	cmp	r7, #0
 8011d0c:	d0a9      	beq.n	8011c62 <__sflush_r+0x1a>
 8011d0e:	0793      	lsls	r3, r2, #30
 8011d10:	680e      	ldr	r6, [r1, #0]
 8011d12:	bf08      	it	eq
 8011d14:	694b      	ldreq	r3, [r1, #20]
 8011d16:	600f      	str	r7, [r1, #0]
 8011d18:	bf18      	it	ne
 8011d1a:	2300      	movne	r3, #0
 8011d1c:	eba6 0807 	sub.w	r8, r6, r7
 8011d20:	608b      	str	r3, [r1, #8]
 8011d22:	f1b8 0f00 	cmp.w	r8, #0
 8011d26:	dd9c      	ble.n	8011c62 <__sflush_r+0x1a>
 8011d28:	4643      	mov	r3, r8
 8011d2a:	463a      	mov	r2, r7
 8011d2c:	6a21      	ldr	r1, [r4, #32]
 8011d2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011d30:	4628      	mov	r0, r5
 8011d32:	47b0      	blx	r6
 8011d34:	2800      	cmp	r0, #0
 8011d36:	dc06      	bgt.n	8011d46 <__sflush_r+0xfe>
 8011d38:	89a3      	ldrh	r3, [r4, #12]
 8011d3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d3e:	81a3      	strh	r3, [r4, #12]
 8011d40:	f04f 30ff 	mov.w	r0, #4294967295
 8011d44:	e78e      	b.n	8011c64 <__sflush_r+0x1c>
 8011d46:	4407      	add	r7, r0
 8011d48:	eba8 0800 	sub.w	r8, r8, r0
 8011d4c:	e7e9      	b.n	8011d22 <__sflush_r+0xda>
 8011d4e:	bf00      	nop
 8011d50:	20400001 	.word	0x20400001

08011d54 <_fflush_r>:
 8011d54:	b538      	push	{r3, r4, r5, lr}
 8011d56:	690b      	ldr	r3, [r1, #16]
 8011d58:	4605      	mov	r5, r0
 8011d5a:	460c      	mov	r4, r1
 8011d5c:	b1db      	cbz	r3, 8011d96 <_fflush_r+0x42>
 8011d5e:	b118      	cbz	r0, 8011d68 <_fflush_r+0x14>
 8011d60:	6983      	ldr	r3, [r0, #24]
 8011d62:	b90b      	cbnz	r3, 8011d68 <_fflush_r+0x14>
 8011d64:	f000 f860 	bl	8011e28 <__sinit>
 8011d68:	4b0c      	ldr	r3, [pc, #48]	; (8011d9c <_fflush_r+0x48>)
 8011d6a:	429c      	cmp	r4, r3
 8011d6c:	d109      	bne.n	8011d82 <_fflush_r+0x2e>
 8011d6e:	686c      	ldr	r4, [r5, #4]
 8011d70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d74:	b17b      	cbz	r3, 8011d96 <_fflush_r+0x42>
 8011d76:	4621      	mov	r1, r4
 8011d78:	4628      	mov	r0, r5
 8011d7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011d7e:	f7ff bf63 	b.w	8011c48 <__sflush_r>
 8011d82:	4b07      	ldr	r3, [pc, #28]	; (8011da0 <_fflush_r+0x4c>)
 8011d84:	429c      	cmp	r4, r3
 8011d86:	d101      	bne.n	8011d8c <_fflush_r+0x38>
 8011d88:	68ac      	ldr	r4, [r5, #8]
 8011d8a:	e7f1      	b.n	8011d70 <_fflush_r+0x1c>
 8011d8c:	4b05      	ldr	r3, [pc, #20]	; (8011da4 <_fflush_r+0x50>)
 8011d8e:	429c      	cmp	r4, r3
 8011d90:	bf08      	it	eq
 8011d92:	68ec      	ldreq	r4, [r5, #12]
 8011d94:	e7ec      	b.n	8011d70 <_fflush_r+0x1c>
 8011d96:	2000      	movs	r0, #0
 8011d98:	bd38      	pop	{r3, r4, r5, pc}
 8011d9a:	bf00      	nop
 8011d9c:	08014e8c 	.word	0x08014e8c
 8011da0:	08014eac 	.word	0x08014eac
 8011da4:	08014e6c 	.word	0x08014e6c

08011da8 <std>:
 8011da8:	2300      	movs	r3, #0
 8011daa:	b510      	push	{r4, lr}
 8011dac:	4604      	mov	r4, r0
 8011dae:	e9c0 3300 	strd	r3, r3, [r0]
 8011db2:	6083      	str	r3, [r0, #8]
 8011db4:	8181      	strh	r1, [r0, #12]
 8011db6:	6643      	str	r3, [r0, #100]	; 0x64
 8011db8:	81c2      	strh	r2, [r0, #14]
 8011dba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011dbe:	6183      	str	r3, [r0, #24]
 8011dc0:	4619      	mov	r1, r3
 8011dc2:	2208      	movs	r2, #8
 8011dc4:	305c      	adds	r0, #92	; 0x5c
 8011dc6:	f7fe f90a 	bl	800ffde <memset>
 8011dca:	4b05      	ldr	r3, [pc, #20]	; (8011de0 <std+0x38>)
 8011dcc:	6263      	str	r3, [r4, #36]	; 0x24
 8011dce:	4b05      	ldr	r3, [pc, #20]	; (8011de4 <std+0x3c>)
 8011dd0:	62a3      	str	r3, [r4, #40]	; 0x28
 8011dd2:	4b05      	ldr	r3, [pc, #20]	; (8011de8 <std+0x40>)
 8011dd4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011dd6:	4b05      	ldr	r3, [pc, #20]	; (8011dec <std+0x44>)
 8011dd8:	6224      	str	r4, [r4, #32]
 8011dda:	6323      	str	r3, [r4, #48]	; 0x30
 8011ddc:	bd10      	pop	{r4, pc}
 8011dde:	bf00      	nop
 8011de0:	08010d61 	.word	0x08010d61
 8011de4:	08010d83 	.word	0x08010d83
 8011de8:	08010dbb 	.word	0x08010dbb
 8011dec:	08010ddf 	.word	0x08010ddf

08011df0 <_cleanup_r>:
 8011df0:	4901      	ldr	r1, [pc, #4]	; (8011df8 <_cleanup_r+0x8>)
 8011df2:	f000 b885 	b.w	8011f00 <_fwalk_reent>
 8011df6:	bf00      	nop
 8011df8:	08011d55 	.word	0x08011d55

08011dfc <__sfmoreglue>:
 8011dfc:	b570      	push	{r4, r5, r6, lr}
 8011dfe:	1e4a      	subs	r2, r1, #1
 8011e00:	2568      	movs	r5, #104	; 0x68
 8011e02:	4355      	muls	r5, r2
 8011e04:	460e      	mov	r6, r1
 8011e06:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011e0a:	f7fe f93f 	bl	801008c <_malloc_r>
 8011e0e:	4604      	mov	r4, r0
 8011e10:	b140      	cbz	r0, 8011e24 <__sfmoreglue+0x28>
 8011e12:	2100      	movs	r1, #0
 8011e14:	e9c0 1600 	strd	r1, r6, [r0]
 8011e18:	300c      	adds	r0, #12
 8011e1a:	60a0      	str	r0, [r4, #8]
 8011e1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011e20:	f7fe f8dd 	bl	800ffde <memset>
 8011e24:	4620      	mov	r0, r4
 8011e26:	bd70      	pop	{r4, r5, r6, pc}

08011e28 <__sinit>:
 8011e28:	6983      	ldr	r3, [r0, #24]
 8011e2a:	b510      	push	{r4, lr}
 8011e2c:	4604      	mov	r4, r0
 8011e2e:	bb33      	cbnz	r3, 8011e7e <__sinit+0x56>
 8011e30:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8011e34:	6503      	str	r3, [r0, #80]	; 0x50
 8011e36:	4b12      	ldr	r3, [pc, #72]	; (8011e80 <__sinit+0x58>)
 8011e38:	4a12      	ldr	r2, [pc, #72]	; (8011e84 <__sinit+0x5c>)
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	6282      	str	r2, [r0, #40]	; 0x28
 8011e3e:	4298      	cmp	r0, r3
 8011e40:	bf04      	itt	eq
 8011e42:	2301      	moveq	r3, #1
 8011e44:	6183      	streq	r3, [r0, #24]
 8011e46:	f000 f81f 	bl	8011e88 <__sfp>
 8011e4a:	6060      	str	r0, [r4, #4]
 8011e4c:	4620      	mov	r0, r4
 8011e4e:	f000 f81b 	bl	8011e88 <__sfp>
 8011e52:	60a0      	str	r0, [r4, #8]
 8011e54:	4620      	mov	r0, r4
 8011e56:	f000 f817 	bl	8011e88 <__sfp>
 8011e5a:	2200      	movs	r2, #0
 8011e5c:	60e0      	str	r0, [r4, #12]
 8011e5e:	2104      	movs	r1, #4
 8011e60:	6860      	ldr	r0, [r4, #4]
 8011e62:	f7ff ffa1 	bl	8011da8 <std>
 8011e66:	2201      	movs	r2, #1
 8011e68:	2109      	movs	r1, #9
 8011e6a:	68a0      	ldr	r0, [r4, #8]
 8011e6c:	f7ff ff9c 	bl	8011da8 <std>
 8011e70:	2202      	movs	r2, #2
 8011e72:	2112      	movs	r1, #18
 8011e74:	68e0      	ldr	r0, [r4, #12]
 8011e76:	f7ff ff97 	bl	8011da8 <std>
 8011e7a:	2301      	movs	r3, #1
 8011e7c:	61a3      	str	r3, [r4, #24]
 8011e7e:	bd10      	pop	{r4, pc}
 8011e80:	08014e14 	.word	0x08014e14
 8011e84:	08011df1 	.word	0x08011df1

08011e88 <__sfp>:
 8011e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e8a:	4b1b      	ldr	r3, [pc, #108]	; (8011ef8 <__sfp+0x70>)
 8011e8c:	681e      	ldr	r6, [r3, #0]
 8011e8e:	69b3      	ldr	r3, [r6, #24]
 8011e90:	4607      	mov	r7, r0
 8011e92:	b913      	cbnz	r3, 8011e9a <__sfp+0x12>
 8011e94:	4630      	mov	r0, r6
 8011e96:	f7ff ffc7 	bl	8011e28 <__sinit>
 8011e9a:	3648      	adds	r6, #72	; 0x48
 8011e9c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011ea0:	3b01      	subs	r3, #1
 8011ea2:	d503      	bpl.n	8011eac <__sfp+0x24>
 8011ea4:	6833      	ldr	r3, [r6, #0]
 8011ea6:	b133      	cbz	r3, 8011eb6 <__sfp+0x2e>
 8011ea8:	6836      	ldr	r6, [r6, #0]
 8011eaa:	e7f7      	b.n	8011e9c <__sfp+0x14>
 8011eac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011eb0:	b16d      	cbz	r5, 8011ece <__sfp+0x46>
 8011eb2:	3468      	adds	r4, #104	; 0x68
 8011eb4:	e7f4      	b.n	8011ea0 <__sfp+0x18>
 8011eb6:	2104      	movs	r1, #4
 8011eb8:	4638      	mov	r0, r7
 8011eba:	f7ff ff9f 	bl	8011dfc <__sfmoreglue>
 8011ebe:	6030      	str	r0, [r6, #0]
 8011ec0:	2800      	cmp	r0, #0
 8011ec2:	d1f1      	bne.n	8011ea8 <__sfp+0x20>
 8011ec4:	230c      	movs	r3, #12
 8011ec6:	603b      	str	r3, [r7, #0]
 8011ec8:	4604      	mov	r4, r0
 8011eca:	4620      	mov	r0, r4
 8011ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011ece:	4b0b      	ldr	r3, [pc, #44]	; (8011efc <__sfp+0x74>)
 8011ed0:	6665      	str	r5, [r4, #100]	; 0x64
 8011ed2:	e9c4 5500 	strd	r5, r5, [r4]
 8011ed6:	60a5      	str	r5, [r4, #8]
 8011ed8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011edc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8011ee0:	2208      	movs	r2, #8
 8011ee2:	4629      	mov	r1, r5
 8011ee4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011ee8:	f7fe f879 	bl	800ffde <memset>
 8011eec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011ef0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011ef4:	e7e9      	b.n	8011eca <__sfp+0x42>
 8011ef6:	bf00      	nop
 8011ef8:	08014e14 	.word	0x08014e14
 8011efc:	ffff0001 	.word	0xffff0001

08011f00 <_fwalk_reent>:
 8011f00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f04:	4680      	mov	r8, r0
 8011f06:	4689      	mov	r9, r1
 8011f08:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011f0c:	2600      	movs	r6, #0
 8011f0e:	b914      	cbnz	r4, 8011f16 <_fwalk_reent+0x16>
 8011f10:	4630      	mov	r0, r6
 8011f12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f16:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8011f1a:	3f01      	subs	r7, #1
 8011f1c:	d501      	bpl.n	8011f22 <_fwalk_reent+0x22>
 8011f1e:	6824      	ldr	r4, [r4, #0]
 8011f20:	e7f5      	b.n	8011f0e <_fwalk_reent+0xe>
 8011f22:	89ab      	ldrh	r3, [r5, #12]
 8011f24:	2b01      	cmp	r3, #1
 8011f26:	d907      	bls.n	8011f38 <_fwalk_reent+0x38>
 8011f28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011f2c:	3301      	adds	r3, #1
 8011f2e:	d003      	beq.n	8011f38 <_fwalk_reent+0x38>
 8011f30:	4629      	mov	r1, r5
 8011f32:	4640      	mov	r0, r8
 8011f34:	47c8      	blx	r9
 8011f36:	4306      	orrs	r6, r0
 8011f38:	3568      	adds	r5, #104	; 0x68
 8011f3a:	e7ee      	b.n	8011f1a <_fwalk_reent+0x1a>

08011f3c <_localeconv_r>:
 8011f3c:	4b04      	ldr	r3, [pc, #16]	; (8011f50 <_localeconv_r+0x14>)
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	6a18      	ldr	r0, [r3, #32]
 8011f42:	4b04      	ldr	r3, [pc, #16]	; (8011f54 <_localeconv_r+0x18>)
 8011f44:	2800      	cmp	r0, #0
 8011f46:	bf08      	it	eq
 8011f48:	4618      	moveq	r0, r3
 8011f4a:	30f0      	adds	r0, #240	; 0xf0
 8011f4c:	4770      	bx	lr
 8011f4e:	bf00      	nop
 8011f50:	200001b8 	.word	0x200001b8
 8011f54:	2000021c 	.word	0x2000021c

08011f58 <_lseek_r>:
 8011f58:	b538      	push	{r3, r4, r5, lr}
 8011f5a:	4c07      	ldr	r4, [pc, #28]	; (8011f78 <_lseek_r+0x20>)
 8011f5c:	4605      	mov	r5, r0
 8011f5e:	4608      	mov	r0, r1
 8011f60:	4611      	mov	r1, r2
 8011f62:	2200      	movs	r2, #0
 8011f64:	6022      	str	r2, [r4, #0]
 8011f66:	461a      	mov	r2, r3
 8011f68:	f7f2 fcb8 	bl	80048dc <_lseek>
 8011f6c:	1c43      	adds	r3, r0, #1
 8011f6e:	d102      	bne.n	8011f76 <_lseek_r+0x1e>
 8011f70:	6823      	ldr	r3, [r4, #0]
 8011f72:	b103      	cbz	r3, 8011f76 <_lseek_r+0x1e>
 8011f74:	602b      	str	r3, [r5, #0]
 8011f76:	bd38      	pop	{r3, r4, r5, pc}
 8011f78:	2000632c 	.word	0x2000632c

08011f7c <__swhatbuf_r>:
 8011f7c:	b570      	push	{r4, r5, r6, lr}
 8011f7e:	460e      	mov	r6, r1
 8011f80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f84:	2900      	cmp	r1, #0
 8011f86:	b096      	sub	sp, #88	; 0x58
 8011f88:	4614      	mov	r4, r2
 8011f8a:	461d      	mov	r5, r3
 8011f8c:	da07      	bge.n	8011f9e <__swhatbuf_r+0x22>
 8011f8e:	2300      	movs	r3, #0
 8011f90:	602b      	str	r3, [r5, #0]
 8011f92:	89b3      	ldrh	r3, [r6, #12]
 8011f94:	061a      	lsls	r2, r3, #24
 8011f96:	d410      	bmi.n	8011fba <__swhatbuf_r+0x3e>
 8011f98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011f9c:	e00e      	b.n	8011fbc <__swhatbuf_r+0x40>
 8011f9e:	466a      	mov	r2, sp
 8011fa0:	f000 fd22 	bl	80129e8 <_fstat_r>
 8011fa4:	2800      	cmp	r0, #0
 8011fa6:	dbf2      	blt.n	8011f8e <__swhatbuf_r+0x12>
 8011fa8:	9a01      	ldr	r2, [sp, #4]
 8011faa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011fae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011fb2:	425a      	negs	r2, r3
 8011fb4:	415a      	adcs	r2, r3
 8011fb6:	602a      	str	r2, [r5, #0]
 8011fb8:	e7ee      	b.n	8011f98 <__swhatbuf_r+0x1c>
 8011fba:	2340      	movs	r3, #64	; 0x40
 8011fbc:	2000      	movs	r0, #0
 8011fbe:	6023      	str	r3, [r4, #0]
 8011fc0:	b016      	add	sp, #88	; 0x58
 8011fc2:	bd70      	pop	{r4, r5, r6, pc}

08011fc4 <__smakebuf_r>:
 8011fc4:	898b      	ldrh	r3, [r1, #12]
 8011fc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011fc8:	079d      	lsls	r5, r3, #30
 8011fca:	4606      	mov	r6, r0
 8011fcc:	460c      	mov	r4, r1
 8011fce:	d507      	bpl.n	8011fe0 <__smakebuf_r+0x1c>
 8011fd0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011fd4:	6023      	str	r3, [r4, #0]
 8011fd6:	6123      	str	r3, [r4, #16]
 8011fd8:	2301      	movs	r3, #1
 8011fda:	6163      	str	r3, [r4, #20]
 8011fdc:	b002      	add	sp, #8
 8011fde:	bd70      	pop	{r4, r5, r6, pc}
 8011fe0:	ab01      	add	r3, sp, #4
 8011fe2:	466a      	mov	r2, sp
 8011fe4:	f7ff ffca 	bl	8011f7c <__swhatbuf_r>
 8011fe8:	9900      	ldr	r1, [sp, #0]
 8011fea:	4605      	mov	r5, r0
 8011fec:	4630      	mov	r0, r6
 8011fee:	f7fe f84d 	bl	801008c <_malloc_r>
 8011ff2:	b948      	cbnz	r0, 8012008 <__smakebuf_r+0x44>
 8011ff4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ff8:	059a      	lsls	r2, r3, #22
 8011ffa:	d4ef      	bmi.n	8011fdc <__smakebuf_r+0x18>
 8011ffc:	f023 0303 	bic.w	r3, r3, #3
 8012000:	f043 0302 	orr.w	r3, r3, #2
 8012004:	81a3      	strh	r3, [r4, #12]
 8012006:	e7e3      	b.n	8011fd0 <__smakebuf_r+0xc>
 8012008:	4b0d      	ldr	r3, [pc, #52]	; (8012040 <__smakebuf_r+0x7c>)
 801200a:	62b3      	str	r3, [r6, #40]	; 0x28
 801200c:	89a3      	ldrh	r3, [r4, #12]
 801200e:	6020      	str	r0, [r4, #0]
 8012010:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012014:	81a3      	strh	r3, [r4, #12]
 8012016:	9b00      	ldr	r3, [sp, #0]
 8012018:	6163      	str	r3, [r4, #20]
 801201a:	9b01      	ldr	r3, [sp, #4]
 801201c:	6120      	str	r0, [r4, #16]
 801201e:	b15b      	cbz	r3, 8012038 <__smakebuf_r+0x74>
 8012020:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012024:	4630      	mov	r0, r6
 8012026:	f000 fcf1 	bl	8012a0c <_isatty_r>
 801202a:	b128      	cbz	r0, 8012038 <__smakebuf_r+0x74>
 801202c:	89a3      	ldrh	r3, [r4, #12]
 801202e:	f023 0303 	bic.w	r3, r3, #3
 8012032:	f043 0301 	orr.w	r3, r3, #1
 8012036:	81a3      	strh	r3, [r4, #12]
 8012038:	89a3      	ldrh	r3, [r4, #12]
 801203a:	431d      	orrs	r5, r3
 801203c:	81a5      	strh	r5, [r4, #12]
 801203e:	e7cd      	b.n	8011fdc <__smakebuf_r+0x18>
 8012040:	08011df1 	.word	0x08011df1

08012044 <memmove>:
 8012044:	4288      	cmp	r0, r1
 8012046:	b510      	push	{r4, lr}
 8012048:	eb01 0302 	add.w	r3, r1, r2
 801204c:	d807      	bhi.n	801205e <memmove+0x1a>
 801204e:	1e42      	subs	r2, r0, #1
 8012050:	4299      	cmp	r1, r3
 8012052:	d00a      	beq.n	801206a <memmove+0x26>
 8012054:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012058:	f802 4f01 	strb.w	r4, [r2, #1]!
 801205c:	e7f8      	b.n	8012050 <memmove+0xc>
 801205e:	4283      	cmp	r3, r0
 8012060:	d9f5      	bls.n	801204e <memmove+0xa>
 8012062:	1881      	adds	r1, r0, r2
 8012064:	1ad2      	subs	r2, r2, r3
 8012066:	42d3      	cmn	r3, r2
 8012068:	d100      	bne.n	801206c <memmove+0x28>
 801206a:	bd10      	pop	{r4, pc}
 801206c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012070:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012074:	e7f7      	b.n	8012066 <memmove+0x22>

08012076 <__malloc_lock>:
 8012076:	4770      	bx	lr

08012078 <__malloc_unlock>:
 8012078:	4770      	bx	lr

0801207a <_Balloc>:
 801207a:	b570      	push	{r4, r5, r6, lr}
 801207c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801207e:	4604      	mov	r4, r0
 8012080:	460e      	mov	r6, r1
 8012082:	b93d      	cbnz	r5, 8012094 <_Balloc+0x1a>
 8012084:	2010      	movs	r0, #16
 8012086:	f7fd ff8f 	bl	800ffa8 <malloc>
 801208a:	6260      	str	r0, [r4, #36]	; 0x24
 801208c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012090:	6005      	str	r5, [r0, #0]
 8012092:	60c5      	str	r5, [r0, #12]
 8012094:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8012096:	68eb      	ldr	r3, [r5, #12]
 8012098:	b183      	cbz	r3, 80120bc <_Balloc+0x42>
 801209a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801209c:	68db      	ldr	r3, [r3, #12]
 801209e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80120a2:	b9b8      	cbnz	r0, 80120d4 <_Balloc+0x5a>
 80120a4:	2101      	movs	r1, #1
 80120a6:	fa01 f506 	lsl.w	r5, r1, r6
 80120aa:	1d6a      	adds	r2, r5, #5
 80120ac:	0092      	lsls	r2, r2, #2
 80120ae:	4620      	mov	r0, r4
 80120b0:	f000 fabe 	bl	8012630 <_calloc_r>
 80120b4:	b160      	cbz	r0, 80120d0 <_Balloc+0x56>
 80120b6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80120ba:	e00e      	b.n	80120da <_Balloc+0x60>
 80120bc:	2221      	movs	r2, #33	; 0x21
 80120be:	2104      	movs	r1, #4
 80120c0:	4620      	mov	r0, r4
 80120c2:	f000 fab5 	bl	8012630 <_calloc_r>
 80120c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80120c8:	60e8      	str	r0, [r5, #12]
 80120ca:	68db      	ldr	r3, [r3, #12]
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	d1e4      	bne.n	801209a <_Balloc+0x20>
 80120d0:	2000      	movs	r0, #0
 80120d2:	bd70      	pop	{r4, r5, r6, pc}
 80120d4:	6802      	ldr	r2, [r0, #0]
 80120d6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80120da:	2300      	movs	r3, #0
 80120dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80120e0:	e7f7      	b.n	80120d2 <_Balloc+0x58>

080120e2 <_Bfree>:
 80120e2:	b570      	push	{r4, r5, r6, lr}
 80120e4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80120e6:	4606      	mov	r6, r0
 80120e8:	460d      	mov	r5, r1
 80120ea:	b93c      	cbnz	r4, 80120fc <_Bfree+0x1a>
 80120ec:	2010      	movs	r0, #16
 80120ee:	f7fd ff5b 	bl	800ffa8 <malloc>
 80120f2:	6270      	str	r0, [r6, #36]	; 0x24
 80120f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80120f8:	6004      	str	r4, [r0, #0]
 80120fa:	60c4      	str	r4, [r0, #12]
 80120fc:	b13d      	cbz	r5, 801210e <_Bfree+0x2c>
 80120fe:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8012100:	686a      	ldr	r2, [r5, #4]
 8012102:	68db      	ldr	r3, [r3, #12]
 8012104:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012108:	6029      	str	r1, [r5, #0]
 801210a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801210e:	bd70      	pop	{r4, r5, r6, pc}

08012110 <__multadd>:
 8012110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012114:	690d      	ldr	r5, [r1, #16]
 8012116:	461f      	mov	r7, r3
 8012118:	4606      	mov	r6, r0
 801211a:	460c      	mov	r4, r1
 801211c:	f101 0c14 	add.w	ip, r1, #20
 8012120:	2300      	movs	r3, #0
 8012122:	f8dc 0000 	ldr.w	r0, [ip]
 8012126:	b281      	uxth	r1, r0
 8012128:	fb02 7101 	mla	r1, r2, r1, r7
 801212c:	0c0f      	lsrs	r7, r1, #16
 801212e:	0c00      	lsrs	r0, r0, #16
 8012130:	fb02 7000 	mla	r0, r2, r0, r7
 8012134:	b289      	uxth	r1, r1
 8012136:	3301      	adds	r3, #1
 8012138:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801213c:	429d      	cmp	r5, r3
 801213e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8012142:	f84c 1b04 	str.w	r1, [ip], #4
 8012146:	dcec      	bgt.n	8012122 <__multadd+0x12>
 8012148:	b1d7      	cbz	r7, 8012180 <__multadd+0x70>
 801214a:	68a3      	ldr	r3, [r4, #8]
 801214c:	42ab      	cmp	r3, r5
 801214e:	dc12      	bgt.n	8012176 <__multadd+0x66>
 8012150:	6861      	ldr	r1, [r4, #4]
 8012152:	4630      	mov	r0, r6
 8012154:	3101      	adds	r1, #1
 8012156:	f7ff ff90 	bl	801207a <_Balloc>
 801215a:	6922      	ldr	r2, [r4, #16]
 801215c:	3202      	adds	r2, #2
 801215e:	f104 010c 	add.w	r1, r4, #12
 8012162:	4680      	mov	r8, r0
 8012164:	0092      	lsls	r2, r2, #2
 8012166:	300c      	adds	r0, #12
 8012168:	f7fd ff2e 	bl	800ffc8 <memcpy>
 801216c:	4621      	mov	r1, r4
 801216e:	4630      	mov	r0, r6
 8012170:	f7ff ffb7 	bl	80120e2 <_Bfree>
 8012174:	4644      	mov	r4, r8
 8012176:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801217a:	3501      	adds	r5, #1
 801217c:	615f      	str	r7, [r3, #20]
 801217e:	6125      	str	r5, [r4, #16]
 8012180:	4620      	mov	r0, r4
 8012182:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08012186 <__hi0bits>:
 8012186:	0c02      	lsrs	r2, r0, #16
 8012188:	0412      	lsls	r2, r2, #16
 801218a:	4603      	mov	r3, r0
 801218c:	b9b2      	cbnz	r2, 80121bc <__hi0bits+0x36>
 801218e:	0403      	lsls	r3, r0, #16
 8012190:	2010      	movs	r0, #16
 8012192:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8012196:	bf04      	itt	eq
 8012198:	021b      	lsleq	r3, r3, #8
 801219a:	3008      	addeq	r0, #8
 801219c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80121a0:	bf04      	itt	eq
 80121a2:	011b      	lsleq	r3, r3, #4
 80121a4:	3004      	addeq	r0, #4
 80121a6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80121aa:	bf04      	itt	eq
 80121ac:	009b      	lsleq	r3, r3, #2
 80121ae:	3002      	addeq	r0, #2
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	db06      	blt.n	80121c2 <__hi0bits+0x3c>
 80121b4:	005b      	lsls	r3, r3, #1
 80121b6:	d503      	bpl.n	80121c0 <__hi0bits+0x3a>
 80121b8:	3001      	adds	r0, #1
 80121ba:	4770      	bx	lr
 80121bc:	2000      	movs	r0, #0
 80121be:	e7e8      	b.n	8012192 <__hi0bits+0xc>
 80121c0:	2020      	movs	r0, #32
 80121c2:	4770      	bx	lr

080121c4 <__lo0bits>:
 80121c4:	6803      	ldr	r3, [r0, #0]
 80121c6:	f013 0207 	ands.w	r2, r3, #7
 80121ca:	4601      	mov	r1, r0
 80121cc:	d00b      	beq.n	80121e6 <__lo0bits+0x22>
 80121ce:	07da      	lsls	r2, r3, #31
 80121d0:	d423      	bmi.n	801221a <__lo0bits+0x56>
 80121d2:	0798      	lsls	r0, r3, #30
 80121d4:	bf49      	itett	mi
 80121d6:	085b      	lsrmi	r3, r3, #1
 80121d8:	089b      	lsrpl	r3, r3, #2
 80121da:	2001      	movmi	r0, #1
 80121dc:	600b      	strmi	r3, [r1, #0]
 80121de:	bf5c      	itt	pl
 80121e0:	600b      	strpl	r3, [r1, #0]
 80121e2:	2002      	movpl	r0, #2
 80121e4:	4770      	bx	lr
 80121e6:	b298      	uxth	r0, r3
 80121e8:	b9a8      	cbnz	r0, 8012216 <__lo0bits+0x52>
 80121ea:	0c1b      	lsrs	r3, r3, #16
 80121ec:	2010      	movs	r0, #16
 80121ee:	f013 0fff 	tst.w	r3, #255	; 0xff
 80121f2:	bf04      	itt	eq
 80121f4:	0a1b      	lsreq	r3, r3, #8
 80121f6:	3008      	addeq	r0, #8
 80121f8:	071a      	lsls	r2, r3, #28
 80121fa:	bf04      	itt	eq
 80121fc:	091b      	lsreq	r3, r3, #4
 80121fe:	3004      	addeq	r0, #4
 8012200:	079a      	lsls	r2, r3, #30
 8012202:	bf04      	itt	eq
 8012204:	089b      	lsreq	r3, r3, #2
 8012206:	3002      	addeq	r0, #2
 8012208:	07da      	lsls	r2, r3, #31
 801220a:	d402      	bmi.n	8012212 <__lo0bits+0x4e>
 801220c:	085b      	lsrs	r3, r3, #1
 801220e:	d006      	beq.n	801221e <__lo0bits+0x5a>
 8012210:	3001      	adds	r0, #1
 8012212:	600b      	str	r3, [r1, #0]
 8012214:	4770      	bx	lr
 8012216:	4610      	mov	r0, r2
 8012218:	e7e9      	b.n	80121ee <__lo0bits+0x2a>
 801221a:	2000      	movs	r0, #0
 801221c:	4770      	bx	lr
 801221e:	2020      	movs	r0, #32
 8012220:	4770      	bx	lr

08012222 <__i2b>:
 8012222:	b510      	push	{r4, lr}
 8012224:	460c      	mov	r4, r1
 8012226:	2101      	movs	r1, #1
 8012228:	f7ff ff27 	bl	801207a <_Balloc>
 801222c:	2201      	movs	r2, #1
 801222e:	6144      	str	r4, [r0, #20]
 8012230:	6102      	str	r2, [r0, #16]
 8012232:	bd10      	pop	{r4, pc}

08012234 <__multiply>:
 8012234:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012238:	4614      	mov	r4, r2
 801223a:	690a      	ldr	r2, [r1, #16]
 801223c:	6923      	ldr	r3, [r4, #16]
 801223e:	429a      	cmp	r2, r3
 8012240:	bfb8      	it	lt
 8012242:	460b      	movlt	r3, r1
 8012244:	4688      	mov	r8, r1
 8012246:	bfbc      	itt	lt
 8012248:	46a0      	movlt	r8, r4
 801224a:	461c      	movlt	r4, r3
 801224c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8012250:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8012254:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012258:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801225c:	eb07 0609 	add.w	r6, r7, r9
 8012260:	42b3      	cmp	r3, r6
 8012262:	bfb8      	it	lt
 8012264:	3101      	addlt	r1, #1
 8012266:	f7ff ff08 	bl	801207a <_Balloc>
 801226a:	f100 0514 	add.w	r5, r0, #20
 801226e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8012272:	462b      	mov	r3, r5
 8012274:	2200      	movs	r2, #0
 8012276:	4573      	cmp	r3, lr
 8012278:	d316      	bcc.n	80122a8 <__multiply+0x74>
 801227a:	f104 0214 	add.w	r2, r4, #20
 801227e:	f108 0114 	add.w	r1, r8, #20
 8012282:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8012286:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801228a:	9300      	str	r3, [sp, #0]
 801228c:	9b00      	ldr	r3, [sp, #0]
 801228e:	9201      	str	r2, [sp, #4]
 8012290:	4293      	cmp	r3, r2
 8012292:	d80c      	bhi.n	80122ae <__multiply+0x7a>
 8012294:	2e00      	cmp	r6, #0
 8012296:	dd03      	ble.n	80122a0 <__multiply+0x6c>
 8012298:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801229c:	2b00      	cmp	r3, #0
 801229e:	d05d      	beq.n	801235c <__multiply+0x128>
 80122a0:	6106      	str	r6, [r0, #16]
 80122a2:	b003      	add	sp, #12
 80122a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122a8:	f843 2b04 	str.w	r2, [r3], #4
 80122ac:	e7e3      	b.n	8012276 <__multiply+0x42>
 80122ae:	f8b2 b000 	ldrh.w	fp, [r2]
 80122b2:	f1bb 0f00 	cmp.w	fp, #0
 80122b6:	d023      	beq.n	8012300 <__multiply+0xcc>
 80122b8:	4689      	mov	r9, r1
 80122ba:	46ac      	mov	ip, r5
 80122bc:	f04f 0800 	mov.w	r8, #0
 80122c0:	f859 4b04 	ldr.w	r4, [r9], #4
 80122c4:	f8dc a000 	ldr.w	sl, [ip]
 80122c8:	b2a3      	uxth	r3, r4
 80122ca:	fa1f fa8a 	uxth.w	sl, sl
 80122ce:	fb0b a303 	mla	r3, fp, r3, sl
 80122d2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80122d6:	f8dc 4000 	ldr.w	r4, [ip]
 80122da:	4443      	add	r3, r8
 80122dc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80122e0:	fb0b 840a 	mla	r4, fp, sl, r8
 80122e4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80122e8:	46e2      	mov	sl, ip
 80122ea:	b29b      	uxth	r3, r3
 80122ec:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80122f0:	454f      	cmp	r7, r9
 80122f2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80122f6:	f84a 3b04 	str.w	r3, [sl], #4
 80122fa:	d82b      	bhi.n	8012354 <__multiply+0x120>
 80122fc:	f8cc 8004 	str.w	r8, [ip, #4]
 8012300:	9b01      	ldr	r3, [sp, #4]
 8012302:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8012306:	3204      	adds	r2, #4
 8012308:	f1ba 0f00 	cmp.w	sl, #0
 801230c:	d020      	beq.n	8012350 <__multiply+0x11c>
 801230e:	682b      	ldr	r3, [r5, #0]
 8012310:	4689      	mov	r9, r1
 8012312:	46a8      	mov	r8, r5
 8012314:	f04f 0b00 	mov.w	fp, #0
 8012318:	f8b9 c000 	ldrh.w	ip, [r9]
 801231c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8012320:	fb0a 440c 	mla	r4, sl, ip, r4
 8012324:	445c      	add	r4, fp
 8012326:	46c4      	mov	ip, r8
 8012328:	b29b      	uxth	r3, r3
 801232a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801232e:	f84c 3b04 	str.w	r3, [ip], #4
 8012332:	f859 3b04 	ldr.w	r3, [r9], #4
 8012336:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801233a:	0c1b      	lsrs	r3, r3, #16
 801233c:	fb0a b303 	mla	r3, sl, r3, fp
 8012340:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8012344:	454f      	cmp	r7, r9
 8012346:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801234a:	d805      	bhi.n	8012358 <__multiply+0x124>
 801234c:	f8c8 3004 	str.w	r3, [r8, #4]
 8012350:	3504      	adds	r5, #4
 8012352:	e79b      	b.n	801228c <__multiply+0x58>
 8012354:	46d4      	mov	ip, sl
 8012356:	e7b3      	b.n	80122c0 <__multiply+0x8c>
 8012358:	46e0      	mov	r8, ip
 801235a:	e7dd      	b.n	8012318 <__multiply+0xe4>
 801235c:	3e01      	subs	r6, #1
 801235e:	e799      	b.n	8012294 <__multiply+0x60>

08012360 <__pow5mult>:
 8012360:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012364:	4615      	mov	r5, r2
 8012366:	f012 0203 	ands.w	r2, r2, #3
 801236a:	4606      	mov	r6, r0
 801236c:	460f      	mov	r7, r1
 801236e:	d007      	beq.n	8012380 <__pow5mult+0x20>
 8012370:	3a01      	subs	r2, #1
 8012372:	4c21      	ldr	r4, [pc, #132]	; (80123f8 <__pow5mult+0x98>)
 8012374:	2300      	movs	r3, #0
 8012376:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801237a:	f7ff fec9 	bl	8012110 <__multadd>
 801237e:	4607      	mov	r7, r0
 8012380:	10ad      	asrs	r5, r5, #2
 8012382:	d035      	beq.n	80123f0 <__pow5mult+0x90>
 8012384:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8012386:	b93c      	cbnz	r4, 8012398 <__pow5mult+0x38>
 8012388:	2010      	movs	r0, #16
 801238a:	f7fd fe0d 	bl	800ffa8 <malloc>
 801238e:	6270      	str	r0, [r6, #36]	; 0x24
 8012390:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012394:	6004      	str	r4, [r0, #0]
 8012396:	60c4      	str	r4, [r0, #12]
 8012398:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801239c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80123a0:	b94c      	cbnz	r4, 80123b6 <__pow5mult+0x56>
 80123a2:	f240 2171 	movw	r1, #625	; 0x271
 80123a6:	4630      	mov	r0, r6
 80123a8:	f7ff ff3b 	bl	8012222 <__i2b>
 80123ac:	2300      	movs	r3, #0
 80123ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80123b2:	4604      	mov	r4, r0
 80123b4:	6003      	str	r3, [r0, #0]
 80123b6:	f04f 0800 	mov.w	r8, #0
 80123ba:	07eb      	lsls	r3, r5, #31
 80123bc:	d50a      	bpl.n	80123d4 <__pow5mult+0x74>
 80123be:	4639      	mov	r1, r7
 80123c0:	4622      	mov	r2, r4
 80123c2:	4630      	mov	r0, r6
 80123c4:	f7ff ff36 	bl	8012234 <__multiply>
 80123c8:	4639      	mov	r1, r7
 80123ca:	4681      	mov	r9, r0
 80123cc:	4630      	mov	r0, r6
 80123ce:	f7ff fe88 	bl	80120e2 <_Bfree>
 80123d2:	464f      	mov	r7, r9
 80123d4:	106d      	asrs	r5, r5, #1
 80123d6:	d00b      	beq.n	80123f0 <__pow5mult+0x90>
 80123d8:	6820      	ldr	r0, [r4, #0]
 80123da:	b938      	cbnz	r0, 80123ec <__pow5mult+0x8c>
 80123dc:	4622      	mov	r2, r4
 80123de:	4621      	mov	r1, r4
 80123e0:	4630      	mov	r0, r6
 80123e2:	f7ff ff27 	bl	8012234 <__multiply>
 80123e6:	6020      	str	r0, [r4, #0]
 80123e8:	f8c0 8000 	str.w	r8, [r0]
 80123ec:	4604      	mov	r4, r0
 80123ee:	e7e4      	b.n	80123ba <__pow5mult+0x5a>
 80123f0:	4638      	mov	r0, r7
 80123f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80123f6:	bf00      	nop
 80123f8:	08014fc0 	.word	0x08014fc0

080123fc <__lshift>:
 80123fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012400:	460c      	mov	r4, r1
 8012402:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012406:	6923      	ldr	r3, [r4, #16]
 8012408:	6849      	ldr	r1, [r1, #4]
 801240a:	eb0a 0903 	add.w	r9, sl, r3
 801240e:	68a3      	ldr	r3, [r4, #8]
 8012410:	4607      	mov	r7, r0
 8012412:	4616      	mov	r6, r2
 8012414:	f109 0501 	add.w	r5, r9, #1
 8012418:	42ab      	cmp	r3, r5
 801241a:	db32      	blt.n	8012482 <__lshift+0x86>
 801241c:	4638      	mov	r0, r7
 801241e:	f7ff fe2c 	bl	801207a <_Balloc>
 8012422:	2300      	movs	r3, #0
 8012424:	4680      	mov	r8, r0
 8012426:	f100 0114 	add.w	r1, r0, #20
 801242a:	461a      	mov	r2, r3
 801242c:	4553      	cmp	r3, sl
 801242e:	db2b      	blt.n	8012488 <__lshift+0x8c>
 8012430:	6920      	ldr	r0, [r4, #16]
 8012432:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012436:	f104 0314 	add.w	r3, r4, #20
 801243a:	f016 021f 	ands.w	r2, r6, #31
 801243e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012442:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012446:	d025      	beq.n	8012494 <__lshift+0x98>
 8012448:	f1c2 0e20 	rsb	lr, r2, #32
 801244c:	2000      	movs	r0, #0
 801244e:	681e      	ldr	r6, [r3, #0]
 8012450:	468a      	mov	sl, r1
 8012452:	4096      	lsls	r6, r2
 8012454:	4330      	orrs	r0, r6
 8012456:	f84a 0b04 	str.w	r0, [sl], #4
 801245a:	f853 0b04 	ldr.w	r0, [r3], #4
 801245e:	459c      	cmp	ip, r3
 8012460:	fa20 f00e 	lsr.w	r0, r0, lr
 8012464:	d814      	bhi.n	8012490 <__lshift+0x94>
 8012466:	6048      	str	r0, [r1, #4]
 8012468:	b108      	cbz	r0, 801246e <__lshift+0x72>
 801246a:	f109 0502 	add.w	r5, r9, #2
 801246e:	3d01      	subs	r5, #1
 8012470:	4638      	mov	r0, r7
 8012472:	f8c8 5010 	str.w	r5, [r8, #16]
 8012476:	4621      	mov	r1, r4
 8012478:	f7ff fe33 	bl	80120e2 <_Bfree>
 801247c:	4640      	mov	r0, r8
 801247e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012482:	3101      	adds	r1, #1
 8012484:	005b      	lsls	r3, r3, #1
 8012486:	e7c7      	b.n	8012418 <__lshift+0x1c>
 8012488:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801248c:	3301      	adds	r3, #1
 801248e:	e7cd      	b.n	801242c <__lshift+0x30>
 8012490:	4651      	mov	r1, sl
 8012492:	e7dc      	b.n	801244e <__lshift+0x52>
 8012494:	3904      	subs	r1, #4
 8012496:	f853 2b04 	ldr.w	r2, [r3], #4
 801249a:	f841 2f04 	str.w	r2, [r1, #4]!
 801249e:	459c      	cmp	ip, r3
 80124a0:	d8f9      	bhi.n	8012496 <__lshift+0x9a>
 80124a2:	e7e4      	b.n	801246e <__lshift+0x72>

080124a4 <__mcmp>:
 80124a4:	6903      	ldr	r3, [r0, #16]
 80124a6:	690a      	ldr	r2, [r1, #16]
 80124a8:	1a9b      	subs	r3, r3, r2
 80124aa:	b530      	push	{r4, r5, lr}
 80124ac:	d10c      	bne.n	80124c8 <__mcmp+0x24>
 80124ae:	0092      	lsls	r2, r2, #2
 80124b0:	3014      	adds	r0, #20
 80124b2:	3114      	adds	r1, #20
 80124b4:	1884      	adds	r4, r0, r2
 80124b6:	4411      	add	r1, r2
 80124b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80124bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80124c0:	4295      	cmp	r5, r2
 80124c2:	d003      	beq.n	80124cc <__mcmp+0x28>
 80124c4:	d305      	bcc.n	80124d2 <__mcmp+0x2e>
 80124c6:	2301      	movs	r3, #1
 80124c8:	4618      	mov	r0, r3
 80124ca:	bd30      	pop	{r4, r5, pc}
 80124cc:	42a0      	cmp	r0, r4
 80124ce:	d3f3      	bcc.n	80124b8 <__mcmp+0x14>
 80124d0:	e7fa      	b.n	80124c8 <__mcmp+0x24>
 80124d2:	f04f 33ff 	mov.w	r3, #4294967295
 80124d6:	e7f7      	b.n	80124c8 <__mcmp+0x24>

080124d8 <__mdiff>:
 80124d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80124dc:	460d      	mov	r5, r1
 80124de:	4607      	mov	r7, r0
 80124e0:	4611      	mov	r1, r2
 80124e2:	4628      	mov	r0, r5
 80124e4:	4614      	mov	r4, r2
 80124e6:	f7ff ffdd 	bl	80124a4 <__mcmp>
 80124ea:	1e06      	subs	r6, r0, #0
 80124ec:	d108      	bne.n	8012500 <__mdiff+0x28>
 80124ee:	4631      	mov	r1, r6
 80124f0:	4638      	mov	r0, r7
 80124f2:	f7ff fdc2 	bl	801207a <_Balloc>
 80124f6:	2301      	movs	r3, #1
 80124f8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80124fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012500:	bfa4      	itt	ge
 8012502:	4623      	movge	r3, r4
 8012504:	462c      	movge	r4, r5
 8012506:	4638      	mov	r0, r7
 8012508:	6861      	ldr	r1, [r4, #4]
 801250a:	bfa6      	itte	ge
 801250c:	461d      	movge	r5, r3
 801250e:	2600      	movge	r6, #0
 8012510:	2601      	movlt	r6, #1
 8012512:	f7ff fdb2 	bl	801207a <_Balloc>
 8012516:	692b      	ldr	r3, [r5, #16]
 8012518:	60c6      	str	r6, [r0, #12]
 801251a:	6926      	ldr	r6, [r4, #16]
 801251c:	f105 0914 	add.w	r9, r5, #20
 8012520:	f104 0214 	add.w	r2, r4, #20
 8012524:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8012528:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801252c:	f100 0514 	add.w	r5, r0, #20
 8012530:	f04f 0e00 	mov.w	lr, #0
 8012534:	f852 ab04 	ldr.w	sl, [r2], #4
 8012538:	f859 4b04 	ldr.w	r4, [r9], #4
 801253c:	fa1e f18a 	uxtah	r1, lr, sl
 8012540:	b2a3      	uxth	r3, r4
 8012542:	1ac9      	subs	r1, r1, r3
 8012544:	0c23      	lsrs	r3, r4, #16
 8012546:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801254a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801254e:	b289      	uxth	r1, r1
 8012550:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8012554:	45c8      	cmp	r8, r9
 8012556:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801255a:	4694      	mov	ip, r2
 801255c:	f845 3b04 	str.w	r3, [r5], #4
 8012560:	d8e8      	bhi.n	8012534 <__mdiff+0x5c>
 8012562:	45bc      	cmp	ip, r7
 8012564:	d304      	bcc.n	8012570 <__mdiff+0x98>
 8012566:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801256a:	b183      	cbz	r3, 801258e <__mdiff+0xb6>
 801256c:	6106      	str	r6, [r0, #16]
 801256e:	e7c5      	b.n	80124fc <__mdiff+0x24>
 8012570:	f85c 1b04 	ldr.w	r1, [ip], #4
 8012574:	fa1e f381 	uxtah	r3, lr, r1
 8012578:	141a      	asrs	r2, r3, #16
 801257a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801257e:	b29b      	uxth	r3, r3
 8012580:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012584:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8012588:	f845 3b04 	str.w	r3, [r5], #4
 801258c:	e7e9      	b.n	8012562 <__mdiff+0x8a>
 801258e:	3e01      	subs	r6, #1
 8012590:	e7e9      	b.n	8012566 <__mdiff+0x8e>

08012592 <__d2b>:
 8012592:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012596:	460e      	mov	r6, r1
 8012598:	2101      	movs	r1, #1
 801259a:	ec59 8b10 	vmov	r8, r9, d0
 801259e:	4615      	mov	r5, r2
 80125a0:	f7ff fd6b 	bl	801207a <_Balloc>
 80125a4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80125a8:	4607      	mov	r7, r0
 80125aa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80125ae:	bb34      	cbnz	r4, 80125fe <__d2b+0x6c>
 80125b0:	9301      	str	r3, [sp, #4]
 80125b2:	f1b8 0300 	subs.w	r3, r8, #0
 80125b6:	d027      	beq.n	8012608 <__d2b+0x76>
 80125b8:	a802      	add	r0, sp, #8
 80125ba:	f840 3d08 	str.w	r3, [r0, #-8]!
 80125be:	f7ff fe01 	bl	80121c4 <__lo0bits>
 80125c2:	9900      	ldr	r1, [sp, #0]
 80125c4:	b1f0      	cbz	r0, 8012604 <__d2b+0x72>
 80125c6:	9a01      	ldr	r2, [sp, #4]
 80125c8:	f1c0 0320 	rsb	r3, r0, #32
 80125cc:	fa02 f303 	lsl.w	r3, r2, r3
 80125d0:	430b      	orrs	r3, r1
 80125d2:	40c2      	lsrs	r2, r0
 80125d4:	617b      	str	r3, [r7, #20]
 80125d6:	9201      	str	r2, [sp, #4]
 80125d8:	9b01      	ldr	r3, [sp, #4]
 80125da:	61bb      	str	r3, [r7, #24]
 80125dc:	2b00      	cmp	r3, #0
 80125de:	bf14      	ite	ne
 80125e0:	2102      	movne	r1, #2
 80125e2:	2101      	moveq	r1, #1
 80125e4:	6139      	str	r1, [r7, #16]
 80125e6:	b1c4      	cbz	r4, 801261a <__d2b+0x88>
 80125e8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80125ec:	4404      	add	r4, r0
 80125ee:	6034      	str	r4, [r6, #0]
 80125f0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80125f4:	6028      	str	r0, [r5, #0]
 80125f6:	4638      	mov	r0, r7
 80125f8:	b003      	add	sp, #12
 80125fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80125fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012602:	e7d5      	b.n	80125b0 <__d2b+0x1e>
 8012604:	6179      	str	r1, [r7, #20]
 8012606:	e7e7      	b.n	80125d8 <__d2b+0x46>
 8012608:	a801      	add	r0, sp, #4
 801260a:	f7ff fddb 	bl	80121c4 <__lo0bits>
 801260e:	9b01      	ldr	r3, [sp, #4]
 8012610:	617b      	str	r3, [r7, #20]
 8012612:	2101      	movs	r1, #1
 8012614:	6139      	str	r1, [r7, #16]
 8012616:	3020      	adds	r0, #32
 8012618:	e7e5      	b.n	80125e6 <__d2b+0x54>
 801261a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801261e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012622:	6030      	str	r0, [r6, #0]
 8012624:	6918      	ldr	r0, [r3, #16]
 8012626:	f7ff fdae 	bl	8012186 <__hi0bits>
 801262a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801262e:	e7e1      	b.n	80125f4 <__d2b+0x62>

08012630 <_calloc_r>:
 8012630:	b538      	push	{r3, r4, r5, lr}
 8012632:	fb02 f401 	mul.w	r4, r2, r1
 8012636:	4621      	mov	r1, r4
 8012638:	f7fd fd28 	bl	801008c <_malloc_r>
 801263c:	4605      	mov	r5, r0
 801263e:	b118      	cbz	r0, 8012648 <_calloc_r+0x18>
 8012640:	4622      	mov	r2, r4
 8012642:	2100      	movs	r1, #0
 8012644:	f7fd fccb 	bl	800ffde <memset>
 8012648:	4628      	mov	r0, r5
 801264a:	bd38      	pop	{r3, r4, r5, pc}

0801264c <_realloc_r>:
 801264c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801264e:	4607      	mov	r7, r0
 8012650:	4614      	mov	r4, r2
 8012652:	460e      	mov	r6, r1
 8012654:	b921      	cbnz	r1, 8012660 <_realloc_r+0x14>
 8012656:	4611      	mov	r1, r2
 8012658:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801265c:	f7fd bd16 	b.w	801008c <_malloc_r>
 8012660:	b922      	cbnz	r2, 801266c <_realloc_r+0x20>
 8012662:	f7fd fcc5 	bl	800fff0 <_free_r>
 8012666:	4625      	mov	r5, r4
 8012668:	4628      	mov	r0, r5
 801266a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801266c:	f000 f9f0 	bl	8012a50 <_malloc_usable_size_r>
 8012670:	42a0      	cmp	r0, r4
 8012672:	d20f      	bcs.n	8012694 <_realloc_r+0x48>
 8012674:	4621      	mov	r1, r4
 8012676:	4638      	mov	r0, r7
 8012678:	f7fd fd08 	bl	801008c <_malloc_r>
 801267c:	4605      	mov	r5, r0
 801267e:	2800      	cmp	r0, #0
 8012680:	d0f2      	beq.n	8012668 <_realloc_r+0x1c>
 8012682:	4631      	mov	r1, r6
 8012684:	4622      	mov	r2, r4
 8012686:	f7fd fc9f 	bl	800ffc8 <memcpy>
 801268a:	4631      	mov	r1, r6
 801268c:	4638      	mov	r0, r7
 801268e:	f7fd fcaf 	bl	800fff0 <_free_r>
 8012692:	e7e9      	b.n	8012668 <_realloc_r+0x1c>
 8012694:	4635      	mov	r5, r6
 8012696:	e7e7      	b.n	8012668 <_realloc_r+0x1c>

08012698 <__ssputs_r>:
 8012698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801269c:	688e      	ldr	r6, [r1, #8]
 801269e:	429e      	cmp	r6, r3
 80126a0:	4682      	mov	sl, r0
 80126a2:	460c      	mov	r4, r1
 80126a4:	4690      	mov	r8, r2
 80126a6:	4699      	mov	r9, r3
 80126a8:	d837      	bhi.n	801271a <__ssputs_r+0x82>
 80126aa:	898a      	ldrh	r2, [r1, #12]
 80126ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80126b0:	d031      	beq.n	8012716 <__ssputs_r+0x7e>
 80126b2:	6825      	ldr	r5, [r4, #0]
 80126b4:	6909      	ldr	r1, [r1, #16]
 80126b6:	1a6f      	subs	r7, r5, r1
 80126b8:	6965      	ldr	r5, [r4, #20]
 80126ba:	2302      	movs	r3, #2
 80126bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80126c0:	fb95 f5f3 	sdiv	r5, r5, r3
 80126c4:	f109 0301 	add.w	r3, r9, #1
 80126c8:	443b      	add	r3, r7
 80126ca:	429d      	cmp	r5, r3
 80126cc:	bf38      	it	cc
 80126ce:	461d      	movcc	r5, r3
 80126d0:	0553      	lsls	r3, r2, #21
 80126d2:	d530      	bpl.n	8012736 <__ssputs_r+0x9e>
 80126d4:	4629      	mov	r1, r5
 80126d6:	f7fd fcd9 	bl	801008c <_malloc_r>
 80126da:	4606      	mov	r6, r0
 80126dc:	b950      	cbnz	r0, 80126f4 <__ssputs_r+0x5c>
 80126de:	230c      	movs	r3, #12
 80126e0:	f8ca 3000 	str.w	r3, [sl]
 80126e4:	89a3      	ldrh	r3, [r4, #12]
 80126e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80126ea:	81a3      	strh	r3, [r4, #12]
 80126ec:	f04f 30ff 	mov.w	r0, #4294967295
 80126f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80126f4:	463a      	mov	r2, r7
 80126f6:	6921      	ldr	r1, [r4, #16]
 80126f8:	f7fd fc66 	bl	800ffc8 <memcpy>
 80126fc:	89a3      	ldrh	r3, [r4, #12]
 80126fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012702:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012706:	81a3      	strh	r3, [r4, #12]
 8012708:	6126      	str	r6, [r4, #16]
 801270a:	6165      	str	r5, [r4, #20]
 801270c:	443e      	add	r6, r7
 801270e:	1bed      	subs	r5, r5, r7
 8012710:	6026      	str	r6, [r4, #0]
 8012712:	60a5      	str	r5, [r4, #8]
 8012714:	464e      	mov	r6, r9
 8012716:	454e      	cmp	r6, r9
 8012718:	d900      	bls.n	801271c <__ssputs_r+0x84>
 801271a:	464e      	mov	r6, r9
 801271c:	4632      	mov	r2, r6
 801271e:	4641      	mov	r1, r8
 8012720:	6820      	ldr	r0, [r4, #0]
 8012722:	f7ff fc8f 	bl	8012044 <memmove>
 8012726:	68a3      	ldr	r3, [r4, #8]
 8012728:	1b9b      	subs	r3, r3, r6
 801272a:	60a3      	str	r3, [r4, #8]
 801272c:	6823      	ldr	r3, [r4, #0]
 801272e:	441e      	add	r6, r3
 8012730:	6026      	str	r6, [r4, #0]
 8012732:	2000      	movs	r0, #0
 8012734:	e7dc      	b.n	80126f0 <__ssputs_r+0x58>
 8012736:	462a      	mov	r2, r5
 8012738:	f7ff ff88 	bl	801264c <_realloc_r>
 801273c:	4606      	mov	r6, r0
 801273e:	2800      	cmp	r0, #0
 8012740:	d1e2      	bne.n	8012708 <__ssputs_r+0x70>
 8012742:	6921      	ldr	r1, [r4, #16]
 8012744:	4650      	mov	r0, sl
 8012746:	f7fd fc53 	bl	800fff0 <_free_r>
 801274a:	e7c8      	b.n	80126de <__ssputs_r+0x46>

0801274c <_svfiprintf_r>:
 801274c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012750:	461d      	mov	r5, r3
 8012752:	898b      	ldrh	r3, [r1, #12]
 8012754:	061f      	lsls	r7, r3, #24
 8012756:	b09d      	sub	sp, #116	; 0x74
 8012758:	4680      	mov	r8, r0
 801275a:	460c      	mov	r4, r1
 801275c:	4616      	mov	r6, r2
 801275e:	d50f      	bpl.n	8012780 <_svfiprintf_r+0x34>
 8012760:	690b      	ldr	r3, [r1, #16]
 8012762:	b96b      	cbnz	r3, 8012780 <_svfiprintf_r+0x34>
 8012764:	2140      	movs	r1, #64	; 0x40
 8012766:	f7fd fc91 	bl	801008c <_malloc_r>
 801276a:	6020      	str	r0, [r4, #0]
 801276c:	6120      	str	r0, [r4, #16]
 801276e:	b928      	cbnz	r0, 801277c <_svfiprintf_r+0x30>
 8012770:	230c      	movs	r3, #12
 8012772:	f8c8 3000 	str.w	r3, [r8]
 8012776:	f04f 30ff 	mov.w	r0, #4294967295
 801277a:	e0c8      	b.n	801290e <_svfiprintf_r+0x1c2>
 801277c:	2340      	movs	r3, #64	; 0x40
 801277e:	6163      	str	r3, [r4, #20]
 8012780:	2300      	movs	r3, #0
 8012782:	9309      	str	r3, [sp, #36]	; 0x24
 8012784:	2320      	movs	r3, #32
 8012786:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801278a:	2330      	movs	r3, #48	; 0x30
 801278c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012790:	9503      	str	r5, [sp, #12]
 8012792:	f04f 0b01 	mov.w	fp, #1
 8012796:	4637      	mov	r7, r6
 8012798:	463d      	mov	r5, r7
 801279a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801279e:	b10b      	cbz	r3, 80127a4 <_svfiprintf_r+0x58>
 80127a0:	2b25      	cmp	r3, #37	; 0x25
 80127a2:	d13e      	bne.n	8012822 <_svfiprintf_r+0xd6>
 80127a4:	ebb7 0a06 	subs.w	sl, r7, r6
 80127a8:	d00b      	beq.n	80127c2 <_svfiprintf_r+0x76>
 80127aa:	4653      	mov	r3, sl
 80127ac:	4632      	mov	r2, r6
 80127ae:	4621      	mov	r1, r4
 80127b0:	4640      	mov	r0, r8
 80127b2:	f7ff ff71 	bl	8012698 <__ssputs_r>
 80127b6:	3001      	adds	r0, #1
 80127b8:	f000 80a4 	beq.w	8012904 <_svfiprintf_r+0x1b8>
 80127bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80127be:	4453      	add	r3, sl
 80127c0:	9309      	str	r3, [sp, #36]	; 0x24
 80127c2:	783b      	ldrb	r3, [r7, #0]
 80127c4:	2b00      	cmp	r3, #0
 80127c6:	f000 809d 	beq.w	8012904 <_svfiprintf_r+0x1b8>
 80127ca:	2300      	movs	r3, #0
 80127cc:	f04f 32ff 	mov.w	r2, #4294967295
 80127d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80127d4:	9304      	str	r3, [sp, #16]
 80127d6:	9307      	str	r3, [sp, #28]
 80127d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80127dc:	931a      	str	r3, [sp, #104]	; 0x68
 80127de:	462f      	mov	r7, r5
 80127e0:	2205      	movs	r2, #5
 80127e2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80127e6:	4850      	ldr	r0, [pc, #320]	; (8012928 <_svfiprintf_r+0x1dc>)
 80127e8:	f7ed fd1a 	bl	8000220 <memchr>
 80127ec:	9b04      	ldr	r3, [sp, #16]
 80127ee:	b9d0      	cbnz	r0, 8012826 <_svfiprintf_r+0xda>
 80127f0:	06d9      	lsls	r1, r3, #27
 80127f2:	bf44      	itt	mi
 80127f4:	2220      	movmi	r2, #32
 80127f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80127fa:	071a      	lsls	r2, r3, #28
 80127fc:	bf44      	itt	mi
 80127fe:	222b      	movmi	r2, #43	; 0x2b
 8012800:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012804:	782a      	ldrb	r2, [r5, #0]
 8012806:	2a2a      	cmp	r2, #42	; 0x2a
 8012808:	d015      	beq.n	8012836 <_svfiprintf_r+0xea>
 801280a:	9a07      	ldr	r2, [sp, #28]
 801280c:	462f      	mov	r7, r5
 801280e:	2000      	movs	r0, #0
 8012810:	250a      	movs	r5, #10
 8012812:	4639      	mov	r1, r7
 8012814:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012818:	3b30      	subs	r3, #48	; 0x30
 801281a:	2b09      	cmp	r3, #9
 801281c:	d94d      	bls.n	80128ba <_svfiprintf_r+0x16e>
 801281e:	b1b8      	cbz	r0, 8012850 <_svfiprintf_r+0x104>
 8012820:	e00f      	b.n	8012842 <_svfiprintf_r+0xf6>
 8012822:	462f      	mov	r7, r5
 8012824:	e7b8      	b.n	8012798 <_svfiprintf_r+0x4c>
 8012826:	4a40      	ldr	r2, [pc, #256]	; (8012928 <_svfiprintf_r+0x1dc>)
 8012828:	1a80      	subs	r0, r0, r2
 801282a:	fa0b f000 	lsl.w	r0, fp, r0
 801282e:	4318      	orrs	r0, r3
 8012830:	9004      	str	r0, [sp, #16]
 8012832:	463d      	mov	r5, r7
 8012834:	e7d3      	b.n	80127de <_svfiprintf_r+0x92>
 8012836:	9a03      	ldr	r2, [sp, #12]
 8012838:	1d11      	adds	r1, r2, #4
 801283a:	6812      	ldr	r2, [r2, #0]
 801283c:	9103      	str	r1, [sp, #12]
 801283e:	2a00      	cmp	r2, #0
 8012840:	db01      	blt.n	8012846 <_svfiprintf_r+0xfa>
 8012842:	9207      	str	r2, [sp, #28]
 8012844:	e004      	b.n	8012850 <_svfiprintf_r+0x104>
 8012846:	4252      	negs	r2, r2
 8012848:	f043 0302 	orr.w	r3, r3, #2
 801284c:	9207      	str	r2, [sp, #28]
 801284e:	9304      	str	r3, [sp, #16]
 8012850:	783b      	ldrb	r3, [r7, #0]
 8012852:	2b2e      	cmp	r3, #46	; 0x2e
 8012854:	d10c      	bne.n	8012870 <_svfiprintf_r+0x124>
 8012856:	787b      	ldrb	r3, [r7, #1]
 8012858:	2b2a      	cmp	r3, #42	; 0x2a
 801285a:	d133      	bne.n	80128c4 <_svfiprintf_r+0x178>
 801285c:	9b03      	ldr	r3, [sp, #12]
 801285e:	1d1a      	adds	r2, r3, #4
 8012860:	681b      	ldr	r3, [r3, #0]
 8012862:	9203      	str	r2, [sp, #12]
 8012864:	2b00      	cmp	r3, #0
 8012866:	bfb8      	it	lt
 8012868:	f04f 33ff 	movlt.w	r3, #4294967295
 801286c:	3702      	adds	r7, #2
 801286e:	9305      	str	r3, [sp, #20]
 8012870:	4d2e      	ldr	r5, [pc, #184]	; (801292c <_svfiprintf_r+0x1e0>)
 8012872:	7839      	ldrb	r1, [r7, #0]
 8012874:	2203      	movs	r2, #3
 8012876:	4628      	mov	r0, r5
 8012878:	f7ed fcd2 	bl	8000220 <memchr>
 801287c:	b138      	cbz	r0, 801288e <_svfiprintf_r+0x142>
 801287e:	2340      	movs	r3, #64	; 0x40
 8012880:	1b40      	subs	r0, r0, r5
 8012882:	fa03 f000 	lsl.w	r0, r3, r0
 8012886:	9b04      	ldr	r3, [sp, #16]
 8012888:	4303      	orrs	r3, r0
 801288a:	3701      	adds	r7, #1
 801288c:	9304      	str	r3, [sp, #16]
 801288e:	7839      	ldrb	r1, [r7, #0]
 8012890:	4827      	ldr	r0, [pc, #156]	; (8012930 <_svfiprintf_r+0x1e4>)
 8012892:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012896:	2206      	movs	r2, #6
 8012898:	1c7e      	adds	r6, r7, #1
 801289a:	f7ed fcc1 	bl	8000220 <memchr>
 801289e:	2800      	cmp	r0, #0
 80128a0:	d038      	beq.n	8012914 <_svfiprintf_r+0x1c8>
 80128a2:	4b24      	ldr	r3, [pc, #144]	; (8012934 <_svfiprintf_r+0x1e8>)
 80128a4:	bb13      	cbnz	r3, 80128ec <_svfiprintf_r+0x1a0>
 80128a6:	9b03      	ldr	r3, [sp, #12]
 80128a8:	3307      	adds	r3, #7
 80128aa:	f023 0307 	bic.w	r3, r3, #7
 80128ae:	3308      	adds	r3, #8
 80128b0:	9303      	str	r3, [sp, #12]
 80128b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80128b4:	444b      	add	r3, r9
 80128b6:	9309      	str	r3, [sp, #36]	; 0x24
 80128b8:	e76d      	b.n	8012796 <_svfiprintf_r+0x4a>
 80128ba:	fb05 3202 	mla	r2, r5, r2, r3
 80128be:	2001      	movs	r0, #1
 80128c0:	460f      	mov	r7, r1
 80128c2:	e7a6      	b.n	8012812 <_svfiprintf_r+0xc6>
 80128c4:	2300      	movs	r3, #0
 80128c6:	3701      	adds	r7, #1
 80128c8:	9305      	str	r3, [sp, #20]
 80128ca:	4619      	mov	r1, r3
 80128cc:	250a      	movs	r5, #10
 80128ce:	4638      	mov	r0, r7
 80128d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80128d4:	3a30      	subs	r2, #48	; 0x30
 80128d6:	2a09      	cmp	r2, #9
 80128d8:	d903      	bls.n	80128e2 <_svfiprintf_r+0x196>
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d0c8      	beq.n	8012870 <_svfiprintf_r+0x124>
 80128de:	9105      	str	r1, [sp, #20]
 80128e0:	e7c6      	b.n	8012870 <_svfiprintf_r+0x124>
 80128e2:	fb05 2101 	mla	r1, r5, r1, r2
 80128e6:	2301      	movs	r3, #1
 80128e8:	4607      	mov	r7, r0
 80128ea:	e7f0      	b.n	80128ce <_svfiprintf_r+0x182>
 80128ec:	ab03      	add	r3, sp, #12
 80128ee:	9300      	str	r3, [sp, #0]
 80128f0:	4622      	mov	r2, r4
 80128f2:	4b11      	ldr	r3, [pc, #68]	; (8012938 <_svfiprintf_r+0x1ec>)
 80128f4:	a904      	add	r1, sp, #16
 80128f6:	4640      	mov	r0, r8
 80128f8:	f7fd fdf6 	bl	80104e8 <_printf_float>
 80128fc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8012900:	4681      	mov	r9, r0
 8012902:	d1d6      	bne.n	80128b2 <_svfiprintf_r+0x166>
 8012904:	89a3      	ldrh	r3, [r4, #12]
 8012906:	065b      	lsls	r3, r3, #25
 8012908:	f53f af35 	bmi.w	8012776 <_svfiprintf_r+0x2a>
 801290c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801290e:	b01d      	add	sp, #116	; 0x74
 8012910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012914:	ab03      	add	r3, sp, #12
 8012916:	9300      	str	r3, [sp, #0]
 8012918:	4622      	mov	r2, r4
 801291a:	4b07      	ldr	r3, [pc, #28]	; (8012938 <_svfiprintf_r+0x1ec>)
 801291c:	a904      	add	r1, sp, #16
 801291e:	4640      	mov	r0, r8
 8012920:	f7fe f898 	bl	8010a54 <_printf_i>
 8012924:	e7ea      	b.n	80128fc <_svfiprintf_r+0x1b0>
 8012926:	bf00      	nop
 8012928:	08014e18 	.word	0x08014e18
 801292c:	08014e1e 	.word	0x08014e1e
 8012930:	08014e22 	.word	0x08014e22
 8012934:	080104e9 	.word	0x080104e9
 8012938:	08012699 	.word	0x08012699

0801293c <_read_r>:
 801293c:	b538      	push	{r3, r4, r5, lr}
 801293e:	4c07      	ldr	r4, [pc, #28]	; (801295c <_read_r+0x20>)
 8012940:	4605      	mov	r5, r0
 8012942:	4608      	mov	r0, r1
 8012944:	4611      	mov	r1, r2
 8012946:	2200      	movs	r2, #0
 8012948:	6022      	str	r2, [r4, #0]
 801294a:	461a      	mov	r2, r3
 801294c:	f7f1 ff66 	bl	800481c <_read>
 8012950:	1c43      	adds	r3, r0, #1
 8012952:	d102      	bne.n	801295a <_read_r+0x1e>
 8012954:	6823      	ldr	r3, [r4, #0]
 8012956:	b103      	cbz	r3, 801295a <_read_r+0x1e>
 8012958:	602b      	str	r3, [r5, #0]
 801295a:	bd38      	pop	{r3, r4, r5, pc}
 801295c:	2000632c 	.word	0x2000632c

08012960 <_raise_r>:
 8012960:	291f      	cmp	r1, #31
 8012962:	b538      	push	{r3, r4, r5, lr}
 8012964:	4604      	mov	r4, r0
 8012966:	460d      	mov	r5, r1
 8012968:	d904      	bls.n	8012974 <_raise_r+0x14>
 801296a:	2316      	movs	r3, #22
 801296c:	6003      	str	r3, [r0, #0]
 801296e:	f04f 30ff 	mov.w	r0, #4294967295
 8012972:	bd38      	pop	{r3, r4, r5, pc}
 8012974:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012976:	b112      	cbz	r2, 801297e <_raise_r+0x1e>
 8012978:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801297c:	b94b      	cbnz	r3, 8012992 <_raise_r+0x32>
 801297e:	4620      	mov	r0, r4
 8012980:	f000 f830 	bl	80129e4 <_getpid_r>
 8012984:	462a      	mov	r2, r5
 8012986:	4601      	mov	r1, r0
 8012988:	4620      	mov	r0, r4
 801298a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801298e:	f000 b817 	b.w	80129c0 <_kill_r>
 8012992:	2b01      	cmp	r3, #1
 8012994:	d00a      	beq.n	80129ac <_raise_r+0x4c>
 8012996:	1c59      	adds	r1, r3, #1
 8012998:	d103      	bne.n	80129a2 <_raise_r+0x42>
 801299a:	2316      	movs	r3, #22
 801299c:	6003      	str	r3, [r0, #0]
 801299e:	2001      	movs	r0, #1
 80129a0:	e7e7      	b.n	8012972 <_raise_r+0x12>
 80129a2:	2400      	movs	r4, #0
 80129a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80129a8:	4628      	mov	r0, r5
 80129aa:	4798      	blx	r3
 80129ac:	2000      	movs	r0, #0
 80129ae:	e7e0      	b.n	8012972 <_raise_r+0x12>

080129b0 <raise>:
 80129b0:	4b02      	ldr	r3, [pc, #8]	; (80129bc <raise+0xc>)
 80129b2:	4601      	mov	r1, r0
 80129b4:	6818      	ldr	r0, [r3, #0]
 80129b6:	f7ff bfd3 	b.w	8012960 <_raise_r>
 80129ba:	bf00      	nop
 80129bc:	200001b8 	.word	0x200001b8

080129c0 <_kill_r>:
 80129c0:	b538      	push	{r3, r4, r5, lr}
 80129c2:	4c07      	ldr	r4, [pc, #28]	; (80129e0 <_kill_r+0x20>)
 80129c4:	2300      	movs	r3, #0
 80129c6:	4605      	mov	r5, r0
 80129c8:	4608      	mov	r0, r1
 80129ca:	4611      	mov	r1, r2
 80129cc:	6023      	str	r3, [r4, #0]
 80129ce:	f7f1 ff0b 	bl	80047e8 <_kill>
 80129d2:	1c43      	adds	r3, r0, #1
 80129d4:	d102      	bne.n	80129dc <_kill_r+0x1c>
 80129d6:	6823      	ldr	r3, [r4, #0]
 80129d8:	b103      	cbz	r3, 80129dc <_kill_r+0x1c>
 80129da:	602b      	str	r3, [r5, #0]
 80129dc:	bd38      	pop	{r3, r4, r5, pc}
 80129de:	bf00      	nop
 80129e0:	2000632c 	.word	0x2000632c

080129e4 <_getpid_r>:
 80129e4:	f7f1 bef8 	b.w	80047d8 <_getpid>

080129e8 <_fstat_r>:
 80129e8:	b538      	push	{r3, r4, r5, lr}
 80129ea:	4c07      	ldr	r4, [pc, #28]	; (8012a08 <_fstat_r+0x20>)
 80129ec:	2300      	movs	r3, #0
 80129ee:	4605      	mov	r5, r0
 80129f0:	4608      	mov	r0, r1
 80129f2:	4611      	mov	r1, r2
 80129f4:	6023      	str	r3, [r4, #0]
 80129f6:	f7f1 ff56 	bl	80048a6 <_fstat>
 80129fa:	1c43      	adds	r3, r0, #1
 80129fc:	d102      	bne.n	8012a04 <_fstat_r+0x1c>
 80129fe:	6823      	ldr	r3, [r4, #0]
 8012a00:	b103      	cbz	r3, 8012a04 <_fstat_r+0x1c>
 8012a02:	602b      	str	r3, [r5, #0]
 8012a04:	bd38      	pop	{r3, r4, r5, pc}
 8012a06:	bf00      	nop
 8012a08:	2000632c 	.word	0x2000632c

08012a0c <_isatty_r>:
 8012a0c:	b538      	push	{r3, r4, r5, lr}
 8012a0e:	4c06      	ldr	r4, [pc, #24]	; (8012a28 <_isatty_r+0x1c>)
 8012a10:	2300      	movs	r3, #0
 8012a12:	4605      	mov	r5, r0
 8012a14:	4608      	mov	r0, r1
 8012a16:	6023      	str	r3, [r4, #0]
 8012a18:	f7f1 ff55 	bl	80048c6 <_isatty>
 8012a1c:	1c43      	adds	r3, r0, #1
 8012a1e:	d102      	bne.n	8012a26 <_isatty_r+0x1a>
 8012a20:	6823      	ldr	r3, [r4, #0]
 8012a22:	b103      	cbz	r3, 8012a26 <_isatty_r+0x1a>
 8012a24:	602b      	str	r3, [r5, #0]
 8012a26:	bd38      	pop	{r3, r4, r5, pc}
 8012a28:	2000632c 	.word	0x2000632c

08012a2c <__ascii_mbtowc>:
 8012a2c:	b082      	sub	sp, #8
 8012a2e:	b901      	cbnz	r1, 8012a32 <__ascii_mbtowc+0x6>
 8012a30:	a901      	add	r1, sp, #4
 8012a32:	b142      	cbz	r2, 8012a46 <__ascii_mbtowc+0x1a>
 8012a34:	b14b      	cbz	r3, 8012a4a <__ascii_mbtowc+0x1e>
 8012a36:	7813      	ldrb	r3, [r2, #0]
 8012a38:	600b      	str	r3, [r1, #0]
 8012a3a:	7812      	ldrb	r2, [r2, #0]
 8012a3c:	1c10      	adds	r0, r2, #0
 8012a3e:	bf18      	it	ne
 8012a40:	2001      	movne	r0, #1
 8012a42:	b002      	add	sp, #8
 8012a44:	4770      	bx	lr
 8012a46:	4610      	mov	r0, r2
 8012a48:	e7fb      	b.n	8012a42 <__ascii_mbtowc+0x16>
 8012a4a:	f06f 0001 	mvn.w	r0, #1
 8012a4e:	e7f8      	b.n	8012a42 <__ascii_mbtowc+0x16>

08012a50 <_malloc_usable_size_r>:
 8012a50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012a54:	1f18      	subs	r0, r3, #4
 8012a56:	2b00      	cmp	r3, #0
 8012a58:	bfbc      	itt	lt
 8012a5a:	580b      	ldrlt	r3, [r1, r0]
 8012a5c:	18c0      	addlt	r0, r0, r3
 8012a5e:	4770      	bx	lr

08012a60 <__ascii_wctomb>:
 8012a60:	b149      	cbz	r1, 8012a76 <__ascii_wctomb+0x16>
 8012a62:	2aff      	cmp	r2, #255	; 0xff
 8012a64:	bf85      	ittet	hi
 8012a66:	238a      	movhi	r3, #138	; 0x8a
 8012a68:	6003      	strhi	r3, [r0, #0]
 8012a6a:	700a      	strbls	r2, [r1, #0]
 8012a6c:	f04f 30ff 	movhi.w	r0, #4294967295
 8012a70:	bf98      	it	ls
 8012a72:	2001      	movls	r0, #1
 8012a74:	4770      	bx	lr
 8012a76:	4608      	mov	r0, r1
 8012a78:	4770      	bx	lr
 8012a7a:	0000      	movs	r0, r0
 8012a7c:	0000      	movs	r0, r0
	...

08012a80 <cos>:
 8012a80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012a82:	ec51 0b10 	vmov	r0, r1, d0
 8012a86:	4a1e      	ldr	r2, [pc, #120]	; (8012b00 <cos+0x80>)
 8012a88:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012a8c:	4293      	cmp	r3, r2
 8012a8e:	dc06      	bgt.n	8012a9e <cos+0x1e>
 8012a90:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8012af8 <cos+0x78>
 8012a94:	f000 fec8 	bl	8013828 <__kernel_cos>
 8012a98:	ec51 0b10 	vmov	r0, r1, d0
 8012a9c:	e007      	b.n	8012aae <cos+0x2e>
 8012a9e:	4a19      	ldr	r2, [pc, #100]	; (8012b04 <cos+0x84>)
 8012aa0:	4293      	cmp	r3, r2
 8012aa2:	dd09      	ble.n	8012ab8 <cos+0x38>
 8012aa4:	ee10 2a10 	vmov	r2, s0
 8012aa8:	460b      	mov	r3, r1
 8012aaa:	f7ed fc0d 	bl	80002c8 <__aeabi_dsub>
 8012aae:	ec41 0b10 	vmov	d0, r0, r1
 8012ab2:	b005      	add	sp, #20
 8012ab4:	f85d fb04 	ldr.w	pc, [sp], #4
 8012ab8:	4668      	mov	r0, sp
 8012aba:	f000 fc11 	bl	80132e0 <__ieee754_rem_pio2>
 8012abe:	f000 0003 	and.w	r0, r0, #3
 8012ac2:	2801      	cmp	r0, #1
 8012ac4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012ac8:	ed9d 0b00 	vldr	d0, [sp]
 8012acc:	d007      	beq.n	8012ade <cos+0x5e>
 8012ace:	2802      	cmp	r0, #2
 8012ad0:	d00e      	beq.n	8012af0 <cos+0x70>
 8012ad2:	2800      	cmp	r0, #0
 8012ad4:	d0de      	beq.n	8012a94 <cos+0x14>
 8012ad6:	2001      	movs	r0, #1
 8012ad8:	f001 faae 	bl	8014038 <__kernel_sin>
 8012adc:	e7dc      	b.n	8012a98 <cos+0x18>
 8012ade:	f001 faab 	bl	8014038 <__kernel_sin>
 8012ae2:	ec53 2b10 	vmov	r2, r3, d0
 8012ae6:	ee10 0a10 	vmov	r0, s0
 8012aea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012aee:	e7de      	b.n	8012aae <cos+0x2e>
 8012af0:	f000 fe9a 	bl	8013828 <__kernel_cos>
 8012af4:	e7f5      	b.n	8012ae2 <cos+0x62>
 8012af6:	bf00      	nop
	...
 8012b00:	3fe921fb 	.word	0x3fe921fb
 8012b04:	7fefffff 	.word	0x7fefffff

08012b08 <sin>:
 8012b08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012b0a:	ec51 0b10 	vmov	r0, r1, d0
 8012b0e:	4a20      	ldr	r2, [pc, #128]	; (8012b90 <sin+0x88>)
 8012b10:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012b14:	4293      	cmp	r3, r2
 8012b16:	dc07      	bgt.n	8012b28 <sin+0x20>
 8012b18:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8012b88 <sin+0x80>
 8012b1c:	2000      	movs	r0, #0
 8012b1e:	f001 fa8b 	bl	8014038 <__kernel_sin>
 8012b22:	ec51 0b10 	vmov	r0, r1, d0
 8012b26:	e007      	b.n	8012b38 <sin+0x30>
 8012b28:	4a1a      	ldr	r2, [pc, #104]	; (8012b94 <sin+0x8c>)
 8012b2a:	4293      	cmp	r3, r2
 8012b2c:	dd09      	ble.n	8012b42 <sin+0x3a>
 8012b2e:	ee10 2a10 	vmov	r2, s0
 8012b32:	460b      	mov	r3, r1
 8012b34:	f7ed fbc8 	bl	80002c8 <__aeabi_dsub>
 8012b38:	ec41 0b10 	vmov	d0, r0, r1
 8012b3c:	b005      	add	sp, #20
 8012b3e:	f85d fb04 	ldr.w	pc, [sp], #4
 8012b42:	4668      	mov	r0, sp
 8012b44:	f000 fbcc 	bl	80132e0 <__ieee754_rem_pio2>
 8012b48:	f000 0003 	and.w	r0, r0, #3
 8012b4c:	2801      	cmp	r0, #1
 8012b4e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012b52:	ed9d 0b00 	vldr	d0, [sp]
 8012b56:	d004      	beq.n	8012b62 <sin+0x5a>
 8012b58:	2802      	cmp	r0, #2
 8012b5a:	d005      	beq.n	8012b68 <sin+0x60>
 8012b5c:	b970      	cbnz	r0, 8012b7c <sin+0x74>
 8012b5e:	2001      	movs	r0, #1
 8012b60:	e7dd      	b.n	8012b1e <sin+0x16>
 8012b62:	f000 fe61 	bl	8013828 <__kernel_cos>
 8012b66:	e7dc      	b.n	8012b22 <sin+0x1a>
 8012b68:	2001      	movs	r0, #1
 8012b6a:	f001 fa65 	bl	8014038 <__kernel_sin>
 8012b6e:	ec53 2b10 	vmov	r2, r3, d0
 8012b72:	ee10 0a10 	vmov	r0, s0
 8012b76:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012b7a:	e7dd      	b.n	8012b38 <sin+0x30>
 8012b7c:	f000 fe54 	bl	8013828 <__kernel_cos>
 8012b80:	e7f5      	b.n	8012b6e <sin+0x66>
 8012b82:	bf00      	nop
 8012b84:	f3af 8000 	nop.w
	...
 8012b90:	3fe921fb 	.word	0x3fe921fb
 8012b94:	7fefffff 	.word	0x7fefffff

08012b98 <asin>:
 8012b98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012b9a:	ed2d 8b02 	vpush	{d8}
 8012b9e:	4e26      	ldr	r6, [pc, #152]	; (8012c38 <asin+0xa0>)
 8012ba0:	b08b      	sub	sp, #44	; 0x2c
 8012ba2:	ec55 4b10 	vmov	r4, r5, d0
 8012ba6:	f000 f8ab 	bl	8012d00 <__ieee754_asin>
 8012baa:	f996 3000 	ldrsb.w	r3, [r6]
 8012bae:	eeb0 8a40 	vmov.f32	s16, s0
 8012bb2:	eef0 8a60 	vmov.f32	s17, s1
 8012bb6:	3301      	adds	r3, #1
 8012bb8:	d036      	beq.n	8012c28 <asin+0x90>
 8012bba:	4622      	mov	r2, r4
 8012bbc:	462b      	mov	r3, r5
 8012bbe:	4620      	mov	r0, r4
 8012bc0:	4629      	mov	r1, r5
 8012bc2:	f7ed ffd3 	bl	8000b6c <__aeabi_dcmpun>
 8012bc6:	4607      	mov	r7, r0
 8012bc8:	bb70      	cbnz	r0, 8012c28 <asin+0x90>
 8012bca:	ec45 4b10 	vmov	d0, r4, r5
 8012bce:	f001 fc8f 	bl	80144f0 <fabs>
 8012bd2:	2200      	movs	r2, #0
 8012bd4:	4b19      	ldr	r3, [pc, #100]	; (8012c3c <asin+0xa4>)
 8012bd6:	ec51 0b10 	vmov	r0, r1, d0
 8012bda:	f7ed ffbd 	bl	8000b58 <__aeabi_dcmpgt>
 8012bde:	b318      	cbz	r0, 8012c28 <asin+0x90>
 8012be0:	2301      	movs	r3, #1
 8012be2:	9300      	str	r3, [sp, #0]
 8012be4:	4816      	ldr	r0, [pc, #88]	; (8012c40 <asin+0xa8>)
 8012be6:	4b17      	ldr	r3, [pc, #92]	; (8012c44 <asin+0xac>)
 8012be8:	9301      	str	r3, [sp, #4]
 8012bea:	9708      	str	r7, [sp, #32]
 8012bec:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8012bf0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8012bf4:	f001 fd10 	bl	8014618 <nan>
 8012bf8:	f996 3000 	ldrsb.w	r3, [r6]
 8012bfc:	2b02      	cmp	r3, #2
 8012bfe:	ed8d 0b06 	vstr	d0, [sp, #24]
 8012c02:	d104      	bne.n	8012c0e <asin+0x76>
 8012c04:	f7fd f994 	bl	800ff30 <__errno>
 8012c08:	2321      	movs	r3, #33	; 0x21
 8012c0a:	6003      	str	r3, [r0, #0]
 8012c0c:	e004      	b.n	8012c18 <asin+0x80>
 8012c0e:	4668      	mov	r0, sp
 8012c10:	f001 fcfe 	bl	8014610 <matherr>
 8012c14:	2800      	cmp	r0, #0
 8012c16:	d0f5      	beq.n	8012c04 <asin+0x6c>
 8012c18:	9b08      	ldr	r3, [sp, #32]
 8012c1a:	b11b      	cbz	r3, 8012c24 <asin+0x8c>
 8012c1c:	f7fd f988 	bl	800ff30 <__errno>
 8012c20:	9b08      	ldr	r3, [sp, #32]
 8012c22:	6003      	str	r3, [r0, #0]
 8012c24:	ed9d 8b06 	vldr	d8, [sp, #24]
 8012c28:	eeb0 0a48 	vmov.f32	s0, s16
 8012c2c:	eef0 0a68 	vmov.f32	s1, s17
 8012c30:	b00b      	add	sp, #44	; 0x2c
 8012c32:	ecbd 8b02 	vpop	{d8}
 8012c36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c38:	20000388 	.word	0x20000388
 8012c3c:	3ff00000 	.word	0x3ff00000
 8012c40:	08014e13 	.word	0x08014e13
 8012c44:	080150d7 	.word	0x080150d7

08012c48 <atan2>:
 8012c48:	f000 ba6a 	b.w	8013120 <__ieee754_atan2>

08012c4c <sqrt>:
 8012c4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012c50:	ed2d 8b02 	vpush	{d8}
 8012c54:	b08b      	sub	sp, #44	; 0x2c
 8012c56:	ec55 4b10 	vmov	r4, r5, d0
 8012c5a:	f000 fd33 	bl	80136c4 <__ieee754_sqrt>
 8012c5e:	4b26      	ldr	r3, [pc, #152]	; (8012cf8 <sqrt+0xac>)
 8012c60:	eeb0 8a40 	vmov.f32	s16, s0
 8012c64:	eef0 8a60 	vmov.f32	s17, s1
 8012c68:	f993 6000 	ldrsb.w	r6, [r3]
 8012c6c:	1c73      	adds	r3, r6, #1
 8012c6e:	d02a      	beq.n	8012cc6 <sqrt+0x7a>
 8012c70:	4622      	mov	r2, r4
 8012c72:	462b      	mov	r3, r5
 8012c74:	4620      	mov	r0, r4
 8012c76:	4629      	mov	r1, r5
 8012c78:	f7ed ff78 	bl	8000b6c <__aeabi_dcmpun>
 8012c7c:	4607      	mov	r7, r0
 8012c7e:	bb10      	cbnz	r0, 8012cc6 <sqrt+0x7a>
 8012c80:	f04f 0800 	mov.w	r8, #0
 8012c84:	f04f 0900 	mov.w	r9, #0
 8012c88:	4642      	mov	r2, r8
 8012c8a:	464b      	mov	r3, r9
 8012c8c:	4620      	mov	r0, r4
 8012c8e:	4629      	mov	r1, r5
 8012c90:	f7ed ff44 	bl	8000b1c <__aeabi_dcmplt>
 8012c94:	b1b8      	cbz	r0, 8012cc6 <sqrt+0x7a>
 8012c96:	2301      	movs	r3, #1
 8012c98:	9300      	str	r3, [sp, #0]
 8012c9a:	4b18      	ldr	r3, [pc, #96]	; (8012cfc <sqrt+0xb0>)
 8012c9c:	9301      	str	r3, [sp, #4]
 8012c9e:	9708      	str	r7, [sp, #32]
 8012ca0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8012ca4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8012ca8:	b9b6      	cbnz	r6, 8012cd8 <sqrt+0x8c>
 8012caa:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8012cae:	4668      	mov	r0, sp
 8012cb0:	f001 fcae 	bl	8014610 <matherr>
 8012cb4:	b1d0      	cbz	r0, 8012cec <sqrt+0xa0>
 8012cb6:	9b08      	ldr	r3, [sp, #32]
 8012cb8:	b11b      	cbz	r3, 8012cc2 <sqrt+0x76>
 8012cba:	f7fd f939 	bl	800ff30 <__errno>
 8012cbe:	9b08      	ldr	r3, [sp, #32]
 8012cc0:	6003      	str	r3, [r0, #0]
 8012cc2:	ed9d 8b06 	vldr	d8, [sp, #24]
 8012cc6:	eeb0 0a48 	vmov.f32	s0, s16
 8012cca:	eef0 0a68 	vmov.f32	s1, s17
 8012cce:	b00b      	add	sp, #44	; 0x2c
 8012cd0:	ecbd 8b02 	vpop	{d8}
 8012cd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012cd8:	4642      	mov	r2, r8
 8012cda:	464b      	mov	r3, r9
 8012cdc:	4640      	mov	r0, r8
 8012cde:	4649      	mov	r1, r9
 8012ce0:	f7ed fdd4 	bl	800088c <__aeabi_ddiv>
 8012ce4:	2e02      	cmp	r6, #2
 8012ce6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012cea:	d1e0      	bne.n	8012cae <sqrt+0x62>
 8012cec:	f7fd f920 	bl	800ff30 <__errno>
 8012cf0:	2321      	movs	r3, #33	; 0x21
 8012cf2:	6003      	str	r3, [r0, #0]
 8012cf4:	e7df      	b.n	8012cb6 <sqrt+0x6a>
 8012cf6:	bf00      	nop
 8012cf8:	20000388 	.word	0x20000388
 8012cfc:	080150dc 	.word	0x080150dc

08012d00 <__ieee754_asin>:
 8012d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d04:	ec55 4b10 	vmov	r4, r5, d0
 8012d08:	4bcb      	ldr	r3, [pc, #812]	; (8013038 <__ieee754_asin+0x338>)
 8012d0a:	b087      	sub	sp, #28
 8012d0c:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8012d10:	429f      	cmp	r7, r3
 8012d12:	9501      	str	r5, [sp, #4]
 8012d14:	dd31      	ble.n	8012d7a <__ieee754_asin+0x7a>
 8012d16:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 8012d1a:	ee10 3a10 	vmov	r3, s0
 8012d1e:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 8012d22:	433b      	orrs	r3, r7
 8012d24:	d117      	bne.n	8012d56 <__ieee754_asin+0x56>
 8012d26:	a3aa      	add	r3, pc, #680	; (adr r3, 8012fd0 <__ieee754_asin+0x2d0>)
 8012d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d2c:	ee10 0a10 	vmov	r0, s0
 8012d30:	4629      	mov	r1, r5
 8012d32:	f7ed fc81 	bl	8000638 <__aeabi_dmul>
 8012d36:	a3a8      	add	r3, pc, #672	; (adr r3, 8012fd8 <__ieee754_asin+0x2d8>)
 8012d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d3c:	4606      	mov	r6, r0
 8012d3e:	460f      	mov	r7, r1
 8012d40:	4620      	mov	r0, r4
 8012d42:	4629      	mov	r1, r5
 8012d44:	f7ed fc78 	bl	8000638 <__aeabi_dmul>
 8012d48:	4602      	mov	r2, r0
 8012d4a:	460b      	mov	r3, r1
 8012d4c:	4630      	mov	r0, r6
 8012d4e:	4639      	mov	r1, r7
 8012d50:	f7ed fabc 	bl	80002cc <__adddf3>
 8012d54:	e00a      	b.n	8012d6c <__ieee754_asin+0x6c>
 8012d56:	ee10 2a10 	vmov	r2, s0
 8012d5a:	462b      	mov	r3, r5
 8012d5c:	4620      	mov	r0, r4
 8012d5e:	4629      	mov	r1, r5
 8012d60:	f7ed fab2 	bl	80002c8 <__aeabi_dsub>
 8012d64:	4602      	mov	r2, r0
 8012d66:	460b      	mov	r3, r1
 8012d68:	f7ed fd90 	bl	800088c <__aeabi_ddiv>
 8012d6c:	4604      	mov	r4, r0
 8012d6e:	460d      	mov	r5, r1
 8012d70:	ec45 4b10 	vmov	d0, r4, r5
 8012d74:	b007      	add	sp, #28
 8012d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d7a:	4bb0      	ldr	r3, [pc, #704]	; (801303c <__ieee754_asin+0x33c>)
 8012d7c:	429f      	cmp	r7, r3
 8012d7e:	dc11      	bgt.n	8012da4 <__ieee754_asin+0xa4>
 8012d80:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8012d84:	f280 80ae 	bge.w	8012ee4 <__ieee754_asin+0x1e4>
 8012d88:	a395      	add	r3, pc, #596	; (adr r3, 8012fe0 <__ieee754_asin+0x2e0>)
 8012d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d8e:	ee10 0a10 	vmov	r0, s0
 8012d92:	4629      	mov	r1, r5
 8012d94:	f7ed fa9a 	bl	80002cc <__adddf3>
 8012d98:	2200      	movs	r2, #0
 8012d9a:	4ba9      	ldr	r3, [pc, #676]	; (8013040 <__ieee754_asin+0x340>)
 8012d9c:	f7ed fedc 	bl	8000b58 <__aeabi_dcmpgt>
 8012da0:	2800      	cmp	r0, #0
 8012da2:	d1e5      	bne.n	8012d70 <__ieee754_asin+0x70>
 8012da4:	ec45 4b10 	vmov	d0, r4, r5
 8012da8:	f001 fba2 	bl	80144f0 <fabs>
 8012dac:	2000      	movs	r0, #0
 8012dae:	ec53 2b10 	vmov	r2, r3, d0
 8012db2:	49a3      	ldr	r1, [pc, #652]	; (8013040 <__ieee754_asin+0x340>)
 8012db4:	f7ed fa88 	bl	80002c8 <__aeabi_dsub>
 8012db8:	2200      	movs	r2, #0
 8012dba:	4ba2      	ldr	r3, [pc, #648]	; (8013044 <__ieee754_asin+0x344>)
 8012dbc:	f7ed fc3c 	bl	8000638 <__aeabi_dmul>
 8012dc0:	a389      	add	r3, pc, #548	; (adr r3, 8012fe8 <__ieee754_asin+0x2e8>)
 8012dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dc6:	4604      	mov	r4, r0
 8012dc8:	460d      	mov	r5, r1
 8012dca:	f7ed fc35 	bl	8000638 <__aeabi_dmul>
 8012dce:	a388      	add	r3, pc, #544	; (adr r3, 8012ff0 <__ieee754_asin+0x2f0>)
 8012dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dd4:	f7ed fa7a 	bl	80002cc <__adddf3>
 8012dd8:	4622      	mov	r2, r4
 8012dda:	462b      	mov	r3, r5
 8012ddc:	f7ed fc2c 	bl	8000638 <__aeabi_dmul>
 8012de0:	a385      	add	r3, pc, #532	; (adr r3, 8012ff8 <__ieee754_asin+0x2f8>)
 8012de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012de6:	f7ed fa6f 	bl	80002c8 <__aeabi_dsub>
 8012dea:	4622      	mov	r2, r4
 8012dec:	462b      	mov	r3, r5
 8012dee:	f7ed fc23 	bl	8000638 <__aeabi_dmul>
 8012df2:	a383      	add	r3, pc, #524	; (adr r3, 8013000 <__ieee754_asin+0x300>)
 8012df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012df8:	f7ed fa68 	bl	80002cc <__adddf3>
 8012dfc:	4622      	mov	r2, r4
 8012dfe:	462b      	mov	r3, r5
 8012e00:	f7ed fc1a 	bl	8000638 <__aeabi_dmul>
 8012e04:	a380      	add	r3, pc, #512	; (adr r3, 8013008 <__ieee754_asin+0x308>)
 8012e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e0a:	f7ed fa5d 	bl	80002c8 <__aeabi_dsub>
 8012e0e:	4622      	mov	r2, r4
 8012e10:	462b      	mov	r3, r5
 8012e12:	f7ed fc11 	bl	8000638 <__aeabi_dmul>
 8012e16:	a37e      	add	r3, pc, #504	; (adr r3, 8013010 <__ieee754_asin+0x310>)
 8012e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e1c:	f7ed fa56 	bl	80002cc <__adddf3>
 8012e20:	4622      	mov	r2, r4
 8012e22:	462b      	mov	r3, r5
 8012e24:	f7ed fc08 	bl	8000638 <__aeabi_dmul>
 8012e28:	a37b      	add	r3, pc, #492	; (adr r3, 8013018 <__ieee754_asin+0x318>)
 8012e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e2e:	4680      	mov	r8, r0
 8012e30:	4689      	mov	r9, r1
 8012e32:	4620      	mov	r0, r4
 8012e34:	4629      	mov	r1, r5
 8012e36:	f7ed fbff 	bl	8000638 <__aeabi_dmul>
 8012e3a:	a379      	add	r3, pc, #484	; (adr r3, 8013020 <__ieee754_asin+0x320>)
 8012e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e40:	f7ed fa42 	bl	80002c8 <__aeabi_dsub>
 8012e44:	4622      	mov	r2, r4
 8012e46:	462b      	mov	r3, r5
 8012e48:	f7ed fbf6 	bl	8000638 <__aeabi_dmul>
 8012e4c:	a376      	add	r3, pc, #472	; (adr r3, 8013028 <__ieee754_asin+0x328>)
 8012e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e52:	f7ed fa3b 	bl	80002cc <__adddf3>
 8012e56:	4622      	mov	r2, r4
 8012e58:	462b      	mov	r3, r5
 8012e5a:	f7ed fbed 	bl	8000638 <__aeabi_dmul>
 8012e5e:	a374      	add	r3, pc, #464	; (adr r3, 8013030 <__ieee754_asin+0x330>)
 8012e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e64:	f7ed fa30 	bl	80002c8 <__aeabi_dsub>
 8012e68:	4622      	mov	r2, r4
 8012e6a:	462b      	mov	r3, r5
 8012e6c:	f7ed fbe4 	bl	8000638 <__aeabi_dmul>
 8012e70:	4b73      	ldr	r3, [pc, #460]	; (8013040 <__ieee754_asin+0x340>)
 8012e72:	2200      	movs	r2, #0
 8012e74:	f7ed fa2a 	bl	80002cc <__adddf3>
 8012e78:	ec45 4b10 	vmov	d0, r4, r5
 8012e7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012e80:	f000 fc20 	bl	80136c4 <__ieee754_sqrt>
 8012e84:	4b70      	ldr	r3, [pc, #448]	; (8013048 <__ieee754_asin+0x348>)
 8012e86:	429f      	cmp	r7, r3
 8012e88:	ec5b ab10 	vmov	sl, fp, d0
 8012e8c:	f340 80de 	ble.w	801304c <__ieee754_asin+0x34c>
 8012e90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012e94:	4640      	mov	r0, r8
 8012e96:	4649      	mov	r1, r9
 8012e98:	f7ed fcf8 	bl	800088c <__aeabi_ddiv>
 8012e9c:	4652      	mov	r2, sl
 8012e9e:	465b      	mov	r3, fp
 8012ea0:	f7ed fbca 	bl	8000638 <__aeabi_dmul>
 8012ea4:	4652      	mov	r2, sl
 8012ea6:	465b      	mov	r3, fp
 8012ea8:	f7ed fa10 	bl	80002cc <__adddf3>
 8012eac:	4602      	mov	r2, r0
 8012eae:	460b      	mov	r3, r1
 8012eb0:	f7ed fa0c 	bl	80002cc <__adddf3>
 8012eb4:	a348      	add	r3, pc, #288	; (adr r3, 8012fd8 <__ieee754_asin+0x2d8>)
 8012eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012eba:	f7ed fa05 	bl	80002c8 <__aeabi_dsub>
 8012ebe:	4602      	mov	r2, r0
 8012ec0:	460b      	mov	r3, r1
 8012ec2:	a143      	add	r1, pc, #268	; (adr r1, 8012fd0 <__ieee754_asin+0x2d0>)
 8012ec4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012ec8:	f7ed f9fe 	bl	80002c8 <__aeabi_dsub>
 8012ecc:	9b01      	ldr	r3, [sp, #4]
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	bfdc      	itt	le
 8012ed2:	4602      	movle	r2, r0
 8012ed4:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8012ed8:	4604      	mov	r4, r0
 8012eda:	460d      	mov	r5, r1
 8012edc:	bfdc      	itt	le
 8012ede:	4614      	movle	r4, r2
 8012ee0:	461d      	movle	r5, r3
 8012ee2:	e745      	b.n	8012d70 <__ieee754_asin+0x70>
 8012ee4:	ee10 2a10 	vmov	r2, s0
 8012ee8:	ee10 0a10 	vmov	r0, s0
 8012eec:	462b      	mov	r3, r5
 8012eee:	4629      	mov	r1, r5
 8012ef0:	f7ed fba2 	bl	8000638 <__aeabi_dmul>
 8012ef4:	a33c      	add	r3, pc, #240	; (adr r3, 8012fe8 <__ieee754_asin+0x2e8>)
 8012ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012efa:	4606      	mov	r6, r0
 8012efc:	460f      	mov	r7, r1
 8012efe:	f7ed fb9b 	bl	8000638 <__aeabi_dmul>
 8012f02:	a33b      	add	r3, pc, #236	; (adr r3, 8012ff0 <__ieee754_asin+0x2f0>)
 8012f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f08:	f7ed f9e0 	bl	80002cc <__adddf3>
 8012f0c:	4632      	mov	r2, r6
 8012f0e:	463b      	mov	r3, r7
 8012f10:	f7ed fb92 	bl	8000638 <__aeabi_dmul>
 8012f14:	a338      	add	r3, pc, #224	; (adr r3, 8012ff8 <__ieee754_asin+0x2f8>)
 8012f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f1a:	f7ed f9d5 	bl	80002c8 <__aeabi_dsub>
 8012f1e:	4632      	mov	r2, r6
 8012f20:	463b      	mov	r3, r7
 8012f22:	f7ed fb89 	bl	8000638 <__aeabi_dmul>
 8012f26:	a336      	add	r3, pc, #216	; (adr r3, 8013000 <__ieee754_asin+0x300>)
 8012f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f2c:	f7ed f9ce 	bl	80002cc <__adddf3>
 8012f30:	4632      	mov	r2, r6
 8012f32:	463b      	mov	r3, r7
 8012f34:	f7ed fb80 	bl	8000638 <__aeabi_dmul>
 8012f38:	a333      	add	r3, pc, #204	; (adr r3, 8013008 <__ieee754_asin+0x308>)
 8012f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f3e:	f7ed f9c3 	bl	80002c8 <__aeabi_dsub>
 8012f42:	4632      	mov	r2, r6
 8012f44:	463b      	mov	r3, r7
 8012f46:	f7ed fb77 	bl	8000638 <__aeabi_dmul>
 8012f4a:	a331      	add	r3, pc, #196	; (adr r3, 8013010 <__ieee754_asin+0x310>)
 8012f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f50:	f7ed f9bc 	bl	80002cc <__adddf3>
 8012f54:	4632      	mov	r2, r6
 8012f56:	463b      	mov	r3, r7
 8012f58:	f7ed fb6e 	bl	8000638 <__aeabi_dmul>
 8012f5c:	a32e      	add	r3, pc, #184	; (adr r3, 8013018 <__ieee754_asin+0x318>)
 8012f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f62:	4680      	mov	r8, r0
 8012f64:	4689      	mov	r9, r1
 8012f66:	4630      	mov	r0, r6
 8012f68:	4639      	mov	r1, r7
 8012f6a:	f7ed fb65 	bl	8000638 <__aeabi_dmul>
 8012f6e:	a32c      	add	r3, pc, #176	; (adr r3, 8013020 <__ieee754_asin+0x320>)
 8012f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f74:	f7ed f9a8 	bl	80002c8 <__aeabi_dsub>
 8012f78:	4632      	mov	r2, r6
 8012f7a:	463b      	mov	r3, r7
 8012f7c:	f7ed fb5c 	bl	8000638 <__aeabi_dmul>
 8012f80:	a329      	add	r3, pc, #164	; (adr r3, 8013028 <__ieee754_asin+0x328>)
 8012f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f86:	f7ed f9a1 	bl	80002cc <__adddf3>
 8012f8a:	4632      	mov	r2, r6
 8012f8c:	463b      	mov	r3, r7
 8012f8e:	f7ed fb53 	bl	8000638 <__aeabi_dmul>
 8012f92:	a327      	add	r3, pc, #156	; (adr r3, 8013030 <__ieee754_asin+0x330>)
 8012f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f98:	f7ed f996 	bl	80002c8 <__aeabi_dsub>
 8012f9c:	4632      	mov	r2, r6
 8012f9e:	463b      	mov	r3, r7
 8012fa0:	f7ed fb4a 	bl	8000638 <__aeabi_dmul>
 8012fa4:	2200      	movs	r2, #0
 8012fa6:	4b26      	ldr	r3, [pc, #152]	; (8013040 <__ieee754_asin+0x340>)
 8012fa8:	f7ed f990 	bl	80002cc <__adddf3>
 8012fac:	4602      	mov	r2, r0
 8012fae:	460b      	mov	r3, r1
 8012fb0:	4640      	mov	r0, r8
 8012fb2:	4649      	mov	r1, r9
 8012fb4:	f7ed fc6a 	bl	800088c <__aeabi_ddiv>
 8012fb8:	4622      	mov	r2, r4
 8012fba:	462b      	mov	r3, r5
 8012fbc:	f7ed fb3c 	bl	8000638 <__aeabi_dmul>
 8012fc0:	4602      	mov	r2, r0
 8012fc2:	460b      	mov	r3, r1
 8012fc4:	4620      	mov	r0, r4
 8012fc6:	4629      	mov	r1, r5
 8012fc8:	e6c2      	b.n	8012d50 <__ieee754_asin+0x50>
 8012fca:	bf00      	nop
 8012fcc:	f3af 8000 	nop.w
 8012fd0:	54442d18 	.word	0x54442d18
 8012fd4:	3ff921fb 	.word	0x3ff921fb
 8012fd8:	33145c07 	.word	0x33145c07
 8012fdc:	3c91a626 	.word	0x3c91a626
 8012fe0:	8800759c 	.word	0x8800759c
 8012fe4:	7e37e43c 	.word	0x7e37e43c
 8012fe8:	0dfdf709 	.word	0x0dfdf709
 8012fec:	3f023de1 	.word	0x3f023de1
 8012ff0:	7501b288 	.word	0x7501b288
 8012ff4:	3f49efe0 	.word	0x3f49efe0
 8012ff8:	b5688f3b 	.word	0xb5688f3b
 8012ffc:	3fa48228 	.word	0x3fa48228
 8013000:	0e884455 	.word	0x0e884455
 8013004:	3fc9c155 	.word	0x3fc9c155
 8013008:	03eb6f7d 	.word	0x03eb6f7d
 801300c:	3fd4d612 	.word	0x3fd4d612
 8013010:	55555555 	.word	0x55555555
 8013014:	3fc55555 	.word	0x3fc55555
 8013018:	b12e9282 	.word	0xb12e9282
 801301c:	3fb3b8c5 	.word	0x3fb3b8c5
 8013020:	1b8d0159 	.word	0x1b8d0159
 8013024:	3fe6066c 	.word	0x3fe6066c
 8013028:	9c598ac8 	.word	0x9c598ac8
 801302c:	40002ae5 	.word	0x40002ae5
 8013030:	1c8a2d4b 	.word	0x1c8a2d4b
 8013034:	40033a27 	.word	0x40033a27
 8013038:	3fefffff 	.word	0x3fefffff
 801303c:	3fdfffff 	.word	0x3fdfffff
 8013040:	3ff00000 	.word	0x3ff00000
 8013044:	3fe00000 	.word	0x3fe00000
 8013048:	3fef3332 	.word	0x3fef3332
 801304c:	ee10 2a10 	vmov	r2, s0
 8013050:	ee10 0a10 	vmov	r0, s0
 8013054:	465b      	mov	r3, fp
 8013056:	4659      	mov	r1, fp
 8013058:	f7ed f938 	bl	80002cc <__adddf3>
 801305c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013060:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013064:	4640      	mov	r0, r8
 8013066:	4649      	mov	r1, r9
 8013068:	f7ed fc10 	bl	800088c <__aeabi_ddiv>
 801306c:	4602      	mov	r2, r0
 801306e:	460b      	mov	r3, r1
 8013070:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013074:	f7ed fae0 	bl	8000638 <__aeabi_dmul>
 8013078:	2600      	movs	r6, #0
 801307a:	4680      	mov	r8, r0
 801307c:	4689      	mov	r9, r1
 801307e:	4632      	mov	r2, r6
 8013080:	465b      	mov	r3, fp
 8013082:	4630      	mov	r0, r6
 8013084:	4659      	mov	r1, fp
 8013086:	f7ed fad7 	bl	8000638 <__aeabi_dmul>
 801308a:	4602      	mov	r2, r0
 801308c:	460b      	mov	r3, r1
 801308e:	4620      	mov	r0, r4
 8013090:	4629      	mov	r1, r5
 8013092:	f7ed f919 	bl	80002c8 <__aeabi_dsub>
 8013096:	4632      	mov	r2, r6
 8013098:	4604      	mov	r4, r0
 801309a:	460d      	mov	r5, r1
 801309c:	465b      	mov	r3, fp
 801309e:	4650      	mov	r0, sl
 80130a0:	4659      	mov	r1, fp
 80130a2:	f7ed f913 	bl	80002cc <__adddf3>
 80130a6:	4602      	mov	r2, r0
 80130a8:	460b      	mov	r3, r1
 80130aa:	4620      	mov	r0, r4
 80130ac:	4629      	mov	r1, r5
 80130ae:	f7ed fbed 	bl	800088c <__aeabi_ddiv>
 80130b2:	4602      	mov	r2, r0
 80130b4:	460b      	mov	r3, r1
 80130b6:	f7ed f909 	bl	80002cc <__adddf3>
 80130ba:	4602      	mov	r2, r0
 80130bc:	460b      	mov	r3, r1
 80130be:	a114      	add	r1, pc, #80	; (adr r1, 8013110 <__ieee754_asin+0x410>)
 80130c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80130c4:	f7ed f900 	bl	80002c8 <__aeabi_dsub>
 80130c8:	4602      	mov	r2, r0
 80130ca:	460b      	mov	r3, r1
 80130cc:	4640      	mov	r0, r8
 80130ce:	4649      	mov	r1, r9
 80130d0:	f7ed f8fa 	bl	80002c8 <__aeabi_dsub>
 80130d4:	465f      	mov	r7, fp
 80130d6:	4604      	mov	r4, r0
 80130d8:	460d      	mov	r5, r1
 80130da:	4632      	mov	r2, r6
 80130dc:	465b      	mov	r3, fp
 80130de:	4630      	mov	r0, r6
 80130e0:	4639      	mov	r1, r7
 80130e2:	f7ed f8f3 	bl	80002cc <__adddf3>
 80130e6:	4602      	mov	r2, r0
 80130e8:	460b      	mov	r3, r1
 80130ea:	a10b      	add	r1, pc, #44	; (adr r1, 8013118 <__ieee754_asin+0x418>)
 80130ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80130f0:	f7ed f8ea 	bl	80002c8 <__aeabi_dsub>
 80130f4:	4602      	mov	r2, r0
 80130f6:	460b      	mov	r3, r1
 80130f8:	4620      	mov	r0, r4
 80130fa:	4629      	mov	r1, r5
 80130fc:	f7ed f8e4 	bl	80002c8 <__aeabi_dsub>
 8013100:	4602      	mov	r2, r0
 8013102:	460b      	mov	r3, r1
 8013104:	a104      	add	r1, pc, #16	; (adr r1, 8013118 <__ieee754_asin+0x418>)
 8013106:	e9d1 0100 	ldrd	r0, r1, [r1]
 801310a:	e6dd      	b.n	8012ec8 <__ieee754_asin+0x1c8>
 801310c:	f3af 8000 	nop.w
 8013110:	33145c07 	.word	0x33145c07
 8013114:	3c91a626 	.word	0x3c91a626
 8013118:	54442d18 	.word	0x54442d18
 801311c:	3fe921fb 	.word	0x3fe921fb

08013120 <__ieee754_atan2>:
 8013120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013124:	ec57 6b11 	vmov	r6, r7, d1
 8013128:	4273      	negs	r3, r6
 801312a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801312e:	4333      	orrs	r3, r6
 8013130:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80132d8 <__ieee754_atan2+0x1b8>
 8013134:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8013138:	4573      	cmp	r3, lr
 801313a:	ec51 0b10 	vmov	r0, r1, d0
 801313e:	ee11 8a10 	vmov	r8, s2
 8013142:	d80a      	bhi.n	801315a <__ieee754_atan2+0x3a>
 8013144:	4244      	negs	r4, r0
 8013146:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801314a:	4304      	orrs	r4, r0
 801314c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8013150:	4574      	cmp	r4, lr
 8013152:	468c      	mov	ip, r1
 8013154:	ee10 9a10 	vmov	r9, s0
 8013158:	d907      	bls.n	801316a <__ieee754_atan2+0x4a>
 801315a:	4632      	mov	r2, r6
 801315c:	463b      	mov	r3, r7
 801315e:	f7ed f8b5 	bl	80002cc <__adddf3>
 8013162:	ec41 0b10 	vmov	d0, r0, r1
 8013166:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801316a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 801316e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013172:	4334      	orrs	r4, r6
 8013174:	d103      	bne.n	801317e <__ieee754_atan2+0x5e>
 8013176:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801317a:	f001 b819 	b.w	80141b0 <atan>
 801317e:	17bc      	asrs	r4, r7, #30
 8013180:	f004 0402 	and.w	r4, r4, #2
 8013184:	ea53 0909 	orrs.w	r9, r3, r9
 8013188:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801318c:	d107      	bne.n	801319e <__ieee754_atan2+0x7e>
 801318e:	2c02      	cmp	r4, #2
 8013190:	d073      	beq.n	801327a <__ieee754_atan2+0x15a>
 8013192:	2c03      	cmp	r4, #3
 8013194:	d1e5      	bne.n	8013162 <__ieee754_atan2+0x42>
 8013196:	a13e      	add	r1, pc, #248	; (adr r1, 8013290 <__ieee754_atan2+0x170>)
 8013198:	e9d1 0100 	ldrd	r0, r1, [r1]
 801319c:	e7e1      	b.n	8013162 <__ieee754_atan2+0x42>
 801319e:	ea52 0808 	orrs.w	r8, r2, r8
 80131a2:	d106      	bne.n	80131b2 <__ieee754_atan2+0x92>
 80131a4:	f1bc 0f00 	cmp.w	ip, #0
 80131a8:	da6b      	bge.n	8013282 <__ieee754_atan2+0x162>
 80131aa:	a13b      	add	r1, pc, #236	; (adr r1, 8013298 <__ieee754_atan2+0x178>)
 80131ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80131b0:	e7d7      	b.n	8013162 <__ieee754_atan2+0x42>
 80131b2:	4572      	cmp	r2, lr
 80131b4:	d120      	bne.n	80131f8 <__ieee754_atan2+0xd8>
 80131b6:	4293      	cmp	r3, r2
 80131b8:	d111      	bne.n	80131de <__ieee754_atan2+0xbe>
 80131ba:	2c02      	cmp	r4, #2
 80131bc:	d007      	beq.n	80131ce <__ieee754_atan2+0xae>
 80131be:	2c03      	cmp	r4, #3
 80131c0:	d009      	beq.n	80131d6 <__ieee754_atan2+0xb6>
 80131c2:	2c01      	cmp	r4, #1
 80131c4:	d155      	bne.n	8013272 <__ieee754_atan2+0x152>
 80131c6:	a136      	add	r1, pc, #216	; (adr r1, 80132a0 <__ieee754_atan2+0x180>)
 80131c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80131cc:	e7c9      	b.n	8013162 <__ieee754_atan2+0x42>
 80131ce:	a136      	add	r1, pc, #216	; (adr r1, 80132a8 <__ieee754_atan2+0x188>)
 80131d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80131d4:	e7c5      	b.n	8013162 <__ieee754_atan2+0x42>
 80131d6:	a136      	add	r1, pc, #216	; (adr r1, 80132b0 <__ieee754_atan2+0x190>)
 80131d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80131dc:	e7c1      	b.n	8013162 <__ieee754_atan2+0x42>
 80131de:	2c02      	cmp	r4, #2
 80131e0:	d04b      	beq.n	801327a <__ieee754_atan2+0x15a>
 80131e2:	2c03      	cmp	r4, #3
 80131e4:	d0d7      	beq.n	8013196 <__ieee754_atan2+0x76>
 80131e6:	2c01      	cmp	r4, #1
 80131e8:	f04f 0000 	mov.w	r0, #0
 80131ec:	d102      	bne.n	80131f4 <__ieee754_atan2+0xd4>
 80131ee:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80131f2:	e7b6      	b.n	8013162 <__ieee754_atan2+0x42>
 80131f4:	2100      	movs	r1, #0
 80131f6:	e7b4      	b.n	8013162 <__ieee754_atan2+0x42>
 80131f8:	4573      	cmp	r3, lr
 80131fa:	d0d3      	beq.n	80131a4 <__ieee754_atan2+0x84>
 80131fc:	1a9b      	subs	r3, r3, r2
 80131fe:	151b      	asrs	r3, r3, #20
 8013200:	2b3c      	cmp	r3, #60	; 0x3c
 8013202:	dc1e      	bgt.n	8013242 <__ieee754_atan2+0x122>
 8013204:	2f00      	cmp	r7, #0
 8013206:	da01      	bge.n	801320c <__ieee754_atan2+0xec>
 8013208:	333c      	adds	r3, #60	; 0x3c
 801320a:	db1e      	blt.n	801324a <__ieee754_atan2+0x12a>
 801320c:	4632      	mov	r2, r6
 801320e:	463b      	mov	r3, r7
 8013210:	f7ed fb3c 	bl	800088c <__aeabi_ddiv>
 8013214:	ec41 0b10 	vmov	d0, r0, r1
 8013218:	f001 f96a 	bl	80144f0 <fabs>
 801321c:	f000 ffc8 	bl	80141b0 <atan>
 8013220:	ec51 0b10 	vmov	r0, r1, d0
 8013224:	2c01      	cmp	r4, #1
 8013226:	d013      	beq.n	8013250 <__ieee754_atan2+0x130>
 8013228:	2c02      	cmp	r4, #2
 801322a:	d015      	beq.n	8013258 <__ieee754_atan2+0x138>
 801322c:	2c00      	cmp	r4, #0
 801322e:	d098      	beq.n	8013162 <__ieee754_atan2+0x42>
 8013230:	a321      	add	r3, pc, #132	; (adr r3, 80132b8 <__ieee754_atan2+0x198>)
 8013232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013236:	f7ed f847 	bl	80002c8 <__aeabi_dsub>
 801323a:	a321      	add	r3, pc, #132	; (adr r3, 80132c0 <__ieee754_atan2+0x1a0>)
 801323c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013240:	e014      	b.n	801326c <__ieee754_atan2+0x14c>
 8013242:	a121      	add	r1, pc, #132	; (adr r1, 80132c8 <__ieee754_atan2+0x1a8>)
 8013244:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013248:	e7ec      	b.n	8013224 <__ieee754_atan2+0x104>
 801324a:	2000      	movs	r0, #0
 801324c:	2100      	movs	r1, #0
 801324e:	e7e9      	b.n	8013224 <__ieee754_atan2+0x104>
 8013250:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013254:	4619      	mov	r1, r3
 8013256:	e784      	b.n	8013162 <__ieee754_atan2+0x42>
 8013258:	a317      	add	r3, pc, #92	; (adr r3, 80132b8 <__ieee754_atan2+0x198>)
 801325a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801325e:	f7ed f833 	bl	80002c8 <__aeabi_dsub>
 8013262:	4602      	mov	r2, r0
 8013264:	460b      	mov	r3, r1
 8013266:	a116      	add	r1, pc, #88	; (adr r1, 80132c0 <__ieee754_atan2+0x1a0>)
 8013268:	e9d1 0100 	ldrd	r0, r1, [r1]
 801326c:	f7ed f82c 	bl	80002c8 <__aeabi_dsub>
 8013270:	e777      	b.n	8013162 <__ieee754_atan2+0x42>
 8013272:	a117      	add	r1, pc, #92	; (adr r1, 80132d0 <__ieee754_atan2+0x1b0>)
 8013274:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013278:	e773      	b.n	8013162 <__ieee754_atan2+0x42>
 801327a:	a111      	add	r1, pc, #68	; (adr r1, 80132c0 <__ieee754_atan2+0x1a0>)
 801327c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013280:	e76f      	b.n	8013162 <__ieee754_atan2+0x42>
 8013282:	a111      	add	r1, pc, #68	; (adr r1, 80132c8 <__ieee754_atan2+0x1a8>)
 8013284:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013288:	e76b      	b.n	8013162 <__ieee754_atan2+0x42>
 801328a:	bf00      	nop
 801328c:	f3af 8000 	nop.w
 8013290:	54442d18 	.word	0x54442d18
 8013294:	c00921fb 	.word	0xc00921fb
 8013298:	54442d18 	.word	0x54442d18
 801329c:	bff921fb 	.word	0xbff921fb
 80132a0:	54442d18 	.word	0x54442d18
 80132a4:	bfe921fb 	.word	0xbfe921fb
 80132a8:	7f3321d2 	.word	0x7f3321d2
 80132ac:	4002d97c 	.word	0x4002d97c
 80132b0:	7f3321d2 	.word	0x7f3321d2
 80132b4:	c002d97c 	.word	0xc002d97c
 80132b8:	33145c07 	.word	0x33145c07
 80132bc:	3ca1a626 	.word	0x3ca1a626
 80132c0:	54442d18 	.word	0x54442d18
 80132c4:	400921fb 	.word	0x400921fb
 80132c8:	54442d18 	.word	0x54442d18
 80132cc:	3ff921fb 	.word	0x3ff921fb
 80132d0:	54442d18 	.word	0x54442d18
 80132d4:	3fe921fb 	.word	0x3fe921fb
 80132d8:	7ff00000 	.word	0x7ff00000
 80132dc:	00000000 	.word	0x00000000

080132e0 <__ieee754_rem_pio2>:
 80132e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80132e4:	ec57 6b10 	vmov	r6, r7, d0
 80132e8:	4bc3      	ldr	r3, [pc, #780]	; (80135f8 <__ieee754_rem_pio2+0x318>)
 80132ea:	b08d      	sub	sp, #52	; 0x34
 80132ec:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80132f0:	4598      	cmp	r8, r3
 80132f2:	4604      	mov	r4, r0
 80132f4:	9704      	str	r7, [sp, #16]
 80132f6:	dc07      	bgt.n	8013308 <__ieee754_rem_pio2+0x28>
 80132f8:	2200      	movs	r2, #0
 80132fa:	2300      	movs	r3, #0
 80132fc:	ed84 0b00 	vstr	d0, [r4]
 8013300:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8013304:	2500      	movs	r5, #0
 8013306:	e027      	b.n	8013358 <__ieee754_rem_pio2+0x78>
 8013308:	4bbc      	ldr	r3, [pc, #752]	; (80135fc <__ieee754_rem_pio2+0x31c>)
 801330a:	4598      	cmp	r8, r3
 801330c:	dc75      	bgt.n	80133fa <__ieee754_rem_pio2+0x11a>
 801330e:	9b04      	ldr	r3, [sp, #16]
 8013310:	4dbb      	ldr	r5, [pc, #748]	; (8013600 <__ieee754_rem_pio2+0x320>)
 8013312:	2b00      	cmp	r3, #0
 8013314:	ee10 0a10 	vmov	r0, s0
 8013318:	a3a9      	add	r3, pc, #676	; (adr r3, 80135c0 <__ieee754_rem_pio2+0x2e0>)
 801331a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801331e:	4639      	mov	r1, r7
 8013320:	dd36      	ble.n	8013390 <__ieee754_rem_pio2+0xb0>
 8013322:	f7ec ffd1 	bl	80002c8 <__aeabi_dsub>
 8013326:	45a8      	cmp	r8, r5
 8013328:	4606      	mov	r6, r0
 801332a:	460f      	mov	r7, r1
 801332c:	d018      	beq.n	8013360 <__ieee754_rem_pio2+0x80>
 801332e:	a3a6      	add	r3, pc, #664	; (adr r3, 80135c8 <__ieee754_rem_pio2+0x2e8>)
 8013330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013334:	f7ec ffc8 	bl	80002c8 <__aeabi_dsub>
 8013338:	4602      	mov	r2, r0
 801333a:	460b      	mov	r3, r1
 801333c:	e9c4 2300 	strd	r2, r3, [r4]
 8013340:	4630      	mov	r0, r6
 8013342:	4639      	mov	r1, r7
 8013344:	f7ec ffc0 	bl	80002c8 <__aeabi_dsub>
 8013348:	a39f      	add	r3, pc, #636	; (adr r3, 80135c8 <__ieee754_rem_pio2+0x2e8>)
 801334a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801334e:	f7ec ffbb 	bl	80002c8 <__aeabi_dsub>
 8013352:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013356:	2501      	movs	r5, #1
 8013358:	4628      	mov	r0, r5
 801335a:	b00d      	add	sp, #52	; 0x34
 801335c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013360:	a39b      	add	r3, pc, #620	; (adr r3, 80135d0 <__ieee754_rem_pio2+0x2f0>)
 8013362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013366:	f7ec ffaf 	bl	80002c8 <__aeabi_dsub>
 801336a:	a39b      	add	r3, pc, #620	; (adr r3, 80135d8 <__ieee754_rem_pio2+0x2f8>)
 801336c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013370:	4606      	mov	r6, r0
 8013372:	460f      	mov	r7, r1
 8013374:	f7ec ffa8 	bl	80002c8 <__aeabi_dsub>
 8013378:	4602      	mov	r2, r0
 801337a:	460b      	mov	r3, r1
 801337c:	e9c4 2300 	strd	r2, r3, [r4]
 8013380:	4630      	mov	r0, r6
 8013382:	4639      	mov	r1, r7
 8013384:	f7ec ffa0 	bl	80002c8 <__aeabi_dsub>
 8013388:	a393      	add	r3, pc, #588	; (adr r3, 80135d8 <__ieee754_rem_pio2+0x2f8>)
 801338a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801338e:	e7de      	b.n	801334e <__ieee754_rem_pio2+0x6e>
 8013390:	f7ec ff9c 	bl	80002cc <__adddf3>
 8013394:	45a8      	cmp	r8, r5
 8013396:	4606      	mov	r6, r0
 8013398:	460f      	mov	r7, r1
 801339a:	d016      	beq.n	80133ca <__ieee754_rem_pio2+0xea>
 801339c:	a38a      	add	r3, pc, #552	; (adr r3, 80135c8 <__ieee754_rem_pio2+0x2e8>)
 801339e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133a2:	f7ec ff93 	bl	80002cc <__adddf3>
 80133a6:	4602      	mov	r2, r0
 80133a8:	460b      	mov	r3, r1
 80133aa:	e9c4 2300 	strd	r2, r3, [r4]
 80133ae:	4630      	mov	r0, r6
 80133b0:	4639      	mov	r1, r7
 80133b2:	f7ec ff89 	bl	80002c8 <__aeabi_dsub>
 80133b6:	a384      	add	r3, pc, #528	; (adr r3, 80135c8 <__ieee754_rem_pio2+0x2e8>)
 80133b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133bc:	f7ec ff86 	bl	80002cc <__adddf3>
 80133c0:	f04f 35ff 	mov.w	r5, #4294967295
 80133c4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80133c8:	e7c6      	b.n	8013358 <__ieee754_rem_pio2+0x78>
 80133ca:	a381      	add	r3, pc, #516	; (adr r3, 80135d0 <__ieee754_rem_pio2+0x2f0>)
 80133cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133d0:	f7ec ff7c 	bl	80002cc <__adddf3>
 80133d4:	a380      	add	r3, pc, #512	; (adr r3, 80135d8 <__ieee754_rem_pio2+0x2f8>)
 80133d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133da:	4606      	mov	r6, r0
 80133dc:	460f      	mov	r7, r1
 80133de:	f7ec ff75 	bl	80002cc <__adddf3>
 80133e2:	4602      	mov	r2, r0
 80133e4:	460b      	mov	r3, r1
 80133e6:	e9c4 2300 	strd	r2, r3, [r4]
 80133ea:	4630      	mov	r0, r6
 80133ec:	4639      	mov	r1, r7
 80133ee:	f7ec ff6b 	bl	80002c8 <__aeabi_dsub>
 80133f2:	a379      	add	r3, pc, #484	; (adr r3, 80135d8 <__ieee754_rem_pio2+0x2f8>)
 80133f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133f8:	e7e0      	b.n	80133bc <__ieee754_rem_pio2+0xdc>
 80133fa:	4b82      	ldr	r3, [pc, #520]	; (8013604 <__ieee754_rem_pio2+0x324>)
 80133fc:	4598      	cmp	r8, r3
 80133fe:	f300 80d0 	bgt.w	80135a2 <__ieee754_rem_pio2+0x2c2>
 8013402:	f001 f875 	bl	80144f0 <fabs>
 8013406:	ec57 6b10 	vmov	r6, r7, d0
 801340a:	ee10 0a10 	vmov	r0, s0
 801340e:	a374      	add	r3, pc, #464	; (adr r3, 80135e0 <__ieee754_rem_pio2+0x300>)
 8013410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013414:	4639      	mov	r1, r7
 8013416:	f7ed f90f 	bl	8000638 <__aeabi_dmul>
 801341a:	2200      	movs	r2, #0
 801341c:	4b7a      	ldr	r3, [pc, #488]	; (8013608 <__ieee754_rem_pio2+0x328>)
 801341e:	f7ec ff55 	bl	80002cc <__adddf3>
 8013422:	f7ed fbb9 	bl	8000b98 <__aeabi_d2iz>
 8013426:	4605      	mov	r5, r0
 8013428:	f7ed f89c 	bl	8000564 <__aeabi_i2d>
 801342c:	a364      	add	r3, pc, #400	; (adr r3, 80135c0 <__ieee754_rem_pio2+0x2e0>)
 801342e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013432:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013436:	f7ed f8ff 	bl	8000638 <__aeabi_dmul>
 801343a:	4602      	mov	r2, r0
 801343c:	460b      	mov	r3, r1
 801343e:	4630      	mov	r0, r6
 8013440:	4639      	mov	r1, r7
 8013442:	f7ec ff41 	bl	80002c8 <__aeabi_dsub>
 8013446:	a360      	add	r3, pc, #384	; (adr r3, 80135c8 <__ieee754_rem_pio2+0x2e8>)
 8013448:	e9d3 2300 	ldrd	r2, r3, [r3]
 801344c:	4682      	mov	sl, r0
 801344e:	468b      	mov	fp, r1
 8013450:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013454:	f7ed f8f0 	bl	8000638 <__aeabi_dmul>
 8013458:	2d1f      	cmp	r5, #31
 801345a:	4606      	mov	r6, r0
 801345c:	460f      	mov	r7, r1
 801345e:	dc0c      	bgt.n	801347a <__ieee754_rem_pio2+0x19a>
 8013460:	1e6a      	subs	r2, r5, #1
 8013462:	4b6a      	ldr	r3, [pc, #424]	; (801360c <__ieee754_rem_pio2+0x32c>)
 8013464:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013468:	4543      	cmp	r3, r8
 801346a:	d006      	beq.n	801347a <__ieee754_rem_pio2+0x19a>
 801346c:	4632      	mov	r2, r6
 801346e:	463b      	mov	r3, r7
 8013470:	4650      	mov	r0, sl
 8013472:	4659      	mov	r1, fp
 8013474:	f7ec ff28 	bl	80002c8 <__aeabi_dsub>
 8013478:	e00e      	b.n	8013498 <__ieee754_rem_pio2+0x1b8>
 801347a:	4632      	mov	r2, r6
 801347c:	463b      	mov	r3, r7
 801347e:	4650      	mov	r0, sl
 8013480:	4659      	mov	r1, fp
 8013482:	f7ec ff21 	bl	80002c8 <__aeabi_dsub>
 8013486:	ea4f 5328 	mov.w	r3, r8, asr #20
 801348a:	9305      	str	r3, [sp, #20]
 801348c:	9a05      	ldr	r2, [sp, #20]
 801348e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013492:	1ad3      	subs	r3, r2, r3
 8013494:	2b10      	cmp	r3, #16
 8013496:	dc02      	bgt.n	801349e <__ieee754_rem_pio2+0x1be>
 8013498:	e9c4 0100 	strd	r0, r1, [r4]
 801349c:	e039      	b.n	8013512 <__ieee754_rem_pio2+0x232>
 801349e:	a34c      	add	r3, pc, #304	; (adr r3, 80135d0 <__ieee754_rem_pio2+0x2f0>)
 80134a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80134a8:	f7ed f8c6 	bl	8000638 <__aeabi_dmul>
 80134ac:	4606      	mov	r6, r0
 80134ae:	460f      	mov	r7, r1
 80134b0:	4602      	mov	r2, r0
 80134b2:	460b      	mov	r3, r1
 80134b4:	4650      	mov	r0, sl
 80134b6:	4659      	mov	r1, fp
 80134b8:	f7ec ff06 	bl	80002c8 <__aeabi_dsub>
 80134bc:	4602      	mov	r2, r0
 80134be:	460b      	mov	r3, r1
 80134c0:	4680      	mov	r8, r0
 80134c2:	4689      	mov	r9, r1
 80134c4:	4650      	mov	r0, sl
 80134c6:	4659      	mov	r1, fp
 80134c8:	f7ec fefe 	bl	80002c8 <__aeabi_dsub>
 80134cc:	4632      	mov	r2, r6
 80134ce:	463b      	mov	r3, r7
 80134d0:	f7ec fefa 	bl	80002c8 <__aeabi_dsub>
 80134d4:	a340      	add	r3, pc, #256	; (adr r3, 80135d8 <__ieee754_rem_pio2+0x2f8>)
 80134d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134da:	4606      	mov	r6, r0
 80134dc:	460f      	mov	r7, r1
 80134de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80134e2:	f7ed f8a9 	bl	8000638 <__aeabi_dmul>
 80134e6:	4632      	mov	r2, r6
 80134e8:	463b      	mov	r3, r7
 80134ea:	f7ec feed 	bl	80002c8 <__aeabi_dsub>
 80134ee:	4602      	mov	r2, r0
 80134f0:	460b      	mov	r3, r1
 80134f2:	4606      	mov	r6, r0
 80134f4:	460f      	mov	r7, r1
 80134f6:	4640      	mov	r0, r8
 80134f8:	4649      	mov	r1, r9
 80134fa:	f7ec fee5 	bl	80002c8 <__aeabi_dsub>
 80134fe:	9a05      	ldr	r2, [sp, #20]
 8013500:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013504:	1ad3      	subs	r3, r2, r3
 8013506:	2b31      	cmp	r3, #49	; 0x31
 8013508:	dc20      	bgt.n	801354c <__ieee754_rem_pio2+0x26c>
 801350a:	e9c4 0100 	strd	r0, r1, [r4]
 801350e:	46c2      	mov	sl, r8
 8013510:	46cb      	mov	fp, r9
 8013512:	e9d4 8900 	ldrd	r8, r9, [r4]
 8013516:	4650      	mov	r0, sl
 8013518:	4642      	mov	r2, r8
 801351a:	464b      	mov	r3, r9
 801351c:	4659      	mov	r1, fp
 801351e:	f7ec fed3 	bl	80002c8 <__aeabi_dsub>
 8013522:	463b      	mov	r3, r7
 8013524:	4632      	mov	r2, r6
 8013526:	f7ec fecf 	bl	80002c8 <__aeabi_dsub>
 801352a:	9b04      	ldr	r3, [sp, #16]
 801352c:	2b00      	cmp	r3, #0
 801352e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013532:	f6bf af11 	bge.w	8013358 <__ieee754_rem_pio2+0x78>
 8013536:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801353a:	6063      	str	r3, [r4, #4]
 801353c:	f8c4 8000 	str.w	r8, [r4]
 8013540:	60a0      	str	r0, [r4, #8]
 8013542:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013546:	60e3      	str	r3, [r4, #12]
 8013548:	426d      	negs	r5, r5
 801354a:	e705      	b.n	8013358 <__ieee754_rem_pio2+0x78>
 801354c:	a326      	add	r3, pc, #152	; (adr r3, 80135e8 <__ieee754_rem_pio2+0x308>)
 801354e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013552:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013556:	f7ed f86f 	bl	8000638 <__aeabi_dmul>
 801355a:	4606      	mov	r6, r0
 801355c:	460f      	mov	r7, r1
 801355e:	4602      	mov	r2, r0
 8013560:	460b      	mov	r3, r1
 8013562:	4640      	mov	r0, r8
 8013564:	4649      	mov	r1, r9
 8013566:	f7ec feaf 	bl	80002c8 <__aeabi_dsub>
 801356a:	4602      	mov	r2, r0
 801356c:	460b      	mov	r3, r1
 801356e:	4682      	mov	sl, r0
 8013570:	468b      	mov	fp, r1
 8013572:	4640      	mov	r0, r8
 8013574:	4649      	mov	r1, r9
 8013576:	f7ec fea7 	bl	80002c8 <__aeabi_dsub>
 801357a:	4632      	mov	r2, r6
 801357c:	463b      	mov	r3, r7
 801357e:	f7ec fea3 	bl	80002c8 <__aeabi_dsub>
 8013582:	a31b      	add	r3, pc, #108	; (adr r3, 80135f0 <__ieee754_rem_pio2+0x310>)
 8013584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013588:	4606      	mov	r6, r0
 801358a:	460f      	mov	r7, r1
 801358c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013590:	f7ed f852 	bl	8000638 <__aeabi_dmul>
 8013594:	4632      	mov	r2, r6
 8013596:	463b      	mov	r3, r7
 8013598:	f7ec fe96 	bl	80002c8 <__aeabi_dsub>
 801359c:	4606      	mov	r6, r0
 801359e:	460f      	mov	r7, r1
 80135a0:	e764      	b.n	801346c <__ieee754_rem_pio2+0x18c>
 80135a2:	4b1b      	ldr	r3, [pc, #108]	; (8013610 <__ieee754_rem_pio2+0x330>)
 80135a4:	4598      	cmp	r8, r3
 80135a6:	dd35      	ble.n	8013614 <__ieee754_rem_pio2+0x334>
 80135a8:	ee10 2a10 	vmov	r2, s0
 80135ac:	463b      	mov	r3, r7
 80135ae:	4630      	mov	r0, r6
 80135b0:	4639      	mov	r1, r7
 80135b2:	f7ec fe89 	bl	80002c8 <__aeabi_dsub>
 80135b6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80135ba:	e9c4 0100 	strd	r0, r1, [r4]
 80135be:	e6a1      	b.n	8013304 <__ieee754_rem_pio2+0x24>
 80135c0:	54400000 	.word	0x54400000
 80135c4:	3ff921fb 	.word	0x3ff921fb
 80135c8:	1a626331 	.word	0x1a626331
 80135cc:	3dd0b461 	.word	0x3dd0b461
 80135d0:	1a600000 	.word	0x1a600000
 80135d4:	3dd0b461 	.word	0x3dd0b461
 80135d8:	2e037073 	.word	0x2e037073
 80135dc:	3ba3198a 	.word	0x3ba3198a
 80135e0:	6dc9c883 	.word	0x6dc9c883
 80135e4:	3fe45f30 	.word	0x3fe45f30
 80135e8:	2e000000 	.word	0x2e000000
 80135ec:	3ba3198a 	.word	0x3ba3198a
 80135f0:	252049c1 	.word	0x252049c1
 80135f4:	397b839a 	.word	0x397b839a
 80135f8:	3fe921fb 	.word	0x3fe921fb
 80135fc:	4002d97b 	.word	0x4002d97b
 8013600:	3ff921fb 	.word	0x3ff921fb
 8013604:	413921fb 	.word	0x413921fb
 8013608:	3fe00000 	.word	0x3fe00000
 801360c:	080150e4 	.word	0x080150e4
 8013610:	7fefffff 	.word	0x7fefffff
 8013614:	ea4f 5528 	mov.w	r5, r8, asr #20
 8013618:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 801361c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8013620:	4630      	mov	r0, r6
 8013622:	460f      	mov	r7, r1
 8013624:	f7ed fab8 	bl	8000b98 <__aeabi_d2iz>
 8013628:	f7ec ff9c 	bl	8000564 <__aeabi_i2d>
 801362c:	4602      	mov	r2, r0
 801362e:	460b      	mov	r3, r1
 8013630:	4630      	mov	r0, r6
 8013632:	4639      	mov	r1, r7
 8013634:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013638:	f7ec fe46 	bl	80002c8 <__aeabi_dsub>
 801363c:	2200      	movs	r2, #0
 801363e:	4b1f      	ldr	r3, [pc, #124]	; (80136bc <__ieee754_rem_pio2+0x3dc>)
 8013640:	f7ec fffa 	bl	8000638 <__aeabi_dmul>
 8013644:	460f      	mov	r7, r1
 8013646:	4606      	mov	r6, r0
 8013648:	f7ed faa6 	bl	8000b98 <__aeabi_d2iz>
 801364c:	f7ec ff8a 	bl	8000564 <__aeabi_i2d>
 8013650:	4602      	mov	r2, r0
 8013652:	460b      	mov	r3, r1
 8013654:	4630      	mov	r0, r6
 8013656:	4639      	mov	r1, r7
 8013658:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801365c:	f7ec fe34 	bl	80002c8 <__aeabi_dsub>
 8013660:	2200      	movs	r2, #0
 8013662:	4b16      	ldr	r3, [pc, #88]	; (80136bc <__ieee754_rem_pio2+0x3dc>)
 8013664:	f7ec ffe8 	bl	8000638 <__aeabi_dmul>
 8013668:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801366c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8013670:	f04f 0803 	mov.w	r8, #3
 8013674:	2600      	movs	r6, #0
 8013676:	2700      	movs	r7, #0
 8013678:	4632      	mov	r2, r6
 801367a:	463b      	mov	r3, r7
 801367c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8013680:	f108 3aff 	add.w	sl, r8, #4294967295
 8013684:	f7ed fa40 	bl	8000b08 <__aeabi_dcmpeq>
 8013688:	b9b0      	cbnz	r0, 80136b8 <__ieee754_rem_pio2+0x3d8>
 801368a:	4b0d      	ldr	r3, [pc, #52]	; (80136c0 <__ieee754_rem_pio2+0x3e0>)
 801368c:	9301      	str	r3, [sp, #4]
 801368e:	2302      	movs	r3, #2
 8013690:	9300      	str	r3, [sp, #0]
 8013692:	462a      	mov	r2, r5
 8013694:	4643      	mov	r3, r8
 8013696:	4621      	mov	r1, r4
 8013698:	a806      	add	r0, sp, #24
 801369a:	f000 f98d 	bl	80139b8 <__kernel_rem_pio2>
 801369e:	9b04      	ldr	r3, [sp, #16]
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	4605      	mov	r5, r0
 80136a4:	f6bf ae58 	bge.w	8013358 <__ieee754_rem_pio2+0x78>
 80136a8:	6863      	ldr	r3, [r4, #4]
 80136aa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80136ae:	6063      	str	r3, [r4, #4]
 80136b0:	68e3      	ldr	r3, [r4, #12]
 80136b2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80136b6:	e746      	b.n	8013546 <__ieee754_rem_pio2+0x266>
 80136b8:	46d0      	mov	r8, sl
 80136ba:	e7dd      	b.n	8013678 <__ieee754_rem_pio2+0x398>
 80136bc:	41700000 	.word	0x41700000
 80136c0:	08015164 	.word	0x08015164

080136c4 <__ieee754_sqrt>:
 80136c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136c8:	4955      	ldr	r1, [pc, #340]	; (8013820 <__ieee754_sqrt+0x15c>)
 80136ca:	ec55 4b10 	vmov	r4, r5, d0
 80136ce:	43a9      	bics	r1, r5
 80136d0:	462b      	mov	r3, r5
 80136d2:	462a      	mov	r2, r5
 80136d4:	d112      	bne.n	80136fc <__ieee754_sqrt+0x38>
 80136d6:	ee10 2a10 	vmov	r2, s0
 80136da:	ee10 0a10 	vmov	r0, s0
 80136de:	4629      	mov	r1, r5
 80136e0:	f7ec ffaa 	bl	8000638 <__aeabi_dmul>
 80136e4:	4602      	mov	r2, r0
 80136e6:	460b      	mov	r3, r1
 80136e8:	4620      	mov	r0, r4
 80136ea:	4629      	mov	r1, r5
 80136ec:	f7ec fdee 	bl	80002cc <__adddf3>
 80136f0:	4604      	mov	r4, r0
 80136f2:	460d      	mov	r5, r1
 80136f4:	ec45 4b10 	vmov	d0, r4, r5
 80136f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136fc:	2d00      	cmp	r5, #0
 80136fe:	ee10 0a10 	vmov	r0, s0
 8013702:	4621      	mov	r1, r4
 8013704:	dc0f      	bgt.n	8013726 <__ieee754_sqrt+0x62>
 8013706:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801370a:	4330      	orrs	r0, r6
 801370c:	d0f2      	beq.n	80136f4 <__ieee754_sqrt+0x30>
 801370e:	b155      	cbz	r5, 8013726 <__ieee754_sqrt+0x62>
 8013710:	ee10 2a10 	vmov	r2, s0
 8013714:	4620      	mov	r0, r4
 8013716:	4629      	mov	r1, r5
 8013718:	f7ec fdd6 	bl	80002c8 <__aeabi_dsub>
 801371c:	4602      	mov	r2, r0
 801371e:	460b      	mov	r3, r1
 8013720:	f7ed f8b4 	bl	800088c <__aeabi_ddiv>
 8013724:	e7e4      	b.n	80136f0 <__ieee754_sqrt+0x2c>
 8013726:	151b      	asrs	r3, r3, #20
 8013728:	d073      	beq.n	8013812 <__ieee754_sqrt+0x14e>
 801372a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801372e:	07dd      	lsls	r5, r3, #31
 8013730:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8013734:	bf48      	it	mi
 8013736:	0fc8      	lsrmi	r0, r1, #31
 8013738:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801373c:	bf44      	itt	mi
 801373e:	0049      	lslmi	r1, r1, #1
 8013740:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8013744:	2500      	movs	r5, #0
 8013746:	1058      	asrs	r0, r3, #1
 8013748:	0fcb      	lsrs	r3, r1, #31
 801374a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 801374e:	0049      	lsls	r1, r1, #1
 8013750:	2316      	movs	r3, #22
 8013752:	462c      	mov	r4, r5
 8013754:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8013758:	19a7      	adds	r7, r4, r6
 801375a:	4297      	cmp	r7, r2
 801375c:	bfde      	ittt	le
 801375e:	19bc      	addle	r4, r7, r6
 8013760:	1bd2      	suble	r2, r2, r7
 8013762:	19ad      	addle	r5, r5, r6
 8013764:	0fcf      	lsrs	r7, r1, #31
 8013766:	3b01      	subs	r3, #1
 8013768:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 801376c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013770:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8013774:	d1f0      	bne.n	8013758 <__ieee754_sqrt+0x94>
 8013776:	f04f 0c20 	mov.w	ip, #32
 801377a:	469e      	mov	lr, r3
 801377c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8013780:	42a2      	cmp	r2, r4
 8013782:	eb06 070e 	add.w	r7, r6, lr
 8013786:	dc02      	bgt.n	801378e <__ieee754_sqrt+0xca>
 8013788:	d112      	bne.n	80137b0 <__ieee754_sqrt+0xec>
 801378a:	428f      	cmp	r7, r1
 801378c:	d810      	bhi.n	80137b0 <__ieee754_sqrt+0xec>
 801378e:	2f00      	cmp	r7, #0
 8013790:	eb07 0e06 	add.w	lr, r7, r6
 8013794:	da42      	bge.n	801381c <__ieee754_sqrt+0x158>
 8013796:	f1be 0f00 	cmp.w	lr, #0
 801379a:	db3f      	blt.n	801381c <__ieee754_sqrt+0x158>
 801379c:	f104 0801 	add.w	r8, r4, #1
 80137a0:	1b12      	subs	r2, r2, r4
 80137a2:	428f      	cmp	r7, r1
 80137a4:	bf88      	it	hi
 80137a6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80137aa:	1bc9      	subs	r1, r1, r7
 80137ac:	4433      	add	r3, r6
 80137ae:	4644      	mov	r4, r8
 80137b0:	0052      	lsls	r2, r2, #1
 80137b2:	f1bc 0c01 	subs.w	ip, ip, #1
 80137b6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80137ba:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80137be:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80137c2:	d1dd      	bne.n	8013780 <__ieee754_sqrt+0xbc>
 80137c4:	430a      	orrs	r2, r1
 80137c6:	d006      	beq.n	80137d6 <__ieee754_sqrt+0x112>
 80137c8:	1c5c      	adds	r4, r3, #1
 80137ca:	bf13      	iteet	ne
 80137cc:	3301      	addne	r3, #1
 80137ce:	3501      	addeq	r5, #1
 80137d0:	4663      	moveq	r3, ip
 80137d2:	f023 0301 	bicne.w	r3, r3, #1
 80137d6:	106a      	asrs	r2, r5, #1
 80137d8:	085b      	lsrs	r3, r3, #1
 80137da:	07e9      	lsls	r1, r5, #31
 80137dc:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80137e0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80137e4:	bf48      	it	mi
 80137e6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80137ea:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80137ee:	461c      	mov	r4, r3
 80137f0:	e780      	b.n	80136f4 <__ieee754_sqrt+0x30>
 80137f2:	0aca      	lsrs	r2, r1, #11
 80137f4:	3815      	subs	r0, #21
 80137f6:	0549      	lsls	r1, r1, #21
 80137f8:	2a00      	cmp	r2, #0
 80137fa:	d0fa      	beq.n	80137f2 <__ieee754_sqrt+0x12e>
 80137fc:	02d6      	lsls	r6, r2, #11
 80137fe:	d50a      	bpl.n	8013816 <__ieee754_sqrt+0x152>
 8013800:	f1c3 0420 	rsb	r4, r3, #32
 8013804:	fa21 f404 	lsr.w	r4, r1, r4
 8013808:	1e5d      	subs	r5, r3, #1
 801380a:	4099      	lsls	r1, r3
 801380c:	4322      	orrs	r2, r4
 801380e:	1b43      	subs	r3, r0, r5
 8013810:	e78b      	b.n	801372a <__ieee754_sqrt+0x66>
 8013812:	4618      	mov	r0, r3
 8013814:	e7f0      	b.n	80137f8 <__ieee754_sqrt+0x134>
 8013816:	0052      	lsls	r2, r2, #1
 8013818:	3301      	adds	r3, #1
 801381a:	e7ef      	b.n	80137fc <__ieee754_sqrt+0x138>
 801381c:	46a0      	mov	r8, r4
 801381e:	e7bf      	b.n	80137a0 <__ieee754_sqrt+0xdc>
 8013820:	7ff00000 	.word	0x7ff00000
 8013824:	00000000 	.word	0x00000000

08013828 <__kernel_cos>:
 8013828:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801382c:	ec59 8b10 	vmov	r8, r9, d0
 8013830:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8013834:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8013838:	ed2d 8b02 	vpush	{d8}
 801383c:	eeb0 8a41 	vmov.f32	s16, s2
 8013840:	eef0 8a61 	vmov.f32	s17, s3
 8013844:	da07      	bge.n	8013856 <__kernel_cos+0x2e>
 8013846:	ee10 0a10 	vmov	r0, s0
 801384a:	4649      	mov	r1, r9
 801384c:	f7ed f9a4 	bl	8000b98 <__aeabi_d2iz>
 8013850:	2800      	cmp	r0, #0
 8013852:	f000 8089 	beq.w	8013968 <__kernel_cos+0x140>
 8013856:	4642      	mov	r2, r8
 8013858:	464b      	mov	r3, r9
 801385a:	4640      	mov	r0, r8
 801385c:	4649      	mov	r1, r9
 801385e:	f7ec feeb 	bl	8000638 <__aeabi_dmul>
 8013862:	2200      	movs	r2, #0
 8013864:	4b4e      	ldr	r3, [pc, #312]	; (80139a0 <__kernel_cos+0x178>)
 8013866:	4604      	mov	r4, r0
 8013868:	460d      	mov	r5, r1
 801386a:	f7ec fee5 	bl	8000638 <__aeabi_dmul>
 801386e:	a340      	add	r3, pc, #256	; (adr r3, 8013970 <__kernel_cos+0x148>)
 8013870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013874:	4682      	mov	sl, r0
 8013876:	468b      	mov	fp, r1
 8013878:	4620      	mov	r0, r4
 801387a:	4629      	mov	r1, r5
 801387c:	f7ec fedc 	bl	8000638 <__aeabi_dmul>
 8013880:	a33d      	add	r3, pc, #244	; (adr r3, 8013978 <__kernel_cos+0x150>)
 8013882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013886:	f7ec fd21 	bl	80002cc <__adddf3>
 801388a:	4622      	mov	r2, r4
 801388c:	462b      	mov	r3, r5
 801388e:	f7ec fed3 	bl	8000638 <__aeabi_dmul>
 8013892:	a33b      	add	r3, pc, #236	; (adr r3, 8013980 <__kernel_cos+0x158>)
 8013894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013898:	f7ec fd16 	bl	80002c8 <__aeabi_dsub>
 801389c:	4622      	mov	r2, r4
 801389e:	462b      	mov	r3, r5
 80138a0:	f7ec feca 	bl	8000638 <__aeabi_dmul>
 80138a4:	a338      	add	r3, pc, #224	; (adr r3, 8013988 <__kernel_cos+0x160>)
 80138a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138aa:	f7ec fd0f 	bl	80002cc <__adddf3>
 80138ae:	4622      	mov	r2, r4
 80138b0:	462b      	mov	r3, r5
 80138b2:	f7ec fec1 	bl	8000638 <__aeabi_dmul>
 80138b6:	a336      	add	r3, pc, #216	; (adr r3, 8013990 <__kernel_cos+0x168>)
 80138b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138bc:	f7ec fd04 	bl	80002c8 <__aeabi_dsub>
 80138c0:	4622      	mov	r2, r4
 80138c2:	462b      	mov	r3, r5
 80138c4:	f7ec feb8 	bl	8000638 <__aeabi_dmul>
 80138c8:	a333      	add	r3, pc, #204	; (adr r3, 8013998 <__kernel_cos+0x170>)
 80138ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138ce:	f7ec fcfd 	bl	80002cc <__adddf3>
 80138d2:	4622      	mov	r2, r4
 80138d4:	462b      	mov	r3, r5
 80138d6:	f7ec feaf 	bl	8000638 <__aeabi_dmul>
 80138da:	4622      	mov	r2, r4
 80138dc:	462b      	mov	r3, r5
 80138de:	f7ec feab 	bl	8000638 <__aeabi_dmul>
 80138e2:	ec53 2b18 	vmov	r2, r3, d8
 80138e6:	4604      	mov	r4, r0
 80138e8:	460d      	mov	r5, r1
 80138ea:	4640      	mov	r0, r8
 80138ec:	4649      	mov	r1, r9
 80138ee:	f7ec fea3 	bl	8000638 <__aeabi_dmul>
 80138f2:	460b      	mov	r3, r1
 80138f4:	4602      	mov	r2, r0
 80138f6:	4629      	mov	r1, r5
 80138f8:	4620      	mov	r0, r4
 80138fa:	f7ec fce5 	bl	80002c8 <__aeabi_dsub>
 80138fe:	4b29      	ldr	r3, [pc, #164]	; (80139a4 <__kernel_cos+0x17c>)
 8013900:	429e      	cmp	r6, r3
 8013902:	4680      	mov	r8, r0
 8013904:	4689      	mov	r9, r1
 8013906:	dc11      	bgt.n	801392c <__kernel_cos+0x104>
 8013908:	4602      	mov	r2, r0
 801390a:	460b      	mov	r3, r1
 801390c:	4650      	mov	r0, sl
 801390e:	4659      	mov	r1, fp
 8013910:	f7ec fcda 	bl	80002c8 <__aeabi_dsub>
 8013914:	460b      	mov	r3, r1
 8013916:	4924      	ldr	r1, [pc, #144]	; (80139a8 <__kernel_cos+0x180>)
 8013918:	4602      	mov	r2, r0
 801391a:	2000      	movs	r0, #0
 801391c:	f7ec fcd4 	bl	80002c8 <__aeabi_dsub>
 8013920:	ecbd 8b02 	vpop	{d8}
 8013924:	ec41 0b10 	vmov	d0, r0, r1
 8013928:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801392c:	4b1f      	ldr	r3, [pc, #124]	; (80139ac <__kernel_cos+0x184>)
 801392e:	491e      	ldr	r1, [pc, #120]	; (80139a8 <__kernel_cos+0x180>)
 8013930:	429e      	cmp	r6, r3
 8013932:	bfcc      	ite	gt
 8013934:	4d1e      	ldrgt	r5, [pc, #120]	; (80139b0 <__kernel_cos+0x188>)
 8013936:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 801393a:	2400      	movs	r4, #0
 801393c:	4622      	mov	r2, r4
 801393e:	462b      	mov	r3, r5
 8013940:	2000      	movs	r0, #0
 8013942:	f7ec fcc1 	bl	80002c8 <__aeabi_dsub>
 8013946:	4622      	mov	r2, r4
 8013948:	4606      	mov	r6, r0
 801394a:	460f      	mov	r7, r1
 801394c:	462b      	mov	r3, r5
 801394e:	4650      	mov	r0, sl
 8013950:	4659      	mov	r1, fp
 8013952:	f7ec fcb9 	bl	80002c8 <__aeabi_dsub>
 8013956:	4642      	mov	r2, r8
 8013958:	464b      	mov	r3, r9
 801395a:	f7ec fcb5 	bl	80002c8 <__aeabi_dsub>
 801395e:	4602      	mov	r2, r0
 8013960:	460b      	mov	r3, r1
 8013962:	4630      	mov	r0, r6
 8013964:	4639      	mov	r1, r7
 8013966:	e7d9      	b.n	801391c <__kernel_cos+0xf4>
 8013968:	2000      	movs	r0, #0
 801396a:	490f      	ldr	r1, [pc, #60]	; (80139a8 <__kernel_cos+0x180>)
 801396c:	e7d8      	b.n	8013920 <__kernel_cos+0xf8>
 801396e:	bf00      	nop
 8013970:	be8838d4 	.word	0xbe8838d4
 8013974:	bda8fae9 	.word	0xbda8fae9
 8013978:	bdb4b1c4 	.word	0xbdb4b1c4
 801397c:	3e21ee9e 	.word	0x3e21ee9e
 8013980:	809c52ad 	.word	0x809c52ad
 8013984:	3e927e4f 	.word	0x3e927e4f
 8013988:	19cb1590 	.word	0x19cb1590
 801398c:	3efa01a0 	.word	0x3efa01a0
 8013990:	16c15177 	.word	0x16c15177
 8013994:	3f56c16c 	.word	0x3f56c16c
 8013998:	5555554c 	.word	0x5555554c
 801399c:	3fa55555 	.word	0x3fa55555
 80139a0:	3fe00000 	.word	0x3fe00000
 80139a4:	3fd33332 	.word	0x3fd33332
 80139a8:	3ff00000 	.word	0x3ff00000
 80139ac:	3fe90000 	.word	0x3fe90000
 80139b0:	3fd20000 	.word	0x3fd20000
 80139b4:	00000000 	.word	0x00000000

080139b8 <__kernel_rem_pio2>:
 80139b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139bc:	ed2d 8b02 	vpush	{d8}
 80139c0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80139c4:	1ed4      	subs	r4, r2, #3
 80139c6:	9308      	str	r3, [sp, #32]
 80139c8:	9101      	str	r1, [sp, #4]
 80139ca:	4bc5      	ldr	r3, [pc, #788]	; (8013ce0 <__kernel_rem_pio2+0x328>)
 80139cc:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80139ce:	9009      	str	r0, [sp, #36]	; 0x24
 80139d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80139d4:	9304      	str	r3, [sp, #16]
 80139d6:	9b08      	ldr	r3, [sp, #32]
 80139d8:	3b01      	subs	r3, #1
 80139da:	9307      	str	r3, [sp, #28]
 80139dc:	2318      	movs	r3, #24
 80139de:	fb94 f4f3 	sdiv	r4, r4, r3
 80139e2:	f06f 0317 	mvn.w	r3, #23
 80139e6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80139ea:	fb04 3303 	mla	r3, r4, r3, r3
 80139ee:	eb03 0a02 	add.w	sl, r3, r2
 80139f2:	9b04      	ldr	r3, [sp, #16]
 80139f4:	9a07      	ldr	r2, [sp, #28]
 80139f6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8013cd0 <__kernel_rem_pio2+0x318>
 80139fa:	eb03 0802 	add.w	r8, r3, r2
 80139fe:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8013a00:	1aa7      	subs	r7, r4, r2
 8013a02:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8013a06:	ae22      	add	r6, sp, #136	; 0x88
 8013a08:	2500      	movs	r5, #0
 8013a0a:	4545      	cmp	r5, r8
 8013a0c:	dd13      	ble.n	8013a36 <__kernel_rem_pio2+0x7e>
 8013a0e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8013cd0 <__kernel_rem_pio2+0x318>
 8013a12:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8013a16:	2600      	movs	r6, #0
 8013a18:	9b04      	ldr	r3, [sp, #16]
 8013a1a:	429e      	cmp	r6, r3
 8013a1c:	dc32      	bgt.n	8013a84 <__kernel_rem_pio2+0xcc>
 8013a1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013a20:	9302      	str	r3, [sp, #8]
 8013a22:	9b08      	ldr	r3, [sp, #32]
 8013a24:	199d      	adds	r5, r3, r6
 8013a26:	ab22      	add	r3, sp, #136	; 0x88
 8013a28:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8013a2c:	9306      	str	r3, [sp, #24]
 8013a2e:	ec59 8b18 	vmov	r8, r9, d8
 8013a32:	2700      	movs	r7, #0
 8013a34:	e01f      	b.n	8013a76 <__kernel_rem_pio2+0xbe>
 8013a36:	42ef      	cmn	r7, r5
 8013a38:	d407      	bmi.n	8013a4a <__kernel_rem_pio2+0x92>
 8013a3a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8013a3e:	f7ec fd91 	bl	8000564 <__aeabi_i2d>
 8013a42:	e8e6 0102 	strd	r0, r1, [r6], #8
 8013a46:	3501      	adds	r5, #1
 8013a48:	e7df      	b.n	8013a0a <__kernel_rem_pio2+0x52>
 8013a4a:	ec51 0b18 	vmov	r0, r1, d8
 8013a4e:	e7f8      	b.n	8013a42 <__kernel_rem_pio2+0x8a>
 8013a50:	9906      	ldr	r1, [sp, #24]
 8013a52:	9d02      	ldr	r5, [sp, #8]
 8013a54:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8013a58:	9106      	str	r1, [sp, #24]
 8013a5a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8013a5e:	9502      	str	r5, [sp, #8]
 8013a60:	f7ec fdea 	bl	8000638 <__aeabi_dmul>
 8013a64:	4602      	mov	r2, r0
 8013a66:	460b      	mov	r3, r1
 8013a68:	4640      	mov	r0, r8
 8013a6a:	4649      	mov	r1, r9
 8013a6c:	f7ec fc2e 	bl	80002cc <__adddf3>
 8013a70:	3701      	adds	r7, #1
 8013a72:	4680      	mov	r8, r0
 8013a74:	4689      	mov	r9, r1
 8013a76:	9b07      	ldr	r3, [sp, #28]
 8013a78:	429f      	cmp	r7, r3
 8013a7a:	dde9      	ble.n	8013a50 <__kernel_rem_pio2+0x98>
 8013a7c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8013a80:	3601      	adds	r6, #1
 8013a82:	e7c9      	b.n	8013a18 <__kernel_rem_pio2+0x60>
 8013a84:	9b04      	ldr	r3, [sp, #16]
 8013a86:	aa0e      	add	r2, sp, #56	; 0x38
 8013a88:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013a8c:	930c      	str	r3, [sp, #48]	; 0x30
 8013a8e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8013a90:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8013a94:	9c04      	ldr	r4, [sp, #16]
 8013a96:	930b      	str	r3, [sp, #44]	; 0x2c
 8013a98:	ab9a      	add	r3, sp, #616	; 0x268
 8013a9a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8013a9e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013aa2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013aa6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8013aaa:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8013aae:	ab9a      	add	r3, sp, #616	; 0x268
 8013ab0:	445b      	add	r3, fp
 8013ab2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8013ab6:	2500      	movs	r5, #0
 8013ab8:	1b63      	subs	r3, r4, r5
 8013aba:	2b00      	cmp	r3, #0
 8013abc:	dc78      	bgt.n	8013bb0 <__kernel_rem_pio2+0x1f8>
 8013abe:	4650      	mov	r0, sl
 8013ac0:	ec49 8b10 	vmov	d0, r8, r9
 8013ac4:	f000 fdb0 	bl	8014628 <scalbn>
 8013ac8:	ec57 6b10 	vmov	r6, r7, d0
 8013acc:	2200      	movs	r2, #0
 8013ace:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8013ad2:	ee10 0a10 	vmov	r0, s0
 8013ad6:	4639      	mov	r1, r7
 8013ad8:	f7ec fdae 	bl	8000638 <__aeabi_dmul>
 8013adc:	ec41 0b10 	vmov	d0, r0, r1
 8013ae0:	f000 fd12 	bl	8014508 <floor>
 8013ae4:	2200      	movs	r2, #0
 8013ae6:	ec51 0b10 	vmov	r0, r1, d0
 8013aea:	4b7e      	ldr	r3, [pc, #504]	; (8013ce4 <__kernel_rem_pio2+0x32c>)
 8013aec:	f7ec fda4 	bl	8000638 <__aeabi_dmul>
 8013af0:	4602      	mov	r2, r0
 8013af2:	460b      	mov	r3, r1
 8013af4:	4630      	mov	r0, r6
 8013af6:	4639      	mov	r1, r7
 8013af8:	f7ec fbe6 	bl	80002c8 <__aeabi_dsub>
 8013afc:	460f      	mov	r7, r1
 8013afe:	4606      	mov	r6, r0
 8013b00:	f7ed f84a 	bl	8000b98 <__aeabi_d2iz>
 8013b04:	9006      	str	r0, [sp, #24]
 8013b06:	f7ec fd2d 	bl	8000564 <__aeabi_i2d>
 8013b0a:	4602      	mov	r2, r0
 8013b0c:	460b      	mov	r3, r1
 8013b0e:	4630      	mov	r0, r6
 8013b10:	4639      	mov	r1, r7
 8013b12:	f7ec fbd9 	bl	80002c8 <__aeabi_dsub>
 8013b16:	f1ba 0f00 	cmp.w	sl, #0
 8013b1a:	4606      	mov	r6, r0
 8013b1c:	460f      	mov	r7, r1
 8013b1e:	dd6c      	ble.n	8013bfa <__kernel_rem_pio2+0x242>
 8013b20:	1e62      	subs	r2, r4, #1
 8013b22:	ab0e      	add	r3, sp, #56	; 0x38
 8013b24:	f1ca 0118 	rsb	r1, sl, #24
 8013b28:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8013b2c:	9d06      	ldr	r5, [sp, #24]
 8013b2e:	fa40 f301 	asr.w	r3, r0, r1
 8013b32:	441d      	add	r5, r3
 8013b34:	408b      	lsls	r3, r1
 8013b36:	1ac0      	subs	r0, r0, r3
 8013b38:	ab0e      	add	r3, sp, #56	; 0x38
 8013b3a:	9506      	str	r5, [sp, #24]
 8013b3c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8013b40:	f1ca 0317 	rsb	r3, sl, #23
 8013b44:	fa40 f303 	asr.w	r3, r0, r3
 8013b48:	9302      	str	r3, [sp, #8]
 8013b4a:	9b02      	ldr	r3, [sp, #8]
 8013b4c:	2b00      	cmp	r3, #0
 8013b4e:	dd62      	ble.n	8013c16 <__kernel_rem_pio2+0x25e>
 8013b50:	9b06      	ldr	r3, [sp, #24]
 8013b52:	2200      	movs	r2, #0
 8013b54:	3301      	adds	r3, #1
 8013b56:	9306      	str	r3, [sp, #24]
 8013b58:	4615      	mov	r5, r2
 8013b5a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8013b5e:	4294      	cmp	r4, r2
 8013b60:	f300 8095 	bgt.w	8013c8e <__kernel_rem_pio2+0x2d6>
 8013b64:	f1ba 0f00 	cmp.w	sl, #0
 8013b68:	dd07      	ble.n	8013b7a <__kernel_rem_pio2+0x1c2>
 8013b6a:	f1ba 0f01 	cmp.w	sl, #1
 8013b6e:	f000 80a2 	beq.w	8013cb6 <__kernel_rem_pio2+0x2fe>
 8013b72:	f1ba 0f02 	cmp.w	sl, #2
 8013b76:	f000 80c1 	beq.w	8013cfc <__kernel_rem_pio2+0x344>
 8013b7a:	9b02      	ldr	r3, [sp, #8]
 8013b7c:	2b02      	cmp	r3, #2
 8013b7e:	d14a      	bne.n	8013c16 <__kernel_rem_pio2+0x25e>
 8013b80:	4632      	mov	r2, r6
 8013b82:	463b      	mov	r3, r7
 8013b84:	2000      	movs	r0, #0
 8013b86:	4958      	ldr	r1, [pc, #352]	; (8013ce8 <__kernel_rem_pio2+0x330>)
 8013b88:	f7ec fb9e 	bl	80002c8 <__aeabi_dsub>
 8013b8c:	4606      	mov	r6, r0
 8013b8e:	460f      	mov	r7, r1
 8013b90:	2d00      	cmp	r5, #0
 8013b92:	d040      	beq.n	8013c16 <__kernel_rem_pio2+0x25e>
 8013b94:	4650      	mov	r0, sl
 8013b96:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8013cd8 <__kernel_rem_pio2+0x320>
 8013b9a:	f000 fd45 	bl	8014628 <scalbn>
 8013b9e:	4630      	mov	r0, r6
 8013ba0:	4639      	mov	r1, r7
 8013ba2:	ec53 2b10 	vmov	r2, r3, d0
 8013ba6:	f7ec fb8f 	bl	80002c8 <__aeabi_dsub>
 8013baa:	4606      	mov	r6, r0
 8013bac:	460f      	mov	r7, r1
 8013bae:	e032      	b.n	8013c16 <__kernel_rem_pio2+0x25e>
 8013bb0:	2200      	movs	r2, #0
 8013bb2:	4b4e      	ldr	r3, [pc, #312]	; (8013cec <__kernel_rem_pio2+0x334>)
 8013bb4:	4640      	mov	r0, r8
 8013bb6:	4649      	mov	r1, r9
 8013bb8:	f7ec fd3e 	bl	8000638 <__aeabi_dmul>
 8013bbc:	f7ec ffec 	bl	8000b98 <__aeabi_d2iz>
 8013bc0:	f7ec fcd0 	bl	8000564 <__aeabi_i2d>
 8013bc4:	2200      	movs	r2, #0
 8013bc6:	4b4a      	ldr	r3, [pc, #296]	; (8013cf0 <__kernel_rem_pio2+0x338>)
 8013bc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013bcc:	f7ec fd34 	bl	8000638 <__aeabi_dmul>
 8013bd0:	4602      	mov	r2, r0
 8013bd2:	460b      	mov	r3, r1
 8013bd4:	4640      	mov	r0, r8
 8013bd6:	4649      	mov	r1, r9
 8013bd8:	f7ec fb76 	bl	80002c8 <__aeabi_dsub>
 8013bdc:	f7ec ffdc 	bl	8000b98 <__aeabi_d2iz>
 8013be0:	ab0e      	add	r3, sp, #56	; 0x38
 8013be2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8013be6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8013bea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013bee:	f7ec fb6d 	bl	80002cc <__adddf3>
 8013bf2:	3501      	adds	r5, #1
 8013bf4:	4680      	mov	r8, r0
 8013bf6:	4689      	mov	r9, r1
 8013bf8:	e75e      	b.n	8013ab8 <__kernel_rem_pio2+0x100>
 8013bfa:	d105      	bne.n	8013c08 <__kernel_rem_pio2+0x250>
 8013bfc:	1e63      	subs	r3, r4, #1
 8013bfe:	aa0e      	add	r2, sp, #56	; 0x38
 8013c00:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8013c04:	15c3      	asrs	r3, r0, #23
 8013c06:	e79f      	b.n	8013b48 <__kernel_rem_pio2+0x190>
 8013c08:	2200      	movs	r2, #0
 8013c0a:	4b3a      	ldr	r3, [pc, #232]	; (8013cf4 <__kernel_rem_pio2+0x33c>)
 8013c0c:	f7ec ff9a 	bl	8000b44 <__aeabi_dcmpge>
 8013c10:	2800      	cmp	r0, #0
 8013c12:	d139      	bne.n	8013c88 <__kernel_rem_pio2+0x2d0>
 8013c14:	9002      	str	r0, [sp, #8]
 8013c16:	2200      	movs	r2, #0
 8013c18:	2300      	movs	r3, #0
 8013c1a:	4630      	mov	r0, r6
 8013c1c:	4639      	mov	r1, r7
 8013c1e:	f7ec ff73 	bl	8000b08 <__aeabi_dcmpeq>
 8013c22:	2800      	cmp	r0, #0
 8013c24:	f000 80c7 	beq.w	8013db6 <__kernel_rem_pio2+0x3fe>
 8013c28:	1e65      	subs	r5, r4, #1
 8013c2a:	462b      	mov	r3, r5
 8013c2c:	2200      	movs	r2, #0
 8013c2e:	9904      	ldr	r1, [sp, #16]
 8013c30:	428b      	cmp	r3, r1
 8013c32:	da6a      	bge.n	8013d0a <__kernel_rem_pio2+0x352>
 8013c34:	2a00      	cmp	r2, #0
 8013c36:	f000 8088 	beq.w	8013d4a <__kernel_rem_pio2+0x392>
 8013c3a:	ab0e      	add	r3, sp, #56	; 0x38
 8013c3c:	f1aa 0a18 	sub.w	sl, sl, #24
 8013c40:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	f000 80b4 	beq.w	8013db2 <__kernel_rem_pio2+0x3fa>
 8013c4a:	4650      	mov	r0, sl
 8013c4c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8013cd8 <__kernel_rem_pio2+0x320>
 8013c50:	f000 fcea 	bl	8014628 <scalbn>
 8013c54:	00ec      	lsls	r4, r5, #3
 8013c56:	ab72      	add	r3, sp, #456	; 0x1c8
 8013c58:	191e      	adds	r6, r3, r4
 8013c5a:	ec59 8b10 	vmov	r8, r9, d0
 8013c5e:	f106 0a08 	add.w	sl, r6, #8
 8013c62:	462f      	mov	r7, r5
 8013c64:	2f00      	cmp	r7, #0
 8013c66:	f280 80df 	bge.w	8013e28 <__kernel_rem_pio2+0x470>
 8013c6a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8013cd0 <__kernel_rem_pio2+0x318>
 8013c6e:	f04f 0a00 	mov.w	sl, #0
 8013c72:	eba5 030a 	sub.w	r3, r5, sl
 8013c76:	2b00      	cmp	r3, #0
 8013c78:	f2c0 810a 	blt.w	8013e90 <__kernel_rem_pio2+0x4d8>
 8013c7c:	f8df b078 	ldr.w	fp, [pc, #120]	; 8013cf8 <__kernel_rem_pio2+0x340>
 8013c80:	ec59 8b18 	vmov	r8, r9, d8
 8013c84:	2700      	movs	r7, #0
 8013c86:	e0f5      	b.n	8013e74 <__kernel_rem_pio2+0x4bc>
 8013c88:	2302      	movs	r3, #2
 8013c8a:	9302      	str	r3, [sp, #8]
 8013c8c:	e760      	b.n	8013b50 <__kernel_rem_pio2+0x198>
 8013c8e:	ab0e      	add	r3, sp, #56	; 0x38
 8013c90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013c94:	b94d      	cbnz	r5, 8013caa <__kernel_rem_pio2+0x2f2>
 8013c96:	b12b      	cbz	r3, 8013ca4 <__kernel_rem_pio2+0x2ec>
 8013c98:	a80e      	add	r0, sp, #56	; 0x38
 8013c9a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8013c9e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8013ca2:	2301      	movs	r3, #1
 8013ca4:	3201      	adds	r2, #1
 8013ca6:	461d      	mov	r5, r3
 8013ca8:	e759      	b.n	8013b5e <__kernel_rem_pio2+0x1a6>
 8013caa:	a80e      	add	r0, sp, #56	; 0x38
 8013cac:	1acb      	subs	r3, r1, r3
 8013cae:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8013cb2:	462b      	mov	r3, r5
 8013cb4:	e7f6      	b.n	8013ca4 <__kernel_rem_pio2+0x2ec>
 8013cb6:	1e62      	subs	r2, r4, #1
 8013cb8:	ab0e      	add	r3, sp, #56	; 0x38
 8013cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013cbe:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8013cc2:	a90e      	add	r1, sp, #56	; 0x38
 8013cc4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8013cc8:	e757      	b.n	8013b7a <__kernel_rem_pio2+0x1c2>
 8013cca:	bf00      	nop
 8013ccc:	f3af 8000 	nop.w
	...
 8013cdc:	3ff00000 	.word	0x3ff00000
 8013ce0:	080152b0 	.word	0x080152b0
 8013ce4:	40200000 	.word	0x40200000
 8013ce8:	3ff00000 	.word	0x3ff00000
 8013cec:	3e700000 	.word	0x3e700000
 8013cf0:	41700000 	.word	0x41700000
 8013cf4:	3fe00000 	.word	0x3fe00000
 8013cf8:	08015270 	.word	0x08015270
 8013cfc:	1e62      	subs	r2, r4, #1
 8013cfe:	ab0e      	add	r3, sp, #56	; 0x38
 8013d00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013d04:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8013d08:	e7db      	b.n	8013cc2 <__kernel_rem_pio2+0x30a>
 8013d0a:	a90e      	add	r1, sp, #56	; 0x38
 8013d0c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8013d10:	3b01      	subs	r3, #1
 8013d12:	430a      	orrs	r2, r1
 8013d14:	e78b      	b.n	8013c2e <__kernel_rem_pio2+0x276>
 8013d16:	3301      	adds	r3, #1
 8013d18:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8013d1c:	2900      	cmp	r1, #0
 8013d1e:	d0fa      	beq.n	8013d16 <__kernel_rem_pio2+0x35e>
 8013d20:	9a08      	ldr	r2, [sp, #32]
 8013d22:	4422      	add	r2, r4
 8013d24:	00d2      	lsls	r2, r2, #3
 8013d26:	a922      	add	r1, sp, #136	; 0x88
 8013d28:	18e3      	adds	r3, r4, r3
 8013d2a:	9206      	str	r2, [sp, #24]
 8013d2c:	440a      	add	r2, r1
 8013d2e:	9302      	str	r3, [sp, #8]
 8013d30:	f10b 0108 	add.w	r1, fp, #8
 8013d34:	f102 0308 	add.w	r3, r2, #8
 8013d38:	1c66      	adds	r6, r4, #1
 8013d3a:	910a      	str	r1, [sp, #40]	; 0x28
 8013d3c:	2500      	movs	r5, #0
 8013d3e:	930d      	str	r3, [sp, #52]	; 0x34
 8013d40:	9b02      	ldr	r3, [sp, #8]
 8013d42:	42b3      	cmp	r3, r6
 8013d44:	da04      	bge.n	8013d50 <__kernel_rem_pio2+0x398>
 8013d46:	461c      	mov	r4, r3
 8013d48:	e6a6      	b.n	8013a98 <__kernel_rem_pio2+0xe0>
 8013d4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013d4c:	2301      	movs	r3, #1
 8013d4e:	e7e3      	b.n	8013d18 <__kernel_rem_pio2+0x360>
 8013d50:	9b06      	ldr	r3, [sp, #24]
 8013d52:	18ef      	adds	r7, r5, r3
 8013d54:	ab22      	add	r3, sp, #136	; 0x88
 8013d56:	441f      	add	r7, r3
 8013d58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013d5a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8013d5e:	f7ec fc01 	bl	8000564 <__aeabi_i2d>
 8013d62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d64:	461c      	mov	r4, r3
 8013d66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013d68:	e9c7 0100 	strd	r0, r1, [r7]
 8013d6c:	eb03 0b05 	add.w	fp, r3, r5
 8013d70:	2700      	movs	r7, #0
 8013d72:	f04f 0800 	mov.w	r8, #0
 8013d76:	f04f 0900 	mov.w	r9, #0
 8013d7a:	9b07      	ldr	r3, [sp, #28]
 8013d7c:	429f      	cmp	r7, r3
 8013d7e:	dd08      	ble.n	8013d92 <__kernel_rem_pio2+0x3da>
 8013d80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013d82:	aa72      	add	r2, sp, #456	; 0x1c8
 8013d84:	18eb      	adds	r3, r5, r3
 8013d86:	4413      	add	r3, r2
 8013d88:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8013d8c:	3601      	adds	r6, #1
 8013d8e:	3508      	adds	r5, #8
 8013d90:	e7d6      	b.n	8013d40 <__kernel_rem_pio2+0x388>
 8013d92:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8013d96:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8013d9a:	f7ec fc4d 	bl	8000638 <__aeabi_dmul>
 8013d9e:	4602      	mov	r2, r0
 8013da0:	460b      	mov	r3, r1
 8013da2:	4640      	mov	r0, r8
 8013da4:	4649      	mov	r1, r9
 8013da6:	f7ec fa91 	bl	80002cc <__adddf3>
 8013daa:	3701      	adds	r7, #1
 8013dac:	4680      	mov	r8, r0
 8013dae:	4689      	mov	r9, r1
 8013db0:	e7e3      	b.n	8013d7a <__kernel_rem_pio2+0x3c2>
 8013db2:	3d01      	subs	r5, #1
 8013db4:	e741      	b.n	8013c3a <__kernel_rem_pio2+0x282>
 8013db6:	f1ca 0000 	rsb	r0, sl, #0
 8013dba:	ec47 6b10 	vmov	d0, r6, r7
 8013dbe:	f000 fc33 	bl	8014628 <scalbn>
 8013dc2:	ec57 6b10 	vmov	r6, r7, d0
 8013dc6:	2200      	movs	r2, #0
 8013dc8:	4b99      	ldr	r3, [pc, #612]	; (8014030 <__kernel_rem_pio2+0x678>)
 8013dca:	ee10 0a10 	vmov	r0, s0
 8013dce:	4639      	mov	r1, r7
 8013dd0:	f7ec feb8 	bl	8000b44 <__aeabi_dcmpge>
 8013dd4:	b1f8      	cbz	r0, 8013e16 <__kernel_rem_pio2+0x45e>
 8013dd6:	2200      	movs	r2, #0
 8013dd8:	4b96      	ldr	r3, [pc, #600]	; (8014034 <__kernel_rem_pio2+0x67c>)
 8013dda:	4630      	mov	r0, r6
 8013ddc:	4639      	mov	r1, r7
 8013dde:	f7ec fc2b 	bl	8000638 <__aeabi_dmul>
 8013de2:	f7ec fed9 	bl	8000b98 <__aeabi_d2iz>
 8013de6:	4680      	mov	r8, r0
 8013de8:	f7ec fbbc 	bl	8000564 <__aeabi_i2d>
 8013dec:	2200      	movs	r2, #0
 8013dee:	4b90      	ldr	r3, [pc, #576]	; (8014030 <__kernel_rem_pio2+0x678>)
 8013df0:	f7ec fc22 	bl	8000638 <__aeabi_dmul>
 8013df4:	460b      	mov	r3, r1
 8013df6:	4602      	mov	r2, r0
 8013df8:	4639      	mov	r1, r7
 8013dfa:	4630      	mov	r0, r6
 8013dfc:	f7ec fa64 	bl	80002c8 <__aeabi_dsub>
 8013e00:	f7ec feca 	bl	8000b98 <__aeabi_d2iz>
 8013e04:	1c65      	adds	r5, r4, #1
 8013e06:	ab0e      	add	r3, sp, #56	; 0x38
 8013e08:	f10a 0a18 	add.w	sl, sl, #24
 8013e0c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013e10:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8013e14:	e719      	b.n	8013c4a <__kernel_rem_pio2+0x292>
 8013e16:	4630      	mov	r0, r6
 8013e18:	4639      	mov	r1, r7
 8013e1a:	f7ec febd 	bl	8000b98 <__aeabi_d2iz>
 8013e1e:	ab0e      	add	r3, sp, #56	; 0x38
 8013e20:	4625      	mov	r5, r4
 8013e22:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013e26:	e710      	b.n	8013c4a <__kernel_rem_pio2+0x292>
 8013e28:	ab0e      	add	r3, sp, #56	; 0x38
 8013e2a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8013e2e:	f7ec fb99 	bl	8000564 <__aeabi_i2d>
 8013e32:	4642      	mov	r2, r8
 8013e34:	464b      	mov	r3, r9
 8013e36:	f7ec fbff 	bl	8000638 <__aeabi_dmul>
 8013e3a:	2200      	movs	r2, #0
 8013e3c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8013e40:	4b7c      	ldr	r3, [pc, #496]	; (8014034 <__kernel_rem_pio2+0x67c>)
 8013e42:	4640      	mov	r0, r8
 8013e44:	4649      	mov	r1, r9
 8013e46:	f7ec fbf7 	bl	8000638 <__aeabi_dmul>
 8013e4a:	3f01      	subs	r7, #1
 8013e4c:	4680      	mov	r8, r0
 8013e4e:	4689      	mov	r9, r1
 8013e50:	e708      	b.n	8013c64 <__kernel_rem_pio2+0x2ac>
 8013e52:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8013e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e5a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8013e5e:	f7ec fbeb 	bl	8000638 <__aeabi_dmul>
 8013e62:	4602      	mov	r2, r0
 8013e64:	460b      	mov	r3, r1
 8013e66:	4640      	mov	r0, r8
 8013e68:	4649      	mov	r1, r9
 8013e6a:	f7ec fa2f 	bl	80002cc <__adddf3>
 8013e6e:	3701      	adds	r7, #1
 8013e70:	4680      	mov	r8, r0
 8013e72:	4689      	mov	r9, r1
 8013e74:	9b04      	ldr	r3, [sp, #16]
 8013e76:	429f      	cmp	r7, r3
 8013e78:	dc01      	bgt.n	8013e7e <__kernel_rem_pio2+0x4c6>
 8013e7a:	45ba      	cmp	sl, r7
 8013e7c:	dae9      	bge.n	8013e52 <__kernel_rem_pio2+0x49a>
 8013e7e:	ab4a      	add	r3, sp, #296	; 0x128
 8013e80:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013e84:	e9c3 8900 	strd	r8, r9, [r3]
 8013e88:	f10a 0a01 	add.w	sl, sl, #1
 8013e8c:	3e08      	subs	r6, #8
 8013e8e:	e6f0      	b.n	8013c72 <__kernel_rem_pio2+0x2ba>
 8013e90:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8013e92:	2b03      	cmp	r3, #3
 8013e94:	d85b      	bhi.n	8013f4e <__kernel_rem_pio2+0x596>
 8013e96:	e8df f003 	tbb	[pc, r3]
 8013e9a:	264a      	.short	0x264a
 8013e9c:	0226      	.short	0x0226
 8013e9e:	ab9a      	add	r3, sp, #616	; 0x268
 8013ea0:	441c      	add	r4, r3
 8013ea2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8013ea6:	46a2      	mov	sl, r4
 8013ea8:	46ab      	mov	fp, r5
 8013eaa:	f1bb 0f00 	cmp.w	fp, #0
 8013eae:	dc6c      	bgt.n	8013f8a <__kernel_rem_pio2+0x5d2>
 8013eb0:	46a2      	mov	sl, r4
 8013eb2:	46ab      	mov	fp, r5
 8013eb4:	f1bb 0f01 	cmp.w	fp, #1
 8013eb8:	f300 8086 	bgt.w	8013fc8 <__kernel_rem_pio2+0x610>
 8013ebc:	2000      	movs	r0, #0
 8013ebe:	2100      	movs	r1, #0
 8013ec0:	2d01      	cmp	r5, #1
 8013ec2:	f300 80a0 	bgt.w	8014006 <__kernel_rem_pio2+0x64e>
 8013ec6:	9b02      	ldr	r3, [sp, #8]
 8013ec8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8013ecc:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8013ed0:	2b00      	cmp	r3, #0
 8013ed2:	f040 809e 	bne.w	8014012 <__kernel_rem_pio2+0x65a>
 8013ed6:	9b01      	ldr	r3, [sp, #4]
 8013ed8:	e9c3 7800 	strd	r7, r8, [r3]
 8013edc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8013ee0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8013ee4:	e033      	b.n	8013f4e <__kernel_rem_pio2+0x596>
 8013ee6:	3408      	adds	r4, #8
 8013ee8:	ab4a      	add	r3, sp, #296	; 0x128
 8013eea:	441c      	add	r4, r3
 8013eec:	462e      	mov	r6, r5
 8013eee:	2000      	movs	r0, #0
 8013ef0:	2100      	movs	r1, #0
 8013ef2:	2e00      	cmp	r6, #0
 8013ef4:	da3a      	bge.n	8013f6c <__kernel_rem_pio2+0x5b4>
 8013ef6:	9b02      	ldr	r3, [sp, #8]
 8013ef8:	2b00      	cmp	r3, #0
 8013efa:	d03d      	beq.n	8013f78 <__kernel_rem_pio2+0x5c0>
 8013efc:	4602      	mov	r2, r0
 8013efe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013f02:	9c01      	ldr	r4, [sp, #4]
 8013f04:	e9c4 2300 	strd	r2, r3, [r4]
 8013f08:	4602      	mov	r2, r0
 8013f0a:	460b      	mov	r3, r1
 8013f0c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8013f10:	f7ec f9da 	bl	80002c8 <__aeabi_dsub>
 8013f14:	ae4c      	add	r6, sp, #304	; 0x130
 8013f16:	2401      	movs	r4, #1
 8013f18:	42a5      	cmp	r5, r4
 8013f1a:	da30      	bge.n	8013f7e <__kernel_rem_pio2+0x5c6>
 8013f1c:	9b02      	ldr	r3, [sp, #8]
 8013f1e:	b113      	cbz	r3, 8013f26 <__kernel_rem_pio2+0x56e>
 8013f20:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013f24:	4619      	mov	r1, r3
 8013f26:	9b01      	ldr	r3, [sp, #4]
 8013f28:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8013f2c:	e00f      	b.n	8013f4e <__kernel_rem_pio2+0x596>
 8013f2e:	ab9a      	add	r3, sp, #616	; 0x268
 8013f30:	441c      	add	r4, r3
 8013f32:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8013f36:	2000      	movs	r0, #0
 8013f38:	2100      	movs	r1, #0
 8013f3a:	2d00      	cmp	r5, #0
 8013f3c:	da10      	bge.n	8013f60 <__kernel_rem_pio2+0x5a8>
 8013f3e:	9b02      	ldr	r3, [sp, #8]
 8013f40:	b113      	cbz	r3, 8013f48 <__kernel_rem_pio2+0x590>
 8013f42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013f46:	4619      	mov	r1, r3
 8013f48:	9b01      	ldr	r3, [sp, #4]
 8013f4a:	e9c3 0100 	strd	r0, r1, [r3]
 8013f4e:	9b06      	ldr	r3, [sp, #24]
 8013f50:	f003 0007 	and.w	r0, r3, #7
 8013f54:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8013f58:	ecbd 8b02 	vpop	{d8}
 8013f5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f60:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8013f64:	f7ec f9b2 	bl	80002cc <__adddf3>
 8013f68:	3d01      	subs	r5, #1
 8013f6a:	e7e6      	b.n	8013f3a <__kernel_rem_pio2+0x582>
 8013f6c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8013f70:	f7ec f9ac 	bl	80002cc <__adddf3>
 8013f74:	3e01      	subs	r6, #1
 8013f76:	e7bc      	b.n	8013ef2 <__kernel_rem_pio2+0x53a>
 8013f78:	4602      	mov	r2, r0
 8013f7a:	460b      	mov	r3, r1
 8013f7c:	e7c1      	b.n	8013f02 <__kernel_rem_pio2+0x54a>
 8013f7e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8013f82:	f7ec f9a3 	bl	80002cc <__adddf3>
 8013f86:	3401      	adds	r4, #1
 8013f88:	e7c6      	b.n	8013f18 <__kernel_rem_pio2+0x560>
 8013f8a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8013f8e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8013f92:	4640      	mov	r0, r8
 8013f94:	ec53 2b17 	vmov	r2, r3, d7
 8013f98:	4649      	mov	r1, r9
 8013f9a:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013f9e:	f7ec f995 	bl	80002cc <__adddf3>
 8013fa2:	4602      	mov	r2, r0
 8013fa4:	460b      	mov	r3, r1
 8013fa6:	4606      	mov	r6, r0
 8013fa8:	460f      	mov	r7, r1
 8013faa:	4640      	mov	r0, r8
 8013fac:	4649      	mov	r1, r9
 8013fae:	f7ec f98b 	bl	80002c8 <__aeabi_dsub>
 8013fb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013fb6:	f7ec f989 	bl	80002cc <__adddf3>
 8013fba:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013fbe:	e9ca 0100 	strd	r0, r1, [sl]
 8013fc2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8013fc6:	e770      	b.n	8013eaa <__kernel_rem_pio2+0x4f2>
 8013fc8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8013fcc:	ed3a 7b02 	vldmdb	sl!, {d7}
 8013fd0:	4630      	mov	r0, r6
 8013fd2:	ec53 2b17 	vmov	r2, r3, d7
 8013fd6:	4639      	mov	r1, r7
 8013fd8:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013fdc:	f7ec f976 	bl	80002cc <__adddf3>
 8013fe0:	4602      	mov	r2, r0
 8013fe2:	460b      	mov	r3, r1
 8013fe4:	4680      	mov	r8, r0
 8013fe6:	4689      	mov	r9, r1
 8013fe8:	4630      	mov	r0, r6
 8013fea:	4639      	mov	r1, r7
 8013fec:	f7ec f96c 	bl	80002c8 <__aeabi_dsub>
 8013ff0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013ff4:	f7ec f96a 	bl	80002cc <__adddf3>
 8013ff8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013ffc:	e9ca 0100 	strd	r0, r1, [sl]
 8014000:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8014004:	e756      	b.n	8013eb4 <__kernel_rem_pio2+0x4fc>
 8014006:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801400a:	f7ec f95f 	bl	80002cc <__adddf3>
 801400e:	3d01      	subs	r5, #1
 8014010:	e756      	b.n	8013ec0 <__kernel_rem_pio2+0x508>
 8014012:	9b01      	ldr	r3, [sp, #4]
 8014014:	9a01      	ldr	r2, [sp, #4]
 8014016:	601f      	str	r7, [r3, #0]
 8014018:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 801401c:	605c      	str	r4, [r3, #4]
 801401e:	609d      	str	r5, [r3, #8]
 8014020:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8014024:	60d3      	str	r3, [r2, #12]
 8014026:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801402a:	6110      	str	r0, [r2, #16]
 801402c:	6153      	str	r3, [r2, #20]
 801402e:	e78e      	b.n	8013f4e <__kernel_rem_pio2+0x596>
 8014030:	41700000 	.word	0x41700000
 8014034:	3e700000 	.word	0x3e700000

08014038 <__kernel_sin>:
 8014038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801403c:	ec55 4b10 	vmov	r4, r5, d0
 8014040:	b085      	sub	sp, #20
 8014042:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8014046:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801404a:	ed8d 1b00 	vstr	d1, [sp]
 801404e:	9002      	str	r0, [sp, #8]
 8014050:	da06      	bge.n	8014060 <__kernel_sin+0x28>
 8014052:	ee10 0a10 	vmov	r0, s0
 8014056:	4629      	mov	r1, r5
 8014058:	f7ec fd9e 	bl	8000b98 <__aeabi_d2iz>
 801405c:	2800      	cmp	r0, #0
 801405e:	d051      	beq.n	8014104 <__kernel_sin+0xcc>
 8014060:	4622      	mov	r2, r4
 8014062:	462b      	mov	r3, r5
 8014064:	4620      	mov	r0, r4
 8014066:	4629      	mov	r1, r5
 8014068:	f7ec fae6 	bl	8000638 <__aeabi_dmul>
 801406c:	4682      	mov	sl, r0
 801406e:	468b      	mov	fp, r1
 8014070:	4602      	mov	r2, r0
 8014072:	460b      	mov	r3, r1
 8014074:	4620      	mov	r0, r4
 8014076:	4629      	mov	r1, r5
 8014078:	f7ec fade 	bl	8000638 <__aeabi_dmul>
 801407c:	a341      	add	r3, pc, #260	; (adr r3, 8014184 <__kernel_sin+0x14c>)
 801407e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014082:	4680      	mov	r8, r0
 8014084:	4689      	mov	r9, r1
 8014086:	4650      	mov	r0, sl
 8014088:	4659      	mov	r1, fp
 801408a:	f7ec fad5 	bl	8000638 <__aeabi_dmul>
 801408e:	a33f      	add	r3, pc, #252	; (adr r3, 801418c <__kernel_sin+0x154>)
 8014090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014094:	f7ec f918 	bl	80002c8 <__aeabi_dsub>
 8014098:	4652      	mov	r2, sl
 801409a:	465b      	mov	r3, fp
 801409c:	f7ec facc 	bl	8000638 <__aeabi_dmul>
 80140a0:	a33c      	add	r3, pc, #240	; (adr r3, 8014194 <__kernel_sin+0x15c>)
 80140a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140a6:	f7ec f911 	bl	80002cc <__adddf3>
 80140aa:	4652      	mov	r2, sl
 80140ac:	465b      	mov	r3, fp
 80140ae:	f7ec fac3 	bl	8000638 <__aeabi_dmul>
 80140b2:	a33a      	add	r3, pc, #232	; (adr r3, 801419c <__kernel_sin+0x164>)
 80140b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140b8:	f7ec f906 	bl	80002c8 <__aeabi_dsub>
 80140bc:	4652      	mov	r2, sl
 80140be:	465b      	mov	r3, fp
 80140c0:	f7ec faba 	bl	8000638 <__aeabi_dmul>
 80140c4:	a337      	add	r3, pc, #220	; (adr r3, 80141a4 <__kernel_sin+0x16c>)
 80140c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140ca:	f7ec f8ff 	bl	80002cc <__adddf3>
 80140ce:	9b02      	ldr	r3, [sp, #8]
 80140d0:	4606      	mov	r6, r0
 80140d2:	460f      	mov	r7, r1
 80140d4:	b9db      	cbnz	r3, 801410e <__kernel_sin+0xd6>
 80140d6:	4602      	mov	r2, r0
 80140d8:	460b      	mov	r3, r1
 80140da:	4650      	mov	r0, sl
 80140dc:	4659      	mov	r1, fp
 80140de:	f7ec faab 	bl	8000638 <__aeabi_dmul>
 80140e2:	a325      	add	r3, pc, #148	; (adr r3, 8014178 <__kernel_sin+0x140>)
 80140e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140e8:	f7ec f8ee 	bl	80002c8 <__aeabi_dsub>
 80140ec:	4642      	mov	r2, r8
 80140ee:	464b      	mov	r3, r9
 80140f0:	f7ec faa2 	bl	8000638 <__aeabi_dmul>
 80140f4:	4602      	mov	r2, r0
 80140f6:	460b      	mov	r3, r1
 80140f8:	4620      	mov	r0, r4
 80140fa:	4629      	mov	r1, r5
 80140fc:	f7ec f8e6 	bl	80002cc <__adddf3>
 8014100:	4604      	mov	r4, r0
 8014102:	460d      	mov	r5, r1
 8014104:	ec45 4b10 	vmov	d0, r4, r5
 8014108:	b005      	add	sp, #20
 801410a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801410e:	2200      	movs	r2, #0
 8014110:	4b1b      	ldr	r3, [pc, #108]	; (8014180 <__kernel_sin+0x148>)
 8014112:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014116:	f7ec fa8f 	bl	8000638 <__aeabi_dmul>
 801411a:	4632      	mov	r2, r6
 801411c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014120:	463b      	mov	r3, r7
 8014122:	4640      	mov	r0, r8
 8014124:	4649      	mov	r1, r9
 8014126:	f7ec fa87 	bl	8000638 <__aeabi_dmul>
 801412a:	4602      	mov	r2, r0
 801412c:	460b      	mov	r3, r1
 801412e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014132:	f7ec f8c9 	bl	80002c8 <__aeabi_dsub>
 8014136:	4652      	mov	r2, sl
 8014138:	465b      	mov	r3, fp
 801413a:	f7ec fa7d 	bl	8000638 <__aeabi_dmul>
 801413e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014142:	f7ec f8c1 	bl	80002c8 <__aeabi_dsub>
 8014146:	a30c      	add	r3, pc, #48	; (adr r3, 8014178 <__kernel_sin+0x140>)
 8014148:	e9d3 2300 	ldrd	r2, r3, [r3]
 801414c:	4606      	mov	r6, r0
 801414e:	460f      	mov	r7, r1
 8014150:	4640      	mov	r0, r8
 8014152:	4649      	mov	r1, r9
 8014154:	f7ec fa70 	bl	8000638 <__aeabi_dmul>
 8014158:	4602      	mov	r2, r0
 801415a:	460b      	mov	r3, r1
 801415c:	4630      	mov	r0, r6
 801415e:	4639      	mov	r1, r7
 8014160:	f7ec f8b4 	bl	80002cc <__adddf3>
 8014164:	4602      	mov	r2, r0
 8014166:	460b      	mov	r3, r1
 8014168:	4620      	mov	r0, r4
 801416a:	4629      	mov	r1, r5
 801416c:	f7ec f8ac 	bl	80002c8 <__aeabi_dsub>
 8014170:	e7c6      	b.n	8014100 <__kernel_sin+0xc8>
 8014172:	bf00      	nop
 8014174:	f3af 8000 	nop.w
 8014178:	55555549 	.word	0x55555549
 801417c:	3fc55555 	.word	0x3fc55555
 8014180:	3fe00000 	.word	0x3fe00000
 8014184:	5acfd57c 	.word	0x5acfd57c
 8014188:	3de5d93a 	.word	0x3de5d93a
 801418c:	8a2b9ceb 	.word	0x8a2b9ceb
 8014190:	3e5ae5e6 	.word	0x3e5ae5e6
 8014194:	57b1fe7d 	.word	0x57b1fe7d
 8014198:	3ec71de3 	.word	0x3ec71de3
 801419c:	19c161d5 	.word	0x19c161d5
 80141a0:	3f2a01a0 	.word	0x3f2a01a0
 80141a4:	1110f8a6 	.word	0x1110f8a6
 80141a8:	3f811111 	.word	0x3f811111
 80141ac:	00000000 	.word	0x00000000

080141b0 <atan>:
 80141b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141b4:	ec55 4b10 	vmov	r4, r5, d0
 80141b8:	4bc3      	ldr	r3, [pc, #780]	; (80144c8 <atan+0x318>)
 80141ba:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80141be:	429e      	cmp	r6, r3
 80141c0:	46ab      	mov	fp, r5
 80141c2:	dd18      	ble.n	80141f6 <atan+0x46>
 80141c4:	4bc1      	ldr	r3, [pc, #772]	; (80144cc <atan+0x31c>)
 80141c6:	429e      	cmp	r6, r3
 80141c8:	dc01      	bgt.n	80141ce <atan+0x1e>
 80141ca:	d109      	bne.n	80141e0 <atan+0x30>
 80141cc:	b144      	cbz	r4, 80141e0 <atan+0x30>
 80141ce:	4622      	mov	r2, r4
 80141d0:	462b      	mov	r3, r5
 80141d2:	4620      	mov	r0, r4
 80141d4:	4629      	mov	r1, r5
 80141d6:	f7ec f879 	bl	80002cc <__adddf3>
 80141da:	4604      	mov	r4, r0
 80141dc:	460d      	mov	r5, r1
 80141de:	e006      	b.n	80141ee <atan+0x3e>
 80141e0:	f1bb 0f00 	cmp.w	fp, #0
 80141e4:	f340 8131 	ble.w	801444a <atan+0x29a>
 80141e8:	a59b      	add	r5, pc, #620	; (adr r5, 8014458 <atan+0x2a8>)
 80141ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 80141ee:	ec45 4b10 	vmov	d0, r4, r5
 80141f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141f6:	4bb6      	ldr	r3, [pc, #728]	; (80144d0 <atan+0x320>)
 80141f8:	429e      	cmp	r6, r3
 80141fa:	dc14      	bgt.n	8014226 <atan+0x76>
 80141fc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8014200:	429e      	cmp	r6, r3
 8014202:	dc0d      	bgt.n	8014220 <atan+0x70>
 8014204:	a396      	add	r3, pc, #600	; (adr r3, 8014460 <atan+0x2b0>)
 8014206:	e9d3 2300 	ldrd	r2, r3, [r3]
 801420a:	ee10 0a10 	vmov	r0, s0
 801420e:	4629      	mov	r1, r5
 8014210:	f7ec f85c 	bl	80002cc <__adddf3>
 8014214:	2200      	movs	r2, #0
 8014216:	4baf      	ldr	r3, [pc, #700]	; (80144d4 <atan+0x324>)
 8014218:	f7ec fc9e 	bl	8000b58 <__aeabi_dcmpgt>
 801421c:	2800      	cmp	r0, #0
 801421e:	d1e6      	bne.n	80141ee <atan+0x3e>
 8014220:	f04f 3aff 	mov.w	sl, #4294967295
 8014224:	e02b      	b.n	801427e <atan+0xce>
 8014226:	f000 f963 	bl	80144f0 <fabs>
 801422a:	4bab      	ldr	r3, [pc, #684]	; (80144d8 <atan+0x328>)
 801422c:	429e      	cmp	r6, r3
 801422e:	ec55 4b10 	vmov	r4, r5, d0
 8014232:	f300 80bf 	bgt.w	80143b4 <atan+0x204>
 8014236:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801423a:	429e      	cmp	r6, r3
 801423c:	f300 80a0 	bgt.w	8014380 <atan+0x1d0>
 8014240:	ee10 2a10 	vmov	r2, s0
 8014244:	ee10 0a10 	vmov	r0, s0
 8014248:	462b      	mov	r3, r5
 801424a:	4629      	mov	r1, r5
 801424c:	f7ec f83e 	bl	80002cc <__adddf3>
 8014250:	2200      	movs	r2, #0
 8014252:	4ba0      	ldr	r3, [pc, #640]	; (80144d4 <atan+0x324>)
 8014254:	f7ec f838 	bl	80002c8 <__aeabi_dsub>
 8014258:	2200      	movs	r2, #0
 801425a:	4606      	mov	r6, r0
 801425c:	460f      	mov	r7, r1
 801425e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014262:	4620      	mov	r0, r4
 8014264:	4629      	mov	r1, r5
 8014266:	f7ec f831 	bl	80002cc <__adddf3>
 801426a:	4602      	mov	r2, r0
 801426c:	460b      	mov	r3, r1
 801426e:	4630      	mov	r0, r6
 8014270:	4639      	mov	r1, r7
 8014272:	f7ec fb0b 	bl	800088c <__aeabi_ddiv>
 8014276:	f04f 0a00 	mov.w	sl, #0
 801427a:	4604      	mov	r4, r0
 801427c:	460d      	mov	r5, r1
 801427e:	4622      	mov	r2, r4
 8014280:	462b      	mov	r3, r5
 8014282:	4620      	mov	r0, r4
 8014284:	4629      	mov	r1, r5
 8014286:	f7ec f9d7 	bl	8000638 <__aeabi_dmul>
 801428a:	4602      	mov	r2, r0
 801428c:	460b      	mov	r3, r1
 801428e:	4680      	mov	r8, r0
 8014290:	4689      	mov	r9, r1
 8014292:	f7ec f9d1 	bl	8000638 <__aeabi_dmul>
 8014296:	a374      	add	r3, pc, #464	; (adr r3, 8014468 <atan+0x2b8>)
 8014298:	e9d3 2300 	ldrd	r2, r3, [r3]
 801429c:	4606      	mov	r6, r0
 801429e:	460f      	mov	r7, r1
 80142a0:	f7ec f9ca 	bl	8000638 <__aeabi_dmul>
 80142a4:	a372      	add	r3, pc, #456	; (adr r3, 8014470 <atan+0x2c0>)
 80142a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142aa:	f7ec f80f 	bl	80002cc <__adddf3>
 80142ae:	4632      	mov	r2, r6
 80142b0:	463b      	mov	r3, r7
 80142b2:	f7ec f9c1 	bl	8000638 <__aeabi_dmul>
 80142b6:	a370      	add	r3, pc, #448	; (adr r3, 8014478 <atan+0x2c8>)
 80142b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142bc:	f7ec f806 	bl	80002cc <__adddf3>
 80142c0:	4632      	mov	r2, r6
 80142c2:	463b      	mov	r3, r7
 80142c4:	f7ec f9b8 	bl	8000638 <__aeabi_dmul>
 80142c8:	a36d      	add	r3, pc, #436	; (adr r3, 8014480 <atan+0x2d0>)
 80142ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142ce:	f7eb fffd 	bl	80002cc <__adddf3>
 80142d2:	4632      	mov	r2, r6
 80142d4:	463b      	mov	r3, r7
 80142d6:	f7ec f9af 	bl	8000638 <__aeabi_dmul>
 80142da:	a36b      	add	r3, pc, #428	; (adr r3, 8014488 <atan+0x2d8>)
 80142dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142e0:	f7eb fff4 	bl	80002cc <__adddf3>
 80142e4:	4632      	mov	r2, r6
 80142e6:	463b      	mov	r3, r7
 80142e8:	f7ec f9a6 	bl	8000638 <__aeabi_dmul>
 80142ec:	a368      	add	r3, pc, #416	; (adr r3, 8014490 <atan+0x2e0>)
 80142ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142f2:	f7eb ffeb 	bl	80002cc <__adddf3>
 80142f6:	4642      	mov	r2, r8
 80142f8:	464b      	mov	r3, r9
 80142fa:	f7ec f99d 	bl	8000638 <__aeabi_dmul>
 80142fe:	a366      	add	r3, pc, #408	; (adr r3, 8014498 <atan+0x2e8>)
 8014300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014304:	4680      	mov	r8, r0
 8014306:	4689      	mov	r9, r1
 8014308:	4630      	mov	r0, r6
 801430a:	4639      	mov	r1, r7
 801430c:	f7ec f994 	bl	8000638 <__aeabi_dmul>
 8014310:	a363      	add	r3, pc, #396	; (adr r3, 80144a0 <atan+0x2f0>)
 8014312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014316:	f7eb ffd7 	bl	80002c8 <__aeabi_dsub>
 801431a:	4632      	mov	r2, r6
 801431c:	463b      	mov	r3, r7
 801431e:	f7ec f98b 	bl	8000638 <__aeabi_dmul>
 8014322:	a361      	add	r3, pc, #388	; (adr r3, 80144a8 <atan+0x2f8>)
 8014324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014328:	f7eb ffce 	bl	80002c8 <__aeabi_dsub>
 801432c:	4632      	mov	r2, r6
 801432e:	463b      	mov	r3, r7
 8014330:	f7ec f982 	bl	8000638 <__aeabi_dmul>
 8014334:	a35e      	add	r3, pc, #376	; (adr r3, 80144b0 <atan+0x300>)
 8014336:	e9d3 2300 	ldrd	r2, r3, [r3]
 801433a:	f7eb ffc5 	bl	80002c8 <__aeabi_dsub>
 801433e:	4632      	mov	r2, r6
 8014340:	463b      	mov	r3, r7
 8014342:	f7ec f979 	bl	8000638 <__aeabi_dmul>
 8014346:	a35c      	add	r3, pc, #368	; (adr r3, 80144b8 <atan+0x308>)
 8014348:	e9d3 2300 	ldrd	r2, r3, [r3]
 801434c:	f7eb ffbc 	bl	80002c8 <__aeabi_dsub>
 8014350:	4632      	mov	r2, r6
 8014352:	463b      	mov	r3, r7
 8014354:	f7ec f970 	bl	8000638 <__aeabi_dmul>
 8014358:	4602      	mov	r2, r0
 801435a:	460b      	mov	r3, r1
 801435c:	4640      	mov	r0, r8
 801435e:	4649      	mov	r1, r9
 8014360:	f7eb ffb4 	bl	80002cc <__adddf3>
 8014364:	4622      	mov	r2, r4
 8014366:	462b      	mov	r3, r5
 8014368:	f7ec f966 	bl	8000638 <__aeabi_dmul>
 801436c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8014370:	4602      	mov	r2, r0
 8014372:	460b      	mov	r3, r1
 8014374:	d14b      	bne.n	801440e <atan+0x25e>
 8014376:	4620      	mov	r0, r4
 8014378:	4629      	mov	r1, r5
 801437a:	f7eb ffa5 	bl	80002c8 <__aeabi_dsub>
 801437e:	e72c      	b.n	80141da <atan+0x2a>
 8014380:	ee10 0a10 	vmov	r0, s0
 8014384:	2200      	movs	r2, #0
 8014386:	4b53      	ldr	r3, [pc, #332]	; (80144d4 <atan+0x324>)
 8014388:	4629      	mov	r1, r5
 801438a:	f7eb ff9d 	bl	80002c8 <__aeabi_dsub>
 801438e:	2200      	movs	r2, #0
 8014390:	4606      	mov	r6, r0
 8014392:	460f      	mov	r7, r1
 8014394:	4b4f      	ldr	r3, [pc, #316]	; (80144d4 <atan+0x324>)
 8014396:	4620      	mov	r0, r4
 8014398:	4629      	mov	r1, r5
 801439a:	f7eb ff97 	bl	80002cc <__adddf3>
 801439e:	4602      	mov	r2, r0
 80143a0:	460b      	mov	r3, r1
 80143a2:	4630      	mov	r0, r6
 80143a4:	4639      	mov	r1, r7
 80143a6:	f7ec fa71 	bl	800088c <__aeabi_ddiv>
 80143aa:	f04f 0a01 	mov.w	sl, #1
 80143ae:	4604      	mov	r4, r0
 80143b0:	460d      	mov	r5, r1
 80143b2:	e764      	b.n	801427e <atan+0xce>
 80143b4:	4b49      	ldr	r3, [pc, #292]	; (80144dc <atan+0x32c>)
 80143b6:	429e      	cmp	r6, r3
 80143b8:	dc1d      	bgt.n	80143f6 <atan+0x246>
 80143ba:	ee10 0a10 	vmov	r0, s0
 80143be:	2200      	movs	r2, #0
 80143c0:	4b47      	ldr	r3, [pc, #284]	; (80144e0 <atan+0x330>)
 80143c2:	4629      	mov	r1, r5
 80143c4:	f7eb ff80 	bl	80002c8 <__aeabi_dsub>
 80143c8:	2200      	movs	r2, #0
 80143ca:	4606      	mov	r6, r0
 80143cc:	460f      	mov	r7, r1
 80143ce:	4b44      	ldr	r3, [pc, #272]	; (80144e0 <atan+0x330>)
 80143d0:	4620      	mov	r0, r4
 80143d2:	4629      	mov	r1, r5
 80143d4:	f7ec f930 	bl	8000638 <__aeabi_dmul>
 80143d8:	2200      	movs	r2, #0
 80143da:	4b3e      	ldr	r3, [pc, #248]	; (80144d4 <atan+0x324>)
 80143dc:	f7eb ff76 	bl	80002cc <__adddf3>
 80143e0:	4602      	mov	r2, r0
 80143e2:	460b      	mov	r3, r1
 80143e4:	4630      	mov	r0, r6
 80143e6:	4639      	mov	r1, r7
 80143e8:	f7ec fa50 	bl	800088c <__aeabi_ddiv>
 80143ec:	f04f 0a02 	mov.w	sl, #2
 80143f0:	4604      	mov	r4, r0
 80143f2:	460d      	mov	r5, r1
 80143f4:	e743      	b.n	801427e <atan+0xce>
 80143f6:	462b      	mov	r3, r5
 80143f8:	ee10 2a10 	vmov	r2, s0
 80143fc:	2000      	movs	r0, #0
 80143fe:	4939      	ldr	r1, [pc, #228]	; (80144e4 <atan+0x334>)
 8014400:	f7ec fa44 	bl	800088c <__aeabi_ddiv>
 8014404:	f04f 0a03 	mov.w	sl, #3
 8014408:	4604      	mov	r4, r0
 801440a:	460d      	mov	r5, r1
 801440c:	e737      	b.n	801427e <atan+0xce>
 801440e:	4b36      	ldr	r3, [pc, #216]	; (80144e8 <atan+0x338>)
 8014410:	4e36      	ldr	r6, [pc, #216]	; (80144ec <atan+0x33c>)
 8014412:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8014416:	4456      	add	r6, sl
 8014418:	449a      	add	sl, r3
 801441a:	e9da 2300 	ldrd	r2, r3, [sl]
 801441e:	f7eb ff53 	bl	80002c8 <__aeabi_dsub>
 8014422:	4622      	mov	r2, r4
 8014424:	462b      	mov	r3, r5
 8014426:	f7eb ff4f 	bl	80002c8 <__aeabi_dsub>
 801442a:	4602      	mov	r2, r0
 801442c:	460b      	mov	r3, r1
 801442e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8014432:	f7eb ff49 	bl	80002c8 <__aeabi_dsub>
 8014436:	f1bb 0f00 	cmp.w	fp, #0
 801443a:	4604      	mov	r4, r0
 801443c:	460d      	mov	r5, r1
 801443e:	f6bf aed6 	bge.w	80141ee <atan+0x3e>
 8014442:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014446:	461d      	mov	r5, r3
 8014448:	e6d1      	b.n	80141ee <atan+0x3e>
 801444a:	a51d      	add	r5, pc, #116	; (adr r5, 80144c0 <atan+0x310>)
 801444c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014450:	e6cd      	b.n	80141ee <atan+0x3e>
 8014452:	bf00      	nop
 8014454:	f3af 8000 	nop.w
 8014458:	54442d18 	.word	0x54442d18
 801445c:	3ff921fb 	.word	0x3ff921fb
 8014460:	8800759c 	.word	0x8800759c
 8014464:	7e37e43c 	.word	0x7e37e43c
 8014468:	e322da11 	.word	0xe322da11
 801446c:	3f90ad3a 	.word	0x3f90ad3a
 8014470:	24760deb 	.word	0x24760deb
 8014474:	3fa97b4b 	.word	0x3fa97b4b
 8014478:	a0d03d51 	.word	0xa0d03d51
 801447c:	3fb10d66 	.word	0x3fb10d66
 8014480:	c54c206e 	.word	0xc54c206e
 8014484:	3fb745cd 	.word	0x3fb745cd
 8014488:	920083ff 	.word	0x920083ff
 801448c:	3fc24924 	.word	0x3fc24924
 8014490:	5555550d 	.word	0x5555550d
 8014494:	3fd55555 	.word	0x3fd55555
 8014498:	2c6a6c2f 	.word	0x2c6a6c2f
 801449c:	bfa2b444 	.word	0xbfa2b444
 80144a0:	52defd9a 	.word	0x52defd9a
 80144a4:	3fadde2d 	.word	0x3fadde2d
 80144a8:	af749a6d 	.word	0xaf749a6d
 80144ac:	3fb3b0f2 	.word	0x3fb3b0f2
 80144b0:	fe231671 	.word	0xfe231671
 80144b4:	3fbc71c6 	.word	0x3fbc71c6
 80144b8:	9998ebc4 	.word	0x9998ebc4
 80144bc:	3fc99999 	.word	0x3fc99999
 80144c0:	54442d18 	.word	0x54442d18
 80144c4:	bff921fb 	.word	0xbff921fb
 80144c8:	440fffff 	.word	0x440fffff
 80144cc:	7ff00000 	.word	0x7ff00000
 80144d0:	3fdbffff 	.word	0x3fdbffff
 80144d4:	3ff00000 	.word	0x3ff00000
 80144d8:	3ff2ffff 	.word	0x3ff2ffff
 80144dc:	40037fff 	.word	0x40037fff
 80144e0:	3ff80000 	.word	0x3ff80000
 80144e4:	bff00000 	.word	0xbff00000
 80144e8:	080152e0 	.word	0x080152e0
 80144ec:	080152c0 	.word	0x080152c0

080144f0 <fabs>:
 80144f0:	ec51 0b10 	vmov	r0, r1, d0
 80144f4:	ee10 2a10 	vmov	r2, s0
 80144f8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80144fc:	ec43 2b10 	vmov	d0, r2, r3
 8014500:	4770      	bx	lr
 8014502:	0000      	movs	r0, r0
 8014504:	0000      	movs	r0, r0
	...

08014508 <floor>:
 8014508:	ec51 0b10 	vmov	r0, r1, d0
 801450c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014510:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8014514:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8014518:	2e13      	cmp	r6, #19
 801451a:	460c      	mov	r4, r1
 801451c:	ee10 5a10 	vmov	r5, s0
 8014520:	4680      	mov	r8, r0
 8014522:	dc34      	bgt.n	801458e <floor+0x86>
 8014524:	2e00      	cmp	r6, #0
 8014526:	da16      	bge.n	8014556 <floor+0x4e>
 8014528:	a335      	add	r3, pc, #212	; (adr r3, 8014600 <floor+0xf8>)
 801452a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801452e:	f7eb fecd 	bl	80002cc <__adddf3>
 8014532:	2200      	movs	r2, #0
 8014534:	2300      	movs	r3, #0
 8014536:	f7ec fb0f 	bl	8000b58 <__aeabi_dcmpgt>
 801453a:	b148      	cbz	r0, 8014550 <floor+0x48>
 801453c:	2c00      	cmp	r4, #0
 801453e:	da59      	bge.n	80145f4 <floor+0xec>
 8014540:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8014544:	4a30      	ldr	r2, [pc, #192]	; (8014608 <floor+0x100>)
 8014546:	432b      	orrs	r3, r5
 8014548:	2500      	movs	r5, #0
 801454a:	42ab      	cmp	r3, r5
 801454c:	bf18      	it	ne
 801454e:	4614      	movne	r4, r2
 8014550:	4621      	mov	r1, r4
 8014552:	4628      	mov	r0, r5
 8014554:	e025      	b.n	80145a2 <floor+0x9a>
 8014556:	4f2d      	ldr	r7, [pc, #180]	; (801460c <floor+0x104>)
 8014558:	4137      	asrs	r7, r6
 801455a:	ea01 0307 	and.w	r3, r1, r7
 801455e:	4303      	orrs	r3, r0
 8014560:	d01f      	beq.n	80145a2 <floor+0x9a>
 8014562:	a327      	add	r3, pc, #156	; (adr r3, 8014600 <floor+0xf8>)
 8014564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014568:	f7eb feb0 	bl	80002cc <__adddf3>
 801456c:	2200      	movs	r2, #0
 801456e:	2300      	movs	r3, #0
 8014570:	f7ec faf2 	bl	8000b58 <__aeabi_dcmpgt>
 8014574:	2800      	cmp	r0, #0
 8014576:	d0eb      	beq.n	8014550 <floor+0x48>
 8014578:	2c00      	cmp	r4, #0
 801457a:	bfbe      	ittt	lt
 801457c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8014580:	fa43 f606 	asrlt.w	r6, r3, r6
 8014584:	19a4      	addlt	r4, r4, r6
 8014586:	ea24 0407 	bic.w	r4, r4, r7
 801458a:	2500      	movs	r5, #0
 801458c:	e7e0      	b.n	8014550 <floor+0x48>
 801458e:	2e33      	cmp	r6, #51	; 0x33
 8014590:	dd0b      	ble.n	80145aa <floor+0xa2>
 8014592:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8014596:	d104      	bne.n	80145a2 <floor+0x9a>
 8014598:	ee10 2a10 	vmov	r2, s0
 801459c:	460b      	mov	r3, r1
 801459e:	f7eb fe95 	bl	80002cc <__adddf3>
 80145a2:	ec41 0b10 	vmov	d0, r0, r1
 80145a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80145aa:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80145ae:	f04f 33ff 	mov.w	r3, #4294967295
 80145b2:	fa23 f707 	lsr.w	r7, r3, r7
 80145b6:	4207      	tst	r7, r0
 80145b8:	d0f3      	beq.n	80145a2 <floor+0x9a>
 80145ba:	a311      	add	r3, pc, #68	; (adr r3, 8014600 <floor+0xf8>)
 80145bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145c0:	f7eb fe84 	bl	80002cc <__adddf3>
 80145c4:	2200      	movs	r2, #0
 80145c6:	2300      	movs	r3, #0
 80145c8:	f7ec fac6 	bl	8000b58 <__aeabi_dcmpgt>
 80145cc:	2800      	cmp	r0, #0
 80145ce:	d0bf      	beq.n	8014550 <floor+0x48>
 80145d0:	2c00      	cmp	r4, #0
 80145d2:	da02      	bge.n	80145da <floor+0xd2>
 80145d4:	2e14      	cmp	r6, #20
 80145d6:	d103      	bne.n	80145e0 <floor+0xd8>
 80145d8:	3401      	adds	r4, #1
 80145da:	ea25 0507 	bic.w	r5, r5, r7
 80145de:	e7b7      	b.n	8014550 <floor+0x48>
 80145e0:	2301      	movs	r3, #1
 80145e2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80145e6:	fa03 f606 	lsl.w	r6, r3, r6
 80145ea:	4435      	add	r5, r6
 80145ec:	4545      	cmp	r5, r8
 80145ee:	bf38      	it	cc
 80145f0:	18e4      	addcc	r4, r4, r3
 80145f2:	e7f2      	b.n	80145da <floor+0xd2>
 80145f4:	2500      	movs	r5, #0
 80145f6:	462c      	mov	r4, r5
 80145f8:	e7aa      	b.n	8014550 <floor+0x48>
 80145fa:	bf00      	nop
 80145fc:	f3af 8000 	nop.w
 8014600:	8800759c 	.word	0x8800759c
 8014604:	7e37e43c 	.word	0x7e37e43c
 8014608:	bff00000 	.word	0xbff00000
 801460c:	000fffff 	.word	0x000fffff

08014610 <matherr>:
 8014610:	2000      	movs	r0, #0
 8014612:	4770      	bx	lr
 8014614:	0000      	movs	r0, r0
	...

08014618 <nan>:
 8014618:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014620 <nan+0x8>
 801461c:	4770      	bx	lr
 801461e:	bf00      	nop
 8014620:	00000000 	.word	0x00000000
 8014624:	7ff80000 	.word	0x7ff80000

08014628 <scalbn>:
 8014628:	b570      	push	{r4, r5, r6, lr}
 801462a:	ec55 4b10 	vmov	r4, r5, d0
 801462e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8014632:	4606      	mov	r6, r0
 8014634:	462b      	mov	r3, r5
 8014636:	b9aa      	cbnz	r2, 8014664 <scalbn+0x3c>
 8014638:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801463c:	4323      	orrs	r3, r4
 801463e:	d03b      	beq.n	80146b8 <scalbn+0x90>
 8014640:	4b31      	ldr	r3, [pc, #196]	; (8014708 <scalbn+0xe0>)
 8014642:	4629      	mov	r1, r5
 8014644:	2200      	movs	r2, #0
 8014646:	ee10 0a10 	vmov	r0, s0
 801464a:	f7eb fff5 	bl	8000638 <__aeabi_dmul>
 801464e:	4b2f      	ldr	r3, [pc, #188]	; (801470c <scalbn+0xe4>)
 8014650:	429e      	cmp	r6, r3
 8014652:	4604      	mov	r4, r0
 8014654:	460d      	mov	r5, r1
 8014656:	da12      	bge.n	801467e <scalbn+0x56>
 8014658:	a327      	add	r3, pc, #156	; (adr r3, 80146f8 <scalbn+0xd0>)
 801465a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801465e:	f7eb ffeb 	bl	8000638 <__aeabi_dmul>
 8014662:	e009      	b.n	8014678 <scalbn+0x50>
 8014664:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8014668:	428a      	cmp	r2, r1
 801466a:	d10c      	bne.n	8014686 <scalbn+0x5e>
 801466c:	ee10 2a10 	vmov	r2, s0
 8014670:	4620      	mov	r0, r4
 8014672:	4629      	mov	r1, r5
 8014674:	f7eb fe2a 	bl	80002cc <__adddf3>
 8014678:	4604      	mov	r4, r0
 801467a:	460d      	mov	r5, r1
 801467c:	e01c      	b.n	80146b8 <scalbn+0x90>
 801467e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014682:	460b      	mov	r3, r1
 8014684:	3a36      	subs	r2, #54	; 0x36
 8014686:	4432      	add	r2, r6
 8014688:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801468c:	428a      	cmp	r2, r1
 801468e:	dd0b      	ble.n	80146a8 <scalbn+0x80>
 8014690:	ec45 4b11 	vmov	d1, r4, r5
 8014694:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8014700 <scalbn+0xd8>
 8014698:	f7fc faee 	bl	8010c78 <copysign>
 801469c:	a318      	add	r3, pc, #96	; (adr r3, 8014700 <scalbn+0xd8>)
 801469e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146a2:	ec51 0b10 	vmov	r0, r1, d0
 80146a6:	e7da      	b.n	801465e <scalbn+0x36>
 80146a8:	2a00      	cmp	r2, #0
 80146aa:	dd08      	ble.n	80146be <scalbn+0x96>
 80146ac:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80146b0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80146b4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80146b8:	ec45 4b10 	vmov	d0, r4, r5
 80146bc:	bd70      	pop	{r4, r5, r6, pc}
 80146be:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80146c2:	da0d      	bge.n	80146e0 <scalbn+0xb8>
 80146c4:	f24c 3350 	movw	r3, #50000	; 0xc350
 80146c8:	429e      	cmp	r6, r3
 80146ca:	ec45 4b11 	vmov	d1, r4, r5
 80146ce:	dce1      	bgt.n	8014694 <scalbn+0x6c>
 80146d0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80146f8 <scalbn+0xd0>
 80146d4:	f7fc fad0 	bl	8010c78 <copysign>
 80146d8:	a307      	add	r3, pc, #28	; (adr r3, 80146f8 <scalbn+0xd0>)
 80146da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146de:	e7e0      	b.n	80146a2 <scalbn+0x7a>
 80146e0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80146e4:	3236      	adds	r2, #54	; 0x36
 80146e6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80146ea:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80146ee:	4620      	mov	r0, r4
 80146f0:	4629      	mov	r1, r5
 80146f2:	2200      	movs	r2, #0
 80146f4:	4b06      	ldr	r3, [pc, #24]	; (8014710 <scalbn+0xe8>)
 80146f6:	e7b2      	b.n	801465e <scalbn+0x36>
 80146f8:	c2f8f359 	.word	0xc2f8f359
 80146fc:	01a56e1f 	.word	0x01a56e1f
 8014700:	8800759c 	.word	0x8800759c
 8014704:	7e37e43c 	.word	0x7e37e43c
 8014708:	43500000 	.word	0x43500000
 801470c:	ffff3cb0 	.word	0xffff3cb0
 8014710:	3c900000 	.word	0x3c900000

08014714 <_init>:
 8014714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014716:	bf00      	nop
 8014718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801471a:	bc08      	pop	{r3}
 801471c:	469e      	mov	lr, r3
 801471e:	4770      	bx	lr

08014720 <_fini>:
 8014720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014722:	bf00      	nop
 8014724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014726:	bc08      	pop	{r3}
 8014728:	469e      	mov	lr, r3
 801472a:	4770      	bx	lr
