{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699017101480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699017101480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  3 16:11:41 2023 " "Processing started: Fri Nov  3 16:11:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699017101480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699017101480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dec4to16 -c dec4to16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off dec4to16 -c dec4to16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699017101480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699017101741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699017101741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-structure " "Found design unit 1: dec4to16-structure" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699017108086 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699017108086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699017108086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2to4.vhd 3 1 " "Found 3 design units, including 1 entities, in source file dec2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2to4-behavior " "Found design unit 1: dec2to4-behavior" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec2to4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699017108087 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dec2to4_package " "Found design unit 2: dec2to4_package" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec2to4.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699017108087 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2to4 " "Found entity 1: dec2to4" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec2to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699017108087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699017108087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dec4to16 " "Elaborating entity \"dec4to16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699017108106 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "y dec4to16.vhd(9) " "VHDL Signal Declaration warning at dec4to16.vhd(9): used implicit default value for signal \"y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699017108107 "|dec4to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m dec4to16.vhd(18) " "Verilog HDL or VHDL warning at dec4to16.vhd(18): object \"m\" assigned a value but never read" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699017108107 "|dec4to16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2to4 dec2to4:\\g1:1:dec_ri " "Elaborating entity \"dec2to4\" for hierarchy \"dec2to4:\\g1:1:dec_ri\"" {  } { { "dec4to16.vhd" "\\g1:1:dec_ri" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699017108120 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y\[15\] GND " "Pin \"y\[15\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[14\] GND " "Pin \"y\[14\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[13\] GND " "Pin \"y\[13\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[12\] GND " "Pin \"y\[12\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[11\] GND " "Pin \"y\[11\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[10\] GND " "Pin \"y\[10\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[9\] GND " "Pin \"y\[9\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[8\] GND " "Pin \"y\[8\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[7\] GND " "Pin \"y\[7\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[6\] GND " "Pin \"y\[6\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[5\] GND " "Pin \"y\[5\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[4\] GND " "Pin \"y\[4\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[3\] GND " "Pin \"y\[3\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[2\] GND " "Pin \"y\[2\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[1\] GND " "Pin \"y\[1\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\] GND " "Pin \"y\[0\]\" is stuck at GND" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699017108265 "|dec4to16|y[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699017108265 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w\[0\] " "No output dependent on input pin \"w\[0\]\"" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699017108278 "|dec4to16|w[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w\[1\] " "No output dependent on input pin \"w\[1\]\"" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699017108278 "|dec4to16|w[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w\[2\] " "No output dependent on input pin \"w\[2\]\"" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699017108278 "|dec4to16|w[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w\[3\] " "No output dependent on input pin \"w\[3\]\"" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699017108278 "|dec4to16|w[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "En " "No output dependent on input pin \"En\"" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/dec4to16/dec4to16.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699017108278 "|dec4to16|En"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699017108278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699017108278 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699017108278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699017108278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699017108338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  3 16:11:48 2023 " "Processing ended: Fri Nov  3 16:11:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699017108338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699017108338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699017108338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699017108338 ""}
