(Layer 0: FC, cim), #N Tiles: 28, Energy: 7e-08J
(Layer 1: FC, cim), #N Tiles: 32, Energy: 8e-08J
(Layer 2: FC, cim), #N Tiles: 8, Energy: 2e-08J
(Layer 3: FC, cim), #N Tiles: 1, Energy: 2.5e-09J
Total latency = 0.01683690399999982s, FPGA energy = 0.0006061285439999934J
