

================================================================
== Vivado HLS Report for 'img_filter'
================================================================
* Date:           Sat Nov 28 11:24:35 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        VentanaDeslizanteHLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.105|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8603522|  8603522|  8603522|  8603522|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |   308160|   308160|       642|          -|          -|   480|    no    |
        | + Loop 1.1          |      640|      640|         1|          -|          -|   640|    no    |
        |- Loop 2             |  8295360|  8295360|     17282|          -|          -|   480|    no    |
        | + Loop 2.1          |    17280|    17280|        27|          -|          -|   640|    no    |
        |  ++ Loop 2.1.1      |       24|       24|         8|          -|          -|     3|    no    |
        |   +++ Loop 2.1.1.1  |        6|        6|         2|          -|          -|     3|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      -|       0|    482|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |      150|      -|       6|      2|    -|
|Multiplexer      |        -|      -|       -|    332|    -|
|Register         |        -|      -|     293|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      150|      3|     299|    816|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       34|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |img_filter_am_addbkb_U1  |img_filter_am_addbkb  | i0 * (i1 + i2) |
    |img_filter_mac_mucud_U2  |img_filter_mac_mucud  |  i0 + i1 * i2  |
    |img_filter_mac_mudEe_U3  |img_filter_mac_mudEe  |  i0 + i1 * i2  |
    +-------------------------+----------------------+----------------+

    * Memory: 
    +-----------+--------------------+---------+---+----+--------+-----+------+-------------+
    |   Memory  |       Module       | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +-----------+--------------------+---------+---+----+--------+-----+------+-------------+
    |img_V_U    |img_filter_img_V    |      150|  0|   0|  307200|    8|     1|      2457600|
    |kernelX_U  |img_filter_kernelX  |        0|  3|   1|       9|    3|     1|           27|
    |kernelY_U  |img_filter_kernelY  |        0|  3|   1|       9|    3|     1|           27|
    +-----------+--------------------+---------+---+----+--------+-----+------+-------------+
    |Total      |                    |      150|  6|   2|  307218|   14|     3|      2457654|
    +-----------+--------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |col_2_fu_395_p2                |     +    |      0|  0|  17|          10|           1|
    |col_3_fu_503_p2                |     +    |      0|  0|  17|          10|           1|
    |edge_w_V_fu_590_p2             |     +    |      0|  0|  15|           8|           8|
    |i_1_fu_713_p2                  |     +    |      0|  0|  11|           3|           1|
    |j_1_fu_707_p2                  |     +    |      0|  0|  11|           1|           3|
    |ret_V_fu_433_p2                |     +    |      0|  0|  16|           9|           9|
    |row_2_fu_353_p2                |     +    |      0|  0|  16|           9|           1|
    |row_3_fu_481_p2                |     +    |      0|  0|  16|           9|           1|
    |tmp_10_fu_562_p2               |     +    |      0|  0|   9|           1|           2|
    |tmp_12_fu_667_p2               |     +    |      0|  0|  18|          11|          11|
    |tmp_13_fu_465_p2               |     +    |      0|  0|  26|          19|          19|
    |tmp_14_fu_686_p2               |     +    |      0|  0|   9|           1|           2|
    |tmp_20_fu_556_p2               |     +    |      0|  0|  27|          20|          20|
    |tmp_24_fu_676_p2               |     +    |      0|  0|  27|          20|          20|
    |tmp_25_fu_696_p2               |     +    |      0|  0|  15|           5|           5|
    |tmp_9_fu_527_p2                |     +    |      0|  0|  17|          10|          10|
    |tmp_s_fu_383_p2                |     +    |      0|  0|  26|          19|          19|
    |tmp_22_fu_584_p2               |     -    |      0|  0|  15|           5|           5|
    |ap_block_state3                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io             |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tmp_last_V_fu_647_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_475_p2            |   icmp   |      0|  0|  13|           9|           7|
    |exitcond2_fu_497_p2            |   icmp   |      0|  0|  13|          10|          10|
    |exitcond3_fu_513_p2            |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_fu_653_p2             |   icmp   |      0|  0|   9|           3|           2|
    |in_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_2_fu_389_p2                |   icmp   |      0|  0|  13|          10|          10|
    |tmp_3_fu_596_p2                |   icmp   |      0|  0|  11|           8|           7|
    |tmp_4_fu_487_p2                |   icmp   |      0|  0|  13|           9|           7|
    |tmp_5_fu_602_p2                |   icmp   |      0|  0|  11|           8|           7|
    |tmp_8_fu_641_p2                |   icmp   |      0|  0|  13|          10|          10|
    |tmp_fu_347_p2                  |   icmp   |      0|  0|  13|           9|           7|
    |ap_block_state4                |    or    |      0|  0|   2|           1|           1|
    |tmp_7_fu_616_p2                |    or    |      0|  0|   2|           1|           1|
    |p_s_fu_608_p3                  |  select  |      0|  0|   2|           1|           2|
    |v2_V_fu_622_p3                 |  select  |      0|  0|   8|           1|           8|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 482|         268|         231|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |col_1_reg_264            |   9|          2|   10|         20|
    |col_reg_242              |   9|          2|   10|         20|
    |i_reg_300                |   9|          2|    3|          6|
    |img_V_address0           |  15|          3|   19|         57|
    |in_V_data_V_0_data_out   |   9|          2|   24|         48|
    |in_V_data_V_0_state      |  15|          3|    2|          6|
    |in_V_dest_V_0_state      |  15|          3|    2|          6|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |j_reg_336                |   9|          2|    3|          6|
    |out_V_data_V_1_data_out  |   9|          2|   24|         48|
    |out_V_data_V_1_state     |  15|          3|    2|          6|
    |out_V_dest_V_1_state     |  15|          3|    2|          6|
    |out_V_id_V_1_state       |  15|          3|    2|          6|
    |out_V_keep_V_1_state     |  15|          3|    2|          6|
    |out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |out_V_last_V_1_state     |  15|          3|    2|          6|
    |out_V_strb_V_1_state     |  15|          3|    2|          6|
    |out_V_user_V_1_state     |  15|          3|    2|          6|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |p_0218_1_reg_324         |   9|          2|    8|         16|
    |p_0230_1_reg_312         |   9|          2|    8|         16|
    |p_1_reg_276              |   9|          2|    8|         16|
    |p_2_reg_288              |   9|          2|    8|         16|
    |row_1_reg_253            |   9|          2|    9|         18|
    |row_reg_231              |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 332|         70|  165|        375|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   9|   0|    9|          0|
    |col_1_reg_264             |  10|   0|   10|          0|
    |col_3_reg_794             |  10|   0|   10|          0|
    |col_reg_242               |  10|   0|   10|          0|
    |i_reg_300                 |   3|   0|    3|          0|
    |in_V_data_V_0_payload_A   |  24|   0|   24|          0|
    |in_V_data_V_0_payload_B   |  24|   0|   24|          0|
    |in_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |in_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |in_V_data_V_0_state       |   2|   0|    2|          0|
    |in_V_dest_V_0_state       |   2|   0|    2|          0|
    |j_1_reg_845               |   3|   0|    3|          0|
    |j_reg_336                 |   3|   0|    3|          0|
    |out_V_data_V_1_payload_A  |  24|   0|   24|          0|
    |out_V_data_V_1_payload_B  |  24|   0|   24|          0|
    |out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |out_V_data_V_1_state      |   2|   0|    2|          0|
    |out_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_dest_V_1_state      |   2|   0|    2|          0|
    |out_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |out_V_id_V_1_state        |   2|   0|    2|          0|
    |out_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_keep_V_1_state      |   2|   0|    2|          0|
    |out_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |out_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |out_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |out_V_last_V_1_state      |   2|   0|    2|          0|
    |out_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_strb_V_1_state      |   2|   0|    2|          0|
    |out_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_user_V_1_state      |   2|   0|    2|          0|
    |p_0218_1_reg_324          |   8|   0|    8|          0|
    |p_0230_1_reg_312          |   8|   0|    8|          0|
    |p_1_reg_276               |   8|   0|    8|          0|
    |p_2_reg_288               |   8|   0|    8|          0|
    |row_1_reg_253             |   9|   0|    9|          0|
    |row_2_reg_755             |   9|   0|    9|          0|
    |row_3_reg_776             |   9|   0|    9|          0|
    |row_reg_231               |   9|   0|    9|          0|
    |tmp_20_reg_807            |  13|   0|   20|          7|
    |tmp_22_reg_812            |   5|   0|    5|          0|
    |tmp_4_reg_781             |   1|   0|    1|          0|
    |tmp_5_cast_reg_786        |   9|   0|   10|          1|
    |tmp_7_cast_reg_799        |  10|   0|   11|          1|
    |tmp_s_reg_760             |  12|   0|   19|          7|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 293|   0|  309|         16|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_rst_n      |  in |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_done       | out |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  img_filter  | return value |
|in_r_TDATA    |  in |   24|    axis    |  in_V_data_V |    pointer   |
|in_r_TVALID   |  in |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TREADY   | out |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TDEST    |  in |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TKEEP    |  in |    3|    axis    |  in_V_keep_V |    pointer   |
|in_r_TSTRB    |  in |    3|    axis    |  in_V_strb_V |    pointer   |
|in_r_TUSER    |  in |    1|    axis    |  in_V_user_V |    pointer   |
|in_r_TLAST    |  in |    1|    axis    |  in_V_last_V |    pointer   |
|in_r_TID      |  in |    1|    axis    |   in_V_id_V  |    pointer   |
|out_r_TDATA   | out |   24|    axis    | out_V_data_V |    pointer   |
|out_r_TREADY  |  in |    1|    axis    | out_V_data_V |    pointer   |
|out_r_TVALID  | out |    1|    axis    | out_V_dest_V |    pointer   |
|out_r_TDEST   | out |    1|    axis    | out_V_dest_V |    pointer   |
|out_r_TKEEP   | out |    3|    axis    | out_V_keep_V |    pointer   |
|out_r_TSTRB   | out |    3|    axis    | out_V_strb_V |    pointer   |
|out_r_TUSER   | out |    1|    axis    | out_V_user_V |    pointer   |
|out_r_TLAST   | out |    1|    axis    | out_V_last_V |    pointer   |
|out_r_TID     | out |    1|    axis    |  out_V_id_V  |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

