Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 28 16:45:04 2022
| Host         : DESKTOP-CBEJ2VF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Rx_timing_summary_routed.rpt -pb top_Rx_timing_summary_routed.pb -rpx top_Rx_timing_summary_routed.rpx -warn_on_violation
| Design       : top_Rx
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.470        0.000                      0                   89        0.216        0.000                      0                   89        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.470        0.000                      0                   89        0.216        0.000                      0                   89        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 UART_Rx/clk_en/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/clk_en/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.890ns (22.548%)  route 3.057ns (77.452%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.187    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  UART_Rx/clk_en/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.823     6.527    UART_Rx/clk_en/s_cnt_local_reg[19]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     6.651 r  UART_Rx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.433     7.084    UART_Rx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  UART_Rx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.964     8.173    UART_Rx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     8.297 r  UART_Rx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.837     9.134    UART_Rx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.891    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[24]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524    14.604    UART_Rx/clk_en/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 UART_Rx/clk_en/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/clk_en/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.890ns (22.548%)  route 3.057ns (77.452%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.187    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  UART_Rx/clk_en/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.823     6.527    UART_Rx/clk_en/s_cnt_local_reg[19]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     6.651 r  UART_Rx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.433     7.084    UART_Rx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  UART_Rx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.964     8.173    UART_Rx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     8.297 r  UART_Rx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.837     9.134    UART_Rx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.891    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[25]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524    14.604    UART_Rx/clk_en/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 UART_Rx/clk_en/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/clk_en/s_cnt_local_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.890ns (22.548%)  route 3.057ns (77.452%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.187    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  UART_Rx/clk_en/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.823     6.527    UART_Rx/clk_en/s_cnt_local_reg[19]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     6.651 r  UART_Rx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.433     7.084    UART_Rx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  UART_Rx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.964     8.173    UART_Rx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     8.297 r  UART_Rx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.837     9.134    UART_Rx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.891    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[26]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524    14.604    UART_Rx/clk_en/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 UART_Rx/clk_en/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/clk_en/s_cnt_local_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.890ns (22.548%)  route 3.057ns (77.452%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.187    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  UART_Rx/clk_en/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.823     6.527    UART_Rx/clk_en/s_cnt_local_reg[19]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     6.651 r  UART_Rx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.433     7.084    UART_Rx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  UART_Rx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.964     8.173    UART_Rx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     8.297 r  UART_Rx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.837     9.134    UART_Rx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.891    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[27]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524    14.604    UART_Rx/clk_en/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 UART_Rx/clk_en/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/clk_en/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.890ns (22.592%)  route 3.049ns (77.408%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.187    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  UART_Rx/clk_en/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.823     6.527    UART_Rx/clk_en/s_cnt_local_reg[19]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     6.651 r  UART_Rx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.433     7.084    UART_Rx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  UART_Rx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.964     8.173    UART_Rx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     8.297 r  UART_Rx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.830     9.126    UART_Rx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.514    14.886    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[0]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    14.599    UART_Rx/clk_en/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 UART_Rx/clk_en/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/clk_en/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.890ns (22.592%)  route 3.049ns (77.408%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.187    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  UART_Rx/clk_en/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.823     6.527    UART_Rx/clk_en/s_cnt_local_reg[19]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     6.651 r  UART_Rx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.433     7.084    UART_Rx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  UART_Rx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.964     8.173    UART_Rx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     8.297 r  UART_Rx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.830     9.126    UART_Rx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.514    14.886    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[1]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    14.599    UART_Rx/clk_en/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 UART_Rx/clk_en/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/clk_en/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.890ns (22.592%)  route 3.049ns (77.408%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.187    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  UART_Rx/clk_en/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.823     6.527    UART_Rx/clk_en/s_cnt_local_reg[19]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     6.651 r  UART_Rx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.433     7.084    UART_Rx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  UART_Rx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.964     8.173    UART_Rx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     8.297 r  UART_Rx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.830     9.126    UART_Rx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.514    14.886    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[2]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    14.599    UART_Rx/clk_en/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 UART_Rx/clk_en/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/clk_en/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.890ns (22.592%)  route 3.049ns (77.408%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.187    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  UART_Rx/clk_en/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.823     6.527    UART_Rx/clk_en/s_cnt_local_reg[19]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     6.651 r  UART_Rx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.433     7.084    UART_Rx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  UART_Rx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.964     8.173    UART_Rx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     8.297 r  UART_Rx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.830     9.126    UART_Rx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.514    14.886    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[3]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    14.599    UART_Rx/clk_en/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 UART_Rx/clk_en/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/clk_en/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.890ns (23.430%)  route 2.909ns (76.570%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.187    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  UART_Rx/clk_en/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.823     6.527    UART_Rx/clk_en/s_cnt_local_reg[19]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     6.651 r  UART_Rx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.433     7.084    UART_Rx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  UART_Rx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.964     8.173    UART_Rx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     8.297 r  UART_Rx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.689     8.985    UART_Rx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.515    14.887    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[4]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    14.600    UART_Rx/clk_en/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 UART_Rx/clk_en/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/clk_en/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.890ns (23.430%)  route 2.909ns (76.570%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.187    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  UART_Rx/clk_en/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.823     6.527    UART_Rx/clk_en/s_cnt_local_reg[19]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     6.651 r  UART_Rx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.433     7.084    UART_Rx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  UART_Rx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.964     8.173    UART_Rx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     8.297 r  UART_Rx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.689     8.985    UART_Rx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.515    14.887    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[5]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    14.600    UART_Rx/clk_en/s_cnt_local_reg[5]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UART_Rx/s_Rx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/s_Rx_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.475%)  route 0.183ns (56.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.504    UART_Rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  UART_Rx/s_Rx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  UART_Rx/s_Rx_data_reg/Q
                         net (fo=11, routed)          0.183     1.829    UART_Rx/s_Rx_data
    SLICE_X0Y35          FDRE                                         r  UART_Rx/s_Rx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.863     2.021    UART_Rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  UART_Rx/s_Rx_byte_reg[7]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.070     1.612    UART_Rx/s_Rx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 UART_Rx/FSM_sequential_s_Rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/s_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.864%)  route 0.159ns (46.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.506    UART_Rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  UART_Rx/FSM_sequential_s_Rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UART_Rx/FSM_sequential_s_Rx_reg[1]/Q
                         net (fo=11, routed)          0.159     1.807    UART_Rx/s_Rx[1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.045     1.852 r  UART_Rx/s_bit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.852    UART_Rx/s_bit[2]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  UART_Rx/s_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.019    UART_Rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  UART_Rx/s_bit_reg[2]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.092     1.611    UART_Rx/s_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 UART_Rx/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/s_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.056%)  route 0.171ns (47.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.506    UART_Rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  UART_Rx/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UART_Rx/s_cnt_reg[0]/Q
                         net (fo=8, routed)           0.171     1.819    UART_Rx/s_cnt_reg_n_0_[0]
    SLICE_X3Y34          LUT6 (Prop_lut6_I4_O)        0.045     1.864 r  UART_Rx/s_bit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    UART_Rx/s_bit[0]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  UART_Rx/s_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.862     2.020    UART_Rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  UART_Rx/s_bit_reg[0]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.092     1.612    UART_Rx/s_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 UART_Rx/s_Rx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/s_Rx_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.326%)  route 0.218ns (60.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.504    UART_Rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  UART_Rx/s_Rx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  UART_Rx/s_Rx_data_reg/Q
                         net (fo=11, routed)          0.218     1.863    UART_Rx/s_Rx_data
    SLICE_X1Y33          FDRE                                         r  UART_Rx/s_Rx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.019    UART_Rx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  UART_Rx/s_Rx_byte_reg[5]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.070     1.610    UART_Rx/s_Rx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 UART_Rx/s_Rx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/s_Rx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.694%)  route 0.223ns (61.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.504    UART_Rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  UART_Rx/s_Rx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  UART_Rx/s_Rx_data_reg/Q
                         net (fo=11, routed)          0.223     1.869    UART_Rx/s_Rx_data
    SLICE_X0Y33          FDRE                                         r  UART_Rx/s_Rx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.019    UART_Rx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  UART_Rx/s_Rx_byte_reg[3]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.070     1.610    UART_Rx/s_Rx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART_Rx/s_Rx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/s_Rx_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.971%)  route 0.230ns (62.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.504    UART_Rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  UART_Rx/s_Rx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  UART_Rx/s_Rx_data_reg/Q
                         net (fo=11, routed)          0.230     1.876    UART_Rx/s_Rx_data
    SLICE_X1Y36          FDRE                                         r  UART_Rx/s_Rx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.863     2.021    UART_Rx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  UART_Rx/s_Rx_byte_reg[2]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.070     1.612    UART_Rx/s_Rx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_Rx/clk_en/s_cnt_local_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/clk_en/s_cnt_local_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.505    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  UART_Rx/clk_en/s_cnt_local_reg[6]/Q
                         net (fo=2, routed)           0.125     1.795    UART_Rx/clk_en/s_cnt_local_reg[6]
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  UART_Rx/clk_en/s_cnt_local_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    UART_Rx/clk_en/s_cnt_local_reg[4]_i_1_n_5
    SLICE_X2Y33          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.019    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[6]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.134     1.639    UART_Rx/clk_en/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART_Rx/clk_en/s_cnt_local_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/clk_en/s_cnt_local_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.506    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  UART_Rx/clk_en/s_cnt_local_reg[18]/Q
                         net (fo=2, routed)           0.126     1.796    UART_Rx/clk_en/s_cnt_local_reg[18]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  UART_Rx/clk_en/s_cnt_local_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    UART_Rx/clk_en/s_cnt_local_reg[16]_i_1_n_5
    SLICE_X2Y36          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.863     2.021    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[18]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.134     1.640    UART_Rx/clk_en/s_cnt_local_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART_Rx/clk_en/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/clk_en/s_cnt_local_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.504    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  UART_Rx/clk_en/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.126     1.794    UART_Rx/clk_en/s_cnt_local_reg[2]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  UART_Rx/clk_en/s_cnt_local_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.904    UART_Rx/clk_en/s_cnt_local_reg[0]_i_2_n_5
    SLICE_X2Y32          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.860     2.018    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[2]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.134     1.638    UART_Rx/clk_en/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 UART_Rx/clk_en/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx/clk_en/s_cnt_local_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.506    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  UART_Rx/clk_en/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.127     1.797    UART_Rx/clk_en/s_cnt_local_reg[10]
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  UART_Rx/clk_en/s_cnt_local_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    UART_Rx/clk_en/s_cnt_local_reg[8]_i_1_n_5
    SLICE_X2Y34          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.862     2.020    UART_Rx/clk_en/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  UART_Rx/clk_en/s_cnt_local_reg[10]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.134     1.640    UART_Rx/clk_en/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     UART_Rx/FSM_sequential_s_Rx_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     UART_Rx/FSM_sequential_s_Rx_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     UART_Rx/FSM_sequential_s_Rx_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34     UART_Rx/Rx_active_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35     UART_Rx/clk_en/ce_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32     UART_Rx/clk_en/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34     UART_Rx/clk_en/s_cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34     UART_Rx/clk_en/s_cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35     UART_Rx/clk_en/s_cnt_local_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     UART_Rx/Rx_active_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     UART_Rx/clk_en/ce_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     UART_Rx/clk_en/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     UART_Rx/clk_en/s_cnt_local_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     UART_Rx/clk_en/s_cnt_local_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     UART_Rx/clk_en/s_cnt_local_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     UART_Rx/clk_en/s_cnt_local_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     UART_Rx/clk_en/s_cnt_local_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     UART_Rx/clk_en/s_cnt_local_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     UART_Rx/clk_en/s_cnt_local_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     UART_Rx/Rx_active_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     UART_Rx/clk_en/s_cnt_local_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     UART_Rx/clk_en/s_cnt_local_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     UART_Rx/clk_en/s_cnt_local_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     UART_Rx/clk_en/s_cnt_local_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     UART_Rx/clk_en/s_cnt_local_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     UART_Rx/clk_en/s_cnt_local_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     UART_Rx/clk_en/s_cnt_local_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     UART_Rx/FSM_sequential_s_Rx_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     UART_Rx/FSM_sequential_s_Rx_reg[1]/C



