#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20a39b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2060320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x2068a10 .functor NOT 1, L_0x20d68d0, C4<0>, C4<0>, C4<0>;
L_0x20d66b0 .functor XOR 2, L_0x20d6550, L_0x20d6610, C4<00>, C4<00>;
L_0x20d67c0 .functor XOR 2, L_0x20d66b0, L_0x20d6720, C4<00>, C4<00>;
v0x20cde70_0 .net *"_ivl_10", 1 0, L_0x20d6720;  1 drivers
v0x20cdf70_0 .net *"_ivl_12", 1 0, L_0x20d67c0;  1 drivers
v0x20ce050_0 .net *"_ivl_2", 1 0, L_0x20d1230;  1 drivers
v0x20ce110_0 .net *"_ivl_4", 1 0, L_0x20d6550;  1 drivers
v0x20ce1f0_0 .net *"_ivl_6", 1 0, L_0x20d6610;  1 drivers
v0x20ce320_0 .net *"_ivl_8", 1 0, L_0x20d66b0;  1 drivers
v0x20ce400_0 .net "a", 0 0, v0x20c8a10_0;  1 drivers
v0x20ce4a0_0 .net "b", 0 0, v0x20c8ab0_0;  1 drivers
v0x20ce540_0 .net "c", 0 0, v0x20c8b50_0;  1 drivers
v0x20ce5e0_0 .var "clk", 0 0;
v0x20ce680_0 .net "d", 0 0, v0x20c8c90_0;  1 drivers
v0x20ce720_0 .net "out_pos_dut", 0 0, L_0x20d6420;  1 drivers
v0x20ce7c0_0 .net "out_pos_ref", 0 0, L_0x20cfcf0;  1 drivers
v0x20ce860_0 .net "out_sop_dut", 0 0, L_0x20d0c00;  1 drivers
v0x20ce900_0 .net "out_sop_ref", 0 0, L_0x20a4ec0;  1 drivers
v0x20ce9a0_0 .var/2u "stats1", 223 0;
v0x20cea40_0 .var/2u "strobe", 0 0;
v0x20ceae0_0 .net "tb_match", 0 0, L_0x20d68d0;  1 drivers
v0x20cebb0_0 .net "tb_mismatch", 0 0, L_0x2068a10;  1 drivers
v0x20cec50_0 .net "wavedrom_enable", 0 0, v0x20c8f60_0;  1 drivers
v0x20ced20_0 .net "wavedrom_title", 511 0, v0x20c9000_0;  1 drivers
L_0x20d1230 .concat [ 1 1 0 0], L_0x20cfcf0, L_0x20a4ec0;
L_0x20d6550 .concat [ 1 1 0 0], L_0x20cfcf0, L_0x20a4ec0;
L_0x20d6610 .concat [ 1 1 0 0], L_0x20d6420, L_0x20d0c00;
L_0x20d6720 .concat [ 1 1 0 0], L_0x20cfcf0, L_0x20a4ec0;
L_0x20d68d0 .cmp/eeq 2, L_0x20d1230, L_0x20d67c0;
S_0x2065740 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2060320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2068df0 .functor AND 1, v0x20c8b50_0, v0x20c8c90_0, C4<1>, C4<1>;
L_0x20691d0 .functor NOT 1, v0x20c8a10_0, C4<0>, C4<0>, C4<0>;
L_0x20695b0 .functor NOT 1, v0x20c8ab0_0, C4<0>, C4<0>, C4<0>;
L_0x2069830 .functor AND 1, L_0x20691d0, L_0x20695b0, C4<1>, C4<1>;
L_0x20839a0 .functor AND 1, L_0x2069830, v0x20c8b50_0, C4<1>, C4<1>;
L_0x20a4ec0 .functor OR 1, L_0x2068df0, L_0x20839a0, C4<0>, C4<0>;
L_0x20cf170 .functor NOT 1, v0x20c8ab0_0, C4<0>, C4<0>, C4<0>;
L_0x20cf1e0 .functor OR 1, L_0x20cf170, v0x20c8c90_0, C4<0>, C4<0>;
L_0x20cf2f0 .functor AND 1, v0x20c8b50_0, L_0x20cf1e0, C4<1>, C4<1>;
L_0x20cf3b0 .functor NOT 1, v0x20c8a10_0, C4<0>, C4<0>, C4<0>;
L_0x20cf480 .functor OR 1, L_0x20cf3b0, v0x20c8ab0_0, C4<0>, C4<0>;
L_0x20cf4f0 .functor AND 1, L_0x20cf2f0, L_0x20cf480, C4<1>, C4<1>;
L_0x20cf670 .functor NOT 1, v0x20c8ab0_0, C4<0>, C4<0>, C4<0>;
L_0x20cf6e0 .functor OR 1, L_0x20cf670, v0x20c8c90_0, C4<0>, C4<0>;
L_0x20cf600 .functor AND 1, v0x20c8b50_0, L_0x20cf6e0, C4<1>, C4<1>;
L_0x20cf870 .functor NOT 1, v0x20c8a10_0, C4<0>, C4<0>, C4<0>;
L_0x20cf970 .functor OR 1, L_0x20cf870, v0x20c8c90_0, C4<0>, C4<0>;
L_0x20cfa30 .functor AND 1, L_0x20cf600, L_0x20cf970, C4<1>, C4<1>;
L_0x20cfbe0 .functor XNOR 1, L_0x20cf4f0, L_0x20cfa30, C4<0>, C4<0>;
v0x2068340_0 .net *"_ivl_0", 0 0, L_0x2068df0;  1 drivers
v0x2068740_0 .net *"_ivl_12", 0 0, L_0x20cf170;  1 drivers
v0x2068b20_0 .net *"_ivl_14", 0 0, L_0x20cf1e0;  1 drivers
v0x2068f00_0 .net *"_ivl_16", 0 0, L_0x20cf2f0;  1 drivers
v0x20692e0_0 .net *"_ivl_18", 0 0, L_0x20cf3b0;  1 drivers
v0x20696c0_0 .net *"_ivl_2", 0 0, L_0x20691d0;  1 drivers
v0x2069940_0 .net *"_ivl_20", 0 0, L_0x20cf480;  1 drivers
v0x20c6f80_0 .net *"_ivl_24", 0 0, L_0x20cf670;  1 drivers
v0x20c7060_0 .net *"_ivl_26", 0 0, L_0x20cf6e0;  1 drivers
v0x20c7140_0 .net *"_ivl_28", 0 0, L_0x20cf600;  1 drivers
v0x20c7220_0 .net *"_ivl_30", 0 0, L_0x20cf870;  1 drivers
v0x20c7300_0 .net *"_ivl_32", 0 0, L_0x20cf970;  1 drivers
v0x20c73e0_0 .net *"_ivl_36", 0 0, L_0x20cfbe0;  1 drivers
L_0x7fb913bc1018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20c74a0_0 .net *"_ivl_38", 0 0, L_0x7fb913bc1018;  1 drivers
v0x20c7580_0 .net *"_ivl_4", 0 0, L_0x20695b0;  1 drivers
v0x20c7660_0 .net *"_ivl_6", 0 0, L_0x2069830;  1 drivers
v0x20c7740_0 .net *"_ivl_8", 0 0, L_0x20839a0;  1 drivers
v0x20c7820_0 .net "a", 0 0, v0x20c8a10_0;  alias, 1 drivers
v0x20c78e0_0 .net "b", 0 0, v0x20c8ab0_0;  alias, 1 drivers
v0x20c79a0_0 .net "c", 0 0, v0x20c8b50_0;  alias, 1 drivers
v0x20c7a60_0 .net "d", 0 0, v0x20c8c90_0;  alias, 1 drivers
v0x20c7b20_0 .net "out_pos", 0 0, L_0x20cfcf0;  alias, 1 drivers
v0x20c7be0_0 .net "out_sop", 0 0, L_0x20a4ec0;  alias, 1 drivers
v0x20c7ca0_0 .net "pos0", 0 0, L_0x20cf4f0;  1 drivers
v0x20c7d60_0 .net "pos1", 0 0, L_0x20cfa30;  1 drivers
L_0x20cfcf0 .functor MUXZ 1, L_0x7fb913bc1018, L_0x20cf4f0, L_0x20cfbe0, C4<>;
S_0x20c7ee0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2060320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20c8a10_0 .var "a", 0 0;
v0x20c8ab0_0 .var "b", 0 0;
v0x20c8b50_0 .var "c", 0 0;
v0x20c8bf0_0 .net "clk", 0 0, v0x20ce5e0_0;  1 drivers
v0x20c8c90_0 .var "d", 0 0;
v0x20c8d80_0 .var/2u "fail", 0 0;
v0x20c8e20_0 .var/2u "fail1", 0 0;
v0x20c8ec0_0 .net "tb_match", 0 0, L_0x20d68d0;  alias, 1 drivers
v0x20c8f60_0 .var "wavedrom_enable", 0 0;
v0x20c9000_0 .var "wavedrom_title", 511 0;
E_0x20773e0/0 .event negedge, v0x20c8bf0_0;
E_0x20773e0/1 .event posedge, v0x20c8bf0_0;
E_0x20773e0 .event/or E_0x20773e0/0, E_0x20773e0/1;
S_0x20c8210 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20c7ee0;
 .timescale -12 -12;
v0x20c8450_0 .var/2s "i", 31 0;
E_0x2077280 .event posedge, v0x20c8bf0_0;
S_0x20c8550 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20c7ee0;
 .timescale -12 -12;
v0x20c8750_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20c8830 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20c7ee0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20c91e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2060320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20cfea0 .functor NOT 1, v0x20c8a10_0, C4<0>, C4<0>, C4<0>;
L_0x20cff30 .functor NOT 1, v0x20c8ab0_0, C4<0>, C4<0>, C4<0>;
L_0x20d00d0 .functor AND 1, L_0x20cfea0, L_0x20cff30, C4<1>, C4<1>;
L_0x20d01e0 .functor AND 1, L_0x20d00d0, v0x20c8b50_0, C4<1>, C4<1>;
L_0x20d03e0 .functor NOT 1, v0x20c8c90_0, C4<0>, C4<0>, C4<0>;
L_0x20d0560 .functor AND 1, L_0x20d01e0, L_0x20d03e0, C4<1>, C4<1>;
L_0x20d06b0 .functor NOT 1, v0x20c8a10_0, C4<0>, C4<0>, C4<0>;
L_0x20d0830 .functor AND 1, L_0x20d06b0, v0x20c8ab0_0, C4<1>, C4<1>;
L_0x20d0940 .functor AND 1, L_0x20d0830, v0x20c8b50_0, C4<1>, C4<1>;
L_0x20d0a00 .functor AND 1, L_0x20d0940, v0x20c8c90_0, C4<1>, C4<1>;
L_0x20d0b20 .functor AND 1, v0x20c8a10_0, v0x20c8ab0_0, C4<1>, C4<1>;
L_0x20d0b90 .functor AND 1, L_0x20d0b20, v0x20c8b50_0, C4<1>, C4<1>;
L_0x20d0c70 .functor AND 1, L_0x20d0b90, v0x20c8c90_0, C4<1>, C4<1>;
L_0x20d0d30 .functor OR 1, L_0x20d0560, L_0x20d0a00, C4<0>, C4<0>;
L_0x20d0c00 .functor OR 1, L_0x20d0d30, L_0x20d0c70, C4<0>, C4<0>;
L_0x20d0fb0 .functor NOT 1, v0x20c8a10_0, C4<0>, C4<0>, C4<0>;
L_0x20d10b0 .functor NOT 1, v0x20c8ab0_0, C4<0>, C4<0>, C4<0>;
L_0x20d1120 .functor AND 1, L_0x20d0fb0, L_0x20d10b0, C4<1>, C4<1>;
L_0x20d12d0 .functor NOT 1, v0x20c8b50_0, C4<0>, C4<0>, C4<0>;
L_0x20d1340 .functor AND 1, L_0x20d1120, L_0x20d12d0, C4<1>, C4<1>;
L_0x20d1500 .functor NOT 1, v0x20c8c90_0, C4<0>, C4<0>, C4<0>;
L_0x20d1570 .functor AND 1, L_0x20d1340, L_0x20d1500, C4<1>, C4<1>;
L_0x20d1740 .functor NOT 1, v0x20c8a10_0, C4<0>, C4<0>, C4<0>;
L_0x20d17b0 .functor NOT 1, v0x20c8ab0_0, C4<0>, C4<0>, C4<0>;
L_0x20d18f0 .functor AND 1, L_0x20d1740, L_0x20d17b0, C4<1>, C4<1>;
L_0x20d1a00 .functor NOT 1, v0x20c8b50_0, C4<0>, C4<0>, C4<0>;
L_0x20d1b50 .functor AND 1, L_0x20d18f0, L_0x20d1a00, C4<1>, C4<1>;
L_0x20d1c60 .functor AND 1, L_0x20d1b50, v0x20c8c90_0, C4<1>, C4<1>;
L_0x20d1e10 .functor NOT 1, v0x20c8a10_0, C4<0>, C4<0>, C4<0>;
L_0x20d1e80 .functor AND 1, L_0x20d1e10, v0x20c8ab0_0, C4<1>, C4<1>;
L_0x20d2040 .functor NOT 1, v0x20c8b50_0, C4<0>, C4<0>, C4<0>;
L_0x20d20b0 .functor AND 1, L_0x20d1e80, L_0x20d2040, C4<1>, C4<1>;
L_0x20d22d0 .functor NOT 1, v0x20c8c90_0, C4<0>, C4<0>, C4<0>;
L_0x20d2340 .functor AND 1, L_0x20d20b0, L_0x20d22d0, C4<1>, C4<1>;
L_0x20d2570 .functor NOT 1, v0x20c8a10_0, C4<0>, C4<0>, C4<0>;
L_0x20d25e0 .functor AND 1, L_0x20d2570, v0x20c8ab0_0, C4<1>, C4<1>;
L_0x20d27d0 .functor NOT 1, v0x20c8b50_0, C4<0>, C4<0>, C4<0>;
L_0x20d2840 .functor AND 1, L_0x20d25e0, L_0x20d27d0, C4<1>, C4<1>;
L_0x20d26a0 .functor AND 1, L_0x20d2840, v0x20c8c90_0, C4<1>, C4<1>;
L_0x20d2760 .functor NOT 1, v0x20c8a10_0, C4<0>, C4<0>, C4<0>;
L_0x20d2aa0 .functor AND 1, L_0x20d2760, v0x20c8ab0_0, C4<1>, C4<1>;
L_0x20d2b60 .functor AND 1, L_0x20d2aa0, v0x20c8b50_0, C4<1>, C4<1>;
L_0x20d2d80 .functor NOT 1, v0x20c8c90_0, C4<0>, C4<0>, C4<0>;
L_0x20d2df0 .functor AND 1, L_0x20d2b60, L_0x20d2d80, C4<1>, C4<1>;
L_0x20d3070 .functor NOT 1, v0x20c8ab0_0, C4<0>, C4<0>, C4<0>;
L_0x20d30e0 .functor AND 1, v0x20c8a10_0, L_0x20d3070, C4<1>, C4<1>;
L_0x20d3320 .functor NOT 1, v0x20c8b50_0, C4<0>, C4<0>, C4<0>;
L_0x20d35a0 .functor AND 1, L_0x20d30e0, L_0x20d3320, C4<1>, C4<1>;
L_0x20d3840 .functor AND 1, L_0x20d35a0, v0x20c8c90_0, C4<1>, C4<1>;
L_0x20d3b10 .functor NOT 1, v0x20c8ab0_0, C4<0>, C4<0>, C4<0>;
L_0x20d3d20 .functor AND 1, v0x20c8a10_0, L_0x20d3b10, C4<1>, C4<1>;
L_0x20d3ff0 .functor AND 1, L_0x20d3d20, v0x20c8b50_0, C4<1>, C4<1>;
L_0x20d4260 .functor NOT 1, v0x20c8c90_0, C4<0>, C4<0>, C4<0>;
L_0x20d42d0 .functor AND 1, L_0x20d3ff0, L_0x20d4260, C4<1>, C4<1>;
L_0x20d45a0 .functor AND 1, v0x20c8a10_0, v0x20c8ab0_0, C4<1>, C4<1>;
L_0x20d4610 .functor NOT 1, v0x20c8b50_0, C4<0>, C4<0>, C4<0>;
L_0x20d4850 .functor AND 1, L_0x20d45a0, L_0x20d4610, C4<1>, C4<1>;
L_0x20d4990 .functor AND 1, L_0x20d4850, v0x20c8c90_0, C4<1>, C4<1>;
L_0x20d4c30 .functor AND 1, v0x20c8a10_0, v0x20c8ab0_0, C4<1>, C4<1>;
L_0x20d4ca0 .functor AND 1, L_0x20d4c30, v0x20c8b50_0, C4<1>, C4<1>;
L_0x20d4f50 .functor NOT 1, v0x20c8c90_0, C4<0>, C4<0>, C4<0>;
L_0x20d4fc0 .functor AND 1, L_0x20d4ca0, L_0x20d4f50, C4<1>, C4<1>;
L_0x20d5300 .functor OR 1, L_0x20d1570, L_0x20d1c60, C4<0>, C4<0>;
L_0x20d5410 .functor OR 1, L_0x20d5300, L_0x20d2340, C4<0>, C4<0>;
L_0x20d5730 .functor OR 1, L_0x20d5410, L_0x20d26a0, C4<0>, C4<0>;
L_0x20d5840 .functor OR 1, L_0x20d5730, L_0x20d2df0, C4<0>, C4<0>;
L_0x20d5b70 .functor OR 1, L_0x20d5840, L_0x20d3840, C4<0>, C4<0>;
L_0x20d5c80 .functor OR 1, L_0x20d5b70, L_0x20d42d0, C4<0>, C4<0>;
L_0x20d5fc0 .functor OR 1, L_0x20d5c80, L_0x20d4990, C4<0>, C4<0>;
L_0x20d60d0 .functor OR 1, L_0x20d5fc0, L_0x20d4fc0, C4<0>, C4<0>;
L_0x20d6420 .functor NOT 1, L_0x20d60d0, C4<0>, C4<0>, C4<0>;
v0x20c93a0_0 .net "M0", 0 0, L_0x20d1570;  1 drivers
v0x20c9460_0 .net "M1", 0 0, L_0x20d1c60;  1 drivers
v0x20c9520_0 .net "M10", 0 0, L_0x20d42d0;  1 drivers
v0x20c95f0_0 .net "M13", 0 0, L_0x20d4990;  1 drivers
v0x20c96b0_0 .net "M14", 0 0, L_0x20d4fc0;  1 drivers
v0x20c97c0_0 .net "M4", 0 0, L_0x20d2340;  1 drivers
v0x20c9880_0 .net "M5", 0 0, L_0x20d26a0;  1 drivers
v0x20c9940_0 .net "M6", 0 0, L_0x20d2df0;  1 drivers
v0x20c9a00_0 .net "M9", 0 0, L_0x20d3840;  1 drivers
v0x20c9b50_0 .net *"_ivl_0", 0 0, L_0x20cfea0;  1 drivers
v0x20c9c30_0 .net *"_ivl_100", 0 0, L_0x20d3d20;  1 drivers
v0x20c9d10_0 .net *"_ivl_102", 0 0, L_0x20d3ff0;  1 drivers
v0x20c9df0_0 .net *"_ivl_104", 0 0, L_0x20d4260;  1 drivers
v0x20c9ed0_0 .net *"_ivl_108", 0 0, L_0x20d45a0;  1 drivers
v0x20c9fb0_0 .net *"_ivl_110", 0 0, L_0x20d4610;  1 drivers
v0x20ca090_0 .net *"_ivl_112", 0 0, L_0x20d4850;  1 drivers
v0x20ca170_0 .net *"_ivl_116", 0 0, L_0x20d4c30;  1 drivers
v0x20ca360_0 .net *"_ivl_118", 0 0, L_0x20d4ca0;  1 drivers
v0x20ca440_0 .net *"_ivl_12", 0 0, L_0x20d06b0;  1 drivers
v0x20ca520_0 .net *"_ivl_120", 0 0, L_0x20d4f50;  1 drivers
v0x20ca600_0 .net *"_ivl_124", 0 0, L_0x20d5300;  1 drivers
v0x20ca6e0_0 .net *"_ivl_126", 0 0, L_0x20d5410;  1 drivers
v0x20ca7c0_0 .net *"_ivl_128", 0 0, L_0x20d5730;  1 drivers
v0x20ca8a0_0 .net *"_ivl_130", 0 0, L_0x20d5840;  1 drivers
v0x20ca980_0 .net *"_ivl_132", 0 0, L_0x20d5b70;  1 drivers
v0x20caa60_0 .net *"_ivl_134", 0 0, L_0x20d5c80;  1 drivers
v0x20cab40_0 .net *"_ivl_136", 0 0, L_0x20d5fc0;  1 drivers
v0x20cac20_0 .net *"_ivl_138", 0 0, L_0x20d60d0;  1 drivers
v0x20cad00_0 .net *"_ivl_14", 0 0, L_0x20d0830;  1 drivers
v0x20cade0_0 .net *"_ivl_16", 0 0, L_0x20d0940;  1 drivers
v0x20caec0_0 .net *"_ivl_2", 0 0, L_0x20cff30;  1 drivers
v0x20cafa0_0 .net *"_ivl_20", 0 0, L_0x20d0b20;  1 drivers
v0x20cb080_0 .net *"_ivl_22", 0 0, L_0x20d0b90;  1 drivers
v0x20cb370_0 .net *"_ivl_26", 0 0, L_0x20d0d30;  1 drivers
v0x20cb450_0 .net *"_ivl_30", 0 0, L_0x20d0fb0;  1 drivers
v0x20cb530_0 .net *"_ivl_32", 0 0, L_0x20d10b0;  1 drivers
v0x20cb610_0 .net *"_ivl_34", 0 0, L_0x20d1120;  1 drivers
v0x20cb6f0_0 .net *"_ivl_36", 0 0, L_0x20d12d0;  1 drivers
v0x20cb7d0_0 .net *"_ivl_38", 0 0, L_0x20d1340;  1 drivers
v0x20cb8b0_0 .net *"_ivl_4", 0 0, L_0x20d00d0;  1 drivers
v0x20cb990_0 .net *"_ivl_40", 0 0, L_0x20d1500;  1 drivers
v0x20cba70_0 .net *"_ivl_44", 0 0, L_0x20d1740;  1 drivers
v0x20cbb50_0 .net *"_ivl_46", 0 0, L_0x20d17b0;  1 drivers
v0x20cbc30_0 .net *"_ivl_48", 0 0, L_0x20d18f0;  1 drivers
v0x20cbd10_0 .net *"_ivl_50", 0 0, L_0x20d1a00;  1 drivers
v0x20cbdf0_0 .net *"_ivl_52", 0 0, L_0x20d1b50;  1 drivers
v0x20cbed0_0 .net *"_ivl_56", 0 0, L_0x20d1e10;  1 drivers
v0x20cbfb0_0 .net *"_ivl_58", 0 0, L_0x20d1e80;  1 drivers
v0x20cc090_0 .net *"_ivl_6", 0 0, L_0x20d01e0;  1 drivers
v0x20cc170_0 .net *"_ivl_60", 0 0, L_0x20d2040;  1 drivers
v0x20cc250_0 .net *"_ivl_62", 0 0, L_0x20d20b0;  1 drivers
v0x20cc330_0 .net *"_ivl_64", 0 0, L_0x20d22d0;  1 drivers
v0x20cc410_0 .net *"_ivl_68", 0 0, L_0x20d2570;  1 drivers
v0x20cc4f0_0 .net *"_ivl_70", 0 0, L_0x20d25e0;  1 drivers
v0x20cc5d0_0 .net *"_ivl_72", 0 0, L_0x20d27d0;  1 drivers
v0x20cc6b0_0 .net *"_ivl_74", 0 0, L_0x20d2840;  1 drivers
v0x20cc790_0 .net *"_ivl_78", 0 0, L_0x20d2760;  1 drivers
v0x20cc870_0 .net *"_ivl_8", 0 0, L_0x20d03e0;  1 drivers
v0x20cc950_0 .net *"_ivl_80", 0 0, L_0x20d2aa0;  1 drivers
v0x20cca30_0 .net *"_ivl_82", 0 0, L_0x20d2b60;  1 drivers
v0x20ccb10_0 .net *"_ivl_84", 0 0, L_0x20d2d80;  1 drivers
v0x20ccbf0_0 .net *"_ivl_88", 0 0, L_0x20d3070;  1 drivers
v0x20cccd0_0 .net *"_ivl_90", 0 0, L_0x20d30e0;  1 drivers
v0x20ccdb0_0 .net *"_ivl_92", 0 0, L_0x20d3320;  1 drivers
v0x20cce90_0 .net *"_ivl_94", 0 0, L_0x20d35a0;  1 drivers
v0x20cd380_0 .net *"_ivl_98", 0 0, L_0x20d3b10;  1 drivers
v0x20cd460_0 .net "a", 0 0, v0x20c8a10_0;  alias, 1 drivers
v0x20cd500_0 .net "b", 0 0, v0x20c8ab0_0;  alias, 1 drivers
v0x20cd5f0_0 .net "c", 0 0, v0x20c8b50_0;  alias, 1 drivers
v0x20cd6e0_0 .net "d", 0 0, v0x20c8c90_0;  alias, 1 drivers
v0x20cd7d0_0 .net "m15", 0 0, L_0x20d0c70;  1 drivers
v0x20cd890_0 .net "m2", 0 0, L_0x20d0560;  1 drivers
v0x20cd950_0 .net "m7", 0 0, L_0x20d0a00;  1 drivers
v0x20cda10_0 .net "out_pos", 0 0, L_0x20d6420;  alias, 1 drivers
v0x20cdad0_0 .net "out_sop", 0 0, L_0x20d0c00;  alias, 1 drivers
S_0x20cdc50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2060320;
 .timescale -12 -12;
E_0x205c9f0 .event anyedge, v0x20cea40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20cea40_0;
    %nor/r;
    %assign/vec4 v0x20cea40_0, 0;
    %wait E_0x205c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20c7ee0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c8d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c8e20_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20c7ee0;
T_4 ;
    %wait E_0x20773e0;
    %load/vec4 v0x20c8ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c8d80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20c7ee0;
T_5 ;
    %wait E_0x2077280;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c8c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8ab0_0, 0;
    %assign/vec4 v0x20c8a10_0, 0;
    %wait E_0x2077280;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c8c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8ab0_0, 0;
    %assign/vec4 v0x20c8a10_0, 0;
    %wait E_0x2077280;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c8c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8ab0_0, 0;
    %assign/vec4 v0x20c8a10_0, 0;
    %wait E_0x2077280;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c8c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8ab0_0, 0;
    %assign/vec4 v0x20c8a10_0, 0;
    %wait E_0x2077280;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c8c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8ab0_0, 0;
    %assign/vec4 v0x20c8a10_0, 0;
    %wait E_0x2077280;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c8c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8ab0_0, 0;
    %assign/vec4 v0x20c8a10_0, 0;
    %wait E_0x2077280;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c8c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8ab0_0, 0;
    %assign/vec4 v0x20c8a10_0, 0;
    %wait E_0x2077280;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c8c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8ab0_0, 0;
    %assign/vec4 v0x20c8a10_0, 0;
    %wait E_0x2077280;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c8c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8ab0_0, 0;
    %assign/vec4 v0x20c8a10_0, 0;
    %wait E_0x2077280;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c8c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8ab0_0, 0;
    %assign/vec4 v0x20c8a10_0, 0;
    %wait E_0x2077280;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c8c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8ab0_0, 0;
    %assign/vec4 v0x20c8a10_0, 0;
    %wait E_0x2077280;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c8c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8ab0_0, 0;
    %assign/vec4 v0x20c8a10_0, 0;
    %wait E_0x2077280;
    %load/vec4 v0x20c8d80_0;
    %store/vec4 v0x20c8e20_0, 0, 1;
    %fork t_1, S_0x20c8210;
    %jmp t_0;
    .scope S_0x20c8210;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20c8450_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20c8450_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2077280;
    %load/vec4 v0x20c8450_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20c8c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8ab0_0, 0;
    %assign/vec4 v0x20c8a10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20c8450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20c8450_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20c7ee0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20773e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20c8c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c8ab0_0, 0;
    %assign/vec4 v0x20c8a10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20c8d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20c8e20_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2060320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20ce5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cea40_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2060320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20ce5e0_0;
    %inv;
    %store/vec4 v0x20ce5e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2060320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20c8bf0_0, v0x20cebb0_0, v0x20ce400_0, v0x20ce4a0_0, v0x20ce540_0, v0x20ce680_0, v0x20ce900_0, v0x20ce860_0, v0x20ce7c0_0, v0x20ce720_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2060320;
T_9 ;
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2060320;
T_10 ;
    %wait E_0x20773e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20ce9a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20ce9a0_0, 4, 32;
    %load/vec4 v0x20ceae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20ce9a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20ce9a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20ce9a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20ce900_0;
    %load/vec4 v0x20ce900_0;
    %load/vec4 v0x20ce860_0;
    %xor;
    %load/vec4 v0x20ce900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20ce9a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20ce9a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20ce7c0_0;
    %load/vec4 v0x20ce7c0_0;
    %load/vec4 v0x20ce720_0;
    %xor;
    %load/vec4 v0x20ce7c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20ce9a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20ce9a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20ce9a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter1/response1/top_module.sv";
