#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 16 14:46:55 2025
# Process ID: 5424
# Current directory: C:/Users/256608/Documents/DE1/Project/DE1-project/589v01/DE1_Project_589_V2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10052 C:\Users\256608\Documents\DE1\Project\DE1-project\589v01\DE1_Project_589_V2\DE1_Project_589_V1.xpr
# Log file: C:/Users/256608/Documents/DE1/Project/DE1-project/589v01/DE1_Project_589_V2/vivado.log
# Journal file: C:/Users/256608/Documents/DE1/Project/DE1-project/589v01/DE1_Project_589_V2\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 14:47:18 2025...
1_Project_589_V2/DE1_Project_589_V1.xpr
INFO: [Project 1-313] Project file moved from 'D:/Aplikace/Smazat_projektDE1/DE1_Project_589_V1' since last save.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionActiveHdl
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/vojte/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/256608/Documents/DE1/Project/DE1-project/589v01/DE1_Project_589_V2/DE1_Project_589_V1.gen/sources_1', nor could it be found using path 'D:/Aplikace/Smazat_projektDE1/DE1_Project_589_V1/DE1_Project_589_V1.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/256608/Documents/DE1/Project/DE1-project/589v01/DE1_Project_589_V2/DE1_Project_589_V1.ip_user_files', nor could it be found using path 'D:/Aplikace/Smazat_projektDE1/DE1_Project_589_V1/DE1_Project_589_V1.ip_user_files'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name UseInlineHdlIP
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2024) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2024) not recognized by Vivado. 

WARNING: [Project 1-231] Project 'DE1_Project_589_V1.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/appz/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 999.242 ; gain = 0.000
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
save_project_as project_1 C:/Users/256608/Documents/DE1/Project/DE1-project/project_1 -force
close [ open C:/Users/256608/Documents/DE1/Project/DE1-project/project_1/project_1.srcs/sources_1/new/mux4seg.vhd w ]
add_files C:/Users/256608/Documents/DE1/Project/DE1-project/project_1/project_1.srcs/sources_1/new/mux4seg.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/256608/Documents/DE1/Project/DE1-project/project_1/project_1.srcs/sources_1/new/mux4seg.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/256608/Documents/DE1/Project/DE1-project/project_1/project_1.srcs/sources_1/new/mux4seg.vhd
update_compile_order -fileset sources_1
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/appz/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project DE1projektiiikk C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk -part xc7a50ticsg324-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/appz/Xilinx/Vivado/2020.2/data/ip'.
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.2 [current_project]
file mkdir C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/top_level.vhd w ]
add_files C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/top_level.vhd
close [ open C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/countdown_timer.vhd w ]
add_files C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/countdown_timer.vhd
close [ open C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd w ]
add_files C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd
close [ open C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/clock_en.vhd w ]
add_files C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/clock_en.vhd
update_compile_order -fileset sources_1
current_project project_1
current_project DE1projektiiikk
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project project_1
current_project DE1projektiiikk
update_compile_order -fileset sources_1
current_project project_1
current_project DE1projektiiikk
close [ open C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/bin2seg.vhd w ]
add_files C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/bin2seg.vhd
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd]
set_property is_enabled true [get_files  C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd]
update_compile_order -fileset sources_1
set_property used_in_synthesis false [get_files  C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd]
set_property used_in_synthesis true [get_files  C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd]
update_compile_order -fileset sources_1
set_property top mux_4_seg [current_fileset]
update_compile_order -fileset sources_1
set_property top top_level [current_fileset]
update_compile_order -fileset sources_1
current_project project_1
close_project
file mkdir C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sim_1/new/sim.vhd w ]
add_files -fileset sim_1 C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sim_1/new/sim.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_level_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/bin2seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin2seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/clock_en.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_en'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/countdown_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'countdown_timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_4_seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_level'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
"xelab -wto 79d6601175c347998c2de5750bbd380d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 79d6601175c347998c2de5750bbd380d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd:36]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_top_level in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_level_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_4_seg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
"xelab -wto 79d6601175c347998c2de5750bbd380d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 79d6601175c347998c2de5750bbd380d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_top_level in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_level_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_level'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
"xelab -wto 79d6601175c347998c2de5750bbd380d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 79d6601175c347998c2de5750bbd380d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_top_level in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_level_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_level'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
"xelab -wto 79d6601175c347998c2de5750bbd380d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 79d6601175c347998c2de5750bbd380d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_top_level in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_level_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/bin2seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin2seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/countdown_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'countdown_timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_4_seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
"xelab -wto 79d6601175c347998c2de5750bbd380d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 79d6601175c347998c2de5750bbd380d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_top_level in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_level_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin2seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
"xelab -wto 79d6601175c347998c2de5750bbd380d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 79d6601175c347998c2de5750bbd380d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/mux_4_seg.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_top_level in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_level_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim'
"xelab -wto 79d6601175c347998c2de5750bbd380d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 79d6601175c347998c2de5750bbd380d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 4 elements ; formal 'mux_out' expects 8 [C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.srcs/sources_1/new/top_level.vhd:70]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_top_level in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/256608/Documents/DE1/Project/DE1-project/DE1projektiiikk/DE1projektiiikk.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 15:24:12 2025...
