INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_4/project_4.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
WARNING: [VRFC 10-3676] redeclaration of ansi port 's' is not allowed [C:/Users/wingk/Desktop/Vivado/project_4/project_4.srcs/sources_1/new/fa.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_4/project_4.srcs/sim_1/new/fa_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa_tb
