NDFramePage.OnPageTitleLoaded("File:mvau_stream/mvau_stream_control_block.sv","mvau_stream_control_block.sv");NDSummary.OnSummaryLoaded("File:mvau_stream/mvau_stream_control_block.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[344,0,2,"Module","Module"],[345,0,3,"<span class=\"Qualifier\">MVAU Streaming Block Control Unit (mvau_stream_control_block.</span>&#8203;sv)","MVAU_Streaming_Block_Control_Unit"],[346,0,2,"Signals","Signals"],[347,0,4,"inp_active","inp_active"],[348,0,4,"do_mvau_stream","do_mvau_stream"],[349,0,4,"sf_full","sf_full"],[350,0,4,"ap_start","ap_start"],[351,0,4,"halt_mvau_stream","halt_mvau_stream"],[352,0,2,"Sequential Always Blocks","Sequential_Always_Blocks"],[353,0,1,"SF_CNT","SF_CNT"],[354,0,1,"DLY_WAIT_READY","DLY_WAIT_READY"],[355,0,2,"Signals","Signals(2)"],[356,0,4,"State variables","State_variables"],[357,0,4,"nf_clr","nf_clr"],[358,0,4,"nf_zero","nf_zero"],[359,0,4,"nf_cnt","nf_cnt"],[360,0,4,"nf_full","nf_full"],[361,0,2,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[362,0,1,"PRES_STATE","PRES_STATE"],[363,0,2,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[364,0,0,"NEXT_STATE","NEXT_STATE"],[365,0,0,"STATE_OUT","STATE_OUT"],[366,0,2,"Sequential Always Blocks","Sequential_Always_Blocks(3)"],[367,0,1,"NF_CLR","NF_CLR"],[368,0,1,"WRDY","WRDY"],[369,0,1,"NF_CNT","NF_CNT"],[370,0,1,"SF_CNT","SF_CNT(2)"],[371,0,1,"AP_START","AP_START"],[372,0,1,"SF_CLR","SF_CLR"]]);