<root><simulation><result_generated_time />2023-05-12 16:14:01<layer><layer_spec />{'B': 1, 'K': 512, 'C': 512, 'OY': 7, 'OX': 7, 'IY': 15, 'IX': 15, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 2359296, 'I': 115200, 'O': 25088}<total_data_reuse />{'W': 49, 'I': 1003.52, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />18/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [896, 1, 1], 'O': [7, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('C', 4)], [('C', 32)]], [], []]<I />[[], [[('OY', 7), ('C', 4)], [('C', 32)]], [], []]<O />[[[('C', 4)], [('C', 32)]], [[('OY', 7)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 8), ('C', 2), ('OX', 7), ('FX', 3)], [('C', 2), ('K', 64), ('FY', 3)], []]<I />[[('K', 8), ('C', 2), ('OX', 7), ('FX', 3), ('C', 2), ('K', 64)], [('FY', 3)], []]<O />[[('K', 8), ('C', 2), ('OX', 7), ('FX', 3), ('C', 2)], [('K', 64), ('FY', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [1.0, 716.8, 1.4, 1.0], 'O': [128.0, 12, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [384, 18874368, 18874368], 'I': [480, 921600, 921600], 'O': [448, 200704, 200704], 'O_partial': [448, 200704, 0], 'O_final': [0, 0, 200704]}<actual_mem_utilization_individual />{'W': [0.75, 0.56, 0.0], 'I': [0.94, 0.03, 0.0], 'O': [0.88, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.6, 0.0], 'I': [0.94, 0.6, 0.0], 'O': [0.88, 0.6, 0.0]}<effective_mem_size_bit />{'W': [128, 9437184, 18874368], 'I': [480, 921600, 921600], 'O': [448, 200704, 200704], 'O_partial': [448, 200704, 0], 'O_final': [0, 0, 200704]}<total_unit_count />{'W': [896, 128, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 7, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [896, 896, 1, 1], 'O': [7, 7, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[16515072, 2359296], [2359296, 2359296], [2359296, 0]]<I />[[14450688, 161280], [161280, 115200], [115200, 0]]<O />[[(878080, 903168), (75264, 50176)], [(50176, 75264), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(878080, 903168), (75264, 50176)], [(50176, 75264), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2064384, 294912], [36864, 36864], [9216, 0]]<I />[[1806336, 20160], [2520, 1800], [450, 0]]<O />[[(109760, 112896), (9408, 6272)], [(784, 1176), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([109760, 112896], [9408, 6272]), ([784, 1176], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />16515072</mac_count></basic_info><energy><total_energy />253561860.1<mem_energy_breakdown><W />[801.2, 7306.0, 12274.3]<I />[614.3, 432.5, 599.3]<O />[83.5, 233.1, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />825753.6<total />253539385.29999998</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6715<utilization_without_data_loading />0.8727<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.7675<mac_utilize_temporal_without_data_loading />0.9974</mac_array_utilization><latency><latency_cycle_with_data_loading />168120<latency_cycle_without_data_loading />129360<ideal_computing_cycle />129024<data_loading><load_cycle_total />38760<load_cycle_individual />{'W': [96, 36864, 0], 'I': [840, 1800, 0]}<load_cycle_combined />{'W': 36864, 'I': 1800}</data_loading><mem_stalling><mem_stall_cycle_total />336<mem_stall_cycle_individual />{'W': [[-129023], [-126390, -91920], [-129024, -129024]], 'I': [[-129023], [-1328, 336], [-129024, -129024]], 'O': [[-129024], [-20160, -20352], [-128632, -128926]]}<mem_stall_cycle_shared />{'W': [[-129023], [-126390, 336], [0, 0]], 'I': [[-129023], [-1328, 336], [0, 0]], 'O': [[-129024], [-20160, -20352], [-128632, -128926]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 18874368, 18874368], 'I': [480, 921600, 921600], 'O': [448, 200704, 200704], 'O_partial': [448, 200704, 0], 'O_final': [0, 0, 200704]}<data_size_each_level_total />{'W': [49152, 18874368, 18874368], 'I': [430080, 921600, 921600], 'O': [3136, 200704, 200704]}<loop_cycles_each_level />{'W': [336, 129024, 129024], 'I': [43008, 129024, 129024], 'O': [672, 129024, 129024]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [64, 3, 1], 'O': [6, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 146.3]], 'I': [[8.0, 0.0], [10.0, 7.1], [7.1, 7.1]], 'O': [[8.0, 0.7], [4.7, 1.6], [1.6, 1.6]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 146.3]], 'I': [[8.0, 0.7], [640.0, 21.4], [21.4, 7.1]], 'O': [[8.0, 4.0], [28.0, 4.7], [4.7, 1.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 0]], 'I': [[8.0, 0.7], [640.0, 7.1], [7.1, 0]], 'O': [[8.0, 4.0], [28.0, 1.6], [1.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [815.8, 181.4], [153.4, 1.6]], 'I': [[8.0, 0.7], [815.8, 181.4], [153.4, 1.6]], 'O': [[8.0, 4.0], [815.8, 181.4], [153.4, 1.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 129024], [336, 336, 384], [129024, 129024, 1]], 'I': [[1, 1, 129024], [672, 43008, 3], [129024, 129024, 1]], 'O': [[1, 1, 129024], [112, 672, 192], [129024, 129024, 1]]}<trans_time_real />{'W': [[0, 1, 129024], [[6, 336, 384], [96, 336, 384]], [[36864, 129024, 1], [9216, 129024, 1]]], 'I': [[0, 1, 129024], [[8, 43008, 3], [840, 43008, 3]], [[1800, 129024, 1], [450, 129024, 1]]], 'O': [[0, 1, 129024], [[7, 672, 192], [6, 672, 192]], [[392, 129024, 1], [98, 129024, 1]]]}<single_stall_cycle />{'W': [[-1], [-330, -240], [-92160, -119808]], 'I': [[-1], [-664, 168], [-127224, -128574]], 'O': [[-1], [-105, -106], [-128632, -128926]]}<single_stall_count />{'W': [129023, 383, 0], 'I': [129023, 2, 0], 'O': [129024, 192, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [36768, 0], 'I': [1344, 0], 'O': [1344, 392]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-89568, -129024], [-127680, -128632]], 1: [[-129024, -129024], [-128632, -129024]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />2</simulation></root>