Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_question3_behav xil_defaultlib.tb_question3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'num' [C:/Users/emanessam26/Desktop/lab5report/lab5report.srcs/sources_1/new/Q3.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'num' [C:/Users/emanessam26/Desktop/lab5report/lab5report.srcs/sources_1/new/Q3.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'num' [C:/Users/emanessam26/Desktop/lab5report/lab5report.srcs/sources_1/new/Q3.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'num' [C:/Users/emanessam26/Desktop/lab5report/lab5report.srcs/sources_1/new/Q3.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'num' [C:/Users/emanessam26/Desktop/lab5report/lab5report.srcs/sources_1/new/Q3.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'num' [C:/Users/emanessam26/Desktop/lab5report/lab5report.srcs/sources_1/new/Q3.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'num' [C:/Users/emanessam26/Desktop/lab5report/lab5report.srcs/sources_1/new/Q3.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'num' [C:/Users/emanessam26/Desktop/lab5report/lab5report.srcs/sources_1/new/Q3.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'num' [C:/Users/emanessam26/Desktop/lab5report/lab5report.srcs/sources_1/new/Q3.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Question2
Compiling module xil_defaultlib.question3
Compiling module xil_defaultlib.tb_question3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_question3_behav
