

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Tue Nov 19 17:10:20 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |                                   |                        |   Latency   |   Interval  | Pipeline|
        |              Instance             |         Module         |  min |  max |  min |  max |   Type  |
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |grp_padding2d_fix16_1_fu_387       |padding2d_fix16_1       |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_4_fu_398       |padding2d_fix16_4       |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_2_fu_409       |padding2d_fix16_2       |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_3_fu_420       |padding2d_fix16_3       |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_1_fu_431  |depthwise_conv2d_fix_1  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_3_fu_446  |depthwise_conv2d_fix_3  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_fu_461    |depthwise_conv2d_fix    |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_2_fu_476  |depthwise_conv2d_fix_2  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_4_fu_491  |depthwise_conv2d_fix_4  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_4_fu_506  |pointwise_conv2d_fix_4  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_2_fu_520  |pointwise_conv2d_fix_2  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_3_fu_534  |pointwise_conv2d_fix_3  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_fu_548    |pointwise_conv2d_fix    |     ?|     ?|     ?|     ?|   none  |
        |grp_max_pooling2d_fix16_1_fu_562   |max_pooling2d_fix16_1   |     ?|     ?|     ?|     ?|   none  |
        |grp_max_pooling2d_fix16_fu_575     |max_pooling2d_fix16     |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_1_fu_588  |pointwise_conv2d_fix_1  |     ?|     ?|     ?|     ?|   none  |
        |grp_up_sampling2d_fix16_fu_600     |up_sampling2d_fix16     |     ?|     ?|     ?|     ?|   none  |
        |grp_up_sampling2d_fix16_1_fu_613   |up_sampling2d_fix16_1   |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_fu_626         |padding2d_fix16         |  1773|  1773|  1773|  1773|   none  |
        +-----------------------------------+------------------------+------+------+------+------+---------+

        * Loop: 
        +----------+-----+-----------------+----------+-----------+-----------+---------------------+----------+
        |          |        Latency        | Iteration|  Initiation Interval  |         Trip        |          |
        | Loop Name| min |       max       |  Latency |  achieved |   target  |        Count        | Pipelined|
        +----------+-----+-----------------+----------+-----------+-----------+---------------------+----------+
        |- Loop 1  |  784|              784|         1|          -|          -|                  784|    no    |
        |- Loop 2  |    0|  281462092005377|         4|          1|          1| 0 ~ 281462092005375 |    yes   |
        +----------+-----+-----------------+----------+-----------+-----------+---------------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (exitcond2)
	3  / (!exitcond2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	45  / (exitcond)
	42  / (!exitcond)
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	41  / true
45 --> 
	46  / true
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.38>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%input_0_array = alloca [784 x i16], align 16" [mnist_AXI_Stream.cpp:28]   --->   Operation 47 'alloca' 'input_0_array' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%out_enable_V = alloca i1, align 1" [mnist_AXI_Stream.cpp:36]   --->   Operation 48 'alloca' 'out_enable_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_de_1 = load i16* @SeparableConv2D_4_de, align 2" [mnist_AXI_Stream.cpp:32]   --->   Operation 49 'load' 'SeparableConv2D_4_de_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %SeparableConv2D_4_de_1 to i32" [mnist_AXI_Stream.cpp:32]   --->   Operation 50 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_wi_1 = load i16* @SeparableConv2D_4_wi, align 2" [mnist_AXI_Stream.cpp:32]   --->   Operation 51 'load' 'SeparableConv2D_4_wi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i16 %SeparableConv2D_4_wi_1 to i32" [mnist_AXI_Stream.cpp:32]   --->   Operation 52 'zext' 'tmp_70_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp_cast, %tmp_70_cast" [mnist_AXI_Stream.cpp:32]   --->   Operation 53 'mul' 'tmp1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !504"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !508"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !512"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !516"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !520"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !524"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !528"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !532"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !536"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !540"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !544"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !548"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !552"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !556"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 68 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:23]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:24]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:25]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_he_1 = load i16* @SeparableConv2D_4_he, align 2" [mnist_AXI_Stream.cpp:32]   --->   Operation 72 'load' 'SeparableConv2D_4_he_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_cast_24 = zext i16 %SeparableConv2D_4_he_1 to i48" [mnist_AXI_Stream.cpp:32]   --->   Operation 73 'zext' 'tmp_cast_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i32 %tmp1 to i48" [mnist_AXI_Stream.cpp:32]   --->   Operation 74 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (8.51ns)   --->   "%array_length = mul i48 %tmp1_cast, %tmp_cast_24" [mnist_AXI_Stream.cpp:32]   --->   Operation 75 'mul' 'array_length' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%array_length_cast = zext i48 %array_length to i49" [mnist_AXI_Stream.cpp:32]   --->   Operation 76 'zext' 'array_length_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %out_enable_V, i1 false)" [mnist_AXI_Stream.cpp:36]   --->   Operation 77 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_enable_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:38]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.76ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:40]   --->   Operation 79 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_3, %2 ]"   --->   Operation 80 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.77ns)   --->   "%exitcond2 = icmp eq i10 %i, -240" [mnist_AXI_Stream.cpp:40]   --->   Operation 81 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.73ns)   --->   "%i_3 = add i10 %i, 1" [mnist_AXI_Stream.cpp:40]   --->   Operation 83 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [mnist_AXI_Stream.cpp:40]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%empty_25 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)" [mnist_AXI_Stream.cpp:41]   --->   Operation 85 'read' 'empty_25' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_25, 0" [mnist_AXI_Stream.cpp:41]   --->   Operation 86 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_70 = zext i10 %i to i64" [mnist_AXI_Stream.cpp:42]   --->   Operation 87 'zext' 'tmp_70' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%input_0_array_addr = getelementptr inbounds [784 x i16]* %input_0_array, i64 0, i64 %tmp_70" [mnist_AXI_Stream.cpp:42]   --->   Operation 88 'getelementptr' 'input_0_array_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (3.25ns)   --->   "store i16 %tmp_data_V, i16* %input_0_array_addr, align 2" [mnist_AXI_Stream.cpp:42]   --->   Operation 89 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:40]   --->   Operation 90 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16([784 x i16]* %input_0_array, [900 x i16]* @Padding2D_0_array)" [mnist_AXI_Stream.cpp:45]   --->   Operation 91 'call' <Predicate = (exitcond2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 92 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16([784 x i16]* %input_0_array, [900 x i16]* @Padding2D_0_array)" [mnist_AXI_Stream.cpp:45]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%Padding2D_0_depth_lo = load i16* @Padding2D_0_depth, align 2" [mnist_AXI_Stream.cpp:49]   --->   Operation 93 'load' 'Padding2D_0_depth_lo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%Padding2D_0_height_l = load i16* @Padding2D_0_height, align 2" [mnist_AXI_Stream.cpp:49]   --->   Operation 94 'load' 'Padding2D_0_height_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%Padding2D_0_width_lo = load i16* @Padding2D_0_width, align 2" [mnist_AXI_Stream.cpp:49]   --->   Operation 95 'load' 'Padding2D_0_width_lo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_he_1 = load i16* @SeparableConv2D_0_he, align 2" [mnist_AXI_Stream.cpp:49]   --->   Operation 96 'load' 'SeparableConv2D_0_he_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_wi_1 = load i16* @SeparableConv2D_0_wi, align 2" [mnist_AXI_Stream.cpp:49]   --->   Operation 97 'load' 'SeparableConv2D_0_wi_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.4(i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo, i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, [784 x i16]* @SeparableConv2D_0_m_s)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:49]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.4(i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo, i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, [784 x i16]* @SeparableConv2D_0_m_s)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:49]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_de_1 = load i16* @SeparableConv2D_0_de, align 2" [mnist_AXI_Stream.cpp:49]   --->   Operation 100 'load' 'SeparableConv2D_0_de_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4(i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, i16 %SeparableConv2D_0_de_1, [12544 x i16]* @SeparableConv2D_0_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:49]   --->   Operation 101 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 102 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4(i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, i16 %SeparableConv2D_0_de_1, [12544 x i16]* @SeparableConv2D_0_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:49]   --->   Operation 102 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_he_2 = load i16* @SeparableConv2D_0_he, align 2" [mnist_AXI_Stream.cpp:54]   --->   Operation 103 'load' 'SeparableConv2D_0_he_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_wi_2 = load i16* @SeparableConv2D_0_wi, align 2" [mnist_AXI_Stream.cpp:54]   --->   Operation 104 'load' 'SeparableConv2D_0_wi_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_depth_1 = load i16* @MaxPooling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:54]   --->   Operation 105 'load' 'MaxPooling2D_0_depth_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_heigh_1 = load i16* @MaxPooling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:54]   --->   Operation 106 'load' 'MaxPooling2D_0_heigh_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_width_1 = load i16* @MaxPooling2D_0_width, align 2" [mnist_AXI_Stream.cpp:54]   --->   Operation 107 'load' 'MaxPooling2D_0_width_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [2/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16.1(i16 %SeparableConv2D_0_he_2, i16 %SeparableConv2D_0_wi_2, i16 %MaxPooling2D_0_depth_1, i16 %MaxPooling2D_0_heigh_1, i16 %MaxPooling2D_0_width_1, [3136 x i16]* @MaxPooling2D_0_array)" [mnist_AXI_Stream.cpp:54]   --->   Operation 108 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 109 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16.1(i16 %SeparableConv2D_0_he_2, i16 %SeparableConv2D_0_wi_2, i16 %MaxPooling2D_0_depth_1, i16 %MaxPooling2D_0_heigh_1, i16 %MaxPooling2D_0_width_1, [3136 x i16]* @MaxPooling2D_0_array)" [mnist_AXI_Stream.cpp:54]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.45>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_depth_2 = load i16* @MaxPooling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:58]   --->   Operation 110 'load' 'MaxPooling2D_0_depth_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_heigh_2 = load i16* @MaxPooling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:58]   --->   Operation 111 'load' 'MaxPooling2D_0_heigh_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_width_2 = load i16* @MaxPooling2D_0_width, align 2" [mnist_AXI_Stream.cpp:58]   --->   Operation 112 'load' 'MaxPooling2D_0_width_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (8.45ns)   --->   "call fastcc void @padding2d_fix16.4(i16 %MaxPooling2D_0_depth_2, i16 %MaxPooling2D_0_heigh_2, i16 %MaxPooling2D_0_width_2, [4096 x i16]* @Padding2D_1_array)" [mnist_AXI_Stream.cpp:58]   --->   Operation 113 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 114 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.4(i16 %MaxPooling2D_0_depth_2, i16 %MaxPooling2D_0_heigh_2, i16 %MaxPooling2D_0_width_2, [4096 x i16]* @Padding2D_1_array)" [mnist_AXI_Stream.cpp:58]   --->   Operation 114 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%Padding2D_1_depth_lo = load i16* @Padding2D_1_depth, align 2" [mnist_AXI_Stream.cpp:62]   --->   Operation 115 'load' 'Padding2D_1_depth_lo' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%Padding2D_1_height_l = load i16* @Padding2D_1_height, align 2" [mnist_AXI_Stream.cpp:62]   --->   Operation 116 'load' 'Padding2D_1_height_l' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%Padding2D_1_width_lo = load i16* @Padding2D_1_width, align 2" [mnist_AXI_Stream.cpp:62]   --->   Operation 117 'load' 'Padding2D_1_width_lo' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_he_1 = load i16* @SeparableConv2D_1_he, align 2" [mnist_AXI_Stream.cpp:62]   --->   Operation 118 'load' 'SeparableConv2D_1_he_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_wi_1 = load i16* @SeparableConv2D_1_wi, align 2" [mnist_AXI_Stream.cpp:62]   --->   Operation 119 'load' 'SeparableConv2D_1_wi_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.3(i16 %Padding2D_1_height_l, i16 %Padding2D_1_width_lo, i16 %Padding2D_1_depth_lo, i16 %SeparableConv2D_1_he_1, i16 %SeparableConv2D_1_wi_1, [3136 x i16]* @SeparableConv2D_1_m_s)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:62]   --->   Operation 120 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 121 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.3(i16 %Padding2D_1_height_l, i16 %Padding2D_1_width_lo, i16 %Padding2D_1_depth_lo, i16 %SeparableConv2D_1_he_1, i16 %SeparableConv2D_1_wi_1, [3136 x i16]* @SeparableConv2D_1_m_s)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:62]   --->   Operation 121 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_de_1 = load i16* @SeparableConv2D_1_de, align 2" [mnist_AXI_Stream.cpp:62]   --->   Operation 122 'load' 'SeparableConv2D_1_de_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3(i16 zeroext %Padding2D_1_depth_lo, i16 zeroext %SeparableConv2D_1_he_1, i16 zeroext %SeparableConv2D_1_wi_1, i16 zeroext %SeparableConv2D_1_de_1)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:62]   --->   Operation 123 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 124 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3(i16 zeroext %Padding2D_1_depth_lo, i16 zeroext %SeparableConv2D_1_he_1, i16 zeroext %SeparableConv2D_1_wi_1, i16 zeroext %SeparableConv2D_1_de_1)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:62]   --->   Operation 124 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_he_2 = load i16* @SeparableConv2D_1_he, align 2" [mnist_AXI_Stream.cpp:67]   --->   Operation 125 'load' 'SeparableConv2D_1_he_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_wi_2 = load i16* @SeparableConv2D_1_wi, align 2" [mnist_AXI_Stream.cpp:67]   --->   Operation 126 'load' 'SeparableConv2D_1_wi_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_depth_1 = load i16* @MaxPooling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:67]   --->   Operation 127 'load' 'MaxPooling2D_1_depth_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_heigh_1 = load i16* @MaxPooling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:67]   --->   Operation 128 'load' 'MaxPooling2D_1_heigh_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_width_1 = load i16* @MaxPooling2D_1_width, align 2" [mnist_AXI_Stream.cpp:67]   --->   Operation 129 'load' 'MaxPooling2D_1_width_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [2/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i16 %SeparableConv2D_1_he_2, i16 %SeparableConv2D_1_wi_2, [1568 x i16]* @SeparableConv2D_1_ar, i16 %MaxPooling2D_1_depth_1, i16 %MaxPooling2D_1_heigh_1, i16 %MaxPooling2D_1_width_1, [392 x i16]* @MaxPooling2D_1_array)" [mnist_AXI_Stream.cpp:67]   --->   Operation 130 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 131 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i16 %SeparableConv2D_1_he_2, i16 %SeparableConv2D_1_wi_2, [1568 x i16]* @SeparableConv2D_1_ar, i16 %MaxPooling2D_1_depth_1, i16 %MaxPooling2D_1_heigh_1, i16 %MaxPooling2D_1_width_1, [392 x i16]* @MaxPooling2D_1_array)" [mnist_AXI_Stream.cpp:67]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.45>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_depth_2 = load i16* @MaxPooling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 132 'load' 'MaxPooling2D_1_depth_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_heigh_2 = load i16* @MaxPooling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 133 'load' 'MaxPooling2D_1_heigh_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_width_2 = load i16* @MaxPooling2D_1_width, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 134 'load' 'MaxPooling2D_1_width_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [2/2] (8.45ns)   --->   "call fastcc void @padding2d_fix16.3(i16 %MaxPooling2D_1_depth_2, i16 %MaxPooling2D_1_heigh_2, i16 %MaxPooling2D_1_width_2, [648 x i16]* @Padding2D_2_array)" [mnist_AXI_Stream.cpp:71]   --->   Operation 135 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.3(i16 %MaxPooling2D_1_depth_2, i16 %MaxPooling2D_1_heigh_2, i16 %MaxPooling2D_1_width_2, [648 x i16]* @Padding2D_2_array)" [mnist_AXI_Stream.cpp:71]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%Padding2D_2_depth_lo = load i16* @Padding2D_2_depth, align 2" [mnist_AXI_Stream.cpp:75]   --->   Operation 137 'load' 'Padding2D_2_depth_lo' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%Padding2D_2_height_l = load i16* @Padding2D_2_height, align 2" [mnist_AXI_Stream.cpp:75]   --->   Operation 138 'load' 'Padding2D_2_height_l' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%Padding2D_2_width_lo = load i16* @Padding2D_2_width, align 2" [mnist_AXI_Stream.cpp:75]   --->   Operation 139 'load' 'Padding2D_2_width_lo' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_he_1 = load i16* @SeparableConv2D_2_he, align 2" [mnist_AXI_Stream.cpp:75]   --->   Operation 140 'load' 'SeparableConv2D_2_he_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_wi_1 = load i16* @SeparableConv2D_2_wi, align 2" [mnist_AXI_Stream.cpp:75]   --->   Operation 141 'load' 'SeparableConv2D_2_wi_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i16 zeroext %Padding2D_2_height_l, i16 zeroext %Padding2D_2_width_lo, i16 zeroext %Padding2D_2_depth_lo, i16 zeroext %SeparableConv2D_2_he_1, i16 zeroext %SeparableConv2D_2_wi_1)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:75]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 143 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i16 zeroext %Padding2D_2_height_l, i16 zeroext %Padding2D_2_width_lo, i16 zeroext %Padding2D_2_depth_lo, i16 zeroext %SeparableConv2D_2_he_1, i16 zeroext %SeparableConv2D_2_wi_1)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:75]   --->   Operation 143 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_de_1 = load i16* @SeparableConv2D_2_de, align 2" [mnist_AXI_Stream.cpp:75]   --->   Operation 144 'load' 'SeparableConv2D_2_de_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix(i16 %Padding2D_2_depth_lo, i16 %SeparableConv2D_2_he_1, i16 %SeparableConv2D_2_wi_1, [392 x i16]* @SeparableConv2D_2_m_s, i16 %SeparableConv2D_2_de_1, [392 x i16]* @SeparableConv2D_2_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:75]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 146 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix(i16 %Padding2D_2_depth_lo, i16 %SeparableConv2D_2_he_1, i16 %SeparableConv2D_2_wi_1, [392 x i16]* @SeparableConv2D_2_m_s, i16 %SeparableConv2D_2_de_1, [392 x i16]* @SeparableConv2D_2_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:75]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_he_2 = load i16* @SeparableConv2D_2_he, align 2" [mnist_AXI_Stream.cpp:80]   --->   Operation 147 'load' 'SeparableConv2D_2_he_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_wi_2 = load i16* @SeparableConv2D_2_wi, align 2" [mnist_AXI_Stream.cpp:80]   --->   Operation 148 'load' 'SeparableConv2D_2_wi_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%UpSampling2D_0_depth_1 = load i16* @UpSampling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:80]   --->   Operation 149 'load' 'UpSampling2D_0_depth_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%UpSampling2D_0_heigh_1 = load i16* @UpSampling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:80]   --->   Operation 150 'load' 'UpSampling2D_0_heigh_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%UpSampling2D_0_width_1 = load i16* @UpSampling2D_0_width, align 2" [mnist_AXI_Stream.cpp:80]   --->   Operation 151 'load' 'UpSampling2D_0_width_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 152 [2/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16.1(i16 zeroext %SeparableConv2D_2_he_2, i16 zeroext %SeparableConv2D_2_wi_2, i16 zeroext %UpSampling2D_0_depth_1, i16 zeroext %UpSampling2D_0_heigh_1, i16 zeroext %UpSampling2D_0_width_1)" [mnist_AXI_Stream.cpp:80]   --->   Operation 152 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 153 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16.1(i16 zeroext %SeparableConv2D_2_he_2, i16 zeroext %SeparableConv2D_2_wi_2, i16 zeroext %UpSampling2D_0_depth_1, i16 zeroext %UpSampling2D_0_heigh_1, i16 zeroext %UpSampling2D_0_width_1)" [mnist_AXI_Stream.cpp:80]   --->   Operation 153 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 8.45>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%UpSampling2D_0_depth_2 = load i16* @UpSampling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:84]   --->   Operation 154 'load' 'UpSampling2D_0_depth_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (0.00ns)   --->   "%UpSampling2D_0_heigh_2 = load i16* @UpSampling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:84]   --->   Operation 155 'load' 'UpSampling2D_0_heigh_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%UpSampling2D_0_width_2 = load i16* @UpSampling2D_0_width, align 2" [mnist_AXI_Stream.cpp:84]   --->   Operation 156 'load' 'UpSampling2D_0_width_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 157 [2/2] (8.45ns)   --->   "call fastcc void @padding2d_fix16.2(i16 %UpSampling2D_0_depth_2, i16 %UpSampling2D_0_heigh_2, i16 %UpSampling2D_0_width_2, [1568 x i16]* @UpSampling2D_0_array, [2048 x i16]* @Padding2D_3_array)" [mnist_AXI_Stream.cpp:84]   --->   Operation 157 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 158 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.2(i16 %UpSampling2D_0_depth_2, i16 %UpSampling2D_0_heigh_2, i16 %UpSampling2D_0_width_2, [1568 x i16]* @UpSampling2D_0_array, [2048 x i16]* @Padding2D_3_array)" [mnist_AXI_Stream.cpp:84]   --->   Operation 158 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 159 [1/1] (0.00ns)   --->   "%Padding2D_3_depth_lo = load i16* @Padding2D_3_depth, align 2" [mnist_AXI_Stream.cpp:88]   --->   Operation 159 'load' 'Padding2D_3_depth_lo' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 160 [1/1] (0.00ns)   --->   "%Padding2D_3_height_l = load i16* @Padding2D_3_height, align 2" [mnist_AXI_Stream.cpp:88]   --->   Operation 160 'load' 'Padding2D_3_height_l' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 161 [1/1] (0.00ns)   --->   "%Padding2D_3_width_lo = load i16* @Padding2D_3_width, align 2" [mnist_AXI_Stream.cpp:88]   --->   Operation 161 'load' 'Padding2D_3_width_lo' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 162 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_he_1 = load i16* @SeparableConv2D_3_he, align 2" [mnist_AXI_Stream.cpp:88]   --->   Operation 162 'load' 'SeparableConv2D_3_he_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 163 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_wi_1 = load i16* @SeparableConv2D_3_wi, align 2" [mnist_AXI_Stream.cpp:88]   --->   Operation 163 'load' 'SeparableConv2D_3_wi_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 164 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix(i16 zeroext %Padding2D_3_height_l, i16 zeroext %Padding2D_3_width_lo, i16 zeroext %Padding2D_3_depth_lo, i16 zeroext %SeparableConv2D_3_he_1, i16 zeroext %SeparableConv2D_3_wi_1)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:88]   --->   Operation 164 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 165 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix(i16 zeroext %Padding2D_3_height_l, i16 zeroext %Padding2D_3_width_lo, i16 zeroext %Padding2D_3_depth_lo, i16 zeroext %SeparableConv2D_3_he_1, i16 zeroext %SeparableConv2D_3_wi_1)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:88]   --->   Operation 165 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 166 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_de_1 = load i16* @SeparableConv2D_3_de, align 2" [mnist_AXI_Stream.cpp:88]   --->   Operation 166 'load' 'SeparableConv2D_3_de_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 167 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2(i16 %Padding2D_3_depth_lo, i16 %SeparableConv2D_3_he_1, i16 %SeparableConv2D_3_wi_1, [1568 x i16]* @SeparableConv2D_3_m_s, i16 %SeparableConv2D_3_de_1, [3136 x i16]* @SeparableConv2D_3_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:88]   --->   Operation 167 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 168 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2(i16 %Padding2D_3_depth_lo, i16 %SeparableConv2D_3_he_1, i16 %SeparableConv2D_3_wi_1, [1568 x i16]* @SeparableConv2D_3_m_s, i16 %SeparableConv2D_3_de_1, [3136 x i16]* @SeparableConv2D_3_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:88]   --->   Operation 168 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 169 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_he_2 = load i16* @SeparableConv2D_3_he, align 2" [mnist_AXI_Stream.cpp:93]   --->   Operation 169 'load' 'SeparableConv2D_3_he_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 170 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_wi_2 = load i16* @SeparableConv2D_3_wi, align 2" [mnist_AXI_Stream.cpp:93]   --->   Operation 170 'load' 'SeparableConv2D_3_wi_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 171 [1/1] (0.00ns)   --->   "%UpSampling2D_1_depth_1 = load i16* @UpSampling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:93]   --->   Operation 171 'load' 'UpSampling2D_1_depth_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 172 [1/1] (0.00ns)   --->   "%UpSampling2D_1_heigh_1 = load i16* @UpSampling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:93]   --->   Operation 172 'load' 'UpSampling2D_1_heigh_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 173 [1/1] (0.00ns)   --->   "%UpSampling2D_1_width_1 = load i16* @UpSampling2D_1_width, align 2" [mnist_AXI_Stream.cpp:93]   --->   Operation 173 'load' 'UpSampling2D_1_width_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 174 [2/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i16 zeroext %SeparableConv2D_3_he_2, i16 zeroext %SeparableConv2D_3_wi_2, i16 zeroext %UpSampling2D_1_depth_1, i16 zeroext %UpSampling2D_1_heigh_1, i16 zeroext %UpSampling2D_1_width_1)" [mnist_AXI_Stream.cpp:93]   --->   Operation 174 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 175 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i16 zeroext %SeparableConv2D_3_he_2, i16 zeroext %SeparableConv2D_3_wi_2, i16 zeroext %UpSampling2D_1_depth_1, i16 zeroext %UpSampling2D_1_heigh_1, i16 zeroext %UpSampling2D_1_width_1)" [mnist_AXI_Stream.cpp:93]   --->   Operation 175 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 8.45>
ST_35 : Operation 176 [1/1] (0.00ns)   --->   "%UpSampling2D_1_depth_2 = load i16* @UpSampling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:97]   --->   Operation 176 'load' 'UpSampling2D_1_depth_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%UpSampling2D_1_heigh_2 = load i16* @UpSampling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:97]   --->   Operation 177 'load' 'UpSampling2D_1_heigh_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 178 [1/1] (0.00ns)   --->   "%UpSampling2D_1_width_2 = load i16* @UpSampling2D_1_width, align 2" [mnist_AXI_Stream.cpp:97]   --->   Operation 178 'load' 'UpSampling2D_1_width_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 179 [2/2] (8.45ns)   --->   "call fastcc void @padding2d_fix16.1(i16 %UpSampling2D_1_depth_2, i16 %UpSampling2D_1_heigh_2, i16 %UpSampling2D_1_width_2, [12544 x i16]* @UpSampling2D_1_array, [14400 x i16]* @Padding2D_4_array)" [mnist_AXI_Stream.cpp:97]   --->   Operation 179 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 180 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.1(i16 %UpSampling2D_1_depth_2, i16 %UpSampling2D_1_heigh_2, i16 %UpSampling2D_1_width_2, [12544 x i16]* @UpSampling2D_1_array, [14400 x i16]* @Padding2D_4_array)" [mnist_AXI_Stream.cpp:97]   --->   Operation 180 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 181 [1/1] (0.00ns)   --->   "%Padding2D_4_depth_lo = load i16* @Padding2D_4_depth, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 181 'load' 'Padding2D_4_depth_lo' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 182 [1/1] (0.00ns)   --->   "%Padding2D_4_height_l = load i16* @Padding2D_4_height, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 182 'load' 'Padding2D_4_height_l' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 183 [1/1] (0.00ns)   --->   "%Padding2D_4_width_lo = load i16* @Padding2D_4_width, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 183 'load' 'Padding2D_4_width_lo' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_he_2 = load i16* @SeparableConv2D_4_he, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 184 'load' 'SeparableConv2D_4_he_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_wi_2 = load i16* @SeparableConv2D_4_wi, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 185 'load' 'SeparableConv2D_4_wi_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 186 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i16 %Padding2D_4_height_l, i16 %Padding2D_4_width_lo, i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_2, i16 %SeparableConv2D_4_wi_2, [12544 x i16]* @SeparableConv2D_4_m_s)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:101]   --->   Operation 186 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 187 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i16 %Padding2D_4_height_l, i16 %Padding2D_4_width_lo, i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_2, i16 %SeparableConv2D_4_wi_2, [12544 x i16]* @SeparableConv2D_4_m_s)" [layers_c/separable_conv2d.cpp:13->mnist_AXI_Stream.cpp:101]   --->   Operation 187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 188 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_de_2 = load i16* @SeparableConv2D_4_de, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 188 'load' 'SeparableConv2D_4_de_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 189 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1(i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_2, i16 %SeparableConv2D_4_wi_2, i16 %SeparableConv2D_4_de_2, [784 x i16]* @SeparableConv2D_4_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:101]   --->   Operation 189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 3.10>
ST_40 : Operation 190 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1(i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_2, i16 %SeparableConv2D_4_wi_2, i16 %SeparableConv2D_4_de_2, [784 x i16]* @SeparableConv2D_4_ar)" [layers_c/separable_conv2d.cpp:18->mnist_AXI_Stream.cpp:101]   --->   Operation 190 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 191 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %out_enable_V, i1 true)" [mnist_AXI_Stream.cpp:106]   --->   Operation 191 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_40 : Operation 192 [1/1] (3.10ns)   --->   "%tmp_s = add i49 %array_length_cast, -1" [mnist_AXI_Stream.cpp:147]   --->   Operation 192 'add' 'tmp_s' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 193 [1/1] (1.76ns)   --->   "br label %4" [mnist_AXI_Stream.cpp:130]   --->   Operation 193 'br' <Predicate = true> <Delay = 1.76>

State 41 <SV = 40> <Delay = 3.81>
ST_41 : Operation 194 [1/1] (0.00ns)   --->   "%i1 = phi i48 [ 0, %3 ], [ %i_4, %._crit_edge122 ]"   --->   Operation 194 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 195 [1/1] (2.83ns)   --->   "%exitcond = icmp eq i48 %i1, %array_length" [mnist_AXI_Stream.cpp:130]   --->   Operation 195 'icmp' 'exitcond' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 196 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 281462092005375, i64 0)"   --->   Operation 196 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 197 [1/1] (3.10ns)   --->   "%i_4 = add i48 %i1, 1" [mnist_AXI_Stream.cpp:130]   --->   Operation 197 'add' 'i_4' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %._crit_edge" [mnist_AXI_Stream.cpp:130]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 199 [1/1] (0.00ns)   --->   "%i1_cast2 = zext i48 %i1 to i64" [mnist_AXI_Stream.cpp:130]   --->   Operation 199 'zext' 'i1_cast2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 200 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_ar_1 = getelementptr [784 x i16]* @SeparableConv2D_4_ar, i64 0, i64 %i1_cast2" [mnist_AXI_Stream.cpp:152]   --->   Operation 200 'getelementptr' 'SeparableConv2D_4_ar_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 201 [1/1] (0.00ns)   --->   "%i1_cast = zext i48 %i1 to i49" [mnist_AXI_Stream.cpp:130]   --->   Operation 201 'zext' 'i1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 202 [1/1] (2.83ns)   --->   "%tmp_user_V = icmp eq i48 %i1, 0" [mnist_AXI_Stream.cpp:144]   --->   Operation 202 'icmp' 'tmp_user_V' <Predicate = (!exitcond)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 203 [1/1] (2.87ns)   --->   "%tmp_last_V = icmp eq i49 %i1_cast, %tmp_s" [mnist_AXI_Stream.cpp:147]   --->   Operation 203 'icmp' 'tmp_last_V' <Predicate = (!exitcond)> <Delay = 2.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [mnist_AXI_Stream.cpp:130]   --->   Operation 204 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:131]   --->   Operation 205 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 206 [1/1] (1.00ns)   --->   "%out_enable_V_read = call i1 @_ssdm_op_Read.s_axilite.i1P(i1* %out_enable_V)" [mnist_AXI_Stream.cpp:151]   --->   Operation 206 'read' 'out_enable_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_42 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %out_enable_V_read, label %5, label %._crit_edge122" [mnist_AXI_Stream.cpp:151]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 208 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %SeparableConv2D_4_ar_1, align 2" [mnist_AXI_Stream.cpp:152]   --->   Operation 208 'load' 'tmp_data_V_1' <Predicate = (out_enable_V_read)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 43 <SV = 42> <Delay = 3.25>
ST_43 : Operation 209 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %SeparableConv2D_4_ar_1, align 2" [mnist_AXI_Stream.cpp:152]   --->   Operation 209 'load' 'tmp_data_V_1' <Predicate = (out_enable_V_read)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_43 : Operation 210 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:153]   --->   Operation 210 'write' <Predicate = (out_enable_V_read)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 211 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:153]   --->   Operation 211 'write' <Predicate = (out_enable_V_read)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_44 : Operation 212 [1/1] (0.00ns)   --->   "br label %._crit_edge122" [mnist_AXI_Stream.cpp:154]   --->   Operation 212 'br' <Predicate = (out_enable_V_read)> <Delay = 0.00>
ST_44 : Operation 213 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)" [mnist_AXI_Stream.cpp:155]   --->   Operation 213 'specregionend' 'empty_27' <Predicate = (!exitcond)> <Delay = 0.00>
ST_44 : Operation 214 [1/1] (0.00ns)   --->   "br label %4" [mnist_AXI_Stream.cpp:130]   --->   Operation 214 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 45 <SV = 41> <Delay = 0.00>
ST_45 : Operation 215 [2/2] (0.00ns)   --->   "ret void" [mnist_AXI_Stream.cpp:156]   --->   Operation 215 'ret' <Predicate = true> <Delay = 0.00>

State 46 <SV = 42> <Delay = 0.00>
ST_46 : Operation 216 [1/2] (0.00ns)   --->   "ret void" [mnist_AXI_Stream.cpp:156]   --->   Operation 216 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SeparableConv2D_4_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_4_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_4_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ MaxPooling2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_1_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ MaxPooling2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_2_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_2_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_2_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_2_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ UpSampling2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_3_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_3_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_3_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_3_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ UpSampling2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_4_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_4_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_4_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_4_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_4_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_0_array          (alloca           ) [ 00111000000000000000000000000000000000000000000]
out_enable_V           (alloca           ) [ 00111111111111111111111111111111111111111111100]
SeparableConv2D_4_de_1 (load             ) [ 00000000000000000000000000000000000000000000000]
tmp_cast               (zext             ) [ 00000000000000000000000000000000000000000000000]
SeparableConv2D_4_wi_1 (load             ) [ 00000000000000000000000000000000000000000000000]
tmp_70_cast            (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp1                   (mul              ) [ 00100000000000000000000000000000000000000000000]
StgValue_54            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_55            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_56            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_57            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_58            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_59            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_60            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_61            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_62            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_63            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_64            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_65            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_66            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_67            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_68            (spectopmodule    ) [ 00000000000000000000000000000000000000000000000]
StgValue_69            (specinterface    ) [ 00000000000000000000000000000000000000000000000]
StgValue_70            (specinterface    ) [ 00000000000000000000000000000000000000000000000]
StgValue_71            (specinterface    ) [ 00000000000000000000000000000000000000000000000]
SeparableConv2D_4_he_1 (load             ) [ 00000000000000000000000000000000000000000000000]
tmp_cast_24            (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp1_cast              (zext             ) [ 00000000000000000000000000000000000000000000000]
array_length           (mul              ) [ 00011111111111111111111111111111111111111111100]
array_length_cast      (zext             ) [ 00011111111111111111111111111111111111111000000]
StgValue_77            (write            ) [ 00000000000000000000000000000000000000000000000]
StgValue_78            (specinterface    ) [ 00000000000000000000000000000000000000000000000]
StgValue_79            (br               ) [ 00110000000000000000000000000000000000000000000]
i                      (phi              ) [ 00010000000000000000000000000000000000000000000]
exitcond2              (icmp             ) [ 00010000000000000000000000000000000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
i_3                    (add              ) [ 00110000000000000000000000000000000000000000000]
StgValue_84            (br               ) [ 00000000000000000000000000000000000000000000000]
empty_25               (read             ) [ 00000000000000000000000000000000000000000000000]
tmp_data_V             (extractvalue     ) [ 00000000000000000000000000000000000000000000000]
tmp_70                 (zext             ) [ 00000000000000000000000000000000000000000000000]
input_0_array_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000000000]
StgValue_89            (store            ) [ 00000000000000000000000000000000000000000000000]
StgValue_90            (br               ) [ 00110000000000000000000000000000000000000000000]
StgValue_92            (call             ) [ 00000000000000000000000000000000000000000000000]
Padding2D_0_depth_lo   (load             ) [ 00000011100000000000000000000000000000000000000]
Padding2D_0_height_l   (load             ) [ 00000010000000000000000000000000000000000000000]
Padding2D_0_width_lo   (load             ) [ 00000010000000000000000000000000000000000000000]
SeparableConv2D_0_he_1 (load             ) [ 00000011100000000000000000000000000000000000000]
SeparableConv2D_0_wi_1 (load             ) [ 00000011100000000000000000000000000000000000000]
StgValue_99            (call             ) [ 00000000000000000000000000000000000000000000000]
SeparableConv2D_0_de_1 (load             ) [ 00000000100000000000000000000000000000000000000]
StgValue_102           (call             ) [ 00000000000000000000000000000000000000000000000]
SeparableConv2D_0_he_2 (load             ) [ 00000000001000000000000000000000000000000000000]
SeparableConv2D_0_wi_2 (load             ) [ 00000000001000000000000000000000000000000000000]
MaxPooling2D_0_depth_1 (load             ) [ 00000000001000000000000000000000000000000000000]
MaxPooling2D_0_heigh_1 (load             ) [ 00000000001000000000000000000000000000000000000]
MaxPooling2D_0_width_1 (load             ) [ 00000000001000000000000000000000000000000000000]
StgValue_109           (call             ) [ 00000000000000000000000000000000000000000000000]
MaxPooling2D_0_depth_2 (load             ) [ 00000000000010000000000000000000000000000000000]
MaxPooling2D_0_heigh_2 (load             ) [ 00000000000010000000000000000000000000000000000]
MaxPooling2D_0_width_2 (load             ) [ 00000000000010000000000000000000000000000000000]
StgValue_114           (call             ) [ 00000000000000000000000000000000000000000000000]
Padding2D_1_depth_lo   (load             ) [ 00000000000000111000000000000000000000000000000]
Padding2D_1_height_l   (load             ) [ 00000000000000100000000000000000000000000000000]
Padding2D_1_width_lo   (load             ) [ 00000000000000100000000000000000000000000000000]
SeparableConv2D_1_he_1 (load             ) [ 00000000000000111000000000000000000000000000000]
SeparableConv2D_1_wi_1 (load             ) [ 00000000000000111000000000000000000000000000000]
StgValue_121           (call             ) [ 00000000000000000000000000000000000000000000000]
SeparableConv2D_1_de_1 (load             ) [ 00000000000000001000000000000000000000000000000]
StgValue_124           (call             ) [ 00000000000000000000000000000000000000000000000]
SeparableConv2D_1_he_2 (load             ) [ 00000000000000000010000000000000000000000000000]
SeparableConv2D_1_wi_2 (load             ) [ 00000000000000000010000000000000000000000000000]
MaxPooling2D_1_depth_1 (load             ) [ 00000000000000000010000000000000000000000000000]
MaxPooling2D_1_heigh_1 (load             ) [ 00000000000000000010000000000000000000000000000]
MaxPooling2D_1_width_1 (load             ) [ 00000000000000000010000000000000000000000000000]
StgValue_131           (call             ) [ 00000000000000000000000000000000000000000000000]
MaxPooling2D_1_depth_2 (load             ) [ 00000000000000000000100000000000000000000000000]
MaxPooling2D_1_heigh_2 (load             ) [ 00000000000000000000100000000000000000000000000]
MaxPooling2D_1_width_2 (load             ) [ 00000000000000000000100000000000000000000000000]
StgValue_136           (call             ) [ 00000000000000000000000000000000000000000000000]
Padding2D_2_depth_lo   (load             ) [ 00000000000000000000001110000000000000000000000]
Padding2D_2_height_l   (load             ) [ 00000000000000000000001000000000000000000000000]
Padding2D_2_width_lo   (load             ) [ 00000000000000000000001000000000000000000000000]
SeparableConv2D_2_he_1 (load             ) [ 00000000000000000000001110000000000000000000000]
SeparableConv2D_2_wi_1 (load             ) [ 00000000000000000000001110000000000000000000000]
StgValue_143           (call             ) [ 00000000000000000000000000000000000000000000000]
SeparableConv2D_2_de_1 (load             ) [ 00000000000000000000000010000000000000000000000]
StgValue_146           (call             ) [ 00000000000000000000000000000000000000000000000]
SeparableConv2D_2_he_2 (load             ) [ 00000000000000000000000000100000000000000000000]
SeparableConv2D_2_wi_2 (load             ) [ 00000000000000000000000000100000000000000000000]
UpSampling2D_0_depth_1 (load             ) [ 00000000000000000000000000100000000000000000000]
UpSampling2D_0_heigh_1 (load             ) [ 00000000000000000000000000100000000000000000000]
UpSampling2D_0_width_1 (load             ) [ 00000000000000000000000000100000000000000000000]
StgValue_153           (call             ) [ 00000000000000000000000000000000000000000000000]
UpSampling2D_0_depth_2 (load             ) [ 00000000000000000000000000001000000000000000000]
UpSampling2D_0_heigh_2 (load             ) [ 00000000000000000000000000001000000000000000000]
UpSampling2D_0_width_2 (load             ) [ 00000000000000000000000000001000000000000000000]
StgValue_158           (call             ) [ 00000000000000000000000000000000000000000000000]
Padding2D_3_depth_lo   (load             ) [ 00000000000000000000000000000011100000000000000]
Padding2D_3_height_l   (load             ) [ 00000000000000000000000000000010000000000000000]
Padding2D_3_width_lo   (load             ) [ 00000000000000000000000000000010000000000000000]
SeparableConv2D_3_he_1 (load             ) [ 00000000000000000000000000000011100000000000000]
SeparableConv2D_3_wi_1 (load             ) [ 00000000000000000000000000000011100000000000000]
StgValue_165           (call             ) [ 00000000000000000000000000000000000000000000000]
SeparableConv2D_3_de_1 (load             ) [ 00000000000000000000000000000000100000000000000]
StgValue_168           (call             ) [ 00000000000000000000000000000000000000000000000]
SeparableConv2D_3_he_2 (load             ) [ 00000000000000000000000000000000001000000000000]
SeparableConv2D_3_wi_2 (load             ) [ 00000000000000000000000000000000001000000000000]
UpSampling2D_1_depth_1 (load             ) [ 00000000000000000000000000000000001000000000000]
UpSampling2D_1_heigh_1 (load             ) [ 00000000000000000000000000000000001000000000000]
UpSampling2D_1_width_1 (load             ) [ 00000000000000000000000000000000001000000000000]
StgValue_175           (call             ) [ 00000000000000000000000000000000000000000000000]
UpSampling2D_1_depth_2 (load             ) [ 00000000000000000000000000000000000010000000000]
UpSampling2D_1_heigh_2 (load             ) [ 00000000000000000000000000000000000010000000000]
UpSampling2D_1_width_2 (load             ) [ 00000000000000000000000000000000000010000000000]
StgValue_180           (call             ) [ 00000000000000000000000000000000000000000000000]
Padding2D_4_depth_lo   (load             ) [ 00000000000000000000000000000000000000111000000]
Padding2D_4_height_l   (load             ) [ 00000000000000000000000000000000000000100000000]
Padding2D_4_width_lo   (load             ) [ 00000000000000000000000000000000000000100000000]
SeparableConv2D_4_he_2 (load             ) [ 00000000000000000000000000000000000000111000000]
SeparableConv2D_4_wi_2 (load             ) [ 00000000000000000000000000000000000000111000000]
StgValue_187           (call             ) [ 00000000000000000000000000000000000000000000000]
SeparableConv2D_4_de_2 (load             ) [ 00000000000000000000000000000000000000001000000]
StgValue_190           (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_191           (write            ) [ 00000000000000000000000000000000000000000000000]
tmp_s                  (add              ) [ 00000000000000000000000000000000000000000111100]
StgValue_193           (br               ) [ 00000000000000000000000000000000000000001111100]
i1                     (phi              ) [ 00000000000000000000000000000000000000000100000]
exitcond               (icmp             ) [ 00000000000000000000000000000000000000000111100]
empty_26               (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
i_4                    (add              ) [ 00000000000000000000000000000000000000001111100]
StgValue_198           (br               ) [ 00000000000000000000000000000000000000000000000]
i1_cast2               (zext             ) [ 00000000000000000000000000000000000000000000000]
SeparableConv2D_4_ar_1 (getelementptr    ) [ 00000000000000000000000000000000000000000111000]
i1_cast                (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_user_V             (icmp             ) [ 00000000000000000000000000000000000000000111100]
tmp_last_V             (icmp             ) [ 00000000000000000000000000000000000000000111100]
tmp_1                  (specregionbegin  ) [ 00000000000000000000000000000000000000000101100]
StgValue_205           (specpipeline     ) [ 00000000000000000000000000000000000000000000000]
out_enable_V_read      (read             ) [ 00000000000000000000000000000000000000000111100]
StgValue_207           (br               ) [ 00000000000000000000000000000000000000000000000]
tmp_data_V_1           (load             ) [ 00000000000000000000000000000000000000000100100]
StgValue_211           (write            ) [ 00000000000000000000000000000000000000000000000]
StgValue_212           (br               ) [ 00000000000000000000000000000000000000000000000]
empty_27               (specregionend    ) [ 00000000000000000000000000000000000000000000000]
StgValue_214           (br               ) [ 00000000000000000000000000000000000000001111100]
StgValue_216           (ret              ) [ 00000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="SeparableConv2D_4_de">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_de"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="SeparableConv2D_4_he">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_he"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="SeparableConv2D_4_wi">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_wi"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Padding2D_0_array">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Padding2D_0_depth">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Padding2D_0_height">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_height"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="Padding2D_0_width">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="SeparableConv2D_0_de">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_de"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="SeparableConv2D_0_he">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_he"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="SeparableConv2D_0_wi">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_wi"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="SeparableConv2D_0_w_s">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="SeparableConv2D_0_m_s">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="SeparableConv2D_0_b_s">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="SeparableConv2D_0_ar">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="MaxPooling2D_0_depth">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="MaxPooling2D_0_heigh">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_heigh"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="MaxPooling2D_0_width">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="MaxPooling2D_0_array">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="Padding2D_1_array">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="Padding2D_1_depth">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="Padding2D_1_height">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_height"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="Padding2D_1_width">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="SeparableConv2D_1_de">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_de"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="SeparableConv2D_1_he">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_he"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="SeparableConv2D_1_wi">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_wi"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="SeparableConv2D_1_w_s">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="SeparableConv2D_1_m_s">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="SeparableConv2D_1_b_s">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="SeparableConv2D_1_ar">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="MaxPooling2D_1_depth">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="MaxPooling2D_1_heigh">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_heigh"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="MaxPooling2D_1_width">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="MaxPooling2D_1_array">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="Padding2D_2_array">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="Padding2D_2_depth">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_depth"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="Padding2D_2_height">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_height"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="Padding2D_2_width">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_width"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="SeparableConv2D_2_de">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_de"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="SeparableConv2D_2_he">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_he"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="SeparableConv2D_2_wi">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_wi"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="SeparableConv2D_2_m_s">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="SeparableConv2D_2_w_s">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="SeparableConv2D_2_b_s">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="SeparableConv2D_2_ar">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="UpSampling2D_0_depth">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="UpSampling2D_0_heigh">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_heigh"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="UpSampling2D_0_width">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="UpSampling2D_0_array">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="Padding2D_3_array">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="Padding2D_3_depth">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_depth"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="Padding2D_3_height">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_height"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="Padding2D_3_width">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_width"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="SeparableConv2D_3_de">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_de"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="SeparableConv2D_3_he">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_he"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="SeparableConv2D_3_wi">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_wi"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="SeparableConv2D_3_m_s">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="SeparableConv2D_3_w_s">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="SeparableConv2D_3_b_s">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="SeparableConv2D_3_ar">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="UpSampling2D_1_depth">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="UpSampling2D_1_heigh">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_heigh"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="UpSampling2D_1_width">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="UpSampling2D_1_array">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="Padding2D_4_array">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="Padding2D_4_depth">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_depth"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="Padding2D_4_height">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_height"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="Padding2D_4_width">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_width"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="SeparableConv2D_4_w_s">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="SeparableConv2D_4_m_s">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="SeparableConv2D_4_ar">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="network_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i1P"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.4"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.4"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.4"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.3"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.3"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.3"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.2"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_sampling2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.2"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.2"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_sampling2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.1"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.1"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1P"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="272" class="1004" name="input_0_array_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_0_array/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="out_enable_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_enable_V/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_write_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="1"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_77/2 StgValue_191/40 "/>
</bind>
</comp>

<comp id="287" class="1004" name="empty_25_read_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="24" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="0"/>
<pin id="290" dir="0" index="2" bw="2" slack="0"/>
<pin id="291" dir="0" index="3" bw="2" slack="0"/>
<pin id="292" dir="0" index="4" bw="1" slack="0"/>
<pin id="293" dir="0" index="5" bw="1" slack="0"/>
<pin id="294" dir="0" index="6" bw="1" slack="0"/>
<pin id="295" dir="0" index="7" bw="1" slack="0"/>
<pin id="296" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_25/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="out_enable_V_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="41"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_enable_V_read/42 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_write_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="0" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="0"/>
<pin id="314" dir="0" index="2" bw="2" slack="0"/>
<pin id="315" dir="0" index="3" bw="2" slack="0"/>
<pin id="316" dir="0" index="4" bw="1" slack="0"/>
<pin id="317" dir="0" index="5" bw="1" slack="0"/>
<pin id="318" dir="0" index="6" bw="1" slack="0"/>
<pin id="319" dir="0" index="7" bw="1" slack="0"/>
<pin id="320" dir="0" index="8" bw="16" slack="0"/>
<pin id="321" dir="0" index="9" bw="1" slack="0"/>
<pin id="322" dir="0" index="10" bw="1" slack="0"/>
<pin id="323" dir="0" index="11" bw="1" slack="2"/>
<pin id="324" dir="0" index="12" bw="1" slack="2"/>
<pin id="325" dir="0" index="13" bw="1" slack="0"/>
<pin id="326" dir="0" index="14" bw="1" slack="0"/>
<pin id="327" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_210/43 "/>
</bind>
</comp>

<comp id="340" class="1004" name="input_0_array_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="10" slack="0"/>
<pin id="344" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_array_addr/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="StgValue_89_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="SeparableConv2D_4_ar_1_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="48" slack="0"/>
<pin id="356" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_4_ar_1/41 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="1"/>
<pin id="361" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V_1/42 "/>
</bind>
</comp>

<comp id="365" class="1005" name="i_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="1"/>
<pin id="367" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="10" slack="0"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="i1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="48" slack="1"/>
<pin id="378" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="i1_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="48" slack="0"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/41 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_padding2d_fix16_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="0" slack="0"/>
<pin id="389" dir="0" index="1" bw="16" slack="0"/>
<pin id="390" dir="0" index="2" bw="16" slack="0"/>
<pin id="391" dir="0" index="3" bw="16" slack="0"/>
<pin id="392" dir="0" index="4" bw="16" slack="0"/>
<pin id="393" dir="0" index="5" bw="16" slack="0"/>
<pin id="394" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_179/35 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_padding2d_fix16_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="0" index="2" bw="16" slack="0"/>
<pin id="402" dir="0" index="3" bw="16" slack="0"/>
<pin id="403" dir="0" index="4" bw="16" slack="0"/>
<pin id="404" dir="0" index="5" bw="16" slack="0"/>
<pin id="405" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_113/11 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_padding2d_fix16_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="0" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="0"/>
<pin id="412" dir="0" index="2" bw="16" slack="0"/>
<pin id="413" dir="0" index="3" bw="16" slack="0"/>
<pin id="414" dir="0" index="4" bw="16" slack="0"/>
<pin id="415" dir="0" index="5" bw="16" slack="0"/>
<pin id="416" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_157/27 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_padding2d_fix16_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="0" index="2" bw="16" slack="0"/>
<pin id="424" dir="0" index="3" bw="16" slack="0"/>
<pin id="425" dir="0" index="4" bw="16" slack="0"/>
<pin id="426" dir="0" index="5" bw="16" slack="0"/>
<pin id="427" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_135/19 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_depthwise_conv2d_fix_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="0" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="0"/>
<pin id="434" dir="0" index="2" bw="16" slack="0"/>
<pin id="435" dir="0" index="3" bw="16" slack="0"/>
<pin id="436" dir="0" index="4" bw="16" slack="0"/>
<pin id="437" dir="0" index="5" bw="16" slack="0"/>
<pin id="438" dir="0" index="6" bw="16" slack="0"/>
<pin id="439" dir="0" index="7" bw="16" slack="0"/>
<pin id="440" dir="0" index="8" bw="15" slack="0"/>
<pin id="441" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_186/37 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_depthwise_conv2d_fix_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="0" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="0" index="2" bw="16" slack="0"/>
<pin id="450" dir="0" index="3" bw="16" slack="0"/>
<pin id="451" dir="0" index="4" bw="16" slack="0"/>
<pin id="452" dir="0" index="5" bw="16" slack="0"/>
<pin id="453" dir="0" index="6" bw="16" slack="0"/>
<pin id="454" dir="0" index="7" bw="16" slack="0"/>
<pin id="455" dir="0" index="8" bw="15" slack="0"/>
<pin id="456" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_120/13 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_depthwise_conv2d_fix_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="0" slack="0"/>
<pin id="463" dir="0" index="1" bw="16" slack="0"/>
<pin id="464" dir="0" index="2" bw="16" slack="0"/>
<pin id="465" dir="0" index="3" bw="16" slack="0"/>
<pin id="466" dir="0" index="4" bw="16" slack="0"/>
<pin id="467" dir="0" index="5" bw="16" slack="0"/>
<pin id="468" dir="0" index="6" bw="16" slack="0"/>
<pin id="469" dir="0" index="7" bw="16" slack="0"/>
<pin id="470" dir="0" index="8" bw="15" slack="0"/>
<pin id="471" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_164/29 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_depthwise_conv2d_fix_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="0" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="0"/>
<pin id="479" dir="0" index="2" bw="16" slack="0"/>
<pin id="480" dir="0" index="3" bw="16" slack="0"/>
<pin id="481" dir="0" index="4" bw="16" slack="0"/>
<pin id="482" dir="0" index="5" bw="16" slack="0"/>
<pin id="483" dir="0" index="6" bw="16" slack="0"/>
<pin id="484" dir="0" index="7" bw="16" slack="0"/>
<pin id="485" dir="0" index="8" bw="15" slack="0"/>
<pin id="486" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_142/21 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_depthwise_conv2d_fix_4_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="0" slack="0"/>
<pin id="493" dir="0" index="1" bw="16" slack="0"/>
<pin id="494" dir="0" index="2" bw="16" slack="0"/>
<pin id="495" dir="0" index="3" bw="16" slack="0"/>
<pin id="496" dir="0" index="4" bw="16" slack="0"/>
<pin id="497" dir="0" index="5" bw="16" slack="0"/>
<pin id="498" dir="0" index="6" bw="16" slack="0"/>
<pin id="499" dir="0" index="7" bw="16" slack="0"/>
<pin id="500" dir="0" index="8" bw="15" slack="0"/>
<pin id="501" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_98/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_pointwise_conv2d_fix_4_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="0" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="2"/>
<pin id="509" dir="0" index="2" bw="16" slack="2"/>
<pin id="510" dir="0" index="3" bw="16" slack="2"/>
<pin id="511" dir="0" index="4" bw="16" slack="0"/>
<pin id="512" dir="0" index="5" bw="16" slack="0"/>
<pin id="513" dir="0" index="6" bw="13" slack="0"/>
<pin id="514" dir="0" index="7" bw="16" slack="0"/>
<pin id="515" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_101/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_pointwise_conv2d_fix_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="0" slack="0"/>
<pin id="522" dir="0" index="1" bw="16" slack="2"/>
<pin id="523" dir="0" index="2" bw="16" slack="2"/>
<pin id="524" dir="0" index="3" bw="16" slack="2"/>
<pin id="525" dir="0" index="4" bw="16" slack="0"/>
<pin id="526" dir="0" index="5" bw="16" slack="0"/>
<pin id="527" dir="0" index="6" bw="16" slack="0"/>
<pin id="528" dir="0" index="7" bw="14" slack="0"/>
<pin id="529" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_167/31 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_pointwise_conv2d_fix_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="0" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="2"/>
<pin id="537" dir="0" index="2" bw="16" slack="2"/>
<pin id="538" dir="0" index="3" bw="16" slack="2"/>
<pin id="539" dir="0" index="4" bw="16" slack="0"/>
<pin id="540" dir="0" index="5" bw="13" slack="0"/>
<pin id="541" dir="0" index="6" bw="16" slack="0"/>
<pin id="542" dir="0" index="7" bw="16" slack="0"/>
<pin id="543" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_123/15 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_pointwise_conv2d_fix_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="0" slack="0"/>
<pin id="550" dir="0" index="1" bw="16" slack="2"/>
<pin id="551" dir="0" index="2" bw="16" slack="2"/>
<pin id="552" dir="0" index="3" bw="16" slack="2"/>
<pin id="553" dir="0" index="4" bw="16" slack="0"/>
<pin id="554" dir="0" index="5" bw="16" slack="0"/>
<pin id="555" dir="0" index="6" bw="16" slack="0"/>
<pin id="556" dir="0" index="7" bw="13" slack="0"/>
<pin id="557" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_145/23 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_max_pooling2d_fix16_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="0" slack="0"/>
<pin id="564" dir="0" index="1" bw="16" slack="0"/>
<pin id="565" dir="0" index="2" bw="16" slack="0"/>
<pin id="566" dir="0" index="3" bw="16" slack="0"/>
<pin id="567" dir="0" index="4" bw="16" slack="0"/>
<pin id="568" dir="0" index="5" bw="16" slack="0"/>
<pin id="569" dir="0" index="6" bw="16" slack="0"/>
<pin id="570" dir="0" index="7" bw="16" slack="0"/>
<pin id="571" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_108/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_max_pooling2d_fix16_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="0" slack="0"/>
<pin id="577" dir="0" index="1" bw="16" slack="0"/>
<pin id="578" dir="0" index="2" bw="16" slack="0"/>
<pin id="579" dir="0" index="3" bw="16" slack="0"/>
<pin id="580" dir="0" index="4" bw="16" slack="0"/>
<pin id="581" dir="0" index="5" bw="16" slack="0"/>
<pin id="582" dir="0" index="6" bw="16" slack="0"/>
<pin id="583" dir="0" index="7" bw="16" slack="0"/>
<pin id="584" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_130/17 "/>
</bind>
</comp>

<comp id="588" class="1004" name="grp_pointwise_conv2d_fix_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="0" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="2"/>
<pin id="591" dir="0" index="2" bw="16" slack="2"/>
<pin id="592" dir="0" index="3" bw="16" slack="2"/>
<pin id="593" dir="0" index="4" bw="16" slack="0"/>
<pin id="594" dir="0" index="5" bw="16" slack="0"/>
<pin id="595" dir="0" index="6" bw="16" slack="0"/>
<pin id="596" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_189/39 "/>
</bind>
</comp>

<comp id="600" class="1004" name="grp_up_sampling2d_fix16_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="0" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="0"/>
<pin id="603" dir="0" index="2" bw="16" slack="0"/>
<pin id="604" dir="0" index="3" bw="16" slack="0"/>
<pin id="605" dir="0" index="4" bw="16" slack="0"/>
<pin id="606" dir="0" index="5" bw="16" slack="0"/>
<pin id="607" dir="0" index="6" bw="16" slack="0"/>
<pin id="608" dir="0" index="7" bw="16" slack="0"/>
<pin id="609" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_174/33 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_up_sampling2d_fix16_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="0" slack="0"/>
<pin id="615" dir="0" index="1" bw="16" slack="0"/>
<pin id="616" dir="0" index="2" bw="16" slack="0"/>
<pin id="617" dir="0" index="3" bw="16" slack="0"/>
<pin id="618" dir="0" index="4" bw="16" slack="0"/>
<pin id="619" dir="0" index="5" bw="16" slack="0"/>
<pin id="620" dir="0" index="6" bw="16" slack="0"/>
<pin id="621" dir="0" index="7" bw="16" slack="0"/>
<pin id="622" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_152/25 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_padding2d_fix16_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="0" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="629" dir="0" index="2" bw="16" slack="0"/>
<pin id="630" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_91/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="grp_load_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="0"/>
<pin id="635" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_de_1/1 SeparableConv2D_4_de_2/39 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_load_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="0"/>
<pin id="640" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_wi_1/1 SeparableConv2D_4_wi_2/37 "/>
</bind>
</comp>

<comp id="643" class="1004" name="grp_load_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_he_1/2 SeparableConv2D_4_he_2/37 "/>
</bind>
</comp>

<comp id="648" class="1004" name="grp_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_he_1/5 SeparableConv2D_0_he_2/9 "/>
</bind>
</comp>

<comp id="654" class="1004" name="grp_load_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="0"/>
<pin id="656" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_wi_1/5 SeparableConv2D_0_wi_2/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="grp_load_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="0"/>
<pin id="662" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_depth_1/9 MaxPooling2D_0_depth_2/11 "/>
</bind>
</comp>

<comp id="666" class="1004" name="grp_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="0"/>
<pin id="668" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_heigh_1/9 MaxPooling2D_0_heigh_2/11 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="0"/>
<pin id="674" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_width_1/9 MaxPooling2D_0_width_2/11 "/>
</bind>
</comp>

<comp id="678" class="1004" name="grp_load_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="16" slack="0"/>
<pin id="680" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_he_1/13 SeparableConv2D_1_he_2/17 "/>
</bind>
</comp>

<comp id="684" class="1004" name="grp_load_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="0"/>
<pin id="686" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_wi_1/13 SeparableConv2D_1_wi_2/17 "/>
</bind>
</comp>

<comp id="690" class="1004" name="grp_load_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="0"/>
<pin id="692" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_depth_1/17 MaxPooling2D_1_depth_2/19 "/>
</bind>
</comp>

<comp id="696" class="1004" name="grp_load_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="0"/>
<pin id="698" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_heigh_1/17 MaxPooling2D_1_heigh_2/19 "/>
</bind>
</comp>

<comp id="702" class="1004" name="grp_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="16" slack="0"/>
<pin id="704" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_width_1/17 MaxPooling2D_1_width_2/19 "/>
</bind>
</comp>

<comp id="708" class="1004" name="grp_load_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="0"/>
<pin id="710" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_he_1/21 SeparableConv2D_2_he_2/25 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_load_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="0"/>
<pin id="716" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_wi_1/21 SeparableConv2D_2_wi_2/25 "/>
</bind>
</comp>

<comp id="720" class="1004" name="grp_load_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="0"/>
<pin id="722" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_depth_1/25 UpSampling2D_0_depth_2/27 "/>
</bind>
</comp>

<comp id="726" class="1004" name="grp_load_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="0"/>
<pin id="728" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_heigh_1/25 UpSampling2D_0_heigh_2/27 "/>
</bind>
</comp>

<comp id="732" class="1004" name="grp_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="0"/>
<pin id="734" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_width_1/25 UpSampling2D_0_width_2/27 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="0"/>
<pin id="740" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_he_1/29 SeparableConv2D_3_he_2/33 "/>
</bind>
</comp>

<comp id="744" class="1004" name="grp_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="0"/>
<pin id="746" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_wi_1/29 SeparableConv2D_3_wi_2/33 "/>
</bind>
</comp>

<comp id="750" class="1004" name="grp_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="0"/>
<pin id="752" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_depth_1/33 UpSampling2D_1_depth_2/35 "/>
</bind>
</comp>

<comp id="756" class="1004" name="grp_load_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="0"/>
<pin id="758" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_heigh_1/33 UpSampling2D_1_heigh_2/35 "/>
</bind>
</comp>

<comp id="762" class="1004" name="grp_load_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="0"/>
<pin id="764" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_width_1/33 UpSampling2D_1_width_2/35 "/>
</bind>
</comp>

<comp id="768" class="1005" name="reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="1"/>
<pin id="770" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_he_1 SeparableConv2D_0_he_2 "/>
</bind>
</comp>

<comp id="775" class="1005" name="reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="1"/>
<pin id="777" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_wi_1 SeparableConv2D_0_wi_2 "/>
</bind>
</comp>

<comp id="782" class="1005" name="reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="1"/>
<pin id="784" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_depth_1 MaxPooling2D_0_depth_2 "/>
</bind>
</comp>

<comp id="788" class="1005" name="reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="1"/>
<pin id="790" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_heigh_1 MaxPooling2D_0_heigh_2 "/>
</bind>
</comp>

<comp id="794" class="1005" name="reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="1"/>
<pin id="796" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_width_1 MaxPooling2D_0_width_2 "/>
</bind>
</comp>

<comp id="800" class="1005" name="reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="1"/>
<pin id="802" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_he_1 SeparableConv2D_1_he_2 "/>
</bind>
</comp>

<comp id="807" class="1005" name="reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="1"/>
<pin id="809" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_wi_1 SeparableConv2D_1_wi_2 "/>
</bind>
</comp>

<comp id="814" class="1005" name="reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="1"/>
<pin id="816" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_depth_1 MaxPooling2D_1_depth_2 "/>
</bind>
</comp>

<comp id="820" class="1005" name="reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="1"/>
<pin id="822" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_heigh_1 MaxPooling2D_1_heigh_2 "/>
</bind>
</comp>

<comp id="826" class="1005" name="reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="1"/>
<pin id="828" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_width_1 MaxPooling2D_1_width_2 "/>
</bind>
</comp>

<comp id="832" class="1005" name="reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="1"/>
<pin id="834" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_he_1 SeparableConv2D_2_he_2 "/>
</bind>
</comp>

<comp id="839" class="1005" name="reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="1"/>
<pin id="841" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_wi_1 SeparableConv2D_2_wi_2 "/>
</bind>
</comp>

<comp id="846" class="1005" name="reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="1"/>
<pin id="848" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_depth_1 UpSampling2D_0_depth_2 "/>
</bind>
</comp>

<comp id="852" class="1005" name="reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="1"/>
<pin id="854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_heigh_1 UpSampling2D_0_heigh_2 "/>
</bind>
</comp>

<comp id="858" class="1005" name="reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="1"/>
<pin id="860" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_width_1 UpSampling2D_0_width_2 "/>
</bind>
</comp>

<comp id="864" class="1005" name="reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="1"/>
<pin id="866" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_he_1 SeparableConv2D_3_he_2 "/>
</bind>
</comp>

<comp id="871" class="1005" name="reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="1"/>
<pin id="873" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_wi_1 SeparableConv2D_3_wi_2 "/>
</bind>
</comp>

<comp id="878" class="1005" name="reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="1"/>
<pin id="880" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_depth_1 UpSampling2D_1_depth_2 "/>
</bind>
</comp>

<comp id="884" class="1005" name="reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="1"/>
<pin id="886" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_heigh_1 UpSampling2D_1_heigh_2 "/>
</bind>
</comp>

<comp id="890" class="1005" name="reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="1"/>
<pin id="892" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_width_1 UpSampling2D_1_width_2 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_cast_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="0"/>
<pin id="898" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_70_cast_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="0"/>
<pin id="902" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast/1 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_cast_24_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="16" slack="0"/>
<pin id="906" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_24/2 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp1_cast_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="1"/>
<pin id="910" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/2 "/>
</bind>
</comp>

<comp id="911" class="1004" name="array_length_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="0"/>
<pin id="913" dir="0" index="1" bw="16" slack="0"/>
<pin id="914" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="array_length/2 "/>
</bind>
</comp>

<comp id="917" class="1004" name="array_length_cast_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="48" slack="0"/>
<pin id="919" dir="1" index="1" bw="49" slack="38"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="array_length_cast/2 "/>
</bind>
</comp>

<comp id="921" class="1004" name="exitcond2_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="10" slack="0"/>
<pin id="923" dir="0" index="1" bw="9" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="927" class="1004" name="i_3_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="10" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_data_V_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="24" slack="0"/>
<pin id="935" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_70_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="10" slack="0"/>
<pin id="940" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70/3 "/>
</bind>
</comp>

<comp id="943" class="1004" name="Padding2D_0_depth_lo_load_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="0"/>
<pin id="945" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_depth_lo/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="Padding2D_0_height_l_load_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="16" slack="0"/>
<pin id="950" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_height_l/5 "/>
</bind>
</comp>

<comp id="953" class="1004" name="Padding2D_0_width_lo_load_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="16" slack="0"/>
<pin id="955" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_width_lo/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="SeparableConv2D_0_de_1_load_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="0"/>
<pin id="960" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_de_1/7 "/>
</bind>
</comp>

<comp id="963" class="1004" name="Padding2D_1_depth_lo_load_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="16" slack="0"/>
<pin id="965" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_depth_lo/13 "/>
</bind>
</comp>

<comp id="968" class="1004" name="Padding2D_1_height_l_load_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="0"/>
<pin id="970" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_height_l/13 "/>
</bind>
</comp>

<comp id="973" class="1004" name="Padding2D_1_width_lo_load_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="0"/>
<pin id="975" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_width_lo/13 "/>
</bind>
</comp>

<comp id="978" class="1004" name="SeparableConv2D_1_de_1_load_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="16" slack="0"/>
<pin id="980" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_de_1/15 "/>
</bind>
</comp>

<comp id="983" class="1004" name="Padding2D_2_depth_lo_load_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="16" slack="0"/>
<pin id="985" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_depth_lo/21 "/>
</bind>
</comp>

<comp id="988" class="1004" name="Padding2D_2_height_l_load_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="16" slack="0"/>
<pin id="990" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_height_l/21 "/>
</bind>
</comp>

<comp id="993" class="1004" name="Padding2D_2_width_lo_load_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="16" slack="0"/>
<pin id="995" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_width_lo/21 "/>
</bind>
</comp>

<comp id="998" class="1004" name="SeparableConv2D_2_de_1_load_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="0"/>
<pin id="1000" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_de_1/23 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="Padding2D_3_depth_lo_load_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="16" slack="0"/>
<pin id="1005" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_depth_lo/29 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="Padding2D_3_height_l_load_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="16" slack="0"/>
<pin id="1010" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_height_l/29 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="Padding2D_3_width_lo_load_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="0"/>
<pin id="1015" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_width_lo/29 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="SeparableConv2D_3_de_1_load_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="16" slack="0"/>
<pin id="1020" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_de_1/31 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="Padding2D_4_depth_lo_load_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="16" slack="0"/>
<pin id="1025" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_depth_lo/37 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="Padding2D_4_height_l_load_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="16" slack="0"/>
<pin id="1030" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_height_l/37 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="Padding2D_4_width_lo_load_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="16" slack="0"/>
<pin id="1035" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_width_lo/37 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_s_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="48" slack="38"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/40 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="exitcond_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="48" slack="0"/>
<pin id="1045" dir="0" index="1" bw="48" slack="39"/>
<pin id="1046" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/41 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="i_4_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="48" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/41 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="i1_cast2_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="48" slack="0"/>
<pin id="1056" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast2/41 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="i1_cast_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="48" slack="0"/>
<pin id="1061" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/41 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_user_V_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="48" slack="0"/>
<pin id="1065" dir="0" index="1" bw="1" slack="0"/>
<pin id="1066" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/41 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_last_V_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="48" slack="0"/>
<pin id="1071" dir="0" index="1" bw="49" slack="1"/>
<pin id="1072" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/41 "/>
</bind>
</comp>

<comp id="1074" class="1007" name="tmp1_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="0"/>
<pin id="1076" dir="0" index="1" bw="16" slack="0"/>
<pin id="1077" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="out_enable_V_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_enable_V "/>
</bind>
</comp>

<comp id="1086" class="1005" name="tmp1_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="1"/>
<pin id="1088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="array_length_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="48" slack="39"/>
<pin id="1093" dir="1" index="1" bw="48" slack="39"/>
</pin_list>
<bind>
<opset="array_length "/>
</bind>
</comp>

<comp id="1096" class="1005" name="array_length_cast_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="49" slack="38"/>
<pin id="1098" dir="1" index="1" bw="49" slack="38"/>
</pin_list>
<bind>
<opset="array_length_cast "/>
</bind>
</comp>

<comp id="1104" class="1005" name="i_3_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="10" slack="0"/>
<pin id="1106" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="Padding2D_0_depth_lo_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="16" slack="1"/>
<pin id="1111" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_depth_lo "/>
</bind>
</comp>

<comp id="1115" class="1005" name="Padding2D_0_height_l_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="16" slack="1"/>
<pin id="1117" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_height_l "/>
</bind>
</comp>

<comp id="1120" class="1005" name="Padding2D_0_width_lo_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="16" slack="1"/>
<pin id="1122" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_width_lo "/>
</bind>
</comp>

<comp id="1125" class="1005" name="SeparableConv2D_0_de_1_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="16" slack="1"/>
<pin id="1127" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_de_1 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="Padding2D_1_depth_lo_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="16" slack="1"/>
<pin id="1132" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_depth_lo "/>
</bind>
</comp>

<comp id="1136" class="1005" name="Padding2D_1_height_l_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="16" slack="1"/>
<pin id="1138" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_height_l "/>
</bind>
</comp>

<comp id="1141" class="1005" name="Padding2D_1_width_lo_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="16" slack="1"/>
<pin id="1143" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_width_lo "/>
</bind>
</comp>

<comp id="1146" class="1005" name="SeparableConv2D_1_de_1_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="16" slack="1"/>
<pin id="1148" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_de_1 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="Padding2D_2_depth_lo_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="16" slack="1"/>
<pin id="1153" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_depth_lo "/>
</bind>
</comp>

<comp id="1157" class="1005" name="Padding2D_2_height_l_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="1"/>
<pin id="1159" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_height_l "/>
</bind>
</comp>

<comp id="1162" class="1005" name="Padding2D_2_width_lo_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="16" slack="1"/>
<pin id="1164" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_width_lo "/>
</bind>
</comp>

<comp id="1167" class="1005" name="SeparableConv2D_2_de_1_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="16" slack="1"/>
<pin id="1169" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_de_1 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="Padding2D_3_depth_lo_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="16" slack="1"/>
<pin id="1174" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_depth_lo "/>
</bind>
</comp>

<comp id="1178" class="1005" name="Padding2D_3_height_l_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="16" slack="1"/>
<pin id="1180" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_height_l "/>
</bind>
</comp>

<comp id="1183" class="1005" name="Padding2D_3_width_lo_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="16" slack="1"/>
<pin id="1185" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_width_lo "/>
</bind>
</comp>

<comp id="1188" class="1005" name="SeparableConv2D_3_de_1_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="16" slack="1"/>
<pin id="1190" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_de_1 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="Padding2D_4_depth_lo_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="16" slack="1"/>
<pin id="1195" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_depth_lo "/>
</bind>
</comp>

<comp id="1199" class="1005" name="Padding2D_4_height_l_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="16" slack="1"/>
<pin id="1201" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_height_l "/>
</bind>
</comp>

<comp id="1204" class="1005" name="Padding2D_4_width_lo_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="16" slack="1"/>
<pin id="1206" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_width_lo "/>
</bind>
</comp>

<comp id="1209" class="1005" name="SeparableConv2D_4_he_2_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="16" slack="1"/>
<pin id="1211" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_he_2 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="SeparableConv2D_4_wi_2_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="16" slack="1"/>
<pin id="1217" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_wi_2 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="SeparableConv2D_4_de_2_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="16" slack="1"/>
<pin id="1223" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_de_2 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_s_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="49" slack="1"/>
<pin id="1228" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1231" class="1005" name="exitcond_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="3"/>
<pin id="1233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1235" class="1005" name="i_4_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="48" slack="0"/>
<pin id="1237" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="SeparableConv2D_4_ar_1_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="10" slack="1"/>
<pin id="1242" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_ar_1 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="tmp_user_V_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="2"/>
<pin id="1247" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1250" class="1005" name="tmp_last_V_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="2"/>
<pin id="1252" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1255" class="1005" name="out_enable_V_read_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="1"/>
<pin id="1257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="out_enable_V_read "/>
</bind>
</comp>

<comp id="1259" class="1005" name="tmp_data_V_1_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="16" slack="1"/>
<pin id="1261" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="275"><net_src comp="168" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="168" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="190" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="192" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="297"><net_src comp="204" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="0" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="2" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="4" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="301"><net_src comp="6" pin="0"/><net_sink comp="287" pin=4"/></net>

<net id="302"><net_src comp="8" pin="0"/><net_sink comp="287" pin=5"/></net>

<net id="303"><net_src comp="10" pin="0"/><net_sink comp="287" pin=6"/></net>

<net id="304"><net_src comp="12" pin="0"/><net_sink comp="287" pin=7"/></net>

<net id="305"><net_src comp="246" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="310"><net_src comp="264" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="328"><net_src comp="266" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="330"><net_src comp="16" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="332"><net_src comp="20" pin="0"/><net_sink comp="311" pin=4"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="311" pin=5"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="311" pin=6"/></net>

<net id="335"><net_src comp="26" pin="0"/><net_sink comp="311" pin=7"/></net>

<net id="336"><net_src comp="268" pin="0"/><net_sink comp="311" pin=9"/></net>

<net id="337"><net_src comp="268" pin="0"/><net_sink comp="311" pin=10"/></net>

<net id="338"><net_src comp="192" pin="0"/><net_sink comp="311" pin=13"/></net>

<net id="339"><net_src comp="192" pin="0"/><net_sink comp="311" pin=14"/></net>

<net id="345"><net_src comp="206" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="166" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="206" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="359" pin="3"/><net_sink comp="311" pin=8"/></net>

<net id="368"><net_src comp="194" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="250" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="395"><net_src comp="240" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="152" pin="0"/><net_sink comp="387" pin=4"/></net>

<net id="397"><net_src comp="154" pin="0"/><net_sink comp="387" pin=5"/></net>

<net id="406"><net_src comp="216" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="64" pin="0"/><net_sink comp="398" pin=4"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="398" pin=5"/></net>

<net id="417"><net_src comp="232" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="122" pin="0"/><net_sink comp="409" pin=4"/></net>

<net id="419"><net_src comp="124" pin="0"/><net_sink comp="409" pin=5"/></net>

<net id="428"><net_src comp="224" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="94" pin="0"/><net_sink comp="420" pin=4"/></net>

<net id="430"><net_src comp="92" pin="0"/><net_sink comp="420" pin=5"/></net>

<net id="442"><net_src comp="242" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="443"><net_src comp="164" pin="0"/><net_sink comp="431" pin=6"/></net>

<net id="444"><net_src comp="154" pin="0"/><net_sink comp="431" pin=7"/></net>

<net id="445"><net_src comp="162" pin="0"/><net_sink comp="431" pin=8"/></net>

<net id="457"><net_src comp="218" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="458"><net_src comp="80" pin="0"/><net_sink comp="446" pin=6"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="446" pin=7"/></net>

<net id="460"><net_src comp="78" pin="0"/><net_sink comp="446" pin=8"/></net>

<net id="472"><net_src comp="234" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="473"><net_src comp="138" pin="0"/><net_sink comp="461" pin=6"/></net>

<net id="474"><net_src comp="124" pin="0"/><net_sink comp="461" pin=7"/></net>

<net id="475"><net_src comp="140" pin="0"/><net_sink comp="461" pin=8"/></net>

<net id="487"><net_src comp="226" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="488"><net_src comp="108" pin="0"/><net_sink comp="476" pin=6"/></net>

<net id="489"><net_src comp="94" pin="0"/><net_sink comp="476" pin=7"/></net>

<net id="490"><net_src comp="110" pin="0"/><net_sink comp="476" pin=8"/></net>

<net id="502"><net_src comp="210" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="503"><net_src comp="50" pin="0"/><net_sink comp="491" pin=6"/></net>

<net id="504"><net_src comp="34" pin="0"/><net_sink comp="491" pin=7"/></net>

<net id="505"><net_src comp="48" pin="0"/><net_sink comp="491" pin=8"/></net>

<net id="516"><net_src comp="212" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="517"><net_src comp="54" pin="0"/><net_sink comp="506" pin=5"/></net>

<net id="518"><net_src comp="52" pin="0"/><net_sink comp="506" pin=6"/></net>

<net id="519"><net_src comp="50" pin="0"/><net_sink comp="506" pin=7"/></net>

<net id="530"><net_src comp="236" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="138" pin="0"/><net_sink comp="520" pin=4"/></net>

<net id="532"><net_src comp="144" pin="0"/><net_sink comp="520" pin=6"/></net>

<net id="533"><net_src comp="142" pin="0"/><net_sink comp="520" pin=7"/></net>

<net id="544"><net_src comp="220" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="545"><net_src comp="82" pin="0"/><net_sink comp="534" pin=5"/></net>

<net id="546"><net_src comp="84" pin="0"/><net_sink comp="534" pin=6"/></net>

<net id="547"><net_src comp="80" pin="0"/><net_sink comp="534" pin=7"/></net>

<net id="558"><net_src comp="228" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="559"><net_src comp="108" pin="0"/><net_sink comp="548" pin=4"/></net>

<net id="560"><net_src comp="114" pin="0"/><net_sink comp="548" pin=6"/></net>

<net id="561"><net_src comp="112" pin="0"/><net_sink comp="548" pin=7"/></net>

<net id="572"><net_src comp="214" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="573"><net_src comp="62" pin="0"/><net_sink comp="562" pin=6"/></net>

<net id="574"><net_src comp="54" pin="0"/><net_sink comp="562" pin=7"/></net>

<net id="585"><net_src comp="222" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="586"><net_src comp="84" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="587"><net_src comp="92" pin="0"/><net_sink comp="575" pin=7"/></net>

<net id="597"><net_src comp="244" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="166" pin="0"/><net_sink comp="588" pin=5"/></net>

<net id="599"><net_src comp="164" pin="0"/><net_sink comp="588" pin=6"/></net>

<net id="610"><net_src comp="238" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="611"><net_src comp="144" pin="0"/><net_sink comp="600" pin=6"/></net>

<net id="612"><net_src comp="152" pin="0"/><net_sink comp="600" pin=7"/></net>

<net id="623"><net_src comp="230" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="624"><net_src comp="114" pin="0"/><net_sink comp="613" pin=6"/></net>

<net id="625"><net_src comp="122" pin="0"/><net_sink comp="613" pin=7"/></net>

<net id="631"><net_src comp="208" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="34" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="636"><net_src comp="28" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="588" pin=4"/></net>

<net id="641"><net_src comp="32" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="431" pin=5"/></net>

<net id="646"><net_src comp="30" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="431" pin=4"/></net>

<net id="651"><net_src comp="44" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="491" pin=4"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="657"><net_src comp="46" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="491" pin=5"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="663"><net_src comp="56" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="562" pin=3"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="669"><net_src comp="58" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="562" pin=4"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="675"><net_src comp="60" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="562" pin=5"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="398" pin=3"/></net>

<net id="681"><net_src comp="74" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="446" pin=4"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="687"><net_src comp="76" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="446" pin=5"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="693"><net_src comp="86" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="575" pin=4"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="699"><net_src comp="88" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="575" pin=5"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="705"><net_src comp="90" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="575" pin=6"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="420" pin=3"/></net>

<net id="711"><net_src comp="104" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="476" pin=4"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="717"><net_src comp="106" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="476" pin=5"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="723"><net_src comp="116" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="613" pin=3"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="729"><net_src comp="118" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="613" pin=4"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="735"><net_src comp="120" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="613" pin=5"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="409" pin=3"/></net>

<net id="741"><net_src comp="134" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="461" pin=4"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="747"><net_src comp="136" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="461" pin=5"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="753"><net_src comp="146" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="600" pin=3"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="759"><net_src comp="148" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="600" pin=4"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="765"><net_src comp="150" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="600" pin=5"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="387" pin=3"/></net>

<net id="771"><net_src comp="648" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="491" pin=4"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="778"><net_src comp="654" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="491" pin=5"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="506" pin=3"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="785"><net_src comp="660" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="562" pin=3"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="791"><net_src comp="666" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="562" pin=4"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="797"><net_src comp="672" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="562" pin=5"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="398" pin=3"/></net>

<net id="803"><net_src comp="678" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="446" pin=4"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="810"><net_src comp="684" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="446" pin=5"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="534" pin=3"/></net>

<net id="813"><net_src comp="807" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="817"><net_src comp="690" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="575" pin=4"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="823"><net_src comp="696" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="575" pin=5"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="829"><net_src comp="702" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="575" pin=6"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="420" pin=3"/></net>

<net id="835"><net_src comp="708" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="476" pin=4"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="842"><net_src comp="714" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="476" pin=5"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="548" pin=3"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="849"><net_src comp="720" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="613" pin=3"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="855"><net_src comp="726" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="613" pin=4"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="861"><net_src comp="732" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="613" pin=5"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="409" pin=3"/></net>

<net id="867"><net_src comp="738" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="461" pin=4"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="874"><net_src comp="744" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="461" pin=5"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="520" pin=3"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="881"><net_src comp="750" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="600" pin=3"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="887"><net_src comp="756" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="600" pin=4"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="893"><net_src comp="762" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="600" pin=5"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="387" pin=3"/></net>

<net id="899"><net_src comp="633" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="638" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="643" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="915"><net_src comp="908" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="904" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="369" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="196" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="369" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="202" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="936"><net_src comp="287" pin="8"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="941"><net_src comp="369" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="946"><net_src comp="36" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="491" pin=3"/></net>

<net id="951"><net_src comp="38" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="956"><net_src comp="40" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="961"><net_src comp="42" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="506" pin=4"/></net>

<net id="966"><net_src comp="66" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="446" pin=3"/></net>

<net id="971"><net_src comp="68" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="976"><net_src comp="70" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="981"><net_src comp="72" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="534" pin=4"/></net>

<net id="986"><net_src comp="96" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="476" pin=3"/></net>

<net id="991"><net_src comp="98" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="996"><net_src comp="100" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="1001"><net_src comp="102" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="548" pin=5"/></net>

<net id="1006"><net_src comp="126" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="461" pin=3"/></net>

<net id="1011"><net_src comp="128" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1016"><net_src comp="130" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="1021"><net_src comp="132" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="520" pin=5"/></net>

<net id="1026"><net_src comp="156" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="431" pin=3"/></net>

<net id="1031"><net_src comp="158" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="1036"><net_src comp="160" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1042"><net_src comp="248" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="380" pin="4"/><net_sink comp="1043" pin=0"/></net>

<net id="1052"><net_src comp="380" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="254" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1057"><net_src comp="380" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1062"><net_src comp="380" pin="4"/><net_sink comp="1059" pin=0"/></net>

<net id="1067"><net_src comp="380" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="250" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="1059" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1078"><net_src comp="896" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="900" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1083"><net_src comp="276" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1089"><net_src comp="1074" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1094"><net_src comp="911" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1099"><net_src comp="917" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1107"><net_src comp="927" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1112"><net_src comp="943" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="491" pin=3"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1118"><net_src comp="948" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="1123"><net_src comp="953" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1128"><net_src comp="958" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="506" pin=4"/></net>

<net id="1133"><net_src comp="963" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="446" pin=3"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1139"><net_src comp="968" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="1144"><net_src comp="973" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1149"><net_src comp="978" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="534" pin=4"/></net>

<net id="1154"><net_src comp="983" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="476" pin=3"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1160"><net_src comp="988" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1165"><net_src comp="993" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="1170"><net_src comp="998" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="548" pin=5"/></net>

<net id="1175"><net_src comp="1003" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="461" pin=3"/></net>

<net id="1177"><net_src comp="1172" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="1181"><net_src comp="1008" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1186"><net_src comp="1013" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="1191"><net_src comp="1018" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="520" pin=5"/></net>

<net id="1196"><net_src comp="1023" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="431" pin=3"/></net>

<net id="1198"><net_src comp="1193" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="1202"><net_src comp="1028" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="1207"><net_src comp="1033" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1212"><net_src comp="643" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="431" pin=4"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="1218"><net_src comp="638" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="431" pin=5"/></net>

<net id="1220"><net_src comp="1215" pin="1"/><net_sink comp="588" pin=3"/></net>

<net id="1224"><net_src comp="633" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="588" pin=4"/></net>

<net id="1229"><net_src comp="1038" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1234"><net_src comp="1043" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1238"><net_src comp="1048" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1243"><net_src comp="352" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1248"><net_src comp="1063" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="311" pin=11"/></net>

<net id="1253"><net_src comp="1069" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="311" pin=12"/></net>

<net id="1258"><net_src comp="306" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1262"><net_src comp="359" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="311" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V_data_V | {44 }
	Port: output_data_V_keep_V | {44 }
	Port: output_data_V_strb_V | {44 }
	Port: output_data_V_user_V | {44 }
	Port: output_data_V_last_V | {44 }
	Port: output_data_V_id_V | {44 }
	Port: output_data_V_dest_V | {44 }
	Port: Padding2D_0_array | {3 4 }
	Port: SeparableConv2D_0_m_s | {5 6 }
	Port: SeparableConv2D_0_ar | {7 8 }
	Port: MaxPooling2D_0_array | {9 10 }
	Port: Padding2D_1_array | {11 12 }
	Port: SeparableConv2D_1_m_s | {13 14 }
	Port: SeparableConv2D_1_ar | {15 16 }
	Port: MaxPooling2D_1_array | {17 18 }
	Port: Padding2D_2_array | {19 20 }
	Port: SeparableConv2D_2_m_s | {21 22 }
	Port: SeparableConv2D_2_ar | {23 24 }
	Port: UpSampling2D_0_array | {25 26 }
	Port: Padding2D_3_array | {27 28 }
	Port: SeparableConv2D_3_m_s | {29 30 }
	Port: SeparableConv2D_3_ar | {31 32 }
	Port: UpSampling2D_1_array | {33 34 }
	Port: Padding2D_4_array | {35 36 }
	Port: SeparableConv2D_4_m_s | {37 38 }
	Port: SeparableConv2D_4_ar | {39 40 }
 - Input state : 
	Port: network : input_data_V_data_V | {3 }
	Port: network : input_data_V_keep_V | {3 }
	Port: network : input_data_V_strb_V | {3 }
	Port: network : input_data_V_user_V | {3 }
	Port: network : input_data_V_last_V | {3 }
	Port: network : input_data_V_id_V | {3 }
	Port: network : input_data_V_dest_V | {3 }
	Port: network : SeparableConv2D_4_de | {1 39 }
	Port: network : SeparableConv2D_4_he | {2 37 }
	Port: network : SeparableConv2D_4_wi | {1 37 }
	Port: network : Padding2D_0_array | {5 6 }
	Port: network : Padding2D_0_depth | {5 }
	Port: network : Padding2D_0_height | {5 }
	Port: network : Padding2D_0_width | {5 }
	Port: network : SeparableConv2D_0_de | {7 }
	Port: network : SeparableConv2D_0_he | {5 9 }
	Port: network : SeparableConv2D_0_wi | {5 9 }
	Port: network : SeparableConv2D_0_w_s | {5 6 }
	Port: network : SeparableConv2D_0_m_s | {5 6 7 8 }
	Port: network : SeparableConv2D_0_b_s | {7 8 }
	Port: network : SeparableConv2D_0_ar | {9 10 }
	Port: network : MaxPooling2D_0_depth | {9 11 }
	Port: network : MaxPooling2D_0_heigh | {9 11 }
	Port: network : MaxPooling2D_0_width | {9 11 }
	Port: network : MaxPooling2D_0_array | {9 10 11 12 }
	Port: network : Padding2D_1_array | {13 14 }
	Port: network : Padding2D_1_depth | {13 }
	Port: network : Padding2D_1_height | {13 }
	Port: network : Padding2D_1_width | {13 }
	Port: network : SeparableConv2D_1_de | {15 }
	Port: network : SeparableConv2D_1_he | {13 17 }
	Port: network : SeparableConv2D_1_wi | {13 17 }
	Port: network : SeparableConv2D_1_w_s | {13 14 }
	Port: network : SeparableConv2D_1_m_s | {13 14 15 16 }
	Port: network : SeparableConv2D_1_b_s | {15 16 }
	Port: network : SeparableConv2D_1_ar | {17 18 }
	Port: network : MaxPooling2D_1_depth | {17 19 }
	Port: network : MaxPooling2D_1_heigh | {17 19 }
	Port: network : MaxPooling2D_1_width | {17 19 }
	Port: network : MaxPooling2D_1_array | {17 18 19 20 }
	Port: network : Padding2D_2_array | {21 22 }
	Port: network : Padding2D_2_depth | {21 }
	Port: network : Padding2D_2_height | {21 }
	Port: network : Padding2D_2_width | {21 }
	Port: network : SeparableConv2D_2_de | {23 }
	Port: network : SeparableConv2D_2_he | {21 25 }
	Port: network : SeparableConv2D_2_wi | {21 25 }
	Port: network : SeparableConv2D_2_m_s | {21 22 23 24 }
	Port: network : SeparableConv2D_2_w_s | {21 22 }
	Port: network : SeparableConv2D_2_b_s | {23 24 }
	Port: network : SeparableConv2D_2_ar | {25 26 }
	Port: network : UpSampling2D_0_depth | {25 27 }
	Port: network : UpSampling2D_0_heigh | {25 27 }
	Port: network : UpSampling2D_0_width | {25 27 }
	Port: network : UpSampling2D_0_array | {27 28 }
	Port: network : Padding2D_3_array | {29 30 }
	Port: network : Padding2D_3_depth | {29 }
	Port: network : Padding2D_3_height | {29 }
	Port: network : Padding2D_3_width | {29 }
	Port: network : SeparableConv2D_3_de | {31 }
	Port: network : SeparableConv2D_3_he | {29 33 }
	Port: network : SeparableConv2D_3_wi | {29 33 }
	Port: network : SeparableConv2D_3_m_s | {29 30 31 32 }
	Port: network : SeparableConv2D_3_w_s | {29 30 }
	Port: network : SeparableConv2D_3_b_s | {31 32 }
	Port: network : SeparableConv2D_3_ar | {33 34 }
	Port: network : UpSampling2D_1_depth | {33 35 }
	Port: network : UpSampling2D_1_heigh | {33 35 }
	Port: network : UpSampling2D_1_width | {33 35 }
	Port: network : UpSampling2D_1_array | {35 36 }
	Port: network : Padding2D_4_array | {37 38 }
	Port: network : Padding2D_4_depth | {37 }
	Port: network : Padding2D_4_height | {37 }
	Port: network : Padding2D_4_width | {37 }
	Port: network : SeparableConv2D_4_w_s | {37 38 }
	Port: network : SeparableConv2D_4_m_s | {37 38 39 40 }
	Port: network : SeparableConv2D_4_ar | {42 43 }
  - Chain level:
	State 1
		tmp_cast : 1
		tmp_70_cast : 1
		tmp1 : 2
	State 2
		tmp_cast_24 : 1
		array_length : 2
		array_length_cast : 3
	State 3
		exitcond2 : 1
		i_3 : 1
		StgValue_84 : 2
		tmp_70 : 1
		input_0_array_addr : 2
		StgValue_89 : 3
	State 4
	State 5
		StgValue_98 : 1
	State 6
	State 7
		StgValue_101 : 1
	State 8
	State 9
		StgValue_108 : 1
	State 10
	State 11
		StgValue_113 : 1
	State 12
	State 13
		StgValue_120 : 1
	State 14
	State 15
		StgValue_123 : 1
	State 16
	State 17
		StgValue_130 : 1
	State 18
	State 19
		StgValue_135 : 1
	State 20
	State 21
		StgValue_142 : 1
	State 22
	State 23
		StgValue_145 : 1
	State 24
	State 25
		StgValue_152 : 1
	State 26
	State 27
		StgValue_157 : 1
	State 28
	State 29
		StgValue_164 : 1
	State 30
	State 31
		StgValue_167 : 1
	State 32
	State 33
		StgValue_174 : 1
	State 34
	State 35
		StgValue_179 : 1
	State 36
	State 37
		StgValue_186 : 1
	State 38
	State 39
		StgValue_189 : 1
	State 40
	State 41
		exitcond : 1
		i_4 : 1
		StgValue_198 : 2
		i1_cast2 : 1
		SeparableConv2D_4_ar_1 : 2
		i1_cast : 1
		tmp_user_V : 1
		tmp_last_V : 2
	State 42
	State 43
		StgValue_210 : 1
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |    grp_padding2d_fix16_1_fu_387   |    2    |  8.9365 |   832   |   816   |
|          |    grp_padding2d_fix16_4_fu_398   |    2    |  8.9365 |   830   |   816   |
|          |    grp_padding2d_fix16_2_fu_409   |    2    |  8.9365 |   829   |   816   |
|          |    grp_padding2d_fix16_3_fu_420   |    2    |  8.9365 |   827   |   816   |
|          | grp_depthwise_conv2d_fix_1_fu_431 |    5    |  12.383 |   712   |   640   |
|          | grp_depthwise_conv2d_fix_3_fu_446 |    5    |  12.383 |   708   |   640   |
|          |  grp_depthwise_conv2d_fix_fu_461  |    5    |  12.383 |   705   |   640   |
|          | grp_depthwise_conv2d_fix_2_fu_476 |    5    |  12.383 |   702   |   640   |
|          | grp_depthwise_conv2d_fix_4_fu_491 |    5    |  12.383 |   700   |   640   |
|   call   | grp_pointwise_conv2d_fix_4_fu_506 |    5    |  8.845  |   712   |   545   |
|          | grp_pointwise_conv2d_fix_2_fu_520 |    5    |  8.845  |   712   |   545   |
|          | grp_pointwise_conv2d_fix_3_fu_534 |    5    |  8.845  |   711   |   545   |
|          |  grp_pointwise_conv2d_fix_fu_548  |    5    |  8.845  |   707   |   545   |
|          |  grp_max_pooling2d_fix16_1_fu_562 |    4    |  7.1675 |   674   |   552   |
|          |   grp_max_pooling2d_fix16_fu_575  |    4    |  7.1675 |   665   |   552   |
|          | grp_pointwise_conv2d_fix_1_fu_588 |    5    |  7.076  |   664   |   536   |
|          |   grp_up_sampling2d_fix16_fu_600  |    4    |  5.307  |   572   |   409   |
|          |  grp_up_sampling2d_fix16_1_fu_613 |    4    |  5.307  |   569   |   409   |
|          |     grp_padding2d_fix16_fu_626    |    0    | 17.7815 |   368   |   401   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |             i_3_fu_927            |    0    |    0    |    0    |    14   |
|    add   |           tmp_s_fu_1038           |    0    |    0    |    0    |    55   |
|          |            i_4_fu_1048            |    0    |    0    |    0    |    55   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          exitcond2_fu_921         |    0    |    0    |    0    |    13   |
|   icmp   |          exitcond_fu_1043         |    0    |    0    |    0    |    24   |
|          |         tmp_user_V_fu_1063        |    0    |    0    |    0    |    24   |
|          |         tmp_last_V_fu_1069        |    0    |    0    |    0    |    24   |
|----------|-----------------------------------|---------|---------|---------|---------|
|    mul   |        array_length_fu_911        |    2    |    0    |    0    |    20   |
|          |            tmp1_fu_1074           |    1    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   write  |          grp_write_fu_280         |    0    |    0    |    0    |    0    |
|          |          grp_write_fu_311         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   read   |        empty_25_read_fu_287       |    0    |    0    |    0    |    0    |
|          |   out_enable_V_read_read_fu_306   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          tmp_cast_fu_896          |    0    |    0    |    0    |    0    |
|          |         tmp_70_cast_fu_900        |    0    |    0    |    0    |    0    |
|          |         tmp_cast_24_fu_904        |    0    |    0    |    0    |    0    |
|   zext   |          tmp1_cast_fu_908         |    0    |    0    |    0    |    0    |
|          |      array_length_cast_fu_917     |    0    |    0    |    0    |    0    |
|          |           tmp_70_fu_938           |    0    |    0    |    0    |    0    |
|          |          i1_cast2_fu_1054         |    0    |    0    |    0    |    0    |
|          |          i1_cast_fu_1059          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|extractvalue|         tmp_data_V_fu_933         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    77   | 182.847 |  13199  |  11732  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
| MaxPooling2D_0_array|    4   |    0   |    0   |
| MaxPooling2D_1_array|    1   |    0   |    0   |
|  Padding2D_0_array  |    1   |    0   |    0   |
|  Padding2D_1_array  |    4   |    0   |    0   |
|  Padding2D_2_array  |    1   |    0   |    0   |
|  Padding2D_3_array  |    2   |    0   |    0   |
|  Padding2D_4_array  |   16   |    0   |    0   |
| SeparableConv2D_0_ar|   16   |    0   |    0   |
|SeparableConv2D_0_b_s|    0   |   13   |    4   |
|SeparableConv2D_0_m_s|    1   |    0   |    0   |
|SeparableConv2D_0_w_s|    0   |   15   |    3   |
| SeparableConv2D_1_ar|    2   |    0   |    0   |
|SeparableConv2D_1_b_s|    0   |   13   |    2   |
|SeparableConv2D_1_m_s|    4   |    0   |    0   |
|SeparableConv2D_1_w_s|    1   |    0   |    0   |
| SeparableConv2D_2_ar|    1   |    0   |    0   |
|SeparableConv2D_2_b_s|    0   |   13   |    2   |
|SeparableConv2D_2_m_s|    1   |    0   |    0   |
|SeparableConv2D_2_w_s|    1   |    0   |    0   |
| SeparableConv2D_3_ar|    4   |    0   |    0   |
|SeparableConv2D_3_b_s|    0   |   14   |    4   |
|SeparableConv2D_3_m_s|    2   |    0   |    0   |
|SeparableConv2D_3_w_s|    1   |    0   |    0   |
| SeparableConv2D_4_ar|    1   |    0   |    0   |
|SeparableConv2D_4_m_s|   16   |    0   |    0   |
|SeparableConv2D_4_w_s|    1   |    0   |    0   |
| UpSampling2D_0_array|    2   |    0   |    0   |
| UpSampling2D_1_array|   16   |    0   |    0   |
|    input_0_array    |    1   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   100  |   68   |   15   |
+---------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| Padding2D_0_depth_lo_reg_1109 |   16   |
| Padding2D_0_height_l_reg_1115 |   16   |
| Padding2D_0_width_lo_reg_1120 |   16   |
| Padding2D_1_depth_lo_reg_1130 |   16   |
| Padding2D_1_height_l_reg_1136 |   16   |
| Padding2D_1_width_lo_reg_1141 |   16   |
| Padding2D_2_depth_lo_reg_1151 |   16   |
| Padding2D_2_height_l_reg_1157 |   16   |
| Padding2D_2_width_lo_reg_1162 |   16   |
| Padding2D_3_depth_lo_reg_1172 |   16   |
| Padding2D_3_height_l_reg_1178 |   16   |
| Padding2D_3_width_lo_reg_1183 |   16   |
| Padding2D_4_depth_lo_reg_1193 |   16   |
| Padding2D_4_height_l_reg_1199 |   16   |
| Padding2D_4_width_lo_reg_1204 |   16   |
|SeparableConv2D_0_de_1_reg_1125|   16   |
|SeparableConv2D_1_de_1_reg_1146|   16   |
|SeparableConv2D_2_de_1_reg_1167|   16   |
|SeparableConv2D_3_de_1_reg_1188|   16   |
|SeparableConv2D_4_ar_1_reg_1240|   10   |
|SeparableConv2D_4_de_2_reg_1221|   16   |
|SeparableConv2D_4_he_2_reg_1209|   16   |
|SeparableConv2D_4_wi_2_reg_1215|   16   |
|   array_length_cast_reg_1096  |   49   |
|     array_length_reg_1091     |   48   |
|       exitcond_reg_1231       |    1   |
|           i1_reg_376          |   48   |
|          i_3_reg_1104         |   10   |
|          i_4_reg_1235         |   48   |
|           i_reg_365           |   10   |
|   out_enable_V_read_reg_1255  |    1   |
|     out_enable_V_reg_1080     |    1   |
|            reg_768            |   16   |
|            reg_775            |   16   |
|            reg_782            |   16   |
|            reg_788            |   16   |
|            reg_794            |   16   |
|            reg_800            |   16   |
|            reg_807            |   16   |
|            reg_814            |   16   |
|            reg_820            |   16   |
|            reg_826            |   16   |
|            reg_832            |   16   |
|            reg_839            |   16   |
|            reg_846            |   16   |
|            reg_852            |   16   |
|            reg_858            |   16   |
|            reg_864            |   16   |
|            reg_871            |   16   |
|            reg_878            |   16   |
|            reg_884            |   16   |
|            reg_890            |   16   |
|         tmp1_reg_1086         |   32   |
|     tmp_data_V_1_reg_1259     |   16   |
|      tmp_last_V_reg_1250      |    1   |
|         tmp_s_reg_1226        |   49   |
|      tmp_user_V_reg_1245      |    1   |
+-------------------------------+--------+
|             Total             |   997  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|          grp_write_fu_280         |  p2  |   2  |   1  |    2   |
|          grp_write_fu_311         |  p8  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_1_fu_387   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_1_fu_387   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_1_fu_387   |  p3  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_4_fu_398   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_4_fu_398   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_4_fu_398   |  p3  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_2_fu_409   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_2_fu_409   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_2_fu_409   |  p3  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_3_fu_420   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_3_fu_420   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_3_fu_420   |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_431 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_431 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_431 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_431 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_431 |  p5  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_446 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_446 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_446 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_446 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_446 |  p5  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_461  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_461  |  p2  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_461  |  p3  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_461  |  p4  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_461  |  p5  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_476 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_476 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_476 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_476 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_476 |  p5  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_491 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_491 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_491 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_491 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_491 |  p5  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_4_fu_506 |  p4  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_2_fu_520 |  p5  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_3_fu_534 |  p4  |   2  |  16  |   32   ||    9    |
|  grp_pointwise_conv2d_fix_fu_548  |  p5  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_562 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_562 |  p2  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_562 |  p3  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_562 |  p4  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_562 |  p5  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_575  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_575  |  p2  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_575  |  p4  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_575  |  p5  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_575  |  p6  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_1_fu_588 |  p4  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_600  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_600  |  p2  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_600  |  p3  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_600  |  p4  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_600  |  p5  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_613 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_613 |  p2  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_613 |  p3  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_613 |  p4  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_613 |  p5  |   2  |  16  |   32   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |  2018  || 113.216 ||   567   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   77   |   182  |  13199 |  11732 |
|   Memory  |   100  |    -   |    -   |   68   |   15   |
|Multiplexer|    -   |    -   |   113  |    -   |   567  |
|  Register |    -   |    -   |    -   |   997  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   100  |   77   |   296  |  14264 |  12314 |
+-----------+--------+--------+--------+--------+--------+
