<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta http-equiv="Content-Style-Type" content="text/css" />
		<meta name="generator" content="MediaWiki 1.15alpha" />
		<meta name="keywords" content="List of AMD Athlon 64 microprocessors,List of AMD Athlon 64 microprocessors,3DNow!,AMD,AMD-V,AMD64,AMD Am2900,AMD Am29000,AMD Am9080,AMD Fusion,AMD K10" />
		<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit" />
		<link rel="edit" title="Edit this page" href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit" />
		<link rel="apple-touch-icon" href="http://en.wikipedia.org/apple-touch-icon.png" />
		<link rel="shortcut icon" href="/favicon.ico" />
		<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
		<link rel="copyright" href="http://www.gnu.org/copyleft/fdl.html" />
		<link rel="alternate" type="application/rss+xml" title="Wikipedia RSS Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=rss" />
		<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
		<title>List of AMD Athlon 64 microprocessors - Wikipedia, the free encyclopedia</title>
		<link rel="stylesheet" href="/skins-1.5/common/shared.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/common/commonPrint.css?207xx" type="text/css" media="print" />
		<link rel="stylesheet" href="/skins-1.5/monobook/main.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/chick/main.css?207xx" type="text/css" media="handheld" />
		<!--[if lt IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE50Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE55Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 6]><link rel="stylesheet" href="/skins-1.5/monobook/IE60Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 7]><link rel="stylesheet" href="/skins-1.5/monobook/IE70Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Common.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Print.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="print" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Handheld.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="handheld" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Monobook.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=-&amp;action=raw&amp;maxage=2678400&amp;gen=css" type="text/css" />
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js?207xx"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->

		<script type= "text/javascript">/*<![CDATA[*/
		var skin = "monobook";
		var stylepath = "/skins-1.5";
		var wgArticlePath = "/wiki/$1";
		var wgScriptPath = "/w";
		var wgScript = "/w/index.php";
		var wgVariantArticlePath = false;
		var wgActionPaths = {};
		var wgServer = "http://en.wikipedia.org";
		var wgCanonicalNamespace = "";
		var wgCanonicalSpecialPageName = false;
		var wgNamespaceNumber = 0;
		var wgPageName = "List_of_AMD_Athlon_64_microprocessors";
		var wgTitle = "List of AMD Athlon 64 microprocessors";
		var wgAction = "view";
		var wgArticleId = "776343";
		var wgIsArticle = true;
		var wgUserName = null;
		var wgUserGroups = null;
		var wgUserLanguage = "en";
		var wgContentLanguage = "en";
		var wgBreakFrames = false;
		var wgCurRevisionId = 283904323;
		var wgVersion = "1.15alpha";
		var wgEnableAPI = true;
		var wgEnableWriteAPI = true;
		var wgSeparatorTransformTable = ["", ""];
		var wgDigitTransformTable = ["", ""];
		var wgMWSuggestTemplate = "http://en.wikipedia.org/w/api.php?action=opensearch\x26search={searchTerms}\x26namespace={namespaces}\x26suggest";
		var wgDBname = "enwiki";
		var wgSearchNamespaces = [0];
		var wgMWSuggestMessages = ["with suggestions", "no suggestions"];
		var wgRestrictionEdit = [];
		var wgRestrictionMove = [];
		/*]]>*/</script>

		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?207xx"><!-- wikibits js --></script>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js?207xx"></script>
		<script type="text/javascript" src="/skins-1.5/common/mwsuggest.js?207xx"></script>
<script type="text/javascript">/*<![CDATA[*/
var wgNotice='';var wgNoticeLocal='';
/*]]>*/</script>		<script type="text/javascript" src="http://upload.wikimedia.org/centralnotice/wikipedia/en/centralnotice.js?207xx"></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js&amp;useskin=monobook"><!-- site js --></script>
	</head>
<body class="mediawiki ltr ns-0 ns-subject page-List_of_AMD_Athlon_64_microprocessors skin-monobook">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><script type='text/javascript'>if (wgNotice != '') document.writeln(wgNotice);</script></div>		<h1 id="firstHeading" class="firstHeading">List of AMD Athlon 64 microprocessors</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a href="#column-one">navigation</a>, <a href="#searchInput">search</a></div>			<!-- start content -->
			<div class="notice plainlinks"><i>This list is <a href="/wiki/Wikipedia:WikiProject_Lists#Incomplete_lists" title="Wikipedia:WikiProject Lists">incomplete</a>; you can help by <a href="http://en.wikipedia.org/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit" class="external text" title="http://en.wikipedia.org/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit" rel="nofollow">expanding it</a></i>.</div>
<p>The <b><a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a></b> microprocessor from <a href="/wiki/AMD" title="AMD" class="mw-redirect">AMD</a> is an eighth-generation CPU targeted at the consumer market.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a href="#Single-core_desktop_processors"><span class="tocnumber">1</span> <span class="toctext">Single-core desktop processors</span></a>
<ul>
<li class="toclevel-2"><a href="#Athlon_64"><span class="tocnumber">1.1</span> <span class="toctext">Athlon 64</span></a>
<ul>
<li class="toclevel-3"><a href="#.22ClawHammer.22_.28C0_.26_CG.2C_130_nm.29"><span class="tocnumber">1.1.1</span> <span class="toctext">"ClawHammer" (C0 &amp; CG, 130 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Newcastle.22_.28CG.2C_130_nm.29"><span class="tocnumber">1.1.2</span> <span class="toctext">"Newcastle" (CG, 130 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Winchester.22_.28D0.2C_90_nm.29"><span class="tocnumber">1.1.3</span> <span class="toctext">"Winchester" (D0, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Venice.22_.28E3_.26_E6.2C_90_nm.29"><span class="tocnumber">1.1.4</span> <span class="toctext">"Venice" (E3 &amp; E6, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Manchester.22_.28E4.2C_90_nm.29"><span class="tocnumber">1.1.5</span> <span class="toctext">"Manchester" (E4, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22San_Diego.22_.28E4.2C_90_nm.29"><span class="tocnumber">1.1.6</span> <span class="toctext">"San Diego" (E4, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Toledo.22_.28E6.2C_90_nm.29"><span class="tocnumber">1.1.7</span> <span class="toctext">"Toledo" (E6, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Orleans.22_.28F2_.26_F3.2C_90_nm.29"><span class="tocnumber">1.1.8</span> <span class="toctext">"Orleans" (F2 &amp; F3, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Orleans.22_.28Energy_Efficient_45W.2C_F3.2C_90_nm.29"><span class="tocnumber">1.1.9</span> <span class="toctext">"Orleans" (Energy Efficient 45W, F3, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Orleans.22_.28Energy_Efficient_Small_Form_Factor.2C_F2.2C_90_nm.29"><span class="tocnumber">1.1.10</span> <span class="toctext">"Orleans" (Energy Efficient Small Form Factor, F2, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Lima.22_.28Energy_Efficient.2C_G1_.26_G2.2C_65_nm.29"><span class="tocnumber">1.1.11</span> <span class="toctext">"Lima" (Energy Efficient, G1 &amp; G2, 65 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Lima.22_.28Embedded_Energy_Efficient.2C_G2.2C_65_nm.29"><span class="tocnumber">1.1.12</span> <span class="toctext">"Lima" (Embedded Energy Efficient, G2, 65 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#Athlon_64_FX"><span class="tocnumber">1.2</span> <span class="toctext">Athlon 64 FX</span></a>
<ul>
<li class="toclevel-3"><a href="#.22SledgeHammer.22_.28C0_.26_CG.2C_130_nm.29"><span class="tocnumber">1.2.1</span> <span class="toctext">"SledgeHammer" (C0 &amp; CG, 130 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22ClawHammer.22_.28CG.2C_130_nm.29"><span class="tocnumber">1.2.2</span> <span class="toctext">"ClawHammer" (CG, 130 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22San_Diego.22_.28E4.2C_90_nm.29_2"><span class="tocnumber">1.2.3</span> <span class="toctext">"San Diego" (E4, 90 nm)</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a href="#Dual-Core_Desktop_Processors"><span class="tocnumber">2</span> <span class="toctext">Dual-Core Desktop Processors</span></a>
<ul>
<li class="toclevel-2"><a href="#Athlon_64_X2"><span class="tocnumber">2.1</span> <span class="toctext">Athlon 64 X2</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Manchester.22_.28E4.2C_90_nm.29_2"><span class="tocnumber">2.1.1</span> <span class="toctext">"Manchester" (E4, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Toledo.22_.28E6.2C_90_nm.29_2"><span class="tocnumber">2.1.2</span> <span class="toctext">"Toledo" (E6, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Windsor.22_.28F2_.26_F3.2C_90_nm.29"><span class="tocnumber">2.1.3</span> <span class="toctext">"Windsor" (F2 &amp; F3, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Windsor.22_.28Energy_Efficient.2C_F2_.26_F3.2C_90_nm.29"><span class="tocnumber">2.1.4</span> <span class="toctext">"Windsor" (Energy Efficient, F2 &amp; F3, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Windsor.22_.28Energy_Efficient_Small_Form_Factor.2C_F2.2C_90_nm.29"><span class="tocnumber">2.1.5</span> <span class="toctext">"Windsor" (Energy Efficient Small Form Factor, F2, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Brisbane.22_.28Energy_Efficient_65W.2C_G1_.26_G2.2C_65_nm.29"><span class="tocnumber">2.1.6</span> <span class="toctext">"Brisbane" (Energy Efficient 65W, G1 &amp; G2, 65 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#Athlon_X2"><span class="tocnumber">2.2</span> <span class="toctext">Athlon X2</span></a></li>
<li class="toclevel-2"><a href="#Athlon_64_FX_2"><span class="tocnumber">2.3</span> <span class="toctext">Athlon 64 FX</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Toledo.22_.28E6.2C_90_nm.29_3"><span class="tocnumber">2.3.1</span> <span class="toctext">"Toledo" (E6, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Windsor.22_.28F2.2C_90_nm.29"><span class="tocnumber">2.3.2</span> <span class="toctext">"Windsor" (F2, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Windsor.22_.28Quad_FX_platform.2C_F3.2C_90_nm.29"><span class="tocnumber">2.3.3</span> <span class="toctext">"Windsor" (Quad FX platform, F3, 90 nm)</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a href="#Mobile_processors"><span class="tocnumber">3</span> <span class="toctext">Mobile processors</span></a>
<ul>
<li class="toclevel-2"><a href="#Mobile_Athlon_64"><span class="tocnumber">3.1</span> <span class="toctext">Mobile Athlon 64</span></a>
<ul>
<li class="toclevel-3"><a href="#.22ClawHammer.22_.28C0_.26_CG.2C_130_nm.2C_Desktop_replacement.29"><span class="tocnumber">3.1.1</span> <span class="toctext">"ClawHammer" (C0 &amp; CG, 130 nm, Desktop replacement)</span></a></li>
<li class="toclevel-3"><a href="#.22ClawHammer.22_.28C0_.26_CG.2C_130_nm.2C_62W_TDP.29"><span class="tocnumber">3.1.2</span> <span class="toctext">"ClawHammer" (C0 &amp; CG, 130 nm, 62W TDP)</span></a></li>
<li class="toclevel-3"><a href="#.22ClawHammer.22_.28CG.2C_130_nm.2C_35W_TDP.29"><span class="tocnumber">3.1.3</span> <span class="toctext">"ClawHammer" (CG, 130 nm, 35W TDP)</span></a></li>
<li class="toclevel-3"><a href="#.22Odessa.22_.28CG.2C_130_nm.2C_Desktop_replacement.29"><span class="tocnumber">3.1.4</span> <span class="toctext">"Odessa" (CG, 130 nm, Desktop replacement)</span></a></li>
<li class="toclevel-3"><a href="#.22Odessa.22_.28CG.2C_130_nm.2C_35W_TDP.29"><span class="tocnumber">3.1.5</span> <span class="toctext">"Odessa" (CG, 130 nm, 35W TDP)</span></a></li>
<li class="toclevel-3"><a href="#.22Oakville.22_.28D0.2C_90_nm.2C_35W_TDP_Low_Power.29"><span class="tocnumber">3.1.6</span> <span class="toctext">"Oakville" (D0, 90 nm, 35W TDP Low Power)</span></a></li>
<li class="toclevel-3"><a href="#.22Newark.22_.28E5.2C_90_nm.2C_62W_TDP.29"><span class="tocnumber">3.1.7</span> <span class="toctext">"Newark" (E5, 90 nm, 62W TDP)</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#Athlon_Neo"><span class="tocnumber">3.2</span> <span class="toctext">Athlon Neo</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Huron.22_.2865_nm.2C_15W_TDP.29"><span class="tocnumber">3.2.1</span> <span class="toctext">"Huron" (65 nm, 15W TDP)</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a href="#Notes"><span class="tocnumber">4</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-1"><a href="#External_links"><span class="tocnumber">5</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script>
<p><a name="Single-core_desktop_processors" id="Single-core_desktop_processors"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=1" title="Edit section: Single-core desktop processors">edit</a>]</span> <span class="mw-headline">Single-core desktop processors</span></h2>
<p><a name="Athlon_64" id="Athlon_64"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=2" title="Edit section: Athlon 64">edit</a>]</span> <span class="mw-headline">Athlon 64</span></h3>
<p>(<a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>, <a href="/wiki/CMOS" title="CMOS">Process</a>)</p>
<p><a name=".22ClawHammer.22_.28C0_.26_CG.2C_130_nm.29" id=".22ClawHammer.22_.28C0_.26_CG.2C_130_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=3" title="Edit section: &quot;ClawHammer&quot; (C0 &amp; CG, 130 nm)">edit</a>]</span> <span class="mw-headline">"ClawHammer" (C0 &amp; CG, 130 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 2800+</td>
<td>1800 MHz</td>
<td>512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>800 MHz</td>
<td>9x</td>
<td>1.50 V</td>
<td>89 W</td>
<td><a href="/wiki/Socket_754" title="Socket 754">Socket 754</a></td>
<td>April 27, 2004</td>
<td>ADA2800AEP4AP (C0)<br />
ADA2800AEP4AR (CG)</td>
</tr>
<tr>
<td>Athlon 64 3000+</td>
<td>2000 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>10x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 754</td>
<td>December 15, 2003</td>
<td>ADA3000AEP4AP (C0)<br />
ADA3000AEP4AR (CG)</td>
</tr>
<tr>
<td>Athlon 64 3200+</td>
<td>2000 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>10x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 754</td>
<td>September 23, 2003</td>
<td>ADA3200AEP5AP (C0)<br />
ADA3200AEP5AR (CG)</td>
</tr>
<tr>
<td>Athlon 64 3200+</td>
<td>2200 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>11x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 754</td>
<td></td>
<td>ADA3200AEP4AP (C0)<br />
ADA3200AEP4AR (CG)</td>
</tr>
<tr>
<td>Athlon 64 3400+</td>
<td>2400 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>12x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 754</td>
<td></td>
<td>ADA3400AEP4AP (C0)<sup id="fn_4_back"><a href="#fn_4" title="">4</a></sup><br />
ADA3400AEP4AR (CG)</td>
</tr>
<tr>
<td>Athlon 64 3400+</td>
<td>2200 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>11x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 754</td>
<td>January 6, 2004</td>
<td>ADA3400AEP5AP (C0)<br />
ADA3400AEP5AR (CG)</td>
</tr>
<tr>
<td>Athlon 64 3500+</td>
<td>2200 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.50 V</td>
<td>89 W</td>
<td><a href="/wiki/Socket_939" title="Socket 939">Socket 939</a></td>
<td>June 1, 2004</td>
<td>ADA3500DEP4AS (CG)</td>
</tr>
<tr>
<td>Athlon 64 3700+</td>
<td>2400 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>12x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 754</td>
<td>June 1, 2004</td>
<td>ADA3700AEP5AP (C0)<sup id="fn_4_back"><a href="#fn_4" title="">4</a></sup><br />
ADA3700AEP5AR (CG)</td>
</tr>
<tr>
<td>Athlon 64 3800+</td>
<td>2400 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td>June 1, 2004</td>
<td>ADA3800DEP4AS (CG)</td>
</tr>
<tr>
<td>Athlon 64 4000+</td>
<td>2400 MHz</td>
<td>1024 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td>~ October 18, 2004</td>
<td>ADA4000DEP5AS (CG)</td>
</tr>
</table>
<p><a name=".22Newcastle.22_.28CG.2C_130_nm.29" id=".22Newcastle.22_.28CG.2C_130_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=4" title="Edit section: &quot;Newcastle&quot; (CG, 130 nm)">edit</a>]</span> <span class="mw-headline">"Newcastle" (CG, 130 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 2800+</td>
<td>1800 MHz</td>
<td>512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>800 MHz</td>
<td>9x</td>
<td>1.50 V</td>
<td>89 W</td>
<td><a href="/wiki/Socket_754" title="Socket 754">Socket 754</a></td>
<td>April 27, 2004</td>
<td>ADA2800AEP4AX</td>
</tr>
<tr>
<td>Athlon 64 3000+</td>
<td>2000 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>10x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 754</td>
<td>December 15, 2003</td>
<td>ADA3000AEP4AX</td>
</tr>
<tr>
<td>Athlon 64 3000+</td>
<td>1800 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>9x</td>
<td>1.50 V</td>
<td>89 W</td>
<td><a href="/wiki/Socket_939" title="Socket 939">Socket 939</a></td>
<td></td>
<td>ADA3000DEP4AW</td>
</tr>
<tr>
<td>Athlon 64 3200+</td>
<td>2200 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>11x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 754</td>
<td></td>
<td>ADA3200AEP4AX</td>
</tr>
<tr>
<td>Athlon 64 3200+</td>
<td>2000 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td></td>
<td>ADA3200DEP4AW</td>
</tr>
<tr>
<td>Athlon 64 3300+ <sup id="fn_2_back"><a href="#fn_2" title="">2</a></sup></td>
<td>2400 MHz</td>
<td>256 KB</td>
<td>800 MHz</td>
<td>12x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 754</td>
<td></td>
<td>ADA3300AEP3AX</td>
</tr>
<tr>
<td>Athlon 64 3400+</td>
<td>2400 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>12x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 754</td>
<td></td>
<td>ADA3400AEP4AX</td>
</tr>
<tr>
<td>Athlon 64 3400+ <sup id="fn_2_back"><a href="#fn_2" title="">2</a></sup></td>
<td>2200 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>11x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td></td>
<td>ADA3400DEP4AZ</td>
</tr>
<tr>
<td>Athlon 64 3500+</td>
<td>2200 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td>June 1, 2004</td>
<td>ADA3500DEP4AW</td>
</tr>
<tr>
<td>Athlon 64 3800+</td>
<td>2400 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td>June 1, 2004</td>
<td>ADA3800DEP4AW</td>
</tr>
</table>
<p><a name=".22Winchester.22_.28D0.2C_90_nm.29" id=".22Winchester.22_.28D0.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=5" title="Edit section: &quot;Winchester&quot; (D0, 90 nm)">edit</a>]</span> <span class="mw-headline">"Winchester" (D0, 90 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 3000+</td>
<td>1800 MHz</td>
<td>512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>9x</td>
<td>1.40 V</td>
<td>67 W</td>
<td><a href="/wiki/Socket_939" title="Socket 939">Socket 939</a></td>
<td>October 14, 2004</td>
<td>ADA3000DIK4BI</td>
</tr>
<tr>
<td>Athlon 64 3200+</td>
<td>2000 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.40 V</td>
<td>67 W</td>
<td>Socket 939</td>
<td>October 14, 2004</td>
<td>ADA3200DIK4BI</td>
</tr>
<tr>
<td>Athlon 64 3500+</td>
<td>2200 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.40 V</td>
<td>67 W</td>
<td>Socket 939</td>
<td>October 14, 2004</td>
<td>ADA3500DIK4BI</td>
</tr>
</table>
<p><a name=".22Venice.22_.28E3_.26_E6.2C_90_nm.29" id=".22Venice.22_.28E3_.26_E6.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=6" title="Edit section: &quot;Venice&quot; (E3 &amp; E6, 90 nm)">edit</a>]</span> <span class="mw-headline">"Venice" (E3 &amp; E6, 90 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 1500+ <sup id="fn_2_back"><a href="#fn_2" title="">2</a></sup></td>
<td>1000 MHz</td>
<td>512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>800 MHz</td>
<td>5x</td>
<td>0.90 V</td>
<td>9W</td>
<td><a href="/wiki/Socket_754" title="Socket 754">Socket 754</a></td>
<td>November 7, 2005</td>
<td>ADC1500B2X4BX (E6)</td>
</tr>
<tr>
<td>Athlon 64 3000+</td>
<td>2000 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>10x</td>
<td>1.35 V</td>
<td>51 W</td>
<td>Socket 754</td>
<td></td>
<td>ADA3000AKK4BX (E6)</td>
</tr>
<tr>
<td>Athlon 64 3000+</td>
<td>2000 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>10x</td>
<td>1.40 V</td>
<td>51 W</td>
<td>Socket 754</td>
<td></td>
<td>ADA3000AIK4BX (E6)</td>
</tr>
<tr>
<td>Athlon 64 3000+</td>
<td>1800 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>9x</td>
<td>1.35/1.40 V</td>
<td>67 W</td>
<td>Socket 939</td>
<td>April 4, 2005</td>
<td>ADA3000DAA4BP (E3)<br />
ADA3000DAA4BW (E6)</td>
</tr>
<tr>
<td>Athlon 64 3200+</td>
<td>2200 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>11x</td>
<td>1.40 V</td>
<td>59 W</td>
<td>Socket 754</td>
<td></td>
<td>ADA3200AIO4BX (E6)</td>
</tr>
<tr>
<td>Athlon 64 3200+</td>
<td>2000 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.35/1.40 V</td>
<td>67 W</td>
<td>Socket 939</td>
<td>April 4, 2005</td>
<td>ADA3200DAA4BP (E3)<br />
ADA3200DAA4BW (E6)</td>
</tr>
<tr>
<td>Athlon 64 3400+ <sup id="fn_3_back"><a href="#fn_3" title="">3</a></sup></td>
<td>2400 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>12x</td>
<td>1.40 V</td>
<td>67 W</td>
<td>Socket 754</td>
<td></td>
<td>ADA3400AIK4BO (E3)</td>
</tr>
<tr>
<td>Athlon 64 3400+ <sup id="fn_2_back"><a href="#fn_2" title="">2</a></sup></td>
<td>2200 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>11x</td>
<td>1.35/1.40 V</td>
<td>67 W</td>
<td>Socket 939</td>
<td></td>
<td>ADA3400DAA4BY (E6)<br />
ADA3400DAA4BZ (E6)</td>
</tr>
<tr>
<td>Athlon 64 3500+</td>
<td>2200 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.35/1.40 V</td>
<td>67 W</td>
<td>Socket 939</td>
<td>April 4, 2005</td>
<td>ADA3500DAA4BP (E3)<br />
ADA3500DAA4BW (E6)</td>
</tr>
<tr>
<td>Athlon 64 3800+</td>
<td>2400 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.35/1.40 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td>April 4, 2005</td>
<td>ADA3800DAA4BP (E3)<br />
ADA3800DAA4BW (E6)</td>
</tr>
</table>
<p><a name=".22Manchester.22_.28E4.2C_90_nm.29" id=".22Manchester.22_.28E4.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=7" title="Edit section: &quot;Manchester&quot; (E4, 90 nm)">edit</a>]</span> <span class="mw-headline">"Manchester" (E4, 90 nm)</span></h4>
<ul>
<li>Athlon 64 X2 dual-core with one core disabled</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 3200+</td>
<td>2000 MHz</td>
<td>512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.35 V</td>
<td>67 W</td>
<td><a href="/wiki/Socket_939" title="Socket 939">Socket 939</a></td>
<td>May 31, 2005</td>
<td>ADA3200DKA4CG</td>
</tr>
<tr>
<td>Athlon 64 3500+</td>
<td>2200 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.35 V</td>
<td>67 W</td>
<td>Socket 939</td>
<td>May 31, 2005</td>
<td>ADA3500DKA4CG</td>
</tr>
</table>
<p><a name=".22San_Diego.22_.28E4.2C_90_nm.29" id=".22San_Diego.22_.28E4.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=8" title="Edit section: &quot;San Diego&quot; (E4, 90 nm)">edit</a>]</span> <span class="mw-headline">"San Diego" (E4, 90 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 3500+</td>
<td>2200 MHz</td>
<td>512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.35/1.40 V</td>
<td>67 W</td>
<td><a href="/wiki/Socket_939" title="Socket 939">Socket 939</a></td>
<td>May 4, 2005</td>
<td>ADA3500DAA4BN</td>
</tr>
<tr>
<td>Athlon 64 3700+</td>
<td>2200 MHz</td>
<td>1024 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.35/1.40 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td>May 4, 2005</td>
<td>ADA3700DAA5BN</td>
</tr>
<tr>
<td>Athlon 64 4000+</td>
<td>2400 MHz</td>
<td>1024 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.35/1.40 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td>May 4, 2005</td>
<td>ADA4000DAA5BN</td>
</tr>
</table>
<p><a name=".22Toledo.22_.28E6.2C_90_nm.29" id=".22Toledo.22_.28E6.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=9" title="Edit section: &quot;Toledo&quot; (E6, 90 nm)">edit</a>]</span> <span class="mw-headline">"Toledo" (E6, 90 nm)</span></h4>
<ul>
<li>Athlon 64 X2 dual-core with one core disabled</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 3700+</td>
<td>2200 MHz</td>
<td>1024 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.35 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td></td>
<td>ADA3700DKA5CF</td>
</tr>
<tr>
<td>Athlon 64 4000+</td>
<td>2400 MHz</td>
<td>1024 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.35 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td></td>
<td>ADA4000DKA5CF</td>
</tr>
</table>
<p><a name=".22Orleans.22_.28F2_.26_F3.2C_90_nm.29" id=".22Orleans.22_.28F2_.26_F3.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=10" title="Edit section: &quot;Orleans&quot; (F2 &amp; F3, 90 nm)">edit</a>]</span> <span class="mw-headline">"Orleans" (F2 &amp; F3, 90 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, <a href="/wiki/AMD64" title="AMD64" class="mw-redirect">AMD64</a>, <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="/wiki/AMD-V" title="AMD-V" class="mw-redirect">AMD-V</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 3000+</td>
<td>1800 MHz</td>
<td>512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>9x</td>
<td>1.35-1.40 V</td>
<td>62 W</td>
<td><a href="/wiki/Socket_AM2" title="Socket AM2">Socket AM2</a></td>
<td>May 23, 2006</td>
<td>ADA3000IAA4CN<br />
ADA3000IAA4CW</td>
</tr>
<tr>
<td>Athlon 64 3200+</td>
<td>2000 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.35-1.40 V</td>
<td>62 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADA3200IAA4CN<br />
ADA3200IAA4CW</td>
</tr>
<tr>
<td>Athlon 64 3500+</td>
<td>2200 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.25-1.40 V</td>
<td>62 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADA3500IAA4CN<br />
ADA3500IAA4CW</td>
</tr>
<tr>
<td>Athlon 64 3500+ (F3)</td>
<td>2200 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.25-1.40 V</td>
<td>62 W</td>
<td>Socket AM2</td>
<td>February 20, 2007</td>
<td>ADA3500IAA4DH</td>
</tr>
<tr>
<td>Athlon 64 3800+</td>
<td>2400 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.25-1.40 V</td>
<td>62 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADA3800IAA4CN<br />
ADA3800IAA4CW</td>
</tr>
<tr>
<td>Athlon 64 3800+ (F3)</td>
<td>2400 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.25-1.40 V</td>
<td>62 W</td>
<td>Socket AM2</td>
<td>February 20, 2007</td>
<td>ADA3800IAA4DH</td>
</tr>
<tr>
<td>Athlon 64 4000+ (F3)</td>
<td>2600 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.25-1.40 V</td>
<td>62 W</td>
<td>Socket AM2</td>
<td>February 20, 2007</td>
<td>ADA4000IAA4DH</td>
</tr>
</table>
<p><a name=".22Orleans.22_.28Energy_Efficient_45W.2C_F3.2C_90_nm.29" id=".22Orleans.22_.28Energy_Efficient_45W.2C_F3.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=11" title="Edit section: &quot;Orleans&quot; (Energy Efficient 45W, F3, 90 nm)">edit</a>]</span> <span class="mw-headline">"Orleans" (Energy Efficient 45W, F3, 90 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, <a href="/wiki/AMD64" title="AMD64" class="mw-redirect">AMD64</a>, <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="/wiki/AMD-V" title="AMD-V" class="mw-redirect">AMD-V</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 LE-1600</td>
<td>2200 MHz</td>
<td>1024 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.25/1.40 V</td>
<td>45 W</td>
<td><a href="/wiki/Socket_AM2" title="Socket AM2">Socket AM2</a></td>
<td>October 8, 2007</td>
<td>ADH1600IAA5DH</td>
</tr>
<tr>
<td>Athlon 64 LE-1620</td>
<td>2400 MHz</td>
<td>1024 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.25/1.40 V</td>
<td>45 W</td>
<td>Socket AM2</td>
<td>October 8, 2007</td>
<td>ADH1620IAA5DH</td>
</tr>
<tr>
<td>Athlon 64 LE-1640</td>
<td>2600 MHz</td>
<td>1024 KB</td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.25/1.40 V</td>
<td>45 W</td>
<td>Socket AM2</td>
<td>January 7, 2008</td>
<td>ADH1640IAA5DH</td>
</tr>
</table>
<p><a name=".22Orleans.22_.28Energy_Efficient_Small_Form_Factor.2C_F2.2C_90_nm.29" id=".22Orleans.22_.28Energy_Efficient_Small_Form_Factor.2C_F2.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=12" title="Edit section: &quot;Orleans&quot; (Energy Efficient Small Form Factor, F2, 90 nm)">edit</a>]</span> <span class="mw-headline">"Orleans" (Energy Efficient Small Form Factor, F2, 90 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, <a href="/wiki/AMD64" title="AMD64" class="mw-redirect">AMD64</a>, <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="/wiki/AMD-V" title="AMD-V" class="mw-redirect">AMD-V</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 3500+</td>
<td>2200 MHz</td>
<td>512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.20/1.25 V</td>
<td>35 W</td>
<td><a href="/wiki/Socket_AM2" title="Socket AM2">Socket AM2</a></td>
<td>May 23, 2006</td>
<td>ADD3500IAA4CN</td>
</tr>
</table>
<p><a name=".22Lima.22_.28Energy_Efficient.2C_G1_.26_G2.2C_65_nm.29" id=".22Lima.22_.28Energy_Efficient.2C_G1_.26_G2.2C_65_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=13" title="Edit section: &quot;Lima&quot; (Energy Efficient, G1 &amp; G2, 65 nm)">edit</a>]</span> <span class="mw-headline">"Lima" (Energy Efficient, G1 &amp; G2, 65 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, <a href="/wiki/AMD64" title="AMD64" class="mw-redirect">AMD64</a>, <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="/wiki/AMD-V" title="AMD-V" class="mw-redirect">AMD-V</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 3500+</td>
<td>2200 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.20-1.35 V</td>
<td>45 W</td>
<td>Socket AM2</td>
<td>February 20, 2007</td>
<td>ADH3500IAA4DE</td>
</tr>
<tr>
<td>Athlon 64 3800+</td>
<td>2400 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.25-1.40 V</td>
<td>45 W</td>
<td>Socket AM2</td>
<td>February 20, 2007</td>
<td>ADH3800IAA4DE</td>
</tr>
<tr>
<td>Athlon LE-1640B (G2) <sup id="fn_5_back"><a href="#fn_5" title="">5</a></sup></td>
<td>2700 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>13.5x</td>
<td>1.25/1.40 V</td>
<td>45 W</td>
<td>Socket AM2</td>
<td>April 28, 2008</td>
<td>ADH164BIAA4DP</td>
</tr>
<tr>
<td>Athlon LE-1660 (G2)</td>
<td>2800 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>14x</td>
<td>1.25-1.40 V</td>
<td>45 W</td>
<td>Socket AM2</td>
<td>2008</td>
<td>ADH1660IAA4DP</td>
</tr>
</table>
<p><a name=".22Lima.22_.28Embedded_Energy_Efficient.2C_G2.2C_65_nm.29" id=".22Lima.22_.28Embedded_Energy_Efficient.2C_G2.2C_65_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=14" title="Edit section: &quot;Lima&quot; (Embedded Energy Efficient, G2, 65 nm)">edit</a>]</span> <span class="mw-headline">"Lima" (Embedded Energy Efficient, G2, 65 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, <a href="/wiki/AMD64" title="AMD64" class="mw-redirect">AMD64</a>, <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="/wiki/AMD-V" title="AMD-V" class="mw-redirect">AMD-V</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 2000+</td>
<td>1000 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>5x</td>
<td>0.9 V</td>
<td>8 W</td>
<td>Socket AM2</td>
<td>&#160;??</td>
<td>ADF2000IAV4DRE</td>
</tr>
<tr>
<td>Athlon 64 2600+</td>
<td>1600 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>&#160;?</td>
<td>&#160;? V</td>
<td>15 W</td>
<td>Socket AM2</td>
<td>&#160;??</td>
<td>ADG2600IAV4DRE</td>
</tr>
<tr>
<td>Athlon 64 3100+</td>
<td>2000 MHz</td>
<td>512 KB</td>
<td>1000 MHz</td>
<td>&#160;?</td>
<td>&#160;? V</td>
<td>25 W</td>
<td>Socket AM2</td>
<td>&#160;??</td>
<td>ADS3100IAR4DRE</td>
</tr>
</table>
<p><a name="Athlon_64_FX" id="Athlon_64_FX"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=15" title="Edit section: Athlon 64 FX">edit</a>]</span> <span class="mw-headline">Athlon 64 FX</span></h3>
<p><a name=".22SledgeHammer.22_.28C0_.26_CG.2C_130_nm.29" id=".22SledgeHammer.22_.28C0_.26_CG.2C_130_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=16" title="Edit section: &quot;SledgeHammer&quot; (C0 &amp; CG, 130 nm)">edit</a>]</span> <span class="mw-headline">"SledgeHammer" (C0 &amp; CG, 130 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation)</i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 FX-51 (C0)</td>
<td>2200 MHz</td>
<td>1024 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>800 MHz</td>
<td>11x</td>
<td>1.50 V</td>
<td>89 W</td>
<td><a href="/wiki/Socket_940" title="Socket 940">Socket 940</a></td>
<td>September 23, 2003</td>
<td>ADAFX51CEP5AK</td>
</tr>
<tr>
<td>Athlon 64 FX-51 (CG)</td>
<td>2200 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>11x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 940</td>
<td>September 23, 2003</td>
<td>ADAFX51CEP5AT</td>
</tr>
<tr>
<td>Athlon 64 FX-53 (CG)</td>
<td>2400 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>12x</td>
<td>1.50 V</td>
<td>89 W</td>
<td>Socket 940</td>
<td>March 18, 2004</td>
<td>ADAFX53CEP5AT</td>
</tr>
</table>
<p><a name=".22ClawHammer.22_.28CG.2C_130_nm.29" id=".22ClawHammer.22_.28CG.2C_130_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=17" title="Edit section: &quot;ClawHammer&quot; (CG, 130 nm)">edit</a>]</span> <span class="mw-headline">"ClawHammer" (CG, 130 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 FX-53</td>
<td>2400 MHz</td>
<td>1024 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.50 V</td>
<td>89 W</td>
<td><a href="/wiki/Socket_939" title="Socket 939">Socket 939</a></td>
<td>June 1, 2004</td>
<td>ADAFX53DEP5AS</td>
</tr>
<tr>
<td>Athlon 64 FX-55</td>
<td>2600 MHz</td>
<td>1024 KB</td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.50 V</td>
<td>104 W</td>
<td>Socket 939</td>
<td>~ October 10, 2004</td>
<td>ADAFX55DEI5AS</td>
</tr>
</table>
<p><a name=".22San_Diego.22_.28E4.2C_90_nm.29_2" id=".22San_Diego.22_.28E4.2C_90_nm.29_2"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=18" title="Edit section: &quot;San Diego&quot; (E4, 90 nm)">edit</a>]</span> <span class="mw-headline">"San Diego" (E4, 90 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 FX-55</td>
<td>2600 MHz</td>
<td>1024 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.35-1.40 V</td>
<td>104 W</td>
<td><a href="/wiki/Socket_939" title="Socket 939">Socket 939</a></td>
<td></td>
<td>ADAFX55DAA5BN</td>
</tr>
<tr>
<td>Athlon 64 FX-57</td>
<td>2800 MHz</td>
<td>1024 KB</td>
<td>1000 MHz</td>
<td>14x</td>
<td>1.35-1.40 V</td>
<td>104 W</td>
<td>Socket 939</td>
<td>June 27, 2005</td>
<td>ADAFX57DAA5BN</td>
</tr>
</table>
<p><a name="Dual-Core_Desktop_Processors" id="Dual-Core_Desktop_Processors"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=19" title="Edit section: Dual-Core Desktop Processors">edit</a>]</span> <span class="mw-headline">Dual-Core Desktop Processors</span></h2>
<table class="metadata plainlinks ambox ambox-move" style="">
<tr>
<td class="mbox-image">
<div style="width: 52px;"><a href="/wiki/File:Merge-arrow.svg" class="image" title="Merge arrow"><img alt="Merge arrow" src="http://upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Merge-arrow.svg/50px-Merge-arrow.svg.png" width="50" height="20" border="0" /></a></div>
</td>
<td class="mbox-text" style="">It has been suggested that this article or section be <a href="/wiki/Wikipedia:Merging_and_moving_pages" title="Wikipedia:Merging and moving pages" class="mw-redirect">merged</a> into <i><a href="/wiki/List_of_AMD_Athlon_X2_microprocessors" title="List of AMD Athlon X2 microprocessors">List of AMD Athlon X2 microprocessors</a></i>. (<a href="/wiki/Talk:List_of_AMD_Athlon_X2_microprocessors" title="Talk:List of AMD Athlon X2 microprocessors">Discuss</a>)</td>
</tr>
</table>
<p><a name="Athlon_64_X2" id="Athlon_64_X2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=20" title="Edit section: Athlon 64 X2">edit</a>]</span> <span class="mw-headline">Athlon 64 X2</span></h3>
<p><a name=".22Manchester.22_.28E4.2C_90_nm.29_2" id=".22Manchester.22_.28E4.2C_90_nm.29_2"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=21" title="Edit section: &quot;Manchester&quot; (E4, 90 nm)">edit</a>]</span> <span class="mw-headline">"Manchester" (E4, 90 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 X2 3600+</td>
<td>2000 MHz</td>
<td>2 x 256 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.30-1.35 V</td>
<td>89-110 W</td>
<td><a href="/wiki/Socket_939" title="Socket 939">Socket 939</a></td>
<td></td>
<td>ADA3600DAA4BV</td>
</tr>
<tr>
<td>Athlon 64 X2 3800+</td>
<td>2000 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.30-1.35 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td>August 1, 2005</td>
<td>ADA3800DAA5BV</td>
</tr>
<tr>
<td>Athlon 64 X2 4200+</td>
<td>2200 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.30-1.35 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td>May 31, 2005</td>
<td>ADA4200DAA5BV or ADA4200BVBOX</td>
</tr>
<tr>
<td>Athlon 64 X2 4600+</td>
<td>2400 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.30-1.35 V</td>
<td>110 W</td>
<td>Socket 939</td>
<td>May 31, 2005</td>
<td>ADA4600DAA5BV</td>
</tr>
</table>
<p><a name=".22Toledo.22_.28E6.2C_90_nm.29_2" id=".22Toledo.22_.28E6.2C_90_nm.29_2"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=22" title="Edit section: &quot;Toledo&quot; (E6, 90 nm)">edit</a>]</span> <span class="mw-headline">"Toledo" (E6, 90 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 X2 3800+</td>
<td>2000 MHz</td>
<td>2 x 512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.30-1.35 V</td>
<td>89 W</td>
<td><a href="/wiki/Socket_939" title="Socket 939">Socket 939</a></td>
<td>August 1, 2005</td>
<td>ADA3800DAA5CD</td>
</tr>
<tr>
<td>Athlon 64 X2 4200+</td>
<td>2200 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.30-1.35 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td>May 31, 2005</td>
<td>ADA4200DAA5CD</td>
</tr>
<tr>
<td rowspan="2">Athlon 64 X2 4400+</td>
<td>2200 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.30-1.35 V</td>
<td>110 W</td>
<td>Socket 939</td>
<td>May 31, 2005</td>
<td>ADA4400DAA6CD</td>
</tr>
<tr>
<td>2200 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.30-1.35 V</td>
<td>89 W</td>
<td>Socket 939</td>
<td></td>
<td>ADV4400DAA6CD</td>
</tr>
<tr>
<td>Athlon 64 X2 4600+</td>
<td>2400 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.30-1.35 V</td>
<td>110 W</td>
<td>Socket 939</td>
<td>May 31, 2005</td>
<td>ADA4600DAA5CD</td>
</tr>
<tr>
<td>Athlon 64 X2 4800+</td>
<td>2400 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.30-1.35 V</td>
<td>110 W</td>
<td>Socket 939</td>
<td>May 31, 2005</td>
<td>ADA4800DAA6CD</td>
</tr>
</table>
<p><a name=".22Windsor.22_.28F2_.26_F3.2C_90_nm.29" id=".22Windsor.22_.28F2_.26_F3.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=23" title="Edit section: &quot;Windsor&quot; (F2 &amp; F3, 90 nm)">edit</a>]</span> <span class="mw-headline">"Windsor" (F2 &amp; F3, 90 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, <a href="/wiki/AMD64" title="AMD64" class="mw-redirect">AMD64</a>, <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="/wiki/AMD-V" title="AMD-V" class="mw-redirect">AMD-V</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 X2 3800+</td>
<td>2000 MHz</td>
<td>2 x 512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.30/1.35 V</td>
<td>89 W</td>
<td><a href="/wiki/Socket_AM2" title="Socket AM2">Socket AM2</a></td>
<td>May 23, 2006</td>
<td>ADA3800IAA5CU</td>
</tr>
<tr>
<td>Athlon 64 X2 4000+</td>
<td>2000 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.30/1.35 V</td>
<td>89 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADA4000IAA6CS</td>
</tr>
<tr>
<td>Athlon 64 X2 4200+</td>
<td>2200 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.30/1.35 V</td>
<td>89 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADA4200IAA5CU</td>
</tr>
<tr>
<td>Athlon 64 X2 4400+</td>
<td>2200 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.30/1.35 V</td>
<td>89 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADA4400IAA6CS</td>
</tr>
<tr>
<td>Athlon 64 X2 4600+</td>
<td>2400 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.30/1.35 V</td>
<td>89 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADA4600IAA5CU</td>
</tr>
<tr>
<td>Athlon 64 X2 4800+</td>
<td>2400 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.30/1.35 V</td>
<td>89 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADA4800IAA6CS</td>
</tr>
<tr>
<td>Athlon 64 X2 5000+</td>
<td>2600 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.30/1.35 V</td>
<td>89 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADA5000IAA5CS<br />
ADA5000IAA5CU</td>
</tr>
<tr>
<td>Athlon 64 X2 5000+ (F3)</td>
<td>2600 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.30/1.35 V</td>
<td>89 W</td>
<td>Socket AM2</td>
<td></td>
<td>ADA5000IAA5CZ</td>
</tr>
<tr>
<td>Athlon 64 X2 5200+</td>
<td>2600 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.30/1.35 V</td>
<td>89 W</td>
<td>Socket AM2</td>
<td>September 6, 2006</td>
<td>ADA5200IAA6CS</td>
</tr>
<tr>
<td>Athlon 64 X2 5200+ (F3)</td>
<td>2600 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.20/1.25 V</td>
<td>89 W</td>
<td>Socket AM2</td>
<td></td>
<td>ADA5200IAA6CZ</td>
</tr>
<tr>
<td>Athlon 64 X2 5400+ (F3)</td>
<td>2800 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>14x</td>
<td>1.30/1.35 V</td>
<td>89 W</td>
<td>Socket AM2</td>
<td>December 12, 2006</td>
<td>ADA5400IAA5CZ</td>
</tr>
<tr>
<td>Athlon 64 X2 5600+ (F3)</td>
<td>2800 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>14x</td>
<td>1.30/1.35 V</td>
<td>89 W</td>
<td>Socket AM2</td>
<td>December 12, 2006</td>
<td>ADA5600IAA6CZ</td>
</tr>
<tr>
<td rowspan="2">Athlon 64 X2 6000+ (F3)</td>
<td>3000 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>15x</td>
<td>1.35/1.40 V</td>
<td>125 W</td>
<td>Socket AM2</td>
<td>February 20, 2007</td>
<td>ADX6000IAA6CZ</td>
</tr>
<tr>
<td>3000 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>15x</td>
<td>1.30/1.35 V</td>
<td>89 W</td>
<td>Socket AM2</td>
<td>August 20, 2007</td>
<td>ADA6000IAA6CZ</td>
</tr>
<tr>
<td>Athlon 64 X2 6400+ (F3)<br />
<b>Black Edition</b></td>
<td>3200 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>16x</td>
<td>1.35/1.40 V</td>
<td>125 W</td>
<td>Socket AM2</td>
<td>August 20, 2007</td>
<td>ADX6400IAA6CZ</td>
</tr>
</table>
<p><a name=".22Windsor.22_.28Energy_Efficient.2C_F2_.26_F3.2C_90_nm.29" id=".22Windsor.22_.28Energy_Efficient.2C_F2_.26_F3.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=24" title="Edit section: &quot;Windsor&quot; (Energy Efficient, F2 &amp; F3, 90 nm)">edit</a>]</span> <span class="mw-headline">"Windsor" (Energy Efficient, F2 &amp; F3, 90 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, <a href="/wiki/AMD64" title="AMD64" class="mw-redirect">AMD64</a>, <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="/wiki/AMD-V" title="AMD-V" class="mw-redirect">AMD-V</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 X2 3600+</td>
<td>2000 MHz</td>
<td>2 x 256 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.20/1.25 V</td>
<td>65 W</td>
<td><a href="/wiki/Socket_AM2" title="Socket AM2">Socket AM2</a></td>
<td>August 2006</td>
<td>ADO3600IAA4CU</td>
</tr>
<tr>
<td>Athlon 64 X2 3800+</td>
<td>2000 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.20/1.25 V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADO3800IAA5CS<br />
ADO3800IAA5CU</td>
</tr>
<tr>
<td>Athlon 64 X2 3800+ (F3)</td>
<td>2000 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.20/1.25 V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>February 20, 2007</td>
<td>ADO3800IAA5CZ</td>
</tr>
<tr>
<td>Athlon 64 X2 4000+</td>
<td>2000 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.20/1.25 V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADO4000IAA6CS</td>
</tr>
<tr>
<td>Athlon 64 X2 4200+</td>
<td>2200 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.20/1.25 V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADO4200IAA5CU</td>
</tr>
<tr>
<td>Athlon 64 X2 4400+</td>
<td>2200 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.20/1.25 V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADO4400IAA6CS</td>
</tr>
<tr>
<td>Athlon 64 X2 4600+</td>
<td>2400 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.20/1.25 V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADO4600IAA5CS<br />
ADO4600IAA5CU</td>
</tr>
<tr>
<td>Athlon 64 X2 4600+ (F3)</td>
<td>2400 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.20/1.25 V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>February 20, 2007</td>
<td>ADO4600IAA5CZ</td>
</tr>
<tr>
<td>Athlon 64 X2 4800+</td>
<td>2400 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.20/1.25 V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>May 23, 2006</td>
<td>ADO4800IAA6CS</td>
</tr>
<tr>
<td>Athlon 64 X2 5000+ (F3)</td>
<td>2600 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.20/1.25 V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>February 20, 2007</td>
<td>ADO5000IAA5CZ</td>
</tr>
<tr>
<td>Athlon 64 X2 5200+ (F3)</td>
<td>2600 MHz</td>
<td>2 x 1024 KB</td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.20/1.25 V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>February 20, 2007</td>
<td>ADO5200IAA6CZ</td>
</tr>
</table>
<p><a name=".22Windsor.22_.28Energy_Efficient_Small_Form_Factor.2C_F2.2C_90_nm.29" id=".22Windsor.22_.28Energy_Efficient_Small_Form_Factor.2C_F2.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=25" title="Edit section: &quot;Windsor&quot; (Energy Efficient Small Form Factor, F2, 90 nm)">edit</a>]</span> <span class="mw-headline">"Windsor" (Energy Efficient Small Form Factor, F2, 90 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, <a href="/wiki/AMD64" title="AMD64" class="mw-redirect">AMD64</a>, <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="/wiki/AMD-V" title="AMD-V" class="mw-redirect">AMD-V</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 X2 3800+</td>
<td>2000 MHz</td>
<td>2 x 512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>10x</td>
<td>1.025/1.075 V</td>
<td>35 W</td>
<td><a href="/wiki/Socket_AM2" title="Socket AM2">Socket AM2</a></td>
<td>May 23, 2006</td>
<td>ADD3800IAA5CU<br />
ADD3800IAT5CU</td>
</tr>
</table>
<p><a name=".22Brisbane.22_.28Energy_Efficient_65W.2C_G1_.26_G2.2C_65_nm.29" id=".22Brisbane.22_.28Energy_Efficient_65W.2C_G1_.26_G2.2C_65_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=26" title="Edit section: &quot;Brisbane&quot; (Energy Efficient 65W, G1 &amp; G2, 65 nm)">edit</a>]</span> <span class="mw-headline">"Brisbane" (Energy Efficient 65W, G1 &amp; G2, 65 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, <a href="/wiki/AMD64" title="AMD64" class="mw-redirect">AMD64</a>, <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="/wiki/AMD-V" title="AMD-V" class="mw-redirect">AMD-V</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 X2 3600+</td>
<td>1900 MHz</td>
<td>2 x 512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>9.5x</td>
<td>1.25V/1.35V</td>
<td>65 W</td>
<td><a href="/wiki/Socket_AM2" title="Socket AM2">Socket AM2</a></td>
<td>January 2007</td>
<td>ADO3600IAA5DD (G1)<br />
ADO3600IAA5DL (G1)</td>
</tr>
<tr>
<td>Athlon 64 X2 4000+</td>
<td>2100 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>10.5x</td>
<td>1.25V/1.35V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>December 5, 2006</td>
<td>ADO4000IAA5DD (G1)</td>
</tr>
<tr>
<td rowspan="2">Athlon 64 X2 4200+</td>
<td>2200 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.25V/1.35V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>2007</td>
<td>ADO4200IAA5DD (G1)</td>
</tr>
<tr>
<td>2200 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>11x</td>
<td>1.325V-1.375V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td></td>
<td>ADO4200IAA5DO (G2)</td>
</tr>
<tr>
<td rowspan="2">Athlon 64 X2 4400+</td>
<td>2300 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>11.5x</td>
<td>1.25V/1.35V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>December 5, 2006</td>
<td>ADO4400IAA5DD (G1)</td>
</tr>
<tr>
<td>2300 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>11.5x</td>
<td>1.325V-1.375V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>October 8, 2007</td>
<td>ADO4400IAA5DO (G2)</td>
</tr>
<tr>
<td>Athlon 64 X2 4600+</td>
<td>2400 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>12x</td>
<td>1.325V-1.375V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td></td>
<td>ADO4600IAA5DO (G2)</td>
</tr>
<tr>
<td rowspan="2">Athlon 64 X2 4800+</td>
<td>2500 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>12.5x</td>
<td>1.25V/1.35V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>December 5, 2006</td>
<td>ADO4800IAA5DD (G1)</td>
</tr>
<tr>
<td>2500 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>12.5x</td>
<td>1.325V-1.375V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>October 8, 2007</td>
<td>ADO4800IAA5DO (G2)</td>
</tr>
<tr>
<td rowspan="2">Athlon 64 X2 5000+</td>
<td>2600 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.25V/1.35V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>December 5, 2006</td>
<td>ADO5000IAA5DD (G1)</td>
</tr>
<tr>
<td>2600 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.325V/1.375V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>October 8, 2007</td>
<td>ADO5000IAA5DO (G2)</td>
</tr>
<tr>
<td>Athlon 64 X2 5000+<br />
<b>Black Edition</b></td>
<td>2600 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.25V/1.35V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>September 25, 2007</td>
<td>ADO5000IAA5DS (G2)</td>
</tr>
<tr>
<td rowspan="2">Athlon 64 X2 5200+</td>
<td>2700 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>13.5x</td>
<td>1.25V/1.35V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td></td>
<td>ADO5200IAA5DD (G1)</td>
</tr>
<tr>
<td>2700 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>13.5x</td>
<td>1.325V-1.375V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>October 8, 2007</td>
<td>ADO5200IAA5DO (G2)</td>
</tr>
<tr>
<td>Athlon 64 X2 5400+</td>
<td>2800 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>14x</td>
<td>1.325V-1.375V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>January, 2008</td>
<td>ADO5400IAA5DO (G2)</td>
</tr>
<tr>
<td>Athlon 64 X2 5400+<br />
<b>Black Edition</b></td>
<td>2800 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>14x</td>
<td>1.325V-1.375V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>June, 2008</td>
<td>ADO5400IAA5DS (G2)</td>
</tr>
<tr>
<td>Athlon 64 X2 5600+</td>
<td>2900 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>14.5x</td>
<td>1.325V-1.375V</td>
<td>65 W</td>
<td>Socket AM2</td>
<td>February, 2008</td>
<td>ADO5600IAA5DO (G2)</td>
</tr>
<tr>
<td>Athlon 64 X2 5800+</td>
<td>3000 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>15x</td>
<td>&#160;?</td>
<td>89 W</td>
<td>Socket AM2</td>
<td>April, 2008</td>
<td>ADA5800IAA5DO (G2)</td>
</tr>
<tr>
<td>Athlon 64 X2 6000+</td>
<td>3100 MHz</td>
<td>2 x 512 KB</td>
<td>1000 MHz</td>
<td>15.5x</td>
<td>1.1V-1.40V</td>
<td>89 W</td>
<td>Socket AM2</td>
<td>June, 2008</td>
<td>ADV6000IAA5DO (G2)</td>
</tr>
</table>
<p><a name="Athlon_X2" id="Athlon_X2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=27" title="Edit section: Athlon X2">edit</a>]</span> <span class="mw-headline">Athlon X2</span></h3>
<div class="rellink noprint relarticle mainarticle">Main article: <a href="/wiki/List_of_AMD_Athlon_X2_microprocessors" title="List of AMD Athlon X2 microprocessors">List of AMD Athlon X2 microprocessors</a></div>
<p><a name="Athlon_64_FX_2" id="Athlon_64_FX_2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=28" title="Edit section: Athlon 64 FX">edit</a>]</span> <span class="mw-headline">Athlon 64 FX</span></h3>
<table class="metadata plainlinks ambox ambox-move" style="">
<tr>
<td class="mbox-image">
<div style="width: 52px;"><a href="/wiki/File:Merge-arrow.svg" class="image" title="Merge arrow"><img alt="Merge arrow" src="http://upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Merge-arrow.svg/50px-Merge-arrow.svg.png" width="50" height="20" border="0" /></a></div>
</td>
<td class="mbox-text" style="">It has been suggested that this article or section be <a href="/wiki/Wikipedia:Merging_and_moving_pages" title="Wikipedia:Merging and moving pages" class="mw-redirect">merged</a> into <i><a href="/wiki/List_of_AMD_Athlon_X2_microprocessors" title="List of AMD Athlon X2 microprocessors">List of AMD Athlon X2 microprocessors</a></i>. (<a href="/wiki/Talk:List_of_AMD_Athlon_X2_microprocessors" title="Talk:List of AMD Athlon X2 microprocessors">Discuss</a>)</td>
</tr>
</table>
<p><a name=".22Toledo.22_.28E6.2C_90_nm.29_3" id=".22Toledo.22_.28E6.2C_90_nm.29_3"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=29" title="Edit section: &quot;Toledo&quot; (E6, 90 nm)">edit</a>]</span> <span class="mw-headline">"Toledo" (E6, 90 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 FX-60</td>
<td>2600 MHz</td>
<td>2 x 1024 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.35-1.40 V</td>
<td>110 W</td>
<td><a href="/wiki/Socket_939" title="Socket 939">Socket 939</a></td>
<td>January 9, 2006</td>
<td>ADAFX60DAA6CD</td>
</tr>
</table>
<p><a name=".22Windsor.22_.28F2.2C_90_nm.29" id=".22Windsor.22_.28F2.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=30" title="Edit section: &quot;Windsor&quot; (F2, 90 nm)">edit</a>]</span> <span class="mw-headline">"Windsor" (F2, 90 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, <a href="/wiki/AMD64" title="AMD64" class="mw-redirect">AMD64</a>, <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="/wiki/AMD-V" title="AMD-V" class="mw-redirect">AMD-V</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 FX-62</td>
<td>2800 MHz</td>
<td>2 x 1024 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>14x</td>
<td>1.35 / 1.40&#160;V</td>
<td>125&#160;W</td>
<td><a href="/wiki/Socket_AM2" title="Socket AM2">Socket AM2</a></td>
<td>May 23, 2006</td>
<td>ADAFX62IAA6CS</td>
</tr>
</table>
<p><a name=".22Windsor.22_.28Quad_FX_platform.2C_F3.2C_90_nm.29" id=".22Windsor.22_.28Quad_FX_platform.2C_F3.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=31" title="Edit section: &quot;Windsor&quot; (Quad FX platform, F3, 90 nm)">edit</a>]</span> <span class="mw-headline">"Windsor" (<a href="/wiki/AMD_Quad_FX_platform" title="AMD Quad FX platform">Quad FX platform</a>, F3, 90 nm)</span></h4>
<ul>
<li>Usually sold in pairs, all models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, <a href="/wiki/AMD64" title="AMD64" class="mw-redirect">AMD64</a>, <a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a>, <a href="/wiki/AMD-V" title="AMD-V" class="mw-redirect">AMD-V</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon 64 FX-70</td>
<td>2600 MHz</td>
<td>2 x 1024&#160;<a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>1000 MHz</td>
<td>13x</td>
<td>1.35 - 1.40&#160;V</td>
<td>125&#160;W</td>
<td><a href="/wiki/Socket_F" title="Socket F">Socket F (1207 FX)</a></td>
<td>November 30, 2006</td>
<td>ADAFX70GAA6DI</td>
</tr>
<tr>
<td>Athlon 64 FX-72</td>
<td>2800 MHz</td>
<td>2 x 1024&#160;KB</td>
<td>1000 MHz</td>
<td>14x</td>
<td>1.35 - 1.40&#160;V</td>
<td>125&#160;W</td>
<td>Socket F (1207 FX)</td>
<td>November 30, 2006</td>
<td>ADAFX72GAA6DI</td>
</tr>
<tr>
<td>Athlon 64 FX-74</td>
<td>3000 MHz</td>
<td>2 x 1024&#160;KB</td>
<td>1000 MHz</td>
<td>15x</td>
<td>1.35 - 1.40&#160;V</td>
<td>125&#160;W</td>
<td>Socket F (1207 FX)</td>
<td>November 30, 2006</td>
<td>ADAFX74GAA6DI</td>
</tr>
</table>
<p><a name="Mobile_processors" id="Mobile_processors"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=32" title="Edit section: Mobile processors">edit</a>]</span> <span class="mw-headline">Mobile processors</span></h2>
<p><a name="Mobile_Athlon_64" id="Mobile_Athlon_64"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=33" title="Edit section: Mobile Athlon 64">edit</a>]</span> <span class="mw-headline">Mobile Athlon 64</span></h3>
<p><a name=".22ClawHammer.22_.28C0_.26_CG.2C_130_nm.2C_Desktop_replacement.29" id=".22ClawHammer.22_.28C0_.26_CG.2C_130_nm.2C_Desktop_replacement.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=34" title="Edit section: &quot;ClawHammer&quot; (C0 &amp; CG, 130 nm, Desktop replacement)">edit</a>]</span> <span class="mw-headline">"ClawHammer" (C0 &amp; CG, 130 nm, Desktop replacement)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/PowerNow!" title="PowerNow!">PowerNow!</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Mobile Athlon 64 2700+</td>
<td>1600 MHz</td>
<td>512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>800 MHz</td>
<td>8x</td>
<td>1.50 V</td>
<td>19-81.5 W</td>
<td><a href="/wiki/Socket_754" title="Socket 754">Socket 754</a></td>
<td></td>
<td>AMA2700BEY4AP (C0)</td>
</tr>
<tr>
<td>Mobile Athlon 64 2800+</td>
<td>1600 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>8x</td>
<td>1.50 V</td>
<td>19-81.5 W</td>
<td>Socket 754</td>
<td></td>
<td>AMA2800BEX5AP (C0)<br />
AMA2800BEX5AR (CG)</td>
</tr>
<tr>
<td>Mobile Athlon 64 3000+</td>
<td>1800 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>9x</td>
<td>1.50 V</td>
<td>19-81.5 W</td>
<td>Socket 754</td>
<td></td>
<td>AMA3000BEX5AP (C0)<br />
AMA3000BEX5AR (CG)</td>
</tr>
<tr>
<td>Mobile Athlon 64 3200+</td>
<td>2000 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>10x</td>
<td>1.50 V</td>
<td>19-81.5 W</td>
<td>Socket 754</td>
<td>2003</td>
<td>AMA3200BEX5AP (C0)<br />
AMA3200BEX5AR (CG)</td>
</tr>
<tr>
<td>Mobile Athlon 64 3400+</td>
<td>2200 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>11x</td>
<td>1.50 V</td>
<td>19-81.5 W</td>
<td>Socket 754</td>
<td></td>
<td>AMA3400BEX5AP (C0)<br />
AMA3400BEX5AR (CG)</td>
</tr>
<tr>
<td>Mobile Athlon 64 3700+</td>
<td>2400 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>12x</td>
<td>1.50 V</td>
<td>19-81.5 W</td>
<td>Socket 754</td>
<td></td>
<td>AMA3700BEX5AP (C0)<br />
AMA3700BEX5AR (CG)</td>
</tr>
</table>
<p><a name=".22ClawHammer.22_.28C0_.26_CG.2C_130_nm.2C_62W_TDP.29" id=".22ClawHammer.22_.28C0_.26_CG.2C_130_nm.2C_62W_TDP.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=35" title="Edit section: &quot;ClawHammer&quot; (C0 &amp; CG, 130 nm, 62W TDP)">edit</a>]</span> <span class="mw-headline">"ClawHammer" (C0 &amp; CG, 130 nm, 62W <a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a>)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/PowerNow!" title="PowerNow!">PowerNow!</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Mobile Athlon 64 2800+</td>
<td>1600 MHz</td>
<td>1024 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>800 MHz</td>
<td>8x</td>
<td>1.40 V</td>
<td>62 W</td>
<td><a href="/wiki/Socket_754" title="Socket 754">Socket 754</a></td>
<td></td>
<td>AMN2800BIX5AP (C0)<br />
AMN2800BIX5AR (CG)</td>
</tr>
<tr>
<td>Mobile Athlon 64 3000+</td>
<td>1800 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>9x</td>
<td>1.40 V</td>
<td>62 W</td>
<td>Socket 754</td>
<td></td>
<td>AMN3000BIX5AP (C0)<br />
AMN3000BIX5AR (CG)</td>
</tr>
<tr>
<td>Mobile Athlon 64 3200+</td>
<td>2000 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>10x</td>
<td>1.40 V</td>
<td>62 W</td>
<td>Socket 754</td>
<td></td>
<td>AMN3200BIX5AP (C0)<br />
AMN3200BIX5AR (CG)</td>
</tr>
<tr>
<td>Mobile Athlon 64 3400+</td>
<td>2200 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>11x</td>
<td>1.40 V</td>
<td>62 W</td>
<td>Socket 754</td>
<td></td>
<td>AMN3400BIX5AR (CG)</td>
</tr>
</table>
<p><a name=".22ClawHammer.22_.28CG.2C_130_nm.2C_35W_TDP.29" id=".22ClawHammer.22_.28CG.2C_130_nm.2C_35W_TDP.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=36" title="Edit section: &quot;ClawHammer&quot; (CG, 130 nm, 35W TDP)">edit</a>]</span> <span class="mw-headline">"ClawHammer" (CG, 130 nm, 35W <a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a>)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/PowerNow!" title="PowerNow!">PowerNow!</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Mobile Athlon 64 2700+</td>
<td>1600 MHz</td>
<td>512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>800 MHz</td>
<td>8x</td>
<td>1.20 V</td>
<td>35 W</td>
<td><a href="/wiki/Socket_754" title="Socket 754">Socket 754</a></td>
<td></td>
<td>AMD2700BQX4AR</td>
</tr>
</table>
<p><a name=".22Odessa.22_.28CG.2C_130_nm.2C_Desktop_replacement.29" id=".22Odessa.22_.28CG.2C_130_nm.2C_Desktop_replacement.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=37" title="Edit section: &quot;Odessa&quot; (CG, 130 nm, Desktop replacement)">edit</a>]</span> <span class="mw-headline">"Odessa" (CG, 130 nm, Desktop replacement)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/PowerNow!" title="PowerNow!">PowerNow!</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Mobile Athlon 64 2800+</td>
<td>1800 MHz</td>
<td>512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>800 MHz</td>
<td>8x</td>
<td>1.50 V</td>
<td>19-81.5 W</td>
<td><a href="/wiki/Socket_754" title="Socket 754">Socket 754</a></td>
<td></td>
<td>AMA2800BEX4AX</td>
</tr>
</table>
<p><a name=".22Odessa.22_.28CG.2C_130_nm.2C_35W_TDP.29" id=".22Odessa.22_.28CG.2C_130_nm.2C_35W_TDP.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=38" title="Edit section: &quot;Odessa&quot; (CG, 130 nm, 35W TDP)">edit</a>]</span> <span class="mw-headline">"Odessa" (CG, 130 nm, 35W <a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a>)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/PowerNow!" title="PowerNow!">PowerNow!</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Mobile Athlon 64 2700+</td>
<td>1600 MHz</td>
<td>512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>800 MHz</td>
<td>8x</td>
<td>1.20 V</td>
<td>35 W</td>
<td><a href="/wiki/Socket_754" title="Socket 754">Socket 754</a></td>
<td></td>
<td>AMD2700BQX4AX</td>
</tr>
<tr>
<td>Mobile Athlon 64 2800+</td>
<td>1800 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>9x</td>
<td>1.20 V</td>
<td>35 W</td>
<td>Socket 754</td>
<td></td>
<td>AMD2800BQX4AX</td>
</tr>
<tr>
<td>Mobile Athlon 64 3000+</td>
<td>2000 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>10x</td>
<td>1.20 V</td>
<td>35 W</td>
<td>Socket 754</td>
<td></td>
<td>AMD3000BQX4AX</td>
</tr>
</table>
<p><a name=".22Oakville.22_.28D0.2C_90_nm.2C_35W_TDP_Low_Power.29" id=".22Oakville.22_.28D0.2C_90_nm.2C_35W_TDP_Low_Power.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=39" title="Edit section: &quot;Oakville&quot; (D0, 90 nm, 35W TDP Low Power)">edit</a>]</span> <span class="mw-headline">"Oakville" (D0, 90 nm, 35W <a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a> Low Power)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/PowerNow!" title="PowerNow!">PowerNow!</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Mobile Athlon 64 2700+</td>
<td>1600 MHz</td>
<td>512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>800 MHz</td>
<td>8x</td>
<td>1.35 V</td>
<td>35 W</td>
<td><a href="/wiki/Socket_754" title="Socket 754">Socket 754</a></td>
<td>August 17, 2004</td>
<td>AMD2700BKX4LB</td>
</tr>
<tr>
<td>Mobile Athlon 64 2800+</td>
<td>1800 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>9x</td>
<td>1.35 V</td>
<td>35 W</td>
<td>Socket 754</td>
<td>August 17, 2004</td>
<td>AMD2800BKX4LB</td>
</tr>
<tr>
<td>Mobile Athlon 64 3000+</td>
<td>2000 MHz</td>
<td>512 KB</td>
<td>800 MHz</td>
<td>10x</td>
<td>1.35 V</td>
<td>35 W</td>
<td>Socket 754</td>
<td>August 17, 2004</td>
<td>AMD3000BKX4LB</td>
</tr>
</table>
<p><a name=".22Newark.22_.28E5.2C_90_nm.2C_62W_TDP.29" id=".22Newark.22_.28E5.2C_90_nm.2C_62W_TDP.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=40" title="Edit section: &quot;Newark&quot; (E5, 90 nm, 62W TDP)">edit</a>]</span> <span class="mw-headline">"Newark" (E5, 90 nm, 62W <a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a>)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/PowerNow!" title="PowerNow!">PowerNow!</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Mobile Athlon 64 3000+</td>
<td>1800 MHz</td>
<td>1024 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>800 MHz</td>
<td>9x</td>
<td>1.35 V</td>
<td>62 W</td>
<td><a href="/wiki/Socket_754" title="Socket 754">Socket 754</a></td>
<td>April 14, 2005</td>
<td>AMN3000BKX5BU</td>
</tr>
<tr>
<td>Mobile Athlon 64 3200+</td>
<td>2000 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>10x</td>
<td>1.35 V</td>
<td>62 W</td>
<td>Socket 754</td>
<td>April 14, 2005</td>
<td>AMN3200BKX5BU</td>
</tr>
<tr>
<td>Mobile Athlon 64 3400+</td>
<td>2200 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>11x</td>
<td>1.35 V</td>
<td>62 W</td>
<td>Socket 754</td>
<td>April 14, 2005</td>
<td>AMN3400BKX5BU</td>
</tr>
<tr>
<td>Mobile Athlon 64 3700+</td>
<td>2400 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>12x</td>
<td>1.35 V</td>
<td>62 W</td>
<td>Socket 754</td>
<td>April 14, 2005</td>
<td>AMN3700BKX5BU</td>
</tr>
<tr>
<td>Mobile Athlon 64 4000+</td>
<td>2600 MHz</td>
<td>1024 KB</td>
<td>800 MHz</td>
<td>13x</td>
<td>1.35 V</td>
<td>62 W</td>
<td>Socket 754</td>
<td>August 16, 2005</td>
<td>AMN4000BKX5BU</td>
</tr>
</table>
<p><a name="Athlon_Neo" id="Athlon_Neo"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=41" title="Edit section: Athlon Neo">edit</a>]</span> <span class="mw-headline">Athlon Neo</span></h3>
<p><a name=".22Huron.22_.2865_nm.2C_15W_TDP.29" id=".22Huron.22_.2865_nm.2C_15W_TDP.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=42" title="Edit section: &quot;Huron&quot; (65 nm, 15W TDP)">edit</a>]</span> <span class="mw-headline">"Huron" (65 nm, 15W <a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a>)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/3DNow!" title="3DNow!">Enhanced 3DNow!</a>, <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, AMD64 (AMD's <a href="/wiki/X86-64" title="X86-64">x86-64</a> implementation), <a href="/wiki/PowerNow!" title="PowerNow!">PowerNow!</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/HyperTransport" title="HyperTransport">HT</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Multi</a> <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">VCore</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/Chip_carrier" title="Chip carrier">Package</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Athlon Neo MV-40</td>
<td>1600 MHz</td>
<td>512 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a></td>
<td>800 MHz</td>
<td>8x</td>
<td>&#160;?</td>
<td>15 W</td>
<td><a href="/w/index.php?title=ASB1_(chip_package)&amp;action=edit&amp;redlink=1" class="new" title="ASB1 (chip package) (page does not exist)">ASB1</a></td>
<td>January 9, 2009</td>
<td>AMGMV40OAX4DX (Tray)</td>
</tr>
</table>
<p><a name="Notes" id="Notes"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=43" title="Edit section: Notes">edit</a>]</span> <span class="mw-headline">Notes</span></h2>
<p><cite id="fn_1"><a href="#fn_1_back" title="">Note 1:</a></cite> The clock multiplier applies to the 200 MHz <a href="/wiki/HyperTransport" title="HyperTransport">HyperTransport</a> base clock.</p>
<p><cite id="fn_2"><a href="#fn_2_back" title="">Note 2:</a></cite> The Athlon 64 3300+ is only available in <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a> and <a href="/wiki/IBM" title="IBM">IBM</a> systems, or as an OEM chip. The Socket 939 3400+ (both Newcastle and Venice versions) is an OEM-only chip and was never directly available from AMD. It shares all Socket 939 3500+ characteristics with the exception of the 800 MHz HyperTransport Link. The 1500+ is only used in the HP BladeSystem bc1500 <a href="/wiki/Blade_PC" title="Blade PC">blade PC</a>.</p>
<p><cite id="fn_3"><a href="#fn_3_back" title="">Note 3:</a></cite> These particular Venice-based Socket754 Athlon 64s are reported to be very rare. The 3400+ version has been verified to exist. They do exist and have been available for OEMs for some time.</p>
<p><cite id="fn_4"><a href="#fn_4_back" title="">Note 4:</a></cite> Processors with these markings are believed to be used only as an engineering sample.</p>
<p><cite id="fn_5"><a href="#fn_5_back" title="">Note 5:</a></cite> AMD Business Class processor, availability guaranteed for 24 months after release.</p>
<p><a name="External_links" id="External_links"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit&amp;section=44" title="Edit section: External links">edit</a>]</span> <span class="mw-headline">External links</span></h2>
<ul>
<li><a href="http://www.amd.com/us-en/Processors/TechnicalResources/0%2c%2c30_182_739_7203,00.html" class="external text" title="http://www.amd.com/us-en/Processors/TechnicalResources/0%2c%2c30_182_739_7203,00.html" rel="nofollow">AMD Technical Documentation</a></li>
<li><a href="http://www.sandpile.org/impl/k8.htm" class="external free" title="http://www.sandpile.org/impl/k8.htm" rel="nofollow">http://www.sandpile.org/impl/k8.htm</a></li>
<li><a href="http://www.geek.com/procspec/procspec.htm" class="external free" title="http://www.geek.com/procspec/procspec.htm" rel="nofollow">http://www.geek.com/procspec/procspec.htm</a></li>
<li><a href="http://fab51.com/cpu/guide/opn-64-e.html" class="external free" title="http://fab51.com/cpu/guide/opn-64-e.html" rel="nofollow">http://fab51.com/cpu/guide/opn-64-e.html</a></li>
<li><a href="http://www.amdcompare.com/us-en/desktop/" class="external text" title="http://www.amdcompare.com/us-en/desktop/" rel="nofollow">Desktop Processor Quick Reference Guide (official AMD site)</a></li>
<li><a href="http://theinquirer.net/?article=31842" class="external text" title="http://theinquirer.net/?article=31842" rel="nofollow">Socket AM2 CPUs listed, specced, priced up</a></li>
<li><a href="http://www.cpu-world.com/info/id/" class="external text" title="http://www.cpu-world.com/info/id/" rel="nofollow">Chip identification by model number</a></li>
</ul>
<table class="navbox" cellspacing="0" style=";">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible uncollapsed" style="width:100%;background:transparent;color:inherit;;">
<tr>
<th style=";" colspan="2" class="navbox-title">
<div style="float:left; width:6em;text-align:left;">
<div class="noprint plainlinksneverexpand navbar" style="background:none; padding:0; font-weight:normal;;;border:none;; font-size:xx-small;"><a href="/wiki/Template:AMD_processors" title="Template:AMD processors"><span title="View this template" style=";;border:none;">v</span></a>&#160;<span style="font-size:80%;"></span>&#160;<a href="/wiki/Template_talk:AMD_processors" title="Template talk:AMD processors"><span title="Discussion about this template" style=";;border:none;">d</span></a>&#160;<span style="font-size:80%;"></span>&#160;<a href="http://en.wikipedia.org/w/index.php?title=Template:AMD_processors&amp;action=edit" class="external text" title="http://en.wikipedia.org/w/index.php?title=Template:AMD_processors&amp;action=edit" rel="nofollow"><span title="Edit this template" style=";;border:none;;">e</span></a></div>
</div>
<span style="font-size:110%;"><a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a> <a href="/wiki/List_of_AMD_microprocessors" title="List of AMD microprocessors">processors</a></span></th>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Discontinued</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/AMD_Am2900" title="AMD Am2900">Am2900</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/AMD_Am29000" title="AMD Am29000">Am29000</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/AMD_Am9080" title="AMD Am9080">Am9080</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/Am286" title="Am286">Am286</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/Am386" title="Am386">Am386</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/Am486" title="Am486">Am486</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/Am5x86" title="Am5x86">Am5x86</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/AMD_K5" title="AMD K5">K5</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/AMD_K6" title="AMD K6">K6</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/AMD_K6-2" title="AMD K6-2">K6-2</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/AMD_K6-III" title="AMD K6-III">K6-III</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/Duron" title="Duron">Duron</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/Athlon" title="Athlon">Athlon</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/List_of_AMD_Athlon_64_microprocessors#Mobile_processors" title="List of AMD Athlon 64 microprocessors">Mobile Athlon 64</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/Alchemy_(processor)" title="Alchemy (processor)">Alchemy</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Current</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Geode_(processor)#AMD_Geode" title="Geode (processor)">Geode</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/Sempron" title="Sempron">Sempron</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a> (<a href="/wiki/Athlon_64#Athlon_64_FX" title="Athlon 64">Athlon 64 FX</a>, <a href="/wiki/Athlon_64#Athlon_Neo" title="Athlon 64">Athlon Neo</a>)<span style="font-weight:bold;">&#160;</span> <a href="/wiki/Athlon_64_X2" title="Athlon 64 X2">Athlon 64 X2</a> (<a href="/wiki/Athlon_64_X2#Athlon_X2" title="Athlon 64 X2">Athlon X2</a>)<span style="font-weight:bold;">&#160;</span> <a href="/wiki/Phenom_(processor)" title="Phenom (processor)">Phenom</a> (<a href="/wiki/Phenom_II" title="Phenom II">Phenom II</a>)<span style="font-weight:bold;">&#160;</span> <a href="/wiki/Turion_64" title="Turion 64" class="mw-redirect">Turion 64</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/Turion_64_X2" title="Turion 64 X2" class="mw-redirect">Turion 64 X2</a> (<a href="/wiki/Turion_Ultra" title="Turion Ultra" class="mw-redirect">Turion Ultra</a>)<span style="font-weight:bold;">&#160;</span> <a href="/wiki/Opteron" title="Opteron">Opteron</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Future</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/AMD_Fusion" title="AMD Fusion">Fusion</a> (<i><a href="/wiki/Bulldozer_(processor)" title="Bulldozer (processor)">Bulldozer</a></i><span style="font-weight:bold;">&#160;</span> <i><a href="/wiki/Bobcat_(processor)" title="Bobcat (processor)">Bobcat</a></i>)</div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Microarchitectures</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em">K7<span style="font-weight:bold;">&#160;</span> K8<span style="font-weight:bold;">&#160;</span> <a href="/wiki/AMD_K9" title="AMD K9">K9</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/AMD_K10" title="AMD K10">K10</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Instruction Sets</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/3DNow!" title="3DNow!">3DNow!</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/SSE4#SSE4a" title="SSE4">SSE4a</a><span style="font-weight:bold;">&#160;</span> <a href="/wiki/SSE5" title="SSE5">SSE5</a></div>
</td>
</tr>
</table>
</td>
</tr>
</table>


<!-- 
NewPP limit report
Preprocessor node count: 1046/1000000
Post-expand include size: 23995/2048000 bytes
Template argument size: 10205/2048000 bytes
Expensive parser function count: 0/500
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:776343-0!1!0!default!!en!2 and timestamp 20090415185033 -->
<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org/wiki/List_of_AMD_Athlon_64_microprocessors">http://en.wikipedia.org/wiki/List_of_AMD_Athlon_64_microprocessors</a>"</div>
			<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>:&#32;<span dir='ltr'><a href="/wiki/Category:Advanced_Micro_Devices_x86_microprocessors" title="Category:Advanced Micro Devices x86 microprocessors">Advanced Micro Devices x86 microprocessors</a></span> | <span dir='ltr'><a href="/wiki/Category:Lists_of_microprocessors" title="Category:Lists of microprocessors">Lists of microprocessors</a></span></div><div id="mw-hidden-catlinks" class="mw-hidden-cats-hidden">Hidden categories:&#32;<span dir='ltr'><a href="/wiki/Category:Incomplete_lists" title="Category:Incomplete lists">Incomplete lists</a></span> | <span dir='ltr'><a href="/wiki/Category:All_articles_to_be_merged" title="Category:All articles to be merged">All articles to be merged</a></span> | <span dir='ltr'><a href="/wiki/Category:Articles_to_be_merged_since_December_2008" title="Category:Articles to be merged since December 2008">Articles to be merged since December 2008</a></span></div></div>			<!-- end content -->
						<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<div class="pBody">
			<ul>
	
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/List_of_AMD_Athlon_64_microprocessors" title="View the content page [c]" accesskey="c">Article</a></li>
				 <li id="ca-talk"><a href="/wiki/Talk:List_of_AMD_Athlon_64_microprocessors" title="Discussion about the content page [t]" accesskey="t">Discussion</a></li>
				 <li id="ca-edit"><a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=edit" title="You can edit this page. &#10;Please use the preview button before saving. [e]" accesskey="e">Edit this page</a></li>
				 <li id="ca-history"><a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;action=history" title="Past versions of this page [h]" accesskey="h">History</a></li>			</ul>
		</div>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=List_of_AMD_Athlon_64_microprocessors" title="You are encouraged to log in; however, it is not mandatory. [o]" accesskey="o">Log in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(http://upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
	<div class='generated-sidebar portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
				<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
				<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content  the best of Wikipedia">Featured content</a></li>
				<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
				<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			</ul>
		</div>
	</div>
	<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/w/index.php" id="searchform"><div>
				<input type='hidden' name="title" value="Special:Search"/>
				<input id="searchInput" name="search" type="text" title="Search Wikipedia [f]" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" title="Go to a page with this exact name if one exists" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" id="mw-searchButton" value="Search" title="Search Wikipedia for this text" />
			</div></form>
		</div>
	</div>
	<div class='generated-sidebar portlet' id='p-interaction'>
		<h5>Interaction</h5>
		<div class='pBody'>
			<ul>
				<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
				<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
				<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="The list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
				<li id="n-contact"><a href="/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Donate" title="Support us">Donate to Wikipedia</a></li>
				<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/List_of_AMD_Athlon_64_microprocessors" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
				<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/List_of_AMD_Athlon_64_microprocessors" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
<li id="t-upload"><a href="/wiki/Wikipedia:Upload" title="Upload files [u]" accesskey="u">Upload file</a></li>
<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="List of all special pages [q]" accesskey="q">Special pages</a></li>
				<li id="t-print"><a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>				<li id="t-permalink"><a href="/w/index.php?title=List_of_AMD_Athlon_64_microprocessors&amp;oldid=283904323" title="Permanent link to this version of the page">Permanent link</a></li><li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=List_of_AMD_Athlon_64_microprocessors&amp;id=283904323">Cite this page</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>Languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-de"><a href="http://de.wikipedia.org/wiki/Liste_der_AMD-Athlon-64-Prozessoren">Deutsch</a></li>
				<li class="interwiki-es"><a href="http://es.wikipedia.org/wiki/Anexo:Procesadores_AMD_Athlon_64">Espaol</a></li>
				<li class="interwiki-pl"><a href="http://pl.wikipedia.org/wiki/Lista_procesor%C3%B3w_Athlon_64">Polski</a></li>
				<li class="interwiki-zh"><a href="http://zh.wikipedia.org/wiki/AMD_Athlon_64%E8%99%95%E7%90%86%E5%99%A8%E5%88%97%E8%A1%A8"></a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a href="http://www.mediawiki.org/"><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" /></a></div>
				<div id="f-copyrightico"><a href="http://wikimediafoundation.org/"><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
					<li id="lastmod"> This page was last modified on 15 April 2009, at 01:05 (UTC).</li>
					<li id="copyright">All text is available under the terms of the <a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License" title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Copyrights" title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the <a href="http://www.wikimediafoundation.org">Wikimedia Foundation, Inc.</a>, a U.S. registered <a class='internal' href="http://en.wikipedia.org/wiki/501%28c%29#501.28c.29.283.29" title="501(c)(3)">501(c)(3)</a> <a href="http://wikimediafoundation.org/wiki/Deductibility_of_donations">tax-deductible</a> <a class='internal' href="http://en.wikipedia.org/wiki/Non-profit_organization" title="Non-profit organization">nonprofit</a> <a href="http://en.wikipedia.org/wiki/Charitable_organization" title="Charitable organization">charity</a>.<br /></li>
					<li id="privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
					<li id="about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
					<li id="disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
</div>

		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
<!-- Served by srv172 in 0.251 secs. --></body></html>
