// Seed: 532709409
module module_0;
  tri0 id_2 = 1, id_3;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  supply0 id_2, id_3 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  reg id_2 = id_1;
  assign id_2 = 1;
  id_3 :
  assert property (@(posedge 1) 1) id_3 <= id_2 == id_3;
  id_4(
      id_5
  );
  wire id_6;
  assign id_3 = 1;
  assign id_2 = id_2;
  assign id_5 = id_6;
  always id_2 <= 1;
  module_0 modCall_1 ();
  wire id_7;
endmodule
