/*
    ChibiOS - Copyright (C) 2006-2026 Giovanni Di Sirio.

    Licensed under the Apache License, Version 2.0 (the "License");
    you may not use this file except in compliance with the License.
    You may obtain a copy of the License at

        http://www.apache.org/licenses/LICENSE-2.0

    Unless required by applicable law or agreed to in writing, software
    distributed under the License is distributed on an "AS IS" BASIS,
    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    See the License for the specific language governing permissions and
    limitations under the License.
*/

/*
 * STM32G4xx drivers configuration.
 * The following settings override the default settings present in
 * the various device driver implementation headers.
 * Note that the settings for each driver only have effect if the whole
 * driver is enabled in halconf.h.
 *
 * IRQ priorities:
 * 15...0       Lowest...Highest.
 *
 * DMA priorities:
 * 0...3        Lowest...Highest.
 */

#ifndef XMCUCONF_H
#define XMCUCONF_H

#define __STM32G4xx_XMCUCONF__
#define __STM32G473_XMCUCONF__
#define __STM32G483_XMCUCONF__
#define __STM32G474_XMCUCONF__
#define __STM32G484_XMCUCONF__

/*
 * HAL driver general settings.
 */
#define STM32_NO_INIT                       FALSE
#define STM32_CFG_CLOCK_DYNAMIC             FALSE

/*
 * PWR settings.
 */
#define STM32_PWR_CR2                       (PWR_CR2_PLS_LEV0)
#define STM32_PWR_CR3                       (PWR_CR3_EIWF)
#define STM32_PWR_CR4                       (0U)
#define STM32_PWR_PUCRA                     (0U)
#define STM32_PWR_PDCRA                     (0U)
#define STM32_PWR_PUCRB                     (0U)
#define STM32_PWR_PDCRB                     (0U)
#define STM32_PWR_PUCRC                     (0U)
#define STM32_PWR_PDCRC                     (0U)
#define STM32_PWR_PUCRD                     (0U)
#define STM32_PWR_PDCRD                     (0U)
#define STM32_PWR_PUCRE                     (0U)
#define STM32_PWR_PDCRE                     (0U)
#define STM32_PWR_PUCRF                     (0U)
#define STM32_PWR_PDCRF                     (0U)
#define STM32_PWR_PUCRG                     (0U)
#define STM32_PWR_PDCRG                     (0U)

/*
 * Clock settings.
 */
#define STM32_CFG_PWR_VOS                   PWR_CR1_VOS_RANGE1
#define STM32_CFG_PWR_BOOST                 TRUE
#define STM32_CFG_HSI16_ENABLE              TRUE
#define STM32_CFG_HSI48_ENABLE              TRUE
#define STM32_CFG_HSE_ENABLE                TRUE
#define STM32_CFG_LSI_ENABLE                FALSE
#define STM32_CFG_LSE_ENABLE                TRUE
#define STM32_CFG_SYSCLK_SEL                RCC_CFGR_SW_PLL
#define STM32_CFG_PLLIN_SEL                 RCC_PLLCFGR_PLLSRC_HSE
#define STM32_CFG_PLLREF_VALUE              6
#define STM32_CFG_PLLVCO_VALUE              85
#define STM32_CFG_PLLP_VALUE                7
#define STM32_CFG_PLLQ_VALUE                8
#define STM32_CFG_PLLR_VALUE                2
#define STM32_CFG_HCLK_VALUE                1
#define STM32_CFG_PCLK1_VALUE               2
#define STM32_CFG_PCLK2_VALUE               1
#define STM32_CFG_MCODIV_SEL                RCC_CFGR_MCOSEL_NOCLOCK
#define STM32_CFG_MCO_VALUE                 1
#define STM32_CFG_LSCO_SEL                  RCC_BDCR_LSCOSEL_NOCLOCK

/*
 * Peripheral clock demand modes.
 */
#define STM32_CFG_PLLP_CLOCK_MODE           STM32_CLOCK_AUTO
#define STM32_CFG_PLLQ_CLOCK_MODE           STM32_CLOCK_AUTO
#define STM32_CFG_PLLR_CLOCK_MODE           STM32_CLOCK_AUTO
#define STM32_CFG_RTC_CLOCK_MODE            STM32_CLOCK_AUTO
#define STM32_CFG_USART1_CLOCK_MODE         STM32_CLOCK_AUTO
#define STM32_CFG_USART2_CLOCK_MODE         STM32_CLOCK_AUTO
#define STM32_CFG_USART3_CLOCK_MODE         STM32_CLOCK_AUTO
#define STM32_CFG_UART4_CLOCK_MODE          STM32_CLOCK_AUTO
#define STM32_CFG_UART5_CLOCK_MODE          STM32_CLOCK_AUTO
#define STM32_CFG_LPUART1_CLOCK_MODE        STM32_CLOCK_AUTO
#define STM32_CFG_I2C1_CLOCK_MODE           STM32_CLOCK_AUTO
#define STM32_CFG_I2C2_CLOCK_MODE           STM32_CLOCK_AUTO
#define STM32_CFG_I2C3_CLOCK_MODE           STM32_CLOCK_AUTO
#define STM32_CFG_I2C4_CLOCK_MODE           STM32_CLOCK_AUTO
#define STM32_CFG_LPTIM1_CLOCK_MODE         STM32_CLOCK_AUTO
#define STM32_CFG_SAI1_CLOCK_MODE           STM32_CLOCK_AUTO
#define STM32_CFG_I2S23_CLOCK_MODE          STM32_CLOCK_AUTO
#define STM32_CFG_FDCAN_CLOCK_MODE          STM32_CLOCK_AUTO
#define STM32_CFG_ADC12_CLOCK_MODE          STM32_CLOCK_AUTO
#define STM32_CFG_ADC345_CLOCK_MODE         STM32_CLOCK_AUTO
#define STM32_CFG_QSPI_CLOCK_MODE           STM32_CLOCK_AUTO
#define STM32_CFG_RNG_CLOCK_MODE            STM32_CLOCK_AUTO
#define STM32_CFG_USB_CLOCK_MODE            STM32_CLOCK_AUTO

/*
 * Peripherals clock sources.
 */
#define STM32_CFG_USART1_SEL                RCC_CCIPR_USART1SEL_SYSCLK
#define STM32_CFG_USART2_SEL                RCC_CCIPR_USART2SEL_SYSCLK
#define STM32_CFG_USART3_SEL                RCC_CCIPR_USART3SEL_SYSCLK
#define STM32_CFG_UART4_SEL                 RCC_CCIPR_UART4SEL_SYSCLK
#define STM32_CFG_UART5_SEL                 RCC_CCIPR_UART5SEL_SYSCLK
#define STM32_CFG_LPUART1_SEL               RCC_CCIPR_LPUART1SEL_PCLK1
#define STM32_CFG_I2C1_SEL                  RCC_CCIPR_I2C1SEL_PCLK1
#define STM32_CFG_I2C2_SEL                  RCC_CCIPR_I2C2SEL_PCLK1
#define STM32_CFG_I2C3_SEL                  RCC_CCIPR_I2C3SEL_PCLK1
#define STM32_CFG_I2C4_SEL                  RCC_CCIPR2_I2C4SEL_PCLK1
#define STM32_CFG_LPTIM1_SEL                RCC_CCIPR_LPTIM1SEL_PCLK1
#define STM32_CFG_SAI1_SEL                  RCC_CCIPR_SAI1SEL_SYSCLK
#define STM32_CFG_I2S23_SEL                 RCC_CCIPR_I2S23SEL_SYSCLK
#define STM32_CFG_FDCAN_SEL                 RCC_CCIPR_FDCANSEL_HSE
#define STM32_CFG_CLK48_SEL                 RCC_CCIPR_CLK48SEL_HSI48
#define STM32_CFG_ADC12_SEL                 RCC_CCIPR_ADC12SEL_PLLPCLK
#define STM32_CFG_ADC345_SEL                RCC_CCIPR_ADC345SEL_PLLPCLK
#define STM32_CFG_QSPI_SEL                  RCC_CCIPR2_QSPISEL_SYSCLK
#define STM32_CFG_RTC_SEL                   RCC_BDCR_RTCSEL_NOCLOCK

/*
 * IRQ system settings.
 */
#define STM32_IRQ_EXTI0_PRIORITY            6
#define STM32_IRQ_EXTI1_PRIORITY            6
#define STM32_IRQ_EXTI2_PRIORITY            6
#define STM32_IRQ_EXTI3_PRIORITY            6
#define STM32_IRQ_EXTI4_PRIORITY            6
#define STM32_IRQ_EXTI5_9_PRIORITY          6
#define STM32_IRQ_EXTI10_15_PRIORITY        6

#define STM32_IRQ_FDCAN1_PRIORITY           10
#define STM32_IRQ_FDCAN2_PRIORITY           10
#define STM32_IRQ_FDCAN3_PRIORITY           10

#define STM32_IRQ_I2C1_PRIORITY             5
#define STM32_IRQ_I2C2_PRIORITY             5
#define STM32_IRQ_I2C3_PRIORITY             5
#define STM32_IRQ_I2C4_PRIORITY             5

#define STM32_IRQ_ADC1_2_PRIORITY           5
#define STM32_IRQ_ADC3_PRIORITY             5
#define STM32_IRQ_ADC4_PRIORITY             5
#define STM32_IRQ_ADC5_PRIORITY             5

#define STM32_IRQ_RTC_TAMP_STAMP_PRIORITY   6
#define STM32_IRQ_RTC_WKUP_PRIORITY         6
#define STM32_IRQ_RTC_ALARM_PRIORITY        6

#define STM32_IRQ_TIM1_BRK_TIM15_PRIORITY   7
#define STM32_IRQ_TIM1_UP_TIM16_PRIORITY    7
#define STM32_IRQ_TIM1_TRGCO_TIM17_PRIORITY 7
#define STM32_IRQ_TIM1_CC_PRIORITY          7
#define STM32_IRQ_TIM2_PRIORITY             7
#define STM32_IRQ_TIM3_PRIORITY             7
#define STM32_IRQ_TIM4_PRIORITY             7
#define STM32_IRQ_TIM5_PRIORITY             7
#define STM32_IRQ_TIM6_DAC_PRIORITY         7
#define STM32_IRQ_TIM7_DAC_PRIORITY         7
#define STM32_IRQ_TIM8_UP_PRIORITY          7
#define STM32_IRQ_TIM8_CC_PRIORITY          7
#define STM32_IRQ_TIM20_UP_PRIORITY         7
#define STM32_IRQ_TIM20_CC_PRIORITY         7

#define STM32_IRQ_QUADSPI1_PRIORITY         10

#define STM32_IRQ_USART1_PRIORITY           12
#define STM32_IRQ_USART2_PRIORITY           12
#define STM32_IRQ_USART3_PRIORITY           12
#define STM32_IRQ_UART4_PRIORITY            12
#define STM32_IRQ_UART5_PRIORITY            12
#define STM32_IRQ_LPUART1_PRIORITY          12

/*
 * ADC driver system settings.
 */
#define STM32_ADC_DUAL_MODE                 FALSE
#define STM32_ADC_COMPACT_SAMPLES           FALSE
#define STM32_ADC_USE_ADC1                  FALSE
#define STM32_ADC_USE_ADC2                  FALSE
#define STM32_ADC_USE_ADC3                  FALSE
#define STM32_ADC_USE_ADC4                  FALSE
#define STM32_ADC_USE_ADC5                  FALSE
#define STM32_ADC_ADC1_DMA_STREAM           STM32_DMA_STREAM_ID_ANY
#define STM32_ADC_ADC2_DMA_STREAM           STM32_DMA_STREAM_ID_ANY
#define STM32_ADC_ADC3_DMA_STREAM           STM32_DMA_STREAM_ID_ANY
#define STM32_ADC_ADC4_DMA_STREAM           STM32_DMA_STREAM_ID_ANY
#define STM32_ADC_ADC5_DMA_STREAM           STM32_DMA_STREAM_ID_ANY
#define STM32_ADC_ADC1_DMA_PRIORITY         2
#define STM32_ADC_ADC2_DMA_PRIORITY         2
#define STM32_ADC_ADC3_DMA_PRIORITY         2
#define STM32_ADC_ADC4_DMA_PRIORITY         2
#define STM32_ADC_ADC5_DMA_PRIORITY         2
#define STM32_ADC_ADC12_CLOCK_MODE          ADC_CCR_CKMODE_AHB_DIV4
#define STM32_ADC_ADC345_CLOCK_MODE         ADC_CCR_CKMODE_AHB_DIV4
#define STM32_ADC_ADC12_PRESC               ADC_CCR_PRESC_DIV2
#define STM32_ADC_ADC345_PRESC              ADC_CCR_PRESC_DIV2

/*
 * CAN driver system settings.
 */
#define STM32_CAN_USE_FDCAN1                FALSE
#define STM32_CAN_USE_FDCAN2                FALSE
#define STM32_CAN_USE_FDCAN3                FALSE
#define STM32_CAN_FDCAN_PRESC               FDCAN_CONFIG_CKDIV_PDIV_1

/*
 * DAC driver system settings.
 */
#define STM32_DAC_DUAL_MODE                 FALSE
#define STM32_DAC_USE_DAC1_CH1              TRUE
#define STM32_DAC_USE_DAC1_CH2              FALSE
#define STM32_DAC_USE_DAC2_CH1              FALSE
#define STM32_DAC_USE_DAC3_CH1              FALSE
#define STM32_DAC_USE_DAC3_CH2              FALSE
#define STM32_DAC_USE_DAC4_CH1              FALSE
#define STM32_DAC_USE_DAC4_CH2              FALSE
#define STM32_DAC_DAC1_CH1_DMA_PRIORITY     2
#define STM32_DAC_DAC1_CH2_DMA_PRIORITY     2
#define STM32_DAC_DAC2_CH1_DMA_PRIORITY     2
#define STM32_DAC_DAC3_CH1_DMA_PRIORITY     2
#define STM32_DAC_DAC3_CH2_DMA_PRIORITY     2
#define STM32_DAC_DAC4_CH1_DMA_PRIORITY     2
#define STM32_DAC_DAC4_CH2_DMA_PRIORITY     2
#define STM32_DAC_DAC1_CH1_DMA_STREAM       STM32_DMA_STREAM_ID_ANY
#define STM32_DAC_DAC1_CH2_DMA_STREAM       STM32_DMA_STREAM_ID_ANY
#define STM32_DAC_DAC2_CH1_DMA_STREAM       STM32_DMA_STREAM_ID_ANY
#define STM32_DAC_DAC3_CH1_DMA_STREAM       STM32_DMA_STREAM_ID_ANY
#define STM32_DAC_DAC3_CH2_DMA_STREAM       STM32_DMA_STREAM_ID_ANY
#define STM32_DAC_DAC4_CH1_DMA_STREAM       STM32_DMA_STREAM_ID_ANY
#define STM32_DAC_DAC4_CH2_DMA_STREAM       STM32_DMA_STREAM_ID_ANY

/*
 * EFL driver system settings.
 */
#define STM32_FLASH_WAIT_TIME_MS            22

/*
 * GPT driver system settings.
 */
#define STM32_GPT_USE_TIM1                  FALSE
#define STM32_GPT_USE_TIM2                  FALSE
#define STM32_GPT_USE_TIM3                  FALSE
#define STM32_GPT_USE_TIM4                  FALSE
#define STM32_GPT_USE_TIM5                  FALSE
#define STM32_GPT_USE_TIM6                  TRUE
#define STM32_GPT_USE_TIM7                  FALSE
#define STM32_GPT_USE_TIM8                  FALSE
#define STM32_GPT_USE_TIM15                 FALSE
#define STM32_GPT_USE_TIM16                 FALSE
#define STM32_GPT_USE_TIM17                 FALSE
#define STM32_GPT_USE_TIM20                 FALSE

/*
 * I2C driver system settings.
 */
#define STM32_I2C_USE_I2C1                  FALSE
#define STM32_I2C_USE_I2C2                  FALSE
#define STM32_I2C_USE_I2C3                  FALSE
#define STM32_I2C_USE_I2C4                  FALSE
#define STM32_I2C_USE_DMA                   TRUE
#define STM32_I2C_I2C1_DMA_CHANNEL          STM32_DMA_STREAM_ID_ANY
#define STM32_I2C_I2C2_DMA_CHANNEL          STM32_DMA_STREAM_ID_ANY
#define STM32_I2C_I2C3_DMA_CHANNEL          STM32_DMA_STREAM_ID_ANY
#define STM32_I2C_I2C4_DMA_CHANNEL          STM32_DMA_STREAM_ID_ANY
#define STM32_I2C_I2C1_DMA_PRIORITY         1
#define STM32_I2C_I2C2_DMA_PRIORITY         1
#define STM32_I2C_I2C3_DMA_PRIORITY         1
#define STM32_I2C_I2C4_DMA_PRIORITY         1
#define STM32_I2C_DMA_ERROR_HOOK(i2cp)      osalSysHalt("DMA failure")

/*
 * I2S driver system settings.
 */
#define STM32_I2S_USE_SPI2                  FALSE
#define STM32_I2S_USE_SPI3                  FALSE
#define STM32_I2S_SPI2_MODE                 (STM32_I2S_MODE_MASTER | STM32_I2S_MODE_RX)
#define STM32_I2S_SPI3_MODE                 (STM32_I2S_MODE_MASTER | STM32_I2S_MODE_RX)
#define STM32_I2S_SPI2_IRQ_PRIORITY         10
#define STM32_I2S_SPI3_IRQ_PRIORITY         10
#define STM32_I2S_SPI2_DMA_PRIORITY         1
#define STM32_I2S_SPI3_DMA_PRIORITY         1
#define STM32_I2S_SPI2_RX_DMA_STREAM        STM32_DMA_STREAM_ID_ANY
#define STM32_I2S_SPI2_TX_DMA_STREAM        STM32_DMA_STREAM_ID_ANY
#define STM32_I2S_SPI3_RX_DMA_STREAM        STM32_DMA_STREAM_ID_ANY
#define STM32_I2S_SPI3_TX_DMA_STREAM        STM32_DMA_STREAM_ID_ANY
#define STM32_I2S_DMA_ERROR_HOOK(i2sp)      osalSysHalt("DMA failure")

/*
 * ICU driver system settings.
 */
#define STM32_ICU_USE_TIM1                  FALSE
#define STM32_ICU_USE_TIM2                  FALSE
#define STM32_ICU_USE_TIM3                  FALSE
#define STM32_ICU_USE_TIM4                  FALSE
#define STM32_ICU_USE_TIM5                  FALSE
#define STM32_ICU_USE_TIM8                  FALSE
#define STM32_ICU_USE_TIM15                 FALSE
#define STM32_ICU_USE_TIM20                 FALSE

/*
 * PWM driver system settings.
 */
#define STM32_PWM_USE_TIM1                  FALSE
#define STM32_PWM_USE_TIM2                  FALSE
#define STM32_PWM_USE_TIM3                  FALSE
#define STM32_PWM_USE_TIM4                  FALSE
#define STM32_PWM_USE_TIM5                  FALSE
#define STM32_PWM_USE_TIM8                  FALSE
#define STM32_PWM_USE_TIM15                 FALSE
#define STM32_PWM_USE_TIM16                 FALSE
#define STM32_PWM_USE_TIM17                 FALSE
#define STM32_PWM_USE_TIM20                 FALSE

/*
 * SIO driver system settings.
 */
#define STM32_SIO_USE_USART1                FALSE
#define STM32_SIO_USE_USART2                FALSE
#define STM32_SIO_USE_USART3                FALSE
#define STM32_SIO_USE_UART4                 FALSE
#define STM32_SIO_USE_UART5                 FALSE
#define STM32_SIO_USE_LPUART1               FALSE

/*
 * SPI driver system settings.
 */
#define STM32_SPI_USE_SPI1                  FALSE
#define STM32_SPI_USE_SPI2                  FALSE
#define STM32_SPI_USE_SPI3                  FALSE
#define STM32_SPI_USE_SPI4                  FALSE
#define STM32_SPI_SPI1_RX_DMA_STREAM        STM32_DMA_STREAM_ID_ANY
#define STM32_SPI_SPI1_TX_DMA_STREAM        STM32_DMA_STREAM_ID_ANY
#define STM32_SPI_SPI2_RX_DMA_STREAM        STM32_DMA_STREAM_ID_ANY
#define STM32_SPI_SPI2_TX_DMA_STREAM        STM32_DMA_STREAM_ID_ANY
#define STM32_SPI_SPI3_RX_DMA_STREAM        STM32_DMA_STREAM_ID_ANY
#define STM32_SPI_SPI3_TX_DMA_STREAM        STM32_DMA_STREAM_ID_ANY
#define STM32_SPI_SPI4_RX_DMA_STREAM        STM32_DMA_STREAM_ID_ANY
#define STM32_SPI_SPI4_TX_DMA_STREAM        STM32_DMA_STREAM_ID_ANY
#define STM32_SPI_SPI1_DMA_PRIORITY         1
#define STM32_SPI_SPI2_DMA_PRIORITY         1
#define STM32_SPI_SPI3_DMA_PRIORITY         1
#define STM32_SPI_SPI4_DMA_PRIORITY         1
#define STM32_SPI_SPI1_IRQ_PRIORITY         10
#define STM32_SPI_SPI2_IRQ_PRIORITY         10
#define STM32_SPI_SPI3_IRQ_PRIORITY         10
#define STM32_SPI_SPI4_IRQ_PRIORITY         10
#define STM32_SPI_DMA_ERROR_HOOK(spip)      osalSysHalt("DMA failure")

/*
 * ST driver system settings.
 */
#define STM32_ST_IRQ_PRIORITY               8
#define STM32_ST_USE_TIMER                  2
#define STM32_ST_FREQUENCY_TOLERANCE        0

/*
 * RTC driver system settings.
 */
#define STM32_RTC_PRESA_VALUE               32
#define STM32_RTC_PRESS_VALUE               1024
#define STM32_RTC_CR_INIT                   0U

/*
 * TRNG driver system settings.
 */
#define STM32_TRNG_USE_RNG1                 FALSE
#define STM32_TRNG_ERROR_CLEAR_ATTEMPTS     1000
#define STM32_TRNG_DATA_FETCH_ATTEMPTS      1000

/*
 * USB driver system settings.
 */
#define STM32_USB_USE_USB1                  FALSE
#define STM32_USB_LOW_POWER_ON_SUSPEND      FALSE
#define STM32_USB_USB1_HP_IRQ_PRIORITY      13
#define STM32_USB_USB1_LP_IRQ_PRIORITY      14

/*
 * WDG driver system settings.
 */
#define STM32_WDG_USE_IWDG                  FALSE

/*
 * WSPI driver system settings.
 */
#define STM32_WSPI_USE_QUADSPI1             FALSE
#define STM32_WSPI_QUADSPI1_DMA_STREAM      STM32_DMA_STREAM_ID_ANY
#define STM32_WSPI_QUADSPI1_PRESCALER_VALUE 1
#define STM32_WSPI_QUADSPI1_DMA_PRIORITY    1
#define STM32_WSPI_QUADSPI1_DMA_IRQ_PRIORITY 10
#define STM32_WSPI_DMA_ERROR_HOOK(wspip)    osalSysHalt("DMA failure")

#endif /* XMCUCONF_H */
