$date
	Sun Jun 29 13:48:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_p_encoder $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var wire 1 # e_out $end
$var reg 1 $ d0 $end
$var reg 1 % d1 $end
$var reg 1 & d2 $end
$var reg 1 ' d3 $end
$scope module uut $end
$var wire 1 $ d0 $end
$var wire 1 % d1 $end
$var wire 1 & d2 $end
$var wire 1 ' d3 $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var wire 1 # e_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#50
1#
1$
#100
1"
0$
1#
1%
#150
0"
0%
1!
1#
1&
#200
0&
1!
1"
1#
1'
#250
