//
// File created by:  xmverilog
// Do not modify this file
//
/users7/csegrad/bingyingl/project4/project4/HW/S23_MIPS_ALU_basic.v
/users7/csegrad/bingyingl/project4/project4/HW/S23_MIPS_ALU_basic_tb.v
