
---------- Begin Simulation Statistics ----------
final_tick                               103946127500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 167666                       # Simulator instruction rate (inst/s)
host_mem_usage                                8601368                       # Number of bytes of host memory used
host_op_rate                                   204007                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2982.12                       # Real time elapsed on the host
host_tick_rate                               34856474                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     608372406                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.103946                       # Number of seconds simulated
sim_ticks                                103946127500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 119336226                       # number of cc regfile reads
system.cpu.cc_regfile_writes                127215237                       # number of cc regfile writes
system.cpu.committedInsts                   500000001                       # Number of Instructions Simulated
system.cpu.committedOps                     608372406                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.415785                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.415785                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses              4                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                          149457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11691                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                106008645                       # Number of branches executed
system.cpu.iew.exec_nop                       2641315                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.942626                       # Inst execution rate
system.cpu.iew.exec_refs                    227778458                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  103135908                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  305254                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             121777854                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1632                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               913                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            103175158                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           611650320                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             124642550                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             29556                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             611749068                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2918                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6823                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  18840                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 10217                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           5521                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7823                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3868                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 495298303                       # num instructions consuming a value
system.cpu.iew.wb_count                     608819160                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572051                       # average fanout of values written-back
system.cpu.iew.wb_producers                 283336020                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.928532                       # insts written-back per cycle
system.cpu.iew.wb_sent                      608842126                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                728070609                       # number of integer regfile reads
system.cpu.int_regfile_writes               431441928                       # number of integer regfile writes
system.cpu.ipc                               2.405092                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.405092                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               151      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             373421768     61.04%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2644449      0.43%     61.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   208      0.00%     61.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 118      0.00%     61.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 246      0.00%     61.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 191      0.00%     61.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 68      0.00%     61.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  89      0.00%     61.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                719      0.00%     61.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    2      0.00%     61.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2639887      0.43%     61.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp              5280075      0.86%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  160      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 652      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                183      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            124651298     20.38%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           103138369     16.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              611778633                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    13232213                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021629                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5291164     39.99%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     63      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    13      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    16      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   59      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   220      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   99      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     39.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5255690     39.72%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2684889     20.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              614439448                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1423391420                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    598249635                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         599073355                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  609007372                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 611778633                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1633                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          636571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               955                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            492                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       269125                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     207742800                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.944885                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.358415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            38307205     18.44%     18.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            34072526     16.40%     34.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            24136483     11.62%     46.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            39693997     19.11%     65.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            13472263      6.49%     72.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            18499254      8.90%     80.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            23569518     11.35%     92.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             5383712      2.59%     94.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            10607842      5.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       207742800                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.942768                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               10571247                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           21141805                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     10569525                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          10577731                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           7727526                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5144009                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            121777854                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           103175158                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1529129603                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    804                       # number of misc regfile writes
system.cpu.numCycles                        207892257                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                15838622                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                5279551                       # number of predicate regfile writes
system.cpu.timesIdled                            1872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  5288859                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 5283574                       # number of vector regfile writes
system.cpu.workload.numSyscalls                  1093                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       206247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        544173                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       377363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       124747                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       755750                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         124747                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               106110885                       # Number of BP lookups
system.cpu.branchPred.condPredicted          74296219                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             12375                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             42469857                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                42459820                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.976367                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 7958826                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         5285241                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            5281582                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3659                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          477                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          386456                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1141                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8730                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    207681750                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.942061                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.010737                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        57278708     27.58%     27.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        39459831     19.00%     46.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        23705071     11.41%     57.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        21069520     10.15%     68.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         7916746      3.81%     71.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         7849503      3.78%     75.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2802672      1.35%     77.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         7594250      3.66%     80.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        40005449     19.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    207681750                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            502640001                       # Number of instructions committed
system.cpu.commit.opsCommitted              611012406                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   224734544                       # Number of memory references committed
system.cpu.commit.loads                     121673687                       # Number of loads committed
system.cpu.commit.amos                             18                       # Number of atomic instructions committed
system.cpu.commit.membars                          28                       # Number of memory barriers committed
system.cpu.commit.branches                  105911598                       # Number of branches committed
system.cpu.commit.vector                     10564295                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   558067819                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               7948332                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          130      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    375714639     61.49%     61.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      2644203      0.43%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv          131      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd           95      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp          174      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          182      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult           65      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           85      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc          508      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            1      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2638872      0.43%     62.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp      5277962      0.86%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          141      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          537      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          137      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    121673687     19.91%     83.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    103060857     16.87%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    611012406                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      40005449                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    207990878                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        207990878                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    207990878                       # number of overall hits
system.cpu.dcache.overall_hits::total       207990878                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1052619                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1052619                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1052619                       # number of overall misses
system.cpu.dcache.overall_misses::total       1052619                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18345575481                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18345575481                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18345575481                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18345575481                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    209043497                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    209043497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    209043497                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    209043497                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005035                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005035                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005035                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005035                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17428.504978                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17428.504978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17428.504978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17428.504978                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34777                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          984                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1824                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.066338                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    89.454545                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks       374804                       # number of writebacks
system.cpu.dcache.writebacks::total            374804                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       677306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       677306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       677306                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       677306                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       375313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       375313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       375313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       375313                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5822249142                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5822249142                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5822249142                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5822249142                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001795                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001795                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001795                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001795                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15513.049487                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15513.049487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15513.049487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15513.049487                       # average overall mshr miss latency
system.cpu.dcache.replacements                 374804                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    108569078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       108569078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1394627500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1394627500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    108621427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    108621427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000482                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000482                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26640.957802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26640.957802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11422                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11422                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40927                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40927                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    693570500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    693570500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16946.526743                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16946.526743                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     99421799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99421799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       998689                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       998689                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16899513296                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16899513296                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    100420488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    100420488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009945                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009945                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16921.697642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16921.697642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       665884                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       665884                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       332805                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       332805                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5078824957                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5078824957                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15260.663022                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15260.663022                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1581                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1581                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     51434685                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     51434685                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1582                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1582                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999368                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999368                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32533.007590                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32533.007590                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1581                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1581                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     49853685                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     49853685                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999368                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999368                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31533.007590                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31533.007590                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            9                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        98500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        98500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        49250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        96500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        96500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           17                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              17                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        13000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        13000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           18                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           18                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.055556                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.055556                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        13000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        13000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        12000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        12000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.055556                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.888861                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           208366224                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            375316                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            555.175436                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.888861                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999783                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999783                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1672723556                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1672723556                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 61035674                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              38077222                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 105929977                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2681087                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  18840                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             42448273                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3677                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              611803249                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 21724                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           74323541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      503505292                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   106110885                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           55700228                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     133396536                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   44970                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  121                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.icacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  74257807                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  9552                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          207742800                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.946177                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.245872                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 91130760     43.87%     43.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 13243146      6.37%     50.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 10615064      5.11%     55.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  5328414      2.56%     57.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 26466742     12.74%     70.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  5333867      2.57%     73.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  5322200      2.56%     75.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  5301887      2.55%     78.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 45000720     21.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            207742800                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.510413                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.421953                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     74253895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         74253895                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     74253895                       # number of overall hits
system.cpu.icache.overall_hits::total        74253895                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3910                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3910                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3910                       # number of overall misses
system.cpu.icache.overall_misses::total          3910                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    209708496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    209708496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    209708496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    209708496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     74257805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     74257805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     74257805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     74257805                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53633.886445                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53633.886445                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53633.886445                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53633.886445                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1428                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.120000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks         2559                       # number of writebacks
system.cpu.icache.writebacks::total              2559                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          839                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          839                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          839                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          839                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3071                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3071                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3071                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3071                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    164875497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    164875497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    164875497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    164875497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000041                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000041                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53687.885705                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53687.885705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53687.885705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53687.885705                       # average overall mshr miss latency
system.cpu.icache.replacements                   2559                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     74253895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        74253895                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3910                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3910                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    209708496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    209708496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     74257805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     74257805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53633.886445                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53633.886445                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          839                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          839                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3071                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3071                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    164875497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    164875497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53687.885705                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53687.885705                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.570199                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            74256966                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3071                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24180.060567                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.570199                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999161                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999161                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         594065511                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        594065511                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10565749                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  104164                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                5521                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 114292                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              2896934                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1595                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 103946127500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  18840                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 63697589                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  329631                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       35046533                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 105945541                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2704666                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              611737955                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1850                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14962                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2619                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  25068                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           569443185                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   908294004                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                725480154                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  5290819                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups             10559182                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             568770391                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   672770                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                 2648000                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                1962                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15984381                       # count of insts added to the skid buffer
system.cpu.rob.reads                        778993354                       # The number of ROB reads
system.cpu.rob.writes                      1222858901                       # The number of ROB writes
system.cpu.thread0.numInsts                 500000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   608372406                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1136                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               359095                       # number of demand (read+write) hits
system.l2.demand_hits::total                   360231                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1136                       # number of overall hits
system.l2.overall_hits::.cpu.data              359095                       # number of overall hits
system.l2.overall_hits::total                  360231                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1935                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              14619                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16554                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1935                       # number of overall misses
system.l2.overall_misses::.cpu.data             14619                       # number of overall misses
system.l2.overall_misses::total                 16554                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    148119500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1440510500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1588630000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    148119500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1440510500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1588630000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3071                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           373714                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               376785                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3071                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          373714                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              376785                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.630088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.039118                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043935                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.630088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.039118                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043935                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76547.545220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98536.869827                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95966.533768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76547.545220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98536.869827                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95966.533768                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    319775                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks              201167                       # number of writebacks
system.l2.writebacks::total                    201167                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  58                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 58                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         14561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16496                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        14561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       444618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           461114                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128769500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1292955500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1421725000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128769500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1292955500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  20053896912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21475621912                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.630088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.038963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043781                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.630088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.038963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.223812                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66547.545220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88795.790124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86186.045102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66547.545220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88795.790124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 45103.655075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46573.346097                       # average overall mshr miss latency
system.l2.replacements                         206246                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       335164                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           335164                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       335164                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       335164                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        42198                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            42198                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        42198                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        42198                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       444618                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         444618                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  20053896912                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  20053896912                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 45103.655075                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 45103.655075                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            321308                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                321308                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11478                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11478                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1205216500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1205216500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        332786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            332786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.034491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.034491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105002.308765                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105002.308765                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           56                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               56                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        11422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1089265000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1089265000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.034322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.034322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95365.522676                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95365.522676                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1136                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1136                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1935                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1935                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    148119500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    148119500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3071                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3071                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.630088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.630088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76547.545220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76547.545220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1935                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1935                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128769500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128769500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.630088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.630088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66547.545220                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66547.545220                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         37787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    235294000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    235294000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        40928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         40928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.076745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74910.538045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74910.538045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    203690500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    203690500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.076696                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076696                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64890.251673                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64890.251673                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                42                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1560                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1560                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1602                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1602                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.973783                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.973783                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1560                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1560                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     30081000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     30081000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.973783                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.973783                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19282.692308                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19282.692308                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 2594347                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             2594358                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    7                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                300594                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 106946.614034                       # Cycle average of tags in use
system.l2.tags.total_refs                     1057506                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    697177                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.516840                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   1033000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   106867.910761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    78.703272                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.815337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.815938                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        130616                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2876                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        28679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        98737                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000305                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.996521                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12789161                       # Number of tag accesses
system.l2.tags.data_accesses                 12789161                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    201167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    319871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005405839652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10748                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10748                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              877721                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             190697                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      336367                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     201167                       # Number of write requests accepted
system.mem_ctrls.readBursts                    336367                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   201167                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      35.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                336367                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               201167                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  278426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  12224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  11085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  10751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        10748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.295032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.595231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1226.893670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        10746     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-129023            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10748                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.711574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.633818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.827182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              135      1.26%      1.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.16%      1.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8537     79.43%     80.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              497      4.62%     85.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              168      1.56%     87.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              271      2.52%     89.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              310      2.88%     92.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              253      2.35%     94.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              235      2.19%     96.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              227      2.11%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               97      0.90%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10748                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                21527488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12874688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    207.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    123.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  103946090500                       # Total gap between requests
system.mem_ctrls.avgGap                     193375.84                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       123840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       931904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     20471744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12871168                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1191386.374639112968                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 8965259.432103423402                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 196945711.132913529873                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 123825372.907711252570                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1935                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        14561                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       319871                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       201167                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     48709744                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    693699342                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  10023333256                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3674106239086                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25172.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     47640.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     31335.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18263960.98                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       123840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       931904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     20471744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      21527488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       123840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       123840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12874688                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12874688                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1935                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        14561                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       319871                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         336367                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       201167                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        201167                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1191386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      8965259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    196945711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        207102357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1191386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1191386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    123859237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       123859237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    123859237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1191386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      8965259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    196945711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       330961594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               336367                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              201112                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        10616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        10475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        10574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        10564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        10565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        10600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        10586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        10626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        10540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        10525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        10414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        10396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        10441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        10625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        10425                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        10448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        10422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        10474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        10576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        10570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        10537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        10493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        10398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        10528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        10530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        10515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        10563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        10467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        10509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        10565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6235                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         6262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         6186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         6261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         6229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         6223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         6242                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         6251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         6193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         6275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         6288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         6303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         6282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         6286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         6318                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4882010778                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1120774844                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10765742342                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14513.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32005.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              301647                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             173638                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        62191                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   553.102796                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   392.634063                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   349.998233                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         9262     14.89%     14.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7370     11.85%     26.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3863      6.21%     32.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         6060      9.74%     42.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8982     14.44%     57.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6123      9.85%     66.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3752      6.03%     73.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2934      4.72%     77.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13845     22.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        62191                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              21527488                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12871168                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              207.102357                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              123.825373                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    47779280.640001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    84340548.280802                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   461759390.332802                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  238191525.263992                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9022671587.158367                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 26228243794.285603                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 15821208360.249117                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  51904194486.209259                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.337452                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  48114627474                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4672500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51159000026                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    49204550.304001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    86864956.113602                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   460862461.248003                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  236242945.007991                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9022671587.158367                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 26722830686.363129                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 15479767663.180311                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  52058444849.374077                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   500.821398                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  47068511703                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4672500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52205115797                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             324945                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       201167                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5079                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11422                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11422                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         324945                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1560                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       880540                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 880540                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     34402176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                34402176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            337927                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  337927    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              337927                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1576016477                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1819133075                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             43999                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       536331                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        42199                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5079                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           491757                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           332786                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          332786                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3071                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40928                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1602                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1602                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8701                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1125436                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1134137                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       360320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     47905152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               48265472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          698003                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12874688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1076390                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.115895                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320099                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 951642     88.41%     88.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 124748     11.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1076390                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 103946127500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          755238000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4609494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         561374495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
