

================================================================
== Vitis HLS Report for 'ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1'
================================================================
* Date:           Mon Nov 11 16:40:26 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.681 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../kernel/Memory.cpp:339]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_lcssa9 = alloca i32 1"   --->   Operation 6 'alloca' 'p_lcssa9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bound_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %bound"   --->   Operation 9 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bound4_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %bound4"   --->   Operation 10 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bound_cast = zext i30 %bound_read"   --->   Operation 11 'zext' 'bound_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %cMemory, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten11"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i512 0, i512 %p_lcssa9"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln339 = store i2 0, i2 %j" [../kernel/Memory.cpp:339]   --->   Operation 17 'store' 'store_ln339' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln333 = br void %ConvertWidthB_Compute" [../kernel/Memory.cpp:333]   --->   Operation 18 'br' 'br_ln333' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i31 %indvar_flatten" [../kernel/Memory.cpp:335]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i63 %indvar_flatten11" [../kernel/Memory.cpp:333]   --->   Operation 20 'load' 'indvar_flatten11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.13ns)   --->   "%icmp_ln333 = icmp_eq  i63 %indvar_flatten11_load, i63 %bound4_read" [../kernel/Memory.cpp:333]   --->   Operation 21 'icmp' 'icmp_ln333' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln333 = br i1 %icmp_ln333, void %for.inc30.loopexit, void %for.end32.loopexit.exitStub" [../kernel/Memory.cpp:333]   --->   Operation 22 'br' 'br_ln333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [../kernel/Memory.cpp:339]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.13ns)   --->   "%add_ln333 = add i63 %indvar_flatten11_load, i63 1" [../kernel/Memory.cpp:333]   --->   Operation 24 'add' 'add_ln333' <Predicate = (!icmp_ln333)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.87ns)   --->   "%icmp_ln335 = icmp_eq  i31 %indvar_flatten_load, i31 %bound_cast" [../kernel/Memory.cpp:335]   --->   Operation 25 'icmp' 'icmp_ln335' <Predicate = (!icmp_ln333)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln335)   --->   "%xor_ln333 = xor i1 %icmp_ln335, i1 1" [../kernel/Memory.cpp:333]   --->   Operation 26 'xor' 'xor_ln333' <Predicate = (!icmp_ln333)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.43ns)   --->   "%icmp_ln339 = icmp_eq  i2 %j_load, i2 2" [../kernel/Memory.cpp:339]   --->   Operation 27 'icmp' 'icmp_ln339' <Predicate = (!icmp_ln333)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln335)   --->   "%and_ln333 = and i1 %icmp_ln339, i1 %xor_ln333" [../kernel/Memory.cpp:333]   --->   Operation 28 'and' 'and_ln333' <Predicate = (!icmp_ln333)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln335 = or i1 %and_ln333, i1 %icmp_ln335" [../kernel/Memory.cpp:335]   --->   Operation 29 'or' 'or_ln335' <Predicate = (!icmp_ln333)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln335_1 = select i1 %or_ln335, i2 0, i2 %j_load" [../kernel/Memory.cpp:335]   --->   Operation 30 'select' 'select_ln335_1' <Predicate = (!icmp_ln333)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = trunc i2 %select_ln335_1" [../kernel/Memory.cpp:335]   --->   Operation 31 'trunc' 'empty' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.43ns)   --->   "%icmp_ln348 = icmp_eq  i2 %select_ln335_1, i2 1" [../kernel/Memory.cpp:348]   --->   Operation 32 'icmp' 'icmp_ln348' <Predicate = (!icmp_ln333)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln348 = br i1 %icmp_ln348, void %for.inc24, void %if.then" [../kernel/Memory.cpp:348]   --->   Operation 33 'br' 'br_ln348' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.43ns)   --->   "%j_1 = add i2 %select_ln335_1, i2 1" [../kernel/Memory.cpp:339]   --->   Operation 34 'add' 'j_1' <Predicate = (!icmp_ln333)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.87ns)   --->   "%add_ln335 = add i31 %indvar_flatten_load, i31 1" [../kernel/Memory.cpp:335]   --->   Operation 35 'add' 'add_ln335' <Predicate = (!icmp_ln333)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.25ns)   --->   "%select_ln335_2 = select i1 %icmp_ln335, i31 1, i31 %add_ln335" [../kernel/Memory.cpp:335]   --->   Operation 36 'select' 'select_ln335_2' <Predicate = (!icmp_ln333)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln333 = store i63 %add_ln333, i63 %indvar_flatten11" [../kernel/Memory.cpp:333]   --->   Operation 37 'store' 'store_ln333' <Predicate = (!icmp_ln333)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln335 = store i31 %select_ln335_2, i31 %indvar_flatten" [../kernel/Memory.cpp:335]   --->   Operation 38 'store' 'store_ln335' <Predicate = (!icmp_ln333)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln339 = store i2 %j_1, i2 %j" [../kernel/Memory.cpp:339]   --->   Operation 39 'store' 'store_ln339' <Predicate = (!icmp_ln333)> <Delay = 0.38>
ST_2 : Operation 121 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln333)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 4.68>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_lcssa9_load = load i512 %p_lcssa9" [../kernel/Memory.cpp:335]   --->   Operation 40 'load' 'p_lcssa9_load' <Predicate = (!or_ln335)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%select_ln335 = select i1 %or_ln335, i512 0, i512 %p_lcssa9_load" [../kernel/Memory.cpp:335]   --->   Operation 42 'select' 'select_ln335' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln340 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Memory.cpp:340]   --->   Operation 43 'specpipeline' 'specpipeline_ln340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.98ns)   --->   "%computePack = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %cPipes_0" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:342]   --->   Operation 44 'read' 'computePack' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i_assign = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 0" [../kernel/Memory.cpp:335]   --->   Operation 45 'bitconcatenate' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i256 %computePack" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Memory.cpp:346]   --->   Operation 46 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i9 %i_assign" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 47 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.16ns)   --->   "%shl_ln183 = shl i512 4294967295, i512 %zext_ln183" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 48 'shl' 'shl_ln183' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%xor_ln183 = xor i512 %shl_ln183, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 49 'xor' 'xor_ln183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%and_ln183 = and i512 %select_ln335, i512 %xor_ln183" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 50 'and' 'and_ln183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln183_1 = zext i32 %trunc_ln170" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 51 'zext' 'zext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.05ns)   --->   "%shl_ln183_1 = shl i512 %zext_ln183_1, i512 %zext_ln183" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 52 'shl' 'shl_ln183_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%or_ln183 = or i512 %and_ln183, i512 %shl_ln183_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 53 'or' 'or_ln183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %computePack, i32 32, i32 63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Memory.cpp:346]   --->   Operation 54 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 32" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 55 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln183_2 = zext i9 %or_ln" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 56 'zext' 'zext_ln183_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.16ns)   --->   "%shl_ln183_2 = shl i512 4294967295, i512 %zext_ln183_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 57 'shl' 'shl_ln183_2' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%xor_ln183_1 = xor i512 %shl_ln183_2, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 58 'xor' 'xor_ln183_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_7)   --->   "%and_ln183_1 = and i512 %or_ln183, i512 %xor_ln183_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 59 'and' 'and_ln183_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln183_3 = zext i32 %tmp_s" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 60 'zext' 'zext_ln183_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.05ns)   --->   "%shl_ln183_3 = shl i512 %zext_ln183_3, i512 %zext_ln183_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 61 'shl' 'shl_ln183_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.57ns) (out node of the LUT)   --->   "%or_ln183_7 = or i512 %and_ln183_1, i512 %shl_ln183_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 62 'or' 'or_ln183_7' <Predicate = true> <Delay = 0.57> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_449 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %computePack, i32 64, i32 95" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Memory.cpp:346]   --->   Operation 63 'partselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln183_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 64" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 64 'bitconcatenate' 'or_ln183_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln183_4 = zext i9 %or_ln183_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 65 'zext' 'zext_ln183_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.16ns)   --->   "%shl_ln183_4 = shl i512 4294967295, i512 %zext_ln183_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 66 'shl' 'shl_ln183_4' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_4)   --->   "%xor_ln183_2 = xor i512 %shl_ln183_4, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 67 'xor' 'xor_ln183_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_4)   --->   "%and_ln183_2 = and i512 %or_ln183_7, i512 %xor_ln183_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 68 'and' 'and_ln183_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln183_5 = zext i32 %tmp_449" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 69 'zext' 'zext_ln183_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.05ns)   --->   "%shl_ln183_5 = shl i512 %zext_ln183_5, i512 %zext_ln183_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 70 'shl' 'shl_ln183_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_4)   --->   "%or_ln183_8 = or i512 %and_ln183_2, i512 %shl_ln183_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 71 'or' 'or_ln183_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_450 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %computePack, i32 96, i32 127" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Memory.cpp:346]   --->   Operation 72 'partselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln183_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 96" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 73 'bitconcatenate' 'or_ln183_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln183_6 = zext i9 %or_ln183_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 74 'zext' 'zext_ln183_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.16ns)   --->   "%shl_ln183_6 = shl i512 4294967295, i512 %zext_ln183_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 75 'shl' 'shl_ln183_6' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_4)   --->   "%xor_ln183_3 = xor i512 %shl_ln183_6, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 76 'xor' 'xor_ln183_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_4)   --->   "%and_ln183_3 = and i512 %or_ln183_8, i512 %xor_ln183_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 77 'and' 'and_ln183_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln183_7 = zext i32 %tmp_450" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 78 'zext' 'zext_ln183_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.05ns)   --->   "%shl_ln183_7 = shl i512 %zext_ln183_7, i512 %zext_ln183_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 79 'shl' 'shl_ln183_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_4)   --->   "%or_ln183_9 = or i512 %and_ln183_3, i512 %shl_ln183_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 80 'or' 'or_ln183_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_451 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %computePack, i32 128, i32 159" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Memory.cpp:346]   --->   Operation 81 'partselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln183_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 128" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 82 'bitconcatenate' 'or_ln183_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln183_8 = zext i9 %or_ln183_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 83 'zext' 'zext_ln183_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.16ns)   --->   "%shl_ln183_8 = shl i512 4294967295, i512 %zext_ln183_8" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 84 'shl' 'shl_ln183_8' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_4)   --->   "%xor_ln183_4 = xor i512 %shl_ln183_8, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 85 'xor' 'xor_ln183_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.29ns) (out node of the LUT)   --->   "%and_ln183_4 = and i512 %or_ln183_9, i512 %xor_ln183_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 86 'and' 'and_ln183_4' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln183_9 = zext i32 %tmp_451" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 87 'zext' 'zext_ln183_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.05ns)   --->   "%shl_ln183_9 = shl i512 %zext_ln183_9, i512 %zext_ln183_8" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 88 'shl' 'shl_ln183_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_12)   --->   "%or_ln183_10 = or i512 %and_ln183_4, i512 %shl_ln183_9" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 89 'or' 'or_ln183_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_452 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %computePack, i32 160, i32 191" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Memory.cpp:346]   --->   Operation 90 'partselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln183_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 160" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 91 'bitconcatenate' 'or_ln183_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln183_10 = zext i9 %or_ln183_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 92 'zext' 'zext_ln183_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.16ns)   --->   "%shl_ln183_10 = shl i512 4294967295, i512 %zext_ln183_10" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 93 'shl' 'shl_ln183_10' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_12)   --->   "%xor_ln183_5 = xor i512 %shl_ln183_10, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 94 'xor' 'xor_ln183_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_12)   --->   "%and_ln183_5 = and i512 %or_ln183_10, i512 %xor_ln183_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 95 'and' 'and_ln183_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln183_11 = zext i32 %tmp_452" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 96 'zext' 'zext_ln183_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.05ns)   --->   "%shl_ln183_11 = shl i512 %zext_ln183_11, i512 %zext_ln183_10" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 97 'shl' 'shl_ln183_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_12)   --->   "%or_ln183_11 = or i512 %and_ln183_5, i512 %shl_ln183_11" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 98 'or' 'or_ln183_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_453 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %computePack, i32 192, i32 223" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Memory.cpp:346]   --->   Operation 99 'partselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln183_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 192" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 100 'bitconcatenate' 'or_ln183_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln183_12 = zext i9 %or_ln183_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 101 'zext' 'zext_ln183_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.16ns)   --->   "%shl_ln183_12 = shl i512 4294967295, i512 %zext_ln183_12" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 102 'shl' 'shl_ln183_12' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_12)   --->   "%xor_ln183_6 = xor i512 %shl_ln183_12, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 103 'xor' 'xor_ln183_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_12)   --->   "%and_ln183_6 = and i512 %or_ln183_11, i512 %xor_ln183_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 104 'and' 'and_ln183_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln183_13 = zext i32 %tmp_453" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 105 'zext' 'zext_ln183_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.05ns)   --->   "%shl_ln183_13 = shl i512 %zext_ln183_13, i512 %zext_ln183_12" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 106 'shl' 'shl_ln183_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln183_12 = or i512 %and_ln183_6, i512 %shl_ln183_13" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 107 'or' 'or_ln183_12' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_454 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %computePack, i32 224, i32 255" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Memory.cpp:346]   --->   Operation 108 'partselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln183_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 224" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 109 'bitconcatenate' 'or_ln183_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln183_14 = zext i9 %or_ln183_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 110 'zext' 'zext_ln183_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.16ns)   --->   "%shl_ln183_14 = shl i512 4294967295, i512 %zext_ln183_14" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 111 'shl' 'shl_ln183_14' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_13)   --->   "%xor_ln183_7 = xor i512 %shl_ln183_14, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 112 'xor' 'xor_ln183_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_13)   --->   "%and_ln183_7 = and i512 %or_ln183_12, i512 %xor_ln183_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 113 'and' 'and_ln183_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln183_15 = zext i32 %tmp_454" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 114 'zext' 'zext_ln183_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.05ns)   --->   "%shl_ln183_15 = shl i512 %zext_ln183_15, i512 %zext_ln183_14" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 115 'shl' 'shl_ln183_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln183_13 = or i512 %and_ln183_7, i512 %shl_ln183_15" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 116 'or' 'or_ln183_13' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.18ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %cMemory, i512 %or_ln183_13" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:349]   --->   Operation 117 'write' 'write_ln406' <Predicate = (icmp_ln348)> <Delay = 1.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln350 = br void %for.inc24" [../kernel/Memory.cpp:350]   --->   Operation 118 'br' 'br_ln350' <Predicate = (icmp_ln348)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.38ns)   --->   "%store_ln183 = store i512 %or_ln183_13, i512 %p_lcssa9" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346]   --->   Operation 119 'store' 'store_ln183' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln339 = br void %ConvertWidthB_Compute" [../kernel/Memory.cpp:339]   --->   Operation 120 'br' 'br_ln339' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 63 bit ('indvar_flatten11') [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten11' [14]  (0.387 ns)

 <State 2>: 2.097ns
The critical path consists of the following:
	'load' operation 31 bit ('indvar_flatten_load', ../kernel/Memory.cpp:335) on local variable 'indvar_flatten' [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln335', ../kernel/Memory.cpp:335) [29]  (0.874 ns)
	'or' operation 1 bit ('or_ln335', ../kernel/Memory.cpp:335) [33]  (0.122 ns)
	'select' operation 2 bit ('select_ln335_1', ../kernel/Memory.cpp:335) [35]  (0.278 ns)
	'add' operation 2 bit ('j', ../kernel/Memory.cpp:339) [117]  (0.436 ns)
	'store' operation 0 bit ('store_ln339', ../kernel/Memory.cpp:339) of variable 'j', ../kernel/Memory.cpp:339 on local variable 'j', ../kernel/Memory.cpp:339 [123]  (0.387 ns)

 <State 3>: 4.681ns
The critical path consists of the following:
	fifo read operation ('computePack', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:342) on port 'cPipes_0' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:342) [37]  (0.988 ns)
	'shl' operation 512 bit ('shl_ln183_3', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346) [55]  (1.053 ns)
	'or' operation 512 bit ('or_ln183_7', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346) [56]  (0.578 ns)
	'and' operation 512 bit ('and_ln183_2', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346) [62]  (0.000 ns)
	'or' operation 512 bit ('or_ln183_8', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346) [65]  (0.000 ns)
	'and' operation 512 bit ('and_ln183_3', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346) [71]  (0.000 ns)
	'or' operation 512 bit ('or_ln183_9', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346) [74]  (0.000 ns)
	'and' operation 512 bit ('and_ln183_4', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346) [80]  (0.293 ns)
	'or' operation 512 bit ('or_ln183_10', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346) [83]  (0.000 ns)
	'and' operation 512 bit ('and_ln183_5', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346) [89]  (0.000 ns)
	'or' operation 512 bit ('or_ln183_11', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346) [92]  (0.000 ns)
	'and' operation 512 bit ('and_ln183_6', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346) [98]  (0.000 ns)
	'or' operation 512 bit ('or_ln183_12', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346) [101]  (0.293 ns)
	'and' operation 512 bit ('and_ln183_7', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346) [107]  (0.000 ns)
	'or' operation 512 bit ('or_ln183_13', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:346) [110]  (0.293 ns)
	fifo write operation ('write_ln406', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:349) on port 'cMemory' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:349) [114]  (1.183 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
