// Seed: 2075914249
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    input logic id_0
    , id_4 = 1,
    input logic id_1,
    input wand  id_2
);
  assign id_4.id_0 = 1;
  wire id_6;
  assign id_4 = id_1;
  assign id_5 = 1'b0;
  initial assign id_4[1] = id_4;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5
  );
  id_7(
      1, 1
  );
endmodule
