// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.1
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sobel_filter,hls_ip_2013_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=6.666667,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.670000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=2,HLS_SYN_FF=682,HLS_SYN_LUT=1275}" *)

module sobel_filter (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inter_pix_data_V_dout,
        inter_pix_data_V_empty_n,
        inter_pix_data_V_read,
        inter_pix_strb_V_dout,
        inter_pix_strb_V_empty_n,
        inter_pix_strb_V_read,
        inter_pix_user_V_dout,
        inter_pix_user_V_empty_n,
        inter_pix_user_V_read,
        inter_pix_last_V_dout,
        inter_pix_last_V_empty_n,
        inter_pix_last_V_read,
        inter_pix_tdest_V_dout,
        inter_pix_tdest_V_empty_n,
        inter_pix_tdest_V_read,
        out_pix_data_V_din,
        out_pix_data_V_full_n,
        out_pix_data_V_write,
        out_pix_strb_V_din,
        out_pix_strb_V_full_n,
        out_pix_strb_V_write,
        out_pix_user_V_din,
        out_pix_user_V_full_n,
        out_pix_user_V_write,
        out_pix_last_V_din,
        out_pix_last_V_full_n,
        out_pix_last_V_write,
        out_pix_tdest_V_din,
        out_pix_tdest_V_full_n,
        out_pix_tdest_V_write,
        rows,
        cols
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] inter_pix_data_V_dout;
input   inter_pix_data_V_empty_n;
output   inter_pix_data_V_read;
input  [3:0] inter_pix_strb_V_dout;
input   inter_pix_strb_V_empty_n;
output   inter_pix_strb_V_read;
input  [0:0] inter_pix_user_V_dout;
input   inter_pix_user_V_empty_n;
output   inter_pix_user_V_read;
input  [0:0] inter_pix_last_V_dout;
input   inter_pix_last_V_empty_n;
output   inter_pix_last_V_read;
input  [0:0] inter_pix_tdest_V_dout;
input   inter_pix_tdest_V_empty_n;
output   inter_pix_tdest_V_read;
output  [31:0] out_pix_data_V_din;
input   out_pix_data_V_full_n;
output   out_pix_data_V_write;
output  [3:0] out_pix_strb_V_din;
input   out_pix_strb_V_full_n;
output   out_pix_strb_V_write;
output  [0:0] out_pix_user_V_din;
input   out_pix_user_V_full_n;
output   out_pix_user_V_write;
output  [0:0] out_pix_last_V_din;
input   out_pix_last_V_full_n;
output   out_pix_last_V_write;
output  [0:0] out_pix_tdest_V_din;
input   out_pix_tdest_V_full_n;
output   out_pix_tdest_V_write;
input  [31:0] rows;
input  [31:0] cols;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inter_pix_data_V_read;
reg inter_pix_strb_V_read;
reg inter_pix_user_V_read;
reg inter_pix_last_V_read;
reg inter_pix_tdest_V_read;
reg out_pix_data_V_write;
reg out_pix_strb_V_write;
reg out_pix_user_V_write;
reg out_pix_last_V_write;
reg out_pix_tdest_V_write;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [30:0] col_1_reg_361;
reg   [30:0] ap_reg_ppstg_col_1_reg_361_pp0_it1;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] exitcond_reg_1327;
reg   [0:0] tmp_14_reg_1359;
reg    ap_sig_bdd_89;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1327_pp0_it9;
reg   [0:0] or_cond1_reg_1369;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1369_pp0_it9;
reg    ap_sig_bdd_130;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg   [30:0] ap_reg_ppstg_col_1_reg_361_pp0_it2;
reg   [30:0] ap_reg_ppstg_col_1_reg_361_pp0_it3;
reg   [30:0] ap_reg_ppstg_col_1_reg_361_pp0_it4;
wire   [30:0] tmp_21_fu_380_p1;
reg   [30:0] tmp_21_reg_1257;
wire   [30:0] tmp_22_fu_390_p1;
reg   [30:0] tmp_22_reg_1262;
wire   [0:0] tmp1_fu_394_p2;
reg   [0:0] tmp1_reg_1267;
wire   [0:0] tmp4_fu_400_p2;
reg   [0:0] tmp4_reg_1272;
wire   [30:0] smax2_fu_406_p3;
reg   [30:0] smax2_reg_1277;
wire   [30:0] smax_fu_412_p3;
reg   [30:0] smax_reg_1282;
wire   [31:0] tmp_17_fu_418_p2;
reg   [31:0] tmp_17_reg_1287;
wire   [31:0] tmp_19_fu_423_p2;
reg   [31:0] tmp_19_reg_1292;
wire   [30:0] row_1_fu_437_p2;
reg   [30:0] row_1_reg_1300;
wire   [0:0] icmp_fu_453_p2;
reg   [0:0] icmp_reg_1305;
wire   [0:0] exitcond3_fu_432_p2;
wire   [0:0] tmp_9_fu_459_p2;
reg   [0:0] tmp_9_reg_1311;
wire   [0:0] tmp_13_fu_465_p2;
reg   [0:0] tmp_13_reg_1316;
wire   [0:0] tmp_18_fu_470_p2;
reg   [0:0] tmp_18_reg_1321;
wire   [0:0] exitcond_fu_479_p2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1327_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1327_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1327_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1327_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1327_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1327_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1327_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1327_pp0_it8;
wire   [30:0] col_fu_484_p2;
reg   [30:0] col_reg_1331;
wire   [0:0] tmp_s_fu_490_p2;
reg   [0:0] tmp_s_reg_1336;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1336_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1336_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1336_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1336_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1336_pp0_it5;
wire   [63:0] tmp_12_fu_495_p1;
reg   [63:0] tmp_12_reg_1343;
reg   [10:0] buff_A_M_1_addr_reg_1348;
wire   [0:0] tmp_14_fu_501_p2;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_1359_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_1359_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_1359_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_1359_pp0_it4;
wire   [0:0] tmp_20_fu_506_p2;
reg   [0:0] tmp_20_reg_1363;
reg   [0:0] ap_reg_ppstg_tmp_20_reg_1363_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_20_reg_1363_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_20_reg_1363_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_20_reg_1363_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_20_reg_1363_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_20_reg_1363_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_20_reg_1363_pp0_it7;
wire   [0:0] or_cond1_fu_517_p2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1369_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1369_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1369_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1369_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1369_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1369_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1369_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1369_pp0_it8;
wire   [0:0] output_pixel_last_V_fu_522_p2;
reg   [0:0] output_pixel_last_V_reg_1373;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it1;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it2;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it3;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it4;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it5;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it6;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it7;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it8;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it9;
reg   [7:0] new_pix_G_V_reg_1378;
reg   [7:0] ap_reg_ppstg_new_pix_G_V_reg_1378_pp0_it2;
reg   [7:0] new_pix_R_V_reg_1385;
reg   [7:0] ap_reg_ppstg_new_pix_R_V_reg_1385_pp0_it2;
reg   [7:0] temp_load_reg_1397;
reg   [7:0] buff_C_M_0_1_2_reg_1412;
reg   [7:0] buff_C_M_1_1_1_reg_1418;
wire   [15:0] tmp_fu_640_p2;
reg   [15:0] tmp_reg_1423;
wire   [15:0] tmp30_cast_fu_662_p1;
reg   [15:0] tmp30_cast_reg_1428;
wire   [7:0] buff_C_M_1_2_3_fu_674_p3;
reg   [7:0] buff_C_M_1_2_3_reg_1433;
wire   [7:0] buff_C_M_0_2_4_fu_680_p3;
reg   [7:0] buff_C_M_0_2_4_reg_1438;
reg   [7:0] tmp_7_i_reg_1443;
wire   [15:0] tmp9_fu_769_p2;
reg   [15:0] tmp9_reg_1448;
wire   [15:0] tmp34_cast_fu_791_p1;
reg   [15:0] tmp34_cast_reg_1453;
wire   [9:0] y_weight_fu_833_p2;
reg   [9:0] y_weight_reg_1458;
reg   [9:0] ap_reg_ppstg_y_weight_reg_1458_pp0_it5;
wire   [10:0] x_weight_2_fu_868_p2;
reg   [10:0] x_weight_2_reg_1463;
reg   [10:0] ap_reg_ppstg_x_weight_2_reg_1463_pp0_it5;
reg   [7:0] tmp_7_i1_reg_1468;
wire   [0:0] icmp7_fu_917_p2;
reg   [0:0] icmp7_reg_1473;
reg   [0:0] ap_reg_ppstg_icmp7_reg_1473_pp0_it6;
wire   [7:0] tmp_31_fu_987_p1;
reg   [7:0] tmp_31_reg_1479;
wire   [7:0] tmp_32_fu_997_p1;
reg   [7:0] tmp_32_reg_1485;
reg   [0:0] tmp_33_reg_1491;
reg   [0:0] tmp_34_reg_1496;
wire   [0:0] or_cond_fu_1030_p2;
reg   [0:0] or_cond_reg_1501;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1501_pp0_it8;
wire   [7:0] tmp_i2_fu_1056_p2;
reg   [7:0] tmp_i2_reg_1507;
reg   [7:0] ap_reg_ppstg_tmp_i2_reg_1507_pp0_it8;
reg   [7:0] ap_reg_ppstg_tmp_i2_reg_1507_pp0_it9;
wire   [0:0] sel_tmp9_demorgan_fu_1062_p2;
reg   [0:0] sel_tmp9_demorgan_reg_1514;
wire   [0:0] tmp_8_i_fu_1066_p2;
reg   [0:0] tmp_8_i_reg_1519;
wire   [0:0] tmp_23_fu_1096_p2;
reg   [0:0] tmp_23_reg_1525;
reg   [0:0] ap_reg_ppstg_tmp_23_reg_1525_pp0_it9;
wire   [0:0] sel_tmp17_demorgan_fu_1102_p2;
reg   [0:0] sel_tmp17_demorgan_reg_1530;
wire   [0:0] tmp_24_fu_1128_p2;
reg   [0:0] tmp_24_reg_1536;
wire   [0:0] sel_tmp8_fu_1138_p2;
reg   [0:0] sel_tmp8_reg_1541;
wire   [10:0] buff_A_M_0_address0;
reg    buff_A_M_0_ce0;
wire   [7:0] buff_A_M_0_q0;
wire   [10:0] buff_A_M_0_address1;
reg    buff_A_M_0_ce1;
reg    buff_A_M_0_we1;
wire   [7:0] buff_A_M_0_d1;
wire   [10:0] buff_A_M_1_address0;
reg    buff_A_M_1_ce0;
wire   [7:0] buff_A_M_1_q0;
wire   [10:0] buff_A_M_1_address1;
reg    buff_A_M_1_ce1;
reg    buff_A_M_1_we1;
wire   [7:0] buff_A_M_1_d1;
wire   [10:0] buff_A_M_2_address0;
reg    buff_A_M_2_ce0;
reg    buff_A_M_2_we0;
wire   [7:0] buff_A_M_2_d0;
wire   [10:0] buff_A_M_2_address1;
reg    buff_A_M_2_ce1;
wire   [7:0] buff_A_M_2_q1;
reg   [30:0] row_reg_350;
reg   [30:0] col_1_phi_fu_365_p4;
wire   [63:0] tmp_16_fu_577_p1;
wire   [63:0] tmp_15_fu_882_p1;
reg   [7:0] temp_fu_160;
reg   [7:0] tempx_B_V_fu_164;
wire   [7:0] new_pix_B_V_fu_532_p1;
reg   [7:0] tempx_G_V_fu_168;
reg   [7:0] tempx_R_V_fu_172;
reg   [7:0] buff_C_M_2_2_fu_176;
wire   [7:0] buff_C_M_2_2_3_fu_934_p3;
reg   [7:0] buff_C_M_0_1_fu_180;
reg   [7:0] buff_C_M_0_2_fu_184;
reg   [7:0] buff_C_M_2_1_fu_188;
reg   [7:0] buff_C_M_1_1_fu_192;
reg   [7:0] buff_C_M_1_2_fu_196;
wire   [31:0] tmp2_fu_374_p2;
wire   [31:0] tmp3_fu_384_p2;
wire   [29:0] tmp_27_fu_443_p4;
wire   [31:0] row_cast_fu_428_p1;
wire   [31:0] col_assign_cast_fu_475_p1;
wire   [0:0] tmp_25_fu_511_p2;
wire   [7:0] grp_fu_560_p0;
wire   [4:0] grp_fu_560_p1;
wire   [7:0] grp_fu_586_p0;
wire   [4:0] grp_fu_586_p1;
wire   [13:0] p_shl_i_fu_598_p3;
wire   [8:0] p_shl1_i_fu_609_p3;
wire   [14:0] p_shl2_i_fu_623_p3;
wire   [15:0] p_shl1_i_cast_fu_616_p1;
wire   [15:0] p_shl2_i_cast_fu_630_p1;
wire   [15:0] tmp5_fu_634_p2;
wire   [15:0] p_shl_i_cast_fu_605_p1;
wire   [8:0] retval_i5_i_cast1_fu_620_p1;
wire   [8:0] tmp6_fu_646_p2;
wire   [12:0] tmp31_cast_fu_652_p1;
wire   [12:0] grp_fu_560_p2;
wire   [12:0] tmp7_fu_656_p2;
wire   [15:0] tmp_5_i_fu_697_p2;
wire   [13:0] p_shl_i1_fu_723_p3;
wire   [8:0] p_shl1_i1_fu_735_p3;
wire   [14:0] p_shl2_i1_fu_751_p3;
wire   [15:0] p_shl1_i1_cast_fu_743_p1;
wire   [15:0] p_shl2_i1_cast_fu_759_p1;
wire   [15:0] tmp8_fu_763_p2;
wire   [15:0] p_shl_i1_cast_fu_731_p1;
wire   [8:0] retval_i5_i1_cast1_fu_747_p1;
wire   [8:0] tmp10_fu_775_p2;
wire   [12:0] tmp35_cast_fu_781_p1;
wire   [12:0] grp_fu_586_p2;
wire   [12:0] tmp11_fu_785_p2;
wire   [8:0] tmp_6_0_1_i_fu_799_p3;
wire   [8:0] tmp_2_0_2_i_cast_fu_810_p1;
wire   [8:0] y_weight_cast_fu_795_p1;
wire   [8:0] x_weight_fu_813_p2;
wire   [8:0] tmp12_fu_823_p2;
wire   [9:0] tmp36_cast_fu_829_p1;
wire   [9:0] tmp_6_0_1_i_cast_fu_806_p1;
wire   [8:0] p_shl_i2_fu_839_p3;
wire   [10:0] x_weight_1_fu_851_p0;
wire   [10:0] p_shl_i2_cast_fu_847_p1;
wire   [8:0] tmp_4_1_2_i_fu_857_p3;
wire   [10:0] tmp_4_1_2_i_cast_fu_864_p1;
wire   [10:0] x_weight_1_fu_851_p2;
wire   [15:0] tmp_5_i1_fu_893_p2;
wire   [29:0] tmp_30_fu_907_p4;
wire   [7:0] y_2_fu_929_p2;
wire   [10:0] tmp_2_2_0_i_cast_fu_944_p1;
wire   [10:0] y_weight_2_cast_fu_941_p1;
wire   [8:0] p_shl11_i_fu_959_p3;
wire   [10:0] y_weight_1_fu_953_p2;
wire   [10:0] p_shl11_i_cast_fu_967_p1;
wire   [10:0] x_weight_3_fu_948_p2;
wire   [10:0] tmp_2_2_2_i_cast_fu_977_p1;
wire   [10:0] x_weight_4_fu_981_p2;
wire   [10:0] y_weight_2_fu_971_p2;
wire   [10:0] y_weight_3_fu_991_p2;
wire   [7:0] neg_i_cast_fu_1034_p2;
wire   [7:0] neg7_i_cast_fu_1045_p2;
wire   [7:0] abs9_i_fu_1050_p3;
wire   [7:0] abs_i_fu_1039_p3;
wire   [0:0] sel_tmp6_demorgan_fu_1071_p2;
wire   [0:0] sel_tmp6_fu_1075_p2;
wire   [0:0] sel_tmp9_fu_1086_p2;
wire   [0:0] sel_tmp_fu_1091_p2;
wire   [0:0] sel_tmp7_fu_1081_p2;
wire   [0:0] sel_tmp19_demorgan_fu_1112_p2;
wire   [0:0] tmp_i_fu_1107_p2;
wire   [0:0] sel_tmp2_fu_1116_p2;
wire   [0:0] sel_tmp3_fu_1122_p2;
wire   [0:0] sel_tmp5_fu_1133_p2;
wire   [0:0] tmp_28_fu_1148_p2;
wire   [0:0] tmp_35_fu_1155_p2;
wire   [7:0] edge_B_V_fu_1160_p1;
wire   [7:0] edge_val_fu_1143_p2;
wire   [7:0] edge_B_V_fu_1160_p3;
wire   [23:0] tmp_26_fu_1168_p4;
reg    grp_fu_560_ce;
reg    grp_fu_586_ce;
reg   [1:0] ap_NS_fsm;
wire   [12:0] grp_fu_560_p00;
wire   [12:0] grp_fu_586_p00;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_st3_fsm_2 = 2'b10;
parameter    ap_ST_pp0_stg0_fsm_3 = 2'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv30_1 = 30'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv13_19 = 13'b11001;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv9_80 = 9'b10000000;
parameter    ap_const_lv8_10 = 8'b10000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv8_37 = 8'b110111;
parameter    ap_const_lv8_9B = 8'b10011011;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;


sobel_filter_buff_A_M_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_0_address0 ),
    .ce0( buff_A_M_0_ce0 ),
    .q0( buff_A_M_0_q0 ),
    .address1( buff_A_M_0_address1 ),
    .ce1( buff_A_M_0_ce1 ),
    .we1( buff_A_M_0_we1 ),
    .d1( buff_A_M_0_d1 )
);

sobel_filter_buff_A_M_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_1_address0 ),
    .ce0( buff_A_M_1_ce0 ),
    .q0( buff_A_M_1_q0 ),
    .address1( buff_A_M_1_address1 ),
    .ce1( buff_A_M_1_ce1 ),
    .we1( buff_A_M_1_we1 ),
    .d1( buff_A_M_1_d1 )
);

sobel_filter_buff_A_M_2 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_2_address0 ),
    .ce0( buff_A_M_2_ce0 ),
    .we0( buff_A_M_2_we0 ),
    .d0( buff_A_M_2_d0 ),
    .address1( buff_A_M_2_address1 ),
    .ce1( buff_A_M_2_ce1 ),
    .q1( buff_A_M_2_q1 )
);

sobel_filter_mul_8ns_5ns_13_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sobel_filter_mul_8ns_5ns_13_3_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_560_p0 ),
    .din1( grp_fu_560_p1 ),
    .ce( grp_fu_560_ce ),
    .dout( grp_fu_560_p2 )
);

sobel_filter_mul_8ns_5ns_13_3 #(
    .ID( 2 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sobel_filter_mul_8ns_5ns_13_3_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_586_p0 ),
    .din1( grp_fu_586_p1 ),
    .ce( grp_fu_586_ce ),
    .dout( grp_fu_586_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == exitcond_fu_479_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_col_1_reg_361_pp0_it1 <= col_1_reg_361;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_col_1_reg_361_pp0_it2 <= ap_reg_ppstg_col_1_reg_361_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_col_1_reg_361_pp0_it3 <= ap_reg_ppstg_col_1_reg_361_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_col_1_reg_361_pp0_it4 <= ap_reg_ppstg_col_1_reg_361_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1327_pp0_it1 <= exitcond_reg_1327;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1327_pp0_it2 <= ap_reg_ppstg_exitcond_reg_1327_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1327_pp0_it3 <= ap_reg_ppstg_exitcond_reg_1327_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1327_pp0_it4 <= ap_reg_ppstg_exitcond_reg_1327_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1327_pp0_it5 <= ap_reg_ppstg_exitcond_reg_1327_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1327_pp0_it6 <= ap_reg_ppstg_exitcond_reg_1327_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1327_pp0_it7 <= ap_reg_ppstg_exitcond_reg_1327_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1327_pp0_it8 <= ap_reg_ppstg_exitcond_reg_1327_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1327_pp0_it9 <= ap_reg_ppstg_exitcond_reg_1327_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_icmp7_reg_1473_pp0_it6 <= icmp7_reg_1473;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_new_pix_G_V_reg_1378_pp0_it2 <= new_pix_G_V_reg_1378;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_new_pix_R_V_reg_1385_pp0_it2 <= new_pix_R_V_reg_1385;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1369_pp0_it1 <= or_cond1_reg_1369;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1369_pp0_it2 <= ap_reg_ppstg_or_cond1_reg_1369_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1369_pp0_it3 <= ap_reg_ppstg_or_cond1_reg_1369_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1369_pp0_it4 <= ap_reg_ppstg_or_cond1_reg_1369_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1369_pp0_it5 <= ap_reg_ppstg_or_cond1_reg_1369_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1369_pp0_it6 <= ap_reg_ppstg_or_cond1_reg_1369_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1369_pp0_it7 <= ap_reg_ppstg_or_cond1_reg_1369_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1369_pp0_it8 <= ap_reg_ppstg_or_cond1_reg_1369_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1369_pp0_it9 <= ap_reg_ppstg_or_cond1_reg_1369_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond_reg_1501_pp0_it8 <= or_cond_reg_1501;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it1 <= output_pixel_last_V_reg_1373;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it2 <= ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it3 <= ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it4 <= ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it5 <= ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it6 <= ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it7 <= ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it8 <= ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it9 <= ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_14_reg_1359_pp0_it1 <= tmp_14_reg_1359;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_14_reg_1359_pp0_it2 <= ap_reg_ppstg_tmp_14_reg_1359_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_14_reg_1359_pp0_it3 <= ap_reg_ppstg_tmp_14_reg_1359_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_14_reg_1359_pp0_it4 <= ap_reg_ppstg_tmp_14_reg_1359_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_20_reg_1363_pp0_it1 <= tmp_20_reg_1363;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_20_reg_1363_pp0_it2 <= ap_reg_ppstg_tmp_20_reg_1363_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_20_reg_1363_pp0_it3 <= ap_reg_ppstg_tmp_20_reg_1363_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_20_reg_1363_pp0_it4 <= ap_reg_ppstg_tmp_20_reg_1363_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_20_reg_1363_pp0_it5 <= ap_reg_ppstg_tmp_20_reg_1363_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_20_reg_1363_pp0_it6 <= ap_reg_ppstg_tmp_20_reg_1363_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_20_reg_1363_pp0_it7 <= ap_reg_ppstg_tmp_20_reg_1363_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_23_reg_1525_pp0_it9 <= tmp_23_reg_1525;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_i2_reg_1507_pp0_it8 <= tmp_i2_reg_1507;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_i2_reg_1507_pp0_it9 <= ap_reg_ppstg_tmp_i2_reg_1507_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_s_reg_1336_pp0_it1 <= tmp_s_reg_1336;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_s_reg_1336_pp0_it2 <= ap_reg_ppstg_tmp_s_reg_1336_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_s_reg_1336_pp0_it3 <= ap_reg_ppstg_tmp_s_reg_1336_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_s_reg_1336_pp0_it4 <= ap_reg_ppstg_tmp_s_reg_1336_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_s_reg_1336_pp0_it5 <= ap_reg_ppstg_tmp_s_reg_1336_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_x_weight_2_reg_1463_pp0_it5 <= x_weight_2_reg_1463;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_y_weight_reg_1458_pp0_it5 <= y_weight_reg_1458;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_479_p2) & ~(ap_const_lv1_0 == tmp_s_fu_490_p2))) begin
        buff_A_M_1_addr_reg_1348 <= tmp_12_fu_495_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        buff_C_M_0_1_2_reg_1412 <= buff_C_M_0_2_fu_184;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it3))) begin
        buff_C_M_0_1_fu_180 <= buff_C_M_0_1_2_reg_1412;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it2))) begin
        buff_C_M_0_2_4_reg_1438 <= buff_C_M_0_2_4_fu_680_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it2))) begin
        buff_C_M_0_2_fu_184 <= buff_C_M_0_2_4_fu_680_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        buff_C_M_1_1_1_reg_1418 <= buff_C_M_1_2_fu_196;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it3))) begin
        buff_C_M_1_1_fu_192 <= buff_C_M_1_1_1_reg_1418;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it2))) begin
        buff_C_M_1_2_3_reg_1433 <= buff_C_M_1_2_3_fu_674_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it2))) begin
        buff_C_M_1_2_fu_196 <= buff_C_M_1_2_3_fu_674_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it5))) begin
        buff_C_M_2_1_fu_188 <= buff_C_M_2_2_fu_176;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it5))) begin
        buff_C_M_2_2_fu_176 <= buff_C_M_2_2_3_fu_934_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        col_1_reg_361 <= col_reg_1331;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
        col_1_reg_361 <= ap_const_lv31_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        col_reg_1331 <= col_fu_484_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        exitcond_reg_1327 <= exitcond_fu_479_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it4))) begin
        icmp7_reg_1473 <= icmp7_fu_917_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
        icmp_reg_1305 <= icmp_fu_453_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_14_reg_1359) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        new_pix_G_V_reg_1378 <= {{inter_pix_data_V_dout[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_14_reg_1359) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        new_pix_R_V_reg_1385 <= {{inter_pix_data_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_479_p2))) begin
        or_cond1_reg_1369 <= or_cond1_fu_517_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it6))) begin
        or_cond_reg_1501 <= or_cond_fu_1030_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_479_p2) & ~(ap_const_lv1_0 == or_cond1_fu_517_p2))) begin
        output_pixel_last_V_reg_1373 <= output_pixel_last_V_fu_522_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        row_1_reg_1300 <= row_1_fu_437_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it2))) begin
        row_reg_350 <= row_1_reg_1300;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        row_reg_350 <= ap_const_lv31_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it7))) begin
        sel_tmp17_demorgan_reg_1530 <= sel_tmp17_demorgan_fu_1102_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it8))) begin
        sel_tmp8_reg_1541 <= sel_tmp8_fu_1138_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it6))) begin
        sel_tmp9_demorgan_reg_1514 <= sel_tmp9_demorgan_fu_1062_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        smax2_reg_1277 <= smax2_fu_406_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        smax_reg_1282 <= smax_fu_412_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_s_reg_1336))) begin
        temp_fu_160 <= buff_A_M_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1336_pp0_it1))) begin
        temp_load_reg_1397 <= temp_fu_160;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_14_reg_1359) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        tempx_B_V_fu_164 <= new_pix_B_V_fu_532_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1359_pp0_it2))) begin
        tempx_G_V_fu_168 <= ap_reg_ppstg_new_pix_G_V_reg_1378_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1359_pp0_it2))) begin
        tempx_R_V_fu_172 <= ap_reg_ppstg_new_pix_R_V_reg_1385_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        tmp1_reg_1267 <= tmp1_fu_394_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1359_pp0_it2))) begin
        tmp30_cast_reg_1428[0] <= tmp30_cast_fu_662_p1[0];
        tmp30_cast_reg_1428[1] <= tmp30_cast_fu_662_p1[1];
        tmp30_cast_reg_1428[2] <= tmp30_cast_fu_662_p1[2];
        tmp30_cast_reg_1428[3] <= tmp30_cast_fu_662_p1[3];
        tmp30_cast_reg_1428[4] <= tmp30_cast_fu_662_p1[4];
        tmp30_cast_reg_1428[5] <= tmp30_cast_fu_662_p1[5];
        tmp30_cast_reg_1428[6] <= tmp30_cast_fu_662_p1[6];
        tmp30_cast_reg_1428[7] <= tmp30_cast_fu_662_p1[7];
        tmp30_cast_reg_1428[8] <= tmp30_cast_fu_662_p1[8];
        tmp30_cast_reg_1428[9] <= tmp30_cast_fu_662_p1[9];
        tmp30_cast_reg_1428[10] <= tmp30_cast_fu_662_p1[10];
        tmp30_cast_reg_1428[11] <= tmp30_cast_fu_662_p1[11];
        tmp30_cast_reg_1428[12] <= tmp30_cast_fu_662_p1[12];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1336_pp0_it3))) begin
        tmp34_cast_reg_1453[0] <= tmp34_cast_fu_791_p1[0];
        tmp34_cast_reg_1453[1] <= tmp34_cast_fu_791_p1[1];
        tmp34_cast_reg_1453[2] <= tmp34_cast_fu_791_p1[2];
        tmp34_cast_reg_1453[3] <= tmp34_cast_fu_791_p1[3];
        tmp34_cast_reg_1453[4] <= tmp34_cast_fu_791_p1[4];
        tmp34_cast_reg_1453[5] <= tmp34_cast_fu_791_p1[5];
        tmp34_cast_reg_1453[6] <= tmp34_cast_fu_791_p1[6];
        tmp34_cast_reg_1453[7] <= tmp34_cast_fu_791_p1[7];
        tmp34_cast_reg_1453[8] <= tmp34_cast_fu_791_p1[8];
        tmp34_cast_reg_1453[9] <= tmp34_cast_fu_791_p1[9];
        tmp34_cast_reg_1453[10] <= tmp34_cast_fu_791_p1[10];
        tmp34_cast_reg_1453[11] <= tmp34_cast_fu_791_p1[11];
        tmp34_cast_reg_1453[12] <= tmp34_cast_fu_791_p1[12];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        tmp4_reg_1272 <= tmp4_fu_400_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1336_pp0_it3))) begin
        tmp9_reg_1448[1] <= tmp9_fu_769_p2[1];
        tmp9_reg_1448[2] <= tmp9_fu_769_p2[2];
        tmp9_reg_1448[3] <= tmp9_fu_769_p2[3];
        tmp9_reg_1448[4] <= tmp9_fu_769_p2[4];
        tmp9_reg_1448[5] <= tmp9_fu_769_p2[5];
        tmp9_reg_1448[6] <= tmp9_fu_769_p2[6];
        tmp9_reg_1448[7] <= tmp9_fu_769_p2[7];
        tmp9_reg_1448[8] <= tmp9_fu_769_p2[8];
        tmp9_reg_1448[9] <= tmp9_fu_769_p2[9];
        tmp9_reg_1448[10] <= tmp9_fu_769_p2[10];
        tmp9_reg_1448[11] <= tmp9_fu_769_p2[11];
        tmp9_reg_1448[12] <= tmp9_fu_769_p2[12];
        tmp9_reg_1448[13] <= tmp9_fu_769_p2[13];
        tmp9_reg_1448[14] <= tmp9_fu_769_p2[14];
        tmp9_reg_1448[15] <= tmp9_fu_769_p2[15];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_479_p2) & ~(ap_const_lv1_0 == tmp_s_fu_490_p2))) begin
        tmp_12_reg_1343[0] <= tmp_12_fu_495_p1[0];
        tmp_12_reg_1343[1] <= tmp_12_fu_495_p1[1];
        tmp_12_reg_1343[2] <= tmp_12_fu_495_p1[2];
        tmp_12_reg_1343[3] <= tmp_12_fu_495_p1[3];
        tmp_12_reg_1343[4] <= tmp_12_fu_495_p1[4];
        tmp_12_reg_1343[5] <= tmp_12_fu_495_p1[5];
        tmp_12_reg_1343[6] <= tmp_12_fu_495_p1[6];
        tmp_12_reg_1343[7] <= tmp_12_fu_495_p1[7];
        tmp_12_reg_1343[8] <= tmp_12_fu_495_p1[8];
        tmp_12_reg_1343[9] <= tmp_12_fu_495_p1[9];
        tmp_12_reg_1343[10] <= tmp_12_fu_495_p1[10];
        tmp_12_reg_1343[11] <= tmp_12_fu_495_p1[11];
        tmp_12_reg_1343[12] <= tmp_12_fu_495_p1[12];
        tmp_12_reg_1343[13] <= tmp_12_fu_495_p1[13];
        tmp_12_reg_1343[14] <= tmp_12_fu_495_p1[14];
        tmp_12_reg_1343[15] <= tmp_12_fu_495_p1[15];
        tmp_12_reg_1343[16] <= tmp_12_fu_495_p1[16];
        tmp_12_reg_1343[17] <= tmp_12_fu_495_p1[17];
        tmp_12_reg_1343[18] <= tmp_12_fu_495_p1[18];
        tmp_12_reg_1343[19] <= tmp_12_fu_495_p1[19];
        tmp_12_reg_1343[20] <= tmp_12_fu_495_p1[20];
        tmp_12_reg_1343[21] <= tmp_12_fu_495_p1[21];
        tmp_12_reg_1343[22] <= tmp_12_fu_495_p1[22];
        tmp_12_reg_1343[23] <= tmp_12_fu_495_p1[23];
        tmp_12_reg_1343[24] <= tmp_12_fu_495_p1[24];
        tmp_12_reg_1343[25] <= tmp_12_fu_495_p1[25];
        tmp_12_reg_1343[26] <= tmp_12_fu_495_p1[26];
        tmp_12_reg_1343[27] <= tmp_12_fu_495_p1[27];
        tmp_12_reg_1343[28] <= tmp_12_fu_495_p1[28];
        tmp_12_reg_1343[29] <= tmp_12_fu_495_p1[29];
        tmp_12_reg_1343[30] <= tmp_12_fu_495_p1[30];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
        tmp_13_reg_1316 <= tmp_13_fu_465_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_479_p2))) begin
        tmp_14_reg_1359 <= tmp_14_fu_501_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        tmp_17_reg_1287 <= tmp_17_fu_418_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
        tmp_18_reg_1321 <= tmp_18_fu_470_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        tmp_19_reg_1292 <= tmp_19_fu_423_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_479_p2))) begin
        tmp_20_reg_1363 <= tmp_20_fu_506_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        tmp_21_reg_1257 <= tmp_21_fu_380_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        tmp_22_reg_1262 <= tmp_22_fu_390_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it7))) begin
        tmp_23_reg_1525 <= tmp_23_fu_1096_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it8))) begin
        tmp_24_reg_1536 <= tmp_24_fu_1128_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it5))) begin
        tmp_31_reg_1479 <= tmp_31_fu_987_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it5))) begin
        tmp_32_reg_1485 <= tmp_32_fu_997_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it5))) begin
        tmp_33_reg_1491 <= x_weight_4_fu_981_p2[ap_const_lv32_A];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it5))) begin
        tmp_34_reg_1496 <= y_weight_3_fu_991_p2[ap_const_lv32_A];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1336_pp0_it4))) begin
        tmp_7_i1_reg_1468 <= {{tmp_5_i1_fu_893_p2[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1359_pp0_it3))) begin
        tmp_7_i_reg_1443 <= {{tmp_5_i_fu_697_p2[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it7))) begin
        tmp_8_i_reg_1519 <= tmp_8_i_fu_1066_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
        tmp_9_reg_1311 <= tmp_9_fu_459_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it6))) begin
        tmp_i2_reg_1507 <= tmp_i2_fu_1056_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1359_pp0_it2))) begin
        tmp_reg_1423[1] <= tmp_fu_640_p2[1];
        tmp_reg_1423[2] <= tmp_fu_640_p2[2];
        tmp_reg_1423[3] <= tmp_fu_640_p2[3];
        tmp_reg_1423[4] <= tmp_fu_640_p2[4];
        tmp_reg_1423[5] <= tmp_fu_640_p2[5];
        tmp_reg_1423[6] <= tmp_fu_640_p2[6];
        tmp_reg_1423[7] <= tmp_fu_640_p2[7];
        tmp_reg_1423[8] <= tmp_fu_640_p2[8];
        tmp_reg_1423[9] <= tmp_fu_640_p2[9];
        tmp_reg_1423[10] <= tmp_fu_640_p2[10];
        tmp_reg_1423[11] <= tmp_fu_640_p2[11];
        tmp_reg_1423[12] <= tmp_fu_640_p2[12];
        tmp_reg_1423[13] <= tmp_fu_640_p2[13];
        tmp_reg_1423[14] <= tmp_fu_640_p2[14];
        tmp_reg_1423[15] <= tmp_fu_640_p2[15];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_479_p2))) begin
        tmp_s_reg_1336 <= tmp_s_fu_490_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it3))) begin
        x_weight_2_reg_1463 <= x_weight_2_fu_868_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it3))) begin
        y_weight_reg_1458 <= y_weight_fu_833_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm or exitcond3_fu_432_p2)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or exitcond3_fu_432_p2)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond3_fu_432_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// buff_A_M_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10 or exitcond_fu_479_p2 or tmp_s_fu_490_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_479_p2) & ~(ap_const_lv1_0 == tmp_s_fu_490_p2))) begin
        buff_A_M_0_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_0_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_reg_1327_pp0_it4 or ap_reg_ppstg_tmp_14_reg_1359_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1359_pp0_it4))) begin
        buff_A_M_0_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_0_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_reg_1327_pp0_it4 or ap_reg_ppstg_tmp_14_reg_1359_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1359_pp0_it4))) begin
        buff_A_M_0_we1 = ap_const_logic_1;
    end else begin
        buff_A_M_0_we1 = ap_const_logic_0;
    end
end

/// buff_A_M_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10 or exitcond_fu_479_p2 or tmp_s_fu_490_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_479_p2) & ~(ap_const_lv1_0 == tmp_s_fu_490_p2))) begin
        buff_A_M_1_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_1_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_1_ce1 assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1327 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10 or tmp_s_reg_1336)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_s_reg_1336))) begin
        buff_A_M_1_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_1_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_1_we1 assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1327 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10 or tmp_s_reg_1336)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_s_reg_1336))) begin
        buff_A_M_1_we1 = ap_const_logic_1;
    end else begin
        buff_A_M_1_we1 = ap_const_logic_0;
    end
end

/// buff_A_M_2_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1327 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10 or tmp_s_reg_1336)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_s_reg_1336))) begin
        buff_A_M_2_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_2_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_reg_1327_pp0_it1 or ap_reg_ppstg_tmp_s_reg_1336_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1336_pp0_it1))) begin
        buff_A_M_2_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_2_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_2_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1327 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10 or tmp_s_reg_1336)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_s_reg_1336))) begin
        buff_A_M_2_we0 = ap_const_logic_1;
    end else begin
        buff_A_M_2_we0 = ap_const_logic_0;
    end
end

/// col_1_phi_fu_365_p4 assign process. ///
always @ (ap_CS_fsm or col_1_reg_361 or exitcond_reg_1327 or ap_reg_ppiten_pp0_it1 or col_reg_1331)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        col_1_phi_fu_365_p4 = col_reg_1331;
    end else begin
        col_1_phi_fu_365_p4 = col_1_reg_361;
    end
end

/// grp_fu_560_ce assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1327 or tmp_14_reg_1359 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_reg_1327_pp0_it1 or ap_reg_ppstg_exitcond_reg_1327_pp0_it2 or ap_reg_ppstg_tmp_14_reg_1359_pp0_it1 or ap_reg_ppstg_tmp_14_reg_1359_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((exitcond_reg_1327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_14_reg_1359)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1359_pp0_it2)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1359_pp0_it1))))) begin
        grp_fu_560_ce = ap_const_logic_1;
    end else begin
        grp_fu_560_ce = ap_const_logic_0;
    end
end

/// grp_fu_586_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_reg_1327_pp0_it1 or ap_reg_ppstg_exitcond_reg_1327_pp0_it2 or ap_reg_ppstg_exitcond_reg_1327_pp0_it3 or ap_reg_ppstg_tmp_s_reg_1336_pp0_it1 or ap_reg_ppstg_tmp_s_reg_1336_pp0_it2 or ap_reg_ppstg_tmp_s_reg_1336_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1336_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1336_pp0_it3)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1336_pp0_it2))))) begin
        grp_fu_586_ce = ap_const_logic_1;
    end else begin
        grp_fu_586_ce = ap_const_logic_0;
    end
end

/// inter_pix_data_V_read assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1327 or tmp_14_reg_1359 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_14_reg_1359) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        inter_pix_data_V_read = ap_const_logic_1;
    end else begin
        inter_pix_data_V_read = ap_const_logic_0;
    end
end

/// inter_pix_last_V_read assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1327 or tmp_14_reg_1359 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_14_reg_1359) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        inter_pix_last_V_read = ap_const_logic_1;
    end else begin
        inter_pix_last_V_read = ap_const_logic_0;
    end
end

/// inter_pix_strb_V_read assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1327 or tmp_14_reg_1359 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_14_reg_1359) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        inter_pix_strb_V_read = ap_const_logic_1;
    end else begin
        inter_pix_strb_V_read = ap_const_logic_0;
    end
end

/// inter_pix_tdest_V_read assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1327 or tmp_14_reg_1359 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_14_reg_1359) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        inter_pix_tdest_V_read = ap_const_logic_1;
    end else begin
        inter_pix_tdest_V_read = ap_const_logic_0;
    end
end

/// inter_pix_user_V_read assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1327 or tmp_14_reg_1359 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_reg_1327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_14_reg_1359) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        inter_pix_user_V_read = ap_const_logic_1;
    end else begin
        inter_pix_user_V_read = ap_const_logic_0;
    end
end

/// out_pix_data_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_reg_1327_pp0_it9 or ap_reg_ppstg_or_cond1_reg_1369_pp0_it9 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1369_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        out_pix_data_V_write = ap_const_logic_1;
    end else begin
        out_pix_data_V_write = ap_const_logic_0;
    end
end

/// out_pix_last_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_reg_1327_pp0_it9 or ap_reg_ppstg_or_cond1_reg_1369_pp0_it9 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1369_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        out_pix_last_V_write = ap_const_logic_1;
    end else begin
        out_pix_last_V_write = ap_const_logic_0;
    end
end

/// out_pix_strb_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_reg_1327_pp0_it9 or ap_reg_ppstg_or_cond1_reg_1369_pp0_it9 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1369_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        out_pix_strb_V_write = ap_const_logic_1;
    end else begin
        out_pix_strb_V_write = ap_const_logic_0;
    end
end

/// out_pix_tdest_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_reg_1327_pp0_it9 or ap_reg_ppstg_or_cond1_reg_1369_pp0_it9 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1369_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        out_pix_tdest_V_write = ap_const_logic_1;
    end else begin
        out_pix_tdest_V_write = ap_const_logic_0;
    end
end

/// out_pix_user_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_reg_1327_pp0_it9 or ap_reg_ppstg_or_cond1_reg_1369_pp0_it9 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1369_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        out_pix_user_V_write = ap_const_logic_1;
    end else begin
        out_pix_user_V_write = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it9 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it10 or exitcond3_fu_432_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        ap_ST_st3_fsm_2 : 
            if (~(ap_const_lv1_0 == exitcond3_fu_432_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        ap_ST_pp0_stg0_fsm_3 : 
            if ((~((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it9)) & ~((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it9)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign abs9_i_fu_1050_p3 = ((tmp_34_reg_1496)? neg7_i_cast_fu_1045_p2: tmp_32_reg_1485);
assign abs_i_fu_1039_p3 = ((tmp_33_reg_1491)? neg_i_cast_fu_1034_p2: tmp_31_reg_1479);

/// ap_sig_bdd_130 assign process. ///
always @ (out_pix_data_V_full_n or out_pix_strb_V_full_n or out_pix_user_V_full_n or out_pix_last_V_full_n or out_pix_tdest_V_full_n or ap_reg_ppstg_exitcond_reg_1327_pp0_it9 or ap_reg_ppstg_or_cond1_reg_1369_pp0_it9)
begin
    ap_sig_bdd_130 = (((out_pix_data_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1369_pp0_it9)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1369_pp0_it9) & (out_pix_strb_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1369_pp0_it9) & (out_pix_user_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1369_pp0_it9) & (out_pix_last_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1327_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1369_pp0_it9) & (out_pix_tdest_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_89 assign process. ///
always @ (inter_pix_data_V_empty_n or inter_pix_strb_V_empty_n or inter_pix_user_V_empty_n or inter_pix_last_V_empty_n or inter_pix_tdest_V_empty_n or exitcond_reg_1327 or tmp_14_reg_1359)
begin
    ap_sig_bdd_89 = (((inter_pix_data_V_empty_n == ap_const_logic_0) & (exitcond_reg_1327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_14_reg_1359)) | ((exitcond_reg_1327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_14_reg_1359) & (inter_pix_strb_V_empty_n == ap_const_logic_0)) | ((exitcond_reg_1327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_14_reg_1359) & (inter_pix_user_V_empty_n == ap_const_logic_0)) | ((exitcond_reg_1327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_14_reg_1359) & (inter_pix_last_V_empty_n == ap_const_logic_0)) | ((exitcond_reg_1327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_14_reg_1359) & (inter_pix_tdest_V_empty_n == ap_const_logic_0)));
end
assign buff_A_M_0_address0 = tmp_12_fu_495_p1;
assign buff_A_M_0_address1 = tmp_15_fu_882_p1;
assign buff_A_M_0_d1 = (tmp_7_i_reg_1443 + ap_const_lv8_10);
assign buff_A_M_1_address0 = tmp_12_fu_495_p1;
assign buff_A_M_1_address1 = buff_A_M_1_addr_reg_1348;
assign buff_A_M_1_d1 = buff_A_M_0_q0;
assign buff_A_M_2_address0 = tmp_12_reg_1343;
assign buff_A_M_2_address1 = tmp_16_fu_577_p1;
assign buff_A_M_2_d0 = buff_A_M_1_q0;
assign buff_C_M_0_2_4_fu_680_p3 = ((ap_reg_ppstg_tmp_s_reg_1336_pp0_it2)? buff_A_M_2_q1: buff_C_M_0_2_fu_184);
assign buff_C_M_1_2_3_fu_674_p3 = ((ap_reg_ppstg_tmp_s_reg_1336_pp0_it2)? temp_load_reg_1397: buff_C_M_1_2_fu_196);
assign buff_C_M_2_2_3_fu_934_p3 = ((ap_reg_ppstg_tmp_s_reg_1336_pp0_it5)? y_2_fu_929_p2: buff_C_M_2_2_fu_176);
assign col_assign_cast_fu_475_p1 = $unsigned(col_1_phi_fu_365_p4);
assign col_fu_484_p2 = (col_1_phi_fu_365_p4 + ap_const_lv31_1);
assign edge_B_V_fu_1160_p1 = $signed(sel_tmp8_reg_1541);
assign edge_B_V_fu_1160_p3 = ((tmp_35_fu_1155_p2)? edge_B_V_fu_1160_p1: edge_val_fu_1143_p2);
assign edge_val_fu_1143_p2 = (ap_reg_ppstg_tmp_i2_reg_1507_pp0_it9 ^ ap_const_lv8_FF);
assign exitcond3_fu_432_p2 = (row_reg_350 == smax_reg_1282? 1'b1: 1'b0);
assign exitcond_fu_479_p2 = (col_1_phi_fu_365_p4 == smax2_reg_1277? 1'b1: 1'b0);
assign grp_fu_560_p0 = grp_fu_560_p00;
assign grp_fu_560_p00 = $unsigned(new_pix_B_V_fu_532_p1);
assign grp_fu_560_p1 = ap_const_lv13_19;
assign grp_fu_586_p0 = grp_fu_586_p00;
assign grp_fu_586_p00 = $unsigned(tempx_B_V_fu_164);
assign grp_fu_586_p1 = ap_const_lv13_19;
assign icmp7_fu_917_p2 = (tmp_30_fu_907_p4 < ap_const_lv30_1? 1'b1: 1'b0);
assign icmp_fu_453_p2 = (tmp_27_fu_443_p4 < ap_const_lv30_1? 1'b1: 1'b0);
assign neg7_i_cast_fu_1045_p2 = (ap_const_lv8_0 - tmp_32_reg_1485);
assign neg_i_cast_fu_1034_p2 = (ap_const_lv8_0 - tmp_31_reg_1479);
assign new_pix_B_V_fu_532_p1 = inter_pix_data_V_dout[7:0];
assign or_cond1_fu_517_p2 = (tmp_9_reg_1311 & tmp_25_fu_511_p2);
assign or_cond_fu_1030_p2 = (icmp_reg_1305 | ap_reg_ppstg_icmp7_reg_1473_pp0_it6);
assign out_pix_data_V_din = $unsigned(tmp_26_fu_1168_p4);
assign out_pix_last_V_din = ap_reg_ppstg_output_pixel_last_V_reg_1373_pp0_it9;
assign out_pix_strb_V_din = ap_const_lv4_F;
assign out_pix_tdest_V_din = ap_const_lv1_1;
assign out_pix_user_V_din = ap_const_lv1_1;
assign output_pixel_last_V_fu_522_p2 = (col_assign_cast_fu_475_p1 == cols? 1'b1: 1'b0);
assign p_shl11_i_cast_fu_967_p1 = $unsigned(p_shl11_i_fu_959_p3);
assign p_shl11_i_fu_959_p3 = {{buff_C_M_2_2_fu_176}, {ap_const_lv1_0}};
assign p_shl1_i1_cast_fu_743_p1 = $unsigned(p_shl1_i1_fu_735_p3);
assign p_shl1_i1_fu_735_p3 = {{tempx_R_V_fu_172}, {ap_const_lv1_0}};
assign p_shl1_i_cast_fu_616_p1 = $unsigned(p_shl1_i_fu_609_p3);
assign p_shl1_i_fu_609_p3 = {{ap_reg_ppstg_new_pix_R_V_reg_1385_pp0_it2}, {ap_const_lv1_0}};
assign p_shl2_i1_cast_fu_759_p1 = $unsigned(p_shl2_i1_fu_751_p3);
assign p_shl2_i1_fu_751_p3 = {{tempx_G_V_fu_168}, {ap_const_lv7_0}};
assign p_shl2_i_cast_fu_630_p1 = $unsigned(p_shl2_i_fu_623_p3);
assign p_shl2_i_fu_623_p3 = {{ap_reg_ppstg_new_pix_G_V_reg_1378_pp0_it2}, {ap_const_lv7_0}};
assign p_shl_i1_cast_fu_731_p1 = $unsigned(p_shl_i1_fu_723_p3);
assign p_shl_i1_fu_723_p3 = {{tempx_R_V_fu_172}, {ap_const_lv6_0}};
assign p_shl_i2_cast_fu_847_p1 = $unsigned(p_shl_i2_fu_839_p3);
assign p_shl_i2_fu_839_p3 = {{buff_C_M_1_1_fu_192}, {ap_const_lv1_0}};
assign p_shl_i_cast_fu_605_p1 = $unsigned(p_shl_i_fu_598_p3);
assign p_shl_i_fu_598_p3 = {{ap_reg_ppstg_new_pix_R_V_reg_1385_pp0_it2}, {ap_const_lv6_0}};
assign retval_i5_i1_cast1_fu_747_p1 = $unsigned(tempx_G_V_fu_168);
assign retval_i5_i_cast1_fu_620_p1 = $unsigned(ap_reg_ppstg_new_pix_G_V_reg_1378_pp0_it2);
assign row_1_fu_437_p2 = (row_reg_350 + ap_const_lv31_1);
assign row_cast_fu_428_p1 = $unsigned(row_reg_350);
assign sel_tmp17_demorgan_fu_1102_p2 = (sel_tmp6_demorgan_fu_1071_p2 | ap_reg_ppstg_tmp_20_reg_1363_pp0_it7);
assign sel_tmp19_demorgan_fu_1112_p2 = (sel_tmp17_demorgan_reg_1530 | tmp_8_i_reg_1519);
assign sel_tmp2_fu_1116_p2 = (sel_tmp19_demorgan_fu_1112_p2 ^ ap_const_lv1_1);
assign sel_tmp3_fu_1122_p2 = (tmp_i_fu_1107_p2 & sel_tmp2_fu_1116_p2);
assign sel_tmp5_fu_1133_p2 = (sel_tmp17_demorgan_reg_1530 ^ ap_const_lv1_1);
assign sel_tmp6_demorgan_fu_1071_p2 = (or_cond_reg_1501 | tmp_18_reg_1321);
assign sel_tmp6_fu_1075_p2 = (sel_tmp6_demorgan_fu_1071_p2 ^ ap_const_lv1_1);
assign sel_tmp7_fu_1081_p2 = (ap_reg_ppstg_tmp_20_reg_1363_pp0_it7 & sel_tmp6_fu_1075_p2);
assign sel_tmp8_fu_1138_p2 = (tmp_8_i_reg_1519 & sel_tmp5_fu_1133_p2);
assign sel_tmp9_demorgan_fu_1062_p2 = (icmp_reg_1305 | ap_reg_ppstg_icmp7_reg_1473_pp0_it6);
assign sel_tmp9_fu_1086_p2 = (sel_tmp9_demorgan_reg_1514 ^ ap_const_lv1_1);
assign sel_tmp_fu_1091_p2 = (tmp_18_reg_1321 & sel_tmp9_fu_1086_p2);
assign smax2_fu_406_p3 = ((tmp1_reg_1267)? tmp_21_reg_1257: ap_const_lv31_0);
assign smax_fu_412_p3 = ((tmp4_reg_1272)? tmp_22_reg_1262: ap_const_lv31_0);
assign tmp10_fu_775_p2 = (retval_i5_i1_cast1_fu_747_p1 + ap_const_lv9_80);
assign tmp11_fu_785_p2 = (tmp35_cast_fu_781_p1 + grp_fu_586_p2);
assign tmp12_fu_823_p2 = (y_weight_cast_fu_795_p1 + tmp_2_0_2_i_cast_fu_810_p1);
assign tmp1_fu_394_p2 = ($signed(tmp2_fu_374_p2) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign tmp2_fu_374_p2 = (cols + ap_const_lv32_1);
assign tmp30_cast_fu_662_p1 = $unsigned(tmp7_fu_656_p2);
assign tmp31_cast_fu_652_p1 = $unsigned(tmp6_fu_646_p2);
assign tmp34_cast_fu_791_p1 = $unsigned(tmp11_fu_785_p2);
assign tmp35_cast_fu_781_p1 = $unsigned(tmp10_fu_775_p2);
assign tmp36_cast_fu_829_p1 = $unsigned(tmp12_fu_823_p2);
assign tmp3_fu_384_p2 = (rows + ap_const_lv32_1);
assign tmp4_fu_400_p2 = ($signed(tmp3_fu_384_p2) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign tmp5_fu_634_p2 = (p_shl1_i_cast_fu_616_p1 + p_shl2_i_cast_fu_630_p1);
assign tmp6_fu_646_p2 = (retval_i5_i_cast1_fu_620_p1 + ap_const_lv9_80);
assign tmp7_fu_656_p2 = (tmp31_cast_fu_652_p1 + grp_fu_560_p2);
assign tmp8_fu_763_p2 = (p_shl1_i1_cast_fu_743_p1 + p_shl2_i1_cast_fu_759_p1);
assign tmp9_fu_769_p2 = (tmp8_fu_763_p2 + p_shl_i1_cast_fu_731_p1);
assign tmp_12_fu_495_p1 = $unsigned(col_1_phi_fu_365_p4);
assign tmp_13_fu_465_p2 = ($signed(row_cast_fu_428_p1) < $signed(rows)? 1'b1: 1'b0);
assign tmp_14_fu_501_p2 = (tmp_s_fu_490_p2 & tmp_13_reg_1316);
assign tmp_15_fu_882_p1 = $unsigned(ap_reg_ppstg_col_1_reg_361_pp0_it4);
assign tmp_16_fu_577_p1 = $unsigned(ap_reg_ppstg_col_1_reg_361_pp0_it1);
assign tmp_17_fu_418_p2 = (rows + ap_const_lv32_FFFFFFFF);
assign tmp_18_fu_470_p2 = ($signed(tmp_17_reg_1287) < $signed(row_cast_fu_428_p1)? 1'b1: 1'b0);
assign tmp_19_fu_423_p2 = (cols + ap_const_lv32_FFFFFFFF);
assign tmp_20_fu_506_p2 = ($signed(tmp_19_reg_1292) < $signed(col_assign_cast_fu_475_p1)? 1'b1: 1'b0);
assign tmp_21_fu_380_p1 = tmp2_fu_374_p2[30:0];
assign tmp_22_fu_390_p1 = tmp3_fu_384_p2[30:0];
assign tmp_23_fu_1096_p2 = (sel_tmp_fu_1091_p2 | sel_tmp7_fu_1081_p2);
assign tmp_24_fu_1128_p2 = (sel_tmp3_fu_1122_p2 | ap_reg_ppstg_or_cond_reg_1501_pp0_it8);
assign tmp_25_fu_511_p2 = (col_1_phi_fu_365_p4 != ap_const_lv31_0? 1'b1: 1'b0);
assign tmp_26_fu_1168_p4 = {{{{edge_B_V_fu_1160_p3}, {edge_B_V_fu_1160_p3}}}, {edge_B_V_fu_1160_p3}};
assign tmp_27_fu_443_p4 = {{row_reg_350[ap_const_lv32_1E : ap_const_lv32_1]}};
assign tmp_28_fu_1148_p2 = (tmp_24_reg_1536 | ap_reg_ppstg_tmp_23_reg_1525_pp0_it9);
assign tmp_2_0_2_i_cast_fu_810_p1 = $unsigned(buff_C_M_0_2_4_reg_1438);
assign tmp_2_2_0_i_cast_fu_944_p1 = $unsigned(buff_C_M_2_1_fu_188);
assign tmp_2_2_2_i_cast_fu_977_p1 = $unsigned(buff_C_M_2_2_3_fu_934_p3);
assign tmp_30_fu_907_p4 = {{ap_reg_ppstg_col_1_reg_361_pp0_it4[ap_const_lv32_1E : ap_const_lv32_1]}};
assign tmp_31_fu_987_p1 = x_weight_4_fu_981_p2[7:0];
assign tmp_32_fu_997_p1 = y_weight_3_fu_991_p2[7:0];
assign tmp_35_fu_1155_p2 = (sel_tmp8_reg_1541 | tmp_28_fu_1148_p2);
assign tmp_4_1_2_i_cast_fu_864_p1 = $unsigned(tmp_4_1_2_i_fu_857_p3);
assign tmp_4_1_2_i_fu_857_p3 = {{buff_C_M_1_2_3_reg_1433}, {ap_const_lv1_0}};
assign tmp_5_i1_fu_893_p2 = (tmp34_cast_reg_1453 + tmp9_reg_1448);
assign tmp_5_i_fu_697_p2 = (tmp30_cast_reg_1428 + tmp_reg_1423);
assign tmp_6_0_1_i_cast_fu_806_p1 = $unsigned(tmp_6_0_1_i_fu_799_p3);
assign tmp_6_0_1_i_fu_799_p3 = {{buff_C_M_0_1_2_reg_1412}, {ap_const_lv1_0}};
assign tmp_8_i_fu_1066_p2 = (tmp_i2_reg_1507 < ap_const_lv8_37? 1'b1: 1'b0);
assign tmp_9_fu_459_p2 = (row_reg_350 != ap_const_lv31_0? 1'b1: 1'b0);
assign tmp_fu_640_p2 = (tmp5_fu_634_p2 + p_shl_i_cast_fu_605_p1);
assign tmp_i2_fu_1056_p2 = (abs9_i_fu_1050_p3 + abs_i_fu_1039_p3);
assign tmp_i_fu_1107_p2 = (ap_reg_ppstg_tmp_i2_reg_1507_pp0_it8 > ap_const_lv8_9B? 1'b1: 1'b0);
assign tmp_s_fu_490_p2 = ($signed(col_assign_cast_fu_475_p1) < $signed(cols)? 1'b1: 1'b0);
assign x_weight_1_fu_851_p0 = $signed(x_weight_fu_813_p2);
assign x_weight_1_fu_851_p2 = (x_weight_1_fu_851_p0 - p_shl_i2_cast_fu_847_p1);
assign x_weight_2_fu_868_p2 = (tmp_4_1_2_i_cast_fu_864_p1 + x_weight_1_fu_851_p2);
assign x_weight_3_fu_948_p2 = (ap_reg_ppstg_x_weight_2_reg_1463_pp0_it5 - tmp_2_2_0_i_cast_fu_944_p1);
assign x_weight_4_fu_981_p2 = (x_weight_3_fu_948_p2 + tmp_2_2_2_i_cast_fu_977_p1);
assign x_weight_fu_813_p2 = (tmp_2_0_2_i_cast_fu_810_p1 - y_weight_cast_fu_795_p1);
assign y_2_fu_929_p2 = (tmp_7_i1_reg_1468 + ap_const_lv8_10);
assign y_weight_1_fu_953_p2 = (y_weight_2_cast_fu_941_p1 - tmp_2_2_0_i_cast_fu_944_p1);
assign y_weight_2_cast_fu_941_p1 = $unsigned(ap_reg_ppstg_y_weight_reg_1458_pp0_it5);
assign y_weight_2_fu_971_p2 = (y_weight_1_fu_953_p2 - p_shl11_i_cast_fu_967_p1);
assign y_weight_3_fu_991_p2 = (y_weight_2_fu_971_p2 - tmp_2_2_2_i_cast_fu_977_p1);
assign y_weight_cast_fu_795_p1 = $unsigned(buff_C_M_0_1_fu_180);
assign y_weight_fu_833_p2 = (tmp36_cast_fu_829_p1 + tmp_6_0_1_i_cast_fu_806_p1);
always @ (posedge ap_clk)
begin
    tmp_12_reg_1343[63:31] <= 33'b000000000000000000000000000000000;
    tmp_reg_1423[0] <= 1'b0;
    tmp30_cast_reg_1428[15:13] <= 3'b000;
    tmp9_reg_1448[0] <= 1'b0;
    tmp34_cast_reg_1453[15:13] <= 3'b000;
end



endmodule //sobel_filter

