#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Oct 24 02:13:38 2025
# Process ID: 14864
# Current directory: C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5252 C:\Users\se-dong Jang\종합설계\cau-capstone-systolic-array\capstone_design_final.xpr
# Log file: C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/vivado.log
# Journal file: C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array\vivado.jou
# Running On: DESKTOP-OJ3LTBR, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.xpr}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}
source sa_engine_tb.tcl
foreach s $cand { puts "\n== PORTS @ $s =="; get_objects -quiet $s/* }
set_property xelab.define {SIM_DEBUG} [get_filesets sim_1]
close_sim; reset_simulation -simset sim_1; launch_simulation -simset sim_1 -mode behavioral
open_wave_config {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}
source sa_engine_tb.tcl
add_wave -radix binary [get_objects -quiet -r sim:/**/dbg_*]
add_wave -radix bin [get_objects -quiet -r sim:/**/dbg_*]
# 디버그 신호들을 2진수로 추가
add_wave -radix bin [get_objects -quiet -r sim:/**/dbg_*]
close_sim
