
can.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f0c  080002cc  080002cc  000012cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080041d8  080041d8  000051d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004244  08004244  00005244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08004248  08004248  00005248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000018  24000000  0800424c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000e4  24000018  08004264  00006018  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  240000fc  08004264  000060fc  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00006018  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000c0c0  00000000  00000000  00006046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001889  00000000  00000000  00012106  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000a88  00000000  00000000  00013990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000007f4  00000000  00000000  00014418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000318fb  00000000  00000000  00014c0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000b726  00000000  00000000  00046507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00142e1b  00000000  00000000  00051c2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00194a48  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002c10  00000000  00000000  00194a8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000064  00000000  00000000  0019769c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	24000018 	.word	0x24000018
 80002e8:	00000000 	.word	0x00000000
 80002ec:	080041c0 	.word	0x080041c0

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	2400001c 	.word	0x2400001c
 8000308:	080041c0 	.word	0x080041c0

0800030c <CAN_Transmit_Message>:

/**
  * @brief  Transmits a Classic CAN message.
  */
void CAN_Transmit_Message(uint32_t ID, uint8_t dlc, uint8_t *payload)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b084      	sub	sp, #16
 8000310:	af00      	add	r7, sp, #0
 8000312:	60f8      	str	r0, [r7, #12]
 8000314:	460b      	mov	r3, r1
 8000316:	607a      	str	r2, [r7, #4]
 8000318:	72fb      	strb	r3, [r7, #11]
    // Configure the Header for Classic CAN
    TxHeader.Identifier = ID;
 800031a:	4a14      	ldr	r2, [pc, #80]	@ (800036c <CAN_Transmit_Message+0x60>)
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	6013      	str	r3, [r2, #0]
    TxHeader.IdType = FDCAN_STANDARD_ID;
 8000320:	4b12      	ldr	r3, [pc, #72]	@ (800036c <CAN_Transmit_Message+0x60>)
 8000322:	2200      	movs	r2, #0
 8000324:	605a      	str	r2, [r3, #4]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000326:	4b11      	ldr	r3, [pc, #68]	@ (800036c <CAN_Transmit_Message+0x60>)
 8000328:	2200      	movs	r2, #0
 800032a:	609a      	str	r2, [r3, #8]

    // Set Data Length Code (DLC) to 8 bytes
    TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 800032c:	4b0f      	ldr	r3, [pc, #60]	@ (800036c <CAN_Transmit_Message+0x60>)
 800032e:	2208      	movs	r2, #8
 8000330:	60da      	str	r2, [r3, #12]

    // CRITICAL CLASSIC CAN SETTINGS
    TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8000332:	4b0e      	ldr	r3, [pc, #56]	@ (800036c <CAN_Transmit_Message+0x60>)
 8000334:	2200      	movs	r2, #0
 8000336:	619a      	str	r2, [r3, #24]
    TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000338:	4b0c      	ldr	r3, [pc, #48]	@ (800036c <CAN_Transmit_Message+0x60>)
 800033a:	2200      	movs	r2, #0
 800033c:	615a      	str	r2, [r3, #20]

    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800033e:	4b0b      	ldr	r3, [pc, #44]	@ (800036c <CAN_Transmit_Message+0x60>)
 8000340:	2200      	movs	r2, #0
 8000342:	611a      	str	r2, [r3, #16]
    TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000344:	4b09      	ldr	r3, [pc, #36]	@ (800036c <CAN_Transmit_Message+0x60>)
 8000346:	2200      	movs	r2, #0
 8000348:	61da      	str	r2, [r3, #28]
    TxHeader.MessageMarker = 0;
 800034a:	4b08      	ldr	r3, [pc, #32]	@ (800036c <CAN_Transmit_Message+0x60>)
 800034c:	2200      	movs	r2, #0
 800034e:	621a      	str	r2, [r3, #32]

    // Add the message to the Transmission Queue
    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, payload) != HAL_OK)
 8000350:	687a      	ldr	r2, [r7, #4]
 8000352:	4906      	ldr	r1, [pc, #24]	@ (800036c <CAN_Transmit_Message+0x60>)
 8000354:	4806      	ldr	r0, [pc, #24]	@ (8000370 <CAN_Transmit_Message+0x64>)
 8000356:	f001 f83f 	bl	80013d8 <HAL_FDCAN_AddMessageToTxFifoQ>
 800035a:	4603      	mov	r3, r0
 800035c:	2b00      	cmp	r3, #0
 800035e:	d001      	beq.n	8000364 <CAN_Transmit_Message+0x58>
    {
        Error_Handler();
 8000360:	f000 f9a4 	bl	80006ac <Error_Handler>
    }
}
 8000364:	bf00      	nop
 8000366:	3710      	adds	r7, #16
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}
 800036c:	240000d4 	.word	0x240000d4
 8000370:	24000034 	.word	0x24000034

08000374 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b08c      	sub	sp, #48	@ 0x30
 8000378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800037a:	f000 f96b 	bl	8000654 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800037e:	f000 fb23 	bl	80009c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000382:	f000 f839 	bl	80003f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000386:	f000 f925 	bl	80005d4 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 800038a:	f000 f8a5 	bl	80004d8 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
  // 1. Start the FDCAN controller
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 800038e:	4817      	ldr	r0, [pc, #92]	@ (80003ec <main+0x78>)
 8000390:	f000 ff80 	bl	8001294 <HAL_FDCAN_Start>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d001      	beq.n	800039e <main+0x2a>
    {
        Error_Handler();
 800039a:	f000 f987 	bl	80006ac <Error_Handler>
    }

  // 2. Transceiver Enable: Set the CAN transceiver enable pin (GPIOE Pin 7) to LOW (GND)
  HAL_GPIO_WritePin(CAN_TRANSCEIVER_EN_PORT, CAN_TRANSCEIVER_EN_PIN, GPIO_PIN_RESET);
 800039e:	2200      	movs	r2, #0
 80003a0:	2180      	movs	r1, #128	@ 0x80
 80003a2:	4813      	ldr	r0, [pc, #76]	@ (80003f0 <main+0x7c>)
 80003a4:	f001 fc70 	bl	8001c88 <HAL_GPIO_WritePin>
  FDCAN_ProtocolStatusTypeDef status; // Declare status variable here

  while (1)
  {
      // Check FDCAN status. If Bus-Off (BO bit set), attempt to reset and restart.
      HAL_FDCAN_GetProtocolStatus(&hfdcan1, &status);
 80003a8:	1d3b      	adds	r3, r7, #4
 80003aa:	4619      	mov	r1, r3
 80003ac:	480f      	ldr	r0, [pc, #60]	@ (80003ec <main+0x78>)
 80003ae:	f001 f86e 	bl	800148e <HAL_FDCAN_GetProtocolStatus>

      if (status.BusOff == 1)
 80003b2:	69bb      	ldr	r3, [r7, #24]
 80003b4:	2b01      	cmp	r3, #1
 80003b6:	d10d      	bne.n	80003d4 <main+0x60>
      {
          // Bus-Off detected. Stop, delay, and restart FDCAN to clear the Bus-Off state.
          HAL_FDCAN_Stop(&hfdcan1);
 80003b8:	480c      	ldr	r0, [pc, #48]	@ (80003ec <main+0x78>)
 80003ba:	f000 ff96 	bl	80012ea <HAL_FDCAN_Stop>
          HAL_Delay(100);
 80003be:	2064      	movs	r0, #100	@ 0x64
 80003c0:	f000 fb94 	bl	8000aec <HAL_Delay>
          if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 80003c4:	4809      	ldr	r0, [pc, #36]	@ (80003ec <main+0x78>)
 80003c6:	f000 ff65 	bl	8001294 <HAL_FDCAN_Start>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d001      	beq.n	80003d4 <main+0x60>
          {
              Error_Handler();
 80003d0:	f000 f96c 	bl	80006ac <Error_Handler>
          }
      }

      // Transmit the CAN message
      CAN_Transmit_Message(0x123, 8, TxData);
 80003d4:	4a07      	ldr	r2, [pc, #28]	@ (80003f4 <main+0x80>)
 80003d6:	2108      	movs	r1, #8
 80003d8:	f240 1023 	movw	r0, #291	@ 0x123
 80003dc:	f7ff ff96 	bl	800030c <CAN_Transmit_Message>

      // Wait for 3 seconds (3000 milliseconds)
      HAL_Delay(3000);
 80003e0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80003e4:	f000 fb82 	bl	8000aec <HAL_Delay>
      HAL_FDCAN_GetProtocolStatus(&hfdcan1, &status);
 80003e8:	e7de      	b.n	80003a8 <main+0x34>
 80003ea:	bf00      	nop
 80003ec:	24000034 	.word	0x24000034
 80003f0:	58021000 	.word	0x58021000
 80003f4:	24000000 	.word	0x24000000

080003f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b09c      	sub	sp, #112	@ 0x70
 80003fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000402:	224c      	movs	r2, #76	@ 0x4c
 8000404:	2100      	movs	r1, #0
 8000406:	4618      	mov	r0, r3
 8000408:	f003 fea0 	bl	800414c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800040c:	1d3b      	adds	r3, r7, #4
 800040e:	2220      	movs	r2, #32
 8000410:	2100      	movs	r1, #0
 8000412:	4618      	mov	r0, r3
 8000414:	f003 fe9a 	bl	800414c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000418:	2002      	movs	r0, #2
 800041a:	f001 fc4f 	bl	8001cbc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800041e:	2300      	movs	r3, #0
 8000420:	603b      	str	r3, [r7, #0]
 8000422:	4b2c      	ldr	r3, [pc, #176]	@ (80004d4 <SystemClock_Config+0xdc>)
 8000424:	699b      	ldr	r3, [r3, #24]
 8000426:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800042a:	4a2a      	ldr	r2, [pc, #168]	@ (80004d4 <SystemClock_Config+0xdc>)
 800042c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000430:	6193      	str	r3, [r2, #24]
 8000432:	4b28      	ldr	r3, [pc, #160]	@ (80004d4 <SystemClock_Config+0xdc>)
 8000434:	699b      	ldr	r3, [r3, #24]
 8000436:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800043a:	603b      	str	r3, [r7, #0]
 800043c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800043e:	bf00      	nop
 8000440:	4b24      	ldr	r3, [pc, #144]	@ (80004d4 <SystemClock_Config+0xdc>)
 8000442:	699b      	ldr	r3, [r3, #24]
 8000444:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000448:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800044c:	d1f8      	bne.n	8000440 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800044e:	2302      	movs	r3, #2
 8000450:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000452:	2301      	movs	r3, #1
 8000454:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000456:	2340      	movs	r3, #64	@ 0x40
 8000458:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800045a:	2302      	movs	r3, #2
 800045c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800045e:	2300      	movs	r3, #0
 8000460:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000462:	2304      	movs	r3, #4
 8000464:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000466:	230c      	movs	r3, #12
 8000468:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800046a:	2302      	movs	r3, #2
 800046c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800046e:	2304      	movs	r3, #4
 8000470:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000472:	2302      	movs	r3, #2
 8000474:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000476:	230c      	movs	r3, #12
 8000478:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800047a:	2300      	movs	r3, #0
 800047c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800047e:	2300      	movs	r3, #0
 8000480:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000482:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000486:	4618      	mov	r0, r3
 8000488:	f001 fc52 	bl	8001d30 <HAL_RCC_OscConfig>
 800048c:	4603      	mov	r3, r0
 800048e:	2b00      	cmp	r3, #0
 8000490:	d001      	beq.n	8000496 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000492:	f000 f90b 	bl	80006ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000496:	233f      	movs	r3, #63	@ 0x3f
 8000498:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800049a:	2300      	movs	r3, #0
 800049c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800049e:	2300      	movs	r3, #0
 80004a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80004a2:	2300      	movs	r3, #0
 80004a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80004a6:	2300      	movs	r3, #0
 80004a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80004aa:	2300      	movs	r3, #0
 80004ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80004ae:	2300      	movs	r3, #0
 80004b0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80004b2:	2300      	movs	r3, #0
 80004b4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004b6:	1d3b      	adds	r3, r7, #4
 80004b8:	2101      	movs	r1, #1
 80004ba:	4618      	mov	r0, r3
 80004bc:	f002 f812 	bl	80024e4 <HAL_RCC_ClockConfig>
 80004c0:	4603      	mov	r3, r0
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d001      	beq.n	80004ca <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80004c6:	f000 f8f1 	bl	80006ac <Error_Handler>
  }
}
 80004ca:	bf00      	nop
 80004cc:	3770      	adds	r7, #112	@ 0x70
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	58024800 	.word	0x58024800

080004d8 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b088      	sub	sp, #32
 80004dc:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80004de:	4b3b      	ldr	r3, [pc, #236]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 80004e0:	4a3b      	ldr	r2, [pc, #236]	@ (80005d0 <MX_FDCAN1_Init+0xf8>)
 80004e2:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80004e4:	4b39      	ldr	r3, [pc, #228]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80004ea:	4b38      	ldr	r3, [pc, #224]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80004f0:	4b36      	ldr	r3, [pc, #216]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80004f6:	4b35      	ldr	r3, [pc, #212]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80004fc:	4b33      	ldr	r3, [pc, #204]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 80004fe:	2200      	movs	r2, #0
 8000500:	749a      	strb	r2, [r3, #18]
  // **Nominal Bit Timing Settings for 1 MBit/s with 48 MHz Clock (24 Tq, 87.5% SP)**
  hfdcan1.Init.NominalPrescaler = 2;
 8000502:	4b32      	ldr	r3, [pc, #200]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000504:	2202      	movs	r2, #2
 8000506:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 8000508:	4b30      	ldr	r3, [pc, #192]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 800050a:	2203      	movs	r2, #3
 800050c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 20;
 800050e:	4b2f      	ldr	r3, [pc, #188]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000510:	2214      	movs	r2, #20
 8000512:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 8000514:	4b2d      	ldr	r3, [pc, #180]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000516:	2203      	movs	r2, #3
 8000518:	621a      	str	r2, [r3, #32]
  // Data Bit Timing settings (used for CAN FD Data Phase, but must be configured)
  hfdcan1.Init.DataPrescaler = 1;
 800051a:	4b2c      	ldr	r3, [pc, #176]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 800051c:	2201      	movs	r2, #1
 800051e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000520:	4b2a      	ldr	r3, [pc, #168]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000522:	2201      	movs	r2, #1
 8000524:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000526:	4b29      	ldr	r3, [pc, #164]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000528:	2201      	movs	r2, #1
 800052a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800052c:	4b27      	ldr	r3, [pc, #156]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 800052e:	2201      	movs	r2, #1
 8000530:	631a      	str	r2, [r3, #48]	@ 0x30
  // Message RAM Configuration
  hfdcan1.Init.MessageRAMOffset = 0;
 8000532:	4b26      	ldr	r3, [pc, #152]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000534:	2200      	movs	r2, #0
 8000536:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000538:	4b24      	ldr	r3, [pc, #144]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 800053a:	2200      	movs	r2, #0
 800053c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800053e:	4b23      	ldr	r3, [pc, #140]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000540:	2200      	movs	r2, #0
 8000542:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 8000544:	4b21      	ldr	r3, [pc, #132]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000546:	2208      	movs	r2, #8
 8000548:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800054a:	4b20      	ldr	r3, [pc, #128]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 800054c:	2204      	movs	r2, #4
 800054e:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000550:	4b1e      	ldr	r3, [pc, #120]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000552:	2200      	movs	r2, #0
 8000554:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000556:	4b1d      	ldr	r3, [pc, #116]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000558:	2204      	movs	r2, #4
 800055a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800055c:	4b1b      	ldr	r3, [pc, #108]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 800055e:	2200      	movs	r2, #0
 8000560:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000562:	4b1a      	ldr	r3, [pc, #104]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000564:	2204      	movs	r2, #4
 8000566:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 4;
 8000568:	4b18      	ldr	r3, [pc, #96]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 800056a:	2204      	movs	r2, #4
 800056c:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 800056e:	4b17      	ldr	r3, [pc, #92]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000570:	2200      	movs	r2, #0
 8000572:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 4;
 8000574:	4b15      	ldr	r3, [pc, #84]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000576:	2204      	movs	r2, #4
 8000578:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800057a:	4b14      	ldr	r3, [pc, #80]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 800057c:	2200      	movs	r2, #0
 800057e:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000580:	4b12      	ldr	r3, [pc, #72]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000582:	2204      	movs	r2, #4
 8000584:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000586:	4811      	ldr	r0, [pc, #68]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 8000588:	f000 fc30 	bl	8000dec <HAL_FDCAN_Init>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000592:	f000 f88b 	bl	80006ac <Error_Handler>
  /* USER CODE BEGIN FDCAN1_Init 2 */

	  // NOTE: A wide filter is necessary to accept all incoming messages (or any message)
	  // and exit certain error/warning states on the bus.
	  FDCAN_FilterTypeDef sFilterConfig;
	  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000596:	2300      	movs	r3, #0
 8000598:	603b      	str	r3, [r7, #0]
	  sFilterConfig.FilterIndex = 0;
 800059a:	2300      	movs	r3, #0
 800059c:	607b      	str	r3, [r7, #4]
	  sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
	  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80005a2:	2301      	movs	r3, #1
 80005a4:	60fb      	str	r3, [r7, #12]
	  sFilterConfig.FilterID1 = 0x000;    // Start of Standard ID range (0)
 80005a6:	2300      	movs	r3, #0
 80005a8:	613b      	str	r3, [r7, #16]
	  sFilterConfig.FilterID2 = 0x7FF;    // End of Standard ID range (2047)
 80005aa:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80005ae:	617b      	str	r3, [r7, #20]

	  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 80005b0:	463b      	mov	r3, r7
 80005b2:	4619      	mov	r1, r3
 80005b4:	4805      	ldr	r0, [pc, #20]	@ (80005cc <MX_FDCAN1_Init+0xf4>)
 80005b6:	f000 fdf7 	bl	80011a8 <HAL_FDCAN_ConfigFilter>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <MX_FDCAN1_Init+0xec>
	  {
	      Error_Handler();
 80005c0:	f000 f874 	bl	80006ac <Error_Handler>
	  }

  /* USER CODE END FDCAN1_Init 2 */

}
 80005c4:	bf00      	nop
 80005c6:	3720      	adds	r7, #32
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	24000034 	.word	0x24000034
 80005d0:	4000a000 	.word	0x4000a000

080005d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b088      	sub	sp, #32
 80005d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005da:	f107 030c 	add.w	r3, r7, #12
 80005de:	2200      	movs	r2, #0
 80005e0:	601a      	str	r2, [r3, #0]
 80005e2:	605a      	str	r2, [r3, #4]
 80005e4:	609a      	str	r2, [r3, #8]
 80005e6:	60da      	str	r2, [r3, #12]
 80005e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ea:	4b18      	ldr	r3, [pc, #96]	@ (800064c <MX_GPIO_Init+0x78>)
 80005ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005f0:	4a16      	ldr	r2, [pc, #88]	@ (800064c <MX_GPIO_Init+0x78>)
 80005f2:	f043 0302 	orr.w	r3, r3, #2
 80005f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80005fa:	4b14      	ldr	r3, [pc, #80]	@ (800064c <MX_GPIO_Init+0x78>)
 80005fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000600:	f003 0302 	and.w	r3, r3, #2
 8000604:	60bb      	str	r3, [r7, #8]
 8000606:	68bb      	ldr	r3, [r7, #8]

  // CRITICAL FIX: Enable Clock for GPIOE (where Pin 7 is located)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000608:	4b10      	ldr	r3, [pc, #64]	@ (800064c <MX_GPIO_Init+0x78>)
 800060a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800060e:	4a0f      	ldr	r2, [pc, #60]	@ (800064c <MX_GPIO_Init+0x78>)
 8000610:	f043 0310 	orr.w	r3, r3, #16
 8000614:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000618:	4b0c      	ldr	r3, [pc, #48]	@ (800064c <MX_GPIO_Init+0x78>)
 800061a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800061e:	f003 0310 	and.w	r3, r3, #16
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	687b      	ldr	r3, [r7, #4]

  // CRITICAL FIX: Configure Transceiver Enable Pin (GPIOE Pin 7) as Output
  GPIO_InitStruct.Pin = CAN_TRANSCEIVER_EN_PIN; // GPIO_PIN_7
 8000626:	2380      	movs	r3, #128	@ 0x80
 8000628:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800062a:	2301      	movs	r3, #1
 800062c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062e:	2300      	movs	r3, #0
 8000630:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000632:	2300      	movs	r3, #0
 8000634:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CAN_TRANSCEIVER_EN_PORT, &GPIO_InitStruct); // GPIOE
 8000636:	f107 030c 	add.w	r3, r7, #12
 800063a:	4619      	mov	r1, r3
 800063c:	4804      	ldr	r0, [pc, #16]	@ (8000650 <MX_GPIO_Init+0x7c>)
 800063e:	f001 f97b 	bl	8001938 <HAL_GPIO_Init>
  // NOTE: Assuming FDCAN RX/TX pins (e.g., PB8/PB9) are configured elsewhere (e.g., CubeMX)

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000642:	bf00      	nop
 8000644:	3720      	adds	r7, #32
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	58024400 	.word	0x58024400
 8000650:	58021000 	.word	0x58021000

08000654 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b084      	sub	sp, #16
 8000658:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800065a:	463b      	mov	r3, r7
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000666:	f000 fb49 	bl	8000cfc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800066a:	2301      	movs	r3, #1
 800066c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800066e:	2300      	movs	r3, #0
 8000670:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000672:	2300      	movs	r3, #0
 8000674:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000676:	231f      	movs	r3, #31
 8000678:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800067a:	2387      	movs	r3, #135	@ 0x87
 800067c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800067e:	2300      	movs	r3, #0
 8000680:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000682:	2300      	movs	r3, #0
 8000684:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000686:	2301      	movs	r3, #1
 8000688:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800068a:	2301      	movs	r3, #1
 800068c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800068e:	2300      	movs	r3, #0
 8000690:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000692:	2300      	movs	r3, #0
 8000694:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000696:	463b      	mov	r3, r7
 8000698:	4618      	mov	r0, r3
 800069a:	f000 fb67 	bl	8000d6c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800069e:	2004      	movs	r0, #4
 80006a0:	f000 fb44 	bl	8000d2c <HAL_MPU_Enable>

}
 80006a4:	bf00      	nop
 80006a6:	3710      	adds	r7, #16
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}

080006ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b0:	b672      	cpsid	i
}
 80006b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006b4:	bf00      	nop
 80006b6:	e7fd      	b.n	80006b4 <Error_Handler+0x8>

080006b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b083      	sub	sp, #12
 80006bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006be:	4b0a      	ldr	r3, [pc, #40]	@ (80006e8 <HAL_MspInit+0x30>)
 80006c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80006c4:	4a08      	ldr	r2, [pc, #32]	@ (80006e8 <HAL_MspInit+0x30>)
 80006c6:	f043 0302 	orr.w	r3, r3, #2
 80006ca:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80006ce:	4b06      	ldr	r3, [pc, #24]	@ (80006e8 <HAL_MspInit+0x30>)
 80006d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80006d4:	f003 0302 	and.w	r3, r3, #2
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006dc:	bf00      	nop
 80006de:	370c      	adds	r7, #12
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr
 80006e8:	58024400 	.word	0x58024400

080006ec <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b0b8      	sub	sp, #224	@ 0xe0
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	605a      	str	r2, [r3, #4]
 80006fe:	609a      	str	r2, [r3, #8]
 8000700:	60da      	str	r2, [r3, #12]
 8000702:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000704:	f107 0310 	add.w	r3, r7, #16
 8000708:	22b8      	movs	r2, #184	@ 0xb8
 800070a:	2100      	movs	r1, #0
 800070c:	4618      	mov	r0, r3
 800070e:	f003 fd1d 	bl	800414c <memset>
  if(hfdcan->Instance==FDCAN1)
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a27      	ldr	r2, [pc, #156]	@ (80007b4 <HAL_FDCAN_MspInit+0xc8>)
 8000718:	4293      	cmp	r3, r2
 800071a:	d146      	bne.n	80007aa <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800071c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000720:	f04f 0300 	mov.w	r3, #0
 8000724:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000728:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800072c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800072e:	f107 0310 	add.w	r3, r7, #16
 8000732:	4618      	mov	r0, r3
 8000734:	f002 fa06 	bl	8002b44 <HAL_RCCEx_PeriphCLKConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 800073e:	f7ff ffb5 	bl	80006ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000742:	4b1d      	ldr	r3, [pc, #116]	@ (80007b8 <HAL_FDCAN_MspInit+0xcc>)
 8000744:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000748:	4a1b      	ldr	r2, [pc, #108]	@ (80007b8 <HAL_FDCAN_MspInit+0xcc>)
 800074a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800074e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000752:	4b19      	ldr	r3, [pc, #100]	@ (80007b8 <HAL_FDCAN_MspInit+0xcc>)
 8000754:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800075c:	60fb      	str	r3, [r7, #12]
 800075e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000760:	4b15      	ldr	r3, [pc, #84]	@ (80007b8 <HAL_FDCAN_MspInit+0xcc>)
 8000762:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000766:	4a14      	ldr	r2, [pc, #80]	@ (80007b8 <HAL_FDCAN_MspInit+0xcc>)
 8000768:	f043 0302 	orr.w	r3, r3, #2
 800076c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000770:	4b11      	ldr	r3, [pc, #68]	@ (80007b8 <HAL_FDCAN_MspInit+0xcc>)
 8000772:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000776:	f003 0302 	and.w	r3, r3, #2
 800077a:	60bb      	str	r3, [r7, #8]
 800077c:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800077e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000782:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000786:	2302      	movs	r3, #2
 8000788:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078c:	2300      	movs	r3, #0
 800078e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000792:	2300      	movs	r3, #0
 8000794:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000798:	2309      	movs	r3, #9
 800079a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800079e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80007a2:	4619      	mov	r1, r3
 80007a4:	4805      	ldr	r0, [pc, #20]	@ (80007bc <HAL_FDCAN_MspInit+0xd0>)
 80007a6:	f001 f8c7 	bl	8001938 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80007aa:	bf00      	nop
 80007ac:	37e0      	adds	r7, #224	@ 0xe0
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	4000a000 	.word	0x4000a000
 80007b8:	58024400 	.word	0x58024400
 80007bc:	58020400 	.word	0x58020400

080007c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007c4:	bf00      	nop
 80007c6:	e7fd      	b.n	80007c4 <NMI_Handler+0x4>

080007c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007cc:	bf00      	nop
 80007ce:	e7fd      	b.n	80007cc <HardFault_Handler+0x4>

080007d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <MemManage_Handler+0x4>

080007d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007dc:	bf00      	nop
 80007de:	e7fd      	b.n	80007dc <BusFault_Handler+0x4>

080007e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007e4:	bf00      	nop
 80007e6:	e7fd      	b.n	80007e4 <UsageFault_Handler+0x4>

080007e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr

080007f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007f6:	b480      	push	{r7}
 80007f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007fa:	bf00      	nop
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr

08000804 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr

08000812 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000812:	b580      	push	{r7, lr}
 8000814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000816:	f000 f949 	bl	8000aac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800081a:	bf00      	nop
 800081c:	bd80      	pop	{r7, pc}
	...

08000820 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000824:	4b3e      	ldr	r3, [pc, #248]	@ (8000920 <SystemInit+0x100>)
 8000826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800082a:	4a3d      	ldr	r2, [pc, #244]	@ (8000920 <SystemInit+0x100>)
 800082c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000830:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000834:	4b3b      	ldr	r3, [pc, #236]	@ (8000924 <SystemInit+0x104>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	f003 030f 	and.w	r3, r3, #15
 800083c:	2b06      	cmp	r3, #6
 800083e:	d807      	bhi.n	8000850 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000840:	4b38      	ldr	r3, [pc, #224]	@ (8000924 <SystemInit+0x104>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	f023 030f 	bic.w	r3, r3, #15
 8000848:	4a36      	ldr	r2, [pc, #216]	@ (8000924 <SystemInit+0x104>)
 800084a:	f043 0307 	orr.w	r3, r3, #7
 800084e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000850:	4b35      	ldr	r3, [pc, #212]	@ (8000928 <SystemInit+0x108>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a34      	ldr	r2, [pc, #208]	@ (8000928 <SystemInit+0x108>)
 8000856:	f043 0301 	orr.w	r3, r3, #1
 800085a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800085c:	4b32      	ldr	r3, [pc, #200]	@ (8000928 <SystemInit+0x108>)
 800085e:	2200      	movs	r2, #0
 8000860:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000862:	4b31      	ldr	r3, [pc, #196]	@ (8000928 <SystemInit+0x108>)
 8000864:	681a      	ldr	r2, [r3, #0]
 8000866:	4930      	ldr	r1, [pc, #192]	@ (8000928 <SystemInit+0x108>)
 8000868:	4b30      	ldr	r3, [pc, #192]	@ (800092c <SystemInit+0x10c>)
 800086a:	4013      	ands	r3, r2
 800086c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800086e:	4b2d      	ldr	r3, [pc, #180]	@ (8000924 <SystemInit+0x104>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	f003 0308 	and.w	r3, r3, #8
 8000876:	2b00      	cmp	r3, #0
 8000878:	d007      	beq.n	800088a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800087a:	4b2a      	ldr	r3, [pc, #168]	@ (8000924 <SystemInit+0x104>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f023 030f 	bic.w	r3, r3, #15
 8000882:	4a28      	ldr	r2, [pc, #160]	@ (8000924 <SystemInit+0x104>)
 8000884:	f043 0307 	orr.w	r3, r3, #7
 8000888:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800088a:	4b27      	ldr	r3, [pc, #156]	@ (8000928 <SystemInit+0x108>)
 800088c:	2200      	movs	r2, #0
 800088e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000890:	4b25      	ldr	r3, [pc, #148]	@ (8000928 <SystemInit+0x108>)
 8000892:	2200      	movs	r2, #0
 8000894:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000896:	4b24      	ldr	r3, [pc, #144]	@ (8000928 <SystemInit+0x108>)
 8000898:	2200      	movs	r2, #0
 800089a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800089c:	4b22      	ldr	r3, [pc, #136]	@ (8000928 <SystemInit+0x108>)
 800089e:	4a24      	ldr	r2, [pc, #144]	@ (8000930 <SystemInit+0x110>)
 80008a0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80008a2:	4b21      	ldr	r3, [pc, #132]	@ (8000928 <SystemInit+0x108>)
 80008a4:	4a23      	ldr	r2, [pc, #140]	@ (8000934 <SystemInit+0x114>)
 80008a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80008a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000928 <SystemInit+0x108>)
 80008aa:	4a23      	ldr	r2, [pc, #140]	@ (8000938 <SystemInit+0x118>)
 80008ac:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80008ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000928 <SystemInit+0x108>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80008b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000928 <SystemInit+0x108>)
 80008b6:	4a20      	ldr	r2, [pc, #128]	@ (8000938 <SystemInit+0x118>)
 80008b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80008ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000928 <SystemInit+0x108>)
 80008bc:	2200      	movs	r2, #0
 80008be:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80008c0:	4b19      	ldr	r3, [pc, #100]	@ (8000928 <SystemInit+0x108>)
 80008c2:	4a1d      	ldr	r2, [pc, #116]	@ (8000938 <SystemInit+0x118>)
 80008c4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80008c6:	4b18      	ldr	r3, [pc, #96]	@ (8000928 <SystemInit+0x108>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80008cc:	4b16      	ldr	r3, [pc, #88]	@ (8000928 <SystemInit+0x108>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a15      	ldr	r2, [pc, #84]	@ (8000928 <SystemInit+0x108>)
 80008d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80008d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80008d8:	4b13      	ldr	r3, [pc, #76]	@ (8000928 <SystemInit+0x108>)
 80008da:	2200      	movs	r2, #0
 80008dc:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80008de:	4b12      	ldr	r3, [pc, #72]	@ (8000928 <SystemInit+0x108>)
 80008e0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80008e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d113      	bne.n	8000914 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80008ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000928 <SystemInit+0x108>)
 80008ee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80008f2:	4a0d      	ldr	r2, [pc, #52]	@ (8000928 <SystemInit+0x108>)
 80008f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80008f8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80008fc:	4b0f      	ldr	r3, [pc, #60]	@ (800093c <SystemInit+0x11c>)
 80008fe:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000902:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000904:	4b08      	ldr	r3, [pc, #32]	@ (8000928 <SystemInit+0x108>)
 8000906:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800090a:	4a07      	ldr	r2, [pc, #28]	@ (8000928 <SystemInit+0x108>)
 800090c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000910:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	e000ed00 	.word	0xe000ed00
 8000924:	52002000 	.word	0x52002000
 8000928:	58024400 	.word	0x58024400
 800092c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000930:	02020200 	.word	0x02020200
 8000934:	01ff0000 	.word	0x01ff0000
 8000938:	01010280 	.word	0x01010280
 800093c:	52004000 	.word	0x52004000

08000940 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000944:	4b09      	ldr	r3, [pc, #36]	@ (800096c <ExitRun0Mode+0x2c>)
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	4a08      	ldr	r2, [pc, #32]	@ (800096c <ExitRun0Mode+0x2c>)
 800094a:	f043 0302 	orr.w	r3, r3, #2
 800094e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000950:	bf00      	nop
 8000952:	4b06      	ldr	r3, [pc, #24]	@ (800096c <ExitRun0Mode+0x2c>)
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800095a:	2b00      	cmp	r3, #0
 800095c:	d0f9      	beq.n	8000952 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800095e:	bf00      	nop
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	58024800 	.word	0x58024800

08000970 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000970:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80009ac <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000974:	f7ff ffe4 	bl	8000940 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000978:	f7ff ff52 	bl	8000820 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800097c:	480c      	ldr	r0, [pc, #48]	@ (80009b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800097e:	490d      	ldr	r1, [pc, #52]	@ (80009b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000980:	4a0d      	ldr	r2, [pc, #52]	@ (80009b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000982:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000984:	e002      	b.n	800098c <LoopCopyDataInit>

08000986 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000986:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000988:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800098a:	3304      	adds	r3, #4

0800098c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800098c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800098e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000990:	d3f9      	bcc.n	8000986 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000992:	4a0a      	ldr	r2, [pc, #40]	@ (80009bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000994:	4c0a      	ldr	r4, [pc, #40]	@ (80009c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000996:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000998:	e001      	b.n	800099e <LoopFillZerobss>

0800099a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800099a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800099c:	3204      	adds	r2, #4

0800099e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800099e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009a0:	d3fb      	bcc.n	800099a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009a2:	f003 fbdb 	bl	800415c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009a6:	f7ff fce5 	bl	8000374 <main>
  bx  lr
 80009aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009ac:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80009b0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80009b4:	24000018 	.word	0x24000018
  ldr r2, =_sidata
 80009b8:	0800424c 	.word	0x0800424c
  ldr r2, =_sbss
 80009bc:	24000018 	.word	0x24000018
  ldr r4, =_ebss
 80009c0:	240000fc 	.word	0x240000fc

080009c4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009c4:	e7fe      	b.n	80009c4 <ADC3_IRQHandler>
	...

080009c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009ce:	2003      	movs	r0, #3
 80009d0:	f000 f962 	bl	8000c98 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80009d4:	f001 ff3c 	bl	8002850 <HAL_RCC_GetSysClockFreq>
 80009d8:	4602      	mov	r2, r0
 80009da:	4b15      	ldr	r3, [pc, #84]	@ (8000a30 <HAL_Init+0x68>)
 80009dc:	699b      	ldr	r3, [r3, #24]
 80009de:	0a1b      	lsrs	r3, r3, #8
 80009e0:	f003 030f 	and.w	r3, r3, #15
 80009e4:	4913      	ldr	r1, [pc, #76]	@ (8000a34 <HAL_Init+0x6c>)
 80009e6:	5ccb      	ldrb	r3, [r1, r3]
 80009e8:	f003 031f 	and.w	r3, r3, #31
 80009ec:	fa22 f303 	lsr.w	r3, r2, r3
 80009f0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80009f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a30 <HAL_Init+0x68>)
 80009f4:	699b      	ldr	r3, [r3, #24]
 80009f6:	f003 030f 	and.w	r3, r3, #15
 80009fa:	4a0e      	ldr	r2, [pc, #56]	@ (8000a34 <HAL_Init+0x6c>)
 80009fc:	5cd3      	ldrb	r3, [r2, r3]
 80009fe:	f003 031f 	and.w	r3, r3, #31
 8000a02:	687a      	ldr	r2, [r7, #4]
 8000a04:	fa22 f303 	lsr.w	r3, r2, r3
 8000a08:	4a0b      	ldr	r2, [pc, #44]	@ (8000a38 <HAL_Init+0x70>)
 8000a0a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000a0c:	4a0b      	ldr	r2, [pc, #44]	@ (8000a3c <HAL_Init+0x74>)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a12:	200f      	movs	r0, #15
 8000a14:	f000 f814 	bl	8000a40 <HAL_InitTick>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	e002      	b.n	8000a28 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000a22:	f7ff fe49 	bl	80006b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a26:	2300      	movs	r3, #0
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	3708      	adds	r7, #8
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	58024400 	.word	0x58024400
 8000a34:	08004224 	.word	0x08004224
 8000a38:	2400000c 	.word	0x2400000c
 8000a3c:	24000008 	.word	0x24000008

08000a40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000a48:	4b15      	ldr	r3, [pc, #84]	@ (8000aa0 <HAL_InitTick+0x60>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d101      	bne.n	8000a54 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000a50:	2301      	movs	r3, #1
 8000a52:	e021      	b.n	8000a98 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000a54:	4b13      	ldr	r3, [pc, #76]	@ (8000aa4 <HAL_InitTick+0x64>)
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	4b11      	ldr	r3, [pc, #68]	@ (8000aa0 <HAL_InitTick+0x60>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a62:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f000 f939 	bl	8000ce2 <HAL_SYSTICK_Config>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000a76:	2301      	movs	r3, #1
 8000a78:	e00e      	b.n	8000a98 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	2b0f      	cmp	r3, #15
 8000a7e:	d80a      	bhi.n	8000a96 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a80:	2200      	movs	r2, #0
 8000a82:	6879      	ldr	r1, [r7, #4]
 8000a84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a88:	f000 f911 	bl	8000cae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a8c:	4a06      	ldr	r2, [pc, #24]	@ (8000aa8 <HAL_InitTick+0x68>)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a92:	2300      	movs	r3, #0
 8000a94:	e000      	b.n	8000a98 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000a96:	2301      	movs	r3, #1
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3708      	adds	r7, #8
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	24000014 	.word	0x24000014
 8000aa4:	24000008 	.word	0x24000008
 8000aa8:	24000010 	.word	0x24000010

08000aac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ab0:	4b06      	ldr	r3, [pc, #24]	@ (8000acc <HAL_IncTick+0x20>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <HAL_IncTick+0x24>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	4413      	add	r3, r2
 8000abc:	4a04      	ldr	r2, [pc, #16]	@ (8000ad0 <HAL_IncTick+0x24>)
 8000abe:	6013      	str	r3, [r2, #0]
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	24000014 	.word	0x24000014
 8000ad0:	240000f8 	.word	0x240000f8

08000ad4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ad8:	4b03      	ldr	r3, [pc, #12]	@ (8000ae8 <HAL_GetTick+0x14>)
 8000ada:	681b      	ldr	r3, [r3, #0]
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	240000f8 	.word	0x240000f8

08000aec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000af4:	f7ff ffee 	bl	8000ad4 <HAL_GetTick>
 8000af8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b04:	d005      	beq.n	8000b12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b06:	4b0a      	ldr	r3, [pc, #40]	@ (8000b30 <HAL_Delay+0x44>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	461a      	mov	r2, r3
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	4413      	add	r3, r2
 8000b10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b12:	bf00      	nop
 8000b14:	f7ff ffde 	bl	8000ad4 <HAL_GetTick>
 8000b18:	4602      	mov	r2, r0
 8000b1a:	68bb      	ldr	r3, [r7, #8]
 8000b1c:	1ad3      	subs	r3, r2, r3
 8000b1e:	68fa      	ldr	r2, [r7, #12]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d8f7      	bhi.n	8000b14 <HAL_Delay+0x28>
  {
  }
}
 8000b24:	bf00      	nop
 8000b26:	bf00      	nop
 8000b28:	3710      	adds	r7, #16
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	24000014 	.word	0x24000014

08000b34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	f003 0307 	and.w	r3, r3, #7
 8000b42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b44:	4b0b      	ldr	r3, [pc, #44]	@ (8000b74 <__NVIC_SetPriorityGrouping+0x40>)
 8000b46:	68db      	ldr	r3, [r3, #12]
 8000b48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b4a:	68ba      	ldr	r2, [r7, #8]
 8000b4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b50:	4013      	ands	r3, r2
 8000b52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000b5c:	4b06      	ldr	r3, [pc, #24]	@ (8000b78 <__NVIC_SetPriorityGrouping+0x44>)
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b62:	4a04      	ldr	r2, [pc, #16]	@ (8000b74 <__NVIC_SetPriorityGrouping+0x40>)
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	60d3      	str	r3, [r2, #12]
}
 8000b68:	bf00      	nop
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr
 8000b74:	e000ed00 	.word	0xe000ed00
 8000b78:	05fa0000 	.word	0x05fa0000

08000b7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b80:	4b04      	ldr	r3, [pc, #16]	@ (8000b94 <__NVIC_GetPriorityGrouping+0x18>)
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	0a1b      	lsrs	r3, r3, #8
 8000b86:	f003 0307 	and.w	r3, r3, #7
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr
 8000b94:	e000ed00 	.word	0xe000ed00

08000b98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	6039      	str	r1, [r7, #0]
 8000ba2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ba4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	db0a      	blt.n	8000bc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	b2da      	uxtb	r2, r3
 8000bb0:	490c      	ldr	r1, [pc, #48]	@ (8000be4 <__NVIC_SetPriority+0x4c>)
 8000bb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bb6:	0112      	lsls	r2, r2, #4
 8000bb8:	b2d2      	uxtb	r2, r2
 8000bba:	440b      	add	r3, r1
 8000bbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bc0:	e00a      	b.n	8000bd8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	b2da      	uxtb	r2, r3
 8000bc6:	4908      	ldr	r1, [pc, #32]	@ (8000be8 <__NVIC_SetPriority+0x50>)
 8000bc8:	88fb      	ldrh	r3, [r7, #6]
 8000bca:	f003 030f 	and.w	r3, r3, #15
 8000bce:	3b04      	subs	r3, #4
 8000bd0:	0112      	lsls	r2, r2, #4
 8000bd2:	b2d2      	uxtb	r2, r2
 8000bd4:	440b      	add	r3, r1
 8000bd6:	761a      	strb	r2, [r3, #24]
}
 8000bd8:	bf00      	nop
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	e000e100 	.word	0xe000e100
 8000be8:	e000ed00 	.word	0xe000ed00

08000bec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b089      	sub	sp, #36	@ 0x24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	f003 0307 	and.w	r3, r3, #7
 8000bfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c00:	69fb      	ldr	r3, [r7, #28]
 8000c02:	f1c3 0307 	rsb	r3, r3, #7
 8000c06:	2b04      	cmp	r3, #4
 8000c08:	bf28      	it	cs
 8000c0a:	2304      	movcs	r3, #4
 8000c0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c0e:	69fb      	ldr	r3, [r7, #28]
 8000c10:	3304      	adds	r3, #4
 8000c12:	2b06      	cmp	r3, #6
 8000c14:	d902      	bls.n	8000c1c <NVIC_EncodePriority+0x30>
 8000c16:	69fb      	ldr	r3, [r7, #28]
 8000c18:	3b03      	subs	r3, #3
 8000c1a:	e000      	b.n	8000c1e <NVIC_EncodePriority+0x32>
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c24:	69bb      	ldr	r3, [r7, #24]
 8000c26:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2a:	43da      	mvns	r2, r3
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	401a      	ands	r2, r3
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c34:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c3e:	43d9      	mvns	r1, r3
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c44:	4313      	orrs	r3, r2
         );
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3724      	adds	r7, #36	@ 0x24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
	...

08000c54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	3b01      	subs	r3, #1
 8000c60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c64:	d301      	bcc.n	8000c6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c66:	2301      	movs	r3, #1
 8000c68:	e00f      	b.n	8000c8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c94 <SysTick_Config+0x40>)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	3b01      	subs	r3, #1
 8000c70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c72:	210f      	movs	r1, #15
 8000c74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c78:	f7ff ff8e 	bl	8000b98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c7c:	4b05      	ldr	r3, [pc, #20]	@ (8000c94 <SysTick_Config+0x40>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c82:	4b04      	ldr	r3, [pc, #16]	@ (8000c94 <SysTick_Config+0x40>)
 8000c84:	2207      	movs	r2, #7
 8000c86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c88:	2300      	movs	r3, #0
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	e000e010 	.word	0xe000e010

08000c98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ca0:	6878      	ldr	r0, [r7, #4]
 8000ca2:	f7ff ff47 	bl	8000b34 <__NVIC_SetPriorityGrouping>
}
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b086      	sub	sp, #24
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	60b9      	str	r1, [r7, #8]
 8000cb8:	607a      	str	r2, [r7, #4]
 8000cba:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000cbc:	f7ff ff5e 	bl	8000b7c <__NVIC_GetPriorityGrouping>
 8000cc0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	68b9      	ldr	r1, [r7, #8]
 8000cc6:	6978      	ldr	r0, [r7, #20]
 8000cc8:	f7ff ff90 	bl	8000bec <NVIC_EncodePriority>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000cd2:	4611      	mov	r1, r2
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff ff5f 	bl	8000b98 <__NVIC_SetPriority>
}
 8000cda:	bf00      	nop
 8000cdc:	3718      	adds	r7, #24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b082      	sub	sp, #8
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cea:	6878      	ldr	r0, [r7, #4]
 8000cec:	f7ff ffb2 	bl	8000c54 <SysTick_Config>
 8000cf0:	4603      	mov	r3, r0
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
	...

08000cfc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000d00:	f3bf 8f5f 	dmb	sy
}
 8000d04:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000d06:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <HAL_MPU_Disable+0x28>)
 8000d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d0a:	4a06      	ldr	r2, [pc, #24]	@ (8000d24 <HAL_MPU_Disable+0x28>)
 8000d0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d10:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000d12:	4b05      	ldr	r3, [pc, #20]	@ (8000d28 <HAL_MPU_Disable+0x2c>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	605a      	str	r2, [r3, #4]
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	e000ed00 	.word	0xe000ed00
 8000d28:	e000ed90 	.word	0xe000ed90

08000d2c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000d34:	4a0b      	ldr	r2, [pc, #44]	@ (8000d64 <HAL_MPU_Enable+0x38>)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	f043 0301 	orr.w	r3, r3, #1
 8000d3c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d68 <HAL_MPU_Enable+0x3c>)
 8000d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d42:	4a09      	ldr	r2, [pc, #36]	@ (8000d68 <HAL_MPU_Enable+0x3c>)
 8000d44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d48:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000d4a:	f3bf 8f4f 	dsb	sy
}
 8000d4e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000d50:	f3bf 8f6f 	isb	sy
}
 8000d54:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000d56:	bf00      	nop
 8000d58:	370c      	adds	r7, #12
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	e000ed90 	.word	0xe000ed90
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	785a      	ldrb	r2, [r3, #1]
 8000d78:	4b1b      	ldr	r3, [pc, #108]	@ (8000de8 <HAL_MPU_ConfigRegion+0x7c>)
 8000d7a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8000de8 <HAL_MPU_ConfigRegion+0x7c>)
 8000d7e:	691b      	ldr	r3, [r3, #16]
 8000d80:	4a19      	ldr	r2, [pc, #100]	@ (8000de8 <HAL_MPU_ConfigRegion+0x7c>)
 8000d82:	f023 0301 	bic.w	r3, r3, #1
 8000d86:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000d88:	4a17      	ldr	r2, [pc, #92]	@ (8000de8 <HAL_MPU_ConfigRegion+0x7c>)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	7b1b      	ldrb	r3, [r3, #12]
 8000d94:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	7adb      	ldrb	r3, [r3, #11]
 8000d9a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000d9c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	7a9b      	ldrb	r3, [r3, #10]
 8000da2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000da4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	7b5b      	ldrb	r3, [r3, #13]
 8000daa:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000dac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	7b9b      	ldrb	r3, [r3, #14]
 8000db2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000db4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	7bdb      	ldrb	r3, [r3, #15]
 8000dba:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000dbc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	7a5b      	ldrb	r3, [r3, #9]
 8000dc2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000dc4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	7a1b      	ldrb	r3, [r3, #8]
 8000dca:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000dcc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	7812      	ldrb	r2, [r2, #0]
 8000dd2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000dd4:	4a04      	ldr	r2, [pc, #16]	@ (8000de8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000dd6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000dd8:	6113      	str	r3, [r2, #16]
}
 8000dda:	bf00      	nop
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	e000ed90 	.word	0xe000ed90

08000dec <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b098      	sub	sp, #96	@ 0x60
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8000df4:	4a84      	ldr	r2, [pc, #528]	@ (8001008 <HAL_FDCAN_Init+0x21c>)
 8000df6:	f107 030c 	add.w	r3, r7, #12
 8000dfa:	4611      	mov	r1, r2
 8000dfc:	224c      	movs	r2, #76	@ 0x4c
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f003 f9d0 	bl	80041a4 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d101      	bne.n	8000e0e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e1c6      	b.n	800119c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a7e      	ldr	r2, [pc, #504]	@ (800100c <HAL_FDCAN_Init+0x220>)
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d106      	bne.n	8000e26 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000e20:	461a      	mov	r2, r3
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d106      	bne.n	8000e40 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2200      	movs	r2, #0
 8000e36:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	f7ff fc56 	bl	80006ec <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	699a      	ldr	r2, [r3, #24]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f022 0210 	bic.w	r2, r2, #16
 8000e4e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e50:	f7ff fe40 	bl	8000ad4 <HAL_GetTick>
 8000e54:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000e56:	e014      	b.n	8000e82 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000e58:	f7ff fe3c 	bl	8000ad4 <HAL_GetTick>
 8000e5c:	4602      	mov	r2, r0
 8000e5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	2b0a      	cmp	r3, #10
 8000e64:	d90d      	bls.n	8000e82 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000e6c:	f043 0201 	orr.w	r2, r3, #1
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2203      	movs	r2, #3
 8000e7a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e18c      	b.n	800119c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	f003 0308 	and.w	r3, r3, #8
 8000e8c:	2b08      	cmp	r3, #8
 8000e8e:	d0e3      	beq.n	8000e58 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	699a      	ldr	r2, [r3, #24]
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f042 0201 	orr.w	r2, r2, #1
 8000e9e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ea0:	f7ff fe18 	bl	8000ad4 <HAL_GetTick>
 8000ea4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000ea6:	e014      	b.n	8000ed2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000ea8:	f7ff fe14 	bl	8000ad4 <HAL_GetTick>
 8000eac:	4602      	mov	r2, r0
 8000eae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	2b0a      	cmp	r3, #10
 8000eb4:	d90d      	bls.n	8000ed2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000ebc:	f043 0201 	orr.w	r2, r3, #1
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2203      	movs	r2, #3
 8000eca:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	e164      	b.n	800119c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	699b      	ldr	r3, [r3, #24]
 8000ed8:	f003 0301 	and.w	r3, r3, #1
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d0e3      	beq.n	8000ea8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	699a      	ldr	r2, [r3, #24]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f042 0202 	orr.w	r2, r2, #2
 8000eee:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	7c1b      	ldrb	r3, [r3, #16]
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d108      	bne.n	8000f0a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	699a      	ldr	r2, [r3, #24]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000f06:	619a      	str	r2, [r3, #24]
 8000f08:	e007      	b.n	8000f1a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	699a      	ldr	r2, [r3, #24]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000f18:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	7c5b      	ldrb	r3, [r3, #17]
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d108      	bne.n	8000f34 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	699a      	ldr	r2, [r3, #24]
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000f30:	619a      	str	r2, [r3, #24]
 8000f32:	e007      	b.n	8000f44 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	699a      	ldr	r2, [r3, #24]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000f42:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	7c9b      	ldrb	r3, [r3, #18]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d108      	bne.n	8000f5e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	699a      	ldr	r2, [r3, #24]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000f5a:	619a      	str	r2, [r3, #24]
 8000f5c:	e007      	b.n	8000f6e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	699a      	ldr	r2, [r3, #24]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000f6c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	699b      	ldr	r3, [r3, #24]
 8000f74:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	689a      	ldr	r2, [r3, #8]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	430a      	orrs	r2, r1
 8000f82:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	699a      	ldr	r2, [r3, #24]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8000f92:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	691a      	ldr	r2, [r3, #16]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f022 0210 	bic.w	r2, r2, #16
 8000fa2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d108      	bne.n	8000fbe <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	699a      	ldr	r2, [r3, #24]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f042 0204 	orr.w	r2, r2, #4
 8000fba:	619a      	str	r2, [r3, #24]
 8000fbc:	e030      	b.n	8001020 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	68db      	ldr	r3, [r3, #12]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d02c      	beq.n	8001020 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	68db      	ldr	r3, [r3, #12]
 8000fca:	2b02      	cmp	r3, #2
 8000fcc:	d020      	beq.n	8001010 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	699a      	ldr	r2, [r3, #24]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000fdc:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	691a      	ldr	r2, [r3, #16]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f042 0210 	orr.w	r2, r2, #16
 8000fec:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	68db      	ldr	r3, [r3, #12]
 8000ff2:	2b03      	cmp	r3, #3
 8000ff4:	d114      	bne.n	8001020 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	699a      	ldr	r2, [r3, #24]
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f042 0220 	orr.w	r2, r2, #32
 8001004:	619a      	str	r2, [r3, #24]
 8001006:	e00b      	b.n	8001020 <HAL_FDCAN_Init+0x234>
 8001008:	080041d8 	.word	0x080041d8
 800100c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	699a      	ldr	r2, [r3, #24]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f042 0220 	orr.w	r2, r2, #32
 800101e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	699b      	ldr	r3, [r3, #24]
 8001024:	3b01      	subs	r3, #1
 8001026:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	69db      	ldr	r3, [r3, #28]
 800102c:	3b01      	subs	r3, #1
 800102e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001030:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6a1b      	ldr	r3, [r3, #32]
 8001036:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001038:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	3b01      	subs	r3, #1
 8001042:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001048:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800104a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001054:	d115      	bne.n	8001082 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800105a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001060:	3b01      	subs	r3, #1
 8001062:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001064:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	3b01      	subs	r3, #1
 800106c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800106e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001076:	3b01      	subs	r3, #1
 8001078:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800107e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001080:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001086:	2b00      	cmp	r3, #0
 8001088:	d00a      	beq.n	80010a0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	430a      	orrs	r2, r1
 800109c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010a8:	4413      	add	r3, r2
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d011      	beq.n	80010d2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80010b6:	f023 0107 	bic.w	r1, r3, #7
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	3360      	adds	r3, #96	@ 0x60
 80010c2:	443b      	add	r3, r7
 80010c4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	430a      	orrs	r2, r1
 80010ce:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d011      	beq.n	80010fe <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80010e2:	f023 0107 	bic.w	r1, r3, #7
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	3360      	adds	r3, #96	@ 0x60
 80010ee:	443b      	add	r3, r7
 80010f0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	430a      	orrs	r2, r1
 80010fa:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001102:	2b00      	cmp	r3, #0
 8001104:	d012      	beq.n	800112c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800110e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	3360      	adds	r3, #96	@ 0x60
 800111a:	443b      	add	r3, r7
 800111c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001120:	011a      	lsls	r2, r3, #4
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	430a      	orrs	r2, r1
 8001128:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001130:	2b00      	cmp	r3, #0
 8001132:	d012      	beq.n	800115a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800113c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	3360      	adds	r3, #96	@ 0x60
 8001148:	443b      	add	r3, r7
 800114a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800114e:	021a      	lsls	r2, r3, #8
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	430a      	orrs	r2, r1
 8001156:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4a11      	ldr	r2, [pc, #68]	@ (80011a4 <HAL_FDCAN_Init+0x3b8>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d107      	bne.n	8001174 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	689a      	ldr	r2, [r3, #8]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	f022 0203 	bic.w	r2, r2, #3
 8001172:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2200      	movs	r2, #0
 8001178:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2200      	movs	r2, #0
 8001180:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2201      	movs	r2, #1
 8001188:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f000 f9cf 	bl	8001530 <FDCAN_CalcultateRamBlockAddresses>
 8001192:	4603      	mov	r3, r0
 8001194:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8001198:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800119c:	4618      	mov	r0, r3
 800119e:	3760      	adds	r7, #96	@ 0x60
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	4000a000 	.word	0x4000a000

080011a8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b087      	sub	sp, #28
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80011b8:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d002      	beq.n	80011c6 <HAL_FDCAN_ConfigFilter+0x1e>
 80011c0:	7bfb      	ldrb	r3, [r7, #15]
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d157      	bne.n	8001276 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d12b      	bne.n	8001226 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	68db      	ldr	r3, [r3, #12]
 80011d2:	2b07      	cmp	r3, #7
 80011d4:	d10d      	bne.n	80011f2 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	691b      	ldr	r3, [r3, #16]
 80011da:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	69db      	ldr	r3, [r3, #28]
 80011e0:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80011e2:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80011e8:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80011ea:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80011ee:	617b      	str	r3, [r7, #20]
 80011f0:	e00e      	b.n	8001210 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80011fe:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	691b      	ldr	r3, [r3, #16]
 8001204:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8001206:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800120c:	4313      	orrs	r3, r2
 800120e:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	4413      	add	r3, r2
 800121c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	697a      	ldr	r2, [r7, #20]
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	e025      	b.n	8001272 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	68db      	ldr	r3, [r3, #12]
 800122a:	075a      	lsls	r2, r3, #29
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	691b      	ldr	r3, [r3, #16]
 8001230:	4313      	orrs	r3, r2
 8001232:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	2b07      	cmp	r3, #7
 800123a:	d103      	bne.n	8001244 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	613b      	str	r3, [r7, #16]
 8001242:	e006      	b.n	8001252 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	079a      	lsls	r2, r3, #30
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	695b      	ldr	r3, [r3, #20]
 800124e:	4313      	orrs	r3, r2
 8001250:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	00db      	lsls	r3, r3, #3
 800125c:	4413      	add	r3, r2
 800125e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	697a      	ldr	r2, [r7, #20]
 8001264:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	3304      	adds	r3, #4
 800126a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	693a      	ldr	r2, [r7, #16]
 8001270:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001272:	2300      	movs	r3, #0
 8001274:	e008      	b.n	8001288 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800127c:	f043 0202 	orr.w	r2, r3, #2
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
  }
}
 8001288:	4618      	mov	r0, r3
 800128a:	371c      	adds	r7, #28
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d111      	bne.n	80012cc <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2202      	movs	r2, #2
 80012ac:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	699a      	ldr	r2, [r3, #24]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f022 0201 	bic.w	r2, r2, #1
 80012be:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2200      	movs	r2, #0
 80012c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 80012c8:	2300      	movs	r3, #0
 80012ca:	e008      	b.n	80012de <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80012d2:	f043 0204 	orr.w	r2, r3, #4
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
  }
}
 80012de:	4618      	mov	r0, r3
 80012e0:	370c      	adds	r7, #12
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 80012ea:	b480      	push	{r7}
 80012ec:	b085      	sub	sp, #20
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 80012f2:	2300      	movs	r3, #0
 80012f4:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d15b      	bne.n	80013ba <HAL_FDCAN_Stop+0xd0>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	699a      	ldr	r2, [r3, #24]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f042 0201 	orr.w	r2, r2, #1
 8001310:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001312:	e013      	b.n	800133c <HAL_FDCAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_COUNT)
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b32      	cmp	r3, #50	@ 0x32
 8001318:	d90d      	bls.n	8001336 <HAL_FDCAN_Stop+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001320:	f043 0201 	orr.w	r2, r3, #1
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2203      	movs	r2, #3
 800132e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

        return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e04a      	b.n	80013cc <HAL_FDCAN_Stop+0xe2>
      }

      /* Increment counter */
      Counter++;
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	3301      	adds	r3, #1
 800133a:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	699b      	ldr	r3, [r3, #24]
 8001342:	f003 0301 	and.w	r3, r3, #1
 8001346:	2b00      	cmp	r3, #0
 8001348:	d0e4      	beq.n	8001314 <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 800134a:	2300      	movs	r3, #0
 800134c:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	699a      	ldr	r2, [r3, #24]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f022 0210 	bic.w	r2, r2, #16
 800135c:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800135e:	e013      	b.n	8001388 <HAL_FDCAN_Stop+0x9e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_COUNT)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	2b32      	cmp	r3, #50	@ 0x32
 8001364:	d90d      	bls.n	8001382 <HAL_FDCAN_Stop+0x98>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800136c:	f043 0201 	orr.w	r2, r3, #1
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2203      	movs	r2, #3
 800137a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

        return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e024      	b.n	80013cc <HAL_FDCAN_Stop+0xe2>
      }

      /* Increment counter */
      Counter++;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	3301      	adds	r3, #1
 8001386:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	699b      	ldr	r3, [r3, #24]
 800138e:	f003 0308 	and.w	r3, r3, #8
 8001392:	2b08      	cmp	r3, #8
 8001394:	d0e4      	beq.n	8001360 <HAL_FDCAN_Stop+0x76>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	699a      	ldr	r2, [r3, #24]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f042 0202 	orr.w	r2, r2, #2
 80013a4:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2200      	movs	r2, #0
 80013aa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2201      	movs	r2, #1
 80013b2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Return function status */
    return HAL_OK;
 80013b6:	2300      	movs	r3, #0
 80013b8:	e008      	b.n	80013cc <HAL_FDCAN_Stop+0xe2>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80013c0:	f043 0208 	orr.w	r2, r3, #8
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
  }
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr

080013d8 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	60f8      	str	r0, [r7, #12]
 80013e0:	60b9      	str	r1, [r7, #8]
 80013e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d141      	bne.n	8001474 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80013f8:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d109      	bne.n	8001414 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001406:	f043 0220 	orr.w	r2, r3, #32
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e038      	b.n	8001486 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800141c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001420:	2b00      	cmp	r3, #0
 8001422:	d009      	beq.n	8001438 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800142a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	e026      	b.n	8001486 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001440:	0c1b      	lsrs	r3, r3, #16
 8001442:	f003 031f 	and.w	r3, r3, #31
 8001446:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	68b9      	ldr	r1, [r7, #8]
 800144e:	68f8      	ldr	r0, [r7, #12]
 8001450:	f000 f9f4 	bl	800183c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2101      	movs	r1, #1
 800145a:	697a      	ldr	r2, [r7, #20]
 800145c:	fa01 f202 	lsl.w	r2, r1, r2
 8001460:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001464:	2201      	movs	r2, #1
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	409a      	lsls	r2, r3
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8001470:	2300      	movs	r3, #0
 8001472:	e008      	b.n	8001486 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800147a:	f043 0208 	orr.w	r2, r3, #8
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
  }
}
 8001486:	4618      	mov	r0, r3
 8001488:	3718      	adds	r7, #24
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <HAL_FDCAN_GetProtocolStatus>:
  * @param  ProtocolStatus pointer to an FDCAN_ProtocolStatusTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetProtocolStatus(const FDCAN_HandleTypeDef *hfdcan,
                                              FDCAN_ProtocolStatusTypeDef *ProtocolStatus)
{
 800148e:	b480      	push	{r7}
 8001490:	b085      	sub	sp, #20
 8001492:	af00      	add	r7, sp, #0
 8001494:	6078      	str	r0, [r7, #4]
 8001496:	6039      	str	r1, [r7, #0]
  uint32_t StatusReg;

  /* Read the protocol status register */
  StatusReg = READ_REG(hfdcan->Instance->PSR);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800149e:	60fb      	str	r3, [r7, #12]

  /* Fill the protocol status structure */
  ProtocolStatus->LastErrorCode = (StatusReg & FDCAN_PSR_LEC);
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	f003 0207 	and.w	r2, r3, #7
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	601a      	str	r2, [r3, #0]
  ProtocolStatus->DataLastErrorCode = ((StatusReg & FDCAN_PSR_DLEC) >> FDCAN_PSR_DLEC_Pos);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	0a1b      	lsrs	r3, r3, #8
 80014ae:	f003 0207 	and.w	r2, r3, #7
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	605a      	str	r2, [r3, #4]
  ProtocolStatus->Activity = (StatusReg & FDCAN_PSR_ACT);
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	f003 0218 	and.w	r2, r3, #24
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	609a      	str	r2, [r3, #8]
  ProtocolStatus->ErrorPassive = ((StatusReg & FDCAN_PSR_EP) >> FDCAN_PSR_EP_Pos);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	095b      	lsrs	r3, r3, #5
 80014c4:	f003 0201 	and.w	r2, r3, #1
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	60da      	str	r2, [r3, #12]
  ProtocolStatus->Warning = ((StatusReg & FDCAN_PSR_EW) >> FDCAN_PSR_EW_Pos);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	099b      	lsrs	r3, r3, #6
 80014d0:	f003 0201 	and.w	r2, r3, #1
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	611a      	str	r2, [r3, #16]
  ProtocolStatus->BusOff = ((StatusReg & FDCAN_PSR_BO) >> FDCAN_PSR_BO_Pos);
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	09db      	lsrs	r3, r3, #7
 80014dc:	f003 0201 	and.w	r2, r3, #1
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	615a      	str	r2, [r3, #20]
  ProtocolStatus->RxESIflag = ((StatusReg & FDCAN_PSR_RESI) >> FDCAN_PSR_RESI_Pos);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	0adb      	lsrs	r3, r3, #11
 80014e8:	f003 0201 	and.w	r2, r3, #1
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	619a      	str	r2, [r3, #24]
  ProtocolStatus->RxBRSflag = ((StatusReg & FDCAN_PSR_RBRS) >> FDCAN_PSR_RBRS_Pos);
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	0b1b      	lsrs	r3, r3, #12
 80014f4:	f003 0201 	and.w	r2, r3, #1
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	61da      	str	r2, [r3, #28]
  ProtocolStatus->RxFDFflag = ((StatusReg & FDCAN_PSR_REDL) >> FDCAN_PSR_REDL_Pos);
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	0b5b      	lsrs	r3, r3, #13
 8001500:	f003 0201 	and.w	r2, r3, #1
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	621a      	str	r2, [r3, #32]
  ProtocolStatus->ProtocolException = ((StatusReg & FDCAN_PSR_PXE) >> FDCAN_PSR_PXE_Pos);
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	0b9b      	lsrs	r3, r3, #14
 800150c:	f003 0201 	and.w	r2, r3, #1
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	625a      	str	r2, [r3, #36]	@ 0x24
  ProtocolStatus->TDCvalue = ((StatusReg & FDCAN_PSR_TDCV) >> FDCAN_PSR_TDCV_Pos);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	0c1b      	lsrs	r3, r3, #16
 8001518:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Return function status */
  return HAL_OK;
 8001520:	2300      	movs	r3, #0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3714      	adds	r7, #20
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
	...

08001530 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800153c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001546:	4ba7      	ldr	r3, [pc, #668]	@ (80017e4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001548:	4013      	ands	r3, r2
 800154a:	68ba      	ldr	r2, [r7, #8]
 800154c:	0091      	lsls	r1, r2, #2
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	6812      	ldr	r2, [r2, #0]
 8001552:	430b      	orrs	r3, r1
 8001554:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001560:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001568:	041a      	lsls	r2, r3, #16
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	430a      	orrs	r2, r1
 8001570:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001578:	68ba      	ldr	r2, [r7, #8]
 800157a:	4413      	add	r3, r2
 800157c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001586:	4b97      	ldr	r3, [pc, #604]	@ (80017e4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001588:	4013      	ands	r3, r2
 800158a:	68ba      	ldr	r2, [r7, #8]
 800158c:	0091      	lsls	r1, r2, #2
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	6812      	ldr	r2, [r2, #0]
 8001592:	430b      	orrs	r3, r1
 8001594:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015a0:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015a8:	041a      	lsls	r2, r3, #16
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	430a      	orrs	r2, r1
 80015b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	68ba      	ldr	r2, [r7, #8]
 80015bc:	4413      	add	r3, r2
 80015be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80015c8:	4b86      	ldr	r3, [pc, #536]	@ (80017e4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80015ca:	4013      	ands	r3, r2
 80015cc:	68ba      	ldr	r2, [r7, #8]
 80015ce:	0091      	lsls	r1, r2, #2
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	6812      	ldr	r2, [r2, #0]
 80015d4:	430b      	orrs	r3, r1
 80015d6:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80015e2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ea:	041a      	lsls	r2, r3, #16
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	430a      	orrs	r2, r1
 80015f2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80015fe:	fb02 f303 	mul.w	r3, r2, r3
 8001602:	68ba      	ldr	r2, [r7, #8]
 8001604:	4413      	add	r3, r2
 8001606:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001610:	4b74      	ldr	r3, [pc, #464]	@ (80017e4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001612:	4013      	ands	r3, r2
 8001614:	68ba      	ldr	r2, [r7, #8]
 8001616:	0091      	lsls	r1, r2, #2
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	6812      	ldr	r2, [r2, #0]
 800161c:	430b      	orrs	r3, r1
 800161e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800162a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001632:	041a      	lsls	r2, r3, #16
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	430a      	orrs	r2, r1
 800163a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001646:	fb02 f303 	mul.w	r3, r2, r3
 800164a:	68ba      	ldr	r2, [r7, #8]
 800164c:	4413      	add	r3, r2
 800164e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8001658:	4b62      	ldr	r3, [pc, #392]	@ (80017e4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800165a:	4013      	ands	r3, r2
 800165c:	68ba      	ldr	r2, [r7, #8]
 800165e:	0091      	lsls	r1, r2, #2
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	6812      	ldr	r2, [r2, #0]
 8001664:	430b      	orrs	r3, r1
 8001666:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001672:	fb02 f303 	mul.w	r3, r2, r3
 8001676:	68ba      	ldr	r2, [r7, #8]
 8001678:	4413      	add	r3, r2
 800167a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001684:	4b57      	ldr	r3, [pc, #348]	@ (80017e4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001686:	4013      	ands	r3, r2
 8001688:	68ba      	ldr	r2, [r7, #8]
 800168a:	0091      	lsls	r1, r2, #2
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	6812      	ldr	r2, [r2, #0]
 8001690:	430b      	orrs	r3, r1
 8001692:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800169e:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016a6:	041a      	lsls	r2, r3, #16
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	430a      	orrs	r2, r1
 80016ae:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	68ba      	ldr	r2, [r7, #8]
 80016ba:	4413      	add	r3, r2
 80016bc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80016c6:	4b47      	ldr	r3, [pc, #284]	@ (80017e4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80016c8:	4013      	ands	r3, r2
 80016ca:	68ba      	ldr	r2, [r7, #8]
 80016cc:	0091      	lsls	r1, r2, #2
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	6812      	ldr	r2, [r2, #0]
 80016d2:	430b      	orrs	r3, r1
 80016d4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80016e0:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016e8:	041a      	lsls	r2, r3, #16
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	430a      	orrs	r2, r1
 80016f0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80016fc:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001704:	061a      	lsls	r2, r3, #24
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	430a      	orrs	r2, r1
 800170c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001714:	4b34      	ldr	r3, [pc, #208]	@ (80017e8 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8001716:	4413      	add	r3, r2
 8001718:	009a      	lsls	r2, r3, #2
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	441a      	add	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001736:	00db      	lsls	r3, r3, #3
 8001738:	441a      	add	r2, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001746:	6879      	ldr	r1, [r7, #4]
 8001748:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800174a:	fb01 f303 	mul.w	r3, r1, r3
 800174e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8001750:	441a      	add	r2, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800175e:	6879      	ldr	r1, [r7, #4]
 8001760:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8001762:	fb01 f303 	mul.w	r3, r1, r3
 8001766:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8001768:	441a      	add	r2, r3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001776:	6879      	ldr	r1, [r7, #4]
 8001778:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800177a:	fb01 f303 	mul.w	r3, r1, r3
 800177e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8001780:	441a      	add	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001792:	00db      	lsls	r3, r3, #3
 8001794:	441a      	add	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017a6:	6879      	ldr	r1, [r7, #4]
 80017a8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80017aa:	fb01 f303 	mul.w	r3, r1, r3
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	441a      	add	r2, r3
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017c2:	6879      	ldr	r1, [r7, #4]
 80017c4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80017c6:	fb01 f303 	mul.w	r3, r1, r3
 80017ca:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80017cc:	441a      	add	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017da:	4a04      	ldr	r2, [pc, #16]	@ (80017ec <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d915      	bls.n	800180c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80017e0:	e006      	b.n	80017f0 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80017e2:	bf00      	nop
 80017e4:	ffff0003 	.word	0xffff0003
 80017e8:	10002b00 	.word	0x10002b00
 80017ec:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80017f6:	f043 0220 	orr.w	r2, r3, #32
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2203      	movs	r2, #3
 8001804:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e010      	b.n	800182e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001810:	60fb      	str	r3, [r7, #12]
 8001812:	e005      	b.n	8001820 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2200      	movs	r2, #0
 8001818:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	3304      	adds	r3, #4
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001826:	68fa      	ldr	r2, [r7, #12]
 8001828:	429a      	cmp	r2, r3
 800182a:	d3f3      	bcc.n	8001814 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop

0800183c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800183c:	b480      	push	{r7}
 800183e:	b089      	sub	sp, #36	@ 0x24
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
 8001848:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d10a      	bne.n	8001868 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800185a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001862:	4313      	orrs	r3, r2
 8001864:	61fb      	str	r3, [r7, #28]
 8001866:	e00a      	b.n	800187e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8001870:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8001876:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001878:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800187c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	6a1b      	ldr	r3, [r3, #32]
 8001882:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001888:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800188e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001894:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800189c:	4313      	orrs	r3, r2
 800189e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80018aa:	6839      	ldr	r1, [r7, #0]
 80018ac:	fb01 f303 	mul.w	r3, r1, r3
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	4413      	add	r3, r2
 80018b4:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	69fa      	ldr	r2, [r7, #28]
 80018ba:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	3304      	adds	r3, #4
 80018c0:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	693a      	ldr	r2, [r7, #16]
 80018c6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80018c8:	69bb      	ldr	r3, [r7, #24]
 80018ca:	3304      	adds	r3, #4
 80018cc:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80018ce:	2300      	movs	r3, #0
 80018d0:	617b      	str	r3, [r7, #20]
 80018d2:	e020      	b.n	8001916 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	3303      	adds	r3, #3
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	4413      	add	r3, r2
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	3302      	adds	r3, #2
 80018e4:	6879      	ldr	r1, [r7, #4]
 80018e6:	440b      	add	r3, r1
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80018ec:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	3301      	adds	r3, #1
 80018f2:	6879      	ldr	r1, [r7, #4]
 80018f4:	440b      	add	r3, r1
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80018fa:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80018fc:	6879      	ldr	r1, [r7, #4]
 80018fe:	697a      	ldr	r2, [r7, #20]
 8001900:	440a      	add	r2, r1
 8001902:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001904:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	3304      	adds	r3, #4
 800190e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	3304      	adds	r3, #4
 8001914:	617b      	str	r3, [r7, #20]
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	4a06      	ldr	r2, [pc, #24]	@ (8001934 <FDCAN_CopyMessageToRAM+0xf8>)
 800191c:	5cd3      	ldrb	r3, [r2, r3]
 800191e:	461a      	mov	r2, r3
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	4293      	cmp	r3, r2
 8001924:	d3d6      	bcc.n	80018d4 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8001926:	bf00      	nop
 8001928:	bf00      	nop
 800192a:	3724      	adds	r7, #36	@ 0x24
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	08004234 	.word	0x08004234

08001938 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001938:	b480      	push	{r7}
 800193a:	b089      	sub	sp, #36	@ 0x24
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001942:	2300      	movs	r3, #0
 8001944:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001946:	4b86      	ldr	r3, [pc, #536]	@ (8001b60 <HAL_GPIO_Init+0x228>)
 8001948:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800194a:	e18c      	b.n	8001c66 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	2101      	movs	r1, #1
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	fa01 f303 	lsl.w	r3, r1, r3
 8001958:	4013      	ands	r3, r2
 800195a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	2b00      	cmp	r3, #0
 8001960:	f000 817e 	beq.w	8001c60 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 0303 	and.w	r3, r3, #3
 800196c:	2b01      	cmp	r3, #1
 800196e:	d005      	beq.n	800197c <HAL_GPIO_Init+0x44>
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f003 0303 	and.w	r3, r3, #3
 8001978:	2b02      	cmp	r3, #2
 800197a:	d130      	bne.n	80019de <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	2203      	movs	r2, #3
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	43db      	mvns	r3, r3
 800198e:	69ba      	ldr	r2, [r7, #24]
 8001990:	4013      	ands	r3, r2
 8001992:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	68da      	ldr	r2, [r3, #12]
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019b2:	2201      	movs	r2, #1
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	43db      	mvns	r3, r3
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	4013      	ands	r3, r2
 80019c0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	091b      	lsrs	r3, r3, #4
 80019c8:	f003 0201 	and.w	r2, r3, #1
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f003 0303 	and.w	r3, r3, #3
 80019e6:	2b03      	cmp	r3, #3
 80019e8:	d017      	beq.n	8001a1a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	2203      	movs	r2, #3
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43db      	mvns	r3, r3
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	4013      	ands	r3, r2
 8001a00:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	689a      	ldr	r2, [r3, #8]
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0e:	69ba      	ldr	r2, [r7, #24]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	69ba      	ldr	r2, [r7, #24]
 8001a18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f003 0303 	and.w	r3, r3, #3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d123      	bne.n	8001a6e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	08da      	lsrs	r2, r3, #3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	3208      	adds	r2, #8
 8001a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	f003 0307 	and.w	r3, r3, #7
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	220f      	movs	r2, #15
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	43db      	mvns	r3, r3
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	4013      	ands	r3, r2
 8001a48:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	691a      	ldr	r2, [r3, #16]
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	f003 0307 	and.w	r3, r3, #7
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	69ba      	ldr	r2, [r7, #24]
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	08da      	lsrs	r2, r3, #3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3208      	adds	r2, #8
 8001a68:	69b9      	ldr	r1, [r7, #24]
 8001a6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	2203      	movs	r2, #3
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	43db      	mvns	r3, r3
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	4013      	ands	r3, r2
 8001a84:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 0203 	and.w	r2, r3, #3
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	69ba      	ldr	r2, [r7, #24]
 8001aa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f000 80d8 	beq.w	8001c60 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ab0:	4b2c      	ldr	r3, [pc, #176]	@ (8001b64 <HAL_GPIO_Init+0x22c>)
 8001ab2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ab6:	4a2b      	ldr	r2, [pc, #172]	@ (8001b64 <HAL_GPIO_Init+0x22c>)
 8001ab8:	f043 0302 	orr.w	r3, r3, #2
 8001abc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001ac0:	4b28      	ldr	r3, [pc, #160]	@ (8001b64 <HAL_GPIO_Init+0x22c>)
 8001ac2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ace:	4a26      	ldr	r2, [pc, #152]	@ (8001b68 <HAL_GPIO_Init+0x230>)
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	089b      	lsrs	r3, r3, #2
 8001ad4:	3302      	adds	r3, #2
 8001ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	f003 0303 	and.w	r3, r3, #3
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	220f      	movs	r2, #15
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	43db      	mvns	r3, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4013      	ands	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4a1d      	ldr	r2, [pc, #116]	@ (8001b6c <HAL_GPIO_Init+0x234>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d04a      	beq.n	8001b90 <HAL_GPIO_Init+0x258>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4a1c      	ldr	r2, [pc, #112]	@ (8001b70 <HAL_GPIO_Init+0x238>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d02b      	beq.n	8001b5a <HAL_GPIO_Init+0x222>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a1b      	ldr	r2, [pc, #108]	@ (8001b74 <HAL_GPIO_Init+0x23c>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d025      	beq.n	8001b56 <HAL_GPIO_Init+0x21e>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a1a      	ldr	r2, [pc, #104]	@ (8001b78 <HAL_GPIO_Init+0x240>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d01f      	beq.n	8001b52 <HAL_GPIO_Init+0x21a>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a19      	ldr	r2, [pc, #100]	@ (8001b7c <HAL_GPIO_Init+0x244>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d019      	beq.n	8001b4e <HAL_GPIO_Init+0x216>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a18      	ldr	r2, [pc, #96]	@ (8001b80 <HAL_GPIO_Init+0x248>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d013      	beq.n	8001b4a <HAL_GPIO_Init+0x212>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a17      	ldr	r2, [pc, #92]	@ (8001b84 <HAL_GPIO_Init+0x24c>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d00d      	beq.n	8001b46 <HAL_GPIO_Init+0x20e>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a16      	ldr	r2, [pc, #88]	@ (8001b88 <HAL_GPIO_Init+0x250>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d007      	beq.n	8001b42 <HAL_GPIO_Init+0x20a>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4a15      	ldr	r2, [pc, #84]	@ (8001b8c <HAL_GPIO_Init+0x254>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d101      	bne.n	8001b3e <HAL_GPIO_Init+0x206>
 8001b3a:	2309      	movs	r3, #9
 8001b3c:	e029      	b.n	8001b92 <HAL_GPIO_Init+0x25a>
 8001b3e:	230a      	movs	r3, #10
 8001b40:	e027      	b.n	8001b92 <HAL_GPIO_Init+0x25a>
 8001b42:	2307      	movs	r3, #7
 8001b44:	e025      	b.n	8001b92 <HAL_GPIO_Init+0x25a>
 8001b46:	2306      	movs	r3, #6
 8001b48:	e023      	b.n	8001b92 <HAL_GPIO_Init+0x25a>
 8001b4a:	2305      	movs	r3, #5
 8001b4c:	e021      	b.n	8001b92 <HAL_GPIO_Init+0x25a>
 8001b4e:	2304      	movs	r3, #4
 8001b50:	e01f      	b.n	8001b92 <HAL_GPIO_Init+0x25a>
 8001b52:	2303      	movs	r3, #3
 8001b54:	e01d      	b.n	8001b92 <HAL_GPIO_Init+0x25a>
 8001b56:	2302      	movs	r3, #2
 8001b58:	e01b      	b.n	8001b92 <HAL_GPIO_Init+0x25a>
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e019      	b.n	8001b92 <HAL_GPIO_Init+0x25a>
 8001b5e:	bf00      	nop
 8001b60:	58000080 	.word	0x58000080
 8001b64:	58024400 	.word	0x58024400
 8001b68:	58000400 	.word	0x58000400
 8001b6c:	58020000 	.word	0x58020000
 8001b70:	58020400 	.word	0x58020400
 8001b74:	58020800 	.word	0x58020800
 8001b78:	58020c00 	.word	0x58020c00
 8001b7c:	58021000 	.word	0x58021000
 8001b80:	58021400 	.word	0x58021400
 8001b84:	58021800 	.word	0x58021800
 8001b88:	58021c00 	.word	0x58021c00
 8001b8c:	58022400 	.word	0x58022400
 8001b90:	2300      	movs	r3, #0
 8001b92:	69fa      	ldr	r2, [r7, #28]
 8001b94:	f002 0203 	and.w	r2, r2, #3
 8001b98:	0092      	lsls	r2, r2, #2
 8001b9a:	4093      	lsls	r3, r2
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ba2:	4938      	ldr	r1, [pc, #224]	@ (8001c84 <HAL_GPIO_Init+0x34c>)
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	089b      	lsrs	r3, r3, #2
 8001ba8:	3302      	adds	r3, #2
 8001baa:	69ba      	ldr	r2, [r7, #24]
 8001bac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001bb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d003      	beq.n	8001bd6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001bd6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001bde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	43db      	mvns	r3, r3
 8001bea:	69ba      	ldr	r2, [r7, #24]
 8001bec:	4013      	ands	r3, r2
 8001bee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d003      	beq.n	8001c04 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001c04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	43db      	mvns	r3, r3
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d003      	beq.n	8001c30 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	69ba      	ldr	r2, [r7, #24]
 8001c34:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	4013      	ands	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d003      	beq.n	8001c5a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	3301      	adds	r3, #1
 8001c64:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	f47f ae6b 	bne.w	800194c <HAL_GPIO_Init+0x14>
  }
}
 8001c76:	bf00      	nop
 8001c78:	bf00      	nop
 8001c7a:	3724      	adds	r7, #36	@ 0x24
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	58000400 	.word	0x58000400

08001c88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	460b      	mov	r3, r1
 8001c92:	807b      	strh	r3, [r7, #2]
 8001c94:	4613      	mov	r3, r2
 8001c96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c98:	787b      	ldrb	r3, [r7, #1]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d003      	beq.n	8001ca6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c9e:	887a      	ldrh	r2, [r7, #2]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001ca4:	e003      	b.n	8001cae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001ca6:	887b      	ldrh	r3, [r7, #2]
 8001ca8:	041a      	lsls	r2, r3, #16
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	619a      	str	r2, [r3, #24]
}
 8001cae:	bf00      	nop
 8001cb0:	370c      	adds	r7, #12
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
	...

08001cbc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001cc4:	4b19      	ldr	r3, [pc, #100]	@ (8001d2c <HAL_PWREx_ConfigSupply+0x70>)
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	f003 0304 	and.w	r3, r3, #4
 8001ccc:	2b04      	cmp	r3, #4
 8001cce:	d00a      	beq.n	8001ce6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001cd0:	4b16      	ldr	r3, [pc, #88]	@ (8001d2c <HAL_PWREx_ConfigSupply+0x70>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	f003 0307 	and.w	r3, r3, #7
 8001cd8:	687a      	ldr	r2, [r7, #4]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d001      	beq.n	8001ce2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e01f      	b.n	8001d22 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	e01d      	b.n	8001d22 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001ce6:	4b11      	ldr	r3, [pc, #68]	@ (8001d2c <HAL_PWREx_ConfigSupply+0x70>)
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	f023 0207 	bic.w	r2, r3, #7
 8001cee:	490f      	ldr	r1, [pc, #60]	@ (8001d2c <HAL_PWREx_ConfigSupply+0x70>)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001cf6:	f7fe feed 	bl	8000ad4 <HAL_GetTick>
 8001cfa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001cfc:	e009      	b.n	8001d12 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001cfe:	f7fe fee9 	bl	8000ad4 <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d0c:	d901      	bls.n	8001d12 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e007      	b.n	8001d22 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d12:	4b06      	ldr	r3, [pc, #24]	@ (8001d2c <HAL_PWREx_ConfigSupply+0x70>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d1e:	d1ee      	bne.n	8001cfe <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	58024800 	.word	0x58024800

08001d30 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b08c      	sub	sp, #48	@ 0x30
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d101      	bne.n	8001d42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e3c8      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	f000 8087 	beq.w	8001e5e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d50:	4b88      	ldr	r3, [pc, #544]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001d52:	691b      	ldr	r3, [r3, #16]
 8001d54:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d5a:	4b86      	ldr	r3, [pc, #536]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d62:	2b10      	cmp	r3, #16
 8001d64:	d007      	beq.n	8001d76 <HAL_RCC_OscConfig+0x46>
 8001d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d68:	2b18      	cmp	r3, #24
 8001d6a:	d110      	bne.n	8001d8e <HAL_RCC_OscConfig+0x5e>
 8001d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d6e:	f003 0303 	and.w	r3, r3, #3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d10b      	bne.n	8001d8e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d76:	4b7f      	ldr	r3, [pc, #508]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d06c      	beq.n	8001e5c <HAL_RCC_OscConfig+0x12c>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d168      	bne.n	8001e5c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e3a2      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d96:	d106      	bne.n	8001da6 <HAL_RCC_OscConfig+0x76>
 8001d98:	4b76      	ldr	r3, [pc, #472]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a75      	ldr	r2, [pc, #468]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001d9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001da2:	6013      	str	r3, [r2, #0]
 8001da4:	e02e      	b.n	8001e04 <HAL_RCC_OscConfig+0xd4>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d10c      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x98>
 8001dae:	4b71      	ldr	r3, [pc, #452]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a70      	ldr	r2, [pc, #448]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001db4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001db8:	6013      	str	r3, [r2, #0]
 8001dba:	4b6e      	ldr	r3, [pc, #440]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a6d      	ldr	r2, [pc, #436]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001dc0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dc4:	6013      	str	r3, [r2, #0]
 8001dc6:	e01d      	b.n	8001e04 <HAL_RCC_OscConfig+0xd4>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001dd0:	d10c      	bne.n	8001dec <HAL_RCC_OscConfig+0xbc>
 8001dd2:	4b68      	ldr	r3, [pc, #416]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a67      	ldr	r2, [pc, #412]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001dd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ddc:	6013      	str	r3, [r2, #0]
 8001dde:	4b65      	ldr	r3, [pc, #404]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a64      	ldr	r2, [pc, #400]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001de4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001de8:	6013      	str	r3, [r2, #0]
 8001dea:	e00b      	b.n	8001e04 <HAL_RCC_OscConfig+0xd4>
 8001dec:	4b61      	ldr	r3, [pc, #388]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a60      	ldr	r2, [pc, #384]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001df2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001df6:	6013      	str	r3, [r2, #0]
 8001df8:	4b5e      	ldr	r3, [pc, #376]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a5d      	ldr	r2, [pc, #372]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001dfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d013      	beq.n	8001e34 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e0c:	f7fe fe62 	bl	8000ad4 <HAL_GetTick>
 8001e10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e12:	e008      	b.n	8001e26 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e14:	f7fe fe5e 	bl	8000ad4 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	2b64      	cmp	r3, #100	@ 0x64
 8001e20:	d901      	bls.n	8001e26 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e22:	2303      	movs	r3, #3
 8001e24:	e356      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e26:	4b53      	ldr	r3, [pc, #332]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d0f0      	beq.n	8001e14 <HAL_RCC_OscConfig+0xe4>
 8001e32:	e014      	b.n	8001e5e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e34:	f7fe fe4e 	bl	8000ad4 <HAL_GetTick>
 8001e38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e3c:	f7fe fe4a 	bl	8000ad4 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b64      	cmp	r3, #100	@ 0x64
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e342      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e4e:	4b49      	ldr	r3, [pc, #292]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1f0      	bne.n	8001e3c <HAL_RCC_OscConfig+0x10c>
 8001e5a:	e000      	b.n	8001e5e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	f000 808c 	beq.w	8001f84 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e6c:	4b41      	ldr	r3, [pc, #260]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001e6e:	691b      	ldr	r3, [r3, #16]
 8001e70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001e74:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001e76:	4b3f      	ldr	r3, [pc, #252]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001e7c:	6a3b      	ldr	r3, [r7, #32]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d007      	beq.n	8001e92 <HAL_RCC_OscConfig+0x162>
 8001e82:	6a3b      	ldr	r3, [r7, #32]
 8001e84:	2b18      	cmp	r3, #24
 8001e86:	d137      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x1c8>
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	f003 0303 	and.w	r3, r3, #3
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d132      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e92:	4b38      	ldr	r3, [pc, #224]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0304 	and.w	r3, r3, #4
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d005      	beq.n	8001eaa <HAL_RCC_OscConfig+0x17a>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d101      	bne.n	8001eaa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e314      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001eaa:	4b32      	ldr	r3, [pc, #200]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f023 0219 	bic.w	r2, r3, #25
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	492f      	ldr	r1, [pc, #188]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ebc:	f7fe fe0a 	bl	8000ad4 <HAL_GetTick>
 8001ec0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ec2:	e008      	b.n	8001ed6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ec4:	f7fe fe06 	bl	8000ad4 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d901      	bls.n	8001ed6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e2fe      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ed6:	4b27      	ldr	r3, [pc, #156]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0304 	and.w	r3, r3, #4
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d0f0      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ee2:	4b24      	ldr	r3, [pc, #144]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	061b      	lsls	r3, r3, #24
 8001ef0:	4920      	ldr	r1, [pc, #128]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ef6:	e045      	b.n	8001f84 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d026      	beq.n	8001f4e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001f00:	4b1c      	ldr	r3, [pc, #112]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f023 0219 	bic.w	r2, r3, #25
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	4919      	ldr	r1, [pc, #100]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f12:	f7fe fddf 	bl	8000ad4 <HAL_GetTick>
 8001f16:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f18:	e008      	b.n	8001f2c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f1a:	f7fe fddb 	bl	8000ad4 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e2d3      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f2c:	4b11      	ldr	r3, [pc, #68]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d0f0      	beq.n	8001f1a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f38:	4b0e      	ldr	r3, [pc, #56]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	691b      	ldr	r3, [r3, #16]
 8001f44:	061b      	lsls	r3, r3, #24
 8001f46:	490b      	ldr	r1, [pc, #44]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	604b      	str	r3, [r1, #4]
 8001f4c:	e01a      	b.n	8001f84 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f4e:	4b09      	ldr	r3, [pc, #36]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a08      	ldr	r2, [pc, #32]	@ (8001f74 <HAL_RCC_OscConfig+0x244>)
 8001f54:	f023 0301 	bic.w	r3, r3, #1
 8001f58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f5a:	f7fe fdbb 	bl	8000ad4 <HAL_GetTick>
 8001f5e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f60:	e00a      	b.n	8001f78 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f62:	f7fe fdb7 	bl	8000ad4 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d903      	bls.n	8001f78 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e2af      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
 8001f74:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f78:	4b96      	ldr	r3, [pc, #600]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0304 	and.w	r3, r3, #4
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d1ee      	bne.n	8001f62 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0310 	and.w	r3, r3, #16
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d06a      	beq.n	8002066 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f90:	4b90      	ldr	r3, [pc, #576]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 8001f92:	691b      	ldr	r3, [r3, #16]
 8001f94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f98:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001f9a:	4b8e      	ldr	r3, [pc, #568]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f9e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	2b08      	cmp	r3, #8
 8001fa4:	d007      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x286>
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	2b18      	cmp	r3, #24
 8001faa:	d11b      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x2b4>
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	f003 0303 	and.w	r3, r3, #3
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d116      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001fb6:	4b87      	ldr	r3, [pc, #540]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d005      	beq.n	8001fce <HAL_RCC_OscConfig+0x29e>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	69db      	ldr	r3, [r3, #28]
 8001fc6:	2b80      	cmp	r3, #128	@ 0x80
 8001fc8:	d001      	beq.n	8001fce <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e282      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001fce:	4b81      	ldr	r3, [pc, #516]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a1b      	ldr	r3, [r3, #32]
 8001fda:	061b      	lsls	r3, r3, #24
 8001fdc:	497d      	ldr	r1, [pc, #500]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001fe2:	e040      	b.n	8002066 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	69db      	ldr	r3, [r3, #28]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d023      	beq.n	8002034 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001fec:	4b79      	ldr	r3, [pc, #484]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a78      	ldr	r2, [pc, #480]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 8001ff2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ff6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff8:	f7fe fd6c 	bl	8000ad4 <HAL_GetTick>
 8001ffc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001ffe:	e008      	b.n	8002012 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002000:	f7fe fd68 	bl	8000ad4 <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b02      	cmp	r3, #2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e260      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002012:	4b70      	ldr	r3, [pc, #448]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800201a:	2b00      	cmp	r3, #0
 800201c:	d0f0      	beq.n	8002000 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800201e:	4b6d      	ldr	r3, [pc, #436]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6a1b      	ldr	r3, [r3, #32]
 800202a:	061b      	lsls	r3, r3, #24
 800202c:	4969      	ldr	r1, [pc, #420]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 800202e:	4313      	orrs	r3, r2
 8002030:	60cb      	str	r3, [r1, #12]
 8002032:	e018      	b.n	8002066 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002034:	4b67      	ldr	r3, [pc, #412]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a66      	ldr	r2, [pc, #408]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 800203a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800203e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002040:	f7fe fd48 	bl	8000ad4 <HAL_GetTick>
 8002044:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002046:	e008      	b.n	800205a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002048:	f7fe fd44 	bl	8000ad4 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d901      	bls.n	800205a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e23c      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800205a:	4b5e      	ldr	r3, [pc, #376]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002062:	2b00      	cmp	r3, #0
 8002064:	d1f0      	bne.n	8002048 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0308 	and.w	r3, r3, #8
 800206e:	2b00      	cmp	r3, #0
 8002070:	d036      	beq.n	80020e0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	695b      	ldr	r3, [r3, #20]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d019      	beq.n	80020ae <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800207a:	4b56      	ldr	r3, [pc, #344]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 800207c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800207e:	4a55      	ldr	r2, [pc, #340]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 8002080:	f043 0301 	orr.w	r3, r3, #1
 8002084:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002086:	f7fe fd25 	bl	8000ad4 <HAL_GetTick>
 800208a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800208c:	e008      	b.n	80020a0 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800208e:	f7fe fd21 	bl	8000ad4 <HAL_GetTick>
 8002092:	4602      	mov	r2, r0
 8002094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	2b02      	cmp	r3, #2
 800209a:	d901      	bls.n	80020a0 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800209c:	2303      	movs	r3, #3
 800209e:	e219      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020a0:	4b4c      	ldr	r3, [pc, #304]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 80020a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020a4:	f003 0302 	and.w	r3, r3, #2
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d0f0      	beq.n	800208e <HAL_RCC_OscConfig+0x35e>
 80020ac:	e018      	b.n	80020e0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020ae:	4b49      	ldr	r3, [pc, #292]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 80020b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020b2:	4a48      	ldr	r2, [pc, #288]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 80020b4:	f023 0301 	bic.w	r3, r3, #1
 80020b8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020ba:	f7fe fd0b 	bl	8000ad4 <HAL_GetTick>
 80020be:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020c0:	e008      	b.n	80020d4 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020c2:	f7fe fd07 	bl	8000ad4 <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d901      	bls.n	80020d4 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e1ff      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020d4:	4b3f      	ldr	r3, [pc, #252]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 80020d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020d8:	f003 0302 	and.w	r3, r3, #2
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d1f0      	bne.n	80020c2 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0320 	and.w	r3, r3, #32
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d036      	beq.n	800215a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d019      	beq.n	8002128 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80020f4:	4b37      	ldr	r3, [pc, #220]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a36      	ldr	r2, [pc, #216]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 80020fa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020fe:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002100:	f7fe fce8 	bl	8000ad4 <HAL_GetTick>
 8002104:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002106:	e008      	b.n	800211a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002108:	f7fe fce4 	bl	8000ad4 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	2b02      	cmp	r3, #2
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e1dc      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800211a:	4b2e      	ldr	r3, [pc, #184]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d0f0      	beq.n	8002108 <HAL_RCC_OscConfig+0x3d8>
 8002126:	e018      	b.n	800215a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002128:	4b2a      	ldr	r3, [pc, #168]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a29      	ldr	r2, [pc, #164]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 800212e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002132:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002134:	f7fe fcce 	bl	8000ad4 <HAL_GetTick>
 8002138:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800213a:	e008      	b.n	800214e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800213c:	f7fe fcca 	bl	8000ad4 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b02      	cmp	r3, #2
 8002148:	d901      	bls.n	800214e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e1c2      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800214e:	4b21      	ldr	r3, [pc, #132]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d1f0      	bne.n	800213c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0304 	and.w	r3, r3, #4
 8002162:	2b00      	cmp	r3, #0
 8002164:	f000 8086 	beq.w	8002274 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002168:	4b1b      	ldr	r3, [pc, #108]	@ (80021d8 <HAL_RCC_OscConfig+0x4a8>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a1a      	ldr	r2, [pc, #104]	@ (80021d8 <HAL_RCC_OscConfig+0x4a8>)
 800216e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002172:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002174:	f7fe fcae 	bl	8000ad4 <HAL_GetTick>
 8002178:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800217a:	e008      	b.n	800218e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800217c:	f7fe fcaa 	bl	8000ad4 <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	2b64      	cmp	r3, #100	@ 0x64
 8002188:	d901      	bls.n	800218e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e1a2      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800218e:	4b12      	ldr	r3, [pc, #72]	@ (80021d8 <HAL_RCC_OscConfig+0x4a8>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002196:	2b00      	cmp	r3, #0
 8002198:	d0f0      	beq.n	800217c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d106      	bne.n	80021b0 <HAL_RCC_OscConfig+0x480>
 80021a2:	4b0c      	ldr	r3, [pc, #48]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 80021a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021a6:	4a0b      	ldr	r2, [pc, #44]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 80021a8:	f043 0301 	orr.w	r3, r3, #1
 80021ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80021ae:	e032      	b.n	8002216 <HAL_RCC_OscConfig+0x4e6>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d111      	bne.n	80021dc <HAL_RCC_OscConfig+0x4ac>
 80021b8:	4b06      	ldr	r3, [pc, #24]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 80021ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021bc:	4a05      	ldr	r2, [pc, #20]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 80021be:	f023 0301 	bic.w	r3, r3, #1
 80021c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80021c4:	4b03      	ldr	r3, [pc, #12]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 80021c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021c8:	4a02      	ldr	r2, [pc, #8]	@ (80021d4 <HAL_RCC_OscConfig+0x4a4>)
 80021ca:	f023 0304 	bic.w	r3, r3, #4
 80021ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80021d0:	e021      	b.n	8002216 <HAL_RCC_OscConfig+0x4e6>
 80021d2:	bf00      	nop
 80021d4:	58024400 	.word	0x58024400
 80021d8:	58024800 	.word	0x58024800
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	2b05      	cmp	r3, #5
 80021e2:	d10c      	bne.n	80021fe <HAL_RCC_OscConfig+0x4ce>
 80021e4:	4b83      	ldr	r3, [pc, #524]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 80021e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021e8:	4a82      	ldr	r2, [pc, #520]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 80021ea:	f043 0304 	orr.w	r3, r3, #4
 80021ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80021f0:	4b80      	ldr	r3, [pc, #512]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 80021f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021f4:	4a7f      	ldr	r2, [pc, #508]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 80021f6:	f043 0301 	orr.w	r3, r3, #1
 80021fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80021fc:	e00b      	b.n	8002216 <HAL_RCC_OscConfig+0x4e6>
 80021fe:	4b7d      	ldr	r3, [pc, #500]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002202:	4a7c      	ldr	r2, [pc, #496]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002204:	f023 0301 	bic.w	r3, r3, #1
 8002208:	6713      	str	r3, [r2, #112]	@ 0x70
 800220a:	4b7a      	ldr	r3, [pc, #488]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 800220c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800220e:	4a79      	ldr	r2, [pc, #484]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002210:	f023 0304 	bic.w	r3, r3, #4
 8002214:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d015      	beq.n	800224a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800221e:	f7fe fc59 	bl	8000ad4 <HAL_GetTick>
 8002222:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002224:	e00a      	b.n	800223c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002226:	f7fe fc55 	bl	8000ad4 <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002234:	4293      	cmp	r3, r2
 8002236:	d901      	bls.n	800223c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e14b      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800223c:	4b6d      	ldr	r3, [pc, #436]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 800223e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d0ee      	beq.n	8002226 <HAL_RCC_OscConfig+0x4f6>
 8002248:	e014      	b.n	8002274 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800224a:	f7fe fc43 	bl	8000ad4 <HAL_GetTick>
 800224e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002250:	e00a      	b.n	8002268 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002252:	f7fe fc3f 	bl	8000ad4 <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002260:	4293      	cmp	r3, r2
 8002262:	d901      	bls.n	8002268 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8002264:	2303      	movs	r3, #3
 8002266:	e135      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002268:	4b62      	ldr	r3, [pc, #392]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 800226a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d1ee      	bne.n	8002252 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002278:	2b00      	cmp	r3, #0
 800227a:	f000 812a 	beq.w	80024d2 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800227e:	4b5d      	ldr	r3, [pc, #372]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002280:	691b      	ldr	r3, [r3, #16]
 8002282:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002286:	2b18      	cmp	r3, #24
 8002288:	f000 80ba 	beq.w	8002400 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002290:	2b02      	cmp	r3, #2
 8002292:	f040 8095 	bne.w	80023c0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002296:	4b57      	ldr	r3, [pc, #348]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a56      	ldr	r2, [pc, #344]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 800229c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a2:	f7fe fc17 	bl	8000ad4 <HAL_GetTick>
 80022a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022aa:	f7fe fc13 	bl	8000ad4 <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e10b      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022bc:	4b4d      	ldr	r3, [pc, #308]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1f0      	bne.n	80022aa <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022c8:	4b4a      	ldr	r3, [pc, #296]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 80022ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80022cc:	4b4a      	ldr	r3, [pc, #296]	@ (80023f8 <HAL_RCC_OscConfig+0x6c8>)
 80022ce:	4013      	ands	r3, r2
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80022d8:	0112      	lsls	r2, r2, #4
 80022da:	430a      	orrs	r2, r1
 80022dc:	4945      	ldr	r1, [pc, #276]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	628b      	str	r3, [r1, #40]	@ 0x28
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e6:	3b01      	subs	r3, #1
 80022e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022f0:	3b01      	subs	r3, #1
 80022f2:	025b      	lsls	r3, r3, #9
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	431a      	orrs	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022fc:	3b01      	subs	r3, #1
 80022fe:	041b      	lsls	r3, r3, #16
 8002300:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002304:	431a      	orrs	r2, r3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800230a:	3b01      	subs	r3, #1
 800230c:	061b      	lsls	r3, r3, #24
 800230e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002312:	4938      	ldr	r1, [pc, #224]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002314:	4313      	orrs	r3, r2
 8002316:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002318:	4b36      	ldr	r3, [pc, #216]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 800231a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800231c:	4a35      	ldr	r2, [pc, #212]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 800231e:	f023 0301 	bic.w	r3, r3, #1
 8002322:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002324:	4b33      	ldr	r3, [pc, #204]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002326:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002328:	4b34      	ldr	r3, [pc, #208]	@ (80023fc <HAL_RCC_OscConfig+0x6cc>)
 800232a:	4013      	ands	r3, r2
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002330:	00d2      	lsls	r2, r2, #3
 8002332:	4930      	ldr	r1, [pc, #192]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002334:	4313      	orrs	r3, r2
 8002336:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002338:	4b2e      	ldr	r3, [pc, #184]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 800233a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233c:	f023 020c 	bic.w	r2, r3, #12
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002344:	492b      	ldr	r1, [pc, #172]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002346:	4313      	orrs	r3, r2
 8002348:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800234a:	4b2a      	ldr	r3, [pc, #168]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 800234c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800234e:	f023 0202 	bic.w	r2, r3, #2
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002356:	4927      	ldr	r1, [pc, #156]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002358:	4313      	orrs	r3, r2
 800235a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800235c:	4b25      	ldr	r3, [pc, #148]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 800235e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002360:	4a24      	ldr	r2, [pc, #144]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002362:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002366:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002368:	4b22      	ldr	r3, [pc, #136]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 800236a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800236c:	4a21      	ldr	r2, [pc, #132]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 800236e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002372:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002374:	4b1f      	ldr	r3, [pc, #124]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002378:	4a1e      	ldr	r2, [pc, #120]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 800237a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800237e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002380:	4b1c      	ldr	r3, [pc, #112]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002384:	4a1b      	ldr	r2, [pc, #108]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002386:	f043 0301 	orr.w	r3, r3, #1
 800238a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800238c:	4b19      	ldr	r3, [pc, #100]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a18      	ldr	r2, [pc, #96]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 8002392:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002396:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002398:	f7fe fb9c 	bl	8000ad4 <HAL_GetTick>
 800239c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800239e:	e008      	b.n	80023b2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023a0:	f7fe fb98 	bl	8000ad4 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e090      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023b2:	4b10      	ldr	r3, [pc, #64]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d0f0      	beq.n	80023a0 <HAL_RCC_OscConfig+0x670>
 80023be:	e088      	b.n	80024d2 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023c0:	4b0c      	ldr	r3, [pc, #48]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a0b      	ldr	r2, [pc, #44]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 80023c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023cc:	f7fe fb82 	bl	8000ad4 <HAL_GetTick>
 80023d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80023d2:	e008      	b.n	80023e6 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023d4:	f7fe fb7e 	bl	8000ad4 <HAL_GetTick>
 80023d8:	4602      	mov	r2, r0
 80023da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023dc:	1ad3      	subs	r3, r2, r3
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d901      	bls.n	80023e6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80023e2:	2303      	movs	r3, #3
 80023e4:	e076      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80023e6:	4b03      	ldr	r3, [pc, #12]	@ (80023f4 <HAL_RCC_OscConfig+0x6c4>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d1f0      	bne.n	80023d4 <HAL_RCC_OscConfig+0x6a4>
 80023f2:	e06e      	b.n	80024d2 <HAL_RCC_OscConfig+0x7a2>
 80023f4:	58024400 	.word	0x58024400
 80023f8:	fffffc0c 	.word	0xfffffc0c
 80023fc:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002400:	4b36      	ldr	r3, [pc, #216]	@ (80024dc <HAL_RCC_OscConfig+0x7ac>)
 8002402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002404:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002406:	4b35      	ldr	r3, [pc, #212]	@ (80024dc <HAL_RCC_OscConfig+0x7ac>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002410:	2b01      	cmp	r3, #1
 8002412:	d031      	beq.n	8002478 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	f003 0203 	and.w	r2, r3, #3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800241e:	429a      	cmp	r2, r3
 8002420:	d12a      	bne.n	8002478 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	091b      	lsrs	r3, r3, #4
 8002426:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800242e:	429a      	cmp	r2, r3
 8002430:	d122      	bne.n	8002478 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800243e:	429a      	cmp	r2, r3
 8002440:	d11a      	bne.n	8002478 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	0a5b      	lsrs	r3, r3, #9
 8002446:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800244e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002450:	429a      	cmp	r2, r3
 8002452:	d111      	bne.n	8002478 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	0c1b      	lsrs	r3, r3, #16
 8002458:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002460:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002462:	429a      	cmp	r2, r3
 8002464:	d108      	bne.n	8002478 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	0e1b      	lsrs	r3, r3, #24
 800246a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002472:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002474:	429a      	cmp	r2, r3
 8002476:	d001      	beq.n	800247c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e02b      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800247c:	4b17      	ldr	r3, [pc, #92]	@ (80024dc <HAL_RCC_OscConfig+0x7ac>)
 800247e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002480:	08db      	lsrs	r3, r3, #3
 8002482:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002486:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	429a      	cmp	r2, r3
 8002490:	d01f      	beq.n	80024d2 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002492:	4b12      	ldr	r3, [pc, #72]	@ (80024dc <HAL_RCC_OscConfig+0x7ac>)
 8002494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002496:	4a11      	ldr	r2, [pc, #68]	@ (80024dc <HAL_RCC_OscConfig+0x7ac>)
 8002498:	f023 0301 	bic.w	r3, r3, #1
 800249c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800249e:	f7fe fb19 	bl	8000ad4 <HAL_GetTick>
 80024a2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80024a4:	bf00      	nop
 80024a6:	f7fe fb15 	bl	8000ad4 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d0f9      	beq.n	80024a6 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80024b2:	4b0a      	ldr	r3, [pc, #40]	@ (80024dc <HAL_RCC_OscConfig+0x7ac>)
 80024b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024b6:	4b0a      	ldr	r3, [pc, #40]	@ (80024e0 <HAL_RCC_OscConfig+0x7b0>)
 80024b8:	4013      	ands	r3, r2
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024be:	00d2      	lsls	r2, r2, #3
 80024c0:	4906      	ldr	r1, [pc, #24]	@ (80024dc <HAL_RCC_OscConfig+0x7ac>)
 80024c2:	4313      	orrs	r3, r2
 80024c4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80024c6:	4b05      	ldr	r3, [pc, #20]	@ (80024dc <HAL_RCC_OscConfig+0x7ac>)
 80024c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ca:	4a04      	ldr	r2, [pc, #16]	@ (80024dc <HAL_RCC_OscConfig+0x7ac>)
 80024cc:	f043 0301 	orr.w	r3, r3, #1
 80024d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3730      	adds	r7, #48	@ 0x30
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	58024400 	.word	0x58024400
 80024e0:	ffff0007 	.word	0xffff0007

080024e4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e19c      	b.n	8002832 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024f8:	4b8a      	ldr	r3, [pc, #552]	@ (8002724 <HAL_RCC_ClockConfig+0x240>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 030f 	and.w	r3, r3, #15
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	429a      	cmp	r2, r3
 8002504:	d910      	bls.n	8002528 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002506:	4b87      	ldr	r3, [pc, #540]	@ (8002724 <HAL_RCC_ClockConfig+0x240>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f023 020f 	bic.w	r2, r3, #15
 800250e:	4985      	ldr	r1, [pc, #532]	@ (8002724 <HAL_RCC_ClockConfig+0x240>)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	4313      	orrs	r3, r2
 8002514:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002516:	4b83      	ldr	r3, [pc, #524]	@ (8002724 <HAL_RCC_ClockConfig+0x240>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 030f 	and.w	r3, r3, #15
 800251e:	683a      	ldr	r2, [r7, #0]
 8002520:	429a      	cmp	r2, r3
 8002522:	d001      	beq.n	8002528 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e184      	b.n	8002832 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0304 	and.w	r3, r3, #4
 8002530:	2b00      	cmp	r3, #0
 8002532:	d010      	beq.n	8002556 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	691a      	ldr	r2, [r3, #16]
 8002538:	4b7b      	ldr	r3, [pc, #492]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002540:	429a      	cmp	r2, r3
 8002542:	d908      	bls.n	8002556 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002544:	4b78      	ldr	r3, [pc, #480]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 8002546:	699b      	ldr	r3, [r3, #24]
 8002548:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	691b      	ldr	r3, [r3, #16]
 8002550:	4975      	ldr	r1, [pc, #468]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 8002552:	4313      	orrs	r3, r2
 8002554:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0308 	and.w	r3, r3, #8
 800255e:	2b00      	cmp	r3, #0
 8002560:	d010      	beq.n	8002584 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	695a      	ldr	r2, [r3, #20]
 8002566:	4b70      	ldr	r3, [pc, #448]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 8002568:	69db      	ldr	r3, [r3, #28]
 800256a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800256e:	429a      	cmp	r2, r3
 8002570:	d908      	bls.n	8002584 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002572:	4b6d      	ldr	r3, [pc, #436]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 8002574:	69db      	ldr	r3, [r3, #28]
 8002576:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	695b      	ldr	r3, [r3, #20]
 800257e:	496a      	ldr	r1, [pc, #424]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 8002580:	4313      	orrs	r3, r2
 8002582:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0310 	and.w	r3, r3, #16
 800258c:	2b00      	cmp	r3, #0
 800258e:	d010      	beq.n	80025b2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	699a      	ldr	r2, [r3, #24]
 8002594:	4b64      	ldr	r3, [pc, #400]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 8002596:	69db      	ldr	r3, [r3, #28]
 8002598:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800259c:	429a      	cmp	r2, r3
 800259e:	d908      	bls.n	80025b2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80025a0:	4b61      	ldr	r3, [pc, #388]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 80025a2:	69db      	ldr	r3, [r3, #28]
 80025a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	699b      	ldr	r3, [r3, #24]
 80025ac:	495e      	ldr	r1, [pc, #376]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 80025ae:	4313      	orrs	r3, r2
 80025b0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0320 	and.w	r3, r3, #32
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d010      	beq.n	80025e0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	69da      	ldr	r2, [r3, #28]
 80025c2:	4b59      	ldr	r3, [pc, #356]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 80025c4:	6a1b      	ldr	r3, [r3, #32]
 80025c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d908      	bls.n	80025e0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80025ce:	4b56      	ldr	r3, [pc, #344]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 80025d0:	6a1b      	ldr	r3, [r3, #32]
 80025d2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	4953      	ldr	r1, [pc, #332]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0302 	and.w	r3, r3, #2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d010      	beq.n	800260e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	68da      	ldr	r2, [r3, #12]
 80025f0:	4b4d      	ldr	r3, [pc, #308]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	f003 030f 	and.w	r3, r3, #15
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d908      	bls.n	800260e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025fc:	4b4a      	ldr	r3, [pc, #296]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 80025fe:	699b      	ldr	r3, [r3, #24]
 8002600:	f023 020f 	bic.w	r2, r3, #15
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	4947      	ldr	r1, [pc, #284]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 800260a:	4313      	orrs	r3, r2
 800260c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	2b00      	cmp	r3, #0
 8002618:	d055      	beq.n	80026c6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800261a:	4b43      	ldr	r3, [pc, #268]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	4940      	ldr	r1, [pc, #256]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 8002628:	4313      	orrs	r3, r2
 800262a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	2b02      	cmp	r3, #2
 8002632:	d107      	bne.n	8002644 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002634:	4b3c      	ldr	r3, [pc, #240]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d121      	bne.n	8002684 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e0f6      	b.n	8002832 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	2b03      	cmp	r3, #3
 800264a:	d107      	bne.n	800265c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800264c:	4b36      	ldr	r3, [pc, #216]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d115      	bne.n	8002684 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e0ea      	b.n	8002832 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d107      	bne.n	8002674 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002664:	4b30      	ldr	r3, [pc, #192]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800266c:	2b00      	cmp	r3, #0
 800266e:	d109      	bne.n	8002684 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e0de      	b.n	8002832 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002674:	4b2c      	ldr	r3, [pc, #176]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0304 	and.w	r3, r3, #4
 800267c:	2b00      	cmp	r3, #0
 800267e:	d101      	bne.n	8002684 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e0d6      	b.n	8002832 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002684:	4b28      	ldr	r3, [pc, #160]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 8002686:	691b      	ldr	r3, [r3, #16]
 8002688:	f023 0207 	bic.w	r2, r3, #7
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	4925      	ldr	r1, [pc, #148]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 8002692:	4313      	orrs	r3, r2
 8002694:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002696:	f7fe fa1d 	bl	8000ad4 <HAL_GetTick>
 800269a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800269c:	e00a      	b.n	80026b4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800269e:	f7fe fa19 	bl	8000ad4 <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d901      	bls.n	80026b4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e0be      	b.n	8002832 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	00db      	lsls	r3, r3, #3
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d1eb      	bne.n	800269e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d010      	beq.n	80026f4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	68da      	ldr	r2, [r3, #12]
 80026d6:	4b14      	ldr	r3, [pc, #80]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 80026d8:	699b      	ldr	r3, [r3, #24]
 80026da:	f003 030f 	and.w	r3, r3, #15
 80026de:	429a      	cmp	r2, r3
 80026e0:	d208      	bcs.n	80026f4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026e2:	4b11      	ldr	r3, [pc, #68]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	f023 020f 	bic.w	r2, r3, #15
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	490e      	ldr	r1, [pc, #56]	@ (8002728 <HAL_RCC_ClockConfig+0x244>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002724 <HAL_RCC_ClockConfig+0x240>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 030f 	and.w	r3, r3, #15
 80026fc:	683a      	ldr	r2, [r7, #0]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d214      	bcs.n	800272c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002702:	4b08      	ldr	r3, [pc, #32]	@ (8002724 <HAL_RCC_ClockConfig+0x240>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f023 020f 	bic.w	r2, r3, #15
 800270a:	4906      	ldr	r1, [pc, #24]	@ (8002724 <HAL_RCC_ClockConfig+0x240>)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	4313      	orrs	r3, r2
 8002710:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002712:	4b04      	ldr	r3, [pc, #16]	@ (8002724 <HAL_RCC_ClockConfig+0x240>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 030f 	and.w	r3, r3, #15
 800271a:	683a      	ldr	r2, [r7, #0]
 800271c:	429a      	cmp	r2, r3
 800271e:	d005      	beq.n	800272c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e086      	b.n	8002832 <HAL_RCC_ClockConfig+0x34e>
 8002724:	52002000 	.word	0x52002000
 8002728:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0304 	and.w	r3, r3, #4
 8002734:	2b00      	cmp	r3, #0
 8002736:	d010      	beq.n	800275a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691a      	ldr	r2, [r3, #16]
 800273c:	4b3f      	ldr	r3, [pc, #252]	@ (800283c <HAL_RCC_ClockConfig+0x358>)
 800273e:	699b      	ldr	r3, [r3, #24]
 8002740:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002744:	429a      	cmp	r2, r3
 8002746:	d208      	bcs.n	800275a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002748:	4b3c      	ldr	r3, [pc, #240]	@ (800283c <HAL_RCC_ClockConfig+0x358>)
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	4939      	ldr	r1, [pc, #228]	@ (800283c <HAL_RCC_ClockConfig+0x358>)
 8002756:	4313      	orrs	r3, r2
 8002758:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0308 	and.w	r3, r3, #8
 8002762:	2b00      	cmp	r3, #0
 8002764:	d010      	beq.n	8002788 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	695a      	ldr	r2, [r3, #20]
 800276a:	4b34      	ldr	r3, [pc, #208]	@ (800283c <HAL_RCC_ClockConfig+0x358>)
 800276c:	69db      	ldr	r3, [r3, #28]
 800276e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002772:	429a      	cmp	r2, r3
 8002774:	d208      	bcs.n	8002788 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002776:	4b31      	ldr	r3, [pc, #196]	@ (800283c <HAL_RCC_ClockConfig+0x358>)
 8002778:	69db      	ldr	r3, [r3, #28]
 800277a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	492e      	ldr	r1, [pc, #184]	@ (800283c <HAL_RCC_ClockConfig+0x358>)
 8002784:	4313      	orrs	r3, r2
 8002786:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0310 	and.w	r3, r3, #16
 8002790:	2b00      	cmp	r3, #0
 8002792:	d010      	beq.n	80027b6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	699a      	ldr	r2, [r3, #24]
 8002798:	4b28      	ldr	r3, [pc, #160]	@ (800283c <HAL_RCC_ClockConfig+0x358>)
 800279a:	69db      	ldr	r3, [r3, #28]
 800279c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d208      	bcs.n	80027b6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80027a4:	4b25      	ldr	r3, [pc, #148]	@ (800283c <HAL_RCC_ClockConfig+0x358>)
 80027a6:	69db      	ldr	r3, [r3, #28]
 80027a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	4922      	ldr	r1, [pc, #136]	@ (800283c <HAL_RCC_ClockConfig+0x358>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0320 	and.w	r3, r3, #32
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d010      	beq.n	80027e4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	69da      	ldr	r2, [r3, #28]
 80027c6:	4b1d      	ldr	r3, [pc, #116]	@ (800283c <HAL_RCC_ClockConfig+0x358>)
 80027c8:	6a1b      	ldr	r3, [r3, #32]
 80027ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d208      	bcs.n	80027e4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80027d2:	4b1a      	ldr	r3, [pc, #104]	@ (800283c <HAL_RCC_ClockConfig+0x358>)
 80027d4:	6a1b      	ldr	r3, [r3, #32]
 80027d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	69db      	ldr	r3, [r3, #28]
 80027de:	4917      	ldr	r1, [pc, #92]	@ (800283c <HAL_RCC_ClockConfig+0x358>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80027e4:	f000 f834 	bl	8002850 <HAL_RCC_GetSysClockFreq>
 80027e8:	4602      	mov	r2, r0
 80027ea:	4b14      	ldr	r3, [pc, #80]	@ (800283c <HAL_RCC_ClockConfig+0x358>)
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	0a1b      	lsrs	r3, r3, #8
 80027f0:	f003 030f 	and.w	r3, r3, #15
 80027f4:	4912      	ldr	r1, [pc, #72]	@ (8002840 <HAL_RCC_ClockConfig+0x35c>)
 80027f6:	5ccb      	ldrb	r3, [r1, r3]
 80027f8:	f003 031f 	and.w	r3, r3, #31
 80027fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002800:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002802:	4b0e      	ldr	r3, [pc, #56]	@ (800283c <HAL_RCC_ClockConfig+0x358>)
 8002804:	699b      	ldr	r3, [r3, #24]
 8002806:	f003 030f 	and.w	r3, r3, #15
 800280a:	4a0d      	ldr	r2, [pc, #52]	@ (8002840 <HAL_RCC_ClockConfig+0x35c>)
 800280c:	5cd3      	ldrb	r3, [r2, r3]
 800280e:	f003 031f 	and.w	r3, r3, #31
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	fa22 f303 	lsr.w	r3, r2, r3
 8002818:	4a0a      	ldr	r2, [pc, #40]	@ (8002844 <HAL_RCC_ClockConfig+0x360>)
 800281a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800281c:	4a0a      	ldr	r2, [pc, #40]	@ (8002848 <HAL_RCC_ClockConfig+0x364>)
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002822:	4b0a      	ldr	r3, [pc, #40]	@ (800284c <HAL_RCC_ClockConfig+0x368>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4618      	mov	r0, r3
 8002828:	f7fe f90a 	bl	8000a40 <HAL_InitTick>
 800282c:	4603      	mov	r3, r0
 800282e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002830:	7bfb      	ldrb	r3, [r7, #15]
}
 8002832:	4618      	mov	r0, r3
 8002834:	3718      	adds	r7, #24
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	58024400 	.word	0x58024400
 8002840:	08004224 	.word	0x08004224
 8002844:	2400000c 	.word	0x2400000c
 8002848:	24000008 	.word	0x24000008
 800284c:	24000010 	.word	0x24000010

08002850 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002850:	b480      	push	{r7}
 8002852:	b089      	sub	sp, #36	@ 0x24
 8002854:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002856:	4bb3      	ldr	r3, [pc, #716]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800285e:	2b18      	cmp	r3, #24
 8002860:	f200 8155 	bhi.w	8002b0e <HAL_RCC_GetSysClockFreq+0x2be>
 8002864:	a201      	add	r2, pc, #4	@ (adr r2, 800286c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800286a:	bf00      	nop
 800286c:	080028d1 	.word	0x080028d1
 8002870:	08002b0f 	.word	0x08002b0f
 8002874:	08002b0f 	.word	0x08002b0f
 8002878:	08002b0f 	.word	0x08002b0f
 800287c:	08002b0f 	.word	0x08002b0f
 8002880:	08002b0f 	.word	0x08002b0f
 8002884:	08002b0f 	.word	0x08002b0f
 8002888:	08002b0f 	.word	0x08002b0f
 800288c:	080028f7 	.word	0x080028f7
 8002890:	08002b0f 	.word	0x08002b0f
 8002894:	08002b0f 	.word	0x08002b0f
 8002898:	08002b0f 	.word	0x08002b0f
 800289c:	08002b0f 	.word	0x08002b0f
 80028a0:	08002b0f 	.word	0x08002b0f
 80028a4:	08002b0f 	.word	0x08002b0f
 80028a8:	08002b0f 	.word	0x08002b0f
 80028ac:	080028fd 	.word	0x080028fd
 80028b0:	08002b0f 	.word	0x08002b0f
 80028b4:	08002b0f 	.word	0x08002b0f
 80028b8:	08002b0f 	.word	0x08002b0f
 80028bc:	08002b0f 	.word	0x08002b0f
 80028c0:	08002b0f 	.word	0x08002b0f
 80028c4:	08002b0f 	.word	0x08002b0f
 80028c8:	08002b0f 	.word	0x08002b0f
 80028cc:	08002903 	.word	0x08002903
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80028d0:	4b94      	ldr	r3, [pc, #592]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0320 	and.w	r3, r3, #32
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d009      	beq.n	80028f0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80028dc:	4b91      	ldr	r3, [pc, #580]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	08db      	lsrs	r3, r3, #3
 80028e2:	f003 0303 	and.w	r3, r3, #3
 80028e6:	4a90      	ldr	r2, [pc, #576]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80028e8:	fa22 f303 	lsr.w	r3, r2, r3
 80028ec:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80028ee:	e111      	b.n	8002b14 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80028f0:	4b8d      	ldr	r3, [pc, #564]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80028f2:	61bb      	str	r3, [r7, #24]
      break;
 80028f4:	e10e      	b.n	8002b14 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80028f6:	4b8d      	ldr	r3, [pc, #564]	@ (8002b2c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80028f8:	61bb      	str	r3, [r7, #24]
      break;
 80028fa:	e10b      	b.n	8002b14 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80028fc:	4b8c      	ldr	r3, [pc, #560]	@ (8002b30 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80028fe:	61bb      	str	r3, [r7, #24]
      break;
 8002900:	e108      	b.n	8002b14 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002902:	4b88      	ldr	r3, [pc, #544]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002906:	f003 0303 	and.w	r3, r3, #3
 800290a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800290c:	4b85      	ldr	r3, [pc, #532]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800290e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002910:	091b      	lsrs	r3, r3, #4
 8002912:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002916:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002918:	4b82      	ldr	r3, [pc, #520]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800291a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002922:	4b80      	ldr	r3, [pc, #512]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002926:	08db      	lsrs	r3, r3, #3
 8002928:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	fb02 f303 	mul.w	r3, r2, r3
 8002932:	ee07 3a90 	vmov	s15, r3
 8002936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800293a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	2b00      	cmp	r3, #0
 8002942:	f000 80e1 	beq.w	8002b08 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	2b02      	cmp	r3, #2
 800294a:	f000 8083 	beq.w	8002a54 <HAL_RCC_GetSysClockFreq+0x204>
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	2b02      	cmp	r3, #2
 8002952:	f200 80a1 	bhi.w	8002a98 <HAL_RCC_GetSysClockFreq+0x248>
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d003      	beq.n	8002964 <HAL_RCC_GetSysClockFreq+0x114>
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	2b01      	cmp	r3, #1
 8002960:	d056      	beq.n	8002a10 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002962:	e099      	b.n	8002a98 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002964:	4b6f      	ldr	r3, [pc, #444]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0320 	and.w	r3, r3, #32
 800296c:	2b00      	cmp	r3, #0
 800296e:	d02d      	beq.n	80029cc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002970:	4b6c      	ldr	r3, [pc, #432]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	08db      	lsrs	r3, r3, #3
 8002976:	f003 0303 	and.w	r3, r3, #3
 800297a:	4a6b      	ldr	r2, [pc, #428]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800297c:	fa22 f303 	lsr.w	r3, r2, r3
 8002980:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	ee07 3a90 	vmov	s15, r3
 8002988:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	ee07 3a90 	vmov	s15, r3
 8002992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002996:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800299a:	4b62      	ldr	r3, [pc, #392]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029a2:	ee07 3a90 	vmov	s15, r3
 80029a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80029ae:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002b34 <HAL_RCC_GetSysClockFreq+0x2e4>
 80029b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029c6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80029ca:	e087      	b.n	8002adc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	ee07 3a90 	vmov	s15, r3
 80029d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029d6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002b38 <HAL_RCC_GetSysClockFreq+0x2e8>
 80029da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029de:	4b51      	ldr	r3, [pc, #324]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029e6:	ee07 3a90 	vmov	s15, r3
 80029ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80029f2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002b34 <HAL_RCC_GetSysClockFreq+0x2e4>
 80029f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a0a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a0e:	e065      	b.n	8002adc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	ee07 3a90 	vmov	s15, r3
 8002a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a1a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002b3c <HAL_RCC_GetSysClockFreq+0x2ec>
 8002a1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a22:	4b40      	ldr	r3, [pc, #256]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a2a:	ee07 3a90 	vmov	s15, r3
 8002a2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a32:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a36:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002b34 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a4e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a52:	e043      	b.n	8002adc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	ee07 3a90 	vmov	s15, r3
 8002a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a5e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002b40 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002a62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a66:	4b2f      	ldr	r3, [pc, #188]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a6e:	ee07 3a90 	vmov	s15, r3
 8002a72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a76:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a7a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002b34 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a92:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a96:	e021      	b.n	8002adc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	ee07 3a90 	vmov	s15, r3
 8002a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aa2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002b3c <HAL_RCC_GetSysClockFreq+0x2ec>
 8002aa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002aaa:	4b1e      	ldr	r3, [pc, #120]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ab2:	ee07 3a90 	vmov	s15, r3
 8002ab6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002aba:	ed97 6a02 	vldr	s12, [r7, #8]
 8002abe:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002b34 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ac2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ac6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002aca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ace:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ad6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002ada:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002adc:	4b11      	ldr	r3, [pc, #68]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae0:	0a5b      	lsrs	r3, r3, #9
 8002ae2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	ee07 3a90 	vmov	s15, r3
 8002af0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002af4:	edd7 6a07 	vldr	s13, [r7, #28]
 8002af8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002afc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b00:	ee17 3a90 	vmov	r3, s15
 8002b04:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002b06:	e005      	b.n	8002b14 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	61bb      	str	r3, [r7, #24]
      break;
 8002b0c:	e002      	b.n	8002b14 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002b0e:	4b07      	ldr	r3, [pc, #28]	@ (8002b2c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002b10:	61bb      	str	r3, [r7, #24]
      break;
 8002b12:	bf00      	nop
  }

  return sysclockfreq;
 8002b14:	69bb      	ldr	r3, [r7, #24]
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3724      	adds	r7, #36	@ 0x24
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	58024400 	.word	0x58024400
 8002b28:	03d09000 	.word	0x03d09000
 8002b2c:	003d0900 	.word	0x003d0900
 8002b30:	017d7840 	.word	0x017d7840
 8002b34:	46000000 	.word	0x46000000
 8002b38:	4c742400 	.word	0x4c742400
 8002b3c:	4a742400 	.word	0x4a742400
 8002b40:	4bbebc20 	.word	0x4bbebc20

08002b44 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b48:	b0c6      	sub	sp, #280	@ 0x118
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b50:	2300      	movs	r3, #0
 8002b52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b56:	2300      	movs	r3, #0
 8002b58:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002b5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b64:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002b68:	2500      	movs	r5, #0
 8002b6a:	ea54 0305 	orrs.w	r3, r4, r5
 8002b6e:	d049      	beq.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002b70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b76:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002b7a:	d02f      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002b7c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002b80:	d828      	bhi.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002b82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002b86:	d01a      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002b88:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002b8c:	d822      	bhi.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d003      	beq.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002b92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b96:	d007      	beq.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002b98:	e01c      	b.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b9a:	4bab      	ldr	r3, [pc, #684]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b9e:	4aaa      	ldr	r2, [pc, #680]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002ba0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ba4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002ba6:	e01a      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002ba8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bac:	3308      	adds	r3, #8
 8002bae:	2102      	movs	r1, #2
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f001 f967 	bl	8003e84 <RCCEx_PLL2_Config>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002bbc:	e00f      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002bbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bc2:	3328      	adds	r3, #40	@ 0x28
 8002bc4:	2102      	movs	r1, #2
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f001 fa0e 	bl	8003fe8 <RCCEx_PLL3_Config>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002bd2:	e004      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002bda:	e000      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002bdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002bde:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d10a      	bne.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002be6:	4b98      	ldr	r3, [pc, #608]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002be8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bea:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002bee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bf2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bf4:	4a94      	ldr	r2, [pc, #592]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002bf6:	430b      	orrs	r3, r1
 8002bf8:	6513      	str	r3, [r2, #80]	@ 0x50
 8002bfa:	e003      	b.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bfc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002c00:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002c04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c0c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002c10:	f04f 0900 	mov.w	r9, #0
 8002c14:	ea58 0309 	orrs.w	r3, r8, r9
 8002c18:	d047      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002c1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c20:	2b04      	cmp	r3, #4
 8002c22:	d82a      	bhi.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002c24:	a201      	add	r2, pc, #4	@ (adr r2, 8002c2c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c2a:	bf00      	nop
 8002c2c:	08002c41 	.word	0x08002c41
 8002c30:	08002c4f 	.word	0x08002c4f
 8002c34:	08002c65 	.word	0x08002c65
 8002c38:	08002c83 	.word	0x08002c83
 8002c3c:	08002c83 	.word	0x08002c83
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c40:	4b81      	ldr	r3, [pc, #516]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c44:	4a80      	ldr	r2, [pc, #512]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002c46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002c4c:	e01a      	b.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002c4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c52:	3308      	adds	r3, #8
 8002c54:	2100      	movs	r1, #0
 8002c56:	4618      	mov	r0, r3
 8002c58:	f001 f914 	bl	8003e84 <RCCEx_PLL2_Config>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002c62:	e00f      	b.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002c64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c68:	3328      	adds	r3, #40	@ 0x28
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f001 f9bb 	bl	8003fe8 <RCCEx_PLL3_Config>
 8002c72:	4603      	mov	r3, r0
 8002c74:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002c78:	e004      	b.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002c80:	e000      	b.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002c82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10a      	bne.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c8c:	4b6e      	ldr	r3, [pc, #440]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002c8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c90:	f023 0107 	bic.w	r1, r3, #7
 8002c94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c9a:	4a6b      	ldr	r2, [pc, #428]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002c9c:	430b      	orrs	r3, r1
 8002c9e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002ca0:	e003      	b.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ca2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002ca6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002caa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb2:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8002cb6:	f04f 0b00 	mov.w	fp, #0
 8002cba:	ea5a 030b 	orrs.w	r3, sl, fp
 8002cbe:	d05b      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002cc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002cc4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002cc8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002ccc:	d03b      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8002cce:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002cd2:	d834      	bhi.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002cd4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002cd8:	d037      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8002cda:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002cde:	d82e      	bhi.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002ce0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002ce4:	d033      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002ce6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002cea:	d828      	bhi.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002cec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cf0:	d01a      	beq.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8002cf2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cf6:	d822      	bhi.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d003      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8002cfc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d00:	d007      	beq.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8002d02:	e01c      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d04:	4b50      	ldr	r3, [pc, #320]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d08:	4a4f      	ldr	r2, [pc, #316]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d10:	e01e      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002d12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d16:	3308      	adds	r3, #8
 8002d18:	2100      	movs	r1, #0
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f001 f8b2 	bl	8003e84 <RCCEx_PLL2_Config>
 8002d20:	4603      	mov	r3, r0
 8002d22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002d26:	e013      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d2c:	3328      	adds	r3, #40	@ 0x28
 8002d2e:	2100      	movs	r1, #0
 8002d30:	4618      	mov	r0, r3
 8002d32:	f001 f959 	bl	8003fe8 <RCCEx_PLL3_Config>
 8002d36:	4603      	mov	r3, r0
 8002d38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d3c:	e008      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002d44:	e004      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002d46:	bf00      	nop
 8002d48:	e002      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002d4a:	bf00      	nop
 8002d4c:	e000      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002d4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d10b      	bne.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002d58:	4b3b      	ldr	r3, [pc, #236]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d5c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002d60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d64:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002d68:	4a37      	ldr	r2, [pc, #220]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d6a:	430b      	orrs	r3, r1
 8002d6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d6e:	e003      	b.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002d74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002d78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d80:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002d84:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002d88:	2300      	movs	r3, #0
 8002d8a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002d8e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002d92:	460b      	mov	r3, r1
 8002d94:	4313      	orrs	r3, r2
 8002d96:	d05d      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002d98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d9c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002da0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002da4:	d03b      	beq.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002da6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002daa:	d834      	bhi.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002dac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002db0:	d037      	beq.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002db2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002db6:	d82e      	bhi.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002db8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002dbc:	d033      	beq.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8002dbe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002dc2:	d828      	bhi.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002dc4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002dc8:	d01a      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8002dca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002dce:	d822      	bhi.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d003      	beq.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x298>
 8002dd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dd8:	d007      	beq.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8002dda:	e01c      	b.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de0:	4a19      	ldr	r2, [pc, #100]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002de2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002de6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002de8:	e01e      	b.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002dea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002dee:	3308      	adds	r3, #8
 8002df0:	2100      	movs	r1, #0
 8002df2:	4618      	mov	r0, r3
 8002df4:	f001 f846 	bl	8003e84 <RCCEx_PLL2_Config>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002dfe:	e013      	b.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002e00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e04:	3328      	adds	r3, #40	@ 0x28
 8002e06:	2100      	movs	r1, #0
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f001 f8ed 	bl	8003fe8 <RCCEx_PLL3_Config>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e14:	e008      	b.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002e1c:	e004      	b.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002e1e:	bf00      	nop
 8002e20:	e002      	b.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002e22:	bf00      	nop
 8002e24:	e000      	b.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002e26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10d      	bne.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002e30:	4b05      	ldr	r3, [pc, #20]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e34:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e3c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002e40:	4a01      	ldr	r2, [pc, #4]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e42:	430b      	orrs	r3, r1
 8002e44:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e46:	e005      	b.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002e48:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002e54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e5c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002e60:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002e64:	2300      	movs	r3, #0
 8002e66:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002e6a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002e6e:	460b      	mov	r3, r1
 8002e70:	4313      	orrs	r3, r2
 8002e72:	d03a      	beq.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8002e74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e7a:	2b30      	cmp	r3, #48	@ 0x30
 8002e7c:	d01f      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8002e7e:	2b30      	cmp	r3, #48	@ 0x30
 8002e80:	d819      	bhi.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002e82:	2b20      	cmp	r3, #32
 8002e84:	d00c      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002e86:	2b20      	cmp	r3, #32
 8002e88:	d815      	bhi.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d019      	beq.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002e8e:	2b10      	cmp	r3, #16
 8002e90:	d111      	bne.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e92:	4baa      	ldr	r3, [pc, #680]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e96:	4aa9      	ldr	r2, [pc, #676]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002e9e:	e011      	b.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002ea0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ea4:	3308      	adds	r3, #8
 8002ea6:	2102      	movs	r1, #2
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f000 ffeb 	bl	8003e84 <RCCEx_PLL2_Config>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002eb4:	e006      	b.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002ebc:	e002      	b.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8002ebe:	bf00      	nop
 8002ec0:	e000      	b.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8002ec2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ec4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10a      	bne.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002ecc:	4b9b      	ldr	r3, [pc, #620]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002ece:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ed0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002ed4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eda:	4a98      	ldr	r2, [pc, #608]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002edc:	430b      	orrs	r3, r1
 8002ede:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ee0:	e003      	b.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ee2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002ee6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002eea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ef2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002ef6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002efa:	2300      	movs	r3, #0
 8002efc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002f00:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002f04:	460b      	mov	r3, r1
 8002f06:	4313      	orrs	r3, r2
 8002f08:	d051      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002f0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f14:	d035      	beq.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8002f16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f1a:	d82e      	bhi.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002f1c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002f20:	d031      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8002f22:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002f26:	d828      	bhi.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002f28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f2c:	d01a      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8002f2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f32:	d822      	bhi.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d003      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8002f38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f3c:	d007      	beq.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8002f3e:	e01c      	b.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f40:	4b7e      	ldr	r3, [pc, #504]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f44:	4a7d      	ldr	r2, [pc, #500]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002f4c:	e01c      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f52:	3308      	adds	r3, #8
 8002f54:	2100      	movs	r1, #0
 8002f56:	4618      	mov	r0, r3
 8002f58:	f000 ff94 	bl	8003e84 <RCCEx_PLL2_Config>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002f62:	e011      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002f64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f68:	3328      	adds	r3, #40	@ 0x28
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f001 f83b 	bl	8003fe8 <RCCEx_PLL3_Config>
 8002f72:	4603      	mov	r3, r0
 8002f74:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002f78:	e006      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002f80:	e002      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8002f82:	bf00      	nop
 8002f84:	e000      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8002f86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f88:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d10a      	bne.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002f90:	4b6a      	ldr	r3, [pc, #424]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f94:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002f98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f9e:	4a67      	ldr	r2, [pc, #412]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002fa0:	430b      	orrs	r3, r1
 8002fa2:	6513      	str	r3, [r2, #80]	@ 0x50
 8002fa4:	e003      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fa6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002faa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002fae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002fba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002fc4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002fc8:	460b      	mov	r3, r1
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	d053      	beq.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002fce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fd8:	d033      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8002fda:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fde:	d82c      	bhi.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002fe0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002fe4:	d02f      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8002fe6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002fea:	d826      	bhi.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002fec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002ff0:	d02b      	beq.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8002ff2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002ff6:	d820      	bhi.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002ff8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002ffc:	d012      	beq.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8002ffe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003002:	d81a      	bhi.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003004:	2b00      	cmp	r3, #0
 8003006:	d022      	beq.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8003008:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800300c:	d115      	bne.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800300e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003012:	3308      	adds	r3, #8
 8003014:	2101      	movs	r1, #1
 8003016:	4618      	mov	r0, r3
 8003018:	f000 ff34 	bl	8003e84 <RCCEx_PLL2_Config>
 800301c:	4603      	mov	r3, r0
 800301e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003022:	e015      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003024:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003028:	3328      	adds	r3, #40	@ 0x28
 800302a:	2101      	movs	r1, #1
 800302c:	4618      	mov	r0, r3
 800302e:	f000 ffdb 	bl	8003fe8 <RCCEx_PLL3_Config>
 8003032:	4603      	mov	r3, r0
 8003034:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003038:	e00a      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003040:	e006      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003042:	bf00      	nop
 8003044:	e004      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003046:	bf00      	nop
 8003048:	e002      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800304a:	bf00      	nop
 800304c:	e000      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800304e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003050:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003054:	2b00      	cmp	r3, #0
 8003056:	d10a      	bne.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003058:	4b38      	ldr	r3, [pc, #224]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800305a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800305c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003060:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003064:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003066:	4a35      	ldr	r2, [pc, #212]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003068:	430b      	orrs	r3, r1
 800306a:	6513      	str	r3, [r2, #80]	@ 0x50
 800306c:	e003      	b.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800306e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003072:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003076:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800307a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800307e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003082:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003086:	2300      	movs	r3, #0
 8003088:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800308c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003090:	460b      	mov	r3, r1
 8003092:	4313      	orrs	r3, r2
 8003094:	d058      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003096:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800309a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800309e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030a2:	d033      	beq.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80030a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030a8:	d82c      	bhi.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80030aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030ae:	d02f      	beq.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80030b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030b4:	d826      	bhi.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80030b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80030ba:	d02b      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80030bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80030c0:	d820      	bhi.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80030c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030c6:	d012      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80030c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030cc:	d81a      	bhi.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d022      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80030d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80030d6:	d115      	bne.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80030d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030dc:	3308      	adds	r3, #8
 80030de:	2101      	movs	r1, #1
 80030e0:	4618      	mov	r0, r3
 80030e2:	f000 fecf 	bl	8003e84 <RCCEx_PLL2_Config>
 80030e6:	4603      	mov	r3, r0
 80030e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80030ec:	e015      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80030ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030f2:	3328      	adds	r3, #40	@ 0x28
 80030f4:	2101      	movs	r1, #1
 80030f6:	4618      	mov	r0, r3
 80030f8:	f000 ff76 	bl	8003fe8 <RCCEx_PLL3_Config>
 80030fc:	4603      	mov	r3, r0
 80030fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003102:	e00a      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800310a:	e006      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800310c:	bf00      	nop
 800310e:	e004      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003110:	bf00      	nop
 8003112:	e002      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003114:	bf00      	nop
 8003116:	e000      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003118:	bf00      	nop
    }

    if (ret == HAL_OK)
 800311a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800311e:	2b00      	cmp	r3, #0
 8003120:	d10e      	bne.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003122:	4b06      	ldr	r3, [pc, #24]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003126:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800312a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800312e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003132:	4a02      	ldr	r2, [pc, #8]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003134:	430b      	orrs	r3, r1
 8003136:	6593      	str	r3, [r2, #88]	@ 0x58
 8003138:	e006      	b.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800313a:	bf00      	nop
 800313c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003140:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003144:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003148:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800314c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003150:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003154:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003158:	2300      	movs	r3, #0
 800315a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800315e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003162:	460b      	mov	r3, r1
 8003164:	4313      	orrs	r3, r2
 8003166:	d037      	beq.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003168:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800316c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800316e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003172:	d00e      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8003174:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003178:	d816      	bhi.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800317a:	2b00      	cmp	r3, #0
 800317c:	d018      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800317e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003182:	d111      	bne.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003184:	4bc4      	ldr	r3, [pc, #784]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003188:	4ac3      	ldr	r2, [pc, #780]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800318a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800318e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003190:	e00f      	b.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003192:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003196:	3308      	adds	r3, #8
 8003198:	2101      	movs	r1, #1
 800319a:	4618      	mov	r0, r3
 800319c:	f000 fe72 	bl	8003e84 <RCCEx_PLL2_Config>
 80031a0:	4603      	mov	r3, r0
 80031a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80031a6:	e004      	b.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80031ae:	e000      	b.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80031b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10a      	bne.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80031ba:	4bb7      	ldr	r3, [pc, #732]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80031bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031be:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80031c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031c8:	4ab3      	ldr	r2, [pc, #716]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80031ca:	430b      	orrs	r3, r1
 80031cc:	6513      	str	r3, [r2, #80]	@ 0x50
 80031ce:	e003      	b.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80031d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80031d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80031e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80031e8:	2300      	movs	r3, #0
 80031ea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80031ee:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80031f2:	460b      	mov	r3, r1
 80031f4:	4313      	orrs	r3, r2
 80031f6:	d039      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80031f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031fe:	2b03      	cmp	r3, #3
 8003200:	d81c      	bhi.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8003202:	a201      	add	r2, pc, #4	@ (adr r2, 8003208 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8003204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003208:	08003245 	.word	0x08003245
 800320c:	08003219 	.word	0x08003219
 8003210:	08003227 	.word	0x08003227
 8003214:	08003245 	.word	0x08003245
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003218:	4b9f      	ldr	r3, [pc, #636]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800321a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800321c:	4a9e      	ldr	r2, [pc, #632]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800321e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003222:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003224:	e00f      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003226:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800322a:	3308      	adds	r3, #8
 800322c:	2102      	movs	r1, #2
 800322e:	4618      	mov	r0, r3
 8003230:	f000 fe28 	bl	8003e84 <RCCEx_PLL2_Config>
 8003234:	4603      	mov	r3, r0
 8003236:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800323a:	e004      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003242:	e000      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003244:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003246:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10a      	bne.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800324e:	4b92      	ldr	r3, [pc, #584]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003252:	f023 0103 	bic.w	r1, r3, #3
 8003256:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800325a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800325c:	4a8e      	ldr	r2, [pc, #568]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800325e:	430b      	orrs	r3, r1
 8003260:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003262:	e003      	b.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003264:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003268:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800326c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003274:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003278:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800327c:	2300      	movs	r3, #0
 800327e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003282:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003286:	460b      	mov	r3, r1
 8003288:	4313      	orrs	r3, r2
 800328a:	f000 8099 	beq.w	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800328e:	4b83      	ldr	r3, [pc, #524]	@ (800349c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a82      	ldr	r2, [pc, #520]	@ (800349c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003294:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003298:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800329a:	f7fd fc1b 	bl	8000ad4 <HAL_GetTick>
 800329e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032a2:	e00b      	b.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032a4:	f7fd fc16 	bl	8000ad4 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	2b64      	cmp	r3, #100	@ 0x64
 80032b2:	d903      	bls.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80032ba:	e005      	b.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032bc:	4b77      	ldr	r3, [pc, #476]	@ (800349c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0ed      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80032c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d173      	bne.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80032d0:	4b71      	ldr	r3, [pc, #452]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032d2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80032d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80032dc:	4053      	eors	r3, r2
 80032de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d015      	beq.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80032e6:	4b6c      	ldr	r3, [pc, #432]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032ee:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80032f2:	4b69      	ldr	r3, [pc, #420]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032f6:	4a68      	ldr	r2, [pc, #416]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032fc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80032fe:	4b66      	ldr	r3, [pc, #408]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003302:	4a65      	ldr	r2, [pc, #404]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003304:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003308:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800330a:	4a63      	ldr	r2, [pc, #396]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800330c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003310:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003312:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003316:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800331a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800331e:	d118      	bne.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003320:	f7fd fbd8 	bl	8000ad4 <HAL_GetTick>
 8003324:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003328:	e00d      	b.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800332a:	f7fd fbd3 	bl	8000ad4 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003334:	1ad2      	subs	r2, r2, r3
 8003336:	f241 3388 	movw	r3, #5000	@ 0x1388
 800333a:	429a      	cmp	r2, r3
 800333c:	d903      	bls.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800333e:	2303      	movs	r3, #3
 8003340:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8003344:	e005      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003346:	4b54      	ldr	r3, [pc, #336]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	2b00      	cmp	r3, #0
 8003350:	d0eb      	beq.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8003352:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003356:	2b00      	cmp	r3, #0
 8003358:	d129      	bne.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800335a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800335e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003362:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003366:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800336a:	d10e      	bne.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800336c:	4b4a      	ldr	r3, [pc, #296]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003374:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003378:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800337c:	091a      	lsrs	r2, r3, #4
 800337e:	4b48      	ldr	r3, [pc, #288]	@ (80034a0 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003380:	4013      	ands	r3, r2
 8003382:	4a45      	ldr	r2, [pc, #276]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003384:	430b      	orrs	r3, r1
 8003386:	6113      	str	r3, [r2, #16]
 8003388:	e005      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800338a:	4b43      	ldr	r3, [pc, #268]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800338c:	691b      	ldr	r3, [r3, #16]
 800338e:	4a42      	ldr	r2, [pc, #264]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003390:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003394:	6113      	str	r3, [r2, #16]
 8003396:	4b40      	ldr	r3, [pc, #256]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003398:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800339a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800339e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80033a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a6:	4a3c      	ldr	r2, [pc, #240]	@ (8003498 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033a8:	430b      	orrs	r3, r1
 80033aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80033ac:	e008      	b.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80033b2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80033b6:	e003      	b.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80033bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80033c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c8:	f002 0301 	and.w	r3, r2, #1
 80033cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80033d0:	2300      	movs	r3, #0
 80033d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80033d6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80033da:	460b      	mov	r3, r1
 80033dc:	4313      	orrs	r3, r2
 80033de:	f000 808f 	beq.w	8003500 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80033e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033e8:	2b28      	cmp	r3, #40	@ 0x28
 80033ea:	d871      	bhi.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80033ec:	a201      	add	r2, pc, #4	@ (adr r2, 80033f4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80033ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033f2:	bf00      	nop
 80033f4:	080034d9 	.word	0x080034d9
 80033f8:	080034d1 	.word	0x080034d1
 80033fc:	080034d1 	.word	0x080034d1
 8003400:	080034d1 	.word	0x080034d1
 8003404:	080034d1 	.word	0x080034d1
 8003408:	080034d1 	.word	0x080034d1
 800340c:	080034d1 	.word	0x080034d1
 8003410:	080034d1 	.word	0x080034d1
 8003414:	080034a5 	.word	0x080034a5
 8003418:	080034d1 	.word	0x080034d1
 800341c:	080034d1 	.word	0x080034d1
 8003420:	080034d1 	.word	0x080034d1
 8003424:	080034d1 	.word	0x080034d1
 8003428:	080034d1 	.word	0x080034d1
 800342c:	080034d1 	.word	0x080034d1
 8003430:	080034d1 	.word	0x080034d1
 8003434:	080034bb 	.word	0x080034bb
 8003438:	080034d1 	.word	0x080034d1
 800343c:	080034d1 	.word	0x080034d1
 8003440:	080034d1 	.word	0x080034d1
 8003444:	080034d1 	.word	0x080034d1
 8003448:	080034d1 	.word	0x080034d1
 800344c:	080034d1 	.word	0x080034d1
 8003450:	080034d1 	.word	0x080034d1
 8003454:	080034d9 	.word	0x080034d9
 8003458:	080034d1 	.word	0x080034d1
 800345c:	080034d1 	.word	0x080034d1
 8003460:	080034d1 	.word	0x080034d1
 8003464:	080034d1 	.word	0x080034d1
 8003468:	080034d1 	.word	0x080034d1
 800346c:	080034d1 	.word	0x080034d1
 8003470:	080034d1 	.word	0x080034d1
 8003474:	080034d9 	.word	0x080034d9
 8003478:	080034d1 	.word	0x080034d1
 800347c:	080034d1 	.word	0x080034d1
 8003480:	080034d1 	.word	0x080034d1
 8003484:	080034d1 	.word	0x080034d1
 8003488:	080034d1 	.word	0x080034d1
 800348c:	080034d1 	.word	0x080034d1
 8003490:	080034d1 	.word	0x080034d1
 8003494:	080034d9 	.word	0x080034d9
 8003498:	58024400 	.word	0x58024400
 800349c:	58024800 	.word	0x58024800
 80034a0:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80034a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034a8:	3308      	adds	r3, #8
 80034aa:	2101      	movs	r1, #1
 80034ac:	4618      	mov	r0, r3
 80034ae:	f000 fce9 	bl	8003e84 <RCCEx_PLL2_Config>
 80034b2:	4603      	mov	r3, r0
 80034b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80034b8:	e00f      	b.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80034ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034be:	3328      	adds	r3, #40	@ 0x28
 80034c0:	2101      	movs	r1, #1
 80034c2:	4618      	mov	r0, r3
 80034c4:	f000 fd90 	bl	8003fe8 <RCCEx_PLL3_Config>
 80034c8:	4603      	mov	r3, r0
 80034ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80034ce:	e004      	b.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80034d6:	e000      	b.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80034d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d10a      	bne.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80034e2:	4bbf      	ldr	r3, [pc, #764]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80034e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034e6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80034ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034f0:	4abb      	ldr	r2, [pc, #748]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80034f2:	430b      	orrs	r3, r1
 80034f4:	6553      	str	r3, [r2, #84]	@ 0x54
 80034f6:	e003      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80034fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003500:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003508:	f002 0302 	and.w	r3, r2, #2
 800350c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003510:	2300      	movs	r3, #0
 8003512:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003516:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800351a:	460b      	mov	r3, r1
 800351c:	4313      	orrs	r3, r2
 800351e:	d041      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003526:	2b05      	cmp	r3, #5
 8003528:	d824      	bhi.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800352a:	a201      	add	r2, pc, #4	@ (adr r2, 8003530 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800352c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003530:	0800357d 	.word	0x0800357d
 8003534:	08003549 	.word	0x08003549
 8003538:	0800355f 	.word	0x0800355f
 800353c:	0800357d 	.word	0x0800357d
 8003540:	0800357d 	.word	0x0800357d
 8003544:	0800357d 	.word	0x0800357d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003548:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800354c:	3308      	adds	r3, #8
 800354e:	2101      	movs	r1, #1
 8003550:	4618      	mov	r0, r3
 8003552:	f000 fc97 	bl	8003e84 <RCCEx_PLL2_Config>
 8003556:	4603      	mov	r3, r0
 8003558:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800355c:	e00f      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800355e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003562:	3328      	adds	r3, #40	@ 0x28
 8003564:	2101      	movs	r1, #1
 8003566:	4618      	mov	r0, r3
 8003568:	f000 fd3e 	bl	8003fe8 <RCCEx_PLL3_Config>
 800356c:	4603      	mov	r3, r0
 800356e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003572:	e004      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800357a:	e000      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800357c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800357e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003582:	2b00      	cmp	r3, #0
 8003584:	d10a      	bne.n	800359c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003586:	4b96      	ldr	r3, [pc, #600]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800358a:	f023 0107 	bic.w	r1, r3, #7
 800358e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003592:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003594:	4a92      	ldr	r2, [pc, #584]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003596:	430b      	orrs	r3, r1
 8003598:	6553      	str	r3, [r2, #84]	@ 0x54
 800359a:	e003      	b.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800359c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ac:	f002 0304 	and.w	r3, r2, #4
 80035b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80035b4:	2300      	movs	r3, #0
 80035b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80035ba:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80035be:	460b      	mov	r3, r1
 80035c0:	4313      	orrs	r3, r2
 80035c2:	d044      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80035c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035cc:	2b05      	cmp	r3, #5
 80035ce:	d825      	bhi.n	800361c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80035d0:	a201      	add	r2, pc, #4	@ (adr r2, 80035d8 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80035d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035d6:	bf00      	nop
 80035d8:	08003625 	.word	0x08003625
 80035dc:	080035f1 	.word	0x080035f1
 80035e0:	08003607 	.word	0x08003607
 80035e4:	08003625 	.word	0x08003625
 80035e8:	08003625 	.word	0x08003625
 80035ec:	08003625 	.word	0x08003625
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80035f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035f4:	3308      	adds	r3, #8
 80035f6:	2101      	movs	r1, #1
 80035f8:	4618      	mov	r0, r3
 80035fa:	f000 fc43 	bl	8003e84 <RCCEx_PLL2_Config>
 80035fe:	4603      	mov	r3, r0
 8003600:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003604:	e00f      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003606:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800360a:	3328      	adds	r3, #40	@ 0x28
 800360c:	2101      	movs	r1, #1
 800360e:	4618      	mov	r0, r3
 8003610:	f000 fcea 	bl	8003fe8 <RCCEx_PLL3_Config>
 8003614:	4603      	mov	r3, r0
 8003616:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800361a:	e004      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003622:	e000      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8003624:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003626:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10b      	bne.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800362e:	4b6c      	ldr	r3, [pc, #432]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003632:	f023 0107 	bic.w	r1, r3, #7
 8003636:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800363a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800363e:	4a68      	ldr	r2, [pc, #416]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003640:	430b      	orrs	r3, r1
 8003642:	6593      	str	r3, [r2, #88]	@ 0x58
 8003644:	e003      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003646:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800364a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800364e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003656:	f002 0320 	and.w	r3, r2, #32
 800365a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800365e:	2300      	movs	r3, #0
 8003660:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003664:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003668:	460b      	mov	r3, r1
 800366a:	4313      	orrs	r3, r2
 800366c:	d055      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800366e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003672:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003676:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800367a:	d033      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800367c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003680:	d82c      	bhi.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003682:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003686:	d02f      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8003688:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800368c:	d826      	bhi.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800368e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003692:	d02b      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003694:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003698:	d820      	bhi.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800369a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800369e:	d012      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80036a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036a4:	d81a      	bhi.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d022      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80036aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80036ae:	d115      	bne.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036b4:	3308      	adds	r3, #8
 80036b6:	2100      	movs	r1, #0
 80036b8:	4618      	mov	r0, r3
 80036ba:	f000 fbe3 	bl	8003e84 <RCCEx_PLL2_Config>
 80036be:	4603      	mov	r3, r0
 80036c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80036c4:	e015      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80036c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036ca:	3328      	adds	r3, #40	@ 0x28
 80036cc:	2102      	movs	r1, #2
 80036ce:	4618      	mov	r0, r3
 80036d0:	f000 fc8a 	bl	8003fe8 <RCCEx_PLL3_Config>
 80036d4:	4603      	mov	r3, r0
 80036d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80036da:	e00a      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80036e2:	e006      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80036e4:	bf00      	nop
 80036e6:	e004      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80036e8:	bf00      	nop
 80036ea:	e002      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80036ec:	bf00      	nop
 80036ee:	e000      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80036f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d10b      	bne.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036fa:	4b39      	ldr	r3, [pc, #228]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80036fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036fe:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003702:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003706:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800370a:	4a35      	ldr	r2, [pc, #212]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800370c:	430b      	orrs	r3, r1
 800370e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003710:	e003      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003712:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003716:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800371a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800371e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003722:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003726:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800372a:	2300      	movs	r3, #0
 800372c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003730:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003734:	460b      	mov	r3, r1
 8003736:	4313      	orrs	r3, r2
 8003738:	d058      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800373a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800373e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003742:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003746:	d033      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003748:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800374c:	d82c      	bhi.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800374e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003752:	d02f      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003754:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003758:	d826      	bhi.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800375a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800375e:	d02b      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003760:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003764:	d820      	bhi.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003766:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800376a:	d012      	beq.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800376c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003770:	d81a      	bhi.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003772:	2b00      	cmp	r3, #0
 8003774:	d022      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8003776:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800377a:	d115      	bne.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800377c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003780:	3308      	adds	r3, #8
 8003782:	2100      	movs	r1, #0
 8003784:	4618      	mov	r0, r3
 8003786:	f000 fb7d 	bl	8003e84 <RCCEx_PLL2_Config>
 800378a:	4603      	mov	r3, r0
 800378c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003790:	e015      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003792:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003796:	3328      	adds	r3, #40	@ 0x28
 8003798:	2102      	movs	r1, #2
 800379a:	4618      	mov	r0, r3
 800379c:	f000 fc24 	bl	8003fe8 <RCCEx_PLL3_Config>
 80037a0:	4603      	mov	r3, r0
 80037a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80037a6:	e00a      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80037ae:	e006      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80037b0:	bf00      	nop
 80037b2:	e004      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80037b4:	bf00      	nop
 80037b6:	e002      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80037b8:	bf00      	nop
 80037ba:	e000      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80037bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d10e      	bne.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80037c6:	4b06      	ldr	r3, [pc, #24]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80037c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ca:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80037ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037d6:	4a02      	ldr	r2, [pc, #8]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80037d8:	430b      	orrs	r3, r1
 80037da:	6593      	str	r3, [r2, #88]	@ 0x58
 80037dc:	e006      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80037de:	bf00      	nop
 80037e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80037e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80037ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80037f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80037fc:	2300      	movs	r3, #0
 80037fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003802:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003806:	460b      	mov	r3, r1
 8003808:	4313      	orrs	r3, r2
 800380a:	d055      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800380c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003810:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003814:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003818:	d033      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800381a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800381e:	d82c      	bhi.n	800387a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003820:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003824:	d02f      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8003826:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800382a:	d826      	bhi.n	800387a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800382c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003830:	d02b      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8003832:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003836:	d820      	bhi.n	800387a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003838:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800383c:	d012      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800383e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003842:	d81a      	bhi.n	800387a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003844:	2b00      	cmp	r3, #0
 8003846:	d022      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003848:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800384c:	d115      	bne.n	800387a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800384e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003852:	3308      	adds	r3, #8
 8003854:	2100      	movs	r1, #0
 8003856:	4618      	mov	r0, r3
 8003858:	f000 fb14 	bl	8003e84 <RCCEx_PLL2_Config>
 800385c:	4603      	mov	r3, r0
 800385e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003862:	e015      	b.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003864:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003868:	3328      	adds	r3, #40	@ 0x28
 800386a:	2102      	movs	r1, #2
 800386c:	4618      	mov	r0, r3
 800386e:	f000 fbbb 	bl	8003fe8 <RCCEx_PLL3_Config>
 8003872:	4603      	mov	r3, r0
 8003874:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003878:	e00a      	b.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003880:	e006      	b.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003882:	bf00      	nop
 8003884:	e004      	b.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003886:	bf00      	nop
 8003888:	e002      	b.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800388a:	bf00      	nop
 800388c:	e000      	b.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800388e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003890:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003894:	2b00      	cmp	r3, #0
 8003896:	d10b      	bne.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003898:	4ba0      	ldr	r3, [pc, #640]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800389a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800389c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80038a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038a8:	4a9c      	ldr	r2, [pc, #624]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80038aa:	430b      	orrs	r3, r1
 80038ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80038ae:	e003      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80038b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80038b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c0:	f002 0308 	and.w	r3, r2, #8
 80038c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038c8:	2300      	movs	r3, #0
 80038ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80038ce:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80038d2:	460b      	mov	r3, r1
 80038d4:	4313      	orrs	r3, r2
 80038d6:	d01e      	beq.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80038d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038e4:	d10c      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80038e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038ea:	3328      	adds	r3, #40	@ 0x28
 80038ec:	2102      	movs	r1, #2
 80038ee:	4618      	mov	r0, r3
 80038f0:	f000 fb7a 	bl	8003fe8 <RCCEx_PLL3_Config>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d002      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8003900:	4b86      	ldr	r3, [pc, #536]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003902:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003904:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003908:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800390c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003910:	4a82      	ldr	r2, [pc, #520]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003912:	430b      	orrs	r3, r1
 8003914:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003916:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800391a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800391e:	f002 0310 	and.w	r3, r2, #16
 8003922:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003926:	2300      	movs	r3, #0
 8003928:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800392c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003930:	460b      	mov	r3, r1
 8003932:	4313      	orrs	r3, r2
 8003934:	d01e      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003936:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800393a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800393e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003942:	d10c      	bne.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003944:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003948:	3328      	adds	r3, #40	@ 0x28
 800394a:	2102      	movs	r1, #2
 800394c:	4618      	mov	r0, r3
 800394e:	f000 fb4b 	bl	8003fe8 <RCCEx_PLL3_Config>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d002      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800395e:	4b6f      	ldr	r3, [pc, #444]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003962:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003966:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800396a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800396e:	4a6b      	ldr	r2, [pc, #428]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003970:	430b      	orrs	r3, r1
 8003972:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003974:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800397c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003980:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003982:	2300      	movs	r3, #0
 8003984:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003986:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800398a:	460b      	mov	r3, r1
 800398c:	4313      	orrs	r3, r2
 800398e:	d03e      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003990:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003994:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003998:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800399c:	d022      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800399e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039a2:	d81b      	bhi.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d003      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80039a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039ac:	d00b      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80039ae:	e015      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039b4:	3308      	adds	r3, #8
 80039b6:	2100      	movs	r1, #0
 80039b8:	4618      	mov	r0, r3
 80039ba:	f000 fa63 	bl	8003e84 <RCCEx_PLL2_Config>
 80039be:	4603      	mov	r3, r0
 80039c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80039c4:	e00f      	b.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80039c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039ca:	3328      	adds	r3, #40	@ 0x28
 80039cc:	2102      	movs	r1, #2
 80039ce:	4618      	mov	r0, r3
 80039d0:	f000 fb0a 	bl	8003fe8 <RCCEx_PLL3_Config>
 80039d4:	4603      	mov	r3, r0
 80039d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80039da:	e004      	b.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80039e2:	e000      	b.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80039e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d10b      	bne.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039ee:	4b4b      	ldr	r3, [pc, #300]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80039f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039f2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80039f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80039fe:	4a47      	ldr	r2, [pc, #284]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a00:	430b      	orrs	r3, r1
 8003a02:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a04:	e003      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a06:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a0a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003a0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a16:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003a1a:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003a20:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003a24:	460b      	mov	r3, r1
 8003a26:	4313      	orrs	r3, r2
 8003a28:	d03b      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003a2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a32:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003a36:	d01f      	beq.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8003a38:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003a3c:	d818      	bhi.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8003a3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a42:	d003      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8003a44:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a48:	d007      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8003a4a:	e011      	b.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a4c:	4b33      	ldr	r3, [pc, #204]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a50:	4a32      	ldr	r2, [pc, #200]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003a58:	e00f      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a5e:	3328      	adds	r3, #40	@ 0x28
 8003a60:	2101      	movs	r1, #1
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 fac0 	bl	8003fe8 <RCCEx_PLL3_Config>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8003a6e:	e004      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003a76:	e000      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8003a78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a7a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d10b      	bne.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a82:	4b26      	ldr	r3, [pc, #152]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a86:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003a8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a92:	4a22      	ldr	r2, [pc, #136]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a94:	430b      	orrs	r3, r1
 8003a96:	6553      	str	r3, [r2, #84]	@ 0x54
 8003a98:	e003      	b.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a9e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003aa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aaa:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003aae:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ab4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003ab8:	460b      	mov	r3, r1
 8003aba:	4313      	orrs	r3, r2
 8003abc:	d034      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003abe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d003      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8003ac8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003acc:	d007      	beq.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8003ace:	e011      	b.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ad0:	4b12      	ldr	r3, [pc, #72]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad4:	4a11      	ldr	r2, [pc, #68]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003ad6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ada:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003adc:	e00e      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ade:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ae2:	3308      	adds	r3, #8
 8003ae4:	2102      	movs	r1, #2
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f000 f9cc 	bl	8003e84 <RCCEx_PLL2_Config>
 8003aec:	4603      	mov	r3, r0
 8003aee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003af2:	e003      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003afa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003afc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d10d      	bne.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003b04:	4b05      	ldr	r3, [pc, #20]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003b06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b08:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003b0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b12:	4a02      	ldr	r2, [pc, #8]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003b14:	430b      	orrs	r3, r1
 8003b16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b18:	e006      	b.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8003b1a:	bf00      	nop
 8003b1c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b24:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003b28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b30:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003b34:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b36:	2300      	movs	r3, #0
 8003b38:	667b      	str	r3, [r7, #100]	@ 0x64
 8003b3a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003b3e:	460b      	mov	r3, r1
 8003b40:	4313      	orrs	r3, r2
 8003b42:	d00c      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003b44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b48:	3328      	adds	r3, #40	@ 0x28
 8003b4a:	2102      	movs	r1, #2
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f000 fa4b 	bl	8003fe8 <RCCEx_PLL3_Config>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d002      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003b5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b66:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003b6a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b70:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003b74:	460b      	mov	r3, r1
 8003b76:	4313      	orrs	r3, r2
 8003b78:	d036      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003b7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b84:	d018      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8003b86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b8a:	d811      	bhi.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003b8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b90:	d014      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8003b92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b96:	d80b      	bhi.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d011      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003b9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ba0:	d106      	bne.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ba2:	4bb7      	ldr	r3, [pc, #732]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba6:	4ab6      	ldr	r2, [pc, #728]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003ba8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003bae:	e008      	b.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003bb6:	e004      	b.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003bb8:	bf00      	nop
 8003bba:	e002      	b.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003bbc:	bf00      	nop
 8003bbe:	e000      	b.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003bc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bc2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d10a      	bne.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003bca:	4bad      	ldr	r3, [pc, #692]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003bd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bd8:	4aa9      	ldr	r2, [pc, #676]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003bda:	430b      	orrs	r3, r1
 8003bdc:	6553      	str	r3, [r2, #84]	@ 0x54
 8003bde:	e003      	b.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003be0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003be4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003be8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003bf4:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	657b      	str	r3, [r7, #84]	@ 0x54
 8003bfa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003bfe:	460b      	mov	r3, r1
 8003c00:	4313      	orrs	r3, r2
 8003c02:	d009      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003c04:	4b9e      	ldr	r3, [pc, #632]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c08:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003c0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c12:	4a9b      	ldr	r2, [pc, #620]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c14:	430b      	orrs	r3, r1
 8003c16:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c20:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003c24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c26:	2300      	movs	r3, #0
 8003c28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c2a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003c2e:	460b      	mov	r3, r1
 8003c30:	4313      	orrs	r3, r2
 8003c32:	d009      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c34:	4b92      	ldr	r3, [pc, #584]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c38:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003c3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c40:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c42:	4a8f      	ldr	r2, [pc, #572]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c44:	430b      	orrs	r3, r1
 8003c46:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003c48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c50:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003c54:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c56:	2300      	movs	r3, #0
 8003c58:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c5a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003c5e:	460b      	mov	r3, r1
 8003c60:	4313      	orrs	r3, r2
 8003c62:	d00e      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c64:	4b86      	ldr	r3, [pc, #536]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c66:	691b      	ldr	r3, [r3, #16]
 8003c68:	4a85      	ldr	r2, [pc, #532]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c6a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003c6e:	6113      	str	r3, [r2, #16]
 8003c70:	4b83      	ldr	r3, [pc, #524]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c72:	6919      	ldr	r1, [r3, #16]
 8003c74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c78:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c7c:	4a80      	ldr	r2, [pc, #512]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c7e:	430b      	orrs	r3, r1
 8003c80:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003c82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c8a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003c8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c90:	2300      	movs	r3, #0
 8003c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c94:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003c98:	460b      	mov	r3, r1
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	d009      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003c9e:	4b78      	ldr	r3, [pc, #480]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003ca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ca2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003ca6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003caa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cac:	4a74      	ldr	r2, [pc, #464]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003cae:	430b      	orrs	r3, r1
 8003cb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003cb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cba:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003cbe:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cc4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003cc8:	460b      	mov	r3, r1
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	d00a      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003cce:	4b6c      	ldr	r3, [pc, #432]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003cd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cd2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003cd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cde:	4a68      	ldr	r2, [pc, #416]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003ce0:	430b      	orrs	r3, r1
 8003ce2:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003ce4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cec:	2100      	movs	r1, #0
 8003cee:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003cf0:	f003 0301 	and.w	r3, r3, #1
 8003cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cf6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	d011      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d04:	3308      	adds	r3, #8
 8003d06:	2100      	movs	r1, #0
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f000 f8bb 	bl	8003e84 <RCCEx_PLL2_Config>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003d14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d003      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003d24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	6239      	str	r1, [r7, #32]
 8003d30:	f003 0302 	and.w	r3, r3, #2
 8003d34:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d36:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	d011      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d44:	3308      	adds	r3, #8
 8003d46:	2101      	movs	r1, #1
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f000 f89b 	bl	8003e84 <RCCEx_PLL2_Config>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003d54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d003      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d5c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d60:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003d64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	61b9      	str	r1, [r7, #24]
 8003d70:	f003 0304 	and.w	r3, r3, #4
 8003d74:	61fb      	str	r3, [r7, #28]
 8003d76:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	d011      	beq.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d84:	3308      	adds	r3, #8
 8003d86:	2102      	movs	r1, #2
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f000 f87b 	bl	8003e84 <RCCEx_PLL2_Config>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003d94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d003      	beq.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003da0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003da4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dac:	2100      	movs	r1, #0
 8003dae:	6139      	str	r1, [r7, #16]
 8003db0:	f003 0308 	and.w	r3, r3, #8
 8003db4:	617b      	str	r3, [r7, #20]
 8003db6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	d011      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003dc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003dc4:	3328      	adds	r3, #40	@ 0x28
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f000 f90d 	bl	8003fe8 <RCCEx_PLL3_Config>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8003dd4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d003      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ddc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003de0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003de4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dec:	2100      	movs	r1, #0
 8003dee:	60b9      	str	r1, [r7, #8]
 8003df0:	f003 0310 	and.w	r3, r3, #16
 8003df4:	60fb      	str	r3, [r7, #12]
 8003df6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003dfa:	460b      	mov	r3, r1
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	d011      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e04:	3328      	adds	r3, #40	@ 0x28
 8003e06:	2101      	movs	r1, #1
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f000 f8ed 	bl	8003fe8 <RCCEx_PLL3_Config>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003e14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d003      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003e24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e2c:	2100      	movs	r1, #0
 8003e2e:	6039      	str	r1, [r7, #0]
 8003e30:	f003 0320 	and.w	r3, r3, #32
 8003e34:	607b      	str	r3, [r7, #4]
 8003e36:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003e3a:	460b      	mov	r3, r1
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	d011      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e44:	3328      	adds	r3, #40	@ 0x28
 8003e46:	2102      	movs	r1, #2
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f000 f8cd 	bl	8003fe8 <RCCEx_PLL3_Config>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003e54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d003      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e5c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e60:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8003e64:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d101      	bne.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	e000      	b.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e7e:	bf00      	nop
 8003e80:	58024400 	.word	0x58024400

08003e84 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003e92:	4b53      	ldr	r3, [pc, #332]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e96:	f003 0303 	and.w	r3, r3, #3
 8003e9a:	2b03      	cmp	r3, #3
 8003e9c:	d101      	bne.n	8003ea2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e099      	b.n	8003fd6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003ea2:	4b4f      	ldr	r3, [pc, #316]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a4e      	ldr	r2, [pc, #312]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003ea8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003eac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003eae:	f7fc fe11 	bl	8000ad4 <HAL_GetTick>
 8003eb2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003eb4:	e008      	b.n	8003ec8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003eb6:	f7fc fe0d 	bl	8000ad4 <HAL_GetTick>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d901      	bls.n	8003ec8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	e086      	b.n	8003fd6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003ec8:	4b45      	ldr	r3, [pc, #276]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d1f0      	bne.n	8003eb6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003ed4:	4b42      	ldr	r3, [pc, #264]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	031b      	lsls	r3, r3, #12
 8003ee2:	493f      	ldr	r1, [pc, #252]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	628b      	str	r3, [r1, #40]	@ 0x28
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	3b01      	subs	r3, #1
 8003eee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	3b01      	subs	r3, #1
 8003ef8:	025b      	lsls	r3, r3, #9
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	431a      	orrs	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	3b01      	subs	r3, #1
 8003f04:	041b      	lsls	r3, r3, #16
 8003f06:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	691b      	ldr	r3, [r3, #16]
 8003f10:	3b01      	subs	r3, #1
 8003f12:	061b      	lsls	r3, r3, #24
 8003f14:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003f18:	4931      	ldr	r1, [pc, #196]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003f1e:	4b30      	ldr	r3, [pc, #192]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f22:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	695b      	ldr	r3, [r3, #20]
 8003f2a:	492d      	ldr	r1, [pc, #180]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003f30:	4b2b      	ldr	r3, [pc, #172]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f34:	f023 0220 	bic.w	r2, r3, #32
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	4928      	ldr	r1, [pc, #160]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003f42:	4b27      	ldr	r3, [pc, #156]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f46:	4a26      	ldr	r2, [pc, #152]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f48:	f023 0310 	bic.w	r3, r3, #16
 8003f4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003f4e:	4b24      	ldr	r3, [pc, #144]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f52:	4b24      	ldr	r3, [pc, #144]	@ (8003fe4 <RCCEx_PLL2_Config+0x160>)
 8003f54:	4013      	ands	r3, r2
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	69d2      	ldr	r2, [r2, #28]
 8003f5a:	00d2      	lsls	r2, r2, #3
 8003f5c:	4920      	ldr	r1, [pc, #128]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003f62:	4b1f      	ldr	r3, [pc, #124]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f66:	4a1e      	ldr	r2, [pc, #120]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f68:	f043 0310 	orr.w	r3, r3, #16
 8003f6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d106      	bne.n	8003f82 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003f74:	4b1a      	ldr	r3, [pc, #104]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f78:	4a19      	ldr	r2, [pc, #100]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f7a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003f7e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003f80:	e00f      	b.n	8003fa2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d106      	bne.n	8003f96 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003f88:	4b15      	ldr	r3, [pc, #84]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f8c:	4a14      	ldr	r2, [pc, #80]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f92:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003f94:	e005      	b.n	8003fa2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003f96:	4b12      	ldr	r3, [pc, #72]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f9a:	4a11      	ldr	r2, [pc, #68]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003f9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003fa0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a0e      	ldr	r2, [pc, #56]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003fa8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003fac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fae:	f7fc fd91 	bl	8000ad4 <HAL_GetTick>
 8003fb2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003fb4:	e008      	b.n	8003fc8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003fb6:	f7fc fd8d 	bl	8000ad4 <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d901      	bls.n	8003fc8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e006      	b.n	8003fd6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003fc8:	4b05      	ldr	r3, [pc, #20]	@ (8003fe0 <RCCEx_PLL2_Config+0x15c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d0f0      	beq.n	8003fb6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3710      	adds	r7, #16
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	58024400 	.word	0x58024400
 8003fe4:	ffff0007 	.word	0xffff0007

08003fe8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003ff6:	4b53      	ldr	r3, [pc, #332]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 8003ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ffa:	f003 0303 	and.w	r3, r3, #3
 8003ffe:	2b03      	cmp	r3, #3
 8004000:	d101      	bne.n	8004006 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e099      	b.n	800413a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004006:	4b4f      	ldr	r3, [pc, #316]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a4e      	ldr	r2, [pc, #312]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 800400c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004010:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004012:	f7fc fd5f 	bl	8000ad4 <HAL_GetTick>
 8004016:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004018:	e008      	b.n	800402c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800401a:	f7fc fd5b 	bl	8000ad4 <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	2b02      	cmp	r3, #2
 8004026:	d901      	bls.n	800402c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004028:	2303      	movs	r3, #3
 800402a:	e086      	b.n	800413a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800402c:	4b45      	ldr	r3, [pc, #276]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004034:	2b00      	cmp	r3, #0
 8004036:	d1f0      	bne.n	800401a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004038:	4b42      	ldr	r3, [pc, #264]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 800403a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800403c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	051b      	lsls	r3, r3, #20
 8004046:	493f      	ldr	r1, [pc, #252]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 8004048:	4313      	orrs	r3, r2
 800404a:	628b      	str	r3, [r1, #40]	@ 0x28
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	3b01      	subs	r3, #1
 8004052:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	3b01      	subs	r3, #1
 800405c:	025b      	lsls	r3, r3, #9
 800405e:	b29b      	uxth	r3, r3
 8004060:	431a      	orrs	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	3b01      	subs	r3, #1
 8004068:	041b      	lsls	r3, r3, #16
 800406a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800406e:	431a      	orrs	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	691b      	ldr	r3, [r3, #16]
 8004074:	3b01      	subs	r3, #1
 8004076:	061b      	lsls	r3, r3, #24
 8004078:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800407c:	4931      	ldr	r1, [pc, #196]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 800407e:	4313      	orrs	r3, r2
 8004080:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004082:	4b30      	ldr	r3, [pc, #192]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 8004084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004086:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	695b      	ldr	r3, [r3, #20]
 800408e:	492d      	ldr	r1, [pc, #180]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 8004090:	4313      	orrs	r3, r2
 8004092:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004094:	4b2b      	ldr	r3, [pc, #172]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 8004096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004098:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	4928      	ldr	r1, [pc, #160]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 80040a2:	4313      	orrs	r3, r2
 80040a4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80040a6:	4b27      	ldr	r3, [pc, #156]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 80040a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040aa:	4a26      	ldr	r2, [pc, #152]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 80040ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80040b2:	4b24      	ldr	r3, [pc, #144]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 80040b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040b6:	4b24      	ldr	r3, [pc, #144]	@ (8004148 <RCCEx_PLL3_Config+0x160>)
 80040b8:	4013      	ands	r3, r2
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	69d2      	ldr	r2, [r2, #28]
 80040be:	00d2      	lsls	r2, r2, #3
 80040c0:	4920      	ldr	r1, [pc, #128]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80040c6:	4b1f      	ldr	r3, [pc, #124]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 80040c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ca:	4a1e      	ldr	r2, [pc, #120]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 80040cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d106      	bne.n	80040e6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80040d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 80040da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040dc:	4a19      	ldr	r2, [pc, #100]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 80040de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80040e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80040e4:	e00f      	b.n	8004106 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d106      	bne.n	80040fa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80040ec:	4b15      	ldr	r3, [pc, #84]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 80040ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f0:	4a14      	ldr	r2, [pc, #80]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 80040f2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80040f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80040f8:	e005      	b.n	8004106 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80040fa:	4b12      	ldr	r3, [pc, #72]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 80040fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fe:	4a11      	ldr	r2, [pc, #68]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 8004100:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004104:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004106:	4b0f      	ldr	r3, [pc, #60]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a0e      	ldr	r2, [pc, #56]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 800410c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004110:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004112:	f7fc fcdf 	bl	8000ad4 <HAL_GetTick>
 8004116:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004118:	e008      	b.n	800412c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800411a:	f7fc fcdb 	bl	8000ad4 <HAL_GetTick>
 800411e:	4602      	mov	r2, r0
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	2b02      	cmp	r3, #2
 8004126:	d901      	bls.n	800412c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004128:	2303      	movs	r3, #3
 800412a:	e006      	b.n	800413a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800412c:	4b05      	ldr	r3, [pc, #20]	@ (8004144 <RCCEx_PLL3_Config+0x15c>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d0f0      	beq.n	800411a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004138:	7bfb      	ldrb	r3, [r7, #15]
}
 800413a:	4618      	mov	r0, r3
 800413c:	3710      	adds	r7, #16
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	58024400 	.word	0x58024400
 8004148:	ffff0007 	.word	0xffff0007

0800414c <memset>:
 800414c:	4402      	add	r2, r0
 800414e:	4603      	mov	r3, r0
 8004150:	4293      	cmp	r3, r2
 8004152:	d100      	bne.n	8004156 <memset+0xa>
 8004154:	4770      	bx	lr
 8004156:	f803 1b01 	strb.w	r1, [r3], #1
 800415a:	e7f9      	b.n	8004150 <memset+0x4>

0800415c <__libc_init_array>:
 800415c:	b570      	push	{r4, r5, r6, lr}
 800415e:	4d0d      	ldr	r5, [pc, #52]	@ (8004194 <__libc_init_array+0x38>)
 8004160:	4c0d      	ldr	r4, [pc, #52]	@ (8004198 <__libc_init_array+0x3c>)
 8004162:	1b64      	subs	r4, r4, r5
 8004164:	10a4      	asrs	r4, r4, #2
 8004166:	2600      	movs	r6, #0
 8004168:	42a6      	cmp	r6, r4
 800416a:	d109      	bne.n	8004180 <__libc_init_array+0x24>
 800416c:	4d0b      	ldr	r5, [pc, #44]	@ (800419c <__libc_init_array+0x40>)
 800416e:	4c0c      	ldr	r4, [pc, #48]	@ (80041a0 <__libc_init_array+0x44>)
 8004170:	f000 f826 	bl	80041c0 <_init>
 8004174:	1b64      	subs	r4, r4, r5
 8004176:	10a4      	asrs	r4, r4, #2
 8004178:	2600      	movs	r6, #0
 800417a:	42a6      	cmp	r6, r4
 800417c:	d105      	bne.n	800418a <__libc_init_array+0x2e>
 800417e:	bd70      	pop	{r4, r5, r6, pc}
 8004180:	f855 3b04 	ldr.w	r3, [r5], #4
 8004184:	4798      	blx	r3
 8004186:	3601      	adds	r6, #1
 8004188:	e7ee      	b.n	8004168 <__libc_init_array+0xc>
 800418a:	f855 3b04 	ldr.w	r3, [r5], #4
 800418e:	4798      	blx	r3
 8004190:	3601      	adds	r6, #1
 8004192:	e7f2      	b.n	800417a <__libc_init_array+0x1e>
 8004194:	08004244 	.word	0x08004244
 8004198:	08004244 	.word	0x08004244
 800419c:	08004244 	.word	0x08004244
 80041a0:	08004248 	.word	0x08004248

080041a4 <memcpy>:
 80041a4:	440a      	add	r2, r1
 80041a6:	4291      	cmp	r1, r2
 80041a8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80041ac:	d100      	bne.n	80041b0 <memcpy+0xc>
 80041ae:	4770      	bx	lr
 80041b0:	b510      	push	{r4, lr}
 80041b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80041ba:	4291      	cmp	r1, r2
 80041bc:	d1f9      	bne.n	80041b2 <memcpy+0xe>
 80041be:	bd10      	pop	{r4, pc}

080041c0 <_init>:
 80041c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041c2:	bf00      	nop
 80041c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041c6:	bc08      	pop	{r3}
 80041c8:	469e      	mov	lr, r3
 80041ca:	4770      	bx	lr

080041cc <_fini>:
 80041cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ce:	bf00      	nop
 80041d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041d2:	bc08      	pop	{r3}
 80041d4:	469e      	mov	lr, r3
 80041d6:	4770      	bx	lr
