## APB to APB Bridge Design
--------------------------------
### *APB Master Module*
- AMBA4 protocol supported.
- System Verilog for Design.
- System Verilog Interface Implemented.
- Binary Encoding for 3 State FSM.

### *APB Slave Module*
- AMBA4 protocol supported.
- System Verilog for Design.
- System Verilog Interface Implemented.
- Binary Encoding for 3 State FSM.

### *Single Port Memory Model*
- System Verilog for Design.
- System Verilog Interface Implemented.
- (1024 x 8) Bytes of Memory Size.
- Single Port Access. 