# //  Questa Sim-64
# //  Version 10.1c linux_x86_64 Jul 27 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim -novopt work.top
# vsim -novopt work.top 
# Loading sv_std.std
# Loading work.top
# Loading work.my_mem_if
# Loading work.my_mem
# Loading work.testbench
vlog top.sv interface.sv testbench.sv dut.sv
# QuestaSim-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module top
# -- Compiling interface my_mem_if
# -- Compiling program testbench
# -- Compiling module my_mem
# 
# Top level modules:
# 	top
restart -f
# Refreshing /auto/fsb/adamh5/ECEn620/ch4/hw2/work.top
# Loading sv_std.std
# Loading work.top
# Refreshing /auto/fsb/adamh5/ECEn620/ch4/hw2/work.my_mem_if
# Loading work.my_mem_if
# Refreshing /auto/fsb/adamh5/ECEn620/ch4/hw2/work.my_mem
# Loading work.my_mem
# Refreshing /auto/fsb/adamh5/ECEn620/ch4/hw2/work.testbench
# Loading work.testbench
add wave -position insertpoint  \
sim:/top/clk
add wave -position insertpoint  \
sim:/top/if0/clk \
sim:/top/if0/address \
sim:/top/if0/data_in \
sim:/top/if0/data_out \
sim:/top/if0/read \
sim:/top/if0/rw_err_cnt \
sim:/top/if0/write
add wave -position insertpoint sim:/top/if0/rw_err
run -all
# ** Error: read == 1 && write == 1
#    Time: 0 ps  Scope: top.if0.rw_err File: interface.sv Line: 16
# ** Error: read == 1 && write == 1
#    Time: 250 ns  Scope: top.if0.rw_err File: interface.sv Line: 16
# ** Warning: (vsim-3829) dut.sv(20): Non-existent associative array entry. Returning default value.
# ** Error: read == 1 && write == 1
#    Time: 550 ns  Scope: top.if0.rw_err File: interface.sv Line: 16
# ** Warning: (vsim-3829) dut.sv(20): Non-existent associative array entry. Returning default value.
# ** Error: read == 1 && write == 1
#    Time: 850 ns  Scope: top.if0.rw_err File: interface.sv Line: 16
# ** Warning: (vsim-3829) dut.sv(20): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) dut.sv(20): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) dut.sv(20): Non-existent associative array entry. Returning default value.
# Data read Queue:
#   -- data_read_queue[0]: 81
#   -- data_read_queue[1]: 63
#   -- data_read_queue[2]: 8d
#   -- data_read_queue[3]: 12
#   -- data_read_queue[4]: 10d
#   -- data_read_queue[5]: 13d
# 
# 
# RESULTS:
# 
# ------------------------------------------------
# --           Elapsed time : 0 s
# --        Simulation time : 1950 ns
# --  Read/Writes performed : 6
# -- Data read errors found : 0
# --     R/W=1 errors found : 4
# ------------------------------------------------
# Break in Module testbench at testbench.sv line 73
vsim work.my_mem
# vsim work.my_mem 
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.my_mem(fast)
# ** Fatal: (vsim-3695) dut.sv(3): The interface port 'if0' must be passed an actual interface.
#    Time: 0 ps  Iteration: 0  Instance: /my_mem File: dut.sv
# FATAL ERROR while loading design
# Error loading design
vsim work.my_mem
# vsim work.my_mem 
# Loading sv_std.std
# Loading work.my_mem(fast)
# ** Fatal: (vsim-3695) dut.sv(3): The interface port 'if0' must be passed an actual interface.
#    Time: 0 ps  Iteration: 0  Instance: /my_mem File: dut.sv
# FATAL ERROR while loading design
# Error loading design
vlog top.sv interface.sv testbench.sv dut.sv
# QuestaSim-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module top
# -- Compiling interface my_mem_if
# -- Compiling program testbench
# -- Compiling module my_mem
# 
# Top level modules:
# 	top
restart -f
# No Design Loaded!
vsim -novopt work.top
# vsim -novopt work.top 
# Refreshing /auto/fsb/adamh5/ECEn620/ch4/hw2/work.top
# Loading sv_std.std
# Loading work.top
# Refreshing /auto/fsb/adamh5/ECEn620/ch4/hw2/work.my_mem_if
# Loading work.my_mem_if
# Refreshing /auto/fsb/adamh5/ECEn620/ch4/hw2/work.my_mem
# Loading work.my_mem
# Refreshing /auto/fsb/adamh5/ECEn620/ch4/hw2/work.testbench
# Loading work.testbench
add wave -position insertpoint  \
sim:/top/clk
add wave -position insertpoint  \
sim:/top/if0/clk \
sim:/top/if0/address \
sim:/top/if0/data_in \
sim:/top/if0/data_out \
sim:/top/if0/read \
sim:/top/if0/rw_err_cnt \
sim:/top/if0/write
add wave -position insertpoint sim:/top/if0/rw_err
run -all
# ** Error: read == 1 && write == 1
#    Time: 0 ps  Scope: top.if0.rw_err File: interface.sv Line: 16
# ** Error: read == 1 && write == 1
#    Time: 250 ns  Scope: top.if0.rw_err File: interface.sv Line: 16
# ** Error: read == 1 && write == 1
#    Time: 550 ns  Scope: top.if0.rw_err File: interface.sv Line: 16
# ** Error: read == 1 && write == 1
#    Time: 850 ns  Scope: top.if0.rw_err File: interface.sv Line: 16
# Data read Queue:
#   -- data_read_queue[0]: 81
#   -- data_read_queue[1]: 63
#   -- data_read_queue[2]: 8d
#   -- data_read_queue[3]: 12
#   -- data_read_queue[4]: 10d
#   -- data_read_queue[5]: 13d
# 
# 
# RESULTS:
# 
# ------------------------------------------------
# --           Elapsed time : 0 s
# --        Simulation time : 1950 ns
# --  Read/Writes performed : 6
# -- Data read errors found : 0
# --     R/W=1 errors found : 4
# ------------------------------------------------
# Break in Module testbench at testbench.sv line 73
