<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>open_game_module</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic9"></a><div class="CTopic TModule LSystemVerilog first">
 <div class="CTitle">open_game_module</div>
 <div id="NDPrototype9" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/14/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/14/2"><span class="SHKeyword">module</span> open_game_module (</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">clk,</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">input</span> [</div><div class="PType" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4"><span class="SHNumber">10</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">A,</div><div class="PType" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">MREQn,</div><div class="PType" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">RFSHn,</div><div class="PType" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">IORQn,</div><div class="PType" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="6/4/7/5" data-NarrowGridArea="7/3/8/4" style="grid-area:6/4/7/5">WRn,</div><div class="PType" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="7/4/8/5" data-NarrowGridArea="8/3/9/4" style="grid-area:7/4/8/5">RESETn,</div><div class="PType" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="8/4/9/5" data-NarrowGridArea="9/3/10/4" style="grid-area:8/4/9/5">RDn,</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="9/2/10/3" data-NarrowGridArea="10/1/11/2" style="grid-area:9/2/10/3"><span class="SHKeyword">inout</span> [</div><div class="PType" data-WideGridArea="9/3/10/4" data-NarrowGridArea="10/2/11/3" style="grid-area:9/3/10/4"><span class="SHNumber">7</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="9/4/10/5" data-NarrowGridArea="10/3/11/4" style="grid-area:9/4/10/5">D,</div><div class="PType" data-WideGridArea="10/3/11/4" data-NarrowGridArea="11/2/12/3" style="grid-area:10/3/11/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="10/4/11/5" data-NarrowGridArea="11/3/12/4" style="grid-area:10/4/11/5">RAM_CSn,</div><div class="PType" data-WideGridArea="11/3/12/4" data-NarrowGridArea="12/2/13/3" style="grid-area:11/3/12/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="11/4/12/5" data-NarrowGridArea="12/3/13/4" style="grid-area:11/4/12/5">RAM_OEn,</div><div class="PType" data-WideGridArea="12/3/13/4" data-NarrowGridArea="13/2/14/3" style="grid-area:12/3/13/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="12/4/13/5" data-NarrowGridArea="13/3/14/4" style="grid-area:12/4/13/5">AY_CSn,</div><div class="PType" data-WideGridArea="13/3/14/4" data-NarrowGridArea="14/2/15/3" style="grid-area:13/3/14/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="13/4/14/5" data-NarrowGridArea="14/3/15/4" style="grid-area:13/4/14/5">AY_AS</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="13/5/14/6" data-NarrowGridArea="15/1/16/5" style="grid-area:13/5/14/6">)</div></div></div></div>
 <div class="CBody"><p>Colecovision Super Game Module Glue Logic</p><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Clock for all devices in the core</p></td></tr><tr><td class="CDLEntry">A<div class="CDLParameterType"><span class="SHKeyword">input</span>[ <span class="SHNumber">10</span>: <span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Address input bus from Z80</p></td></tr><tr><td class="CDLEntry">MREQn<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Z80 memory request input, active low</p></td></tr><tr><td class="CDLEntry">RFSHn<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Refresh request, active low</p></td></tr><tr><td class="CDLEntry">IORQn<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Z80 IO request input, active low</p></td></tr><tr><td class="CDLEntry">WRn<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Z80 Write to bus, active low</p></td></tr><tr><td class="CDLEntry">RESETn<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Input for reset, active low</p></td></tr><tr><td class="CDLEntry">RDn<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Z80 Read from bus, active low</p></td></tr><tr><td class="CDLEntry">D<div class="CDLParameterType"><span class="SHKeyword">inout</span>[ <span class="SHNumber">7</span>: <span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Z80 8 bit data bus, tristate IN/OUT</p></td></tr><tr><td class="CDLEntry">RAM_CSn<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>RAM chip select, active low</p></td></tr><tr><td class="CDLEntry">RAM_OEn<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>RAM Ouput enable, active low</p></td></tr><tr><td class="CDLEntry">RAM_WEn</td><td class="CDLDefinition"><p>RAM write enable, active low</p></td></tr><tr><td class="CDLEntry">AY_CSn<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>AY sound chip chip select</p></td></tr><tr><td class="CDLEntry">AY_AS<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>AY data or register select</p></td></tr></table></div>
</div>

<a name="Register_Information"></a><a name="Topic10"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Register Information</div>
 <div class="CBody"><p>Core has 3 registers at the IO addresses that follow.</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:open_game_module:SOUND_ADDR_CACHE" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,11);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >SOUND_ADDR_CACHE</a></td><td class="CDLDefinition"><p>h50</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:open_game_module:SOUND_CACHE" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,12);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >SOUND_CACHE</a></td><td class="CDLDefinition"><p>h51</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:open_game_module:RAM_24K_ENABLE" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,13);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RAM_24K_ENABLE</a></td><td class="CDLDefinition"><p>h53</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:open_game_module:SWAP_BIOS_TO_RAM" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,14);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >SWAP_BIOS_TO_RAM</a></td><td class="CDLDefinition"><p>h7F</p></td></tr></table></div>
</div>

<a name="SOUND_ADDR_CACHE"></a><a name="Topic11"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">SOUND_ADDR_CACHE</div>
 <div id="NDPrototype11" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> SOUND_ADDR_CACHE = <span class="SHNumber">8'h50</span></div></div>
 <div class="CBody"><p>Defines the address of r_snd_addr_cache</p><div class="CImage"><a href="../../images/diagrams/reg_sound_addr_cache.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_sound_addr_cache.png" loading="lazy" class="KnownDimensions" width="1282" height="156" style="max-width: 1282px" alt="reg_sound_addr_cache" /></a></div><p>Setup an address for cache the sound address so each write will be to a proper address (opcode games need to write multiple and read multiple addresses) The resister is only 4 bits since there are only 16 registers max.</p></div>
</div>

<a name="SOUND_CACHE"></a><a name="Topic12"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">SOUND_CACHE</div>
 <div id="NDPrototype12" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> SOUND_CACHE = <span class="SHNumber">8'h51</span></div></div>
 <div class="CBody"><p>Defines the address of r_snd_cache</p><div class="CImage"><a href="../../images/diagrams/reg_sound_cache.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_sound_cache.png" loading="lazy" class="KnownDimensions" width="870" height="156" style="max-width: 870px" alt="reg_sound_cache" /></a></div><p>Cache Sound Chip as the SGM games read from it (Yamaha chip does not have a read like a GI does).</p></div>
</div>

<a name="RAM_24K_ENABLE"></a><a name="Topic13"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">RAM_24K_ENABLE</div>
 <div id="NDPrototype13" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> RAM_24K_ENABLE = <span class="SHNumber">8'h53</span></div></div>
 <div class="CBody"><p>Defines the address of r_24k_ena</p><div class="CImage"><a href="../../images/diagrams/reg_24k_ram_enable.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_24k_ram_enable.png" loading="lazy" class="KnownDimensions" width="874" height="156" style="max-width: 874px" alt="reg_24k_ram_enable" /></a></div><p>Super Game Module 24K RAM enable using bit 0 (Active High)</p></div>
</div>

<a name="SWAP_BIOS_TO_RAM"></a><a name="Topic14"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">SWAP_BIOS_TO_RAM</div>
 <div id="NDPrototype14" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> SWAP_BIOS_TO_RAM = <span class="SHNumber">8'h7F</span></div></div>
 <div class="CBody"><p>Defines the address of r_swap_ena</p><div class="CImage"><a href="../../images/diagrams/reg_swap_bios_enable.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_swap_bios_enable.png" loading="lazy" class="KnownDimensions" width="1162" height="156" style="max-width: 1162px" alt="reg_swap_bios_enable" /></a></div><p>Super Game Module BIOS to RAM swap on bit 1 (Active Low)</p></div>
</div>

<a name="r_snd_addr_cache"></a><a name="Topic15"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_snd_addr_cache</div>
 <div id="NDPrototype15" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] r_snd_addr_cache = <span class="SHNumber">0</span></div></div>
 <div class="CBody"><p>register for SOUND_ADDR_CACHE See Also: <a href="../../index.html#SystemVerilogModule:open_game_module:SOUND_ADDR_CACHE" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,11);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >SOUND_ADDR_CACHE</a></p></div>
</div>

<a name="r_24k_ena"></a><a name="Topic16"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_24k_ena</div>
 <div id="NDPrototype16" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] r_24k_ena = <span class="SHNumber">0</span></div></div>
 <div class="CBody"><p>register for RAM_24K_ENABLE See Also: <a href="../../index.html#SystemVerilogModule:open_game_module:RAM_24K_ENABLE" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,13);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RAM_24K_ENABLE</a></p></div>
</div>

<a name="r_swap_ena"></a><a name="Topic17"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_swap_ena</div>
 <div id="NDPrototype17" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] r_swap_ena = <span class="SHNumber">8'h0F</span></div></div>
 <div class="CBody"><p>register for 8K RAM/ROM swap See Also: <a href="../../index.html#SystemVerilogModule:open_game_module:SWAP_BIOS_TO_RAM" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,14);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >SWAP_BIOS_TO_RAM</a></p></div>
</div>

<a name="r_snd_cache"></a><a name="Topic18"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_snd_cache</div>
 <div id="NDPrototype18" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] r_snd_cache[<span class="SHNumber">3</span>:<span class="SHNumber">0</span>]</div></div>
 <div class="CBody"><p>register for SOUND_CACHE See Also: <a href="../../index.html#SystemVerilogModule:open_game_module:SOUND_CACHE" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,12);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >SOUND_CACHE</a></p></div>
</div>

<a name="Assignment_Information"></a><a name="Topic19"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Assignment Information</div>
 <div class="CBody"><p>How signals are created</p></div>
</div>

<a name="s_enable"></a><a name="Topic20"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_enable</div>
 <div id="NDPrototype20" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_enable = (</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">RFSHn &amp;&nbsp;</div><div class="PSymbols" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">~</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">MREQn</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>Decided to keep the same method used internally as the coleco. This emualtes the original ttl chip logic.</p></div>
</div>

<a name="s_y0_seln"></a><a name="Topic21"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_y0_seln</div>
 <div id="NDPrototype21" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_y0_seln = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable &amp; ~A[<span class="SHNumber">10</span>] &amp; ~</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">9</span>] &amp;&nbsp;</div><div class="PSymbols" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">~</div><div class="PName InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6">A[<span class="SHNumber">8</span>]</div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Address h0000, ROM/RAM</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[10:8]</td><td class="CDLDefinition"><p>Address lines used for select lines (actually lines A[15:13]).</p></td></tr></table></div>
</div>

<a name="s_ram2_csn"></a><a name="Topic22"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_ram2_csn</div>
 <div id="NDPrototype22" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_ram2_csn = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable &amp; ~A[<span class="SHNumber">10</span>] &amp; ~</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">9</span>] &amp;&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">A[<span class="SHNumber">8</span>]</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>Address h2000, RAM</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[10:8]</td><td class="CDLDefinition"><p>Address lines used for select lines (actually lines A[15:13]).</p></td></tr></table></div>
</div>

<a name="s_ram1_csn"></a><a name="Topic23"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_ram1_csn</div>
 <div id="NDPrototype23" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_ram1_csn = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable &amp; ~A[<span class="SHNumber">10</span>] &amp;&nbsp;</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">9</span>] &amp;&nbsp;</div><div class="PSymbols" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">~</div><div class="PName InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6">A[<span class="SHNumber">8</span>]</div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Address h4000, RAM</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[10:8]</td><td class="CDLDefinition"><p>Address lines used for select lines (actually lines A[15:13]).</p></td></tr></table></div>
</div>

<a name="s_ram0_csn"></a><a name="Topic24"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_ram0_csn</div>
 <div id="NDPrototype24" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_ram0_csn = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable &amp; ~A[<span class="SHNumber">10</span>] &amp;&nbsp;</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">9</span>] &amp;&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">A[<span class="SHNumber">8</span>]</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>Address h6000, RAM</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[10:8]</td><td class="CDLDefinition"><p>Address lines used for select lines (actually lines A[15:13]).</p></td></tr></table></div>
</div>

<a name="s_ram_csn"></a><a name="Topic25"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_ram_csn</div>
 <div id="NDPrototype25" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_ram_csn = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">(s_y0_seln | r_swap_ena[<span class="SHNumber">1</span>]) &amp; (s_ram2_csn | ~r_24k_ena[<span class="SHNumber">0</span>]) &amp; (s_ram1_csn | ~r_24k_ena[<span class="SHNumber">0</span>]) &amp;&nbsp;</div><div class="PSymbols" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">(</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">s_ram0_csn | ~r_24k_ena[<span class="SHNumber">0</span>])</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>RAM Chip select when address is requested (active low). When the 24k is not enabled, use internal memory.</p><table class="CDefinitionList"><tr><td class="CDLEntry">(s_y0_seln&nbsp; | r_swap_ena[1])</td><td class="CDLDefinition"><p>address range starting at h0000, swap bios/rom bit is enabled (1 is disabled).</p></td></tr><tr><td class="CDLEntry">(s_ram1_csn&nbsp; | ~r_24k_ena[0])</td><td class="CDLDefinition"><p>address range starting at h4000, 24k enable bit from register.</p></td></tr><tr><td class="CDLEntry">(s_ram2_csn&nbsp; | ~r_24k_ena[0])</td><td class="CDLDefinition"><p>address range starting at h2000, 24k enable bit from register.</p></td></tr><tr><td class="CDLEntry">(s_ram0_csn&nbsp; | ~r_24k_ena[0])</td><td class="CDLDefinition"><p>address range starting at h6000, 24k enable bit from register.</p></td></tr></table></div>
</div>

<a name="RAM_OEn"></a><a name="Topic26"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">RAM_OEn</div>
 <div id="NDPrototype26" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">assign</span> RAM_OEn = RDn | s_ram_csn</div></div>
 <div class="CBody"><p>RAM Output enable when read is requested (active low).</p><table class="CDefinitionList"><tr><td class="CDLEntry">RDn</td><td class="CDLDefinition"><p>Z80 read request, active low.</p></td></tr><tr><td class="CDLEntry">s_ram_csn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:open_game_module:s_ram_csn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,25);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ram_csn</a></p></td></tr></table></div>
</div>

<a name="RAM_CSn"></a><a name="Topic27"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">RAM_CSn</div>
 <div id="NDPrototype27" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">assign</span> RAM_CSn = s_ram_csn</div></div>
 <div class="CBody"><p>RAM Chip Select output assignment.</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ram_csn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:open_game_module:s_ram_csn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,25);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ram_csn</a></p></td></tr></table></div>
</div>

<a name="Decoder_Information_for_Super_Game_Module"></a><a name="Topic28"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Decoder Information for Super Game Module</div>
 <div class="CBody"><p>How address decoder is created for Super Game Module, using a YMZ284.</p><table class="CDefinitionList"><tr><td class="CDLEntry">SGM IO REG</td><td class="CDLDefinition"><p>Clocked IO decoder for Super Game Module.</p></td></tr></table></div>
</div>

<a name="AY_AS"></a><a name="Topic29"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">AY_AS</div>
 <div id="NDPrototype29" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> AY_AS = (</div><div class="PName InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">A[<span class="SHNumber">7</span>:<span class="SHNumber">0</span>]</div><div class="PDefaultValueSeparator" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">= <span class="SHNumber">8'h50</span> &amp; ~IORQn &amp; ~WRn ? <span class="SHNumber">1'b0</span> : <span class="SHNumber">1'b1</span></div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>h50 is the address select, when selected its in data mode</p><table class="CDefinitionList"><tr><td class="CDLEntry">A[7:0]</td><td class="CDLDefinition"><p>If address matches h50, enable</p></td></tr><tr><td class="CDLEntry">IORQn</td><td class="CDLDefinition"><p>Active IO request, enable</p></td></tr><tr><td class="CDLEntry">WRn</td><td class="CDLDefinition"><p>Z80 write is active, enable</p></td></tr></table></div>
</div>

<a name="s_ay_sound_csn"></a><a name="Topic30"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_ay_sound_csn</div>
 <div class="CBody"><p>match both h50 and h51 by ignoring bit 0. Enable AY sound chip.</p><table class="CDefinitionList"><tr><td class="CDLEntry">A[7:0]</td><td class="CDLDefinition"><p>If address matches h50 or h51, enable</p></td></tr><tr><td class="CDLEntry">IORQn</td><td class="CDLDefinition"><p>Active IO request, enable</p></td></tr><tr><td class="CDLEntry">WRn</td><td class="CDLDefinition"><p>Z80 write is active, enable</p></td></tr></table></div>
</div>

<a name="D"></a><a name="Topic31"></a><div class="CTopic TAssignment LSystemVerilog last">
 <div class="CTitle">D</div>
 <div id="NDPrototype31" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D = (</div><div class="PName InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">A[<span class="SHNumber">7</span>:<span class="SHNumber">0</span>]</div><div class="PDefaultValueSeparator" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">= <span class="SHNumber">8'h52</span> &amp; ~IORQn &amp; ~RDn ? r_snd_cache[{<span class="SHNumber">2'b00</span>, r_snd_addr_cache}] : <span class="SHNumber">8'bzzzzzzzz</span></div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>read cached register from previous write (AY emulation), at set address location.</p><table class="CDefinitionList"><tr><td class="CDLEntry">A[7:0]</td><td class="CDLDefinition"><p>If address matches h52, enable</p></td></tr><tr><td class="CDLEntry">IORQn</td><td class="CDLDefinition"><p>Active IO request, enable</p></td></tr><tr><td class="CDLEntry">RDn</td><td class="CDLDefinition"><p>Z80 read is active, enable</p></td></tr></table></div>
</div>

</body></html>