# SETTINGS ./simusched lotes/aa_lote.tsk 4 1 2 SchedRR 1
LOAD 0 0
LOAD 0 1
LOAD 0 2
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
CPU 0 -1 3
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 -1 3
BLOCK 2 0
CPU 2 -1 0
CPU 2 1 1
CPU 2 2 2
CPU 2 -1 3
UNBLOCK 3 0
# CONTEXT CPU 0 3
CPU 3 1 1
CPU 3 2 2
CPU 3 -1 3
LOAD 4 3
BLOCK 4 1
CPU 4 0 0
# CONTEXT CPU 1 4
CPU 4 2 2
CPU 4 -1 3
BLOCK 5 2
UNBLOCK 5 1
# CONTEXT CPU 0 5
CPU 5 3 1
# CONTEXT CPU 2 5
CPU 5 -1 3
LOAD 6 4
BLOCK 6 3
UNBLOCK 6 2
# CONTEXT CPU 0 6
# CONTEXT CPU 1 6
# CONTEXT CPU 2 6
# CONTEXT CPU 3 6
UNBLOCK 7 3
# CONTEXT CPU 0 7
CPU 7 4 1
# CONTEXT CPU 2 7
# CONTEXT CPU 3 7
CPU 8 1 0
CPU 8 4 1
CPU 8 0 2
# CONTEXT CPU 3 8
BLOCK 9 4
BLOCK 9 0
# CONTEXT CPU 0 9
# CONTEXT CPU 1 9
CPU 9 -1 2
CPU 9 2 3
UNBLOCK 10 0
UNBLOCK 10 4
# CONTEXT CPU 0 10
# CONTEXT CPU 1 10
# CONTEXT CPU 2 10
CPU 10 2 3
BLOCK 11 2
# CONTEXT CPU 0 11
# CONTEXT CPU 1 11
CPU 11 0 2
# CONTEXT CPU 3 11
BLOCK 12 0
UNBLOCK 12 2
CPU 12 3 0
CPU 12 1 1
# CONTEXT CPU 2 12
# CONTEXT CPU 3 12
BLOCK 13 3
BLOCK 13 1
UNBLOCK 13 0
# CONTEXT CPU 0 13
CPU 13 -1 1
# CONTEXT CPU 2 13
# CONTEXT CPU 3 13
UNBLOCK 14 1
UNBLOCK 14 3
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
CPU 14 4 3
# CONTEXT CPU 0 15
CPU 15 1 1
CPU 15 2 2
CPU 15 4 3
BLOCK 16 1
CPU 16 0 0
# CONTEXT CPU 1 16
CPU 16 2 2
CPU 16 4 3
BLOCK 17 4
UNBLOCK 17 1
# CONTEXT CPU 0 17
# CONTEXT CPU 1 17
CPU 17 2 2
# CONTEXT CPU 3 17
BLOCK 18 2
UNBLOCK 18 4
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
# CONTEXT CPU 2 18
# CONTEXT CPU 3 18
UNBLOCK 19 2
# CONTEXT CPU 0 19
CPU 19 3 1
# CONTEXT CPU 2 19
# CONTEXT CPU 3 19
BLOCK 20 3
CPU 20 1 0
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
CPU 20 0 3
BLOCK 21 0
UNBLOCK 21 3
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
CPU 21 4 2
# CONTEXT CPU 3 21
UNBLOCK 22 0
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
CPU 22 4 2
# CONTEXT CPU 3 22
# CONTEXT CPU 0 23
CPU 23 2 1
CPU 23 4 2
# CONTEXT CPU 3 23
BLOCK 24 2
CPU 24 3 0
# CONTEXT CPU 1 24
CPU 24 4 2
CPU 24 1 3
BLOCK 25 3
BLOCK 25 1
UNBLOCK 25 2
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
CPU 25 4 2
CPU 25 -1 3
UNBLOCK 26 1
UNBLOCK 26 3
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
CPU 26 4 2
# CONTEXT CPU 3 26
EXIT 27 4 2
# CONTEXT CPU 0 27
CPU 27 0 1
# CONTEXT CPU 2 27
CPU 27 1 3
BLOCK 28 0
CPU 28 2 0
CPU 28 -1 1
# CONTEXT CPU 2 28
CPU 28 1 3
EXIT 29 2 0
UNBLOCK 29 0
# CONTEXT CPU 0 29
CPU 29 -1 1
# CONTEXT CPU 2 29
CPU 29 1 3
EXIT 30 1 3
# CONTEXT CPU 0 30
CPU 30 -1 1
CPU 30 3 2
CPU 30 -1 3
# CONTEXT CPU 0 31
CPU 31 -1 1
CPU 31 3 2
CPU 31 -1 3
BLOCK 32 3
CPU 32 0 0
CPU 32 -1 1
CPU 32 -1 2
CPU 32 -1 3
BLOCK 33 0
UNBLOCK 33 3
# CONTEXT CPU 0 33
CPU 33 -1 1
CPU 33 -1 2
CPU 33 -1 3
UNBLOCK 34 0
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
CPU 34 -1 2
CPU 34 -1 3
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
CPU 35 -1 2
CPU 35 -1 3
CPU 36 3 0
# CONTEXT CPU 1 36
CPU 36 -1 2
CPU 36 -1 3
BLOCK 37 3
CPU 37 -1 0
CPU 37 0 1
CPU 37 -1 2
CPU 37 -1 3
BLOCK 38 0
UNBLOCK 38 3
# CONTEXT CPU 0 38
CPU 38 -1 1
CPU 38 -1 2
CPU 38 -1 3
UNBLOCK 39 0
CPU 39 3 0
# CONTEXT CPU 1 39
CPU 39 -1 2
CPU 39 -1 3
BLOCK 40 3
CPU 40 -1 0
CPU 40 0 1
CPU 40 -1 2
CPU 40 -1 3
BLOCK 41 0
UNBLOCK 41 3
# CONTEXT CPU 0 41
CPU 41 -1 1
CPU 41 -1 2
CPU 41 -1 3
UNBLOCK 42 0
CPU 42 3 0
# CONTEXT CPU 1 42
CPU 42 -1 2
CPU 42 -1 3
CPU 43 3 0
CPU 43 0 1
CPU 43 -1 2
CPU 43 -1 3
BLOCK 44 3
EXIT 44 0 1
CPU 44 -1 0
CPU 44 -1 1
CPU 44 -1 2
CPU 44 -1 3
UNBLOCK 45 3
# CONTEXT CPU 0 45
CPU 45 -1 1
CPU 45 -1 2
CPU 45 -1 3
CPU 46 3 0
CPU 46 -1 1
CPU 46 -1 2
CPU 46 -1 3
EXIT 47 3 0
CPU 47 -1 0
CPU 47 -1 1
CPU 47 -1 2
CPU 47 -1 3
