{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 2 1544600308739 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 2 1544600309092 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 2 1544600309121 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 2 1544600309121 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 2 1544600310046 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 2 1544600310374 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 2 1544600310374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 2 1544600310374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   1.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 2 1544600310374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 2 1544600310374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 2 1544600310374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1\|icdrclk " "   1.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 2 1544600310374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|clkout " "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 2 1544600310374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk " "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 2 1544600310374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pma0\|clockout " "   4.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 2 1544600310374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|clkout " "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 2 1544600310374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk " "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 2 1544600310374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pma0\|clockout " "   4.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 2 1544600310374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000          clk " "   8.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 2 1544600310374 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 2 1544600310374 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 2 1544600310382 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 2 1544600310408 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 2 1544600310410 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 2 1544600310455 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 2 1544600310455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 2 1544600310516 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 2 1544600310516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 2 1544600310516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 2 1544600310516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "755 " "Peak virtual memory: 755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 2 1544600310562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 15:38:30 2018 " "Processing ended: Wed Dec 12 15:38:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 2 1544600310562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 2 1544600310562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 2 1544600310562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 2 1544600310562 ""}
