#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr  4 18:18:30 2023
# Process ID: 2792
# Current directory: d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex
# Command line: vivado.exe -notrace -source d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/project_1/project_1.srcs/sources_1/ip/ibert_7series_gtx_0/ibert_7series_gtx_0_ex.tcl
# Log file: d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/vivado.log
# Journal file: d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/project_1/project_1.srcs/sources_1/ip/ibert_7series_gtx_0/ibert_7series_gtx_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2019/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 882.805 ; gain = 173.168
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/xsim/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/modelsim/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/questa/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/ies/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/vcs/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/riviera/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/activehdl/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/xcelium/ibert_7series_gtx_0.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Apr  4 18:19:53 2023] Launched synth_1...
Run output will be captured here: d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/runme.log
[Tue Apr  4 18:19:53 2023] Launched impl_1...
Run output will be captured here: d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Netlist 29-17] Analyzing 631 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2094.676 ; gain = 12.355
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2094.676 ; gain = 12.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2094.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 2300.188 ; gain = 1361.684
open_report: Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 2388.469 ; gain = 88.281
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

warning: cannot open library dpcomm.dll, first required symbol ftdimgr_lock, Digilent FTDI based JTAG cables cannot be supported
warning: cannot open library djtg.dll, first required symbol DjtgGetPortCount, select Digilent JTAG cables cannot be supported

connect_hw_server: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2477.793 ; gain = 17.863
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/DebugChannelA
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3569.633 ; gain = 1091.840
set_property PROGRAM.FILE {d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/impl_1/example_ibert_7series_gtx_0.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/gtx_125M_IBERT/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/impl_1/example_ibert_7series_gtx_0.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3687.250 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
detect_hw_sio_links
INFO: [Labtools 27-2267] Found 2 links.
set_property TX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property RX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set xil_newScan [create_hw_sio_scan -description {Scan 0} 2d_full_eye  [lindex [get_hw_sio_links localhost:3121/xilinx_tcf/Xilinx/DebugChannelA/0_1_0/IBERT/Quad_115/MGT_X0Y3/TX->localhost:3121/xilinx_tcf/Xilinx/DebugChannelA/0_1_0/IBERT/Quad_115/MGT_X0Y2/RX] 0 ]]
run_hw_sio_scan [get_hw_sio_scans $xil_newScan]
set xil_newScan [create_hw_sio_scan -description {Scan 1} 2d_full_eye  [lindex [get_hw_sio_links localhost:3121/xilinx_tcf/Xilinx/DebugChannelA/0_1_0/IBERT/Quad_115/MGT_X0Y2/TX->localhost:3121/xilinx_tcf/Xilinx/DebugChannelA/0_1_0/IBERT/Quad_115/MGT_X0Y3/RX] 0 ]]
run_hw_sio_scan [get_hw_sio_scans $xil_newScan]
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  4 18:42:24 2023...
