// Seed: 3041312144
module module_0 (
    input supply1 id_0,
    output wire id_1
    , id_3
);
  logic id_4;
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3,
    output supply0 id_4,
    input tri0 id_5
    , id_15,
    input supply1 id_6,
    output tri1 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input uwire id_12,
    output wire id_13
);
  logic id_16, id_17, id_18;
  wire id_19, id_20;
  logic id_21;
  module_0 modCall_1 (
      id_0,
      id_13
  );
  assign modCall_1.id_0 = 0;
endmodule
