
# 8-bit Pipelined RISC CPU (Verilog)

This is a simple 8-bit RISC CPU with a 2-stage pipeline written in Verilog.

## Features

- Program Counter, Instruction ROM
- 2-stage pipeline (IF/EX)
- Register File and ALU
- Control Unit for decode
- Simulated with Icarus Verilog + GTKWave

## Run

make run
make wave

## Author

Your Name
