	component ghrd_hps_system_intel_agilex_5_soc_0 is
		port (
			h2f_reset_reset_n                      : out   std_logic;                                         -- reset_n
			hps2fpga_axi_clock_clk                 : in    std_logic                      := 'X';             -- clk
			hps2fpga_axi_reset_reset_n             : in    std_logic                      := 'X';             -- reset_n
			hps2fpga_awid                          : out   std_logic_vector(3 downto 0);                      -- awid
			hps2fpga_awaddr                        : out   std_logic_vector(31 downto 0);                     -- awaddr
			hps2fpga_awlen                         : out   std_logic_vector(7 downto 0);                      -- awlen
			hps2fpga_awsize                        : out   std_logic_vector(2 downto 0);                      -- awsize
			hps2fpga_awburst                       : out   std_logic_vector(1 downto 0);                      -- awburst
			hps2fpga_awlock                        : out   std_logic;                                         -- awlock
			hps2fpga_awcache                       : out   std_logic_vector(3 downto 0);                      -- awcache
			hps2fpga_awprot                        : out   std_logic_vector(2 downto 0);                      -- awprot
			hps2fpga_awvalid                       : out   std_logic;                                         -- awvalid
			hps2fpga_awready                       : in    std_logic                      := 'X';             -- awready
			hps2fpga_wdata                         : out   std_logic_vector(31 downto 0);                     -- wdata
			hps2fpga_wstrb                         : out   std_logic_vector(3 downto 0);                      -- wstrb
			hps2fpga_wlast                         : out   std_logic;                                         -- wlast
			hps2fpga_wvalid                        : out   std_logic;                                         -- wvalid
			hps2fpga_wready                        : in    std_logic                      := 'X';             -- wready
			hps2fpga_bid                           : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- bid
			hps2fpga_bresp                         : in    std_logic_vector(1 downto 0)   := (others => 'X'); -- bresp
			hps2fpga_bvalid                        : in    std_logic                      := 'X';             -- bvalid
			hps2fpga_bready                        : out   std_logic;                                         -- bready
			hps2fpga_arid                          : out   std_logic_vector(3 downto 0);                      -- arid
			hps2fpga_araddr                        : out   std_logic_vector(31 downto 0);                     -- araddr
			hps2fpga_arlen                         : out   std_logic_vector(7 downto 0);                      -- arlen
			hps2fpga_arsize                        : out   std_logic_vector(2 downto 0);                      -- arsize
			hps2fpga_arburst                       : out   std_logic_vector(1 downto 0);                      -- arburst
			hps2fpga_arlock                        : out   std_logic;                                         -- arlock
			hps2fpga_arcache                       : out   std_logic_vector(3 downto 0);                      -- arcache
			hps2fpga_arprot                        : out   std_logic_vector(2 downto 0);                      -- arprot
			hps2fpga_arvalid                       : out   std_logic;                                         -- arvalid
			hps2fpga_arready                       : in    std_logic                      := 'X';             -- arready
			hps2fpga_rid                           : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- rid
			hps2fpga_rdata                         : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- rdata
			hps2fpga_rresp                         : in    std_logic_vector(1 downto 0)   := (others => 'X'); -- rresp
			hps2fpga_rlast                         : in    std_logic                      := 'X';             -- rlast
			hps2fpga_rvalid                        : in    std_logic                      := 'X';             -- rvalid
			hps2fpga_rready                        : out   std_logic;                                         -- rready
			lwhps2fpga_axi_clock_clk               : in    std_logic                      := 'X';             -- clk
			lwhps2fpga_axi_reset_reset_n           : in    std_logic                      := 'X';             -- reset_n
			lwhps2fpga_awid                        : out   std_logic_vector(3 downto 0);                      -- awid
			lwhps2fpga_awaddr                      : out   std_logic_vector(28 downto 0);                     -- awaddr
			lwhps2fpga_awlen                       : out   std_logic_vector(7 downto 0);                      -- awlen
			lwhps2fpga_awsize                      : out   std_logic_vector(2 downto 0);                      -- awsize
			lwhps2fpga_awburst                     : out   std_logic_vector(1 downto 0);                      -- awburst
			lwhps2fpga_awlock                      : out   std_logic;                                         -- awlock
			lwhps2fpga_awcache                     : out   std_logic_vector(3 downto 0);                      -- awcache
			lwhps2fpga_awprot                      : out   std_logic_vector(2 downto 0);                      -- awprot
			lwhps2fpga_awvalid                     : out   std_logic;                                         -- awvalid
			lwhps2fpga_awready                     : in    std_logic                      := 'X';             -- awready
			lwhps2fpga_wdata                       : out   std_logic_vector(31 downto 0);                     -- wdata
			lwhps2fpga_wstrb                       : out   std_logic_vector(3 downto 0);                      -- wstrb
			lwhps2fpga_wlast                       : out   std_logic;                                         -- wlast
			lwhps2fpga_wvalid                      : out   std_logic;                                         -- wvalid
			lwhps2fpga_wready                      : in    std_logic                      := 'X';             -- wready
			lwhps2fpga_bid                         : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- bid
			lwhps2fpga_bresp                       : in    std_logic_vector(1 downto 0)   := (others => 'X'); -- bresp
			lwhps2fpga_bvalid                      : in    std_logic                      := 'X';             -- bvalid
			lwhps2fpga_bready                      : out   std_logic;                                         -- bready
			lwhps2fpga_arid                        : out   std_logic_vector(3 downto 0);                      -- arid
			lwhps2fpga_araddr                      : out   std_logic_vector(28 downto 0);                     -- araddr
			lwhps2fpga_arlen                       : out   std_logic_vector(7 downto 0);                      -- arlen
			lwhps2fpga_arsize                      : out   std_logic_vector(2 downto 0);                      -- arsize
			lwhps2fpga_arburst                     : out   std_logic_vector(1 downto 0);                      -- arburst
			lwhps2fpga_arlock                      : out   std_logic;                                         -- arlock
			lwhps2fpga_arcache                     : out   std_logic_vector(3 downto 0);                      -- arcache
			lwhps2fpga_arprot                      : out   std_logic_vector(2 downto 0);                      -- arprot
			lwhps2fpga_arvalid                     : out   std_logic;                                         -- arvalid
			lwhps2fpga_arready                     : in    std_logic                      := 'X';             -- arready
			lwhps2fpga_rid                         : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- rid
			lwhps2fpga_rdata                       : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- rdata
			lwhps2fpga_rresp                       : in    std_logic_vector(1 downto 0)   := (others => 'X'); -- rresp
			lwhps2fpga_rlast                       : in    std_logic                      := 'X';             -- rlast
			lwhps2fpga_rvalid                      : in    std_logic                      := 'X';             -- rvalid
			lwhps2fpga_rready                      : out   std_logic;                                         -- rready
			emac_ptp_clk_clk                       : in    std_logic                      := 'X';             -- clk
			emac_timestamp_clk_clk                 : in    std_logic                      := 'X';             -- clk
			emac_timestamp_data_data_in            : in    std_logic_vector(63 downto 0)  := (others => 'X'); -- data_in
			emac0_mdio_mac_mdc                     : out   std_logic;                                         -- mac_mdc
			emac0_mdio_mac_mdi                     : in    std_logic                      := 'X';             -- mac_mdi
			emac0_mdio_mac_mdo                     : out   std_logic;                                         -- mac_mdo
			emac0_mdio_mac_mdoe                    : out   std_logic;                                         -- mac_mdoe
			emac0_app_rst_reset_n                  : out   std_logic;                                         -- reset_n
			emac0_mac_tx_clk_o                     : out   std_logic;                                         -- mac_tx_clk_o
			emac0_mac_tx_clk_i                     : in    std_logic                      := 'X';             -- mac_tx_clk_i
			emac0_mac_rx_clk                       : in    std_logic                      := 'X';             -- mac_rx_clk
			emac0_mac_rst_tx_n                     : out   std_logic;                                         -- mac_rst_tx_n
			emac0_mac_rst_rx_n                     : out   std_logic;                                         -- mac_rst_rx_n
			emac0_mac_txen                         : out   std_logic;                                         -- mac_txen
			emac0_mac_txer                         : out   std_logic;                                         -- mac_txer
			emac0_mac_rxdv                         : in    std_logic                      := 'X';             -- mac_rxdv
			emac0_mac_rxer                         : in    std_logic                      := 'X';             -- mac_rxer
			emac0_mac_rxd                          : in    std_logic_vector(7 downto 0)   := (others => 'X'); -- mac_rxd
			emac0_mac_col                          : in    std_logic                      := 'X';             -- mac_col
			emac0_mac_crs                          : in    std_logic                      := 'X';             -- mac_crs
			emac0_mac_speed                        : out   std_logic_vector(2 downto 0);                      -- mac_speed
			emac0_mac_txd_o                        : out   std_logic_vector(7 downto 0);                      -- mac_txd_o
			emac2_app_rst_reset_n                  : out   std_logic;                                         -- reset_n
			spim0_miso_i                           : in    std_logic                      := 'X';             -- miso_i
			spim0_mosi_o                           : out   std_logic;                                         -- mosi_o
			spim0_mosi_oe                          : out   std_logic;                                         -- mosi_oe
			spim0_ss_in_n                          : in    std_logic                      := 'X';             -- ss_in_n
			spim0_ss0_n_o                          : out   std_logic;                                         -- ss0_n_o
			spim0_ss1_n_o                          : out   std_logic;                                         -- ss1_n_o
			spim0_ss2_n_o                          : out   std_logic;                                         -- ss2_n_o
			spim0_ss3_n_o                          : out   std_logic;                                         -- ss3_n_o
			spim0_sclk_out_clk                     : out   std_logic;                                         -- clk
			I2C1_scl_i_clk                         : in    std_logic                      := 'X';             -- clk
			I2C1_scl_oe_clk                        : out   std_logic;                                         -- clk
			I2C1_sda_i                             : in    std_logic                      := 'X';             -- sda_i
			I2C1_sda_oe                            : out   std_logic;                                         -- sda_oe
			h2f_user0_clk_clk                      : out   std_logic;                                         -- clk
			h2f_user1_clk_clk                      : out   std_logic;                                         -- clk
			h2f_warm_reset_handshake_reset_req     : out   std_logic;                                         -- reset_req
			h2f_warm_reset_handshake_reset_ack     : in    std_logic                      := 'X';             -- reset_ack
			h2f_cold_reset_reset_n                 : out   std_logic;                                         -- reset_n
			hps_io_hps_osc_clk                     : in    std_logic                      := 'X';             -- hps_osc_clk
			hps_io_sdmmc_data0                     : inout std_logic                      := 'X';             -- sdmmc_data0
			hps_io_sdmmc_data1                     : inout std_logic                      := 'X';             -- sdmmc_data1
			hps_io_sdmmc_cclk                      : out   std_logic;                                         -- sdmmc_cclk
			hps_io_sdmmc_data2                     : inout std_logic                      := 'X';             -- sdmmc_data2
			hps_io_sdmmc_data3                     : inout std_logic                      := 'X';             -- sdmmc_data3
			hps_io_sdmmc_cmd                       : inout std_logic                      := 'X';             -- sdmmc_cmd
			hps_io_usb1_clk                        : in    std_logic                      := 'X';             -- usb1_clk
			hps_io_usb1_stp                        : out   std_logic;                                         -- usb1_stp
			hps_io_usb1_dir                        : in    std_logic                      := 'X';             -- usb1_dir
			hps_io_usb1_data0                      : inout std_logic                      := 'X';             -- usb1_data0
			hps_io_usb1_data1                      : inout std_logic                      := 'X';             -- usb1_data1
			hps_io_usb1_nxt                        : in    std_logic                      := 'X';             -- usb1_nxt
			hps_io_usb1_data2                      : inout std_logic                      := 'X';             -- usb1_data2
			hps_io_usb1_data3                      : inout std_logic                      := 'X';             -- usb1_data3
			hps_io_usb1_data4                      : inout std_logic                      := 'X';             -- usb1_data4
			hps_io_usb1_data5                      : inout std_logic                      := 'X';             -- usb1_data5
			hps_io_usb1_data6                      : inout std_logic                      := 'X';             -- usb1_data6
			hps_io_usb1_data7                      : inout std_logic                      := 'X';             -- usb1_data7
			hps_io_emac2_tx_clk                    : out   std_logic;                                         -- emac2_tx_clk
			hps_io_emac2_tx_ctl                    : out   std_logic;                                         -- emac2_tx_ctl
			hps_io_emac2_rx_clk                    : in    std_logic                      := 'X';             -- emac2_rx_clk
			hps_io_emac2_rx_ctl                    : in    std_logic                      := 'X';             -- emac2_rx_ctl
			hps_io_emac2_txd0                      : out   std_logic;                                         -- emac2_txd0
			hps_io_emac2_txd1                      : out   std_logic;                                         -- emac2_txd1
			hps_io_emac2_rxd0                      : in    std_logic                      := 'X';             -- emac2_rxd0
			hps_io_emac2_rxd1                      : in    std_logic                      := 'X';             -- emac2_rxd1
			hps_io_emac2_txd2                      : out   std_logic;                                         -- emac2_txd2
			hps_io_emac2_txd3                      : out   std_logic;                                         -- emac2_txd3
			hps_io_emac2_rxd2                      : in    std_logic                      := 'X';             -- emac2_rxd2
			hps_io_emac2_rxd3                      : in    std_logic                      := 'X';             -- emac2_rxd3
			hps_io_mdio2_mdio                      : inout std_logic                      := 'X';             -- mdio2_mdio
			hps_io_mdio2_mdc                       : out   std_logic;                                         -- mdio2_mdc
			hps_io_uart0_tx                        : out   std_logic;                                         -- uart0_tx
			hps_io_uart0_rx                        : in    std_logic                      := 'X';             -- uart0_rx
			hps_io_i2c0_sda                        : inout std_logic                      := 'X';             -- i2c0_sda
			hps_io_i2c0_scl                        : inout std_logic                      := 'X';             -- i2c0_scl
			hps_io_gpio6                           : inout std_logic                      := 'X';             -- gpio6
			hps_io_gpio7                           : inout std_logic                      := 'X';             -- gpio7
			hps_io_gpio8                           : inout std_logic                      := 'X';             -- gpio8
			hps_io_gpio9                           : inout std_logic                      := 'X';             -- gpio9
			hps_io_gpio10                          : inout std_logic                      := 'X';             -- gpio10
			hps_io_gpio28                          : inout std_logic                      := 'X';             -- gpio28
			hps_io_gpio34                          : inout std_logic                      := 'X';             -- gpio34
			hps_io_gpio35                          : inout std_logic                      := 'X';             -- gpio35
			usb31_io_vbus_det                      : in    std_logic                      := 'X';             -- vbus_det
			usb31_io_flt_bar                       : in    std_logic                      := 'X';             -- flt_bar
			usb31_io_usb_ctrl                      : out   std_logic_vector(1 downto 0);                      -- usb_ctrl
			usb31_io_usb31_id                      : in    std_logic                      := 'X';             -- usb31_id
			fpga2hps_interrupt_irq                 : in    std_logic_vector(62 downto 0)  := (others => 'X'); -- irq
			usb31_phy_pma_cpu_clk_clk              : in    std_logic                      := 'X';             -- clk
			usb31_phy_refclk_p_clk                 : in    std_logic                      := 'X';             -- clk
			usb31_phy_refclk_n_clk                 : in    std_logic                      := 'X';             -- clk
			usb31_phy_rx_serial_n_i_rx_serial_n    : in    std_logic                      := 'X';             -- i_rx_serial_n
			usb31_phy_rx_serial_p_i_rx_serial_p    : in    std_logic                      := 'X';             -- i_rx_serial_p
			usb31_phy_tx_serial_n_o_tx_serial_n    : out   std_logic;                                         -- o_tx_serial_n
			usb31_phy_tx_serial_p_o_tx_serial_p    : out   std_logic;                                         -- o_tx_serial_p
			usb31_phy_reconfig_rst_reset           : in    std_logic                      := 'X';             -- reset
			usb31_phy_reconfig_clk_clk             : in    std_logic                      := 'X';             -- clk
			usb31_phy_reconfig_slave_address       : in    std_logic_vector(20 downto 0)  := (others => 'X'); -- address
			usb31_phy_reconfig_slave_byteenable    : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- byteenable
			usb31_phy_reconfig_slave_readdatavalid : out   std_logic;                                         -- readdatavalid
			usb31_phy_reconfig_slave_read          : in    std_logic                      := 'X';             -- read
			usb31_phy_reconfig_slave_write         : in    std_logic                      := 'X';             -- write
			usb31_phy_reconfig_slave_readdata      : out   std_logic_vector(31 downto 0);                     -- readdata
			usb31_phy_reconfig_slave_writedata     : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- writedata
			usb31_phy_reconfig_slave_waitrequest   : out   std_logic;                                         -- waitrequest
			f2sdram_axi_clock_clk                  : in    std_logic                      := 'X';             -- clk
			f2sdram_axi_reset_reset_n              : in    std_logic                      := 'X';             -- reset_n
			f2sdram_araddr                         : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- araddr
			f2sdram_arburst                        : in    std_logic_vector(1 downto 0)   := (others => 'X'); -- arburst
			f2sdram_arcache                        : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- arcache
			f2sdram_arid                           : in    std_logic_vector(4 downto 0)   := (others => 'X'); -- arid
			f2sdram_arlen                          : in    std_logic_vector(7 downto 0)   := (others => 'X'); -- arlen
			f2sdram_arlock                         : in    std_logic                      := 'X';             -- arlock
			f2sdram_arprot                         : in    std_logic_vector(2 downto 0)   := (others => 'X'); -- arprot
			f2sdram_arqos                          : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- arqos
			f2sdram_arready                        : out   std_logic;                                         -- arready
			f2sdram_arsize                         : in    std_logic_vector(2 downto 0)   := (others => 'X'); -- arsize
			f2sdram_arvalid                        : in    std_logic                      := 'X';             -- arvalid
			f2sdram_awaddr                         : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- awaddr
			f2sdram_awburst                        : in    std_logic_vector(1 downto 0)   := (others => 'X'); -- awburst
			f2sdram_awcache                        : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- awcache
			f2sdram_awid                           : in    std_logic_vector(4 downto 0)   := (others => 'X'); -- awid
			f2sdram_awlen                          : in    std_logic_vector(7 downto 0)   := (others => 'X'); -- awlen
			f2sdram_awlock                         : in    std_logic                      := 'X';             -- awlock
			f2sdram_awprot                         : in    std_logic_vector(2 downto 0)   := (others => 'X'); -- awprot
			f2sdram_awqos                          : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- awqos
			f2sdram_awready                        : out   std_logic;                                         -- awready
			f2sdram_awsize                         : in    std_logic_vector(2 downto 0)   := (others => 'X'); -- awsize
			f2sdram_awvalid                        : in    std_logic                      := 'X';             -- awvalid
			f2sdram_bid                            : out   std_logic_vector(4 downto 0);                      -- bid
			f2sdram_bready                         : in    std_logic                      := 'X';             -- bready
			f2sdram_bresp                          : out   std_logic_vector(1 downto 0);                      -- bresp
			f2sdram_bvalid                         : out   std_logic;                                         -- bvalid
			f2sdram_rdata                          : out   std_logic_vector(63 downto 0);                     -- rdata
			f2sdram_rid                            : out   std_logic_vector(4 downto 0);                      -- rid
			f2sdram_rlast                          : out   std_logic;                                         -- rlast
			f2sdram_rready                         : in    std_logic                      := 'X';             -- rready
			f2sdram_rresp                          : out   std_logic_vector(1 downto 0);                      -- rresp
			f2sdram_rvalid                         : out   std_logic;                                         -- rvalid
			f2sdram_wdata                          : in    std_logic_vector(63 downto 0)  := (others => 'X'); -- wdata
			f2sdram_wlast                          : in    std_logic                      := 'X';             -- wlast
			f2sdram_wready                         : out   std_logic;                                         -- wready
			f2sdram_wstrb                          : in    std_logic_vector(7 downto 0)   := (others => 'X'); -- wstrb
			f2sdram_wvalid                         : in    std_logic                      := 'X';             -- wvalid
			f2sdram_aruser                         : in    std_logic_vector(7 downto 0)   := (others => 'X'); -- aruser
			f2sdram_awuser                         : in    std_logic_vector(7 downto 0)   := (others => 'X'); -- awuser
			f2sdram_wuser                          : in    std_logic_vector(7 downto 0)   := (others => 'X'); -- wuser
			f2sdram_buser                          : out   std_logic_vector(7 downto 0);                      -- buser
			f2sdram_arregion                       : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- arregion
			f2sdram_ruser                          : out   std_logic_vector(7 downto 0);                      -- ruser
			f2sdram_awregion                       : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- awregion
			io96b0_csr_axi_clk_clk                 : in    std_logic                      := 'X';             -- clk
			io96b0_csr_axi_rst_reset_n             : in    std_logic                      := 'X';             -- reset_n
			io96b0_csr_axi_arready                 : in    std_logic                      := 'X';             -- arready
			io96b0_csr_axi_awready                 : in    std_logic                      := 'X';             -- awready
			io96b0_csr_axi_bresp                   : in    std_logic_vector(1 downto 0)   := (others => 'X'); -- bresp
			io96b0_csr_axi_bvalid                  : in    std_logic                      := 'X';             -- bvalid
			io96b0_csr_axi_rdata                   : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- rdata
			io96b0_csr_axi_rresp                   : in    std_logic_vector(1 downto 0)   := (others => 'X'); -- rresp
			io96b0_csr_axi_rvalid                  : in    std_logic                      := 'X';             -- rvalid
			io96b0_csr_axi_wready                  : in    std_logic                      := 'X';             -- wready
			io96b0_csr_axi_araddr                  : out   std_logic_vector(31 downto 0);                     -- araddr
			io96b0_csr_axi_arvalid                 : out   std_logic;                                         -- arvalid
			io96b0_csr_axi_awaddr                  : out   std_logic_vector(31 downto 0);                     -- awaddr
			io96b0_csr_axi_awvalid                 : out   std_logic;                                         -- awvalid
			io96b0_csr_axi_bready                  : out   std_logic;                                         -- bready
			io96b0_csr_axi_rready                  : out   std_logic;                                         -- rready
			io96b0_csr_axi_wdata                   : out   std_logic_vector(31 downto 0);                     -- wdata
			io96b0_csr_axi_wstrb                   : out   std_logic_vector(3 downto 0);                      -- wstrb
			io96b0_csr_axi_wvalid                  : out   std_logic;                                         -- wvalid
			io96b0_csr_axi_arprot                  : out   std_logic_vector(2 downto 0);                      -- arprot
			io96b0_csr_axi_awprot                  : out   std_logic_vector(2 downto 0);                      -- awprot
			io96b0_ch0_axi_clk_clk                 : in    std_logic                      := 'X';             -- clk
			io96b0_ch0_axi_rst_reset_n             : in    std_logic                      := 'X';             -- reset_n
			io96b0_ch0_axi_arready                 : in    std_logic                      := 'X';             -- arready
			io96b0_ch0_axi_awready                 : in    std_logic                      := 'X';             -- awready
			io96b0_ch0_axi_bid                     : in    std_logic_vector(6 downto 0)   := (others => 'X'); -- bid
			io96b0_ch0_axi_bresp                   : in    std_logic_vector(1 downto 0)   := (others => 'X'); -- bresp
			io96b0_ch0_axi_bvalid                  : in    std_logic                      := 'X';             -- bvalid
			io96b0_ch0_axi_rdata                   : in    std_logic_vector(255 downto 0) := (others => 'X'); -- rdata
			io96b0_ch0_axi_rid                     : in    std_logic_vector(6 downto 0)   := (others => 'X'); -- rid
			io96b0_ch0_axi_rlast                   : in    std_logic                      := 'X';             -- rlast
			io96b0_ch0_axi_rresp                   : in    std_logic_vector(1 downto 0)   := (others => 'X'); -- rresp
			io96b0_ch0_axi_ruser                   : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- ruser
			io96b0_ch0_axi_rvalid                  : in    std_logic                      := 'X';             -- rvalid
			io96b0_ch0_axi_wready                  : in    std_logic                      := 'X';             -- wready
			io96b0_ch0_axi_araddr                  : out   std_logic_vector(43 downto 0);                     -- araddr
			io96b0_ch0_axi_arburst                 : out   std_logic_vector(1 downto 0);                      -- arburst
			io96b0_ch0_axi_arid                    : out   std_logic_vector(6 downto 0);                      -- arid
			io96b0_ch0_axi_arlen                   : out   std_logic_vector(7 downto 0);                      -- arlen
			io96b0_ch0_axi_arlock                  : out   std_logic;                                         -- arlock
			io96b0_ch0_axi_arqos                   : out   std_logic_vector(3 downto 0);                      -- arqos
			io96b0_ch0_axi_arsize                  : out   std_logic_vector(2 downto 0);                      -- arsize
			io96b0_ch0_axi_aruser                  : out   std_logic_vector(13 downto 0);                     -- aruser
			io96b0_ch0_axi_arvalid                 : out   std_logic;                                         -- arvalid
			io96b0_ch0_axi_awaddr                  : out   std_logic_vector(43 downto 0);                     -- awaddr
			io96b0_ch0_axi_awburst                 : out   std_logic_vector(1 downto 0);                      -- awburst
			io96b0_ch0_axi_awid                    : out   std_logic_vector(6 downto 0);                      -- awid
			io96b0_ch0_axi_awlen                   : out   std_logic_vector(7 downto 0);                      -- awlen
			io96b0_ch0_axi_awlock                  : out   std_logic;                                         -- awlock
			io96b0_ch0_axi_awqos                   : out   std_logic_vector(3 downto 0);                      -- awqos
			io96b0_ch0_axi_awsize                  : out   std_logic_vector(2 downto 0);                      -- awsize
			io96b0_ch0_axi_awuser                  : out   std_logic_vector(13 downto 0);                     -- awuser
			io96b0_ch0_axi_awvalid                 : out   std_logic;                                         -- awvalid
			io96b0_ch0_axi_bready                  : out   std_logic;                                         -- bready
			io96b0_ch0_axi_rready                  : out   std_logic;                                         -- rready
			io96b0_ch0_axi_wdata                   : out   std_logic_vector(255 downto 0);                    -- wdata
			io96b0_ch0_axi_wlast                   : out   std_logic;                                         -- wlast
			io96b0_ch0_axi_wstrb                   : out   std_logic_vector(31 downto 0);                     -- wstrb
			io96b0_ch0_axi_wuser                   : out   std_logic_vector(31 downto 0);                     -- wuser
			io96b0_ch0_axi_wvalid                  : out   std_logic;                                         -- wvalid
			io96b0_ch0_axi_arprot                  : out   std_logic_vector(2 downto 0);                      -- arprot
			io96b0_ch0_axi_awprot                  : out   std_logic_vector(2 downto 0)                       -- awprot
		);
	end component ghrd_hps_system_intel_agilex_5_soc_0;

