Analysis & Synthesis report for Calculadora
Wed Mar 06 09:00:04 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |StateMachine|current_state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: Top-level Entity: |StateMachine
 12. Port Connectivity Checks: "InputSelector:myinputselector"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 06 09:00:04 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Calculadora                                 ;
; Top-level Entity Name           ; StateMachine                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 16                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; StateMachine       ; Calculadora        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; Selector.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Selector.sv      ;         ;
; Interface.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Interface.sv     ;         ;
; StateMachine.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv  ;         ;
; InputSelector.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/InputSelector.sv ;         ;
; Segmentos.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Segmentos.sv     ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimate of Logic utilization (ALMs needed) ; 4       ;
;                                             ;         ;
; Combinational ALUT usage for logic          ; 7       ;
;     -- 7 input functions                    ; 0       ;
;     -- 6 input functions                    ; 0       ;
;     -- 5 input functions                    ; 0       ;
;     -- 4 input functions                    ; 7       ;
;     -- <=3 input functions                  ; 0       ;
;                                             ;         ;
; Dedicated logic registers                   ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 16      ;
;                                             ;         ;
; Total DSP Blocks                            ; 0       ;
;                                             ;         ;
; Maximum fan-out node                        ; d~input ;
; Maximum fan-out                             ; 7       ;
; Total fan-out                               ; 51      ;
; Average fan-out                             ; 1.31    ;
+---------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                          ;
+-----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                     ; Entity Name  ; Library Name ;
+-----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+--------------+--------------+
; |StateMachine               ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 16   ; 0            ; |StateMachine                                           ; StateMachine ; work         ;
;    |Interface:myinterface|  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |StateMachine|Interface:myinterface                     ; Interface    ; work         ;
;       |Selector:myselector| ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |StateMachine|Interface:myinterface|Selector:myselector ; Selector     ; work         ;
+-----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |StateMachine|current_state                                                          ;
+-------------------------+-------------------------+------------------------+-------------------------+
; Name                    ; current_state.Op_select ; current_state.res_show ; current_state.in_select ;
+-------------------------+-------------------------+------------------------+-------------------------+
; current_state.Op_select ; 0                       ; 0                      ; 0                       ;
; current_state.in_select ; 1                       ; 0                      ; 1                       ;
; current_state.res_show  ; 1                       ; 1                      ; 0                       ;
+-------------------------+-------------------------+------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------+--------------------------------------+
; Register name                          ; Reason for Removal                   ;
+----------------------------------------+--------------------------------------+
; led~reg0                               ; Stuck at GND due to stuck port clock ;
; blink_counter[0..15]                   ; Stuck at GND due to stuck port clock ;
; current_state.Op_select                ; Lost fanout                          ;
; current_state.in_select                ; Lost fanout                          ;
; current_state.res_show                 ; Lost fanout                          ;
; Total Number of Removed Registers = 20 ;                                      ;
+----------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |StateMachine ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Op_select      ; 00    ; Unsigned Binary                                     ;
; in_select      ; 01    ; Unsigned Binary                                     ;
; res_show       ; 10    ; Unsigned Binary                                     ;
; DEBOUNCE_TIME  ; 20    ; Signed Integer                                      ;
; BLINK_TIME     ; 50000 ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InputSelector:myinputselector"                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; num  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 10                          ;
;     normal            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         4 data inputs ; 7                           ;
; boundary_port         ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Mar 06 08:59:58 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sumador1bit.sv
    Info (12023): Found entity 1: sumador1bit File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador1bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sumador.sv
    Info (12023): Found entity 1: sumador File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divisor.sv
    Info (12023): Found entity 1: Divisor File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Divisor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divisor_tb.sv
    Info (12023): Found entity 1: Divisor_tb File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Divisor_tb.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file inversor.sv
    Info (12023): Found entity 1: inversor File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 1
    Info (12023): Found entity 2: nand_d File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file restador.sv
    Info (12023): Found entity 1: restador File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/restador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file restador_tb.sv
    Info (12023): Found entity 1: restador_tb File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/restador_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador.sv
    Info (12023): Found entity 1: multiplicador File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/multiplicador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador_tb.sv
    Info (12023): Found entity 1: multiplicador_tb File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/multiplicador_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file andoperation.sv
    Info (12023): Found entity 1: andoperation File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/andoperation.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file andoperation_tb.sv
    Info (12023): Found entity 1: andoperation_tb File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/andoperation_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oroperator.sv
    Info (12023): Found entity 1: oroperator File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/oroperator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oroperator_tb.sv
    Info (12023): Found entity 1: oroperator_tb File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/oroperator_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xoroperator.sv
    Info (12023): Found entity 1: xoroperator File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/xoroperator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xoroperator_tb.sv
    Info (12023): Found entity 1: xoroperator_tb File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/xoroperator_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft.sv
    Info (12023): Found entity 1: shiftleft File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/shiftleft.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft_tb.sv
    Info (12023): Found entity 1: shiftleft_tb File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/shiftleft_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftright.sv
    Info (12023): Found entity 1: shiftright File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/shiftright.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftright_tb.sv
    Info (12023): Found entity 1: shiftright_tb File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/shiftright_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file calculator.sv
    Info (12023): Found entity 1: Calculator File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Calculator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file calculator_tb.sv
    Info (12023): Found entity 1: Calculator_tb File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Calculator_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file selector.sv
    Info (12023): Found entity 1: Selector File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Selector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interface.sv
    Info (12023): Found entity 1: Interface File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Interface.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file statemachine.sv
    Info (12023): Found entity 1: StateMachine File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decodificador.sv
    Info (12023): Found entity 1: decodificador File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/decodificador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inputselector.sv
    Info (12023): Found entity 1: InputSelector File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/InputSelector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segmentos.sv
    Info (12023): Found entity 1: Segmentos File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Segmentos.sv Line: 1
Info (12127): Elaborating entity "StateMachine" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at StateMachine.sv(42): truncated value with size 32 to match size of target (4) File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 42
Warning (10240): Verilog HDL Always Construct warning at StateMachine.sv(37): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 37
Warning (10240): Verilog HDL Always Construct warning at StateMachine.sv(37): inferring latch(es) for variable "debounce_count", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 37
Warning (10646): Verilog HDL Event Control warning at StateMachine.sv(66): posedge or negedge of vector "next_state" depends solely on its least-significant bit File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 66
Warning (10230): Verilog HDL assignment warning at StateMachine.sv(75): truncated value with size 32 to match size of target (16) File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 75
Warning (10230): Verilog HDL assignment warning at StateMachine.sv(78): truncated value with size 32 to match size of target (16) File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 78
Warning (10646): Verilog HDL Event Control warning at StateMachine.sv(115): posedge or negedge of vector "next_state" depends solely on its least-significant bit File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 115
Info (10041): Inferred latch for "next_state.res_show" at StateMachine.sv(41) File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 41
Info (10041): Inferred latch for "next_state.in_select" at StateMachine.sv(41) File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 41
Info (10041): Inferred latch for "next_state.Op_select" at StateMachine.sv(41) File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 41
Info (12128): Elaborating entity "Interface" for hierarchy "Interface:myinterface" File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 90
Info (12128): Elaborating entity "Selector" for hierarchy "Interface:myinterface|Selector:myselector" File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Interface.sv Line: 13
Info (12128): Elaborating entity "InputSelector" for hierarchy "InputSelector:myinputselector" File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 91
Info (12128): Elaborating entity "Segmentos" for hierarchy "InputSelector:myinputselector|Segmentos:miSegmento" File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/InputSelector.sv Line: 14
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "state[0]" is stuck at GND File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 5
    Warning (13410): Pin "state[1]" is stuck at GND File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 5
    Warning (13410): Pin "led" is stuck at GND File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 2
    Warning (15610): No output dependent on input pin "push_button" File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/StateMachine.sv Line: 3
Info (21057): Implemented 23 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 7 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4839 megabytes
    Info: Processing ended: Wed Mar 06 09:00:04 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


