#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 26 20:42:30 2020
# Process ID: 4544
# Current directory: /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado
# Command line: vivado
# Log file: /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/vivado.log
# Journal file: /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project fsm_communication /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication -part xc7k325tffg900-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/fs800/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 6546.945 ; gain = 60.871 ; free physical = 13319 ; free virtual = 46111
set_property board_part xilinx.com:kc705:part0:1.6 [current_project]
add_files -norecurse -scan_for_includes /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/wr_update_handshake.v
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/wr_update_handshake_tb.sv
import_files -fileset sim_1 -norecurse /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/wr_update_handshake_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/imports/DecodingProcessControl/wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <cnu_wr_update_handshake> not found while processing module instance <handshake_u0> [/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/imports/DecodingProcessControl/wr_update_handshake_tb.sv:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 6732.395 ; gain = 0.000 ; free physical = 13257 ; free virtual = 46116
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/imports/DecodingProcessControl/wr_update_handshake_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/imports/DecodingProcessControl/wr_update_handshake_tb.sv
file mkdir /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new
set_property SOURCE_SET {} [get_filesets sim_1]
close [ open /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv w ]
add_files -fileset sim_1 /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sources_1/imports/DecodingProcessControl/wr_update_handshake.v] -no_script -reset -force -quiet
remove_files  /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sources_1/imports/DecodingProcessControl/wr_update_handshake.v
file mkdir /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sources_1/new
close [ open /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sources_1/new/cnu_wr_update_handshake.v w ]
add_files /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sources_1/new/cnu_wr_update_handshake.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET {} [get_filesets sim_1]
close [ open /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v w ]
add_files -fileset sim_1 /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim/xsim.dir/cnu_wr_update_handshake_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 26 20:50:42 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 6839.480 ; gain = 0.000 ; free physical = 13198 ; free virtual = 46113
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cnu_wr_update_handshake_tb_behav -key {Behavioral:sim_1:Functional:cnu_wr_update_handshake_tb} -tclbatch {cnu_wr_update_handshake_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cnu_wr_update_handshake_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cnu_wr_update_handshake_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 6941.359 ; gain = 101.879 ; free physical = 13140 ; free virtual = 46063
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cnu_wr_update_handshake_tb/handshake_u0/cnu_init_load_en_i}} {{/cnu_wr_update_handshake_tb/handshake_u0/cnu_init_load_en}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 89
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 89
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg900-2
Top: cnu_wr_update_handshake
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 6966.355 ; gain = 22.934 ; free physical = 13050 ; free virtual = 45975
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cnu_wr_update_handshake' [/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sources_1/new/cnu_wr_update_handshake.v:1]
	Parameter CDC_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cnu_cdc_inst[1].syncIterUp_reg was removed.  [/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sources_1/new/cnu_wr_update_handshake.v:26]
WARNING: [Synth 8-6014] Unused sequential element syncIterUp_reg was removed.  [/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sources_1/new/cnu_wr_update_handshake.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnu_wr_update_handshake' (1#1) [/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sources_1/new/cnu_wr_update_handshake.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7011.230 ; gain = 67.809 ; free physical = 13061 ; free virtual = 45989
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7011.230 ; gain = 67.809 ; free physical = 13061 ; free virtual = 45988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7011.230 ; gain = 67.809 ; free physical = 13061 ; free virtual = 45988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7380.820 ; gain = 0.000 ; free physical = 12740 ; free virtual = 45701
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 7461.113 ; gain = 517.691 ; free physical = 12617 ; free virtual = 45580
6 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 7461.113 ; gain = 517.691 ; free physical = 12617 ; free virtual = 45580
close_design
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 89
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12739 ; free virtual = 45704
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 91
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12744 ; free virtual = 45709
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 91
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 102
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12745 ; free virtual = 45710
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12745 ; free virtual = 45710
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cnu_wr_update_handshake_tb/i}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 108
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12742 ; free virtual = 45707
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 109
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12750 ; free virtual = 45715
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 108
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 105
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 105
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cnu_wr_update_handshake_tb/i}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 105
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 105
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12742 ; free virtual = 45708
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 105
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12667 ; free virtual = 45632
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cnu_wr_update_handshake_tb/cnu_rd_finish_i}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 105
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12677 ; free virtual = 45643
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cnu_wr_update_handshake_tb/handshake_u0/sig_0}} {{/cnu_wr_update_handshake_tb/handshake_u0/sig_1}} {{/cnu_wr_update_handshake_tb/handshake_u0/sig_2}} {{/cnu_wr_update_handshake_tb/handshake_u0/sig_3}} {{/cnu_wr_update_handshake_tb/handshake_u0/sig_5}} {{/cnu_wr_update_handshake_tb/handshake_u0/sig_6}} {{/cnu_wr_update_handshake_tb/handshake_u0/sig_7}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12681 ; free virtual = 45646
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12681 ; free virtual = 45646
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12677 ; free virtual = 45642
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12682 ; free virtual = 45648
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cnu_wr_update_handshake_tb/handshake_u0/sig_5}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cnu_wr_update_handshake_tb/handshake_u0/sig_4}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12691 ; free virtual = 45657
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12689 ; free virtual = 45655
save_wave_config {/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg
set_property xsim.view /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cnu_wr_update_handshake_tb_behav -key {Behavioral:sim_1:Functional:cnu_wr_update_handshake_tb} -tclbatch {cnu_wr_update_handshake_tb.tcl} -view {/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg
source cnu_wr_update_handshake_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cnu_wr_update_handshake_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {cnu_wr_update_handshake_tb_behav.wcfg}
cnu_wr_update_handshake_tb_behav.wcfg
add_wave {{/cnu_wr_update_handshake_tb/handshake_u0/wr_trace}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
save_wave_config {/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
current_wave_config {cnu_wr_update_handshake_tb_behav.wcfg}
/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg
add_wave {{/cnu_wr_update_handshake_tb/i}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 107
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 112
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12683 ; free virtual = 45649
current_wave_config {cnu_wr_update_handshake_tb_behav.wcfg}
/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg
add_wave {{/cnu_wr_update_handshake_tb/handshake_u0/cnu_rd_finish_i}} 
current_wave_config {cnu_wr_update_handshake_tb_behav.wcfg}
/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg
add_wave {{/cnu_wr_update_handshake_tb/cnu_rd_finish_i}} 
current_wave_config {cnu_wr_update_handshake_tb_behav.wcfg}
/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg
add_wave {{/cnu_wr_update_handshake_tb/pipe_load_o}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 118
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 12685 ; free virtual = 45651
save_wave_config {/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 118
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 118
current_wave_config {cnu_wr_update_handshake_tb_behav.wcfg}
/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg
add_wave {{/cnu_wr_update_handshake_tb/handshake_u0/sig_0}} {{/cnu_wr_update_handshake_tb/handshake_u0/sig_1}} {{/cnu_wr_update_handshake_tb/handshake_u0/sig_2}} {{/cnu_wr_update_handshake_tb/handshake_u0/sig_3}} {{/cnu_wr_update_handshake_tb/handshake_u0/sig_4}} {{/cnu_wr_update_handshake_tb/handshake_u0/sig_5}} {{/cnu_wr_update_handshake_tb/handshake_u0/sig_6}} {{/cnu_wr_update_handshake_tb/handshake_u0/sig_7}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 118
save_wave_config {/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11789 ; free virtual = 45620
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
run_program: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11788 ; free virtual = 45620
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11788 ; free virtual = 45620
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 119
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11774 ; free virtual = 45605
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 118
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11768 ; free virtual = 45599
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 96
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11774 ; free virtual = 45605
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 96
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11774 ; free virtual = 45606
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cnu_wr_update_handshake_tb_behav -key {Behavioral:sim_1:Functional:cnu_wr_update_handshake_tb} -tclbatch {cnu_wr_update_handshake_tb.tcl} -view {/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg
source cnu_wr_update_handshake_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cnu_wr_update_handshake_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11765 ; free virtual = 45596
current_wave_config {cnu_wr_update_handshake_tb_behav.wcfg}
cnu_wr_update_handshake_tb_behav.wcfg
add_wave {{/cnu_wr_update_handshake_tb/is_init_load}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 96
current_wave_config {cnu_wr_update_handshake_tb_behav.wcfg}
cnu_wr_update_handshake_tb_behav.wcfg
add_wave {{/cnu_wr_update_handshake_tb/i}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 96
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 98
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11779 ; free virtual = 45610
save_wave_config {/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 101
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 102
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11668 ; free virtual = 45499
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 102
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11671 ; free virtual = 45503
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 102
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11668 ; free virtual = 45500
save_wave_config {/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 102
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cnu_wr_update_handshake_tb_behav -key {Behavioral:sim_1:Functional:cnu_wr_update_handshake_tb} -tclbatch {cnu_wr_update_handshake_tb.tcl} -view {/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/cnu_wr_update_handshake_tb_behav.wcfg
source cnu_wr_update_handshake_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cnu_wr_update_handshake_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11723 ; free virtual = 45558
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_wr_update_handshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_wr_update_handshake_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0e4346bce0a841a7a1395d01118cb83d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu_wr_update_handshake_tb_behav xil_defaultlib.cnu_wr_update_handshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu_wr_update_handshake_default
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.cnu_wr_update_handshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu_wr_update_handshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 798 ns : File "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake_tb.sv" Line 102
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11732 ; free virtual = 45566
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg900-2
Top: cnu_wr_update_handshake
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11717 ; free virtual = 45551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cnu_wr_update_handshake' [/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sources_1/new/cnu_wr_update_handshake.v:1]
	Parameter CDC_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cnu_cdc_inst[1].syncIterUp_reg was removed.  [/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sources_1/new/cnu_wr_update_handshake.v:26]
WARNING: [Synth 8-6014] Unused sequential element syncIterUp_reg was removed.  [/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sources_1/new/cnu_wr_update_handshake.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnu_wr_update_handshake' (1#1) [/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sources_1/new/cnu_wr_update_handshake.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11733 ; free virtual = 45567
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11735 ; free virtual = 45569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11735 ; free virtual = 45569
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11659 ; free virtual = 45493
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11631 ; free virtual = 45466
5 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11631 ; free virtual = 45466
close_design
launch_runs impl_1 -jobs 8
[Mon Oct 26 23:51:39 2020] Launched synth_1...
Run output will be captured here: /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.runs/synth_1/runme.log
[Mon Oct 26 23:51:39 2020] Launched impl_1...
Run output will be captured here: /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11625 ; free virtual = 45491
Restored from archive | CPU: 0.010000 secs | Memory: 0.029160 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11625 ; free virtual = 45491
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7466.012 ; gain = 0.000 ; free physical = 11625 ; free virtual = 45491
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Vivado 12-627] No clocks matched '*'.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
WARNING: [Vivado 12-627] No clocks matched '*'.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
WARNING: [Vivado 12-627] No clocks matched '*'.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
WARNING: [Vivado 12-627] No clocks matched '*'.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
WARNING: [Vivado 12-627] No clocks matched '*'.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
WARNING: [Vivado 12-627] No clocks matched '*'.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
WARNING: [Vivado 12-627] No clocks matched '.*'.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
create_clock -period 6.667 -name sys_clk -waveform {0.000 3.334} [get_ports read_clk]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
file mkdir /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/constrs_1/new
close [ open /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/constrs_1/new/test0.xdc w ]
add_files -fileset constrs_1 /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/constrs_1/new/test0.xdc
set_property target_constrs_file /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/constrs_1/new/test0.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7900.523 ; gain = 0.000 ; free physical = 11110 ; free virtual = 44977
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
[Tue Oct 27 00:01:05 2020] Launched synth_1...
Run output will be captured here: /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.runs/synth_1/runme.log
[Tue Oct 27 00:01:05 2020] Launched impl_1...
Run output will be captured here: /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7910.535 ; gain = 0.000 ; free physical = 11122 ; free virtual = 44993
Restored from archive | CPU: 0.010000 secs | Memory: 0.029190 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7910.535 ; gain = 0.000 ; free physical = 11122 ; free virtual = 44993
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 8004.879 ; gain = 94.348 ; free physical = 10953 ; free virtual = 44824
reset_run impl_1
launch_runs impl_1 -jobs 8
[Tue Oct 27 00:09:27 2020] Launched impl_1...
Run output will be captured here: /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.runs/impl_1/runme.log
close_design
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Oct 27 00:10:28 2020] Launched synth_1...
Run output will be captured here: /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.runs/synth_1/runme.log
[Tue Oct 27 00:10:28 2020] Launched impl_1...
Run output will be captured here: /mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.runs/impl_1/runme.log
