
C:\jenkins\jobs\ambiqsuite-checkout\workspace\ambiqsuite-sdk\boards\apollo2_evb\examples\adc_lpmode2\atollic_gcc\bin\adc_lpmode2_gcc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000022ec  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stack        00001000  10000000  10000000  00030000  2**2
                  ALLOC
  2 .data         00000078  10001000  000022ec  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000128  10001078  00002364  00021078  2**2
                  ALLOC
  4 .ARM.attributes 00000037  00000000  00000000  00021078  2**0
                  CONTENTS, READONLY
  5 .debug_info   00006909  00000000  00000000  000210af  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001ced  00000000  00000000  000279b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000890  00000000  00000000  000296a5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_ranges 00000ed0  00000000  00000000  00029f35  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000432f  00000000  00000000  0002ae05  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00002d3e  00000000  00000000  0002f134  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      0000007e  00000000  00000000  00031e72  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00001828  00000000  00000000  00031ef0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003730  00000000  00000000  00033718  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <g_am_pfnVectors>:
       0:	00 10 00 10 8d 06 00 00 f5 06 00 00 35 07 00 00     ............5...
      10:	35 07 00 00 35 07 00 00 35 07 00 00 00 00 00 00     5...5...5.......
	...
      2c:	fd 06 00 00 fd 06 00 00 00 00 00 00 fd 06 00 00     ................
      3c:	fd 06 00 00 fd 06 00 00 fd 06 00 00 fd 06 00 00     ................
      4c:	fd 06 00 00 fd 06 00 00 fd 06 00 00 fd 06 00 00     ................
      5c:	fd 06 00 00 fd 06 00 00 fd 06 00 00 fd 06 00 00     ................
      6c:	fd 06 00 00 fd 06 00 00 95 05 00 00 fd 06 00 00     ................
      7c:	fd 06 00 00 ad 05 00 00 fd 06 00 00 fd 06 00 00     ................
      8c:	fd 06 00 00 fd 06 00 00 fd 06 00 00 fd 06 00 00     ................
      9c:	fd 06 00 00 fd 06 00 00 fd 06 00 00 fd 06 00 00     ................
      ac:	fd 06 00 00 fd 06 00 00 fd 06 00 00 fd 06 00 00     ................
      bc:	fd 06 00 00                                         ....

000000c0 <__aeabi_d2f>:
      c0:	ea4f 0241 	mov.w	r2, r1, lsl #1
      c4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
      c8:	bf24      	itt	cs
      ca:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
      ce:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
      d2:	d90d      	bls.n	f0 <__aeabi_d2f+0x30>
      d4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
      d8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
      dc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
      e0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
      e4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
      e8:	bf08      	it	eq
      ea:	f020 0001 	biceq.w	r0, r0, #1
      ee:	4770      	bx	lr
      f0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
      f4:	d121      	bne.n	13a <__aeabi_d2f+0x7a>
      f6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
      fa:	bfbc      	itt	lt
      fc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
     100:	4770      	bxlt	lr
     102:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     106:	ea4f 5252 	mov.w	r2, r2, lsr #21
     10a:	f1c2 0218 	rsb	r2, r2, #24
     10e:	f1c2 0c20 	rsb	ip, r2, #32
     112:	fa10 f30c 	lsls.w	r3, r0, ip
     116:	fa20 f002 	lsr.w	r0, r0, r2
     11a:	bf18      	it	ne
     11c:	f040 0001 	orrne.w	r0, r0, #1
     120:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     124:	ea4f 23d3 	mov.w	r3, r3, lsr #11
     128:	fa03 fc0c 	lsl.w	ip, r3, ip
     12c:	ea40 000c 	orr.w	r0, r0, ip
     130:	fa23 f302 	lsr.w	r3, r3, r2
     134:	ea4f 0343 	mov.w	r3, r3, lsl #1
     138:	e7cc      	b.n	d4 <__aeabi_d2f+0x14>
     13a:	ea7f 5362 	mvns.w	r3, r2, asr #21
     13e:	d107      	bne.n	150 <__aeabi_d2f+0x90>
     140:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
     144:	bf1e      	ittt	ne
     146:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
     14a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
     14e:	4770      	bxne	lr
     150:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
     154:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     158:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     15c:	4770      	bx	lr
     15e:	bf00      	nop

00000160 <am_devices_led_init>:
//! @return None.
//
//*****************************************************************************
void
am_devices_led_init(am_devices_led_t *psLED)
{
     160:	b490      	push	{r4, r7}
     162:	b084      	sub	sp, #16
     164:	af00      	add	r7, sp, #0
     166:	6078      	str	r0, [r7, #4]
    //
    // Handle Direct Drive Versus 3-State (with pull-up or no buffer).
    //
    if ( AM_DEVICES_LED_POL_DIRECT_DRIVE_M & psLED->ui32Polarity )
     168:	687b      	ldr	r3, [r7, #4]
     16a:	685b      	ldr	r3, [r3, #4]
     16c:	f003 0302 	and.w	r3, r3, #2
     170:	2b00      	cmp	r3, #0
     172:	f000 80aa 	beq.w	2ca <am_devices_led_init+0x16a>
    {
        //
        // Configure the pin as a push-pull GPIO output.
        //
        am_hal_gpio_pin_config(psLED->ui32GPIONumber, AM_HAL_GPIO_OUTPUT);
     176:	687b      	ldr	r3, [r7, #4]
     178:	681b      	ldr	r3, [r3, #0]
     17a:	2b31      	cmp	r3, #49	; 0x31
     17c:	d86d      	bhi.n	25a <am_devices_led_init+0xfa>
     17e:	f3ef 8310 	mrs	r3, PRIMASK
     182:	60fb      	str	r3, [r7, #12]
     184:	b672      	cpsid	i
     186:	4ba8      	ldr	r3, [pc, #672]	; (428 <am_devices_led_init+0x2c8>)
     188:	2273      	movs	r2, #115	; 0x73
     18a:	601a      	str	r2, [r3, #0]
     18c:	687b      	ldr	r3, [r7, #4]
     18e:	681b      	ldr	r3, [r3, #0]
     190:	085b      	lsrs	r3, r3, #1
     192:	f003 027c 	and.w	r2, r3, #124	; 0x7c
     196:	4ba5      	ldr	r3, [pc, #660]	; (42c <am_devices_led_init+0x2cc>)
     198:	4413      	add	r3, r2
     19a:	461c      	mov	r4, r3
     19c:	687b      	ldr	r3, [r7, #4]
     19e:	681b      	ldr	r3, [r3, #0]
     1a0:	009b      	lsls	r3, r3, #2
     1a2:	f003 031c 	and.w	r3, r3, #28
     1a6:	2202      	movs	r2, #2
     1a8:	409a      	lsls	r2, r3
     1aa:	687b      	ldr	r3, [r7, #4]
     1ac:	681b      	ldr	r3, [r3, #0]
     1ae:	085b      	lsrs	r3, r3, #1
     1b0:	f003 017c 	and.w	r1, r3, #124	; 0x7c
     1b4:	4b9d      	ldr	r3, [pc, #628]	; (42c <am_devices_led_init+0x2cc>)
     1b6:	440b      	add	r3, r1
     1b8:	6819      	ldr	r1, [r3, #0]
     1ba:	687b      	ldr	r3, [r7, #4]
     1bc:	681b      	ldr	r3, [r3, #0]
     1be:	009b      	lsls	r3, r3, #2
     1c0:	f003 031c 	and.w	r3, r3, #28
     1c4:	2007      	movs	r0, #7
     1c6:	fa00 f303 	lsl.w	r3, r0, r3
     1ca:	43db      	mvns	r3, r3
     1cc:	400b      	ands	r3, r1
     1ce:	4313      	orrs	r3, r2
     1d0:	6023      	str	r3, [r4, #0]
     1d2:	687b      	ldr	r3, [r7, #4]
     1d4:	681b      	ldr	r3, [r3, #0]
     1d6:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
     1da:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
     1de:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
     1e2:	461c      	mov	r4, r3
     1e4:	687b      	ldr	r3, [r7, #4]
     1e6:	681b      	ldr	r3, [r3, #0]
     1e8:	00db      	lsls	r3, r3, #3
     1ea:	f003 0318 	and.w	r3, r3, #24
     1ee:	2218      	movs	r2, #24
     1f0:	409a      	lsls	r2, r3
     1f2:	687b      	ldr	r3, [r7, #4]
     1f4:	681b      	ldr	r3, [r3, #0]
     1f6:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
     1fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
     1fe:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
     202:	6819      	ldr	r1, [r3, #0]
     204:	687b      	ldr	r3, [r7, #4]
     206:	681b      	ldr	r3, [r3, #0]
     208:	00db      	lsls	r3, r3, #3
     20a:	f003 0318 	and.w	r3, r3, #24
     20e:	20ff      	movs	r0, #255	; 0xff
     210:	fa00 f303 	lsl.w	r3, r0, r3
     214:	43db      	mvns	r3, r3
     216:	400b      	ands	r3, r1
     218:	4313      	orrs	r3, r2
     21a:	6023      	str	r3, [r4, #0]
     21c:	687b      	ldr	r3, [r7, #4]
     21e:	681b      	ldr	r3, [r3, #0]
     220:	f003 02fc 	and.w	r2, r3, #252	; 0xfc
     224:	4b82      	ldr	r3, [pc, #520]	; (430 <am_devices_led_init+0x2d0>)
     226:	4413      	add	r3, r2
     228:	4618      	mov	r0, r3
     22a:	687b      	ldr	r3, [r7, #4]
     22c:	681b      	ldr	r3, [r3, #0]
     22e:	f003 02fc 	and.w	r2, r3, #252	; 0xfc
     232:	4b7f      	ldr	r3, [pc, #508]	; (430 <am_devices_led_init+0x2d0>)
     234:	4413      	add	r3, r2
     236:	681a      	ldr	r2, [r3, #0]
     238:	687b      	ldr	r3, [r7, #4]
     23a:	681b      	ldr	r3, [r3, #0]
     23c:	00db      	lsls	r3, r3, #3
     23e:	f003 0318 	and.w	r3, r3, #24
     242:	21ff      	movs	r1, #255	; 0xff
     244:	fa01 f303 	lsl.w	r3, r1, r3
     248:	43db      	mvns	r3, r3
     24a:	4013      	ands	r3, r2
     24c:	6003      	str	r3, [r0, #0]
     24e:	4b76      	ldr	r3, [pc, #472]	; (428 <am_devices_led_init+0x2c8>)
     250:	2200      	movs	r2, #0
     252:	601a      	str	r2, [r3, #0]
     254:	68fb      	ldr	r3, [r7, #12]
     256:	f383 8810 	msr	PRIMASK, r3

        //
        // Enable the output driver, and set the output value to the LEDs "ON"
        // state.
        //
        am_hal_gpio_out_enable_bit_set(psLED->ui32GPIONumber);
     25a:	687b      	ldr	r3, [r7, #4]
     25c:	681b      	ldr	r3, [r3, #0]
     25e:	08db      	lsrs	r3, r3, #3
     260:	f003 0204 	and.w	r2, r3, #4
     264:	4b73      	ldr	r3, [pc, #460]	; (434 <am_devices_led_init+0x2d4>)
     266:	4413      	add	r3, r2
     268:	4619      	mov	r1, r3
     26a:	687b      	ldr	r3, [r7, #4]
     26c:	681b      	ldr	r3, [r3, #0]
     26e:	f003 031f 	and.w	r3, r3, #31
     272:	2201      	movs	r2, #1
     274:	fa02 f303 	lsl.w	r3, r2, r3
     278:	600b      	str	r3, [r1, #0]
        am_hal_gpio_out_bit_replace(psLED->ui32GPIONumber,
     27a:	687b      	ldr	r3, [r7, #4]
     27c:	685b      	ldr	r3, [r3, #4]
     27e:	f003 0301 	and.w	r3, r3, #1
     282:	2b00      	cmp	r3, #0
     284:	d010      	beq.n	2a8 <am_devices_led_init+0x148>
     286:	687b      	ldr	r3, [r7, #4]
     288:	681b      	ldr	r3, [r3, #0]
     28a:	08db      	lsrs	r3, r3, #3
     28c:	f003 0204 	and.w	r2, r3, #4
     290:	4b69      	ldr	r3, [pc, #420]	; (438 <am_devices_led_init+0x2d8>)
     292:	4413      	add	r3, r2
     294:	4619      	mov	r1, r3
     296:	687b      	ldr	r3, [r7, #4]
     298:	681b      	ldr	r3, [r3, #0]
     29a:	f003 031f 	and.w	r3, r3, #31
     29e:	2201      	movs	r2, #1
     2a0:	fa02 f303 	lsl.w	r3, r2, r3
     2a4:	600b      	str	r3, [r1, #0]
        am_hal_gpio_out_enable_bit_clear(psLED->ui32GPIONumber);
        am_hal_gpio_out_bit_replace(psLED->ui32GPIONumber,
                                    psLED->ui32Polarity &
                                    AM_DEVICES_LED_POL_POLARITY_M );
    }
}
     2a6:	e0b9      	b.n	41c <am_devices_led_init+0x2bc>
        //
        // Enable the output driver, and set the output value to the LEDs "ON"
        // state.
        //
        am_hal_gpio_out_enable_bit_set(psLED->ui32GPIONumber);
        am_hal_gpio_out_bit_replace(psLED->ui32GPIONumber,
     2a8:	687b      	ldr	r3, [r7, #4]
     2aa:	681b      	ldr	r3, [r3, #0]
     2ac:	08db      	lsrs	r3, r3, #3
     2ae:	f003 0204 	and.w	r2, r3, #4
     2b2:	4b62      	ldr	r3, [pc, #392]	; (43c <am_devices_led_init+0x2dc>)
     2b4:	4413      	add	r3, r2
     2b6:	4619      	mov	r1, r3
     2b8:	687b      	ldr	r3, [r7, #4]
     2ba:	681b      	ldr	r3, [r3, #0]
     2bc:	f003 031f 	and.w	r3, r3, #31
     2c0:	2201      	movs	r2, #1
     2c2:	fa02 f303 	lsl.w	r3, r2, r3
     2c6:	600b      	str	r3, [r1, #0]
        am_hal_gpio_out_enable_bit_clear(psLED->ui32GPIONumber);
        am_hal_gpio_out_bit_replace(psLED->ui32GPIONumber,
                                    psLED->ui32Polarity &
                                    AM_DEVICES_LED_POL_POLARITY_M );
    }
}
     2c8:	e0a8      	b.n	41c <am_devices_led_init+0x2bc>
    else
    {
        //
        // Configure the pin as a tri-state GPIO.
        //
        am_hal_gpio_pin_config(psLED->ui32GPIONumber, AM_HAL_GPIO_3STATE);
     2ca:	687b      	ldr	r3, [r7, #4]
     2cc:	681b      	ldr	r3, [r3, #0]
     2ce:	2b31      	cmp	r3, #49	; 0x31
     2d0:	d86d      	bhi.n	3ae <am_devices_led_init+0x24e>
     2d2:	f3ef 8310 	mrs	r3, PRIMASK
     2d6:	60bb      	str	r3, [r7, #8]
     2d8:	b672      	cpsid	i
     2da:	4b53      	ldr	r3, [pc, #332]	; (428 <am_devices_led_init+0x2c8>)
     2dc:	2273      	movs	r2, #115	; 0x73
     2de:	601a      	str	r2, [r3, #0]
     2e0:	687b      	ldr	r3, [r7, #4]
     2e2:	681b      	ldr	r3, [r3, #0]
     2e4:	085b      	lsrs	r3, r3, #1
     2e6:	f003 027c 	and.w	r2, r3, #124	; 0x7c
     2ea:	4b50      	ldr	r3, [pc, #320]	; (42c <am_devices_led_init+0x2cc>)
     2ec:	4413      	add	r3, r2
     2ee:	461c      	mov	r4, r3
     2f0:	687b      	ldr	r3, [r7, #4]
     2f2:	681b      	ldr	r3, [r3, #0]
     2f4:	009b      	lsls	r3, r3, #2
     2f6:	f003 031c 	and.w	r3, r3, #28
     2fa:	2206      	movs	r2, #6
     2fc:	409a      	lsls	r2, r3
     2fe:	687b      	ldr	r3, [r7, #4]
     300:	681b      	ldr	r3, [r3, #0]
     302:	085b      	lsrs	r3, r3, #1
     304:	f003 017c 	and.w	r1, r3, #124	; 0x7c
     308:	4b48      	ldr	r3, [pc, #288]	; (42c <am_devices_led_init+0x2cc>)
     30a:	440b      	add	r3, r1
     30c:	6819      	ldr	r1, [r3, #0]
     30e:	687b      	ldr	r3, [r7, #4]
     310:	681b      	ldr	r3, [r3, #0]
     312:	009b      	lsls	r3, r3, #2
     314:	f003 031c 	and.w	r3, r3, #28
     318:	2007      	movs	r0, #7
     31a:	fa00 f303 	lsl.w	r3, r0, r3
     31e:	43db      	mvns	r3, r3
     320:	400b      	ands	r3, r1
     322:	4313      	orrs	r3, r2
     324:	6023      	str	r3, [r4, #0]
     326:	687b      	ldr	r3, [r7, #4]
     328:	681b      	ldr	r3, [r3, #0]
     32a:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
     32e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
     332:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
     336:	461c      	mov	r4, r3
     338:	687b      	ldr	r3, [r7, #4]
     33a:	681b      	ldr	r3, [r3, #0]
     33c:	00db      	lsls	r3, r3, #3
     33e:	f003 0318 	and.w	r3, r3, #24
     342:	2218      	movs	r2, #24
     344:	409a      	lsls	r2, r3
     346:	687b      	ldr	r3, [r7, #4]
     348:	681b      	ldr	r3, [r3, #0]
     34a:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
     34e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
     352:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
     356:	6819      	ldr	r1, [r3, #0]
     358:	687b      	ldr	r3, [r7, #4]
     35a:	681b      	ldr	r3, [r3, #0]
     35c:	00db      	lsls	r3, r3, #3
     35e:	f003 0318 	and.w	r3, r3, #24
     362:	20ff      	movs	r0, #255	; 0xff
     364:	fa00 f303 	lsl.w	r3, r0, r3
     368:	43db      	mvns	r3, r3
     36a:	400b      	ands	r3, r1
     36c:	4313      	orrs	r3, r2
     36e:	6023      	str	r3, [r4, #0]
     370:	687b      	ldr	r3, [r7, #4]
     372:	681b      	ldr	r3, [r3, #0]
     374:	f003 02fc 	and.w	r2, r3, #252	; 0xfc
     378:	4b2d      	ldr	r3, [pc, #180]	; (430 <am_devices_led_init+0x2d0>)
     37a:	4413      	add	r3, r2
     37c:	4618      	mov	r0, r3
     37e:	687b      	ldr	r3, [r7, #4]
     380:	681b      	ldr	r3, [r3, #0]
     382:	f003 02fc 	and.w	r2, r3, #252	; 0xfc
     386:	4b2a      	ldr	r3, [pc, #168]	; (430 <am_devices_led_init+0x2d0>)
     388:	4413      	add	r3, r2
     38a:	681a      	ldr	r2, [r3, #0]
     38c:	687b      	ldr	r3, [r7, #4]
     38e:	681b      	ldr	r3, [r3, #0]
     390:	00db      	lsls	r3, r3, #3
     392:	f003 0318 	and.w	r3, r3, #24
     396:	21ff      	movs	r1, #255	; 0xff
     398:	fa01 f303 	lsl.w	r3, r1, r3
     39c:	43db      	mvns	r3, r3
     39e:	4013      	ands	r3, r2
     3a0:	6003      	str	r3, [r0, #0]
     3a2:	4b21      	ldr	r3, [pc, #132]	; (428 <am_devices_led_init+0x2c8>)
     3a4:	2200      	movs	r2, #0
     3a6:	601a      	str	r2, [r3, #0]
     3a8:	68bb      	ldr	r3, [r7, #8]
     3aa:	f383 8810 	msr	PRIMASK, r3

        //
        // Disable the output driver, and set the output value to the LEDs "ON"
        // state.
        //
        am_hal_gpio_out_enable_bit_clear(psLED->ui32GPIONumber);
     3ae:	687b      	ldr	r3, [r7, #4]
     3b0:	681b      	ldr	r3, [r3, #0]
     3b2:	08db      	lsrs	r3, r3, #3
     3b4:	f003 0204 	and.w	r2, r3, #4
     3b8:	4b21      	ldr	r3, [pc, #132]	; (440 <am_devices_led_init+0x2e0>)
     3ba:	4413      	add	r3, r2
     3bc:	4619      	mov	r1, r3
     3be:	687b      	ldr	r3, [r7, #4]
     3c0:	681b      	ldr	r3, [r3, #0]
     3c2:	f003 031f 	and.w	r3, r3, #31
     3c6:	2201      	movs	r2, #1
     3c8:	fa02 f303 	lsl.w	r3, r2, r3
     3cc:	600b      	str	r3, [r1, #0]
        am_hal_gpio_out_bit_replace(psLED->ui32GPIONumber,
     3ce:	687b      	ldr	r3, [r7, #4]
     3d0:	685b      	ldr	r3, [r3, #4]
     3d2:	f003 0301 	and.w	r3, r3, #1
     3d6:	2b00      	cmp	r3, #0
     3d8:	d010      	beq.n	3fc <am_devices_led_init+0x29c>
     3da:	687b      	ldr	r3, [r7, #4]
     3dc:	681b      	ldr	r3, [r3, #0]
     3de:	08db      	lsrs	r3, r3, #3
     3e0:	f003 0204 	and.w	r2, r3, #4
     3e4:	4b14      	ldr	r3, [pc, #80]	; (438 <am_devices_led_init+0x2d8>)
     3e6:	4413      	add	r3, r2
     3e8:	4619      	mov	r1, r3
     3ea:	687b      	ldr	r3, [r7, #4]
     3ec:	681b      	ldr	r3, [r3, #0]
     3ee:	f003 031f 	and.w	r3, r3, #31
     3f2:	2201      	movs	r2, #1
     3f4:	fa02 f303 	lsl.w	r3, r2, r3
     3f8:	600b      	str	r3, [r1, #0]
                                    psLED->ui32Polarity &
                                    AM_DEVICES_LED_POL_POLARITY_M );
    }
}
     3fa:	e00f      	b.n	41c <am_devices_led_init+0x2bc>
        //
        // Disable the output driver, and set the output value to the LEDs "ON"
        // state.
        //
        am_hal_gpio_out_enable_bit_clear(psLED->ui32GPIONumber);
        am_hal_gpio_out_bit_replace(psLED->ui32GPIONumber,
     3fc:	687b      	ldr	r3, [r7, #4]
     3fe:	681b      	ldr	r3, [r3, #0]
     400:	08db      	lsrs	r3, r3, #3
     402:	f003 0204 	and.w	r2, r3, #4
     406:	4b0d      	ldr	r3, [pc, #52]	; (43c <am_devices_led_init+0x2dc>)
     408:	4413      	add	r3, r2
     40a:	4619      	mov	r1, r3
     40c:	687b      	ldr	r3, [r7, #4]
     40e:	681b      	ldr	r3, [r3, #0]
     410:	f003 031f 	and.w	r3, r3, #31
     414:	2201      	movs	r2, #1
     416:	fa02 f303 	lsl.w	r3, r2, r3
     41a:	600b      	str	r3, [r1, #0]
                                    psLED->ui32Polarity &
                                    AM_DEVICES_LED_POL_POLARITY_M );
    }
}
     41c:	bf00      	nop
     41e:	3710      	adds	r7, #16
     420:	46bd      	mov	sp, r7
     422:	bc90      	pop	{r4, r7}
     424:	4770      	bx	lr
     426:	bf00      	nop
     428:	40010060 	.word	0x40010060
     42c:	40010040 	.word	0x40010040
     430:	400100e0 	.word	0x400100e0
     434:	400100a8 	.word	0x400100a8
     438:	40010090 	.word	0x40010090
     43c:	40010098 	.word	0x40010098
     440:	400100b4 	.word	0x400100b4

00000444 <am_devices_led_array_init>:
//! @return None.
//
//*****************************************************************************
void
am_devices_led_array_init(am_devices_led_t *psLEDs, uint32_t ui32NumLEDs)
{
     444:	b580      	push	{r7, lr}
     446:	b084      	sub	sp, #16
     448:	af00      	add	r7, sp, #0
     44a:	6078      	str	r0, [r7, #4]
     44c:	6039      	str	r1, [r7, #0]
    uint32_t i;

    //
    // Loop through the list of LEDs, configuring each one individually.
    //
    for ( i = 0; i < ui32NumLEDs; i++ )
     44e:	2300      	movs	r3, #0
     450:	60fb      	str	r3, [r7, #12]
     452:	e009      	b.n	468 <am_devices_led_array_init+0x24>
    {
        am_devices_led_init(psLEDs + i);
     454:	68fb      	ldr	r3, [r7, #12]
     456:	00db      	lsls	r3, r3, #3
     458:	687a      	ldr	r2, [r7, #4]
     45a:	4413      	add	r3, r2
     45c:	4618      	mov	r0, r3
     45e:	f7ff fe7f 	bl	160 <am_devices_led_init>
    uint32_t i;

    //
    // Loop through the list of LEDs, configuring each one individually.
    //
    for ( i = 0; i < ui32NumLEDs; i++ )
     462:	68fb      	ldr	r3, [r7, #12]
     464:	3301      	adds	r3, #1
     466:	60fb      	str	r3, [r7, #12]
     468:	68fa      	ldr	r2, [r7, #12]
     46a:	683b      	ldr	r3, [r7, #0]
     46c:	429a      	cmp	r2, r3
     46e:	d3f1      	bcc.n	454 <am_devices_led_array_init+0x10>
    {
        am_devices_led_init(psLEDs + i);
    }
}
     470:	bf00      	nop
     472:	3710      	adds	r7, #16
     474:	46bd      	mov	sp, r7
     476:	bd80      	pop	{r7, pc}

00000478 <itm_start>:
// Start up the ITM interface.
//
//*****************************************************************************
void
itm_start(void)
{
     478:	b580      	push	{r7, lr}
     47a:	b082      	sub	sp, #8
     47c:	af00      	add	r7, sp, #0
    //
    // Initialize the printf interface for ITM/SWO output.
    //
    am_util_stdio_printf_init((am_util_stdio_print_char_t) am_bsp_itm_string_print);
     47e:	4818      	ldr	r0, [pc, #96]	; (4e0 <itm_start+0x68>)
     480:	f000 f9d8 	bl	834 <am_util_stdio_printf_init>

    //
    // Initialize the SWO GPIO pin
    //
    am_bsp_pin_enable(ITM_SWO);
     484:	f3ef 8310 	mrs	r3, PRIMASK
     488:	607b      	str	r3, [r7, #4]
     48a:	b672      	cpsid	i
     48c:	4b15      	ldr	r3, [pc, #84]	; (4e4 <itm_start+0x6c>)
     48e:	2273      	movs	r2, #115	; 0x73
     490:	601a      	str	r2, [r3, #0]
     492:	4a15      	ldr	r2, [pc, #84]	; (4e8 <itm_start+0x70>)
     494:	4b14      	ldr	r3, [pc, #80]	; (4e8 <itm_start+0x70>)
     496:	681b      	ldr	r3, [r3, #0]
     498:	f023 0370 	bic.w	r3, r3, #112	; 0x70
     49c:	6013      	str	r3, [r2, #0]
     49e:	4a13      	ldr	r2, [pc, #76]	; (4ec <itm_start+0x74>)
     4a0:	4b12      	ldr	r3, [pc, #72]	; (4ec <itm_start+0x74>)
     4a2:	681b      	ldr	r3, [r3, #0]
     4a4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
     4a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     4ac:	6013      	str	r3, [r2, #0]
     4ae:	4a10      	ldr	r2, [pc, #64]	; (4f0 <itm_start+0x78>)
     4b0:	4b0f      	ldr	r3, [pc, #60]	; (4f0 <itm_start+0x78>)
     4b2:	681b      	ldr	r3, [r3, #0]
     4b4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
     4b8:	6013      	str	r3, [r2, #0]
     4ba:	4b0a      	ldr	r3, [pc, #40]	; (4e4 <itm_start+0x6c>)
     4bc:	2200      	movs	r2, #0
     4be:	601a      	str	r2, [r3, #0]
     4c0:	687b      	ldr	r3, [r7, #4]
     4c2:	f383 8810 	msr	PRIMASK, r3
    am_devices_led_array_init(am_bsp_psLEDs, AM_BSP_NUM_LEDS);
     4c6:	2105      	movs	r1, #5
     4c8:	480a      	ldr	r0, [pc, #40]	; (4f4 <itm_start+0x7c>)
     4ca:	f7ff ffbb 	bl	444 <am_devices_led_array_init>

    //
    // Enable the ITM.
    //
    am_hal_itm_enable();
     4ce:	f001 fb47 	bl	1b60 <am_hal_itm_enable>

    //
    // Enable debug printf messages using ITM on SWO pin
    //
    am_bsp_debug_printf_enable();
     4d2:	f001 f849 	bl	1568 <am_bsp_debug_printf_enable>
}
     4d6:	bf00      	nop
     4d8:	3708      	adds	r7, #8
     4da:	46bd      	mov	sp, r7
     4dc:	bd80      	pop	{r7, pc}
     4de:	bf00      	nop
     4e0:	00001655 	.word	0x00001655
     4e4:	40010060 	.word	0x40010060
     4e8:	40010054 	.word	0x40010054
     4ec:	40010028 	.word	0x40010028
     4f0:	40010108 	.word	0x40010108
     4f4:	10001000 	.word	0x10001000

000004f8 <sleep>:
// Set up the core for sleeping, and then go to sleep.
//
//*****************************************************************************
void
sleep(void)
{
     4f8:	b580      	push	{r7, lr}
     4fa:	af00      	add	r7, sp, #0
    //
    // Disable things that can't run in sleep mode.
    //
    am_bsp_debug_printf_disable();
     4fc:	f001 f874 	bl	15e8 <am_bsp_debug_printf_disable>

    //
    // Go to Deep Sleep.
    //
    am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_DEEP);
     500:	2001      	movs	r0, #1
     502:	f001 fd59 	bl	1fb8 <am_hal_sysctrl_sleep>

    //
    // Re-enable peripherals for run mode.
    //
    am_bsp_debug_printf_enable();
     506:	f001 f82f 	bl	1568 <am_bsp_debug_printf_enable>
}
     50a:	bf00      	nop
     50c:	bd80      	pop	{r7, pc}
     50e:	bf00      	nop

00000510 <adc_config>:
// Configure the ADC.
//
//*****************************************************************************
void
adc_config(void)
{
     510:	b580      	push	{r7, lr}
     512:	b086      	sub	sp, #24
     514:	af00      	add	r7, sp, #0
    am_hal_adc_config_t sADCConfig;

    //
    // Enable the ADC power domain.
    //
    am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_ADC);
     516:	f44f 7000 	mov.w	r0, #512	; 0x200
     51a:	f001 fb93 	bl	1c44 <am_hal_pwrctrl_periph_enable>

    //
    // Set up the ADC configuration parameters. These settings are reasonable
    // for accurate measurements at a low sample rate.
    //
    sADCConfig.ui32Clock = AM_HAL_ADC_CLOCK_HFRC;
     51e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
     522:	603b      	str	r3, [r7, #0]
    sADCConfig.ui32TriggerConfig = AM_HAL_ADC_TRIGGER_SOFT;
     524:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
     528:	607b      	str	r3, [r7, #4]
    sADCConfig.ui32Reference = AM_HAL_ADC_REF_INT_2P0;
     52a:	2300      	movs	r3, #0
     52c:	60bb      	str	r3, [r7, #8]
    sADCConfig.ui32ClockMode = AM_HAL_ADC_CK_LOW_POWER;
     52e:	2300      	movs	r3, #0
     530:	60fb      	str	r3, [r7, #12]
    sADCConfig.ui32PowerMode = AM_HAL_ADC_LPMODE_0;
     532:	2300      	movs	r3, #0
     534:	613b      	str	r3, [r7, #16]
    sADCConfig.ui32Repeat = AM_HAL_ADC_NO_REPEAT;
     536:	2300      	movs	r3, #0
     538:	617b      	str	r3, [r7, #20]

    am_hal_adc_config(&sADCConfig);
     53a:	463b      	mov	r3, r7
     53c:	4618      	mov	r0, r3
     53e:	f001 f88b 	bl	1658 <am_hal_adc_config>

    //
    // For this example, the samples will be coming in slowly. This means we
    // can afford to wake up for every conversion.
    //
    am_hal_adc_int_enable(AM_HAL_ADC_INT_CNVCMP);
     542:	2001      	movs	r0, #1
     544:	f001 f8f6 	bl	1734 <am_hal_adc_int_enable>

    //
    // Set up an ADC slot
    //
    am_hal_adc_slot_config(0, AM_HAL_ADC_SLOT_AVG_1 |
     548:	2101      	movs	r1, #1
     54a:	2000      	movs	r0, #0
     54c:	f001 f8c6 	bl	16dc <am_hal_adc_slot_config>
                              AM_HAL_ADC_SLOT_CHSEL_SE0 |
                              AM_HAL_ADC_SLOT_ENABLE);
    //
    // Enable the ADC.
    //
    am_hal_adc_enable();
     550:	f001 f8e8 	bl	1724 <am_hal_adc_enable>
}
     554:	bf00      	nop
     556:	3718      	adds	r7, #24
     558:	46bd      	mov	sp, r7
     55a:	bd80      	pop	{r7, pc}

0000055c <init_timerA1_for_ADC>:
// Start sampling
//
//*****************************************************************************
void
init_timerA1_for_ADC(void)
{
     55c:	b580      	push	{r7, lr}
     55e:	af00      	add	r7, sp, #0
    // Start a timer to trigger the ADC periodically. This timer won't actually
    // be connected to the ADC (as can be done with Timer 3). Instead, we'll
    // generate interrupts to the CPU, and then use the CPU to trigger the ADC
    // in the CTIMER interrupt handler.
    //
    am_hal_ctimer_config_single(0, AM_HAL_CTIMER_TIMERA,
     560:	f44f 7215 	mov.w	r2, #596	; 0x254
     564:	f64f 71ff 	movw	r1, #65535	; 0xffff
     568:	2000      	movs	r0, #0
     56a:	f001 f9bd 	bl	18e8 <am_hal_ctimer_config_single>
                                   AM_HAL_CTIMER_LFRC_512HZ |
                                   AM_HAL_CTIMER_FN_REPEAT |
                                   AM_HAL_CTIMER_INT_ENABLE);

    am_hal_ctimer_int_enable(AM_HAL_CTIMER_INT_TIMERA0);
     56e:	2001      	movs	r0, #1
     570:	f001 fa9e 	bl	1ab0 <am_hal_ctimer_int_enable>

    am_hal_ctimer_period_set(0, AM_HAL_CTIMER_TIMERA, 511, 0);
     574:	2300      	movs	r3, #0
     576:	f240 12ff 	movw	r2, #511	; 0x1ff
     57a:	f64f 71ff 	movw	r1, #65535	; 0xffff
     57e:	2000      	movs	r0, #0
     580:	f001 fa52 	bl	1a28 <am_hal_ctimer_period_set>


    //
    // Start the timer.
    //
    am_hal_ctimer_start(0, AM_HAL_CTIMER_TIMERA);
     584:	f64f 71ff 	movw	r1, #65535	; 0xffff
     588:	2000      	movs	r0, #0
     58a:	f001 fa1f 	bl	19cc <am_hal_ctimer_start>
}
     58e:	bf00      	nop
     590:	bd80      	pop	{r7, pc}
     592:	bf00      	nop

00000594 <am_ctimer_isr>:
// Interrupt handler for the CTIMER
//
//*****************************************************************************
void
am_ctimer_isr(void)
{
     594:	b580      	push	{r7, lr}
     596:	af00      	add	r7, sp, #0
    //
    // Clear TimerA0 Interrupt.
    //
    am_hal_ctimer_int_clear(AM_HAL_CTIMER_INT_TIMERA0);
     598:	2001      	movs	r0, #1
     59a:	f001 fa99 	bl	1ad0 <am_hal_ctimer_int_clear>
    //
    // Re-configure the ADC. We lose configuation data in the power-down, so
    // we'll reconfigure the ADC here. If you don't shut down the ADC, this
    // step is unnecessary.
    //
    adc_config();
     59e:	f7ff ffb7 	bl	510 <adc_config>

    //
    // Trigger the ADC
    //
    am_hal_adc_trigger();
     5a2:	f001 f8b9 	bl	1718 <am_hal_adc_trigger>
}
     5a6:	bf00      	nop
     5a8:	bd80      	pop	{r7, pc}
     5aa:	bf00      	nop

000005ac <am_adc_isr>:
// Interrupt handler for the ADC.
//
//*****************************************************************************
void
am_adc_isr(void)
{
     5ac:	b580      	push	{r7, lr}
     5ae:	b082      	sub	sp, #8
     5b0:	af00      	add	r7, sp, #0
    uint32_t ui32Status;

    //
    // Read the interrupt status.
    //
    ui32Status = am_hal_adc_int_status_get(true);
     5b2:	2001      	movs	r0, #1
     5b4:	f001 f8cc 	bl	1750 <am_hal_adc_int_status_get>
     5b8:	6078      	str	r0, [r7, #4]

    //
    // Clear the ADC interrupt.
    //
    am_hal_adc_int_clear(ui32Status);
     5ba:	6878      	ldr	r0, [r7, #4]
     5bc:	f001 f8c2 	bl	1744 <am_hal_adc_int_clear>

    //
    // If we got a conversion completion interrupt (which should be our only
    // ADC interrupt), go ahead and read the data.
    //
    if (ui32Status & AM_HAL_ADC_INT_CNVCMP)
     5c0:	687b      	ldr	r3, [r7, #4]
     5c2:	f003 0301 	and.w	r3, r3, #1
     5c6:	2b00      	cmp	r3, #0
     5c8:	d001      	beq.n	5ce <am_adc_isr+0x22>
    {
        am_hal_adc_fifo_pop();
     5ca:	f001 f89d 	bl	1708 <am_hal_adc_fifo_pop>
    }

    //
    // Power down the ADC module
    //
    am_hal_pwrctrl_periph_disable(AM_HAL_PWRCTRL_ADC);
     5ce:	f44f 7000 	mov.w	r0, #512	; 0x200
     5d2:	f001 fb7b 	bl	1ccc <am_hal_pwrctrl_periph_disable>
}
     5d6:	bf00      	nop
     5d8:	3708      	adds	r7, #8
     5da:	46bd      	mov	sp, r7
     5dc:	bd80      	pop	{r7, pc}
     5de:	bf00      	nop

000005e0 <main>:
// Main function.
//
//*****************************************************************************
int
main(void)
{
     5e0:	b580      	push	{r7, lr}
     5e2:	b082      	sub	sp, #8
     5e4:	af00      	add	r7, sp, #0
    //
    // Set the system clock to maximum frequency, and set the default low-power
    // settings for this board.
    //
    am_hal_clkgen_sysclk_select(AM_HAL_CLKGEN_SYSCLK_MAX);
     5e6:	2000      	movs	r0, #0
     5e8:	f001 f956 	bl	1898 <am_hal_clkgen_sysclk_select>
    am_hal_mcuctrl_bucks_enable();
     5ec:	f001 fc9a 	bl	1f24 <am_hal_pwrctrl_bucks_enable>
    am_hal_vcomp_disable();
     5f0:	f001 fdd8 	bl	21a4 <am_hal_vcomp_disable>

    //
    // Set the default cache configuration
    //
    am_hal_cachectrl_enable(&am_hal_cachectrl_defaults);
     5f4:	481f      	ldr	r0, [pc, #124]	; (674 <main+0x94>)
     5f6:	f001 f8b9 	bl	176c <am_hal_cachectrl_enable>

    //
    // Start the ITM interface.
    //
    itm_start();
     5fa:	f7ff ff3d 	bl	478 <itm_start>

    //
    // Set a pin to act as our ADC input
    //
    am_hal_gpio_pin_config(16, AM_HAL_PIN_16_ADCSE0);
     5fe:	f3ef 8310 	mrs	r3, PRIMASK
     602:	607b      	str	r3, [r7, #4]
     604:	b672      	cpsid	i
     606:	4b1c      	ldr	r3, [pc, #112]	; (678 <main+0x98>)
     608:	2273      	movs	r2, #115	; 0x73
     60a:	601a      	str	r2, [r3, #0]
     60c:	4a1b      	ldr	r2, [pc, #108]	; (67c <main+0x9c>)
     60e:	4b1b      	ldr	r3, [pc, #108]	; (67c <main+0x9c>)
     610:	681b      	ldr	r3, [r3, #0]
     612:	f023 0307 	bic.w	r3, r3, #7
     616:	6013      	str	r3, [r2, #0]
     618:	4a19      	ldr	r2, [pc, #100]	; (680 <main+0xa0>)
     61a:	4b19      	ldr	r3, [pc, #100]	; (680 <main+0xa0>)
     61c:	681b      	ldr	r3, [r3, #0]
     61e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
     622:	6013      	str	r3, [r2, #0]
     624:	4a17      	ldr	r2, [pc, #92]	; (684 <main+0xa4>)
     626:	4b17      	ldr	r3, [pc, #92]	; (684 <main+0xa4>)
     628:	681b      	ldr	r3, [r3, #0]
     62a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
     62e:	6013      	str	r3, [r2, #0]
     630:	4b11      	ldr	r3, [pc, #68]	; (678 <main+0x98>)
     632:	2200      	movs	r2, #0
     634:	601a      	str	r2, [r3, #0]
     636:	687b      	ldr	r3, [r7, #4]
     638:	f383 8810 	msr	PRIMASK, r3

    //
    // Start the timer-based ADC measurements.
    //
    init_timerA1_for_ADC();
     63c:	f7ff ff8e 	bl	55c <init_timerA1_for_ADC>

    //
    // Enable interrupts.
    //
    am_hal_interrupt_enable(AM_HAL_INTERRUPT_ADC);
     640:	2020      	movs	r0, #32
     642:	f001 fa59 	bl	1af8 <am_hal_interrupt_enable>
    am_hal_interrupt_enable(AM_HAL_INTERRUPT_CTIMER);
     646:	201d      	movs	r0, #29
     648:	f001 fa56 	bl	1af8 <am_hal_interrupt_enable>

    am_hal_interrupt_master_enable();
     64c:	f001 fa7c 	bl	1b48 <am_hal_interrupt_master_enable>

    //
    // Print the banner.
    //
    am_util_stdio_terminal_clear();
     650:	f000 ff80 	bl	1554 <am_util_stdio_terminal_clear>
    am_util_stdio_printf("ADC Example at 1Hz with ADC disabled between samples\n");
     654:	480c      	ldr	r0, [pc, #48]	; (688 <main+0xa8>)
     656:	f000 ff5f 	bl	1518 <am_util_stdio_printf>

    //
    // Allow time for all printing to finish.
    //
    am_util_delay_ms(10);
     65a:	200a      	movs	r0, #10
     65c:	f000 f852 	bl	704 <am_util_delay_ms>

    //
    // We are done printing. Disable debug printf messages on ITM.
    //
    am_bsp_debug_printf_disable();
     660:	f000 ffc2 	bl	15e8 <am_bsp_debug_printf_disable>
    while(1)
    {
        //
        // Disable interrupts
        //
        am_hal_interrupt_master_disable();
     664:	f001 fa74 	bl	1b50 <am_hal_interrupt_master_disable>

        //
        // Put the core to sleep.
        //
        sleep();
     668:	f7ff ff46 	bl	4f8 <sleep>

        //
        // Enable interrupts.
        //
        am_hal_interrupt_master_enable();
     66c:	f001 fa6c 	bl	1b48 <am_hal_interrupt_master_enable>
    }
     670:	e7f8      	b.n	664 <main+0x84>
     672:	bf00      	nop
     674:	00002244 	.word	0x00002244
     678:	40010060 	.word	0x40010060
     67c:	40010048 	.word	0x40010048
     680:	40010010 	.word	0x40010010
     684:	400100f0 	.word	0x400100f0
     688:	000021b0 	.word	0x000021b0

0000068c <am_reset_isr>:
am_reset_isr(void)
{
    //
    // Set the vector table pointer.
    //
    __asm("    ldr    r0, =0xE000ED08\n"
     68c:	4811      	ldr	r0, [pc, #68]	; (6d4 <zero_loop+0x12>)
     68e:	4912      	ldr	r1, [pc, #72]	; (6d8 <zero_loop+0x16>)
     690:	6001      	str	r1, [r0, #0]
          "    str    r1, [r0]");

    //
    // Set the stack pointer.
    //
    __asm("    ldr    sp, [r1]");
     692:	f8d1 d000 	ldr.w	sp, [r1]
#ifndef NOFPU
    //
    // Enable the FPU.
    //
    __asm("ldr  r0, =0xE000ED88\n"
     696:	4811      	ldr	r0, [pc, #68]	; (6dc <zero_loop+0x1a>)
     698:	6801      	ldr	r1, [r0, #0]
     69a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     69e:	6001      	str	r1, [r0, #0]
     6a0:	f3bf 8f4f 	dsb	sy
     6a4:	f3bf 8f6f 	isb	sy
          "isb\n");
#endif
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    __asm("    ldr     r0, =_init_data\n"
     6a8:	480d      	ldr	r0, [pc, #52]	; (6e0 <zero_loop+0x1e>)
     6aa:	490e      	ldr	r1, [pc, #56]	; (6e4 <zero_loop+0x22>)
     6ac:	4a0e      	ldr	r2, [pc, #56]	; (6e8 <zero_loop+0x26>)

000006ae <copy_loop>:
     6ae:	f850 3b04 	ldr.w	r3, [r0], #4
     6b2:	f841 3b04 	str.w	r3, [r1], #4
     6b6:	4291      	cmp	r1, r2
     6b8:	dbf9      	blt.n	6ae <copy_loop>
          "        cmp     r1, r2\n"
          "        blt     copy_loop\n");
    //
    // Zero fill the bss segment.
    //
    __asm("    ldr     r0, =_sbss\n"
     6ba:	480c      	ldr	r0, [pc, #48]	; (6ec <zero_loop+0x2a>)
     6bc:	490c      	ldr	r1, [pc, #48]	; (6f0 <zero_loop+0x2e>)
     6be:	f04f 0200 	mov.w	r2, #0

000006c2 <zero_loop>:
     6c2:	4288      	cmp	r0, r1
     6c4:	bfb8      	it	lt
     6c6:	f840 2b04 	strlt.w	r2, [r0], #4
     6ca:	dbfa      	blt.n	6c2 <zero_loop>
          "        blt     zero_loop");

    //
    // Call the application's entry point.
    //
    main();
     6cc:	f7ff ff88 	bl	5e0 <main>

    //
    // If main returns then execute a break point instruction
    //
    __asm("    bkpt     ");
     6d0:	be00      	bkpt	0x0000
}
     6d2:	bf00      	nop
     6d4:	e000ed08 	.word	0xe000ed08
     6d8:	00000000 	.word	0x00000000
     6dc:	e000ed88 	.word	0xe000ed88
     6e0:	000022ec 	.word	0x000022ec
     6e4:	10001000 	.word	0x10001000
     6e8:	10001078 	.word	0x10001078
     6ec:	10001078 	.word	0x10001078
     6f0:	100011a0 	.word	0x100011a0

000006f4 <am_nmi_isr>:
// by a debugger.
//
//*****************************************************************************
void
am_nmi_isr(void)
{
     6f4:	b480      	push	{r7}
     6f6:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    {
    }
     6f8:	e7fe      	b.n	6f8 <am_nmi_isr+0x4>
     6fa:	bf00      	nop

000006fc <am_brownout_isr>:
// for examination by a debugger.
//
//*****************************************************************************
void
am_default_isr(void)
{
     6fc:	b480      	push	{r7}
     6fe:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    {
    }
     700:	e7fe      	b.n	700 <am_brownout_isr+0x4>
     702:	bf00      	nop

00000704 <am_util_delay_ms>:
//! @returns None
//
//*****************************************************************************
void
am_util_delay_ms(uint32_t ui32MilliSeconds)
{
     704:	b580      	push	{r7, lr}
     706:	b084      	sub	sp, #16
     708:	af00      	add	r7, sp, #0
     70a:	6078      	str	r0, [r7, #4]
    uint32_t ui32Loops = ui32MilliSeconds *
                          (am_hal_clkgen_sysclk_get() / 3000);
     70c:	f001 f8dc 	bl	18c8 <am_hal_clkgen_sysclk_get>
     710:	4602      	mov	r2, r0
     712:	4b07      	ldr	r3, [pc, #28]	; (730 <am_util_delay_ms+0x2c>)
     714:	fba3 2302 	umull	r2, r3, r3, r2
     718:	099b      	lsrs	r3, r3, #6
//
//*****************************************************************************
void
am_util_delay_ms(uint32_t ui32MilliSeconds)
{
    uint32_t ui32Loops = ui32MilliSeconds *
     71a:	687a      	ldr	r2, [r7, #4]
     71c:	fb02 f303 	mul.w	r3, r2, r3
     720:	60fb      	str	r3, [r7, #12]
                          (am_hal_clkgen_sysclk_get() / 3000);

    //
    // Call the BOOTROM cycle delay function
    //
    am_hal_flash_delay(ui32Loops);
     722:	68f8      	ldr	r0, [r7, #12]
     724:	f001 f9e2 	bl	1aec <am_hal_flash_delay>
}
     728:	bf00      	nop
     72a:	3710      	adds	r7, #16
     72c:	46bd      	mov	sp, r7
     72e:	bd80      	pop	{r7, pc}
     730:	057619f1 	.word	0x057619f1

00000734 <am_fault_isr>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_fault_isr(void)
{
    __asm("    push    {r7,lr}");
     734:	b580      	push	{r7, lr}
    __asm("    mov     r0, sp");
     736:	4668      	mov	r0, sp
    __asm("    adds    r0, #(2*4)");
     738:	3008      	adds	r0, #8
    __asm("    bl      am_util_faultisr_collect_data");
     73a:	f000 f809 	bl	750 <am_util_faultisr_collect_data>
    __asm("    pop     {r0,pc}");
     73e:	bd01      	pop	{r0, pc}
}
     740:	bf00      	nop
     742:	4618      	mov	r0, r3

00000744 <getStackedReg>:

uint32_t __attribute__((naked))
getStackedReg(uint32_t regnum, uint32_t u32SP)
{
    __asm("    lsls    r0, r0, #2");
     744:	0080      	lsls	r0, r0, #2
    __asm("    adds    r0, r1");
     746:	1840      	adds	r0, r0, r1
    __asm("    ldr     r0, [r0]");
     748:	6800      	ldr	r0, [r0, #0]
    __asm("    bx      lr");
     74a:	4770      	bx	lr
}
     74c:	bf00      	nop
     74e:	4618      	mov	r0, r3

00000750 <am_util_faultisr_collect_data>:
// am_fault_isr() was called.
//
//*****************************************************************************
void
am_util_faultisr_collect_data(uint32_t u32IsrSP)
{
     750:	b580      	push	{r7, lr}
     752:	b096      	sub	sp, #88	; 0x58
     754:	af00      	add	r7, sp, #0
     756:	6078      	str	r0, [r7, #4]
    volatile am_fault_t sFaultData;
    am_hal_mcuctrl_fault_t sHalFaultData = {0};
     758:	f107 030c 	add.w	r3, r7, #12
     75c:	2200      	movs	r2, #0
     75e:	601a      	str	r2, [r3, #0]
     760:	605a      	str	r2, [r3, #4]
     762:	609a      	str	r2, [r3, #8]
     764:	60da      	str	r2, [r3, #12]
     766:	611a      	str	r2, [r3, #16]
     768:	615a      	str	r2, [r3, #20]
    
    uint32_t u32Mask = 0;
     76a:	2300      	movs	r3, #0
     76c:	657b      	str	r3, [r7, #84]	; 0x54
    // u32Mask is used for 2 things: 1) in the print loop, 2) as a spot to set
    // a breakpoint at the end of the routine.  If the printing is not used,
    // we'll get a compiler warning; so to avoid that warning, we'll use it
    // in a dummy assignment here.
    //
    sFaultData.u32CFSR = u32Mask;       // Avoid compiler warning
     76e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     770:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u32CFSR = AM_REGVAL(AM_REG_SYSCTRL_CFSR_O);
     772:	4b2e      	ldr	r3, [pc, #184]	; (82c <am_util_faultisr_collect_data+0xdc>)
     774:	681b      	ldr	r3, [r3, #0]
     776:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u8MMSR  = (sFaultData.u32CFSR >> 0)  & 0xff;
     778:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     77a:	b2db      	uxtb	r3, r3
     77c:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    sFaultData.u8BFSR  = (sFaultData.u32CFSR >> 8)  & 0xff;
     780:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     782:	0a1b      	lsrs	r3, r3, #8
     784:	b2db      	uxtb	r3, r3
     786:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
    sFaultData.u16UFSR = (sFaultData.u32CFSR >> 16) & 0xffff;
     78a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     78c:	0c1b      	lsrs	r3, r3, #16
     78e:	b29b      	uxth	r3, r3
     790:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

    //
    // The address of the location that caused the fault.  e.g. if accessing an
    // invalid data location caused the fault, that address will appear here.
    //
    sFaultData.u32BFAR = AM_REGVAL(AM_REG_SYSCTRL_BFAR_O);
     794:	4b26      	ldr	r3, [pc, #152]	; (830 <am_util_faultisr_collect_data+0xe0>)
     796:	681b      	ldr	r3, [r3, #0]
     798:	64bb      	str	r3, [r7, #72]	; 0x48

    //
    // The address of the instruction that caused the fault is the stacked PC
    // if BFSR bit1 is set.
    //
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
     79a:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
     79e:	b2db      	uxtb	r3, r3
     7a0:	f003 0302 	and.w	r3, r3, #2
     7a4:	2b00      	cmp	r3, #0
     7a6:	d005      	beq.n	7b4 <am_util_faultisr_collect_data+0x64>
     7a8:	6879      	ldr	r1, [r7, #4]
     7aa:	2006      	movs	r0, #6
     7ac:	f7ff ffca 	bl	744 <getStackedReg>
     7b0:	4603      	mov	r3, r0
     7b2:	e001      	b.n	7b8 <am_util_faultisr_collect_data+0x68>
     7b4:	f04f 33ff 	mov.w	r3, #4294967295
     7b8:	647b      	str	r3, [r7, #68]	; 0x44

    //
    // Get the stacked registers.
    // Note - the address of the instruction that caused the fault is u32PC.
    //
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
     7ba:	6879      	ldr	r1, [r7, #4]
     7bc:	2000      	movs	r0, #0
     7be:	f7ff ffc1 	bl	744 <getStackedReg>
     7c2:	4603      	mov	r3, r0
     7c4:	627b      	str	r3, [r7, #36]	; 0x24
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
     7c6:	6879      	ldr	r1, [r7, #4]
     7c8:	2001      	movs	r0, #1
     7ca:	f7ff ffbb 	bl	744 <getStackedReg>
     7ce:	4603      	mov	r3, r0
     7d0:	62bb      	str	r3, [r7, #40]	; 0x28
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
     7d2:	6879      	ldr	r1, [r7, #4]
     7d4:	2002      	movs	r0, #2
     7d6:	f7ff ffb5 	bl	744 <getStackedReg>
     7da:	4603      	mov	r3, r0
     7dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
     7de:	6879      	ldr	r1, [r7, #4]
     7e0:	2003      	movs	r0, #3
     7e2:	f7ff ffaf 	bl	744 <getStackedReg>
     7e6:	4603      	mov	r3, r0
     7e8:	633b      	str	r3, [r7, #48]	; 0x30
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
     7ea:	6879      	ldr	r1, [r7, #4]
     7ec:	2004      	movs	r0, #4
     7ee:	f7ff ffa9 	bl	744 <getStackedReg>
     7f2:	4603      	mov	r3, r0
     7f4:	637b      	str	r3, [r7, #52]	; 0x34
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
     7f6:	6879      	ldr	r1, [r7, #4]
     7f8:	2005      	movs	r0, #5
     7fa:	f7ff ffa3 	bl	744 <getStackedReg>
     7fe:	4603      	mov	r3, r0
     800:	63bb      	str	r3, [r7, #56]	; 0x38
    sFaultData.u32PC  = getStackedReg(6, u32IsrSP);
     802:	6879      	ldr	r1, [r7, #4]
     804:	2006      	movs	r0, #6
     806:	f7ff ff9d 	bl	744 <getStackedReg>
     80a:	4603      	mov	r3, r0
     80c:	63fb      	str	r3, [r7, #60]	; 0x3c
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
     80e:	6879      	ldr	r1, [r7, #4]
     810:	2007      	movs	r0, #7
     812:	f7ff ff97 	bl	744 <getStackedReg>
     816:	4603      	mov	r3, r0
     818:	643b      	str	r3, [r7, #64]	; 0x40

    //
    // Use the HAL MCUCTRL functions to read the fault data.
    //
    am_hal_mcuctrl_fault_status(&sHalFaultData);
     81a:	f107 030c 	add.w	r3, r7, #12
     81e:	4618      	mov	r0, r3
     820:	f001 f9ee 	bl	1c00 <am_hal_mcuctrl_fault_status>
    }


#endif

    u32Mask = 0;
     824:	2300      	movs	r3, #0
     826:	657b      	str	r3, [r7, #84]	; 0x54
    // We need to spin here inside the function so that we have access to
    // local data, i.e. sFaultData.
    //
    while(1)
    {
    }
     828:	e7fe      	b.n	828 <am_util_faultisr_collect_data+0xd8>
     82a:	bf00      	nop
     82c:	e000ed28 	.word	0xe000ed28
     830:	e000ed38 	.word	0xe000ed38

00000834 <am_util_stdio_printf_init>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_printf_init(am_util_stdio_print_char_t pfnCharPrint)
{
     834:	b480      	push	{r7}
     836:	b083      	sub	sp, #12
     838:	af00      	add	r7, sp, #0
     83a:	6078      	str	r0, [r7, #4]
    g_pfnCharPrint = pfnCharPrint;
     83c:	4a04      	ldr	r2, [pc, #16]	; (850 <am_util_stdio_printf_init+0x1c>)
     83e:	687b      	ldr	r3, [r7, #4]
     840:	6013      	str	r3, [r2, #0]
}
     842:	bf00      	nop
     844:	370c      	adds	r7, #12
     846:	46bd      	mov	sp, r7
     848:	f85d 7b04 	ldr.w	r7, [sp], #4
     84c:	4770      	bx	lr
     84e:	bf00      	nop
     850:	1000119c 	.word	0x1000119c

00000854 <divu64_10>:
//  Note: Adapted from Ch10 of Hackers Delight (hackersdelight.org).
//
//*****************************************************************************
static uint64_t
divu64_10(uint64_t ui64Val)
{
     854:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
     858:	b096      	sub	sp, #88	; 0x58
     85a:	af00      	add	r7, sp, #0
     85c:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
    uint32_t q32, r32, ui32Val;

    //
    // If a 32-bit value, use the more optimal 32-bit routine.
    //
    if ( ui64Val >> 32 )
     860:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
     864:	0025      	movs	r5, r4
     866:	2600      	movs	r6, #0
     868:	ea55 0306 	orrs.w	r3, r5, r6
     86c:	f000 809e 	beq.w	9ac <divu64_10+0x158>
    {
        q64 = (ui64Val>>1) + (ui64Val>>2);
     870:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
     874:	0862      	lsrs	r2, r4, #1
     876:	ea4f 0133 	mov.w	r1, r3, rrx
     87a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
     87e:	ea4f 0893 	mov.w	r8, r3, lsr #2
     882:	ea48 7884 	orr.w	r8, r8, r4, lsl #30
     886:	ea4f 0994 	mov.w	r9, r4, lsr #2
     88a:	eb11 0308 	adds.w	r3, r1, r8
     88e:	eb42 0409 	adc.w	r4, r2, r9
     892:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 4);
     896:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     89a:	ea4f 1a13 	mov.w	sl, r3, lsr #4
     89e:	ea4a 7a04 	orr.w	sl, sl, r4, lsl #28
     8a2:	ea4f 1b14 	mov.w	fp, r4, lsr #4
     8a6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     8aa:	eb13 030a 	adds.w	r3, r3, sl
     8ae:	eb44 040b 	adc.w	r4, r4, fp
     8b2:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 8);
     8b6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     8ba:	0a1a      	lsrs	r2, r3, #8
     8bc:	62ba      	str	r2, [r7, #40]	; 0x28
     8be:	6aba      	ldr	r2, [r7, #40]	; 0x28
     8c0:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
     8c4:	62ba      	str	r2, [r7, #40]	; 0x28
     8c6:	0a23      	lsrs	r3, r4, #8
     8c8:	62fb      	str	r3, [r7, #44]	; 0x2c
     8ca:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     8ce:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
     8d2:	18c9      	adds	r1, r1, r3
     8d4:	eb42 0204 	adc.w	r2, r2, r4
     8d8:	460b      	mov	r3, r1
     8da:	4614      	mov	r4, r2
     8dc:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 16);
     8e0:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     8e4:	0c1a      	lsrs	r2, r3, #16
     8e6:	623a      	str	r2, [r7, #32]
     8e8:	6a3a      	ldr	r2, [r7, #32]
     8ea:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
     8ee:	623a      	str	r2, [r7, #32]
     8f0:	0c23      	lsrs	r3, r4, #16
     8f2:	627b      	str	r3, [r7, #36]	; 0x24
     8f4:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     8f8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
     8fc:	18c9      	adds	r1, r1, r3
     8fe:	eb42 0204 	adc.w	r2, r2, r4
     902:	460b      	mov	r3, r1
     904:	4614      	mov	r4, r2
     906:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 32);
     90a:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     90e:	0023      	movs	r3, r4
     910:	603b      	str	r3, [r7, #0]
     912:	2300      	movs	r3, #0
     914:	607b      	str	r3, [r7, #4]
     916:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     91a:	e897 0006 	ldmia.w	r7, {r1, r2}
     91e:	18c9      	adds	r1, r1, r3
     920:	eb42 0204 	adc.w	r2, r2, r4
     924:	460b      	mov	r3, r1
     926:	4614      	mov	r4, r2
     928:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 >>= 3;
     92c:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     930:	08da      	lsrs	r2, r3, #3
     932:	613a      	str	r2, [r7, #16]
     934:	693a      	ldr	r2, [r7, #16]
     936:	ea42 7244 	orr.w	r2, r2, r4, lsl #29
     93a:	613a      	str	r2, [r7, #16]
     93c:	08e3      	lsrs	r3, r4, #3
     93e:	617b      	str	r3, [r7, #20]
     940:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
     944:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        r64 = ui64Val - q64*10;
     948:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     94c:	18db      	adds	r3, r3, r3
     94e:	eb44 0404 	adc.w	r4, r4, r4
     952:	00a2      	lsls	r2, r4, #2
     954:	60fa      	str	r2, [r7, #12]
     956:	68fa      	ldr	r2, [r7, #12]
     958:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
     95c:	60fa      	str	r2, [r7, #12]
     95e:	009a      	lsls	r2, r3, #2
     960:	60ba      	str	r2, [r7, #8]
     962:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
     966:	18c9      	adds	r1, r1, r3
     968:	eb42 0204 	adc.w	r2, r2, r4
     96c:	460b      	mov	r3, r1
     96e:	4614      	mov	r4, r2
     970:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
     974:	1acb      	subs	r3, r1, r3
     976:	eb62 0404 	sbc.w	r4, r2, r4
     97a:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
        return q64 + ((r64 + 6) >> 4);
     97e:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
     982:	3306      	adds	r3, #6
     984:	f144 0400 	adc.w	r4, r4, #0
     988:	091a      	lsrs	r2, r3, #4
     98a:	61ba      	str	r2, [r7, #24]
     98c:	69ba      	ldr	r2, [r7, #24]
     98e:	ea42 7204 	orr.w	r2, r2, r4, lsl #28
     992:	61ba      	str	r2, [r7, #24]
     994:	0923      	lsrs	r3, r4, #4
     996:	61fb      	str	r3, [r7, #28]
     998:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     99c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
     9a0:	18c9      	adds	r1, r1, r3
     9a2:	eb42 0204 	adc.w	r2, r2, r4
     9a6:	460b      	mov	r3, r1
     9a8:	4614      	mov	r4, r2
     9aa:	e029      	b.n	a00 <divu64_10+0x1ac>
    }
    else
    {
        ui32Val = (uint32_t)(ui64Val & 0xffffffff);
     9ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     9ae:	647b      	str	r3, [r7, #68]	; 0x44
        q32 = (ui32Val>>1) + (ui32Val>>2);
     9b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     9b2:	085a      	lsrs	r2, r3, #1
     9b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     9b6:	089b      	lsrs	r3, r3, #2
     9b8:	4413      	add	r3, r2
     9ba:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 4);
     9bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     9be:	091b      	lsrs	r3, r3, #4
     9c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     9c2:	4413      	add	r3, r2
     9c4:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 8);
     9c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     9c8:	0a1b      	lsrs	r3, r3, #8
     9ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     9cc:	4413      	add	r3, r2
     9ce:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 16);
     9d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     9d2:	0c1b      	lsrs	r3, r3, #16
     9d4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     9d6:	4413      	add	r3, r2
     9d8:	643b      	str	r3, [r7, #64]	; 0x40
        q32 >>= 3;
     9da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     9dc:	08db      	lsrs	r3, r3, #3
     9de:	643b      	str	r3, [r7, #64]	; 0x40
        r32 = ui32Val - q32*10;
     9e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     9e2:	4613      	mov	r3, r2
     9e4:	009b      	lsls	r3, r3, #2
     9e6:	4413      	add	r3, r2
     9e8:	005b      	lsls	r3, r3, #1
     9ea:	461a      	mov	r2, r3
     9ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     9ee:	1a9b      	subs	r3, r3, r2
     9f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
     9f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     9f4:	3306      	adds	r3, #6
     9f6:	091a      	lsrs	r2, r3, #4
     9f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     9fa:	4413      	add	r3, r2
     9fc:	f04f 0400 	mov.w	r4, #0
    }
}
     a00:	4618      	mov	r0, r3
     a02:	4621      	mov	r1, r4
     a04:	3758      	adds	r7, #88	; 0x58
     a06:	46bd      	mov	sp, r7
     a08:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
     a0c:	4770      	bx	lr
     a0e:	bf00      	nop

00000a10 <ndigits_in_u64>:
// example: 10000 return 5, 123 returns 3.
//
//*****************************************************************************
static int
ndigits_in_u64(uint64_t ui64Val)
{
     a10:	b590      	push	{r4, r7, lr}
     a12:	b085      	sub	sp, #20
     a14:	af00      	add	r7, sp, #0
     a16:	e9c7 0100 	strd	r0, r1, [r7]
    int iNDigits = ui64Val ? 0 : 1;
     a1a:	683a      	ldr	r2, [r7, #0]
     a1c:	687b      	ldr	r3, [r7, #4]
     a1e:	4313      	orrs	r3, r2
     a20:	2b00      	cmp	r3, #0
     a22:	bf0c      	ite	eq
     a24:	2301      	moveq	r3, #1
     a26:	2300      	movne	r3, #0
     a28:	b2db      	uxtb	r3, r3
     a2a:	60fb      	str	r3, [r7, #12]

    while ( ui64Val )
     a2c:	e008      	b.n	a40 <ndigits_in_u64+0x30>
    {
        //
        // ui32Val /= 10;
        //
        ui64Val = divu64_10(ui64Val);
     a2e:	e9d7 0100 	ldrd	r0, r1, [r7]
     a32:	f7ff ff0f 	bl	854 <divu64_10>
     a36:	e9c7 0100 	strd	r0, r1, [r7]
        ++iNDigits;
     a3a:	68fb      	ldr	r3, [r7, #12]
     a3c:	3301      	adds	r3, #1
     a3e:	60fb      	str	r3, [r7, #12]
static int
ndigits_in_u64(uint64_t ui64Val)
{
    int iNDigits = ui64Val ? 0 : 1;

    while ( ui64Val )
     a40:	e897 0018 	ldmia.w	r7, {r3, r4}
     a44:	4323      	orrs	r3, r4
     a46:	d1f2      	bne.n	a2e <ndigits_in_u64+0x1e>
        //
        ui64Val = divu64_10(ui64Val);
        ++iNDigits;
    }

    return iNDigits;
     a48:	68fb      	ldr	r3, [r7, #12]
}
     a4a:	4618      	mov	r0, r3
     a4c:	3714      	adds	r7, #20
     a4e:	46bd      	mov	sp, r7
     a50:	bd90      	pop	{r4, r7, pc}
     a52:	bf00      	nop

00000a54 <ndigits_in_i64>:
// example: -3 returns 1, 3 returns 1, 15 returns 2, -15 returns 2, ...
//
//*****************************************************************************
static int
ndigits_in_i64(int64_t i64Val)
{
     a54:	b590      	push	{r4, r7, lr}
     a56:	b083      	sub	sp, #12
     a58:	af00      	add	r7, sp, #0
     a5a:	e9c7 0100 	strd	r0, r1, [r7]
    if ( i64Val < 0 )
     a5e:	e897 0018 	ldmia.w	r7, {r3, r4}
     a62:	2b00      	cmp	r3, #0
     a64:	f174 0300 	sbcs.w	r3, r4, #0
     a68:	da06      	bge.n	a78 <ndigits_in_i64+0x24>
    {
        //
        // Get absolute value
        //
        i64Val = -i64Val;
     a6a:	e897 0018 	ldmia.w	r7, {r3, r4}
     a6e:	425b      	negs	r3, r3
     a70:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
     a74:	e887 0018 	stmia.w	r7, {r3, r4}
    }

    return ndigits_in_u64((uint64_t) i64Val);
     a78:	e897 0018 	ldmia.w	r7, {r3, r4}
     a7c:	4618      	mov	r0, r3
     a7e:	4621      	mov	r1, r4
     a80:	f7ff ffc6 	bl	a10 <ndigits_in_u64>
     a84:	4603      	mov	r3, r0
}
     a86:	4618      	mov	r0, r3
     a88:	370c      	adds	r7, #12
     a8a:	46bd      	mov	sp, r7
     a8c:	bd90      	pop	{r4, r7, pc}
     a8e:	bf00      	nop

00000a90 <ndigits_in_hex>:
// Return the number of hex digits in an uint64_t.
//
//*****************************************************************************
static int
ndigits_in_hex(uint64_t ui64Val)
{
     a90:	b490      	push	{r4, r7}
     a92:	b084      	sub	sp, #16
     a94:	af00      	add	r7, sp, #0
     a96:	e9c7 0100 	strd	r0, r1, [r7]
    int iDigits = ui64Val ? 0 : 1;
     a9a:	6839      	ldr	r1, [r7, #0]
     a9c:	687a      	ldr	r2, [r7, #4]
     a9e:	430a      	orrs	r2, r1
     aa0:	2a00      	cmp	r2, #0
     aa2:	bf0c      	ite	eq
     aa4:	2201      	moveq	r2, #1
     aa6:	2200      	movne	r2, #0
     aa8:	b2d2      	uxtb	r2, r2
     aaa:	60fa      	str	r2, [r7, #12]

    while ( ui64Val )
     aac:	e00a      	b.n	ac4 <ndigits_in_hex+0x34>
    {
        ui64Val >>= 4;
     aae:	e897 0006 	ldmia.w	r7, {r1, r2}
     ab2:	090b      	lsrs	r3, r1, #4
     ab4:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
     ab8:	0914      	lsrs	r4, r2, #4
     aba:	e887 0018 	stmia.w	r7, {r3, r4}
        ++iDigits;
     abe:	68fa      	ldr	r2, [r7, #12]
     ac0:	3201      	adds	r2, #1
     ac2:	60fa      	str	r2, [r7, #12]
static int
ndigits_in_hex(uint64_t ui64Val)
{
    int iDigits = ui64Val ? 0 : 1;

    while ( ui64Val )
     ac4:	e897 0006 	ldmia.w	r7, {r1, r2}
     ac8:	430a      	orrs	r2, r1
     aca:	d1f0      	bne.n	aae <ndigits_in_hex+0x1e>
    {
        ui64Val >>= 4;
        ++iDigits;
    }

    return iDigits;
     acc:	68fb      	ldr	r3, [r7, #12]
}
     ace:	4618      	mov	r0, r3
     ad0:	3710      	adds	r7, #16
     ad2:	46bd      	mov	sp, r7
     ad4:	bc90      	pop	{r4, r7}
     ad6:	4770      	bx	lr

00000ad8 <decstr_to_int>:
// pui32CharCnt.
//
//*****************************************************************************
static uint32_t
decstr_to_int(const char *pcStr, uint32_t *pui32CharCnt)
{
     ad8:	b480      	push	{r7}
     ada:	b087      	sub	sp, #28
     adc:	af00      	add	r7, sp, #0
     ade:	6078      	str	r0, [r7, #4]
     ae0:	6039      	str	r1, [r7, #0]
    bool bNeg = false;
     ae2:	2300      	movs	r3, #0
     ae4:	75fb      	strb	r3, [r7, #23]
    uint32_t ui32Val = 0, uCnt = 0;
     ae6:	2300      	movs	r3, #0
     ae8:	613b      	str	r3, [r7, #16]
     aea:	2300      	movs	r3, #0
     aec:	60fb      	str	r3, [r7, #12]

    if ( *pcStr == '-')
     aee:	687b      	ldr	r3, [r7, #4]
     af0:	781b      	ldrb	r3, [r3, #0]
     af2:	2b2d      	cmp	r3, #45	; 0x2d
     af4:	d11b      	bne.n	b2e <decstr_to_int+0x56>
    {
        bNeg = true;
     af6:	2301      	movs	r3, #1
     af8:	75fb      	strb	r3, [r7, #23]
        pcStr++;
     afa:	687b      	ldr	r3, [r7, #4]
     afc:	3301      	adds	r3, #1
     afe:	607b      	str	r3, [r7, #4]
        uCnt++;
     b00:	68fb      	ldr	r3, [r7, #12]
     b02:	3301      	adds	r3, #1
     b04:	60fb      	str	r3, [r7, #12]
    }

    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
     b06:	e012      	b.n	b2e <decstr_to_int+0x56>
    {
        ++uCnt;
     b08:	68fb      	ldr	r3, [r7, #12]
     b0a:	3301      	adds	r3, #1
     b0c:	60fb      	str	r3, [r7, #12]

        //
        // Multiply accumulated value by 10.
        //
        ui32Val *= 10;
     b0e:	693a      	ldr	r2, [r7, #16]
     b10:	4613      	mov	r3, r2
     b12:	009b      	lsls	r3, r3, #2
     b14:	4413      	add	r3, r2
     b16:	005b      	lsls	r3, r3, #1
     b18:	613b      	str	r3, [r7, #16]

        //
        // Add in the new low digit.
        //
        ui32Val += (*pcStr - '0');
     b1a:	687b      	ldr	r3, [r7, #4]
     b1c:	781b      	ldrb	r3, [r3, #0]
     b1e:	461a      	mov	r2, r3
     b20:	693b      	ldr	r3, [r7, #16]
     b22:	4413      	add	r3, r2
     b24:	3b30      	subs	r3, #48	; 0x30
     b26:	613b      	str	r3, [r7, #16]
        pcStr++;
     b28:	687b      	ldr	r3, [r7, #4]
     b2a:	3301      	adds	r3, #1
     b2c:	607b      	str	r3, [r7, #4]
        bNeg = true;
        pcStr++;
        uCnt++;
    }

    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
     b2e:	687b      	ldr	r3, [r7, #4]
     b30:	781b      	ldrb	r3, [r3, #0]
     b32:	2b2f      	cmp	r3, #47	; 0x2f
     b34:	d903      	bls.n	b3e <decstr_to_int+0x66>
     b36:	687b      	ldr	r3, [r7, #4]
     b38:	781b      	ldrb	r3, [r3, #0]
     b3a:	2b39      	cmp	r3, #57	; 0x39
     b3c:	d9e4      	bls.n	b08 <decstr_to_int+0x30>
        //
        ui32Val += (*pcStr - '0');
        pcStr++;
    }

    if ( pui32CharCnt )
     b3e:	683b      	ldr	r3, [r7, #0]
     b40:	2b00      	cmp	r3, #0
     b42:	d002      	beq.n	b4a <decstr_to_int+0x72>
    {
        *pui32CharCnt = uCnt;
     b44:	683b      	ldr	r3, [r7, #0]
     b46:	68fa      	ldr	r2, [r7, #12]
     b48:	601a      	str	r2, [r3, #0]
    }

    return bNeg ? -ui32Val : ui32Val;
     b4a:	7dfb      	ldrb	r3, [r7, #23]
     b4c:	2b00      	cmp	r3, #0
     b4e:	d002      	beq.n	b56 <decstr_to_int+0x7e>
     b50:	693b      	ldr	r3, [r7, #16]
     b52:	425b      	negs	r3, r3
     b54:	e000      	b.n	b58 <decstr_to_int+0x80>
     b56:	693b      	ldr	r3, [r7, #16]
}
     b58:	4618      	mov	r0, r3
     b5a:	371c      	adds	r7, #28
     b5c:	46bd      	mov	sp, r7
     b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
     b62:	4770      	bx	lr

00000b64 <uint64_to_str>:
// written).
//
//*****************************************************************************
static int
uint64_to_str(uint64_t ui64Val, char *pcBuf)
{
     b64:	b590      	push	{r4, r7, lr}
     b66:	b091      	sub	sp, #68	; 0x44
     b68:	af00      	add	r7, sp, #0
     b6a:	e9c7 0102 	strd	r0, r1, [r7, #8]
     b6e:	607a      	str	r2, [r7, #4]
    char tbuf[25];
    int ix = 0, iNumDig = 0;
     b70:	2300      	movs	r3, #0
     b72:	63fb      	str	r3, [r7, #60]	; 0x3c
     b74:	2300      	movs	r3, #0
     b76:	63bb      	str	r3, [r7, #56]	; 0x38
    do
    {
        //
        // Divide by 10
        //
        u64Tmp = divu64_10(ui64Val);
     b78:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
     b7c:	f7ff fe6a 	bl	854 <divu64_10>
     b80:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30

        //
        // Get modulus
        //
        uMod = ui64Val - (u64Tmp * 10);
     b84:	68b9      	ldr	r1, [r7, #8]
     b86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     b88:	4613      	mov	r3, r2
     b8a:	009b      	lsls	r3, r3, #2
     b8c:	4413      	add	r3, r2
     b8e:	005b      	lsls	r3, r3, #1
     b90:	1acb      	subs	r3, r1, r3
     b92:	62fb      	str	r3, [r7, #44]	; 0x2c

        tbuf[ix++] = uMod + '0';
     b94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     b96:	1c5a      	adds	r2, r3, #1
     b98:	63fa      	str	r2, [r7, #60]	; 0x3c
     b9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     b9c:	b2d2      	uxtb	r2, r2
     b9e:	3230      	adds	r2, #48	; 0x30
     ba0:	b2d2      	uxtb	r2, r2
     ba2:	f107 0140 	add.w	r1, r7, #64	; 0x40
     ba6:	440b      	add	r3, r1
     ba8:	f803 2c30 	strb.w	r2, [r3, #-48]
        ui64Val = u64Tmp;
     bac:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
     bb0:	e9c7 3402 	strd	r3, r4, [r7, #8]
    } while ( ui64Val );
     bb4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
     bb8:	4323      	orrs	r3, r4
     bba:	d1dd      	bne.n	b78 <uint64_to_str+0x14>

    //
    // Save the total number of digits
    //
    iNumDig = ix;
     bbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     bbe:	63bb      	str	r3, [r7, #56]	; 0x38

    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
     bc0:	687b      	ldr	r3, [r7, #4]
     bc2:	2b00      	cmp	r3, #0
     bc4:	d011      	beq.n	bea <uint64_to_str+0x86>
    {
        while ( ix-- )
     bc6:	e008      	b.n	bda <uint64_to_str+0x76>
        {
            *pcBuf++ = tbuf[ix];
     bc8:	687b      	ldr	r3, [r7, #4]
     bca:	1c5a      	adds	r2, r3, #1
     bcc:	607a      	str	r2, [r7, #4]
     bce:	f107 0110 	add.w	r1, r7, #16
     bd2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     bd4:	440a      	add	r2, r1
     bd6:	7812      	ldrb	r2, [r2, #0]
     bd8:	701a      	strb	r2, [r3, #0]
    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
    {
        while ( ix-- )
     bda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     bdc:	1e5a      	subs	r2, r3, #1
     bde:	63fa      	str	r2, [r7, #60]	; 0x3c
     be0:	2b00      	cmp	r3, #0
     be2:	d1f1      	bne.n	bc8 <uint64_to_str+0x64>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0x00;
     be4:	687b      	ldr	r3, [r7, #4]
     be6:	2200      	movs	r2, #0
     be8:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
     bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
     bec:	4618      	mov	r0, r3
     bee:	3744      	adds	r7, #68	; 0x44
     bf0:	46bd      	mov	sp, r7
     bf2:	bd90      	pop	{r4, r7, pc}

00000bf4 <uint64_to_hexstr>:
// written).
//
//*****************************************************************************
static int
uint64_to_hexstr(uint64_t ui64Val, char *pcBuf, bool bLower)
{
     bf4:	b4b0      	push	{r4, r5, r7}
     bf6:	b08d      	sub	sp, #52	; 0x34
     bf8:	af00      	add	r7, sp, #0
     bfa:	e9c7 0102 	strd	r0, r1, [r7, #8]
     bfe:	607a      	str	r2, [r7, #4]
     c00:	70fb      	strb	r3, [r7, #3]
    int iNumDig, ix = 0;
     c02:	2300      	movs	r3, #0
     c04:	62fb      	str	r3, [r7, #44]	; 0x2c
    char cCh, tbuf[20];

    if ( ui64Val == 0 )
     c06:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     c0a:	4313      	orrs	r3, r2
     c0c:	d131      	bne.n	c72 <uint64_to_hexstr+0x7e>
    {
        tbuf[ix++] = '0';   // Print a '0'
     c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     c10:	1c5a      	adds	r2, r3, #1
     c12:	62fa      	str	r2, [r7, #44]	; 0x2c
     c14:	f107 0230 	add.w	r2, r7, #48	; 0x30
     c18:	4413      	add	r3, r2
     c1a:	2230      	movs	r2, #48	; 0x30
     c1c:	f803 2c20 	strb.w	r2, [r3, #-32]
    }

    while ( ui64Val )
     c20:	e027      	b.n	c72 <uint64_to_hexstr+0x7e>
    {
        cCh = ui64Val & 0xf;
     c22:	7a3b      	ldrb	r3, [r7, #8]
     c24:	f003 030f 	and.w	r3, r3, #15
     c28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        //
        // Alpha character
        //
        if ( cCh > 9 )
     c2c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
     c30:	2b09      	cmp	r3, #9
     c32:	d90a      	bls.n	c4a <uint64_to_hexstr+0x56>
        {
            cCh += bLower ? 0x27 : 0x7;
     c34:	78fb      	ldrb	r3, [r7, #3]
     c36:	2b00      	cmp	r3, #0
     c38:	d001      	beq.n	c3e <uint64_to_hexstr+0x4a>
     c3a:	2227      	movs	r2, #39	; 0x27
     c3c:	e000      	b.n	c40 <uint64_to_hexstr+0x4c>
     c3e:	2207      	movs	r2, #7
     c40:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
     c44:	4413      	add	r3, r2
     c46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }

        tbuf[ix++] = cCh + '0';
     c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     c4c:	1c5a      	adds	r2, r3, #1
     c4e:	62fa      	str	r2, [r7, #44]	; 0x2c
     c50:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
     c54:	3230      	adds	r2, #48	; 0x30
     c56:	b2d2      	uxtb	r2, r2
     c58:	f107 0130 	add.w	r1, r7, #48	; 0x30
     c5c:	440b      	add	r3, r1
     c5e:	f803 2c20 	strb.w	r2, [r3, #-32]
        ui64Val >>= 4;
     c62:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     c66:	0914      	lsrs	r4, r2, #4
     c68:	ea44 7403 	orr.w	r4, r4, r3, lsl #28
     c6c:	091d      	lsrs	r5, r3, #4
     c6e:	e9c7 4502 	strd	r4, r5, [r7, #8]
    if ( ui64Val == 0 )
    {
        tbuf[ix++] = '0';   // Print a '0'
    }

    while ( ui64Val )
     c72:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     c76:	4313      	orrs	r3, r2
     c78:	d1d3      	bne.n	c22 <uint64_to_hexstr+0x2e>
    }

    //
    // Save the total number of digits
    //
    iNumDig = ix;
     c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     c7c:	627b      	str	r3, [r7, #36]	; 0x24

    //
    // Now, reverse the buffer when saving to the callers buffer.
    //
    if (pcBuf)
     c7e:	687b      	ldr	r3, [r7, #4]
     c80:	2b00      	cmp	r3, #0
     c82:	d011      	beq.n	ca8 <uint64_to_hexstr+0xb4>
    {
        while (ix--)
     c84:	e008      	b.n	c98 <uint64_to_hexstr+0xa4>
        {
            *pcBuf++ = tbuf[ix];
     c86:	687b      	ldr	r3, [r7, #4]
     c88:	1c5a      	adds	r2, r3, #1
     c8a:	607a      	str	r2, [r7, #4]
     c8c:	f107 0110 	add.w	r1, r7, #16
     c90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c92:	440a      	add	r2, r1
     c94:	7812      	ldrb	r2, [r2, #0]
     c96:	701a      	strb	r2, [r3, #0]
    //
    // Now, reverse the buffer when saving to the callers buffer.
    //
    if (pcBuf)
    {
        while (ix--)
     c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     c9a:	1e5a      	subs	r2, r3, #1
     c9c:	62fa      	str	r2, [r7, #44]	; 0x2c
     c9e:	2b00      	cmp	r3, #0
     ca0:	d1f1      	bne.n	c86 <uint64_to_hexstr+0x92>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0;
     ca2:	687b      	ldr	r3, [r7, #4]
     ca4:	2200      	movs	r2, #0
     ca6:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
     ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
     caa:	4618      	mov	r0, r3
     cac:	3734      	adds	r7, #52	; 0x34
     cae:	46bd      	mov	sp, r7
     cb0:	bcb0      	pop	{r4, r5, r7}
     cb2:	4770      	bx	lr

00000cb4 <simple_strlen>:
// Return length of the given string.
//
//*****************************************************************************
static uint32_t
simple_strlen(char *pcBuf)
{
     cb4:	b480      	push	{r7}
     cb6:	b085      	sub	sp, #20
     cb8:	af00      	add	r7, sp, #0
     cba:	6078      	str	r0, [r7, #4]
    uint32_t ui32RetVal = 0;
     cbc:	2300      	movs	r3, #0
     cbe:	60fb      	str	r3, [r7, #12]
    if ( !pcBuf )
     cc0:	687b      	ldr	r3, [r7, #4]
     cc2:	2b00      	cmp	r3, #0
     cc4:	d104      	bne.n	cd0 <simple_strlen+0x1c>
    {
        return ui32RetVal;
     cc6:	68fb      	ldr	r3, [r7, #12]
     cc8:	e009      	b.n	cde <simple_strlen+0x2a>
    }

    while ( *pcBuf++ )
    {
        ui32RetVal++;
     cca:	68fb      	ldr	r3, [r7, #12]
     ccc:	3301      	adds	r3, #1
     cce:	60fb      	str	r3, [r7, #12]
    if ( !pcBuf )
    {
        return ui32RetVal;
    }

    while ( *pcBuf++ )
     cd0:	687b      	ldr	r3, [r7, #4]
     cd2:	1c5a      	adds	r2, r3, #1
     cd4:	607a      	str	r2, [r7, #4]
     cd6:	781b      	ldrb	r3, [r3, #0]
     cd8:	2b00      	cmp	r3, #0
     cda:	d1f6      	bne.n	cca <simple_strlen+0x16>
    {
        ui32RetVal++;
    }
    return ui32RetVal;
     cdc:	68fb      	ldr	r3, [r7, #12]
}
     cde:	4618      	mov	r0, r3
     ce0:	3714      	adds	r7, #20
     ce2:	46bd      	mov	sp, r7
     ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
     ce8:	4770      	bx	lr
     cea:	bf00      	nop

00000cec <padbuffer>:
// Pad a string buffer with pad characters.
//
//*****************************************************************************
static int32_t
padbuffer(char *pcBuf, uint8_t cPadChar, int32_t i32NumChars)
{
     cec:	b480      	push	{r7}
     cee:	b087      	sub	sp, #28
     cf0:	af00      	add	r7, sp, #0
     cf2:	60f8      	str	r0, [r7, #12]
     cf4:	460b      	mov	r3, r1
     cf6:	607a      	str	r2, [r7, #4]
     cf8:	72fb      	strb	r3, [r7, #11]
    int32_t i32Cnt = 0;
     cfa:	2300      	movs	r3, #0
     cfc:	617b      	str	r3, [r7, #20]

    if ( i32NumChars <= 0 )
     cfe:	687b      	ldr	r3, [r7, #4]
     d00:	2b00      	cmp	r3, #0
     d02:	dc0c      	bgt.n	d1e <padbuffer+0x32>
    {
        return i32Cnt;
     d04:	697b      	ldr	r3, [r7, #20]
     d06:	e010      	b.n	d2a <padbuffer+0x3e>
    }

    while ( i32NumChars-- )
    {
        if ( pcBuf )
     d08:	68fb      	ldr	r3, [r7, #12]
     d0a:	2b00      	cmp	r3, #0
     d0c:	d004      	beq.n	d18 <padbuffer+0x2c>
        {
            *pcBuf++ = cPadChar;
     d0e:	68fb      	ldr	r3, [r7, #12]
     d10:	1c5a      	adds	r2, r3, #1
     d12:	60fa      	str	r2, [r7, #12]
     d14:	7afa      	ldrb	r2, [r7, #11]
     d16:	701a      	strb	r2, [r3, #0]
        }
        i32Cnt++;
     d18:	697b      	ldr	r3, [r7, #20]
     d1a:	3301      	adds	r3, #1
     d1c:	617b      	str	r3, [r7, #20]
    if ( i32NumChars <= 0 )
    {
        return i32Cnt;
    }

    while ( i32NumChars-- )
     d1e:	687b      	ldr	r3, [r7, #4]
     d20:	1e5a      	subs	r2, r3, #1
     d22:	607a      	str	r2, [r7, #4]
     d24:	2b00      	cmp	r3, #0
     d26:	d1ef      	bne.n	d08 <padbuffer+0x1c>
            *pcBuf++ = cPadChar;
        }
        i32Cnt++;
    }

    return i32Cnt;
     d28:	697b      	ldr	r3, [r7, #20]
}
     d2a:	4618      	mov	r0, r3
     d2c:	371c      	adds	r7, #28
     d2e:	46bd      	mov	sp, r7
     d30:	f85d 7b04 	ldr.w	r7, [sp], #4
     d34:	4770      	bx	lr
     d36:	bf00      	nop

00000d38 <ftoa>:
    int32_t I32;
    float F;
} i32fl_t;

static int ftoa(float fValue, char *pcBuf, int iPrecision)
{
     d38:	b590      	push	{r4, r7, lr}
     d3a:	b08f      	sub	sp, #60	; 0x3c
     d3c:	af00      	add	r7, sp, #0
     d3e:	60f8      	str	r0, [r7, #12]
     d40:	60b9      	str	r1, [r7, #8]
     d42:	607a      	str	r2, [r7, #4]
    i32fl_t unFloatValue;
    int iExp2, iBufSize;
    int32_t i32Mantissa, i32IntPart, i32FracPart;
    char *pcBufInitial;

    iBufSize = *(uint32_t*)pcBuf;
     d44:	68bb      	ldr	r3, [r7, #8]
     d46:	681b      	ldr	r3, [r3, #0]
     d48:	62bb      	str	r3, [r7, #40]	; 0x28
    if (iBufSize < 4)
     d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
     d4c:	2b03      	cmp	r3, #3
     d4e:	dc02      	bgt.n	d56 <ftoa+0x1e>
    {
        return AM_FTOA_ERR_BUFSIZE;
     d50:	f06f 0302 	mvn.w	r3, #2
     d54:	e0d4      	b.n	f00 <ftoa+0x1c8>
    }

    if (fValue == 0.0f)
     d56:	edd7 7a03 	vldr	s15, [r7, #12]
     d5a:	eef5 7a40 	vcmp.f32	s15, #0.0
     d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
     d62:	d104      	bne.n	d6e <ftoa+0x36>
    {
        // "0.0"
        *(uint32_t*)pcBuf = 0x00 << 24 | ('0' << 16) | ('.' << 8) | ('0' << 0);
     d64:	68bb      	ldr	r3, [r7, #8]
     d66:	4a68      	ldr	r2, [pc, #416]	; (f08 <ftoa+0x1d0>)
     d68:	601a      	str	r2, [r3, #0]
        return 3;
     d6a:	2303      	movs	r3, #3
     d6c:	e0c8      	b.n	f00 <ftoa+0x1c8>
    }

    pcBufInitial = pcBuf;
     d6e:	68bb      	ldr	r3, [r7, #8]
     d70:	627b      	str	r3, [r7, #36]	; 0x24

    unFloatValue.F = fValue;
     d72:	68fb      	ldr	r3, [r7, #12]
     d74:	617b      	str	r3, [r7, #20]

    iExp2 = ((unFloatValue.I32 >> 23) & 0x000000FF) - 127;
     d76:	697b      	ldr	r3, [r7, #20]
     d78:	15db      	asrs	r3, r3, #23
     d7a:	b2db      	uxtb	r3, r3
     d7c:	3b7f      	subs	r3, #127	; 0x7f
     d7e:	623b      	str	r3, [r7, #32]
    i32Mantissa = (unFloatValue.I32 & 0x00FFFFFF) | 0x00800000;
     d80:	697b      	ldr	r3, [r7, #20]
     d82:	f3c3 0316 	ubfx	r3, r3, #0, #23
     d86:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
     d8a:	61fb      	str	r3, [r7, #28]
    i32FracPart = 0;
     d8c:	2300      	movs	r3, #0
     d8e:	633b      	str	r3, [r7, #48]	; 0x30
    i32IntPart = 0;
     d90:	2300      	movs	r3, #0
     d92:	637b      	str	r3, [r7, #52]	; 0x34

    if (iExp2 >= 31)
     d94:	6a3b      	ldr	r3, [r7, #32]
     d96:	2b1e      	cmp	r3, #30
     d98:	dd02      	ble.n	da0 <ftoa+0x68>
    {
        return AM_FTOA_ERR_VAL_TOO_LARGE;
     d9a:	f06f 0301 	mvn.w	r3, #1
     d9e:	e0af      	b.n	f00 <ftoa+0x1c8>
    }
    else if (iExp2 < -23)
     da0:	6a3b      	ldr	r3, [r7, #32]
     da2:	f113 0f17 	cmn.w	r3, #23
     da6:	da02      	bge.n	dae <ftoa+0x76>
    {
        return AM_FTOA_ERR_VAL_TOO_SMALL;
     da8:	f04f 33ff 	mov.w	r3, #4294967295
     dac:	e0a8      	b.n	f00 <ftoa+0x1c8>
    }
    else if (iExp2 >= 23)
     dae:	6a3b      	ldr	r3, [r7, #32]
     db0:	2b16      	cmp	r3, #22
     db2:	dd06      	ble.n	dc2 <ftoa+0x8a>
    {
        i32IntPart = i32Mantissa << (iExp2 - 23);
     db4:	6a3b      	ldr	r3, [r7, #32]
     db6:	3b17      	subs	r3, #23
     db8:	69fa      	ldr	r2, [r7, #28]
     dba:	fa02 f303 	lsl.w	r3, r2, r3
     dbe:	637b      	str	r3, [r7, #52]	; 0x34
     dc0:	e01a      	b.n	df8 <ftoa+0xc0>
    }
    else if (iExp2 >= 0)
     dc2:	6a3b      	ldr	r3, [r7, #32]
     dc4:	2b00      	cmp	r3, #0
     dc6:	db0f      	blt.n	de8 <ftoa+0xb0>
    {
        i32IntPart = i32Mantissa >> (23 - iExp2);
     dc8:	6a3b      	ldr	r3, [r7, #32]
     dca:	f1c3 0317 	rsb	r3, r3, #23
     dce:	69fa      	ldr	r2, [r7, #28]
     dd0:	fa42 f303 	asr.w	r3, r2, r3
     dd4:	637b      	str	r3, [r7, #52]	; 0x34
        i32FracPart = (i32Mantissa << (iExp2 + 1)) & 0x00FFFFFF;
     dd6:	6a3b      	ldr	r3, [r7, #32]
     dd8:	3301      	adds	r3, #1
     dda:	69fa      	ldr	r2, [r7, #28]
     ddc:	fa02 f303 	lsl.w	r3, r2, r3
     de0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     de4:	633b      	str	r3, [r7, #48]	; 0x30
     de6:	e007      	b.n	df8 <ftoa+0xc0>
    }
    else // if (iExp2 < 0)
    {
        i32FracPart = (i32Mantissa & 0x00FFFFFF) >> -(iExp2 + 1);
     de8:	69fb      	ldr	r3, [r7, #28]
     dea:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
     dee:	6a3b      	ldr	r3, [r7, #32]
     df0:	43db      	mvns	r3, r3
     df2:	fa42 f303 	asr.w	r3, r2, r3
     df6:	633b      	str	r3, [r7, #48]	; 0x30
    }

    if (unFloatValue.I32 < 0)
     df8:	697b      	ldr	r3, [r7, #20]
     dfa:	2b00      	cmp	r3, #0
     dfc:	da04      	bge.n	e08 <ftoa+0xd0>
    {
        *pcBuf++ = '-';
     dfe:	68bb      	ldr	r3, [r7, #8]
     e00:	1c5a      	adds	r2, r3, #1
     e02:	60ba      	str	r2, [r7, #8]
     e04:	222d      	movs	r2, #45	; 0x2d
     e06:	701a      	strb	r2, [r3, #0]
    }

    if (i32IntPart == 0)
     e08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     e0a:	2b00      	cmp	r3, #0
     e0c:	d105      	bne.n	e1a <ftoa+0xe2>
    {
        *pcBuf++ = '0';
     e0e:	68bb      	ldr	r3, [r7, #8]
     e10:	1c5a      	adds	r2, r3, #1
     e12:	60ba      	str	r2, [r7, #8]
     e14:	2230      	movs	r2, #48	; 0x30
     e16:	701a      	strb	r2, [r3, #0]
     e18:	e021      	b.n	e5e <ftoa+0x126>
    }
    else
    {
        if (i32IntPart > 0)
     e1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     e1c:	2b00      	cmp	r3, #0
     e1e:	dd08      	ble.n	e32 <ftoa+0xfa>
        {
            uint64_to_str(i32IntPart, pcBuf);
     e20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     e22:	ea4f 74e3 	mov.w	r4, r3, asr #31
     e26:	68ba      	ldr	r2, [r7, #8]
     e28:	4618      	mov	r0, r3
     e2a:	4621      	mov	r1, r4
     e2c:	f7ff fe9a 	bl	b64 <uint64_to_str>
     e30:	e011      	b.n	e56 <ftoa+0x11e>
        }
        else
        {
            *pcBuf++ = '-';
     e32:	68bb      	ldr	r3, [r7, #8]
     e34:	1c5a      	adds	r2, r3, #1
     e36:	60ba      	str	r2, [r7, #8]
     e38:	222d      	movs	r2, #45	; 0x2d
     e3a:	701a      	strb	r2, [r3, #0]
            uint64_to_str(-i32IntPart, pcBuf);
     e3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     e3e:	425b      	negs	r3, r3
     e40:	ea4f 74e3 	mov.w	r4, r3, asr #31
     e44:	68ba      	ldr	r2, [r7, #8]
     e46:	4618      	mov	r0, r3
     e48:	4621      	mov	r1, r4
     e4a:	f7ff fe8b 	bl	b64 <uint64_to_str>
        }
        while (*pcBuf)    // Get to end of new string
     e4e:	e002      	b.n	e56 <ftoa+0x11e>
        {
            pcBuf++;
     e50:	68bb      	ldr	r3, [r7, #8]
     e52:	3301      	adds	r3, #1
     e54:	60bb      	str	r3, [r7, #8]
        else
        {
            *pcBuf++ = '-';
            uint64_to_str(-i32IntPart, pcBuf);
        }
        while (*pcBuf)    // Get to end of new string
     e56:	68bb      	ldr	r3, [r7, #8]
     e58:	781b      	ldrb	r3, [r3, #0]
     e5a:	2b00      	cmp	r3, #0
     e5c:	d1f8      	bne.n	e50 <ftoa+0x118>
    }

    //
    // Now, begin the fractional part
    //
    *pcBuf++ = '.';
     e5e:	68bb      	ldr	r3, [r7, #8]
     e60:	1c5a      	adds	r2, r3, #1
     e62:	60ba      	str	r2, [r7, #8]
     e64:	222e      	movs	r2, #46	; 0x2e
     e66:	701a      	strb	r2, [r3, #0]

    if (i32FracPart == 0)
     e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     e6a:	2b00      	cmp	r3, #0
     e6c:	d105      	bne.n	e7a <ftoa+0x142>
    {
        *pcBuf++ = '0';
     e6e:	68bb      	ldr	r3, [r7, #8]
     e70:	1c5a      	adds	r2, r3, #1
     e72:	60ba      	str	r2, [r7, #8]
     e74:	2230      	movs	r2, #48	; 0x30
     e76:	701a      	strb	r2, [r3, #0]
     e78:	e03c      	b.n	ef4 <ftoa+0x1bc>
    }
    else
    {
        int jx, iMax;

        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
     e7a:	68ba      	ldr	r2, [r7, #8]
     e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     e7e:	1ad3      	subs	r3, r2, r3
     e80:	6aba      	ldr	r2, [r7, #40]	; 0x28
     e82:	1ad3      	subs	r3, r2, r3
     e84:	3b01      	subs	r3, #1
     e86:	61bb      	str	r3, [r7, #24]
        iMax = (iMax > iPrecision) ? iPrecision : iMax;
     e88:	69ba      	ldr	r2, [r7, #24]
     e8a:	687b      	ldr	r3, [r7, #4]
     e8c:	4293      	cmp	r3, r2
     e8e:	bfa8      	it	ge
     e90:	4613      	movge	r3, r2
     e92:	61bb      	str	r3, [r7, #24]

        for (jx = 0; jx < iMax; jx++)
     e94:	2300      	movs	r3, #0
     e96:	62fb      	str	r3, [r7, #44]	; 0x2c
     e98:	e015      	b.n	ec6 <ftoa+0x18e>
        {
            i32FracPart *= 10;
     e9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     e9c:	4613      	mov	r3, r2
     e9e:	009b      	lsls	r3, r3, #2
     ea0:	4413      	add	r3, r2
     ea2:	005b      	lsls	r3, r3, #1
     ea4:	633b      	str	r3, [r7, #48]	; 0x30
            *pcBuf++ = (i32FracPart >> 24) + '0';
     ea6:	68bb      	ldr	r3, [r7, #8]
     ea8:	1c5a      	adds	r2, r3, #1
     eaa:	60ba      	str	r2, [r7, #8]
     eac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     eae:	1612      	asrs	r2, r2, #24
     eb0:	b2d2      	uxtb	r2, r2
     eb2:	3230      	adds	r2, #48	; 0x30
     eb4:	b2d2      	uxtb	r2, r2
     eb6:	701a      	strb	r2, [r3, #0]
            i32FracPart &= 0x00FFFFFF;
     eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     eba:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     ebe:	633b      	str	r3, [r7, #48]	; 0x30
        int jx, iMax;

        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
        iMax = (iMax > iPrecision) ? iPrecision : iMax;

        for (jx = 0; jx < iMax; jx++)
     ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     ec2:	3301      	adds	r3, #1
     ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
     ec6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     ec8:	69bb      	ldr	r3, [r7, #24]
     eca:	429a      	cmp	r2, r3
     ecc:	dbe5      	blt.n	e9a <ftoa+0x162>
        }

        //
        // Remove trailing zeros
        //
        --pcBuf;
     ece:	68bb      	ldr	r3, [r7, #8]
     ed0:	3b01      	subs	r3, #1
     ed2:	60bb      	str	r3, [r7, #8]
        while ((*pcBuf == '0')  &&  (*(pcBuf-1) != '.'))
     ed4:	e002      	b.n	edc <ftoa+0x1a4>
        {
            --pcBuf;
     ed6:	68bb      	ldr	r3, [r7, #8]
     ed8:	3b01      	subs	r3, #1
     eda:	60bb      	str	r3, [r7, #8]

        //
        // Remove trailing zeros
        //
        --pcBuf;
        while ((*pcBuf == '0')  &&  (*(pcBuf-1) != '.'))
     edc:	68bb      	ldr	r3, [r7, #8]
     ede:	781b      	ldrb	r3, [r3, #0]
     ee0:	2b30      	cmp	r3, #48	; 0x30
     ee2:	d104      	bne.n	eee <ftoa+0x1b6>
     ee4:	68bb      	ldr	r3, [r7, #8]
     ee6:	3b01      	subs	r3, #1
     ee8:	781b      	ldrb	r3, [r3, #0]
     eea:	2b2e      	cmp	r3, #46	; 0x2e
     eec:	d1f3      	bne.n	ed6 <ftoa+0x19e>
        {
            --pcBuf;
        }
        ++pcBuf;
     eee:	68bb      	ldr	r3, [r7, #8]
     ef0:	3301      	adds	r3, #1
     ef2:	60bb      	str	r3, [r7, #8]
    }

    //
    // Terminate the string and we're done
    //
    *pcBuf = 0x00;
     ef4:	68bb      	ldr	r3, [r7, #8]
     ef6:	2200      	movs	r2, #0
     ef8:	701a      	strb	r2, [r3, #0]

    return (pcBuf - pcBufInitial);
     efa:	68ba      	ldr	r2, [r7, #8]
     efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     efe:	1ad3      	subs	r3, r2, r3
} // ftoa()
     f00:	4618      	mov	r0, r3
     f02:	373c      	adds	r7, #60	; 0x3c
     f04:	46bd      	mov	sp, r7
     f06:	bd90      	pop	{r4, r7, pc}
     f08:	00302e30 	.word	0x00302e30

00000f0c <am_util_stdio_vsprintf>:
//! @return uint32_t representing the number of characters printed.
//
//******************************************************************************
uint32_t
am_util_stdio_vsprintf(char *pcBuf, const char *pcFmt, va_list pArgs)
{
     f0c:	b590      	push	{r4, r7, lr}
     f0e:	b095      	sub	sp, #84	; 0x54
     f10:	af00      	add	r7, sp, #0
     f12:	60f8      	str	r0, [r7, #12]
     f14:	60b9      	str	r1, [r7, #8]
     f16:	607a      	str	r2, [r7, #4]
    char *pcStr;
    uint64_t ui64Val;
    int64_t i64Val;
    uint32_t ui32NumChars, ui32CharCnt = 0;
     f18:	2300      	movs	r3, #0
     f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;
     f1c:	2300      	movs	r3, #0
     f1e:	627b      	str	r3, [r7, #36]	; 0x24

    while ( *pcFmt != 0x0 )
     f20:	e2e3      	b.n	14ea <am_util_stdio_vsprintf+0x5de>
    {
        iPrecision = 6;             // printf() default precision for %f is 6
     f22:	2306      	movs	r3, #6
     f24:	633b      	str	r3, [r7, #48]	; 0x30

        if ( *pcFmt != '%' )
     f26:	68bb      	ldr	r3, [r7, #8]
     f28:	781b      	ldrb	r3, [r3, #0]
     f2a:	2b25      	cmp	r3, #37	; 0x25
     f2c:	d01f      	beq.n	f6e <am_util_stdio_vsprintf+0x62>
        {
            //
            // Accumulate the string portion of the format specification.
            //
            if ( pcBuf )
     f2e:	68fb      	ldr	r3, [r7, #12]
     f30:	2b00      	cmp	r3, #0
     f32:	d015      	beq.n	f60 <am_util_stdio_vsprintf+0x54>
            {
                // If '\n', convert to '\r\n'
                if ( *pcFmt == '\n'  &&  g_bTxtXlate )
     f34:	68bb      	ldr	r3, [r7, #8]
     f36:	781b      	ldrb	r3, [r3, #0]
     f38:	2b0a      	cmp	r3, #10
     f3a:	d10b      	bne.n	f54 <am_util_stdio_vsprintf+0x48>
     f3c:	4bb1      	ldr	r3, [pc, #708]	; (1204 <am_util_stdio_vsprintf+0x2f8>)
     f3e:	781b      	ldrb	r3, [r3, #0]
     f40:	2b00      	cmp	r3, #0
     f42:	d007      	beq.n	f54 <am_util_stdio_vsprintf+0x48>
                {
                    *pcBuf++ = '\r';
     f44:	68fb      	ldr	r3, [r7, #12]
     f46:	1c5a      	adds	r2, r3, #1
     f48:	60fa      	str	r2, [r7, #12]
     f4a:	220d      	movs	r2, #13
     f4c:	701a      	strb	r2, [r3, #0]
                    ++ui32CharCnt;
     f4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     f50:	3301      	adds	r3, #1
     f52:	63fb      	str	r3, [r7, #60]	; 0x3c
                }
                *pcBuf++ = *pcFmt;
     f54:	68fb      	ldr	r3, [r7, #12]
     f56:	1c5a      	adds	r2, r3, #1
     f58:	60fa      	str	r2, [r7, #12]
     f5a:	68ba      	ldr	r2, [r7, #8]
     f5c:	7812      	ldrb	r2, [r2, #0]
     f5e:	701a      	strb	r2, [r3, #0]
            }

            ++pcFmt;
     f60:	68bb      	ldr	r3, [r7, #8]
     f62:	3301      	adds	r3, #1
     f64:	60bb      	str	r3, [r7, #8]
            ++ui32CharCnt;
     f66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     f68:	3301      	adds	r3, #1
     f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
            continue;
     f6c:	e2bd      	b.n	14ea <am_util_stdio_vsprintf+0x5de>
        }

        //
        // Handle the specifier.
        //
        ++pcFmt;
     f6e:	68bb      	ldr	r3, [r7, #8]
     f70:	3301      	adds	r3, #1
     f72:	60bb      	str	r3, [r7, #8]
        bLower = bLongLong = false;
     f74:	2300      	movs	r3, #0
     f76:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
     f7a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     f7e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        //
        // Default to space as ui8PadChar
        //
        ui8PadChar = ' ';
     f82:	2320      	movs	r3, #32
     f84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

        if ( *pcFmt == '0' )
     f88:	68bb      	ldr	r3, [r7, #8]
     f8a:	781b      	ldrb	r3, [r3, #0]
     f8c:	2b30      	cmp	r3, #48	; 0x30
     f8e:	d105      	bne.n	f9c <am_util_stdio_vsprintf+0x90>
        {
            ui8PadChar = '0';
     f90:	2330      	movs	r3, #48	; 0x30
     f92:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            ++pcFmt;
     f96:	68bb      	ldr	r3, [r7, #8]
     f98:	3301      	adds	r3, #1
     f9a:	60bb      	str	r3, [r7, #8]
        }

        //
        // Width specifier
        //
        iWidth = decstr_to_int(pcFmt, &ui32NumChars);
     f9c:	f107 0310 	add.w	r3, r7, #16
     fa0:	4619      	mov	r1, r3
     fa2:	68b8      	ldr	r0, [r7, #8]
     fa4:	f7ff fd98 	bl	ad8 <decstr_to_int>
     fa8:	4603      	mov	r3, r0
     faa:	63bb      	str	r3, [r7, #56]	; 0x38
        pcFmt += ui32NumChars;
     fac:	693b      	ldr	r3, [r7, #16]
     fae:	68ba      	ldr	r2, [r7, #8]
     fb0:	4413      	add	r3, r2
     fb2:	60bb      	str	r3, [r7, #8]

        //
        // For now, only support a negative width specifier for %s
        //
        if ( ( *pcFmt != 's' )  &&  ( iWidth < 0 ) )
     fb4:	68bb      	ldr	r3, [r7, #8]
     fb6:	781b      	ldrb	r3, [r3, #0]
     fb8:	2b73      	cmp	r3, #115	; 0x73
     fba:	d005      	beq.n	fc8 <am_util_stdio_vsprintf+0xbc>
     fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     fbe:	2b00      	cmp	r3, #0
     fc0:	da02      	bge.n	fc8 <am_util_stdio_vsprintf+0xbc>
        {
            iWidth = -iWidth;
     fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     fc4:	425b      	negs	r3, r3
     fc6:	63bb      	str	r3, [r7, #56]	; 0x38
        }

        //
        // Check for precision specifier
        //
        if (*pcFmt == '.')
     fc8:	68bb      	ldr	r3, [r7, #8]
     fca:	781b      	ldrb	r3, [r3, #0]
     fcc:	2b2e      	cmp	r3, #46	; 0x2e
     fce:	d10e      	bne.n	fee <am_util_stdio_vsprintf+0xe2>
        {
            ++pcFmt;
     fd0:	68bb      	ldr	r3, [r7, #8]
     fd2:	3301      	adds	r3, #1
     fd4:	60bb      	str	r3, [r7, #8]
            iPrecision = decstr_to_int(pcFmt, &ui32NumChars);
     fd6:	f107 0310 	add.w	r3, r7, #16
     fda:	4619      	mov	r1, r3
     fdc:	68b8      	ldr	r0, [r7, #8]
     fde:	f7ff fd7b 	bl	ad8 <decstr_to_int>
     fe2:	4603      	mov	r3, r0
     fe4:	633b      	str	r3, [r7, #48]	; 0x30
            pcFmt += ui32NumChars;
     fe6:	693b      	ldr	r3, [r7, #16]
     fe8:	68ba      	ldr	r2, [r7, #8]
     fea:	4413      	add	r3, r2
     fec:	60bb      	str	r3, [r7, #8]
        // 'll', which must be a modifier for either 'd', 'i', 'u', 'x', or 'X'
        // (or even 'o', which is not currently supported). Other sub-specifiers
        // like 'hh','h', etc. are not currently handled.
        // Note - 'l' is used in Coremark, a primary reason it's supported here.
        //
        if ( *pcFmt == 'l' )
     fee:	68bb      	ldr	r3, [r7, #8]
     ff0:	781b      	ldrb	r3, [r3, #0]
     ff2:	2b6c      	cmp	r3, #108	; 0x6c
     ff4:	d10c      	bne.n	1010 <am_util_stdio_vsprintf+0x104>
        {
            pcFmt++;
     ff6:	68bb      	ldr	r3, [r7, #8]
     ff8:	3301      	adds	r3, #1
     ffa:	60bb      	str	r3, [r7, #8]
            if ( *pcFmt == 'l' )    // "ll" (long long)
     ffc:	68bb      	ldr	r3, [r7, #8]
     ffe:	781b      	ldrb	r3, [r3, #0]
    1000:	2b6c      	cmp	r3, #108	; 0x6c
    1002:	d105      	bne.n	1010 <am_util_stdio_vsprintf+0x104>
            {
                pcFmt++;
    1004:	68bb      	ldr	r3, [r7, #8]
    1006:	3301      	adds	r3, #1
    1008:	60bb      	str	r3, [r7, #8]
                bLongLong = true;
    100a:	2301      	movs	r3, #1
    100c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            }
        }

        switch ( *pcFmt )
    1010:	68bb      	ldr	r3, [r7, #8]
    1012:	781b      	ldrb	r3, [r3, #0]
    1014:	3b46      	subs	r3, #70	; 0x46
    1016:	2b32      	cmp	r3, #50	; 0x32
    1018:	f200 8254 	bhi.w	14c4 <am_util_stdio_vsprintf+0x5b8>
    101c:	a201      	add	r2, pc, #4	; (adr r2, 1024 <am_util_stdio_vsprintf+0x118>)
    101e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1022:	bf00      	nop
    1024:	0000144f 	.word	0x0000144f
    1028:	000014c5 	.word	0x000014c5
    102c:	000014c5 	.word	0x000014c5
    1030:	000014c5 	.word	0x000014c5
    1034:	000014c5 	.word	0x000014c5
    1038:	000014c5 	.word	0x000014c5
    103c:	000014c5 	.word	0x000014c5
    1040:	000014c5 	.word	0x000014c5
    1044:	000014c5 	.word	0x000014c5
    1048:	000014c5 	.word	0x000014c5
    104c:	000014c5 	.word	0x000014c5
    1050:	000014c5 	.word	0x000014c5
    1054:	000014c5 	.word	0x000014c5
    1058:	000014c5 	.word	0x000014c5
    105c:	000014c5 	.word	0x000014c5
    1060:	000014c5 	.word	0x000014c5
    1064:	000014c5 	.word	0x000014c5
    1068:	000014c5 	.word	0x000014c5
    106c:	000011eb 	.word	0x000011eb
    1070:	000014c5 	.word	0x000014c5
    1074:	000014c5 	.word	0x000014c5
    1078:	000014c5 	.word	0x000014c5
    107c:	000014c5 	.word	0x000014c5
    1080:	000014c5 	.word	0x000014c5
    1084:	000014c5 	.word	0x000014c5
    1088:	000014c5 	.word	0x000014c5
    108c:	000014c5 	.word	0x000014c5
    1090:	000014c5 	.word	0x000014c5
    1094:	000014c5 	.word	0x000014c5
    1098:	000010f1 	.word	0x000010f1
    109c:	00001317 	.word	0x00001317
    10a0:	000014c5 	.word	0x000014c5
    10a4:	0000144f 	.word	0x0000144f
    10a8:	000014c5 	.word	0x000014c5
    10ac:	000014c5 	.word	0x000014c5
    10b0:	00001317 	.word	0x00001317
    10b4:	000014c5 	.word	0x000014c5
    10b8:	000014c5 	.word	0x000014c5
    10bc:	000014c5 	.word	0x000014c5
    10c0:	000014c5 	.word	0x000014c5
    10c4:	000014c5 	.word	0x000014c5
    10c8:	000014c5 	.word	0x000014c5
    10cc:	000014c5 	.word	0x000014c5
    10d0:	000014c5 	.word	0x000014c5
    10d4:	000014c5 	.word	0x000014c5
    10d8:	00001117 	.word	0x00001117
    10dc:	000014c5 	.word	0x000014c5
    10e0:	00001285 	.word	0x00001285
    10e4:	000014c5 	.word	0x000014c5
    10e8:	000014c5 	.word	0x000014c5
    10ec:	000011e5 	.word	0x000011e5
        {
            case 'c':
                ui8CharSpecifier = va_arg(pArgs, uint32_t);
    10f0:	687b      	ldr	r3, [r7, #4]
    10f2:	1d1a      	adds	r2, r3, #4
    10f4:	607a      	str	r2, [r7, #4]
    10f6:	681b      	ldr	r3, [r3, #0]
    10f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

                if ( pcBuf )
    10fc:	68fb      	ldr	r3, [r7, #12]
    10fe:	2b00      	cmp	r3, #0
    1100:	d005      	beq.n	110e <am_util_stdio_vsprintf+0x202>
                {
                    *pcBuf++ = ui8CharSpecifier;
    1102:	68fb      	ldr	r3, [r7, #12]
    1104:	1c5a      	adds	r2, r3, #1
    1106:	60fa      	str	r2, [r7, #12]
    1108:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
    110c:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    110e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1110:	3301      	adds	r3, #1
    1112:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    1114:	e1e6      	b.n	14e4 <am_util_stdio_vsprintf+0x5d8>

            case 's':
                pcStr = va_arg(pArgs, char *);
    1116:	687b      	ldr	r3, [r7, #4]
    1118:	1d1a      	adds	r2, r3, #4
    111a:	607a      	str	r2, [r7, #4]
    111c:	681b      	ldr	r3, [r3, #0]
    111e:	64fb      	str	r3, [r7, #76]	; 0x4c
                //
                // For %s, we support the width specifier. If iWidth is negative
                // the string is left-aligned (padding on the right).  Otherwise
                // the string is padded at the beginning with spaces.
                //
                ui32strlen = simple_strlen(pcStr);
    1120:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
    1122:	f7ff fdc7 	bl	cb4 <simple_strlen>
    1126:	6278      	str	r0, [r7, #36]	; 0x24
                if ( iWidth > 0 )
    1128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    112a:	2b00      	cmp	r3, #0
    112c:	dd2e      	ble.n	118c <am_util_stdio_vsprintf+0x280>
                {
                    // Pad the beginning of the string (right-aligned).
                    if ( ui32strlen < iWidth )
    112e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1130:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1132:	429a      	cmp	r2, r3
    1134:	d22a      	bcs.n	118c <am_util_stdio_vsprintf+0x280>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    1136:	6bba      	ldr	r2, [r7, #56]	; 0x38
    1138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    113a:	1ad3      	subs	r3, r2, r3
    113c:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    113e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    1142:	6bba      	ldr	r2, [r7, #56]	; 0x38
    1144:	4619      	mov	r1, r3
    1146:	68f8      	ldr	r0, [r7, #12]
    1148:	f7ff fdd0 	bl	cec <padbuffer>
    114c:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
    114e:	68fb      	ldr	r3, [r7, #12]
    1150:	2b00      	cmp	r3, #0
    1152:	d001      	beq.n	1158 <am_util_stdio_vsprintf+0x24c>
    1154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1156:	e000      	b.n	115a <am_util_stdio_vsprintf+0x24e>
    1158:	2300      	movs	r3, #0
    115a:	68fa      	ldr	r2, [r7, #12]
    115c:	4413      	add	r3, r2
    115e:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
    1160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1162:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1164:	4413      	add	r3, r2
    1166:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
    1168:	2300      	movs	r3, #0
    116a:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }

                while (*pcStr != 0x0)
    116c:	e00e      	b.n	118c <am_util_stdio_vsprintf+0x280>
                {
                    if ( pcBuf )
    116e:	68fb      	ldr	r3, [r7, #12]
    1170:	2b00      	cmp	r3, #0
    1172:	d005      	beq.n	1180 <am_util_stdio_vsprintf+0x274>
                    {
                        *pcBuf++ = *pcStr;
    1174:	68fb      	ldr	r3, [r7, #12]
    1176:	1c5a      	adds	r2, r3, #1
    1178:	60fa      	str	r2, [r7, #12]
    117a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    117c:	7812      	ldrb	r2, [r2, #0]
    117e:	701a      	strb	r2, [r3, #0]
                    }

                    ++pcStr;
    1180:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    1182:	3301      	adds	r3, #1
    1184:	64fb      	str	r3, [r7, #76]	; 0x4c
                    ++ui32CharCnt;
    1186:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1188:	3301      	adds	r3, #1
    118a:	63fb      	str	r3, [r7, #60]	; 0x3c
                        ui32CharCnt += iWidth;
                        iWidth = 0;
                    }
                }

                while (*pcStr != 0x0)
    118c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    118e:	781b      	ldrb	r3, [r3, #0]
    1190:	2b00      	cmp	r3, #0
    1192:	d1ec      	bne.n	116e <am_util_stdio_vsprintf+0x262>

                    ++pcStr;
                    ++ui32CharCnt;
                }

                if ( iWidth )
    1194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1196:	2b00      	cmp	r3, #0
    1198:	f000 81a1 	beq.w	14de <am_util_stdio_vsprintf+0x5d2>
                {
                    iWidth = -iWidth;
    119c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    119e:	425b      	negs	r3, r3
    11a0:	63bb      	str	r3, [r7, #56]	; 0x38

                    // Pad the end of the string (left-aligned).
                    if ( ui32strlen < iWidth )
    11a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    11a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    11a6:	429a      	cmp	r2, r3
    11a8:	f080 8199 	bcs.w	14de <am_util_stdio_vsprintf+0x5d2>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    11ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
    11ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    11b0:	1ad3      	subs	r3, r2, r3
    11b2:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    11b4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    11b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
    11ba:	4619      	mov	r1, r3
    11bc:	68f8      	ldr	r0, [r7, #12]
    11be:	f7ff fd95 	bl	cec <padbuffer>
    11c2:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
    11c4:	68fb      	ldr	r3, [r7, #12]
    11c6:	2b00      	cmp	r3, #0
    11c8:	d001      	beq.n	11ce <am_util_stdio_vsprintf+0x2c2>
    11ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    11cc:	e000      	b.n	11d0 <am_util_stdio_vsprintf+0x2c4>
    11ce:	2300      	movs	r3, #0
    11d0:	68fa      	ldr	r2, [r7, #12]
    11d2:	4413      	add	r3, r2
    11d4:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
    11d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    11d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    11da:	4413      	add	r3, r2
    11dc:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
    11de:	2300      	movs	r3, #0
    11e0:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }
                break;
    11e2:	e17c      	b.n	14de <am_util_stdio_vsprintf+0x5d2>

            case 'x':
                bLower = true;
    11e4:	2301      	movs	r3, #1
    11e6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            case 'X':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    11ea:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    11ee:	2b00      	cmp	r3, #0
    11f0:	d00a      	beq.n	1208 <am_util_stdio_vsprintf+0x2fc>
    11f2:	687b      	ldr	r3, [r7, #4]
    11f4:	3307      	adds	r3, #7
    11f6:	f023 0307 	bic.w	r3, r3, #7
    11fa:	f103 0208 	add.w	r2, r3, #8
    11fe:	607a      	str	r2, [r7, #4]
    1200:	cb18      	ldmia	r3, {r3, r4}
    1202:	e007      	b.n	1214 <am_util_stdio_vsprintf+0x308>
    1204:	10001178 	.word	0x10001178
                                      va_arg(pArgs, uint32_t);
    1208:	687b      	ldr	r3, [r7, #4]
    120a:	1d1a      	adds	r2, r3, #4
    120c:	607a      	str	r2, [r7, #4]
    120e:	681b      	ldr	r3, [r3, #0]
                break;

            case 'x':
                bLower = true;
            case 'X':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    1210:	f04f 0400 	mov.w	r4, #0
    1214:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                                      va_arg(pArgs, uint32_t);

                if ( iWidth )
    1218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    121a:	2b00      	cmp	r3, #0
    121c:	d01e      	beq.n	125c <am_util_stdio_vsprintf+0x350>
                {
                    //
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_hex(ui64Val);
    121e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    1222:	f7ff fc35 	bl	a90 <ndigits_in_hex>
    1226:	4602      	mov	r2, r0
    1228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    122a:	1a9b      	subs	r3, r3, r2
    122c:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    122e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    1232:	6bba      	ldr	r2, [r7, #56]	; 0x38
    1234:	4619      	mov	r1, r3
    1236:	68f8      	ldr	r0, [r7, #12]
    1238:	f7ff fd58 	bl	cec <padbuffer>
    123c:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    123e:	68fb      	ldr	r3, [r7, #12]
    1240:	2b00      	cmp	r3, #0
    1242:	d001      	beq.n	1248 <am_util_stdio_vsprintf+0x33c>
    1244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1246:	e000      	b.n	124a <am_util_stdio_vsprintf+0x33e>
    1248:	2300      	movs	r3, #0
    124a:	68fa      	ldr	r2, [r7, #12]
    124c:	4413      	add	r3, r2
    124e:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    1250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1252:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1254:	4413      	add	r3, r2
    1256:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    1258:	2300      	movs	r3, #0
    125a:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_hexstr(ui64Val, pcBuf, bLower);
    125c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
    1260:	68fa      	ldr	r2, [r7, #12]
    1262:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    1266:	f7ff fcc5 	bl	bf4 <uint64_to_hexstr>
    126a:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    126c:	68fb      	ldr	r3, [r7, #12]
    126e:	2b00      	cmp	r3, #0
    1270:	d003      	beq.n	127a <am_util_stdio_vsprintf+0x36e>
                {
                    pcBuf += iVal;
    1272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1274:	68fa      	ldr	r2, [r7, #12]
    1276:	4413      	add	r3, r2
    1278:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    127a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    127c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    127e:	4413      	add	r3, r2
    1280:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    1282:	e12f      	b.n	14e4 <am_util_stdio_vsprintf+0x5d8>

            case 'u':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    1284:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    1288:	2b00      	cmp	r3, #0
    128a:	d008      	beq.n	129e <am_util_stdio_vsprintf+0x392>
    128c:	687b      	ldr	r3, [r7, #4]
    128e:	3307      	adds	r3, #7
    1290:	f023 0307 	bic.w	r3, r3, #7
    1294:	f103 0208 	add.w	r2, r3, #8
    1298:	607a      	str	r2, [r7, #4]
    129a:	cb18      	ldmia	r3, {r3, r4}
    129c:	e005      	b.n	12aa <am_util_stdio_vsprintf+0x39e>
                                      va_arg(pArgs, uint32_t);
    129e:	687b      	ldr	r3, [r7, #4]
    12a0:	1d1a      	adds	r2, r3, #4
    12a2:	607a      	str	r2, [r7, #4]
    12a4:	681b      	ldr	r3, [r3, #0]

                ui32CharCnt += iVal;
                break;

            case 'u':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    12a6:	f04f 0400 	mov.w	r4, #0
    12aa:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                                      va_arg(pArgs, uint32_t);

                if ( iWidth )
    12ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    12b0:	2b00      	cmp	r3, #0
    12b2:	d01e      	beq.n	12f2 <am_util_stdio_vsprintf+0x3e6>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_u64(ui64Val);
    12b4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    12b8:	f7ff fbaa 	bl	a10 <ndigits_in_u64>
    12bc:	4602      	mov	r2, r0
    12be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    12c0:	1a9b      	subs	r3, r3, r2
    12c2:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    12c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    12c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
    12ca:	4619      	mov	r1, r3
    12cc:	68f8      	ldr	r0, [r7, #12]
    12ce:	f7ff fd0d 	bl	cec <padbuffer>
    12d2:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    12d4:	68fb      	ldr	r3, [r7, #12]
    12d6:	2b00      	cmp	r3, #0
    12d8:	d001      	beq.n	12de <am_util_stdio_vsprintf+0x3d2>
    12da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    12dc:	e000      	b.n	12e0 <am_util_stdio_vsprintf+0x3d4>
    12de:	2300      	movs	r3, #0
    12e0:	68fa      	ldr	r2, [r7, #12]
    12e2:	4413      	add	r3, r2
    12e4:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    12e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    12e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    12ea:	4413      	add	r3, r2
    12ec:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    12ee:	2300      	movs	r3, #0
    12f0:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    12f2:	68fa      	ldr	r2, [r7, #12]
    12f4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    12f8:	f7ff fc34 	bl	b64 <uint64_to_str>
    12fc:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    12fe:	68fb      	ldr	r3, [r7, #12]
    1300:	2b00      	cmp	r3, #0
    1302:	d003      	beq.n	130c <am_util_stdio_vsprintf+0x400>
                {
                    pcBuf += iVal;
    1304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1306:	68fa      	ldr	r2, [r7, #12]
    1308:	4413      	add	r3, r2
    130a:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    130c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    130e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1310:	4413      	add	r3, r2
    1312:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    1314:	e0e6      	b.n	14e4 <am_util_stdio_vsprintf+0x5d8>
                // Output for a negative number, for example, -5:
                //   %d:-5
                //  %5d:   -5
                // %05d:-0005
                //
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    1316:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    131a:	2b00      	cmp	r3, #0
    131c:	d008      	beq.n	1330 <am_util_stdio_vsprintf+0x424>
    131e:	687b      	ldr	r3, [r7, #4]
    1320:	3307      	adds	r3, #7
    1322:	f023 0307 	bic.w	r3, r3, #7
    1326:	f103 0208 	add.w	r2, r3, #8
    132a:	607a      	str	r2, [r7, #4]
    132c:	cb18      	ldmia	r3, {r3, r4}
    132e:	e005      	b.n	133c <am_util_stdio_vsprintf+0x430>
                                     va_arg(pArgs, int32_t);
    1330:	687b      	ldr	r3, [r7, #4]
    1332:	1d1a      	adds	r2, r3, #4
    1334:	607a      	str	r2, [r7, #4]
    1336:	681b      	ldr	r3, [r3, #0]
                // Output for a negative number, for example, -5:
                //   %d:-5
                //  %5d:   -5
                // %05d:-0005
                //
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    1338:	ea4f 74e3 	mov.w	r4, r3, asr #31
    133c:	e9c7 3406 	strd	r3, r4, [r7, #24]
                                     va_arg(pArgs, int32_t);

                //
                // Get absolute value
                //
                if ( i64Val < 0 )
    1340:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    1344:	2b00      	cmp	r3, #0
    1346:	f174 0300 	sbcs.w	r3, r4, #0
    134a:	da0a      	bge.n	1362 <am_util_stdio_vsprintf+0x456>
                {
                    ui64Val = -i64Val;          // Get absolute value
    134c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    1350:	425b      	negs	r3, r3
    1352:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
    1356:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = true;
    135a:	2301      	movs	r3, #1
    135c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    1360:	e006      	b.n	1370 <am_util_stdio_vsprintf+0x464>
                }
                else
                {
                    ui64Val = i64Val;
    1362:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    1366:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = false;
    136a:	2300      	movs	r3, #0
    136c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                }

                if ( iWidth )
    1370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1372:	2b00      	cmp	r3, #0
    1374:	d04a      	beq.n	140c <am_util_stdio_vsprintf+0x500>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_i64(ui64Val);
    1376:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
    137a:	4618      	mov	r0, r3
    137c:	4621      	mov	r1, r4
    137e:	f7ff fb69 	bl	a54 <ndigits_in_i64>
    1382:	4602      	mov	r2, r0
    1384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1386:	1a9b      	subs	r3, r3, r2
    1388:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg )
    138a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    138e:	2b00      	cmp	r3, #0
    1390:	d011      	beq.n	13b6 <am_util_stdio_vsprintf+0x4aa>
                    {
                        --iWidth;
    1392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1394:	3b01      	subs	r3, #1
    1396:	63bb      	str	r3, [r7, #56]	; 0x38

                        //
                        // Allow for the negative sign
                        //
                        if ( ui8PadChar == '0' )
    1398:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    139c:	2b30      	cmp	r3, #48	; 0x30
    139e:	d10a      	bne.n	13b6 <am_util_stdio_vsprintf+0x4aa>
                        {
                            //
                            // Print the neg sign BEFORE the leading zeros
                            //
                            if ( pcBuf )
    13a0:	68fb      	ldr	r3, [r7, #12]
    13a2:	2b00      	cmp	r3, #0
    13a4:	d004      	beq.n	13b0 <am_util_stdio_vsprintf+0x4a4>
                            {
                                *pcBuf++ = '-';
    13a6:	68fb      	ldr	r3, [r7, #12]
    13a8:	1c5a      	adds	r2, r3, #1
    13aa:	60fa      	str	r2, [r7, #12]
    13ac:	222d      	movs	r2, #45	; 0x2d
    13ae:	701a      	strb	r2, [r3, #0]
                            }

                            ++ui32CharCnt;
    13b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    13b2:	3301      	adds	r3, #1
    13b4:	63fb      	str	r3, [r7, #60]	; 0x3c
                        }
                    }

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    13b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    13ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
    13bc:	4619      	mov	r1, r3
    13be:	68f8      	ldr	r0, [r7, #12]
    13c0:	f7ff fc94 	bl	cec <padbuffer>
    13c4:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    13c6:	68fb      	ldr	r3, [r7, #12]
    13c8:	2b00      	cmp	r3, #0
    13ca:	d001      	beq.n	13d0 <am_util_stdio_vsprintf+0x4c4>
    13cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    13ce:	e000      	b.n	13d2 <am_util_stdio_vsprintf+0x4c6>
    13d0:	2300      	movs	r3, #0
    13d2:	68fa      	ldr	r2, [r7, #12]
    13d4:	4413      	add	r3, r2
    13d6:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    13d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    13da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    13dc:	4413      	add	r3, r2
    13de:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    13e0:	2300      	movs	r3, #0
    13e2:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg  &&  (ui8PadChar == ' ') )
    13e4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    13e8:	2b00      	cmp	r3, #0
    13ea:	d01e      	beq.n	142a <am_util_stdio_vsprintf+0x51e>
    13ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    13f0:	2b20      	cmp	r3, #32
    13f2:	d11a      	bne.n	142a <am_util_stdio_vsprintf+0x51e>
                    {
                        //
                        // Print the neg sign AFTER the leading blanks
                        //
                        if ( pcBuf )
    13f4:	68fb      	ldr	r3, [r7, #12]
    13f6:	2b00      	cmp	r3, #0
    13f8:	d004      	beq.n	1404 <am_util_stdio_vsprintf+0x4f8>
                        {
                            *pcBuf++ = '-';
    13fa:	68fb      	ldr	r3, [r7, #12]
    13fc:	1c5a      	adds	r2, r3, #1
    13fe:	60fa      	str	r2, [r7, #12]
    1400:	222d      	movs	r2, #45	; 0x2d
    1402:	701a      	strb	r2, [r3, #0]
                        }

                        ++ui32CharCnt;
    1404:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1406:	3301      	adds	r3, #1
    1408:	63fb      	str	r3, [r7, #60]	; 0x3c
    140a:	e00e      	b.n	142a <am_util_stdio_vsprintf+0x51e>
                    }
                }
                else
                {
                    if ( bNeg )
    140c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    1410:	2b00      	cmp	r3, #0
    1412:	d00a      	beq.n	142a <am_util_stdio_vsprintf+0x51e>
                    {
                        if ( pcBuf )
    1414:	68fb      	ldr	r3, [r7, #12]
    1416:	2b00      	cmp	r3, #0
    1418:	d004      	beq.n	1424 <am_util_stdio_vsprintf+0x518>
                        {
                            *pcBuf++ = '-';
    141a:	68fb      	ldr	r3, [r7, #12]
    141c:	1c5a      	adds	r2, r3, #1
    141e:	60fa      	str	r2, [r7, #12]
    1420:	222d      	movs	r2, #45	; 0x2d
    1422:	701a      	strb	r2, [r3, #0]
                        }
                        ++ui32CharCnt;
    1424:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1426:	3301      	adds	r3, #1
    1428:	63fb      	str	r3, [r7, #60]	; 0x3c
                    }
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    142a:	68fa      	ldr	r2, [r7, #12]
    142c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    1430:	f7ff fb98 	bl	b64 <uint64_to_str>
    1434:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    1436:	68fb      	ldr	r3, [r7, #12]
    1438:	2b00      	cmp	r3, #0
    143a:	d003      	beq.n	1444 <am_util_stdio_vsprintf+0x538>
                {
                    pcBuf += iVal;
    143c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    143e:	68fa      	ldr	r2, [r7, #12]
    1440:	4413      	add	r3, r2
    1442:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    1444:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1446:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1448:	4413      	add	r3, r2
    144a:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    144c:	e04a      	b.n	14e4 <am_util_stdio_vsprintf+0x5d8>


            case 'f':
            case 'F':
                if ( pcBuf )
    144e:	68fb      	ldr	r3, [r7, #12]
    1450:	2b00      	cmp	r3, #0
    1452:	d046      	beq.n	14e2 <am_util_stdio_vsprintf+0x5d6>
                {
                    float fValue = va_arg(pArgs, double);
    1454:	687b      	ldr	r3, [r7, #4]
    1456:	3307      	adds	r3, #7
    1458:	f023 0307 	bic.w	r3, r3, #7
    145c:	f103 0208 	add.w	r2, r3, #8
    1460:	607a      	str	r2, [r7, #4]
    1462:	cb18      	ldmia	r3, {r3, r4}
    1464:	4618      	mov	r0, r3
    1466:	4621      	mov	r1, r4
    1468:	f7fe fe2a 	bl	c0 <__aeabi_d2f>
    146c:	4603      	mov	r3, r0
    146e:	617b      	str	r3, [r7, #20]

                    //
                    // pcBuf is an input (size of buffer) and also an output of ftoa()
                    //
                    *(uint32_t*)pcBuf = 20;
    1470:	68fb      	ldr	r3, [r7, #12]
    1472:	2214      	movs	r2, #20
    1474:	601a      	str	r2, [r3, #0]

                    iVal = ftoa(fValue, pcBuf, iPrecision);
    1476:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    1478:	68f9      	ldr	r1, [r7, #12]
    147a:	6978      	ldr	r0, [r7, #20]
    147c:	f7ff fc5c 	bl	d38 <ftoa>
    1480:	6378      	str	r0, [r7, #52]	; 0x34
                    if ( iVal < 0 )
    1482:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1484:	2b00      	cmp	r3, #0
    1486:	da14      	bge.n	14b2 <am_util_stdio_vsprintf+0x5a6>
                    {
                        uint32_t u32PrntErrVal;
                        if ( iVal == AM_FTOA_ERR_VAL_TOO_SMALL )
    1488:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    148a:	f1b3 3fff 	cmp.w	r3, #4294967295
    148e:	d102      	bne.n	1496 <am_util_stdio_vsprintf+0x58a>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('0' << 16) |
    1490:	4b1e      	ldr	r3, [pc, #120]	; (150c <am_util_stdio_vsprintf+0x600>)
    1492:	62bb      	str	r3, [r7, #40]	; 0x28
    1494:	e008      	b.n	14a8 <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('0' << 0);  // "0.0"
                        }
                        else if ( iVal == AM_FTOA_ERR_VAL_TOO_LARGE )
    1496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1498:	f113 0f02 	cmn.w	r3, #2
    149c:	d102      	bne.n	14a4 <am_util_stdio_vsprintf+0x598>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('#' << 16) |
    149e:	4b1c      	ldr	r3, [pc, #112]	; (1510 <am_util_stdio_vsprintf+0x604>)
    14a0:	62bb      	str	r3, [r7, #40]	; 0x28
    14a2:	e001      	b.n	14a8 <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('#' << 0);  // "#.#"
                        }
                        else
                        {
                            u32PrntErrVal = (0x00 << 24) | ('?' << 16) |
    14a4:	4b1b      	ldr	r3, [pc, #108]	; (1514 <am_util_stdio_vsprintf+0x608>)
    14a6:	62bb      	str	r3, [r7, #40]	; 0x28
                                            ('.' << 8)   | ('?' << 0);  // "?.?"
                        }
                        *(uint32_t*)pcBuf = u32PrntErrVal;
    14a8:	68fb      	ldr	r3, [r7, #12]
    14aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
    14ac:	601a      	str	r2, [r3, #0]
                        iVal = 3;
    14ae:	2303      	movs	r3, #3
    14b0:	637b      	str	r3, [r7, #52]	; 0x34
                    }
                    ui32CharCnt += iVal;
    14b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    14b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    14b6:	4413      	add	r3, r2
    14b8:	63fb      	str	r3, [r7, #60]	; 0x3c
                    pcBuf += iVal;
    14ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    14bc:	68fa      	ldr	r2, [r7, #12]
    14be:	4413      	add	r3, r2
    14c0:	60fb      	str	r3, [r7, #12]
                }
                break;
    14c2:	e00e      	b.n	14e2 <am_util_stdio_vsprintf+0x5d6>
            // For non-handled specifiers, we'll just print the character.
            // e.g. this will allow the normal printing of a '%' using
            // "%%".
            //
            default:
                if ( pcBuf )
    14c4:	68fb      	ldr	r3, [r7, #12]
    14c6:	2b00      	cmp	r3, #0
    14c8:	d005      	beq.n	14d6 <am_util_stdio_vsprintf+0x5ca>
                {
                    *pcBuf++ = *pcFmt;
    14ca:	68fb      	ldr	r3, [r7, #12]
    14cc:	1c5a      	adds	r2, r3, #1
    14ce:	60fa      	str	r2, [r7, #12]
    14d0:	68ba      	ldr	r2, [r7, #8]
    14d2:	7812      	ldrb	r2, [r2, #0]
    14d4:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    14d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    14d8:	3301      	adds	r3, #1
    14da:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    14dc:	e002      	b.n	14e4 <am_util_stdio_vsprintf+0x5d8>
                        pcBuf += pcBuf ? iWidth : 0;
                        ui32CharCnt += iWidth;
                        iWidth = 0;
                    }
                }
                break;
    14de:	bf00      	nop
    14e0:	e000      	b.n	14e4 <am_util_stdio_vsprintf+0x5d8>
                        iVal = 3;
                    }
                    ui32CharCnt += iVal;
                    pcBuf += iVal;
                }
                break;
    14e2:	bf00      	nop
        } // switch()

        //
        // Bump the format specification to the next character
        //
        ++pcFmt;
    14e4:	68bb      	ldr	r3, [r7, #8]
    14e6:	3301      	adds	r3, #1
    14e8:	60bb      	str	r3, [r7, #8]
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;

    while ( *pcFmt != 0x0 )
    14ea:	68bb      	ldr	r3, [r7, #8]
    14ec:	781b      	ldrb	r3, [r3, #0]
    14ee:	2b00      	cmp	r3, #0
    14f0:	f47f ad17 	bne.w	f22 <am_util_stdio_vsprintf+0x16>
    } // while ()

    //
    // Terminate the string
    //
    if ( pcBuf )
    14f4:	68fb      	ldr	r3, [r7, #12]
    14f6:	2b00      	cmp	r3, #0
    14f8:	d002      	beq.n	1500 <am_util_stdio_vsprintf+0x5f4>
    {
        *pcBuf = 0x0;
    14fa:	68fb      	ldr	r3, [r7, #12]
    14fc:	2200      	movs	r2, #0
    14fe:	701a      	strb	r2, [r3, #0]
    }

    return (ui32CharCnt);
    1500:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    1502:	4618      	mov	r0, r3
    1504:	3754      	adds	r7, #84	; 0x54
    1506:	46bd      	mov	sp, r7
    1508:	bd90      	pop	{r4, r7, pc}
    150a:	bf00      	nop
    150c:	00302e30 	.word	0x00302e30
    1510:	00232e23 	.word	0x00232e23
    1514:	003f2e3f 	.word	0x003f2e3f

00001518 <am_util_stdio_printf>:
//! @return uint32_t representing the number of characters printed.
//
// *****************************************************************************
uint32_t
am_util_stdio_printf(const char *pcFmt, ...)
{
    1518:	b40f      	push	{r0, r1, r2, r3}
    151a:	b580      	push	{r7, lr}
    151c:	b082      	sub	sp, #8
    151e:	af00      	add	r7, sp, #0

    //
    // Convert to the desired string.
    //
    va_list pArgs;
    va_start(pArgs, pcFmt);
    1520:	f107 0314 	add.w	r3, r7, #20
    1524:	603b      	str	r3, [r7, #0]
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
    1526:	683a      	ldr	r2, [r7, #0]
    1528:	6939      	ldr	r1, [r7, #16]
    152a:	4808      	ldr	r0, [pc, #32]	; (154c <am_util_stdio_printf+0x34>)
    152c:	f7ff fcee 	bl	f0c <am_util_stdio_vsprintf>
    1530:	6078      	str	r0, [r7, #4]
    va_end(pArgs);

    //
    // This is where we print the buffer to the configured interface.
    //
    g_pfnCharPrint(g_prfbuf);
    1532:	4b07      	ldr	r3, [pc, #28]	; (1550 <am_util_stdio_printf+0x38>)
    1534:	681b      	ldr	r3, [r3, #0]
    1536:	4805      	ldr	r0, [pc, #20]	; (154c <am_util_stdio_printf+0x34>)
    1538:	4798      	blx	r3

    //
    // return the number of characters printed.
    //
    return ui32NumChars;
    153a:	687b      	ldr	r3, [r7, #4]
}
    153c:	4618      	mov	r0, r3
    153e:	3708      	adds	r7, #8
    1540:	46bd      	mov	sp, r7
    1542:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    1546:	b004      	add	sp, #16
    1548:	4770      	bx	lr
    154a:	bf00      	nop
    154c:	10001078 	.word	0x10001078
    1550:	1000119c 	.word	0x1000119c

00001554 <am_util_stdio_terminal_clear>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_terminal_clear(void)
{
    1554:	b580      	push	{r7, lr}
    1556:	af00      	add	r7, sp, #0
    // left corner.
    // We'll first print a number of spaces, which helps get the ITM in sync
    // with AM Flash, especially after a reset event or a system clock
    // frequency change.
    //
    am_util_stdio_printf("\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n");
    1558:	4802      	ldr	r0, [pc, #8]	; (1564 <am_util_stdio_terminal_clear+0x10>)
    155a:	f7ff ffdd 	bl	1518 <am_util_stdio_printf>
}
    155e:	bf00      	nop
    1560:	bd80      	pop	{r7, pc}
    1562:	bf00      	nop
    1564:	000021e8 	.word	0x000021e8

00001568 <am_bsp_debug_printf_enable>:
//! @return None.
//
//*****************************************************************************
void
am_bsp_debug_printf_enable(void)
{
    1568:	b530      	push	{r4, r5, lr}
    am_hal_tpiu_config_t TPIUcfg;

    if ( g_ui32HALflags & AM_HAL_FLAGS_ITMSKIPENABLEDISABLE_M )
    156a:	4b17      	ldr	r3, [pc, #92]	; (15c8 <am_bsp_debug_printf_enable+0x60>)
    156c:	6818      	ldr	r0, [r3, #0]
    156e:	f010 0401 	ands.w	r4, r0, #1
//! @return None.
//
//*****************************************************************************
void
am_bsp_debug_printf_enable(void)
{
    1572:	b087      	sub	sp, #28
    am_hal_tpiu_config_t TPIUcfg;

    if ( g_ui32HALflags & AM_HAL_FLAGS_ITMSKIPENABLEDISABLE_M )
    1574:	d001      	beq.n	157a <am_bsp_debug_printf_enable+0x12>
    // Enable the ITM and TPIU
    //
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    am_hal_tpiu_enable(&TPIUcfg);
    am_bsp_pin_enable(ITM_SWO);
}
    1576:	b007      	add	sp, #28
    1578:	bd30      	pop	{r4, r5, pc}
    }

    //
    // Write to the ITM control and status register.
    //
    AM_REGVAL(AM_REG_ITM_TCR_O) =
    157a:	4a14      	ldr	r2, [pc, #80]	; (15cc <am_bsp_debug_printf_enable+0x64>)
    157c:	4914      	ldr	r1, [pc, #80]	; (15d0 <am_bsp_debug_printf_enable+0x68>)
        AM_WRITE_SM(AM_REG_ITM_TCR_ITM_ENABLE, 1);

    //
    // Enable the ITM and TPIU
    //
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    157e:	4d15      	ldr	r5, [pc, #84]	; (15d4 <am_bsp_debug_printf_enable+0x6c>)
    }

    //
    // Write to the ITM control and status register.
    //
    AM_REGVAL(AM_REG_ITM_TCR_O) =
    1580:	6011      	str	r1, [r2, #0]
        AM_WRITE_SM(AM_REG_ITM_TCR_ITM_ENABLE, 1);

    //
    // Enable the ITM and TPIU
    //
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    1582:	a806      	add	r0, sp, #24
    1584:	f840 5d14 	str.w	r5, [r0, #-20]!
    am_hal_tpiu_enable(&TPIUcfg);
    1588:	f000 fdb0 	bl	20ec <am_hal_tpiu_enable>
    am_bsp_pin_enable(ITM_SWO);
    158c:	f3ef 8310 	mrs	r3, PRIMASK
    1590:	9300      	str	r3, [sp, #0]
    1592:	b672      	cpsid	i
    1594:	4a10      	ldr	r2, [pc, #64]	; (15d8 <am_bsp_debug_printf_enable+0x70>)
    1596:	4d11      	ldr	r5, [pc, #68]	; (15dc <am_bsp_debug_printf_enable+0x74>)
    1598:	4811      	ldr	r0, [pc, #68]	; (15e0 <am_bsp_debug_printf_enable+0x78>)
    159a:	4912      	ldr	r1, [pc, #72]	; (15e4 <am_bsp_debug_printf_enable+0x7c>)
    159c:	2373      	movs	r3, #115	; 0x73
    159e:	6013      	str	r3, [r2, #0]
    15a0:	682b      	ldr	r3, [r5, #0]
    15a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    15a6:	602b      	str	r3, [r5, #0]
    15a8:	6805      	ldr	r5, [r0, #0]
    15aa:	f425 4c7f 	bic.w	ip, r5, #65280	; 0xff00
    15ae:	f44c 5380 	orr.w	r3, ip, #4096	; 0x1000
    15b2:	6003      	str	r3, [r0, #0]
    15b4:	6808      	ldr	r0, [r1, #0]
    15b6:	f420 457f 	bic.w	r5, r0, #65280	; 0xff00
    15ba:	600d      	str	r5, [r1, #0]
    15bc:	6014      	str	r4, [r2, #0]
    15be:	9c00      	ldr	r4, [sp, #0]
    15c0:	f384 8810 	msr	PRIMASK, r4
}
    15c4:	b007      	add	sp, #28
    15c6:	bd30      	pop	{r4, r5, pc}
    15c8:	1000118c 	.word	0x1000118c
    15cc:	e0000e80 	.word	0xe0000e80
    15d0:	00150511 	.word	0x00150511
    15d4:	000f4240 	.word	0x000f4240
    15d8:	40010060 	.word	0x40010060
    15dc:	40010054 	.word	0x40010054
    15e0:	40010028 	.word	0x40010028
    15e4:	40010108 	.word	0x40010108

000015e8 <am_bsp_debug_printf_disable>:
//! @return None.
//
//*****************************************************************************
void
am_bsp_debug_printf_disable(void)
{
    15e8:	b530      	push	{r4, r5, lr}
    if ( g_ui32HALflags & AM_HAL_FLAGS_ITMSKIPENABLEDISABLE_M )
    15ea:	4b15      	ldr	r3, [pc, #84]	; (1640 <am_bsp_debug_printf_disable+0x58>)
    15ec:	6818      	ldr	r0, [r3, #0]
    15ee:	f010 0401 	ands.w	r4, r0, #1
//! @return None.
//
//*****************************************************************************
void
am_bsp_debug_printf_disable(void)
{
    15f2:	b083      	sub	sp, #12
    if ( g_ui32HALflags & AM_HAL_FLAGS_ITMSKIPENABLEDISABLE_M )
    15f4:	d121      	bne.n	163a <am_bsp_debug_printf_disable+0x52>
    }

    //
    // Disable the TPIU
    //
    am_hal_itm_not_busy();
    15f6:	f000 fadf 	bl	1bb8 <am_hal_itm_not_busy>
    am_hal_gpio_pin_config(AM_BSP_GPIO_ITM_SWO, AM_HAL_GPIO_OUTPUT);
    15fa:	f3ef 8110 	mrs	r1, PRIMASK
    15fe:	9101      	str	r1, [sp, #4]
    1600:	b672      	cpsid	i
    1602:	4a10      	ldr	r2, [pc, #64]	; (1644 <am_bsp_debug_printf_disable+0x5c>)
    1604:	4d10      	ldr	r5, [pc, #64]	; (1648 <am_bsp_debug_printf_disable+0x60>)
    1606:	4811      	ldr	r0, [pc, #68]	; (164c <am_bsp_debug_printf_disable+0x64>)
    1608:	4911      	ldr	r1, [pc, #68]	; (1650 <am_bsp_debug_printf_disable+0x68>)
    160a:	2373      	movs	r3, #115	; 0x73
    160c:	6013      	str	r3, [r2, #0]
    160e:	682b      	ldr	r3, [r5, #0]
    1610:	f023 0c70 	bic.w	ip, r3, #112	; 0x70
    1614:	f04c 0320 	orr.w	r3, ip, #32
    1618:	602b      	str	r3, [r5, #0]
    161a:	6805      	ldr	r5, [r0, #0]
    161c:	f425 4c7f 	bic.w	ip, r5, #65280	; 0xff00
    1620:	f44c 53c0 	orr.w	r3, ip, #6144	; 0x1800
    1624:	6003      	str	r3, [r0, #0]
    1626:	6808      	ldr	r0, [r1, #0]
    1628:	f420 457f 	bic.w	r5, r0, #65280	; 0xff00
    162c:	600d      	str	r5, [r1, #0]
    162e:	6014      	str	r4, [r2, #0]
    1630:	9c01      	ldr	r4, [sp, #4]
    1632:	f384 8810 	msr	PRIMASK, r4
    am_hal_tpiu_disable();
    1636:	f000 fdaf 	bl	2198 <am_hal_tpiu_disable>
}
    163a:	b003      	add	sp, #12
    163c:	bd30      	pop	{r4, r5, pc}
    163e:	bf00      	nop
    1640:	1000118c 	.word	0x1000118c
    1644:	40010060 	.word	0x40010060
    1648:	40010054 	.word	0x40010054
    164c:	40010028 	.word	0x40010028
    1650:	40010108 	.word	0x40010108

00001654 <am_bsp_itm_string_print>:
//
//*****************************************************************************
void
am_bsp_itm_string_print(char *pcString)
{
    am_hal_itm_print(pcString);
    1654:	f000 baba 	b.w	1bcc <am_hal_itm_print>

00001658 <am_hal_adc_config>:
//! @return None.
//
//*****************************************************************************
void
am_hal_adc_config(am_hal_adc_config_t *psConfig)
{
    1658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    AM_REG(ADC, CFG) = (psConfig->ui32Clock |
                        psConfig->ui32TriggerConfig |
                        psConfig->ui32Reference |
                        psConfig->ui32ClockMode |
                        psConfig->ui32PowerMode |
                        psConfig->ui32Repeat |
    165a:	6842      	ldr	r2, [r0, #4]
    165c:	6803      	ldr	r3, [r0, #0]
    165e:	6886      	ldr	r6, [r0, #8]
    1660:	68c5      	ldr	r5, [r0, #12]
    1662:	6904      	ldr	r4, [r0, #16]
    1664:	6941      	ldr	r1, [r0, #20]
am_hal_adc_config(am_hal_adc_config_t *psConfig)
{
    //
    // Set general ADC configuration parameters.
    //
    AM_REG(ADC, CFG) = (psConfig->ui32Clock |
    1666:	4f15      	ldr	r7, [pc, #84]	; (16bc <am_hal_adc_config+0x64>)

    //
    // Grab the temperature trims.
    //
    priv_temp_trims.ui32.ui32CalibrationTemperature =
                  am_hal_flash_load_ui32(AM_HAL_ADC_CALIB_TEMP_ADDR);
    1668:	4815      	ldr	r0, [pc, #84]	; (16c0 <am_hal_adc_config+0x68>)
    AM_REG(ADC, CFG) = (psConfig->ui32Clock |
                        psConfig->ui32TriggerConfig |
                        psConfig->ui32Reference |
                        psConfig->ui32ClockMode |
                        psConfig->ui32PowerMode |
                        psConfig->ui32Repeat |
    166a:	4313      	orrs	r3, r2
    166c:	f043 0301 	orr.w	r3, r3, #1
    1670:	4333      	orrs	r3, r6
    1672:	432b      	orrs	r3, r5
    1674:	4323      	orrs	r3, r4
    1676:	430b      	orrs	r3, r1
am_hal_adc_config(am_hal_adc_config_t *psConfig)
{
    //
    // Set general ADC configuration parameters.
    //
    AM_REG(ADC, CFG) = (psConfig->ui32Clock |
    1678:	603b      	str	r3, [r7, #0]

    //
    // Grab the temperature trims.
    //
    priv_temp_trims.ui32.ui32CalibrationTemperature =
                  am_hal_flash_load_ui32(AM_HAL_ADC_CALIB_TEMP_ADDR);
    167a:	f000 fa31 	bl	1ae0 <am_hal_flash_load_ui32>
                        AM_REG_ADC_CFG_ADCEN(1));

    //
    // Grab the temperature trims.
    //
    priv_temp_trims.ui32.ui32CalibrationTemperature =
    167e:	4f11      	ldr	r7, [pc, #68]	; (16c4 <am_hal_adc_config+0x6c>)
    1680:	6038      	str	r0, [r7, #0]
                  am_hal_flash_load_ui32(AM_HAL_ADC_CALIB_TEMP_ADDR);
    priv_temp_trims.ui32.ui32CalibrationVoltage     =
                  am_hal_flash_load_ui32(AM_HAL_ADC_CALIB_AMBIENT_ADDR);
    1682:	4811      	ldr	r0, [pc, #68]	; (16c8 <am_hal_adc_config+0x70>)
    1684:	f000 fa2c 	bl	1ae0 <am_hal_flash_load_ui32>
    //
    // Grab the temperature trims.
    //
    priv_temp_trims.ui32.ui32CalibrationTemperature =
                  am_hal_flash_load_ui32(AM_HAL_ADC_CALIB_TEMP_ADDR);
    priv_temp_trims.ui32.ui32CalibrationVoltage     =
    1688:	6078      	str	r0, [r7, #4]
                  am_hal_flash_load_ui32(AM_HAL_ADC_CALIB_AMBIENT_ADDR);
    priv_temp_trims.ui32.ui32CalibrationOffset      =
                  am_hal_flash_load_ui32(AM_HAL_ADC_CALIB_ADC_OFFSET_ADDR);
    168a:	4810      	ldr	r0, [pc, #64]	; (16cc <am_hal_adc_config+0x74>)
    168c:	f000 fa28 	bl	1ae0 <am_hal_flash_load_ui32>

    if ( (priv_temp_trims.ui32.ui32CalibrationTemperature == 0xffffffff)    ||
    1690:	683a      	ldr	r2, [r7, #0]
    //
    priv_temp_trims.ui32.ui32CalibrationTemperature =
                  am_hal_flash_load_ui32(AM_HAL_ADC_CALIB_TEMP_ADDR);
    priv_temp_trims.ui32.ui32CalibrationVoltage     =
                  am_hal_flash_load_ui32(AM_HAL_ADC_CALIB_AMBIENT_ADDR);
    priv_temp_trims.ui32.ui32CalibrationOffset      =
    1692:	60b8      	str	r0, [r7, #8]
                  am_hal_flash_load_ui32(AM_HAL_ADC_CALIB_ADC_OFFSET_ADDR);

    if ( (priv_temp_trims.ui32.ui32CalibrationTemperature == 0xffffffff)    ||
    1694:	1c53      	adds	r3, r2, #1
    1696:	d007      	beq.n	16a8 <am_hal_adc_config+0x50>
    1698:	687e      	ldr	r6, [r7, #4]
    169a:	1c73      	adds	r3, r6, #1
    169c:	d004      	beq.n	16a8 <am_hal_adc_config+0x50>
         (priv_temp_trims.ui32.ui32CalibrationVoltage     == 0xffffffff)    ||
    169e:	3001      	adds	r0, #1
    16a0:	d002      	beq.n	16a8 <am_hal_adc_config+0x50>
        priv_temp_trims.flt.fCalibrationOffset      = AM_HAL_ADC_CALIB_ADC_OFFSET_DEFAULT;
        priv_temp_trims.ui32.bMeasured = false;
    }
    else
    {
        priv_temp_trims.ui32.bMeasured = true;
    16a2:	2001      	movs	r0, #1
    16a4:	7338      	strb	r0, [r7, #12]
    16a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        //
        // Since the device has not been calibrated on the tester, we'll load
        // default calibration values.  These default values should result
        // in worst-case temperature measurements of +-6 degress C.
        //
        priv_temp_trims.flt.fCalibrationTemperature = AM_HAL_ADC_CALIB_TEMP_DEFAULT;
    16a8:	4d09      	ldr	r5, [pc, #36]	; (16d0 <am_hal_adc_config+0x78>)
        priv_temp_trims.flt.fCalibrationVoltage     = AM_HAL_ADC_CALIB_AMBIENT_DEFAULT;
    16aa:	4c0a      	ldr	r4, [pc, #40]	; (16d4 <am_hal_adc_config+0x7c>)
        priv_temp_trims.flt.fCalibrationOffset      = AM_HAL_ADC_CALIB_ADC_OFFSET_DEFAULT;
    16ac:	490a      	ldr	r1, [pc, #40]	; (16d8 <am_hal_adc_config+0x80>)
        //
        // Since the device has not been calibrated on the tester, we'll load
        // default calibration values.  These default values should result
        // in worst-case temperature measurements of +-6 degress C.
        //
        priv_temp_trims.flt.fCalibrationTemperature = AM_HAL_ADC_CALIB_TEMP_DEFAULT;
    16ae:	603d      	str	r5, [r7, #0]
        priv_temp_trims.flt.fCalibrationVoltage     = AM_HAL_ADC_CALIB_AMBIENT_DEFAULT;
        priv_temp_trims.flt.fCalibrationOffset      = AM_HAL_ADC_CALIB_ADC_OFFSET_DEFAULT;
        priv_temp_trims.ui32.bMeasured = false;
    16b0:	2000      	movs	r0, #0
        // Since the device has not been calibrated on the tester, we'll load
        // default calibration values.  These default values should result
        // in worst-case temperature measurements of +-6 degress C.
        //
        priv_temp_trims.flt.fCalibrationTemperature = AM_HAL_ADC_CALIB_TEMP_DEFAULT;
        priv_temp_trims.flt.fCalibrationVoltage     = AM_HAL_ADC_CALIB_AMBIENT_DEFAULT;
    16b2:	607c      	str	r4, [r7, #4]
        priv_temp_trims.flt.fCalibrationOffset      = AM_HAL_ADC_CALIB_ADC_OFFSET_DEFAULT;
    16b4:	60b9      	str	r1, [r7, #8]
    16b6:	7338      	strb	r0, [r7, #12]
    16b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    16ba:	bf00      	nop
    16bc:	50010000 	.word	0x50010000
    16c0:	50023010 	.word	0x50023010
    16c4:	1000117c 	.word	0x1000117c
    16c8:	50023014 	.word	0x50023014
    16cc:	50023018 	.word	0x50023018
    16d0:	4395c000 	.word	0x4395c000
    16d4:	3f839874 	.word	0x3f839874
    16d8:	bb8c47a1 	.word	0xbb8c47a1

000016dc <am_hal_adc_slot_config>:
//! @return None.
//
//*****************************************************************************
void
am_hal_adc_slot_config(uint32_t ui32SlotNumber, uint32_t ui32SlotConfig)
{
    16dc:	b538      	push	{r3, r4, r5, lr}
    uint32_t ui32RegOffset;

    //
    // Make sure we're accessing a real slot.
    //
    am_hal_debug_assert_msg((ui32SlotNumber & 0xFFFFFFFF0) == 0,
    16de:	f030 030f 	bics.w	r3, r0, #15
//! @return None.
//
//*****************************************************************************
void
am_hal_adc_slot_config(uint32_t ui32SlotNumber, uint32_t ui32SlotConfig)
{
    16e2:	4604      	mov	r4, r0
    16e4:	460d      	mov	r5, r1
    uint32_t ui32RegOffset;

    //
    // Make sure we're accessing a real slot.
    //
    am_hal_debug_assert_msg((ui32SlotNumber & 0xFFFFFFFF0) == 0,
    16e6:	d004      	beq.n	16f2 <am_hal_adc_slot_config+0x16>
    16e8:	4a04      	ldr	r2, [pc, #16]	; (16fc <am_hal_adc_slot_config+0x20>)
    16ea:	4805      	ldr	r0, [pc, #20]	; (1700 <am_hal_adc_slot_config+0x24>)
    16ec:	21f1      	movs	r1, #241	; 0xf1
    16ee:	f000 f9f5 	bl	1adc <am_hal_debug_error>
    ui32RegOffset = (AM_REG_ADCn(0) + AM_REG_ADC_SL0CFG_O + (4 * ui32SlotNumber));

    //
    // Write the register with the caller's configuration value.
    //
    AM_REGVAL(ui32RegOffset) = ui32SlotConfig;
    16f2:	4b04      	ldr	r3, [pc, #16]	; (1704 <am_hal_adc_slot_config+0x28>)
    16f4:	4423      	add	r3, r4
    16f6:	0098      	lsls	r0, r3, #2
    16f8:	6005      	str	r5, [r0, #0]
    16fa:	bd38      	pop	{r3, r4, r5, pc}
    16fc:	000021fc 	.word	0x000021fc
    1700:	00002230 	.word	0x00002230
    1704:	14004003 	.word	0x14004003

00001708 <am_hal_adc_fifo_pop>:
    uint32_t ui32FIFOValue;

    //
    // Grab a value from the ADC FIFO.
    //
    ui32FIFOValue = AM_REG(ADC, FIFO);
    1708:	4b02      	ldr	r3, [pc, #8]	; (1714 <am_hal_adc_fifo_pop+0xc>)

    //
    // Pop the FIFO.
    //
    AM_REG(ADC, FIFO) = 0;
    170a:	2200      	movs	r2, #0
    uint32_t ui32FIFOValue;

    //
    // Grab a value from the ADC FIFO.
    //
    ui32FIFOValue = AM_REG(ADC, FIFO);
    170c:	6818      	ldr	r0, [r3, #0]

    //
    // Pop the FIFO.
    //
    AM_REG(ADC, FIFO) = 0;
    170e:	601a      	str	r2, [r3, #0]

    //
    // Return FIFO valid bits.
    //
    return ui32FIFOValue;
}
    1710:	4770      	bx	lr
    1712:	bf00      	nop
    1714:	50010038 	.word	0x50010038

00001718 <am_hal_adc_trigger>:
am_hal_adc_trigger(void)
{
    //
    // Write to the Software trigger register in the ADC.
    //
    AM_REG(ADC, SWT) = 0x37;
    1718:	4b01      	ldr	r3, [pc, #4]	; (1720 <am_hal_adc_trigger+0x8>)
    171a:	2237      	movs	r2, #55	; 0x37
    171c:	601a      	str	r2, [r3, #0]
    171e:	4770      	bx	lr
    1720:	50010008 	.word	0x50010008

00001724 <am_hal_adc_enable>:
am_hal_adc_enable(void)
{
    //
    // Enable the ADC.
    //
    AM_BFW(ADC, CFG, ADCEN, 0x1);
    1724:	4a02      	ldr	r2, [pc, #8]	; (1730 <am_hal_adc_enable+0xc>)
    1726:	6813      	ldr	r3, [r2, #0]
    1728:	f043 0001 	orr.w	r0, r3, #1
    172c:	6010      	str	r0, [r2, #0]
    172e:	4770      	bx	lr
    1730:	50010000 	.word	0x50010000

00001734 <am_hal_adc_int_enable>:
am_hal_adc_int_enable(uint32_t ui32Interrupt)
{
    //
    // Enable the interrupts.
    //
    AM_REG(ADC, INTEN) |= ui32Interrupt;
    1734:	4a02      	ldr	r2, [pc, #8]	; (1740 <am_hal_adc_int_enable+0xc>)
    1736:	6813      	ldr	r3, [r2, #0]
    1738:	4318      	orrs	r0, r3
    173a:	6010      	str	r0, [r2, #0]
    173c:	4770      	bx	lr
    173e:	bf00      	nop
    1740:	50010200 	.word	0x50010200

00001744 <am_hal_adc_int_clear>:
am_hal_adc_int_clear(uint32_t ui32Interrupt)
{
    //
    // Clear the interrupts.
    //
    AM_REG(ADC, INTCLR) = ui32Interrupt;
    1744:	4b01      	ldr	r3, [pc, #4]	; (174c <am_hal_adc_int_clear+0x8>)
    1746:	6018      	str	r0, [r3, #0]
    1748:	4770      	bx	lr
    174a:	bf00      	nop
    174c:	50010208 	.word	0x50010208

00001750 <am_hal_adc_int_status_get>:
am_hal_adc_int_status_get(bool bEnabledOnly)
{
    //
    // Return the status.
    //
    if (bEnabledOnly)
    1750:	b910      	cbnz	r0, 1758 <am_hal_adc_int_status_get+0x8>
        u32RetVal &= AM_REG(ADC, INTSTAT);
        return u32RetVal;
    }
    else
    {
        return AM_REG(ADC, INTSTAT);
    1752:	4b04      	ldr	r3, [pc, #16]	; (1764 <am_hal_adc_int_status_get+0x14>)
    1754:	6818      	ldr	r0, [r3, #0]
    }
}
    1756:	4770      	bx	lr
    //
    // Return the status.
    //
    if (bEnabledOnly)
    {
        uint32_t u32RetVal = AM_REG(ADC, INTEN);
    1758:	4a03      	ldr	r2, [pc, #12]	; (1768 <am_hal_adc_int_status_get+0x18>)
        u32RetVal &= AM_REG(ADC, INTSTAT);
    175a:	4902      	ldr	r1, [pc, #8]	; (1764 <am_hal_adc_int_status_get+0x14>)
    //
    // Return the status.
    //
    if (bEnabledOnly)
    {
        uint32_t u32RetVal = AM_REG(ADC, INTEN);
    175c:	6810      	ldr	r0, [r2, #0]
        u32RetVal &= AM_REG(ADC, INTSTAT);
    175e:	680b      	ldr	r3, [r1, #0]
    1760:	4018      	ands	r0, r3
        return u32RetVal;
    1762:	4770      	bx	lr
    1764:	50010204 	.word	0x50010204
    1768:	50010200 	.word	0x50010200

0000176c <am_hal_cachectrl_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_cachectrl_enable(const am_hal_cachectrl_config_t *psConfig)
{
    176c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    176e:	4604      	mov	r4, r0
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_MONITOR(psConfig->ui32EnableCacheMonitoring) );

    //
    // Make sure the cache is enabled in the power control block.
    //
    am_hal_pwrctrl_memory_enable(AM_HAL_PWRCTRL_MEMEN_CACHE);
    1770:	f04f 4020 	mov.w	r0, #2684354560	; 0xa0000000
    // The workaround calls for us to start the cache, manually invalidate it,
    // and then enable ICACHE and DCACHE operation.
    //
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
                       AM_REG_CACHECTRL_CACHECFG_LRU( psConfig->ui32LRU )                                   |
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_NC0( (psConfig->ui32EnableNCregions & 0x1) >> 0 )   |
    1774:	78a7      	ldrb	r7, [r4, #2]
    // workaround for a timing issue with early versions of Apollo2 that caused
    // the cache to incorrectly mark itself valid during the startup sequence.
    // The workaround calls for us to start the cache, manually invalidate it,
    // and then enable ICACHE and DCACHE operation.
    //
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    1776:	7863      	ldrb	r3, [r4, #1]
    1778:	78e2      	ldrb	r2, [r4, #3]
    177a:	7925      	ldrb	r5, [r4, #4]
    177c:	79a1      	ldrb	r1, [r4, #6]
    177e:	00be      	lsls	r6, r7, #2
    1780:	ea4f 0e43 	mov.w	lr, r3, lsl #1
    1784:	f006 0304 	and.w	r3, r6, #4
    1788:	f00e 0602 	and.w	r6, lr, #2
    178c:	431e      	orrs	r6, r3
    178e:	f042 0201 	orr.w	r2, r2, #1
    1792:	79e3      	ldrb	r3, [r4, #7]
    1794:	01ed      	lsls	r5, r5, #7
    1796:	4316      	orrs	r6, r2
    1798:	b2ed      	uxtb	r5, r5
    179a:	7a22      	ldrb	r2, [r4, #8]
    179c:	0289      	lsls	r1, r1, #10
    179e:	432e      	orrs	r6, r5
    17a0:	f401 6180 	and.w	r1, r1, #1024	; 0x400
    17a4:	7a65      	ldrb	r5, [r4, #9]
    17a6:	02db      	lsls	r3, r3, #11
    17a8:	430e      	orrs	r6, r1
    17aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    17ae:	0312      	lsls	r2, r2, #12
    17b0:	7aa1      	ldrb	r1, [r4, #10]
    17b2:	431e      	orrs	r6, r3
    17b4:	042d      	lsls	r5, r5, #16
    17b6:	b293      	uxth	r3, r2
    17b8:	7ae2      	ldrb	r2, [r4, #11]
    17ba:	431e      	orrs	r6, r3
    17bc:	0509      	lsls	r1, r1, #20
    17be:	f405 2370 	and.w	r3, r5, #983040	; 0xf0000
    17c2:	0612      	lsls	r2, r2, #24
    17c4:	4333      	orrs	r3, r6
    17c6:	f401 1680 	and.w	r6, r1, #1048576	; 0x100000
    17ca:	00bf      	lsls	r7, r7, #2
    17cc:	f002 7180 	and.w	r1, r2, #16777216	; 0x1000000
    17d0:	4333      	orrs	r3, r6
    17d2:	430b      	orrs	r3, r1
    17d4:	f007 0508 	and.w	r5, r7, #8
    17d8:	431d      	orrs	r5, r3
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_MONITOR(psConfig->ui32EnableCacheMonitoring) );

    //
    // Make sure the cache is enabled in the power control block.
    //
    am_hal_pwrctrl_memory_enable(AM_HAL_PWRCTRL_MEMEN_CACHE);
    17da:	f000 fa9b 	bl	1d14 <am_hal_pwrctrl_memory_enable>

    //
    // Set the initial cache settings.
    //
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    17de:	482c      	ldr	r0, [pc, #176]	; (1890 <am_hal_cachectrl_enable+0x124>)
    //
    // Wait for the cache ready signal.
    //
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    {
        if (AM_BFM(CACHECTRL, CACHECTRL, CACHE_READY))
    17e0:	4b2c      	ldr	r3, [pc, #176]	; (1894 <am_hal_cachectrl_enable+0x128>)
    am_hal_pwrctrl_memory_enable(AM_HAL_PWRCTRL_MEMEN_CACHE);

    //
    // Set the initial cache settings.
    //
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    17e2:	6005      	str	r5, [r0, #0]
    17e4:	2232      	movs	r2, #50	; 0x32
    //
    // Wait for the cache ready signal.
    //
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    {
        if (AM_BFM(CACHECTRL, CACHECTRL, CACHE_READY))
    17e6:	681e      	ldr	r6, [r3, #0]
    17e8:	0777      	lsls	r7, r6, #29
    17ea:	d41e      	bmi.n	182a <am_hal_cachectrl_enable+0xbe>
    17ec:	681f      	ldr	r7, [r3, #0]
    17ee:	077e      	lsls	r6, r7, #29
    17f0:	f102 32ff 	add.w	r2, r2, #4294967295
    17f4:	d419      	bmi.n	182a <am_hal_cachectrl_enable+0xbe>
    17f6:	6819      	ldr	r1, [r3, #0]
    17f8:	074f      	lsls	r7, r1, #29
    17fa:	d416      	bmi.n	182a <am_hal_cachectrl_enable+0xbe>
    17fc:	6818      	ldr	r0, [r3, #0]
    17fe:	0746      	lsls	r6, r0, #29
    1800:	d413      	bmi.n	182a <am_hal_cachectrl_enable+0xbe>
    1802:	681e      	ldr	r6, [r3, #0]
    1804:	0770      	lsls	r0, r6, #29
    1806:	d410      	bmi.n	182a <am_hal_cachectrl_enable+0xbe>
    1808:	681f      	ldr	r7, [r3, #0]
    180a:	0779      	lsls	r1, r7, #29
    180c:	d40d      	bmi.n	182a <am_hal_cachectrl_enable+0xbe>
    180e:	6819      	ldr	r1, [r3, #0]
    1810:	074f      	lsls	r7, r1, #29
    1812:	d40a      	bmi.n	182a <am_hal_cachectrl_enable+0xbe>
    1814:	6818      	ldr	r0, [r3, #0]
    1816:	0746      	lsls	r6, r0, #29
    1818:	d407      	bmi.n	182a <am_hal_cachectrl_enable+0xbe>
    181a:	681e      	ldr	r6, [r3, #0]
    181c:	0770      	lsls	r0, r6, #29
    181e:	d404      	bmi.n	182a <am_hal_cachectrl_enable+0xbe>
    1820:	681f      	ldr	r7, [r3, #0]
    1822:	0779      	lsls	r1, r7, #29
    1824:	d401      	bmi.n	182a <am_hal_cachectrl_enable+0xbe>
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;

    //
    // Wait for the cache ready signal.
    //
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    1826:	3a09      	subs	r2, #9
    1828:	d1dd      	bne.n	17e6 <am_hal_cachectrl_enable+0x7a>
    }

    //
    // Manually invalidate the cache (workaround for the issue described above.)
    //
    AM_BFW(CACHECTRL, CACHECTRL, INVALIDATE, 1);
    182a:	4b1a      	ldr	r3, [pc, #104]	; (1894 <am_hal_cachectrl_enable+0x128>)
    182c:	681a      	ldr	r2, [r3, #0]
    182e:	f042 0101 	orr.w	r1, r2, #1
    1832:	6019      	str	r1, [r3, #0]
    1834:	2232      	movs	r2, #50	; 0x32
    //
    // Wait for the cache ready signal again.
    //
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    {
        if (AM_BFM(CACHECTRL, CACHECTRL, CACHE_READY))
    1836:	6818      	ldr	r0, [r3, #0]
    1838:	0740      	lsls	r0, r0, #29
    183a:	d41e      	bmi.n	187a <am_hal_cachectrl_enable+0x10e>
    183c:	681e      	ldr	r6, [r3, #0]
    183e:	0771      	lsls	r1, r6, #29
    1840:	f102 32ff 	add.w	r2, r2, #4294967295
    1844:	d419      	bmi.n	187a <am_hal_cachectrl_enable+0x10e>
    1846:	681f      	ldr	r7, [r3, #0]
    1848:	077f      	lsls	r7, r7, #29
    184a:	d416      	bmi.n	187a <am_hal_cachectrl_enable+0x10e>
    184c:	6819      	ldr	r1, [r3, #0]
    184e:	074e      	lsls	r6, r1, #29
    1850:	d413      	bmi.n	187a <am_hal_cachectrl_enable+0x10e>
    1852:	6818      	ldr	r0, [r3, #0]
    1854:	0740      	lsls	r0, r0, #29
    1856:	d410      	bmi.n	187a <am_hal_cachectrl_enable+0x10e>
    1858:	681e      	ldr	r6, [r3, #0]
    185a:	0771      	lsls	r1, r6, #29
    185c:	d40d      	bmi.n	187a <am_hal_cachectrl_enable+0x10e>
    185e:	681f      	ldr	r7, [r3, #0]
    1860:	077f      	lsls	r7, r7, #29
    1862:	d40a      	bmi.n	187a <am_hal_cachectrl_enable+0x10e>
    1864:	6819      	ldr	r1, [r3, #0]
    1866:	074e      	lsls	r6, r1, #29
    1868:	d407      	bmi.n	187a <am_hal_cachectrl_enable+0x10e>
    186a:	6818      	ldr	r0, [r3, #0]
    186c:	0740      	lsls	r0, r0, #29
    186e:	d404      	bmi.n	187a <am_hal_cachectrl_enable+0x10e>
    1870:	681e      	ldr	r6, [r3, #0]
    1872:	0771      	lsls	r1, r6, #29
    1874:	d401      	bmi.n	187a <am_hal_cachectrl_enable+0x10e>
    AM_BFW(CACHECTRL, CACHECTRL, INVALIDATE, 1);

    //
    // Wait for the cache ready signal again.
    //
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    1876:	3a09      	subs	r2, #9
    1878:	d1dd      	bne.n	1836 <am_hal_cachectrl_enable+0xca>

    //
    // Now that the cache is running, and correctly marked invalid, we can OR in
    // the ICACHE and DCACHE settings.
    //
    ui32ConfigValue |= (AM_REG_CACHECTRL_CACHECFG_ICACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x1) >> 0 )   |
    187a:	7964      	ldrb	r4, [r4, #5]
                        AM_REG_CACHECTRL_CACHECFG_DCACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x2) >> 1 ) );

    //
    // Write the final configuration settings to the CACHECTRL register.
    //
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    187c:	4f04      	ldr	r7, [pc, #16]	; (1890 <am_hal_cachectrl_enable+0x124>)

    //
    // Now that the cache is running, and correctly marked invalid, we can OR in
    // the ICACHE and DCACHE settings.
    //
    ui32ConfigValue |= (AM_REG_CACHECTRL_CACHECFG_ICACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x1) >> 0 )   |
    187e:	0223      	lsls	r3, r4, #8
    1880:	f403 7100 	and.w	r1, r3, #512	; 0x200
    1884:	f403 7280 	and.w	r2, r3, #256	; 0x100
    1888:	4311      	orrs	r1, r2
    188a:	4329      	orrs	r1, r5
                        AM_REG_CACHECTRL_CACHECFG_DCACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x2) >> 1 ) );

    //
    // Write the final configuration settings to the CACHECTRL register.
    //
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    188c:	6039      	str	r1, [r7, #0]
    188e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1890:	40018000 	.word	0x40018000
    1894:	40018008 	.word	0x40018008

00001898 <am_hal_clkgen_sysclk_select>:
//! @return None.
//
//*****************************************************************************
void
am_hal_clkgen_sysclk_select(uint32_t ui32ClockSetting)
{
    1898:	b510      	push	{r4, lr}
    am_hal_debug_assert_msg(ui32ClockSetting == AM_HAL_CLKGEN_SYSCLK_48MHZ,
    189a:	4604      	mov	r4, r0
    189c:	b120      	cbz	r0, 18a8 <am_hal_clkgen_sysclk_select+0x10>
    189e:	4a06      	ldr	r2, [pc, #24]	; (18b8 <am_hal_clkgen_sysclk_select+0x20>)
    18a0:	4806      	ldr	r0, [pc, #24]	; (18bc <am_hal_clkgen_sysclk_select+0x24>)
    18a2:	2150      	movs	r1, #80	; 0x50
    18a4:	f000 f91a 	bl	1adc <am_hal_debug_error>
        "am_hal_clkgen_sysclk_select(): invalid clock setting.");

    //
    // Unlock the clock control register.
    //
    AM_REG(CLKGEN, CLKKEY) = AM_REG_CLKGEN_CLKKEY_KEYVAL;
    18a8:	4b05      	ldr	r3, [pc, #20]	; (18c0 <am_hal_clkgen_sysclk_select+0x28>)

    //
    // Set the HFRC divisor to the user-selected value.
    //
    AM_REG(CLKGEN, CCTRL) = ui32ClockSetting;
    18aa:	4906      	ldr	r1, [pc, #24]	; (18c4 <am_hal_clkgen_sysclk_select+0x2c>)
        "am_hal_clkgen_sysclk_select(): invalid clock setting.");

    //
    // Unlock the clock control register.
    //
    AM_REG(CLKGEN, CLKKEY) = AM_REG_CLKGEN_CLKKEY_KEYVAL;
    18ac:	2047      	movs	r0, #71	; 0x47
    AM_REG(CLKGEN, CCTRL) = ui32ClockSetting;

    //
    // Lock the clock configuration registers.
    //
    AM_REG(CLKGEN, CLKKEY) = 0;
    18ae:	2200      	movs	r2, #0
        "am_hal_clkgen_sysclk_select(): invalid clock setting.");

    //
    // Unlock the clock control register.
    //
    AM_REG(CLKGEN, CLKKEY) = AM_REG_CLKGEN_CLKKEY_KEYVAL;
    18b0:	6018      	str	r0, [r3, #0]

    //
    // Set the HFRC divisor to the user-selected value.
    //
    AM_REG(CLKGEN, CCTRL) = ui32ClockSetting;
    18b2:	600c      	str	r4, [r1, #0]

    //
    // Lock the clock configuration registers.
    //
    AM_REG(CLKGEN, CLKKEY) = 0;
    18b4:	601a      	str	r2, [r3, #0]
    18b6:	bd10      	pop	{r4, pc}
    18b8:	00002250 	.word	0x00002250
    18bc:	00002288 	.word	0x00002288
    18c0:	40004014 	.word	0x40004014
    18c4:	40004018 	.word	0x40004018

000018c8 <am_hal_clkgen_sysclk_get>:
    uint32_t ui32ClockSetting;

    //
    // Read the value of the clock divider.
    //
    ui32ClockSetting = AM_REG(CLKGEN, CCTRL) & AM_REG_CLKGEN_CCTRL_CORESEL_M;
    18c8:	4b04      	ldr	r3, [pc, #16]	; (18dc <am_hal_clkgen_sysclk_get+0x14>)

    switch ( ui32ClockSetting )
    {
        case AM_REG_CLKGEN_CCTRL_CORESEL_HFRC:
            return 48000000;
    18ca:	4905      	ldr	r1, [pc, #20]	; (18e0 <am_hal_clkgen_sysclk_get+0x18>)
    uint32_t ui32ClockSetting;

    //
    // Read the value of the clock divider.
    //
    ui32ClockSetting = AM_REG(CLKGEN, CCTRL) & AM_REG_CLKGEN_CCTRL_CORESEL_M;
    18cc:	681a      	ldr	r2, [r3, #0]

    switch ( ui32ClockSetting )
    {
        case AM_REG_CLKGEN_CCTRL_CORESEL_HFRC:
            return 48000000;
    18ce:	4805      	ldr	r0, [pc, #20]	; (18e4 <am_hal_clkgen_sysclk_get+0x1c>)
    //
    // Read the value of the clock divider.
    //
    ui32ClockSetting = AM_REG(CLKGEN, CCTRL) & AM_REG_CLKGEN_CCTRL_CORESEL_M;

    switch ( ui32ClockSetting )
    18d0:	f012 0f01 	tst.w	r2, #1
        case AM_REG_CLKGEN_CCTRL_CORESEL_HFRC_DIV2:
            return 24000000;
        default:
            return 0xFFFFFFFF;
    }
}
    18d4:	bf08      	it	eq
    18d6:	4608      	moveq	r0, r1
    18d8:	4770      	bx	lr
    18da:	bf00      	nop
    18dc:	40004018 	.word	0x40004018
    18e0:	02dc6c00 	.word	0x02dc6c00
    18e4:	016e3600 	.word	0x016e3600

000018e8 <am_hal_ctimer_config_single>:
//*****************************************************************************
void
am_hal_ctimer_config_single(uint32_t ui32TimerNumber,
                            uint32_t ui32TimerSegment,
                            uint32_t ui32ConfigVal)
{
    18e8:	b410      	push	{r4}
                                  (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN_ASM
    18ea:	f3ef 8310 	mrs	r3, PRIMASK
//*****************************************************************************
void
am_hal_ctimer_config_single(uint32_t ui32TimerNumber,
                            uint32_t ui32TimerSegment,
                            uint32_t ui32ConfigVal)
{
    18ee:	b083      	sub	sp, #12
    uint32_t ui32WriteVal;

    //
    // Find the correct register to write based on the timer number.
    //
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    18f0:	0100      	lsls	r0, r0, #4
    18f2:	4c30      	ldr	r4, [pc, #192]	; (19b4 <am_hal_ctimer_config_single+0xcc>)
                                  (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN_ASM
    18f4:	9301      	str	r3, [sp, #4]
    18f6:	b672      	cpsid	i
    //
    // If we're working with TIMERB, we need to shift our configuration value
    // up by 16 bits.
    //

    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    18f8:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
    AM_CRITICAL_BEGIN_ASM

    //
    // Save the value that's already in the register.
    //
    ui32WriteVal = AM_REGVAL(pui32ConfigReg);
    18fc:	5903      	ldr	r3, [r0, r4]
    //
    // If we're working with TIMERB, we need to shift our configuration value
    // up by 16 bits.
    //

    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    18fe:	d055      	beq.n	19ac <am_hal_ctimer_config_single+0xc4>

    //
    // Replace part of the saved register value with the configuration value
    // from the caller.
    //
    ui32WriteVal = (ui32WriteVal & ~(ui32TimerSegment)) | ui32ConfigVal;
    1900:	ea23 0301 	bic.w	r3, r3, r1
    1904:	431a      	orrs	r2, r3

    //
    // If we're configuring both timers, we need to set the "link" bit.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_BOTH )
    1906:	3101      	adds	r1, #1
    {
        ui32WriteVal |= AM_HAL_CTIMER_LINK;
    1908:	bf08      	it	eq
    190a:	f042 4200 	orreq.w	r2, r2, #2147483648	; 0x80000000
    }

    //
    // Write our completed configuration value.
    //
    AM_REGVAL(pui32ConfigReg) = ui32WriteVal;
    190e:	5102      	str	r2, [r0, r4]
    uint32_t ui32TimerASrc, ui32CtimerNum;

    //
    // Check STimer to see if it is using HFRC.
    //
    ui32TimerASrc = AM_BFR(CTIMER, STCFG, CLKSEL);
    1910:	4a29      	ldr	r2, [pc, #164]	; (19b8 <am_hal_ctimer_config_single+0xd0>)
    1912:	6810      	ldr	r0, [r2, #0]
    if ( (ui32TimerASrc == AM_REG_CTIMER_STCFG_CLKSEL_HFRC_DIV16)   ||
    1914:	f000 0c0f 	and.w	ip, r0, #15
    1918:	f10c 34ff 	add.w	r4, ip, #4294967295
    191c:	2c01      	cmp	r4, #1
    191e:	d93f      	bls.n	19a0 <am_hal_ctimer_config_single+0xb8>
    //
    // Determine if this timer is using HFRC as the clock source.
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
    1920:	4b24      	ldr	r3, [pc, #144]	; (19b4 <am_hal_ctimer_config_single+0xcc>)
    1922:	6819      	ldr	r1, [r3, #0]
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    1924:	f3c1 0244 	ubfx	r2, r1, #1, #5
    1928:	1e50      	subs	r0, r2, #1
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    192a:	f3c1 4c44 	ubfx	ip, r1, #17, #5
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    192e:	2804      	cmp	r0, #4
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    1930:	f10c 34ff 	add.w	r4, ip, #4294967295
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    1934:	d934      	bls.n	19a0 <am_hal_ctimer_config_single+0xb8>
                            AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4)))  ||
    1936:	2c04      	cmp	r4, #4
    1938:	d932      	bls.n	19a0 <am_hal_ctimer_config_single+0xb8>
    //
    // Determine if this timer is using HFRC as the clock source.
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
    193a:	4b20      	ldr	r3, [pc, #128]	; (19bc <am_hal_ctimer_config_single+0xd4>)
    193c:	6819      	ldr	r1, [r3, #0]
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    193e:	f3c1 0244 	ubfx	r2, r1, #1, #5
    1942:	1e50      	subs	r0, r2, #1
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    1944:	f3c1 4c44 	ubfx	ip, r1, #17, #5
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    1948:	2804      	cmp	r0, #4
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    194a:	f10c 34ff 	add.w	r4, ip, #4294967295
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    194e:	d927      	bls.n	19a0 <am_hal_ctimer_config_single+0xb8>
                            AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4)))  ||
    1950:	2c04      	cmp	r4, #4
    1952:	d925      	bls.n	19a0 <am_hal_ctimer_config_single+0xb8>
    //
    // Determine if this timer is using HFRC as the clock source.
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
    1954:	4b1a      	ldr	r3, [pc, #104]	; (19c0 <am_hal_ctimer_config_single+0xd8>)
    1956:	6819      	ldr	r1, [r3, #0]
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    1958:	f3c1 0244 	ubfx	r2, r1, #1, #5
    195c:	1e50      	subs	r0, r2, #1
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    195e:	f3c1 4c44 	ubfx	ip, r1, #17, #5
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    1962:	2804      	cmp	r0, #4
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    1964:	f10c 34ff 	add.w	r4, ip, #4294967295
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    1968:	d91a      	bls.n	19a0 <am_hal_ctimer_config_single+0xb8>
                            AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4)))  ||
    196a:	2c04      	cmp	r4, #4
    196c:	d918      	bls.n	19a0 <am_hal_ctimer_config_single+0xb8>
    //
    // Determine if this timer is using HFRC as the clock source.
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
    196e:	4b15      	ldr	r3, [pc, #84]	; (19c4 <am_hal_ctimer_config_single+0xdc>)
    1970:	6819      	ldr	r1, [r3, #0]
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    1972:	f3c1 0244 	ubfx	r2, r1, #1, #5
    1976:	1e50      	subs	r0, r2, #1
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    1978:	f3c1 4c44 	ubfx	ip, r1, #17, #5
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    197c:	2804      	cmp	r0, #4
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    197e:	f10c 34ff 	add.w	r4, ip, #4294967295
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    1982:	d90d      	bls.n	19a0 <am_hal_ctimer_config_single+0xb8>
                            AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4)))  ||
    1984:	2c04      	cmp	r4, #4
    1986:	d90b      	bls.n	19a0 <am_hal_ctimer_config_single+0xb8>
    {
        AM_BFW(PWRCTRL, MISCOPT, DIS_LDOLPMODE_TIMERS, 0);
    }
    else
    {
        AM_BFW(PWRCTRL, MISCOPT, DIS_LDOLPMODE_TIMERS, 1);
    1988:	490f      	ldr	r1, [pc, #60]	; (19c8 <am_hal_ctimer_config_single+0xe0>)
    198a:	680b      	ldr	r3, [r1, #0]
    198c:	f043 0204 	orr.w	r2, r3, #4
    1990:	600a      	str	r2, [r1, #0]
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    1992:	9b01      	ldr	r3, [sp, #4]
    1994:	f383 8810 	msr	PRIMASK, r3

} // am_hal_ctimer_config_single()
    1998:	b003      	add	sp, #12
    199a:	f85d 4b04 	ldr.w	r4, [sp], #4
    199e:	4770      	bx	lr
    //
    // If all of the clock sources are not HRFC disable LDO when sleeping if timers are enabled.
    //
    if ( timers_use_hfrc() )
    {
        AM_BFW(PWRCTRL, MISCOPT, DIS_LDOLPMODE_TIMERS, 0);
    19a0:	4809      	ldr	r0, [pc, #36]	; (19c8 <am_hal_ctimer_config_single+0xe0>)
    19a2:	6804      	ldr	r4, [r0, #0]
    19a4:	f024 0104 	bic.w	r1, r4, #4
    19a8:	6001      	str	r1, [r0, #0]
    19aa:	e7f2      	b.n	1992 <am_hal_ctimer_config_single+0xaa>

    //
    // Replace part of the saved register value with the configuration value
    // from the caller.
    //
    ui32WriteVal = (ui32WriteVal & ~(ui32TimerSegment)) | ui32ConfigVal;
    19ac:	b299      	uxth	r1, r3
    19ae:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
    19b2:	e7ac      	b.n	190e <am_hal_ctimer_config_single+0x26>
    19b4:	4000800c 	.word	0x4000800c
    19b8:	40008100 	.word	0x40008100
    19bc:	4000801c 	.word	0x4000801c
    19c0:	4000802c 	.word	0x4000802c
    19c4:	4000803c 	.word	0x4000803c
    19c8:	40021020 	.word	0x40021020

000019cc <am_hal_ctimer_start>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_start(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    19cc:	b410      	push	{r4}
                                  (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN_ASM
    19ce:	f3ef 8310 	mrs	r3, PRIMASK
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_start(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    19d2:	b083      	sub	sp, #12
    uint32_t ui32ConfigVal;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    19d4:	0100      	lsls	r0, r0, #4
    19d6:	4a09      	ldr	r2, [pc, #36]	; (19fc <am_hal_ctimer_start+0x30>)
                                  (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN_ASM
    19d8:	9301      	str	r3, [sp, #4]
    19da:	b672      	cpsid	i

    //
    // Read the current value.
    //
    ui32ConfigVal = *pui32ConfigReg;
    19dc:	5883      	ldr	r3, [r0, r2]

    //
    // Clear out the "clear" bit.
    //
    ui32ConfigVal &= ~(ui32TimerSegment & (AM_REG_CTIMER_CTRL0_TMRA0CLR_M |
    19de:	f001 2408 	and.w	r4, r1, #134219776	; 0x8000800
    19e2:	ea23 0304 	bic.w	r3, r3, r4
                                           AM_REG_CTIMER_CTRL0_TMRB0CLR_M));

    //
    // Set the "enable bit"
    //
    ui32ConfigVal |= (ui32TimerSegment & (AM_REG_CTIMER_CTRL0_TMRA0EN_M |
    19e6:	f001 1101 	and.w	r1, r1, #65537	; 0x10001
    19ea:	4319      	orrs	r1, r3
                                          AM_REG_CTIMER_CTRL0_TMRB0EN_M));

    //
    // Write the value back to the register.
    //
    AM_REGVAL(pui32ConfigReg) = ui32ConfigVal;
    19ec:	5081      	str	r1, [r0, r2]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    19ee:	9801      	ldr	r0, [sp, #4]
    19f0:	f380 8810 	msr	PRIMASK, r0
} // am_hal_ctimer_start()
    19f4:	b003      	add	sp, #12
    19f6:	f85d 4b04 	ldr.w	r4, [sp], #4
    19fa:	4770      	bx	lr
    19fc:	4000800c 	.word	0x4000800c

00001a00 <am_hal_ctimer_clear>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_clear(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    1a00:	b082      	sub	sp, #8
                                  (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1a02:	f3ef 8310 	mrs	r3, PRIMASK
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    1a06:	0100      	lsls	r0, r0, #4
    1a08:	4a06      	ldr	r2, [pc, #24]	; (1a24 <am_hal_ctimer_clear+0x24>)
                                  (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1a0a:	9301      	str	r3, [sp, #4]
    1a0c:	b672      	cpsid	i

    //
    // Set the "clear" bit
    //
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
    1a0e:	5883      	ldr	r3, [r0, r2]
    1a10:	f001 2108 	and.w	r1, r1, #134219776	; 0x8000800
    1a14:	4319      	orrs	r1, r3
    1a16:	5081      	str	r1, [r0, r2]
                                   AM_REG_CTIMER_CTRL0_TMRB0CLR_M));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    1a18:	9801      	ldr	r0, [sp, #4]
    1a1a:	f380 8810 	msr	PRIMASK, r0
} // am_hal_ctimer_clear()
    1a1e:	b002      	add	sp, #8
    1a20:	4770      	bx	lr
    1a22:	bf00      	nop
    1a24:	4000800c 	.word	0x4000800c

00001a28 <am_hal_ctimer_period_set>:
//
//*****************************************************************************
void
am_hal_ctimer_period_set(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment,
                         uint32_t ui32Period, uint32_t ui32OnTime)
{
    1a28:	b4f0      	push	{r4, r5, r6, r7}
                                    (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1a2a:	f3ef 8410 	mrs	r4, PRIMASK
//
//*****************************************************************************
void
am_hal_ctimer_period_set(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment,
                         uint32_t ui32Period, uint32_t ui32OnTime)
{
    1a2e:	b082      	sub	sp, #8
    //
    // Find the correct control register to pull the function select field
    // from.
    //
    pui32ControlReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
                                   (ui32TimerNumber * TIMER_OFFSET));
    1a30:	0100      	lsls	r0, r0, #4

    //
    // Find the correct control register to pull the function select field
    // from.
    //
    pui32ControlReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    1a32:	4d1c      	ldr	r5, [pc, #112]	; (1aa4 <am_hal_ctimer_period_set+0x7c>)
                                    (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1a34:	9401      	str	r4, [sp, #4]
                                   (ui32TimerNumber * TIMER_OFFSET));

    //
    // Find the correct compare registers to write.
    //
    pui32CompareRegA = (uint32_t *)(AM_REG_CTIMERn(0) +
    1a36:	4e1c      	ldr	r6, [pc, #112]	; (1aa8 <am_hal_ctimer_period_set+0x80>)
                                    AM_REG_CTIMER_CMPRA0_O +
                                    (ui32TimerNumber * TIMER_OFFSET));

    pui32CompareRegB = (uint32_t *)(AM_REG_CTIMERn(0) +
    1a38:	4f1c      	ldr	r7, [pc, #112]	; (1aac <am_hal_ctimer_period_set+0x84>)
                                    (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1a3a:	b672      	cpsid	i
    //
    // Extract the timer mode from the register based on the ui32TimerSegment
    // selected by the user.
    //
    ui32Mode = *pui32ControlReg;
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    1a3c:	f511 3f80 	cmn.w	r1, #65536	; 0x10000

    //
    // Extract the timer mode from the register based on the ui32TimerSegment
    // selected by the user.
    //
    ui32Mode = *pui32ControlReg;
    1a40:	5944      	ldr	r4, [r0, r5]
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    1a42:	d01a      	beq.n	1a7a <am_hal_ctimer_period_set+0x52>

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    1a44:	f404 75c0 	and.w	r5, r4, #384	; 0x180
    1a48:	2d80      	cmp	r5, #128	; 0x80
    1a4a:	d01b      	beq.n	1a84 <am_hal_ctimer_period_set+0x5c>

    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    1a4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1a50:	2500      	movs	r5, #0
    1a52:	4299      	cmp	r1, r3
        ui32Comp1 = ui32Period;
    }
    else
    {
        ui32Comp0 = ui32Period;
        ui32Comp1 = 0;
    1a54:	462c      	mov	r4, r5

    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    1a56:	d01c      	beq.n	1a92 <am_hal_ctimer_period_set+0x6a>
        // For timer A, write the values to the TIMERA compare register.
        //
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
                             AM_REG_CTIMER_CMPRA0_CMPR1A0(ui32Comp1));
    }
    else if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    1a58:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
    1a5c:	d01e      	beq.n	1a9c <am_hal_ctimer_period_set+0x74>
        // register.
        //
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
                             AM_REG_CTIMER_CMPRA0_CMPR1A0(ui32Comp1));

        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0 >> 16) |
    1a5e:	0c21      	lsrs	r1, r4, #16
    1a60:	040c      	lsls	r4, r1, #16
        //
        // For the linked case, write the lower halves of the values to the
        // TIMERA compare register, and the upper halves to the TIMERB compare
        // register.
        //
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    1a62:	b291      	uxth	r1, r2
    1a64:	430d      	orrs	r5, r1
                             AM_REG_CTIMER_CMPRA0_CMPR1A0(ui32Comp1));

        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0 >> 16) |
    1a66:	ea44 4212 	orr.w	r2, r4, r2, lsr #16
        //
        // For the linked case, write the lower halves of the values to the
        // TIMERA compare register, and the upper halves to the TIMERB compare
        // register.
        //
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    1a6a:	5185      	str	r5, [r0, r6]
                             AM_REG_CTIMER_CMPRA0_CMPR1A0(ui32Comp1));

        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0 >> 16) |
    1a6c:	51c2      	str	r2, [r0, r7]
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    1a6e:	9801      	ldr	r0, [sp, #4]
    1a70:	f380 8810 	msr	PRIMASK, r0
} // am_hal_ctimer_period_set()
    1a74:	b002      	add	sp, #8
    1a76:	bcf0      	pop	{r4, r5, r6, r7}
    1a78:	4770      	bx	lr

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    1a7a:	0c25      	lsrs	r5, r4, #16
    1a7c:	f405 74c0 	and.w	r4, r5, #384	; 0x180
    1a80:	2c80      	cmp	r4, #128	; 0x80
    1a82:	d10a      	bne.n	1a9a <am_hal_ctimer_period_set+0x72>
    1a84:	0415      	lsls	r5, r2, #16
        ui32Mode == AM_HAL_CTIMER_FN_PWM_REPEAT)
    {
        ui32Comp0 = ui32Period - ui32OnTime;
        ui32Comp1 = ui32Period;
    1a86:	4614      	mov	r4, r2
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
        ui32Mode == AM_HAL_CTIMER_FN_PWM_REPEAT)
    {
        ui32Comp0 = ui32Period - ui32OnTime;
    1a88:	1ad2      	subs	r2, r2, r3

    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    1a8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1a8e:	4299      	cmp	r1, r3
    1a90:	d1e2      	bne.n	1a58 <am_hal_ctimer_period_set+0x30>
    {
        //
        // For timer A, write the values to the TIMERA compare register.
        //
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    1a92:	b297      	uxth	r7, r2
    1a94:	433d      	orrs	r5, r7
    1a96:	5185      	str	r5, [r0, r6]
    1a98:	e7e9      	b.n	1a6e <am_hal_ctimer_period_set+0x46>

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    1a9a:	2500      	movs	r5, #0
    else if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    {
        //
        // For timer B, write the values to the TIMERA compare register.
        //
        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    1a9c:	b296      	uxth	r6, r2
    1a9e:	4335      	orrs	r5, r6
    1aa0:	51c5      	str	r5, [r0, r7]
    1aa2:	e7e4      	b.n	1a6e <am_hal_ctimer_period_set+0x46>
    1aa4:	4000800c 	.word	0x4000800c
    1aa8:	40008004 	.word	0x40008004
    1aac:	40008008 	.word	0x40008008

00001ab0 <am_hal_ctimer_int_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_enable(uint32_t ui32Interrupt)
{
    1ab0:	b082      	sub	sp, #8
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1ab2:	f3ef 8310 	mrs	r3, PRIMASK
    1ab6:	9301      	str	r3, [sp, #4]
    1ab8:	b672      	cpsid	i

    //
    // Enable the interrupt at the module level.
    //
    AM_REGn(CTIMER, 0, INTEN) |= ui32Interrupt;
    1aba:	4904      	ldr	r1, [pc, #16]	; (1acc <am_hal_ctimer_int_enable+0x1c>)
    1abc:	680a      	ldr	r2, [r1, #0]
    1abe:	4310      	orrs	r0, r2
    1ac0:	6008      	str	r0, [r1, #0]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    1ac2:	9801      	ldr	r0, [sp, #4]
    1ac4:	f380 8810 	msr	PRIMASK, r0
} // am_hal_ctimer_int_enable()
    1ac8:	b002      	add	sp, #8
    1aca:	4770      	bx	lr
    1acc:	40008200 	.word	0x40008200

00001ad0 <am_hal_ctimer_int_clear>:
am_hal_ctimer_int_clear(uint32_t ui32Interrupt)
{
    //
    // Disable the interrupt at the module level.
    //
    AM_REGn(CTIMER, 0, INTCLR) = ui32Interrupt;
    1ad0:	4b01      	ldr	r3, [pc, #4]	; (1ad8 <am_hal_ctimer_int_clear+0x8>)
    1ad2:	6018      	str	r0, [r3, #0]
    1ad4:	4770      	bx	lr
    1ad6:	bf00      	nop
    1ad8:	40008208 	.word	0x40008208

00001adc <am_hal_debug_error>:
__weak void
#else
void __attribute__((weak))
#endif
am_hal_debug_error(const char *pcFile, uint32_t ui32Line, const char *pcMessage)
{
    1adc:	e7fe      	b.n	1adc <am_hal_debug_error>
    1ade:	bf00      	nop

00001ae0 <am_hal_flash_load_ui32>:
//
//*****************************************************************************
uint32_t
am_hal_flash_load_ui32(uint32_t ui32Address)
{
    return g_am_hal_flash.flash_util_read_word((uint32_t*)ui32Address);
    1ae0:	4b01      	ldr	r3, [pc, #4]	; (1ae8 <am_hal_flash_load_ui32+0x8>)
    1ae2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    1ae4:	4708      	bx	r1
    1ae6:	bf00      	nop
    1ae8:	10001028 	.word	0x10001028

00001aec <am_hal_flash_delay>:
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1aec:	4b01      	ldr	r3, [pc, #4]	; (1af4 <am_hal_flash_delay+0x8>)
    1aee:	6b59      	ldr	r1, [r3, #52]	; 0x34
    1af0:	4708      	bx	r1
    1af2:	bf00      	nop
    1af4:	10001028 	.word	0x10001028

00001af8 <am_hal_interrupt_enable>:
am_hal_interrupt_enable(uint32_t ui32Interrupt)
{
    //
    // Check to see what type of interrupt this is.
    //
    if ( ui32Interrupt > 15 )
    1af8:	280f      	cmp	r0, #15
    1afa:	d80b      	bhi.n	1b14 <am_hal_interrupt_enable+0x1c>
    {
        //
        // If this is an ARM internal interrupt number, route it to the
        // appropriate enable register.
        //
        switch(ui32Interrupt)
    1afc:	2805      	cmp	r0, #5
    1afe:	d013      	beq.n	1b28 <am_hal_interrupt_enable+0x30>
    1b00:	2806      	cmp	r0, #6
    1b02:	d017      	beq.n	1b34 <am_hal_interrupt_enable+0x3c>
    1b04:	2804      	cmp	r0, #4
    1b06:	d104      	bne.n	1b12 <am_hal_interrupt_enable+0x1a>
            case AM_HAL_INTERRUPT_USAGEFAULT:
                AM_BFW(SYSCTRL, SHCSR, USAGEFAULTENA, 1);
            break;

            case AM_HAL_INTERRUPT_MPUFAULT:
                AM_BFW(SYSCTRL, SHCSR, MEMFAULTENA, 1);
    1b08:	4a0d      	ldr	r2, [pc, #52]	; (1b40 <am_hal_interrupt_enable+0x48>)
    1b0a:	6813      	ldr	r3, [r2, #0]
    1b0c:	f443 3080 	orr.w	r0, r3, #65536	; 0x10000
    1b10:	6010      	str	r0, [r2, #0]
    1b12:	4770      	bx	lr
    {
        //
        // If this ISR number corresponds to a "normal" peripheral interrupt,
        // enable it using the NVIC register.
        //
        AM_REG(NVIC, ISER0) = 0x1 << ((ui32Interrupt - 16) & 0x1F);
    1b14:	f1a0 0310 	sub.w	r3, r0, #16
    1b18:	f003 0c1f 	and.w	ip, r3, #31
    1b1c:	2001      	movs	r0, #1
    1b1e:	4909      	ldr	r1, [pc, #36]	; (1b44 <am_hal_interrupt_enable+0x4c>)
    1b20:	fa00 f20c 	lsl.w	r2, r0, ip
    1b24:	600a      	str	r2, [r1, #0]
    1b26:	4770      	bx	lr
        // appropriate enable register.
        //
        switch(ui32Interrupt)
        {
            case AM_HAL_INTERRUPT_BUSFAULT:
                AM_BFW(SYSCTRL, SHCSR, BUSFAULTENA, 1);
    1b28:	4805      	ldr	r0, [pc, #20]	; (1b40 <am_hal_interrupt_enable+0x48>)
    1b2a:	6801      	ldr	r1, [r0, #0]
    1b2c:	f441 3200 	orr.w	r2, r1, #131072	; 0x20000
    1b30:	6002      	str	r2, [r0, #0]
            break;
    1b32:	4770      	bx	lr

            case AM_HAL_INTERRUPT_USAGEFAULT:
                AM_BFW(SYSCTRL, SHCSR, USAGEFAULTENA, 1);
    1b34:	4902      	ldr	r1, [pc, #8]	; (1b40 <am_hal_interrupt_enable+0x48>)
    1b36:	680a      	ldr	r2, [r1, #0]
    1b38:	f442 2380 	orr.w	r3, r2, #262144	; 0x40000
    1b3c:	600b      	str	r3, [r1, #0]
            break;
    1b3e:	4770      	bx	lr
    1b40:	e000ed24 	.word	0xe000ed24
    1b44:	e000e100 	.word	0xe000e100

00001b48 <am_hal_interrupt_master_enable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_enable(void)
{
    __asm("    mrs     r0, PRIMASK");
    1b48:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsie i");
    1b4c:	b662      	cpsie	i
    __asm("    bx lr");
    1b4e:	4770      	bx	lr

00001b50 <am_hal_interrupt_master_disable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
    1b50:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
    1b54:	b672      	cpsid	i
    __asm("    bx lr");
    1b56:	4770      	bx	lr

00001b58 <am_hal_interrupt_master_set>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
    1b58:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
    1b5c:	4770      	bx	lr
    1b5e:	bf00      	nop

00001b60 <am_hal_itm_enable>:
//
//*****************************************************************************
void
am_hal_itm_enable(void)
{
    if (g_ui32HALflags & AM_HAL_FLAGS_ITMSKIPENABLEDISABLE_M)
    1b60:	4b0d      	ldr	r3, [pc, #52]	; (1b98 <am_hal_itm_enable+0x38>)
    1b62:	6818      	ldr	r0, [r3, #0]
    1b64:	07c2      	lsls	r2, r0, #31
    1b66:	d416      	bmi.n	1b96 <am_hal_itm_enable+0x36>

    //
    // To be able to access ITM registers, set the Trace Enable bit
    // in the Debug Exception and Monitor Control Register (DEMCR).
    //
    AM_REG(SYSCTRL, DEMCR) |= AM_REG_SYSCTRL_DEMCR_TRCENA(1);
    1b68:	4a0c      	ldr	r2, [pc, #48]	; (1b9c <am_hal_itm_enable+0x3c>)
    1b6a:	6811      	ldr	r1, [r2, #0]
    1b6c:	f041 7380 	orr.w	r3, r1, #16777216	; 0x1000000
    1b70:	6013      	str	r3, [r2, #0]
    while ( !(AM_REG(SYSCTRL, DEMCR) & AM_REG_SYSCTRL_DEMCR_TRCENA(1)) );
    1b72:	6810      	ldr	r0, [r2, #0]
    1b74:	01c3      	lsls	r3, r0, #7
    1b76:	d5fc      	bpl.n	1b72 <am_hal_itm_enable+0x12>
//! @return None.
//
//*****************************************************************************
void
am_hal_itm_enable(void)
{
    1b78:	b430      	push	{r4, r5}
    while ( !(AM_REG(SYSCTRL, DEMCR) & AM_REG_SYSCTRL_DEMCR_TRCENA(1)) );

    //
    // Write the key to the ITM Lock Access register to unlock the ITM_TCR.
    //
    AM_REGVAL(AM_REG_ITM_LOCKAREG_O) = AM_REG_ITM_LOCKAREG_KEYVAL;
    1b7a:	4809      	ldr	r0, [pc, #36]	; (1ba0 <am_hal_itm_enable+0x40>)

    //
    // Set the enable bits in the ITM trace enable register, and the ITM
    // control registers to enable trace data output.
    //
    AM_REGVAL(AM_REG_ITM_TPR_O) = 0x0000000f;
    1b7c:	4c09      	ldr	r4, [pc, #36]	; (1ba4 <am_hal_itm_enable+0x44>)
    while ( !(AM_REG(SYSCTRL, DEMCR) & AM_REG_SYSCTRL_DEMCR_TRCENA(1)) );

    //
    // Write the key to the ITM Lock Access register to unlock the ITM_TCR.
    //
    AM_REGVAL(AM_REG_ITM_LOCKAREG_O) = AM_REG_ITM_LOCKAREG_KEYVAL;
    1b7e:	4d0a      	ldr	r5, [pc, #40]	; (1ba8 <am_hal_itm_enable+0x48>)
    1b80:	6005      	str	r5, [r0, #0]

    //
    // Set the enable bits in the ITM trace enable register, and the ITM
    // control registers to enable trace data output.
    //
    AM_REGVAL(AM_REG_ITM_TPR_O) = 0x0000000f;
    1b82:	250f      	movs	r5, #15
    1b84:	6025      	str	r5, [r4, #0]
        AM_WRITE_SM(AM_REG_ITM_TCR_DWT_ENABLE, 0)     |
        AM_WRITE_SM(AM_REG_ITM_TCR_SYNC_ENABLE, 0)    |
        AM_WRITE_SM(AM_REG_ITM_TCR_TS_ENABLE, 0)      |
        AM_WRITE_SM(AM_REG_ITM_TCR_ITM_ENABLE, 1);

}
    1b86:	bc30      	pop	{r4, r5}
    //
    // Set the enable bits in the ITM trace enable register, and the ITM
    // control registers to enable trace data output.
    //
    AM_REGVAL(AM_REG_ITM_TPR_O) = 0x0000000f;
    AM_REGVAL(AM_REG_ITM_TER_O) = 0xffffffff;
    1b88:	4908      	ldr	r1, [pc, #32]	; (1bac <am_hal_itm_enable+0x4c>)

    //
    // Write to the ITM control and status register.
    //
    AM_REGVAL(AM_REG_ITM_TCR_O) =
    1b8a:	4b09      	ldr	r3, [pc, #36]	; (1bb0 <am_hal_itm_enable+0x50>)
    1b8c:	4a09      	ldr	r2, [pc, #36]	; (1bb4 <am_hal_itm_enable+0x54>)
    //
    // Set the enable bits in the ITM trace enable register, and the ITM
    // control registers to enable trace data output.
    //
    AM_REGVAL(AM_REG_ITM_TPR_O) = 0x0000000f;
    AM_REGVAL(AM_REG_ITM_TER_O) = 0xffffffff;
    1b8e:	f04f 30ff 	mov.w	r0, #4294967295
    1b92:	6008      	str	r0, [r1, #0]

    //
    // Write to the ITM control and status register.
    //
    AM_REGVAL(AM_REG_ITM_TCR_O) =
    1b94:	601a      	str	r2, [r3, #0]
        AM_WRITE_SM(AM_REG_ITM_TCR_DWT_ENABLE, 0)     |
        AM_WRITE_SM(AM_REG_ITM_TCR_SYNC_ENABLE, 0)    |
        AM_WRITE_SM(AM_REG_ITM_TCR_TS_ENABLE, 0)      |
        AM_WRITE_SM(AM_REG_ITM_TCR_ITM_ENABLE, 1);

}
    1b96:	4770      	bx	lr
    1b98:	1000118c 	.word	0x1000118c
    1b9c:	e000edfc 	.word	0xe000edfc
    1ba0:	e0000fb0 	.word	0xe0000fb0
    1ba4:	e0000e40 	.word	0xe0000e40
    1ba8:	c5acce55 	.word	0xc5acce55
    1bac:	e0000e00 	.word	0xe0000e00
    1bb0:	e0000e80 	.word	0xe0000e80
    1bb4:	00150511 	.word	0x00150511

00001bb8 <am_hal_itm_not_busy>:
am_hal_itm_not_busy(void)
{
    //
    // Make sure the ITM/TPIU is not busy.
    //
    while (AM_REG(ITM, TCR) & AM_REG_ITM_TCR_BUSY(1));
    1bb8:	4a03      	ldr	r2, [pc, #12]	; (1bc8 <am_hal_itm_not_busy+0x10>)
    1bba:	6813      	ldr	r3, [r2, #0]
    1bbc:	021b      	lsls	r3, r3, #8
    1bbe:	d4fc      	bmi.n	1bba <am_hal_itm_not_busy+0x2>

    //
    // wait for 50us for the data to flush out
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    1bc0:	f44f 7047 	mov.w	r0, #796	; 0x31c
    1bc4:	f7ff bf92 	b.w	1aec <am_hal_flash_delay>
    1bc8:	e0000e80 	.word	0xe0000e80

00001bcc <am_hal_itm_print>:
    uint32_t ui32Length = 0;

    //
    // Determine the length of the string.
    //
    while (*(pcString + ui32Length))
    1bcc:	7803      	ldrb	r3, [r0, #0]
    1bce:	b1ab      	cbz	r3, 1bfc <am_hal_itm_print+0x30>
    1bd0:	4602      	mov	r2, r0
    1bd2:	2300      	movs	r3, #0
    1bd4:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    {
        ui32Length++;
    1bd8:	3301      	adds	r3, #1
    uint32_t ui32Length = 0;

    //
    // Determine the length of the string.
    //
    while (*(pcString + ui32Length))
    1bda:	2900      	cmp	r1, #0
    1bdc:	d1fa      	bne.n	1bd4 <am_hal_itm_print+0x8>
    ui32StimAddr = (AM_REG_ITM_STIM0_O + (4 * ui32StimReg));

    //
    // Busy waiting until it is available (non-zero means ready)
    //
    while (!AM_REGVAL(ui32StimAddr));
    1bde:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
//! @return None.
//
//*****************************************************************************
void
am_hal_itm_print(char *pcString)
{
    1be2:	b430      	push	{r4, r5}
    1be4:	18c2      	adds	r2, r0, r3
    ui32StimAddr = (AM_REG_ITM_STIM0_O + (4 * ui32StimReg));

    //
    // Busy waiting until it is available (non-zero means ready)
    //
    while (!AM_REGVAL(ui32StimAddr));
    1be6:	4665      	mov	r5, ip
    while (ui32Length)
    {
            //
            // Print string out the ITM.
            //
            am_hal_itm_stimulus_reg_byte_write(0, (uint8_t)*pcString++);
    1be8:	f810 4b01 	ldrb.w	r4, [r0], #1
    ui32StimAddr = (AM_REG_ITM_STIM0_O + (4 * ui32StimReg));

    //
    // Busy waiting until it is available (non-zero means ready)
    //
    while (!AM_REGVAL(ui32StimAddr));
    1bec:	f8dc 3000 	ldr.w	r3, [ip]
    1bf0:	2b00      	cmp	r3, #0
    1bf2:	d0fb      	beq.n	1bec <am_hal_itm_print+0x20>
    }

    //
    // If there is no longer a word left, empty out the remaining characters.
    //
    while (ui32Length)
    1bf4:	4290      	cmp	r0, r2
    while (!AM_REGVAL(ui32StimAddr));

    //
    // Write the register.
    //
    *((volatile uint8_t *) ui32StimAddr) = ui8Value;
    1bf6:	702c      	strb	r4, [r5, #0]
    }

    //
    // If there is no longer a word left, empty out the remaining characters.
    //
    while (ui32Length)
    1bf8:	d1f6      	bne.n	1be8 <am_hal_itm_print+0x1c>
            //
            // Subtract from length.
            //
            ui32Length--;
    }
}
    1bfa:	bc30      	pop	{r4, r5}
    1bfc:	4770      	bx	lr
    1bfe:	bf00      	nop

00001c00 <am_hal_mcuctrl_fault_status>:
    psFault->bSYS = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_SYS_M);

    //
    // Read the DCODE fault capture address register.
    //
    psFault->ui32DCODE = AM_REG(MCUCTRL, DCODEFAULTADDR);
    1c00:	4a0d      	ldr	r2, [pc, #52]	; (1c38 <am_hal_mcuctrl_fault_status+0x38>)
    uint32_t ui32FaultStat;

    //
    // Read the Fault Status Register.
    //
    ui32FaultStat = AM_REG(MCUCTRL, FAULTSTATUS);
    1c02:	4b0e      	ldr	r3, [pc, #56]	; (1c3c <am_hal_mcuctrl_fault_status+0x3c>)
    psFault->ui32DCODE = AM_REG(MCUCTRL, DCODEFAULTADDR);

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);
    1c04:	490e      	ldr	r1, [pc, #56]	; (1c40 <am_hal_mcuctrl_fault_status+0x40>)
    uint32_t ui32FaultStat;

    //
    // Read the Fault Status Register.
    //
    ui32FaultStat = AM_REG(MCUCTRL, FAULTSTATUS);
    1c06:	681b      	ldr	r3, [r3, #0]
//! @return None
//
//*****************************************************************************
void
am_hal_mcuctrl_fault_status(am_hal_mcuctrl_fault_t *psFault)
{
    1c08:	b470      	push	{r4, r5, r6}
    psFault->bSYS = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_SYS_M);

    //
    // Read the DCODE fault capture address register.
    //
    psFault->ui32DCODE = AM_REG(MCUCTRL, DCODEFAULTADDR);
    1c0a:	6814      	ldr	r4, [r2, #0]
    1c0c:	60c4      	str	r4, [r0, #12]

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);
    1c0e:	6809      	ldr	r1, [r1, #0]
    1c10:	6845      	ldr	r5, [r0, #4]

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    1c12:	6944      	ldr	r4, [r0, #20]
    psFault->ui32DCODE = AM_REG(MCUCTRL, DCODEFAULTADDR);

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);
    1c14:	4329      	orrs	r1, r5

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    1c16:	3204      	adds	r2, #4
    psFault->ui32DCODE = AM_REG(MCUCTRL, DCODEFAULTADDR);

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);
    1c18:	6041      	str	r1, [r0, #4]

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    1c1a:	6812      	ldr	r2, [r2, #0]

    //
    // Read the Fault Status Register.
    //
    ui32FaultStat = AM_REG(MCUCTRL, FAULTSTATUS);
    psFault->bICODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_ICODE_M);
    1c1c:	f003 0601 	and.w	r6, r3, #1
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    1c20:	4322      	orrs	r2, r4

    //
    // Read the Fault Status Register.
    //
    ui32FaultStat = AM_REG(MCUCTRL, FAULTSTATUS);
    psFault->bICODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_ICODE_M);
    1c22:	7006      	strb	r6, [r0, #0]
    psFault->bDCODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_DCODE_M);
    1c24:	f3c3 0640 	ubfx	r6, r3, #1, #1
    psFault->bSYS = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_SYS_M);
    1c28:	f3c3 0380 	ubfx	r3, r3, #2, #1
    //
    // Read the Fault Status Register.
    //
    ui32FaultStat = AM_REG(MCUCTRL, FAULTSTATUS);
    psFault->bICODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_ICODE_M);
    psFault->bDCODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_DCODE_M);
    1c2c:	7206      	strb	r6, [r0, #8]
    psFault->bSYS = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_SYS_M);
    1c2e:	7403      	strb	r3, [r0, #16]
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    1c30:	6142      	str	r2, [r0, #20]
}
    1c32:	bc70      	pop	{r4, r5, r6}
    1c34:	4770      	bx	lr
    1c36:	bf00      	nop
    1c38:	400201c4 	.word	0x400201c4
    1c3c:	400201cc 	.word	0x400201cc
    1c40:	400201c0 	.word	0x400201c0

00001c44 <am_hal_pwrctrl_periph_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_pwrctrl_periph_enable(uint32_t ui32Peripheral)
{
    1c44:	b510      	push	{r4, lr}

    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    1c46:	4604      	mov	r4, r0
//! @return None.
//
//*****************************************************************************
void
am_hal_pwrctrl_periph_enable(uint32_t ui32Peripheral)
{
    1c48:	b082      	sub	sp, #8

    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    1c4a:	b1c0      	cbz	r0, 1c7e <am_hal_pwrctrl_periph_enable+0x3a>
    1c4c:	1e43      	subs	r3, r0, #1
    1c4e:	4203      	tst	r3, r0
    1c50:	d115      	bne.n	1c7e <am_hal_pwrctrl_periph_enable+0x3a>
                        "Cannot enable more than one peripheral at a time.");

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1c52:	f3ef 8010 	mrs	r0, PRIMASK
    1c56:	9001      	str	r0, [sp, #4]
    1c58:	b672      	cpsid	i

    //
    // Enable power control for the given device.
    //
    AM_REG(PWRCTRL, DEVICEEN) |= ui32Peripheral;
    1c5a:	4a18      	ldr	r2, [pc, #96]	; (1cbc <am_hal_pwrctrl_periph_enable+0x78>)
    1c5c:	6811      	ldr	r1, [r2, #0]
    1c5e:	4321      	orrs	r1, r4
    1c60:	6011      	str	r1, [r2, #0]

    //
    // End Critical Section.
    //
    AM_CRITICAL_END_ASM
    1c62:	9b01      	ldr	r3, [sp, #4]
    1c64:	f383 8810 	msr	PRIMASK, r3

    //
    // Wait for the power to stablize.  Using a simple delay loop is more
    // power efficient than a polling loop.
    //
    am_hal_flash_delay(AM_HAL_PWRCTRL_DEVICEEN_DELAYCYCLES / 3);
    1c68:	200e      	movs	r0, #14
    1c6a:	f7ff ff3f 	bl	1aec <am_hal_flash_delay>

    //
    // Quick check to guarantee we're good (should never be more than 1 read).
    //
    POLL_PWRSTATUS(ui32Peripheral);
    1c6e:	f014 0f0e 	tst.w	r4, #14
    1c72:	d10a      	bne.n	1c8a <am_hal_pwrctrl_periph_enable+0x46>
    1c74:	f014 0f70 	tst.w	r4, #112	; 0x70
    1c78:	d00e      	beq.n	1c98 <am_hal_pwrctrl_periph_enable+0x54>
    1c7a:	2408      	movs	r4, #8
    1c7c:	e006      	b.n	1c8c <am_hal_pwrctrl_periph_enable+0x48>
//*****************************************************************************
void
am_hal_pwrctrl_periph_enable(uint32_t ui32Peripheral)
{

    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    1c7e:	4a10      	ldr	r2, [pc, #64]	; (1cc0 <am_hal_pwrctrl_periph_enable+0x7c>)
    1c80:	4810      	ldr	r0, [pc, #64]	; (1cc4 <am_hal_pwrctrl_periph_enable+0x80>)
    1c82:	215d      	movs	r1, #93	; 0x5d
    1c84:	f7ff ff2a 	bl	1adc <am_hal_debug_error>
    1c88:	e7e3      	b.n	1c52 <am_hal_pwrctrl_periph_enable+0xe>
    am_hal_flash_delay(AM_HAL_PWRCTRL_DEVICEEN_DELAYCYCLES / 3);

    //
    // Quick check to guarantee we're good (should never be more than 1 read).
    //
    POLL_PWRSTATUS(ui32Peripheral);
    1c8a:	2404      	movs	r4, #4
    1c8c:	4a0e      	ldr	r2, [pc, #56]	; (1cc8 <am_hal_pwrctrl_periph_enable+0x84>)
    1c8e:	6811      	ldr	r1, [r2, #0]
    1c90:	420c      	tst	r4, r1
    1c92:	d0fc      	beq.n	1c8e <am_hal_pwrctrl_periph_enable+0x4a>
}
    1c94:	b002      	add	sp, #8
    1c96:	bd10      	pop	{r4, pc}
    am_hal_flash_delay(AM_HAL_PWRCTRL_DEVICEEN_DELAYCYCLES / 3);

    //
    // Quick check to guarantee we're good (should never be more than 1 read).
    //
    POLL_PWRSTATUS(ui32Peripheral);
    1c98:	f240 1081 	movw	r0, #385	; 0x181
    1c9c:	4020      	ands	r0, r4
    1c9e:	b940      	cbnz	r0, 1cb2 <am_hal_pwrctrl_periph_enable+0x6e>
    1ca0:	05a3      	lsls	r3, r4, #22
    1ca2:	d408      	bmi.n	1cb6 <am_hal_pwrctrl_periph_enable+0x72>
    1ca4:	f414 6f80 	tst.w	r4, #1024	; 0x400
    1ca8:	bf14      	ite	ne
    1caa:	2410      	movne	r4, #16
    1cac:	f04f 34ff 	moveq.w	r4, #4294967295
    1cb0:	e7ec      	b.n	1c8c <am_hal_pwrctrl_periph_enable+0x48>
    1cb2:	2402      	movs	r4, #2
    1cb4:	e7ea      	b.n	1c8c <am_hal_pwrctrl_periph_enable+0x48>
    1cb6:	2480      	movs	r4, #128	; 0x80
    1cb8:	e7e8      	b.n	1c8c <am_hal_pwrctrl_periph_enable+0x48>
    1cba:	bf00      	nop
    1cbc:	40021008 	.word	0x40021008
    1cc0:	000022a0 	.word	0x000022a0
    1cc4:	000022d4 	.word	0x000022d4
    1cc8:	40021014 	.word	0x40021014

00001ccc <am_hal_pwrctrl_periph_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_pwrctrl_periph_disable(uint32_t ui32Peripheral)
{
    1ccc:	b510      	push	{r4, lr}

    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    1cce:	4604      	mov	r4, r0
//! @return None.
//
//*****************************************************************************
void
am_hal_pwrctrl_periph_disable(uint32_t ui32Peripheral)
{
    1cd0:	b082      	sub	sp, #8

    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    1cd2:	b110      	cbz	r0, 1cda <am_hal_pwrctrl_periph_disable+0xe>
    1cd4:	1e43      	subs	r3, r0, #1
    1cd6:	4203      	tst	r3, r0
    1cd8:	d004      	beq.n	1ce4 <am_hal_pwrctrl_periph_disable+0x18>
    1cda:	4a0b      	ldr	r2, [pc, #44]	; (1d08 <am_hal_pwrctrl_periph_disable+0x3c>)
    1cdc:	480b      	ldr	r0, [pc, #44]	; (1d0c <am_hal_pwrctrl_periph_disable+0x40>)
    1cde:	218d      	movs	r1, #141	; 0x8d
    1ce0:	f7ff fefc 	bl	1adc <am_hal_debug_error>
                        "Cannot enable more than one peripheral at a time.");

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1ce4:	f3ef 8010 	mrs	r0, PRIMASK
    1ce8:	9001      	str	r0, [sp, #4]
    1cea:	b672      	cpsid	i

    //
    // Disable power control for the given device.
    //
    AM_REG(PWRCTRL, DEVICEEN) &= ~ui32Peripheral;
    1cec:	4a08      	ldr	r2, [pc, #32]	; (1d10 <am_hal_pwrctrl_periph_disable+0x44>)
    1cee:	6811      	ldr	r1, [r2, #0]
    1cf0:	ea21 0404 	bic.w	r4, r1, r4
    1cf4:	6014      	str	r4, [r2, #0]

    //
    // End critical section.
    //
    AM_CRITICAL_END_ASM
    1cf6:	9b01      	ldr	r3, [sp, #4]
    1cf8:	f383 8810 	msr	PRIMASK, r3

    //
    // Wait for the power to stablize
    //
    am_hal_flash_delay(AM_HAL_PWRCTRL_DEVICEDIS_DELAYCYCLES / 3);
    1cfc:	200e      	movs	r0, #14
    1cfe:	f7ff fef5 	bl	1aec <am_hal_flash_delay>
}
    1d02:	b002      	add	sp, #8
    1d04:	bd10      	pop	{r4, pc}
    1d06:	bf00      	nop
    1d08:	000022a0 	.word	0x000022a0
    1d0c:	000022d4 	.word	0x000022d4
    1d10:	40021008 	.word	0x40021008

00001d14 <am_hal_pwrctrl_memory_enable>:
{
    uint32_t ui32MemEnMask, ui32MemDisMask;
    uint32_t ui32PwrStatEnMask, ui32PwrStatDisMask;
    int32_t i32TOcnt;

    if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH512K )
    1d14:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
//! @return None.
//
//*****************************************************************************
bool
am_hal_pwrctrl_memory_enable(uint32_t ui32MemEn)
{
    1d18:	b430      	push	{r4, r5}
    uint32_t ui32MemEnMask, ui32MemDisMask;
    uint32_t ui32PwrStatEnMask, ui32PwrStatDisMask;
    int32_t i32TOcnt;

    if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH512K )
    1d1a:	d03a      	beq.n	1d92 <am_hal_pwrctrl_memory_enable+0x7e>
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_FLASH0_EN;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_FLASH1_EN;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M;
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM1_M;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH1M )
    1d1c:	f5b0 5fc0 	cmp.w	r0, #6144	; 0x1800
    1d20:	f000 809d 	beq.w	1e5e <am_hal_pwrctrl_memory_enable+0x14a>
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M  |
                             AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM1_M;
        ui32PwrStatDisMask = 0;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM8K )
    1d24:	2801      	cmp	r0, #1
    1d26:	f000 809d 	beq.w	1e64 <am_hal_pwrctrl_memory_enable+0x150>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM8K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM16K )
    1d2a:	2803      	cmp	r0, #3
    1d2c:	f000 80a6 	beq.w	1e7c <am_hal_pwrctrl_memory_enable+0x168>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM16K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_16K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_16K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM24K )
    1d30:	2807      	cmp	r0, #7
    1d32:	f000 809c 	beq.w	1e6e <am_hal_pwrctrl_memory_enable+0x15a>
                           AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM2);
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_24K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_24K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM32K )
    1d36:	280f      	cmp	r0, #15
    1d38:	f000 80a5 	beq.w	1e86 <am_hal_pwrctrl_memory_enable+0x172>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM32K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM64K )
    1d3c:	281f      	cmp	r0, #31
    1d3e:	f000 80b1 	beq.w	1ea4 <am_hal_pwrctrl_memory_enable+0x190>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM64K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM96K )
    1d42:	283f      	cmp	r0, #63	; 0x3f
    1d44:	f000 80b5 	beq.w	1eb2 <am_hal_pwrctrl_memory_enable+0x19e>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM96K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM128K )
    1d48:	287f      	cmp	r0, #127	; 0x7f
    1d4a:	f000 80b9 	beq.w	1ec0 <am_hal_pwrctrl_memory_enable+0x1ac>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM128K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM160K )
    1d4e:	28ff      	cmp	r0, #255	; 0xff
    1d50:	f000 80a0 	beq.w	1e94 <am_hal_pwrctrl_memory_enable+0x180>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM160K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM192K )
    1d54:	f240 13ff 	movw	r3, #511	; 0x1ff
    1d58:	4298      	cmp	r0, r3
    1d5a:	f000 80b8 	beq.w	1ece <am_hal_pwrctrl_memory_enable+0x1ba>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM192K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM224K )
    1d5e:	f240 31ff 	movw	r1, #1023	; 0x3ff
    1d62:	4288      	cmp	r0, r1
    1d64:	f000 80b9 	beq.w	1eda <am_hal_pwrctrl_memory_enable+0x1c6>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM224K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_224K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_224K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM256K )
    1d68:	f240 72ff 	movw	r2, #2047	; 0x7ff
    1d6c:	4290      	cmp	r0, r2
    1d6e:	d00e      	beq.n	1d8e <am_hal_pwrctrl_memory_enable+0x7a>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM256K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_256K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_256K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_CACHE )
    1d70:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
    1d74:	f000 80b7 	beq.w	1ee6 <am_hal_pwrctrl_memory_enable+0x1d2>
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
                             AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB0_M;
        ui32PwrStatDisMask = 0;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_CACHE_DIS )
    1d78:	f06f 4420 	mvn.w	r4, #2684354560	; 0xa0000000
    1d7c:	42a0      	cmp	r0, r4
    1d7e:	f000 80b5 	beq.w	1eec <am_hal_pwrctrl_memory_enable+0x1d8>
                          AM_REG_PWRCTRL_MEMEN_CACHEB2_EN;
        ui32PwrStatEnMask  = 0;
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
                             AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB0_M;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_ALL )
    1d82:	f104 4580 	add.w	r5, r4, #1073741824	; 0x40000000
    1d86:	f505 5c00 	add.w	ip, r5, #8192	; 0x2000
    1d8a:	4560      	cmp	r0, ip
    1d8c:	d132      	bne.n	1df4 <am_hal_pwrctrl_memory_enable+0xe0>
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_ALL;
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL;
    1d8e:	495c      	ldr	r1, [pc, #368]	; (1f00 <am_hal_pwrctrl_memory_enable+0x1ec>)
    1d90:	e066      	b.n	1e60 <am_hal_pwrctrl_memory_enable+0x14c>
    1d92:	f46f 5580 	mvn.w	r5, #4096	; 0x1000
    if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH512K )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_FLASH0_EN;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_FLASH1_EN;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M;
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM1_M;
    1d96:	2340      	movs	r3, #64	; 0x40

    if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH512K )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_FLASH0_EN;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_FLASH1_EN;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M;
    1d98:	2120      	movs	r1, #32
    // for 2 reasons: 1) To only affect the specified type of memory, and 2)
    // To avoid inadvertently disabling any memory currently being depended on.
    //
    if ( ui32MemDisMask != 0 )
    {
        AM_REG(PWRCTRL, MEMEN) &= ~ui32MemDisMask;
    1d9a:	4c5a      	ldr	r4, [pc, #360]	; (1f04 <am_hal_pwrctrl_memory_enable+0x1f0>)
    1d9c:	6822      	ldr	r2, [r4, #0]
    1d9e:	402a      	ands	r2, r5
    1da0:	6022      	str	r2, [r4, #0]
    //
    // Enable the required memory.
    //
    if ( ui32MemEnMask != 0 )
    {
        AM_REG(PWRCTRL, MEMEN) |= ui32MemEnMask;
    1da2:	4d58      	ldr	r5, [pc, #352]	; (1f04 <am_hal_pwrctrl_memory_enable+0x1f0>)
    1da4:	682c      	ldr	r4, [r5, #0]
    1da6:	4320      	orrs	r0, r4
    1da8:	6028      	str	r0, [r5, #0]
    //
    // Wait for the power to be turned on.
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    1daa:	2b00      	cmp	r3, #0
    1dac:	d029      	beq.n	1e02 <am_hal_pwrctrl_memory_enable+0xee>
    {
        while ( --i32TOcnt              &&
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1dae:	4a56      	ldr	r2, [pc, #344]	; (1f08 <am_hal_pwrctrl_memory_enable+0x1f4>)
    1db0:	6810      	ldr	r0, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1db2:	4203      	tst	r3, r0
    1db4:	bf18      	it	ne
    1db6:	20c6      	movne	r0, #198	; 0xc6
    1db8:	d01f      	beq.n	1dfa <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1dba:	6815      	ldr	r5, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1dbc:	422b      	tst	r3, r5
    1dbe:	d01c      	beq.n	1dfa <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1dc0:	6814      	ldr	r4, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1dc2:	4223      	tst	r3, r4
    1dc4:	d019      	beq.n	1dfa <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1dc6:	6815      	ldr	r5, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1dc8:	422b      	tst	r3, r5
    1dca:	d016      	beq.n	1dfa <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1dcc:	6814      	ldr	r4, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1dce:	4223      	tst	r3, r4
    1dd0:	d013      	beq.n	1dfa <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1dd2:	6815      	ldr	r5, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1dd4:	422b      	tst	r3, r5
    1dd6:	d010      	beq.n	1dfa <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1dd8:	6814      	ldr	r4, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1dda:	4223      	tst	r3, r4
    1ddc:	d00d      	beq.n	1dfa <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1dde:	6815      	ldr	r5, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1de0:	422b      	tst	r3, r5
    1de2:	d00a      	beq.n	1dfa <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1de4:	6814      	ldr	r4, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1de6:	4223      	tst	r3, r4
    1de8:	d007      	beq.n	1dfa <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1dea:	6815      	ldr	r5, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1dec:	422b      	tst	r3, r5
    1dee:	d004      	beq.n	1dfa <am_hal_pwrctrl_memory_enable+0xe6>
    1df0:	3809      	subs	r0, #9
    1df2:	d1e2      	bne.n	1dba <am_hal_pwrctrl_memory_enable+0xa6>
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL;
        ui32PwrStatDisMask = 0;
    }
    else
    {
        return false;
    1df4:	2000      	movs	r0, #0
    {
        return false;
    }

    return true;
}
    1df6:	bc30      	pop	{r4, r5}
    1df8:	4770      	bx	lr
    {
        return false;
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    1dfa:	b911      	cbnz	r1, 1e02 <am_hal_pwrctrl_memory_enable+0xee>
    if ( i32TOcnt <= 0 )
    {
        return false;
    }

    return true;
    1dfc:	2001      	movs	r0, #1
}
    1dfe:	bc30      	pop	{r4, r5}
    1e00:	4770      	bx	lr

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    1e02:	4b41      	ldr	r3, [pc, #260]	; (1f08 <am_hal_pwrctrl_memory_enable+0x1f4>)
    1e04:	681a      	ldr	r2, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    1e06:	ea31 0402 	bics.w	r4, r1, r2
    1e0a:	bf18      	it	ne
    1e0c:	24c6      	movne	r4, #198	; 0xc6
    1e0e:	d0f5      	beq.n	1dfc <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    1e10:	6818      	ldr	r0, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    1e12:	ea31 0000 	bics.w	r0, r1, r0
    1e16:	d0f1      	beq.n	1dfc <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    1e18:	681d      	ldr	r5, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    1e1a:	ea31 0005 	bics.w	r0, r1, r5
    1e1e:	d0ed      	beq.n	1dfc <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    1e20:	681a      	ldr	r2, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    1e22:	ea31 0002 	bics.w	r0, r1, r2
    1e26:	d0e9      	beq.n	1dfc <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    1e28:	6818      	ldr	r0, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    1e2a:	ea31 0000 	bics.w	r0, r1, r0
    1e2e:	d0e5      	beq.n	1dfc <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    1e30:	681d      	ldr	r5, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    1e32:	ea31 0005 	bics.w	r0, r1, r5
    1e36:	d0e1      	beq.n	1dfc <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    1e38:	681a      	ldr	r2, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    1e3a:	ea31 0002 	bics.w	r0, r1, r2
    1e3e:	d0dd      	beq.n	1dfc <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    1e40:	6818      	ldr	r0, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    1e42:	ea31 0000 	bics.w	r0, r1, r0
    1e46:	d0d9      	beq.n	1dfc <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    1e48:	681d      	ldr	r5, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    1e4a:	ea31 0005 	bics.w	r0, r1, r5
    1e4e:	d0d5      	beq.n	1dfc <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    1e50:	681a      	ldr	r2, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    1e52:	ea31 0002 	bics.w	r0, r1, r2
    1e56:	d0d1      	beq.n	1dfc <am_hal_pwrctrl_memory_enable+0xe8>
    1e58:	3c09      	subs	r4, #9
    1e5a:	d1d9      	bne.n	1e10 <am_hal_pwrctrl_memory_enable+0xfc>
    1e5c:	e7ca      	b.n	1df4 <am_hal_pwrctrl_memory_enable+0xe0>
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH1M )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_FLASH0_EN |
                         AM_REG_PWRCTRL_MEMEN_FLASH1_EN;
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M  |
    1e5e:	2160      	movs	r1, #96	; 0x60
//! @return None.
//
//*****************************************************************************
bool
am_hal_pwrctrl_memory_enable(uint32_t ui32MemEn)
{
    1e60:	2300      	movs	r3, #0
    1e62:	e79e      	b.n	1da2 <am_hal_pwrctrl_memory_enable+0x8e>
    1e64:	4d29      	ldr	r5, [pc, #164]	; (1f0c <am_hal_pwrctrl_memory_enable+0x1f8>)
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM8K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM8K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1e66:	4b2a      	ldr	r3, [pc, #168]	; (1f10 <am_hal_pwrctrl_memory_enable+0x1fc>)
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM8K )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM8K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM8K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K;
    1e68:	f44f 7180 	mov.w	r1, #256	; 0x100
    1e6c:	e795      	b.n	1d9a <am_hal_pwrctrl_memory_enable+0x86>
    1e6e:	f46f 65ff 	mvn.w	r5, #2040	; 0x7f8
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~(AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM0     |
                           AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM1     |
                           AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM2);
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_24K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1e72:	f44f 23ff 	mov.w	r3, #522240	; 0x7f800
                         AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM2;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~(AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM0     |
                           AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM1     |
                           AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM2);
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_24K;
    1e76:	f44f 61e0 	mov.w	r1, #1792	; 0x700
    1e7a:	e78e      	b.n	1d9a <am_hal_pwrctrl_memory_enable+0x86>
    1e7c:	4d25      	ldr	r5, [pc, #148]	; (1f14 <am_hal_pwrctrl_memory_enable+0x200>)
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM16K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM16K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_16K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1e7e:	4b26      	ldr	r3, [pc, #152]	; (1f18 <am_hal_pwrctrl_memory_enable+0x204>)
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM16K )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM16K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM16K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_16K;
    1e80:	f44f 7140 	mov.w	r1, #768	; 0x300
    1e84:	e789      	b.n	1d9a <am_hal_pwrctrl_memory_enable+0x86>
    1e86:	f46f 65fe 	mvn.w	r5, #2032	; 0x7f0
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM32K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM32K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1e8a:	f44f 23fe 	mov.w	r3, #520192	; 0x7f000
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM32K )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM32K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM32K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K;
    1e8e:	f44f 6170 	mov.w	r1, #3840	; 0xf00
    1e92:	e782      	b.n	1d9a <am_hal_pwrctrl_memory_enable+0x86>
    1e94:	f46f 65e0 	mvn.w	r5, #1792	; 0x700
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM160K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM160K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1e98:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM160K )
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM160K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM160K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K;
    1e9c:	f44f 417f 	mov.w	r1, #65280	; 0xff00
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM160K )
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM160K;
    1ea0:	20ff      	movs	r0, #255	; 0xff
    1ea2:	e77a      	b.n	1d9a <am_hal_pwrctrl_memory_enable+0x86>
    1ea4:	f46f 65fc 	mvn.w	r5, #2016	; 0x7e0
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM64K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM64K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1ea8:	f44f 23fc 	mov.w	r3, #516096	; 0x7e000
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM64K )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM64K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM64K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K;
    1eac:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
    1eb0:	e773      	b.n	1d9a <am_hal_pwrctrl_memory_enable+0x86>
    1eb2:	f46f 65f8 	mvn.w	r5, #1984	; 0x7c0
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM96K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM96K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1eb6:	f44f 23f8 	mov.w	r3, #507904	; 0x7c000
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM96K )
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM96K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM96K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K;
    1eba:	f44f 517c 	mov.w	r1, #16128	; 0x3f00
    1ebe:	e76c      	b.n	1d9a <am_hal_pwrctrl_memory_enable+0x86>
    1ec0:	f46f 65f0 	mvn.w	r5, #1920	; 0x780
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM128K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM128K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1ec4:	f44f 23f0 	mov.w	r3, #491520	; 0x78000
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM128K )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM128K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM128K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
    1ec8:	f44f 41fe 	mov.w	r1, #32512	; 0x7f00
    1ecc:	e765      	b.n	1d9a <am_hal_pwrctrl_memory_enable+0x86>
    1ece:	f46f 65c0 	mvn.w	r5, #1536	; 0x600
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM192K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM192K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1ed2:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM192K )
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM192K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM192K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K;
    1ed6:	4911      	ldr	r1, [pc, #68]	; (1f1c <am_hal_pwrctrl_memory_enable+0x208>)
    1ed8:	e75f      	b.n	1d9a <am_hal_pwrctrl_memory_enable+0x86>
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM224K )
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM224K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM224K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_224K;
    1eda:	4911      	ldr	r1, [pc, #68]	; (1f20 <am_hal_pwrctrl_memory_enable+0x20c>)
    1edc:	f46f 6580 	mvn.w	r5, #1024	; 0x400
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1ee0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    1ee4:	e759      	b.n	1d9a <am_hal_pwrctrl_memory_enable+0x86>
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_CACHE )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_CACHEB0_EN    |
                         AM_REG_PWRCTRL_MEMEN_CACHEB2_EN;
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
    1ee6:	f44f 1120 	mov.w	r1, #2621440	; 0x280000
    1eea:	e7b9      	b.n	1e60 <am_hal_pwrctrl_memory_enable+0x14c>
    // for 2 reasons: 1) To only affect the specified type of memory, and 2)
    // To avoid inadvertently disabling any memory currently being depended on.
    //
    if ( ui32MemDisMask != 0 )
    {
        AM_REG(PWRCTRL, MEMEN) &= ~ui32MemDisMask;
    1eec:	4805      	ldr	r0, [pc, #20]	; (1f04 <am_hal_pwrctrl_memory_enable+0x1f0>)
    1eee:	6803      	ldr	r3, [r0, #0]
    1ef0:	f023 4120 	bic.w	r1, r3, #2684354560	; 0xa0000000
    1ef4:	6001      	str	r1, [r0, #0]
    {
        ui32MemEnMask = 0;
        ui32MemDisMask  = AM_REG_PWRCTRL_MEMEN_CACHEB0_EN   |
                          AM_REG_PWRCTRL_MEMEN_CACHEB2_EN;
        ui32PwrStatEnMask  = 0;
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
    1ef6:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_CACHE_DIS )
    {
        ui32MemEnMask = 0;
        ui32MemDisMask  = AM_REG_PWRCTRL_MEMEN_CACHEB0_EN   |
                          AM_REG_PWRCTRL_MEMEN_CACHEB2_EN;
        ui32PwrStatEnMask  = 0;
    1efa:	2100      	movs	r1, #0
    1efc:	e757      	b.n	1dae <am_hal_pwrctrl_memory_enable+0x9a>
    1efe:	bf00      	nop
    1f00:	0007ff00 	.word	0x0007ff00
    1f04:	40021010 	.word	0x40021010
    1f08:	40021014 	.word	0x40021014
    1f0c:	fffff801 	.word	0xfffff801
    1f10:	0007fe00 	.word	0x0007fe00
    1f14:	fffff803 	.word	0xfffff803
    1f18:	0007fc00 	.word	0x0007fc00
    1f1c:	0001ff00 	.word	0x0001ff00
    1f20:	0003ff00 	.word	0x0003ff00

00001f24 <am_hal_pwrctrl_bucks_enable>:
am_hal_pwrctrl_bucks_enable(void)
{
    //
    // Check to see if the bucks are already on. If so, we can just return.
    //
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON)   &&
    1f24:	4b0b      	ldr	r3, [pc, #44]	; (1f54 <am_hal_pwrctrl_bucks_enable+0x30>)
    1f26:	681a      	ldr	r2, [r3, #0]
    1f28:	0792      	lsls	r2, r2, #30
    1f2a:	d502      	bpl.n	1f32 <am_hal_pwrctrl_bucks_enable+0xe>
         AM_BFR(PWRCTRL, POWERSTATUS, MEMBUCKON) )
    1f2c:	6818      	ldr	r0, [r3, #0]
am_hal_pwrctrl_bucks_enable(void)
{
    //
    // Check to see if the bucks are already on. If so, we can just return.
    //
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON)   &&
    1f2e:	07c3      	lsls	r3, r0, #31
    1f30:	d40e      	bmi.n	1f50 <am_hal_pwrctrl_bucks_enable+0x2c>
    }

    //
    // Enable BUCK power up
    //
    AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 1);
    1f32:	4b09      	ldr	r3, [pc, #36]	; (1f58 <am_hal_pwrctrl_bucks_enable+0x34>)
    AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 1);

    //
    // Make sure bucks are ready.
    //
    while ( ( AM_REG(PWRCTRL, POWERSTATUS)                      &
    1f34:	4a07      	ldr	r2, [pc, #28]	; (1f54 <am_hal_pwrctrl_bucks_enable+0x30>)
    }

    //
    // Enable BUCK power up
    //
    AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 1);
    1f36:	6819      	ldr	r1, [r3, #0]
    1f38:	f041 0002 	orr.w	r0, r1, #2
    1f3c:	6018      	str	r0, [r3, #0]
    AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 1);
    1f3e:	6819      	ldr	r1, [r3, #0]
    1f40:	f041 0001 	orr.w	r0, r1, #1
    1f44:	6018      	str	r0, [r3, #0]

    //
    // Make sure bucks are ready.
    //
    while ( ( AM_REG(PWRCTRL, POWERSTATUS)                      &
    1f46:	6813      	ldr	r3, [r2, #0]
    1f48:	f003 0103 	and.w	r1, r3, #3
    1f4c:	2903      	cmp	r1, #3
    1f4e:	d1fa      	bne.n	1f46 <am_hal_pwrctrl_bucks_enable+0x22>
    1f50:	4770      	bx	lr
    1f52:	bf00      	nop
    1f54:	40021004 	.word	0x40021004
    1f58:	40021000 	.word	0x40021000

00001f5c <am_hal_pwrctrl_bucks_disable>:
am_hal_pwrctrl_bucks_disable(void)
{
    //
    // Check to see if the bucks are already off. If so, we can just return.
    //
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON) == 0  &&
    1f5c:	4b12      	ldr	r3, [pc, #72]	; (1fa8 <am_hal_pwrctrl_bucks_disable+0x4c>)
    1f5e:	681a      	ldr	r2, [r3, #0]
    1f60:	0792      	lsls	r2, r2, #30
    1f62:	d402      	bmi.n	1f6a <am_hal_pwrctrl_bucks_disable+0xe>
         AM_BFR(PWRCTRL, POWERSTATUS, MEMBUCKON) == 0)
    1f64:	6818      	ldr	r0, [r3, #0]
am_hal_pwrctrl_bucks_disable(void)
{
    //
    // Check to see if the bucks are already off. If so, we can just return.
    //
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON) == 0  &&
    1f66:	07c3      	lsls	r3, r0, #31
    1f68:	d51c      	bpl.n	1fa4 <am_hal_pwrctrl_bucks_disable+0x48>
//
//*****************************************************************************
static bool
isRev_ADC(void)
{
    return AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    1f6a:	4910      	ldr	r1, [pc, #64]	; (1fac <am_hal_pwrctrl_bucks_disable+0x50>)
    1f6c:	680b      	ldr	r3, [r1, #0]
    }

    //
    // Handle the special case if only the ADC is powered.
    //
    if ( isRev_ADC()  &&
    1f6e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
    1f72:	2a20      	cmp	r2, #32
    1f74:	d00b      	beq.n	1f8e <am_hal_pwrctrl_bucks_disable+0x32>
    else
    {
        //
        // Power them down
        //
        AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 0);
    1f76:	4b0e      	ldr	r3, [pc, #56]	; (1fb0 <am_hal_pwrctrl_bucks_disable+0x54>)
    1f78:	681a      	ldr	r2, [r3, #0]
    1f7a:	f022 0002 	bic.w	r0, r2, #2
    1f7e:	6018      	str	r0, [r3, #0]
        AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 0);
    1f80:	6819      	ldr	r1, [r3, #0]
    1f82:	f021 0201 	bic.w	r2, r1, #1
    1f86:	601a      	str	r2, [r3, #0]
    }

    //
    // Wait until BUCKs are disabled.
    //
    am_hal_flash_delay(AM_HAL_PWRCTRL_BUCKDIS_DELAYCYCLES / 3);
    1f88:	200a      	movs	r0, #10
    1f8a:	f7ff bdaf 	b.w	1aec <am_hal_flash_delay>

    //
    // Handle the special case if only the ADC is powered.
    //
    if ( isRev_ADC()  &&
         (AM_REG(PWRCTRL, DEVICEEN) == AM_REG_PWRCTRL_DEVICEEN_ADC_EN) )
    1f8e:	4809      	ldr	r0, [pc, #36]	; (1fb4 <am_hal_pwrctrl_bucks_disable+0x58>)
    1f90:	6801      	ldr	r1, [r0, #0]
    }

    //
    // Handle the special case if only the ADC is powered.
    //
    if ( isRev_ADC()  &&
    1f92:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    1f96:	d1ee      	bne.n	1f76 <am_hal_pwrctrl_bucks_disable+0x1a>
         (AM_REG(PWRCTRL, DEVICEEN) == AM_REG_PWRCTRL_DEVICEEN_ADC_EN) )
    {
            //
            // Set SUPPLYSRC to handle this case
            //
            AM_REG(PWRCTRL, SUPPLYSRC) &=
    1f98:	4805      	ldr	r0, [pc, #20]	; (1fb0 <am_hal_pwrctrl_bucks_disable+0x54>)
    1f9a:	6803      	ldr	r3, [r0, #0]
    1f9c:	f003 0105 	and.w	r1, r3, #5
    1fa0:	6001      	str	r1, [r0, #0]
    1fa2:	e7f1      	b.n	1f88 <am_hal_pwrctrl_bucks_disable+0x2c>
    1fa4:	4770      	bx	lr
    1fa6:	bf00      	nop
    1fa8:	40021004 	.word	0x40021004
    1fac:	4002000c 	.word	0x4002000c
    1fb0:	40021000 	.word	0x40021000
    1fb4:	40021008 	.word	0x40021008

00001fb8 <am_hal_sysctrl_sleep>:
//! @return None.
//
//*****************************************************************************
void
am_hal_sysctrl_sleep(bool bSleepDeep)
{
    1fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fba:	b083      	sub	sp, #12
    1fbc:	4605      	mov	r5, r0
    volatile uint32_t ui32BuckTimer;

    //
    // Disable interrupts and save the previous interrupt state.
    //
    ui32Critical = am_hal_interrupt_master_disable();
    1fbe:	f7ff fdc7 	bl	1b50 <am_hal_interrupt_master_disable>
        (AM_BFM(MCUCTRL, TPIUCTRL, ENABLE) == AM_REG_MCUCTRL_TPIUCTRL_ENABLE_DIS))
    {
        //
        // Prepare the core for deepsleep (write 1 to the DEEPSLEEP bit).
        //
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 1);
    1fc2:	4a41      	ldr	r2, [pc, #260]	; (20c8 <am_hal_sysctrl_sleep+0x110>)
    volatile uint32_t ui32BuckTimer;

    //
    // Disable interrupts and save the previous interrupt state.
    //
    ui32Critical = am_hal_interrupt_master_disable();
    1fc4:	4604      	mov	r4, r0

    //
    // If the user selected DEEPSLEEP and the TPIU is off, attempt to enter
    // DEEP SLEEP.
    //
    if ((bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP) &&
    1fc6:	b11d      	cbz	r5, 1fd0 <am_hal_sysctrl_sleep+0x18>
        (AM_BFM(MCUCTRL, TPIUCTRL, ENABLE) == AM_REG_MCUCTRL_TPIUCTRL_ENABLE_DIS))
    1fc8:	4b40      	ldr	r3, [pc, #256]	; (20cc <am_hal_sysctrl_sleep+0x114>)
    1fca:	6818      	ldr	r0, [r3, #0]

    //
    // If the user selected DEEPSLEEP and the TPIU is off, attempt to enter
    // DEEP SLEEP.
    //
    if ((bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP) &&
    1fcc:	07c3      	lsls	r3, r0, #31
    1fce:	d509      	bpl.n	1fe4 <am_hal_sysctrl_sleep+0x2c>
    else
    {
        //
        // Prepare the core for normal sleep (write 0 to the DEEPSLEEP bit).
        //
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 0);
    1fd0:	6811      	ldr	r1, [r2, #0]
    1fd2:	f021 0604 	bic.w	r6, r1, #4
    1fd6:	6016      	str	r6, [r2, #0]

        //
        // Go to sleep.
        //
        AM_ASM_WFI;
    1fd8:	bf30      	wfi
    }

    //
    // Restore the interrupt state.
    //
    am_hal_interrupt_master_set(ui32Critical);
    1fda:	4620      	mov	r0, r4
    1fdc:	f7ff fdbc 	bl	1b58 <am_hal_interrupt_master_set>
}
    1fe0:	b003      	add	sp, #12
    1fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        (AM_BFM(MCUCTRL, TPIUCTRL, ENABLE) == AM_REG_MCUCTRL_TPIUCTRL_ENABLE_DIS))
    {
        //
        // Prepare the core for deepsleep (write 1 to the DEEPSLEEP bit).
        //
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 1);
    1fe4:	6813      	ldr	r3, [r2, #0]
    uint32_t ui32SupplySrc;

    //
    // Is this chip rev appropriate to do the workaround?
    //
    g_buckZX_chk = AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    1fe6:	493a      	ldr	r1, [pc, #232]	; (20d0 <am_hal_sysctrl_sleep+0x118>)
                   CHKBUCKZX_REV : 0x0;

    //
    // Has a timer been configured to handle the workaround?
    //
    g_buckZX_chk |= ( g_ui32BuckTimer - 1 ) <= BUCK_TIMER_MAX ?
    1fe8:	4f3a      	ldr	r7, [pc, #232]	; (20d4 <am_hal_sysctrl_sleep+0x11c>)
                    CHKBUCKZX_TIMER : 0x0;

    //
    // Are either or both of the bucks actually enabled?
    //
    ui32SupplySrc = AM_REG(PWRCTRL, SUPPLYSRC);
    1fea:	4d3b      	ldr	r5, [pc, #236]	; (20d8 <am_hal_sysctrl_sleep+0x120>)

    //
    // Finally, if any peripheral is already powered up, we don't need to do the
    //  ZX workaround because in this case the bucks remain in active mode.
    //
    ui32SupplySrc = AM_REG(PWRCTRL, DEVICEEN);
    1fec:	483b      	ldr	r0, [pc, #236]	; (20dc <am_hal_sysctrl_sleep+0x124>)
        (AM_BFM(MCUCTRL, TPIUCTRL, ENABLE) == AM_REG_MCUCTRL_TPIUCTRL_ENABLE_DIS))
    {
        //
        // Prepare the core for deepsleep (write 1 to the DEEPSLEEP bit).
        //
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 1);
    1fee:	f043 0604 	orr.w	r6, r3, #4
    1ff2:	6016      	str	r6, [r2, #0]
    uint32_t ui32SupplySrc;

    //
    // Is this chip rev appropriate to do the workaround?
    //
    g_buckZX_chk = AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    1ff4:	6809      	ldr	r1, [r1, #0]
                   CHKBUCKZX_REV : 0x0;

    //
    // Has a timer been configured to handle the workaround?
    //
    g_buckZX_chk |= ( g_ui32BuckTimer - 1 ) <= BUCK_TIMER_MAX ?
    1ff6:	683b      	ldr	r3, [r7, #0]
                    CHKBUCKZX_TIMER : 0x0;

    //
    // Are either or both of the bucks actually enabled?
    //
    ui32SupplySrc = AM_REG(PWRCTRL, SUPPLYSRC);
    1ff8:	682a      	ldr	r2, [r5, #0]

    //
    // Finally, if any peripheral is already powered up, we don't need to do the
    //  ZX workaround because in this case the bucks remain in active mode.
    //
    ui32SupplySrc = AM_REG(PWRCTRL, DEVICEEN);
    1ffa:	6800      	ldr	r0, [r0, #0]
    uint32_t ui32SupplySrc;

    //
    // Is this chip rev appropriate to do the workaround?
    //
    g_buckZX_chk = AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    1ffc:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
    2000:	2920      	cmp	r1, #32

    //
    // Has a timer been configured to handle the workaround?
    //
    g_buckZX_chk |= ( g_ui32BuckTimer - 1 ) <= BUCK_TIMER_MAX ?
                    CHKBUCKZX_TIMER : 0x0;
    2002:	f103 36ff 	add.w	r6, r3, #4294967295
    uint32_t ui32SupplySrc;

    //
    // Is this chip rev appropriate to do the workaround?
    //
    g_buckZX_chk = AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    2006:	bf14      	ite	ne
    2008:	2500      	movne	r5, #0
    200a:	2502      	moveq	r5, #2

    //
    // Has a timer been configured to handle the workaround?
    //
    g_buckZX_chk |= ( g_ui32BuckTimer - 1 ) <= BUCK_TIMER_MAX ?
                    CHKBUCKZX_TIMER : 0x0;
    200c:	2e03      	cmp	r6, #3
    200e:	bf8c      	ite	hi
    2010:	2100      	movhi	r1, #0
    2012:	2104      	movls	r1, #4
    //
    // Are either or both of the bucks actually enabled?
    //
    ui32SupplySrc = AM_REG(PWRCTRL, SUPPLYSRC);

    g_buckZX_chk |= (ui32SupplySrc &
    2014:	f012 0303 	ands.w	r3, r2, #3
    2018:	bf18      	it	ne
    201a:	2301      	movne	r3, #1
    // Finally, if any peripheral is already powered up, we don't need to do the
    //  ZX workaround because in this case the bucks remain in active mode.
    //
    ui32SupplySrc = AM_REG(PWRCTRL, DEVICEEN);

    g_buckZX_chk |= ( ui32SupplySrc &
    201c:	f240 56ff 	movw	r6, #1535	; 0x5ff
    //
    // Are either or both of the bucks actually enabled?
    //
    ui32SupplySrc = AM_REG(PWRCTRL, SUPPLYSRC);

    g_buckZX_chk |= (ui32SupplySrc &
    2020:	432b      	orrs	r3, r5
    // Finally, if any peripheral is already powered up, we don't need to do the
    //  ZX workaround because in this case the bucks remain in active mode.
    //
    ui32SupplySrc = AM_REG(PWRCTRL, DEVICEEN);

    g_buckZX_chk |= ( ui32SupplySrc &
    2022:	4006      	ands	r6, r0
    //
    // Are either or both of the bucks actually enabled?
    //
    ui32SupplySrc = AM_REG(PWRCTRL, SUPPLYSRC);

    g_buckZX_chk |= (ui32SupplySrc &
    2024:	ea43 0501 	orr.w	r5, r3, r1
    // Finally, if any peripheral is already powered up, we don't need to do the
    //  ZX workaround because in this case the bucks remain in active mode.
    //
    ui32SupplySrc = AM_REG(PWRCTRL, DEVICEEN);

    g_buckZX_chk |= ( ui32SupplySrc &
    2028:	b91e      	cbnz	r6, 2032 <am_hal_sysctrl_sleep+0x7a>
    202a:	f045 0508 	orr.w	r5, r5, #8
        //
        // Check if special buck handling is needed
        //
        bBuckZX_chk = buckZX_chk();

        if ( bBuckZX_chk )
    202e:	2d0f      	cmp	r5, #15
    2030:	d00a      	beq.n	2048 <am_hal_sysctrl_sleep+0x90>
        }

        //
        // Execute the sleep instruction.
        //
        AM_ASM_WFI;
    2032:	bf30      	wfi

        //
        // Return from sleep
        //
        if ( bBuckZX_chk )
    2034:	2d0f      	cmp	r5, #15
    2036:	d01a      	beq.n	206e <am_hal_sysctrl_sleep+0xb6>
        else
        {
            //
            // Since we're not doing anything, we're done, so set the done flag.
            //
            g_bBuckRestoreComplete = true;
    2038:	4f29      	ldr	r7, [pc, #164]	; (20e0 <am_hal_sysctrl_sleep+0x128>)
    203a:	2101      	movs	r1, #1
    }

    //
    // Restore the interrupt state.
    //
    am_hal_interrupt_master_set(ui32Critical);
    203c:	4620      	mov	r0, r4
        else
        {
            //
            // Since we're not doing anything, we're done, so set the done flag.
            //
            g_bBuckRestoreComplete = true;
    203e:	7039      	strb	r1, [r7, #0]
    }

    //
    // Restore the interrupt state.
    //
    am_hal_interrupt_master_set(ui32Critical);
    2040:	f7ff fd8a 	bl	1b58 <am_hal_interrupt_master_set>
}
    2044:	b003      	add	sp, #12
    2046:	bdf0      	pop	{r4, r5, r6, r7, pc}
        //
        bBuckZX_chk = buckZX_chk();

        if ( bBuckZX_chk )
        {
            ui32BuckTimer = g_ui32BuckTimer - 1;
    2048:	683a      	ldr	r2, [r7, #0]
    204a:	1e50      	subs	r0, r2, #1
    204c:	9000      	str	r0, [sp, #0]
            //
            // Before going to sleep, clear the buck timers.
            // This will also handle the case where we're going back to
            // sleep before the buck sequence has even completed.
            //
            am_hal_ctimer_clear(ui32BuckTimer, AM_HAL_CTIMER_BOTH);
    204e:	9800      	ldr	r0, [sp, #0]
    2050:	f04f 31ff 	mov.w	r1, #4294967295
    2054:	f7ff fcd4 	bl	1a00 <am_hal_ctimer_clear>

            //
            // Set CMPR0 of both timerA and timerB to the period value
            //
            #define     TIMER_PERIOD_BUCKS  1
            am_hal_ctimer_period_set(ui32BuckTimer,
    2058:	9800      	ldr	r0, [sp, #0]
    205a:	4633      	mov	r3, r6
    205c:	f04f 1201 	mov.w	r2, #65537	; 0x10001
    2060:	f04f 31ff 	mov.w	r1, #4294967295
    2064:	f7ff fce0 	bl	1a28 <am_hal_ctimer_period_set>
                                     0);

            //
            // Disable bucks before going to sleep.
            //
            am_hal_pwrctrl_bucks_disable();
    2068:	f7ff ff78 	bl	1f5c <am_hal_pwrctrl_bucks_disable>
    206c:	e7e1      	b.n	2032 <am_hal_sysctrl_sleep+0x7a>
    bool bDoRestore = false;

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    206e:	f3ef 8310 	mrs	r3, PRIMASK
    2072:	9301      	str	r3, [sp, #4]
    2074:	b672      	cpsid	i

    //
    // Get the current zero cross trim values.
    //
    ui32SaveCore = AM_BFR(MCUCTRL, BUCK3, COREBUCKZXTRIM);
    2076:	4e1b      	ldr	r6, [pc, #108]	; (20e4 <am_hal_sysctrl_sleep+0x12c>)
    2078:	6832      	ldr	r2, [r6, #0]
    ui32SaveMem  = AM_BFR(MCUCTRL, BUCK3, MEMBUCKZXTRIM);
    207a:	6832      	ldr	r2, [r6, #0]
    //
    if ( bDoRestore )
    {
        if ( ui32Flags & SETBUCKZX_RESTORE_CORE_ONLY )
        {
            AM_BFW(MCUCTRL, BUCK3, COREBUCKZXTRIM, ui32NewCore);
    207c:	6835      	ldr	r5, [r6, #0]
    207e:	f025 0c3c 	bic.w	ip, r5, #60	; 0x3c
    2082:	f04c 021c 	orr.w	r2, ip, #28
    2086:	6032      	str	r2, [r6, #0]
        }

        if ( ui32Flags & SETBUCKZX_RESTORE_MEM_ONLY )
        {
            AM_BFW(MCUCTRL, BUCK3, MEMBUCKZXTRIM,  ui32NewMem);
    2088:	6830      	ldr	r0, [r6, #0]
    208a:	f420 31f0 	bic.w	r1, r0, #122880	; 0x1e000
    208e:	f441 4360 	orr.w	r3, r1, #57344	; 0xe000
    2092:	6033      	str	r3, [r6, #0]
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    2094:	9e01      	ldr	r6, [sp, #4]
    2096:	f386 8810 	msr	PRIMASK, r6
                      SETBUCKZX_RESTORE_BOTH );

            //
            // Delay for 2us before enabling bucks.
            //
            am_hal_flash_delay( FLASH_CYCLES_US(2) );
    209a:	201c      	movs	r0, #28
    209c:	f7ff fd26 	bl	1aec <am_hal_flash_delay>

            //
            // Turn on the bucks
            //
            am_hal_pwrctrl_bucks_enable();
    20a0:	f7ff ff40 	bl	1f24 <am_hal_pwrctrl_bucks_enable>

            //
            // Get the actual timer number
            //
            ui32BuckTimer = g_ui32BuckTimer - 1;
    20a4:	683f      	ldr	r7, [r7, #0]
            g_bBuckRestoreComplete = false;

            //
            // Initialize the input flags
            //
            g_ui32BuckInputs = 0;
    20a6:	4910      	ldr	r1, [pc, #64]	; (20e8 <am_hal_sysctrl_sleep+0x130>)
            ui32BuckTimer = g_ui32BuckTimer - 1;

            //
            // Initialize the complete flag
            //
            g_bBuckRestoreComplete = false;
    20a8:	4d0d      	ldr	r5, [pc, #52]	; (20e0 <am_hal_sysctrl_sleep+0x128>)
    20aa:	2200      	movs	r2, #0
            am_hal_pwrctrl_bucks_enable();

            //
            // Get the actual timer number
            //
            ui32BuckTimer = g_ui32BuckTimer - 1;
    20ac:	1e7b      	subs	r3, r7, #1
            g_ui32BuckInputs = 0;

            //
            // Delay for 5us to make sure we're receiving clean buck signals.
            //
            am_hal_flash_delay( FLASH_CYCLES_US(5) );
    20ae:	204c      	movs	r0, #76	; 0x4c
            am_hal_pwrctrl_bucks_enable();

            //
            // Get the actual timer number
            //
            ui32BuckTimer = g_ui32BuckTimer - 1;
    20b0:	9300      	str	r3, [sp, #0]

            //
            // Initialize the complete flag
            //
            g_bBuckRestoreComplete = false;
    20b2:	702a      	strb	r2, [r5, #0]

            //
            // Initialize the input flags
            //
            g_ui32BuckInputs = 0;
    20b4:	600a      	str	r2, [r1, #0]

            //
            // Delay for 5us to make sure we're receiving clean buck signals.
            //
            am_hal_flash_delay( FLASH_CYCLES_US(5) );
    20b6:	f7ff fd19 	bl	1aec <am_hal_flash_delay>

            //
            // Start timers (set the enable bit, clear the clear bit)
            //
            am_hal_ctimer_start(ui32BuckTimer, AM_HAL_CTIMER_BOTH);
    20ba:	9800      	ldr	r0, [sp, #0]
    20bc:	f04f 31ff 	mov.w	r1, #4294967295
    20c0:	f7ff fc84 	bl	19cc <am_hal_ctimer_start>
    20c4:	e789      	b.n	1fda <am_hal_sysctrl_sleep+0x22>
    20c6:	bf00      	nop
    20c8:	e000ed10 	.word	0xe000ed10
    20cc:	40020250 	.word	0x40020250
    20d0:	4002000c 	.word	0x4002000c
    20d4:	10001198 	.word	0x10001198
    20d8:	40021000 	.word	0x40021000
    20dc:	40021008 	.word	0x40021008
    20e0:	10001190 	.word	0x10001190
    20e4:	40020068 	.word	0x40020068
    20e8:	10001194 	.word	0x10001194

000020ec <am_hal_tpiu_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_tpiu_enable(am_hal_tpiu_config_t *psConfig)
{
    20ec:	b538      	push	{r3, r4, r5, lr}
    ui32ITMbitrate = psConfig->ui32SetItmBaud;

    //
    // TPIU formatter & flush control register.
    //
    AM_REG(TPIU, FFCR) = 0;
    20ee:	4a22      	ldr	r2, [pc, #136]	; (2178 <am_hal_tpiu_enable+0x8c>)
void
am_hal_tpiu_enable(am_hal_tpiu_config_t *psConfig)
{
    uint32_t ui32HFRC, ui32SWOscaler, ui32ITMbitrate;

    ui32ITMbitrate = psConfig->ui32SetItmBaud;
    20f0:	6803      	ldr	r3, [r0, #0]

    //
    // TPIU formatter & flush control register.
    //
    AM_REG(TPIU, FFCR) = 0;
    20f2:	2100      	movs	r1, #0
    20f4:	6011      	str	r1, [r2, #0]

    if ( ui32ITMbitrate )
    20f6:	b333      	cbz	r3, 2146 <am_hal_tpiu_enable+0x5a>
    {
        //
        // Set the Current Parallel Port Size (note - only 1 bit can be set).
        //
        AM_REG(TPIU, CSPSR) = AM_REG_TPIU_CSPSR_CWIDTH_1BIT;
    20f8:	4d20      	ldr	r5, [pc, #128]	; (217c <am_hal_tpiu_enable+0x90>)

        //
        // Use some default assumptions to set the ITM frequency.
        //
        if ( (ui32ITMbitrate < AM_HAL_TPIU_BAUD_57600 )  ||
    20fa:	4921      	ldr	r1, [pc, #132]	; (2180 <am_hal_tpiu_enable+0x94>)
             (ui32ITMbitrate > AM_HAL_TPIU_BAUD_2M ) )
        {
            ui32ITMbitrate = AM_HAL_TPIU_BAUD_DEFAULT;
    20fc:	4a21      	ldr	r2, [pc, #132]	; (2184 <am_hal_tpiu_enable+0x98>)
    if ( ui32ITMbitrate )
    {
        //
        // Set the Current Parallel Port Size (note - only 1 bit can be set).
        //
        AM_REG(TPIU, CSPSR) = AM_REG_TPIU_CSPSR_CWIDTH_1BIT;
    20fe:	2401      	movs	r4, #1

        //
        // Use some default assumptions to set the ITM frequency.
        //
        if ( (ui32ITMbitrate < AM_HAL_TPIU_BAUD_57600 )  ||
    2100:	f5a3 4c61 	sub.w	ip, r3, #57600	; 0xe100
    if ( ui32ITMbitrate )
    {
        //
        // Set the Current Parallel Port Size (note - only 1 bit can be set).
        //
        AM_REG(TPIU, CSPSR) = AM_REG_TPIU_CSPSR_CWIDTH_1BIT;
    2104:	602c      	str	r4, [r5, #0]
        // Use some default assumptions to set the ITM frequency.
        //
        if ( (ui32ITMbitrate < AM_HAL_TPIU_BAUD_57600 )  ||
             (ui32ITMbitrate > AM_HAL_TPIU_BAUD_2M ) )
        {
            ui32ITMbitrate = AM_HAL_TPIU_BAUD_DEFAULT;
    2106:	458c      	cmp	ip, r1
    2108:	bf94      	ite	ls
    210a:	461d      	movls	r5, r3
    210c:	4615      	movhi	r5, r2
        }

        //
        // Get the current HFRC frequency.
        //
        ui32HFRC = am_hal_clkgen_sysclk_get();
    210e:	f7ff fbdb 	bl	18c8 <am_hal_clkgen_sysclk_get>

        //
        // Compute the SWO scaler value.
        //
        if ( ui32HFRC != 0xFFFFFFFF )
    2112:	1c43      	adds	r3, r0, #1
    2114:	d02e      	beq.n	2174 <am_hal_tpiu_enable+0x88>
    2116:	08c3      	lsrs	r3, r0, #3
    2118:	fbb3 fef5 	udiv	lr, r3, r5
    211c:	f10e 31ff 	add.w	r1, lr, #4294967295
    2120:	b288      	uxth	r0, r1
        }

        //
        // Set the scaler value.
        //
        AM_REG(TPIU, ACPR) = AM_REG_TPIU_ACPR_SWOSCALER(ui32SWOscaler);
    2122:	4a19      	ldr	r2, [pc, #100]	; (2188 <am_hal_tpiu_enable+0x9c>)

        //
        // Set for UART mode
        //
        AM_REG(TPIU, SPPR) = AM_REG_TPIU_SPPR_TXMODE_UART;
    2124:	4c19      	ldr	r4, [pc, #100]	; (218c <am_hal_tpiu_enable+0xa0>)

        //
        // Enable the TPIU clock source in MCU control.
        // Set TPIU clock for HFRC/8 (6 or 3 MHz) operation.
        //
        AM_REGn(MCUCTRL, 0, TPIUCTRL) =
    2126:	4b1a      	ldr	r3, [pc, #104]	; (2190 <am_hal_tpiu_enable+0xa4>)

        //
        // Make sure we are not in test mode (important for proper deep sleep
        // operation).
        //
        AM_REG(TPIU, ITCTRL) = AM_REG_TPIU_ITCTRL_MODE_NORMAL;
    2128:	491a      	ldr	r1, [pc, #104]	; (2194 <am_hal_tpiu_enable+0xa8>)
        }

        //
        // Set the scaler value.
        //
        AM_REG(TPIU, ACPR) = AM_REG_TPIU_ACPR_SWOSCALER(ui32SWOscaler);
    212a:	6010      	str	r0, [r2, #0]

        //
        // Set for UART mode
        //
        AM_REG(TPIU, SPPR) = AM_REG_TPIU_SPPR_TXMODE_UART;
    212c:	2502      	movs	r5, #2

        //
        // Make sure we are not in test mode (important for proper deep sleep
        // operation).
        //
        AM_REG(TPIU, ITCTRL) = AM_REG_TPIU_ITCTRL_MODE_NORMAL;
    212e:	2000      	movs	r0, #0

        //
        // Enable the TPIU clock source in MCU control.
        // Set TPIU clock for HFRC/8 (6 or 3 MHz) operation.
        //
        AM_REGn(MCUCTRL, 0, TPIUCTRL) =
    2130:	f240 2201 	movw	r2, #513	; 0x201
        AM_REG(TPIU, ACPR) = AM_REG_TPIU_ACPR_SWOSCALER(ui32SWOscaler);

        //
        // Set for UART mode
        //
        AM_REG(TPIU, SPPR) = AM_REG_TPIU_SPPR_TXMODE_UART;
    2134:	6025      	str	r5, [r4, #0]

        //
        // Make sure we are not in test mode (important for proper deep sleep
        // operation).
        //
        AM_REG(TPIU, ITCTRL) = AM_REG_TPIU_ITCTRL_MODE_NORMAL;
    2136:	6008      	str	r0, [r1, #0]

        //
        // Enable the TPIU clock source in MCU control.
        // Set TPIU clock for HFRC/8 (6 or 3 MHz) operation.
        //
        AM_REGn(MCUCTRL, 0, TPIUCTRL) =
    2138:	601a      	str	r2, [r3, #0]
    }

    //
    // Wait for 50us for the data to flush out.
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    213a:	f44f 7047 	mov.w	r0, #796	; 0x31c
}
    213e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    }

    //
    // Wait for 50us for the data to flush out.
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    2142:	f7ff bcd3 	b.w	1aec <am_hal_flash_delay>
        //

        //
        // Set the Asynchronous Clock Prescaler Register.
        //
        AM_REG(TPIU, ACPR) = psConfig->ui32ClockPrescaler;
    2146:	4c10      	ldr	r4, [pc, #64]	; (2188 <am_hal_tpiu_enable+0x9c>)
    2148:	6905      	ldr	r5, [r0, #16]
    214a:	6025      	str	r5, [r4, #0]

        //
        // Set the Selected Pin Protocol Register.
        //  e.g. AM_REG_TPIU_SPPR_TXMODE_UART
        //
        AM_REG(TPIU, SPPR) = psConfig->ui32PinProtocol;
    214c:	6882      	ldr	r2, [r0, #8]
    214e:	f8c4 20e0 	str.w	r2, [r4, #224]	; 0xe0
        //
        // Set the Current Parallel Port Size (note - only 1 bit can be set).
        // This may be redundant if the user has selected a serial protocol,
        // but we'll set it anyway.
        //
        AM_REG(TPIU, CSPSR) = (1 << (psConfig->ui32ParallelPortSize - 1));
    2152:	68c3      	ldr	r3, [r0, #12]
    2154:	4c09      	ldr	r4, [pc, #36]	; (217c <am_hal_tpiu_enable+0x90>)

        //
        // Set the clock freq in the MCUCTRL register.
        //
        AM_REG(MCUCTRL, TPIUCTRL) |= psConfig->ui32TraceClkIn;
    2156:	490e      	ldr	r1, [pc, #56]	; (2190 <am_hal_tpiu_enable+0xa4>)
        //
        // Set the Current Parallel Port Size (note - only 1 bit can be set).
        // This may be redundant if the user has selected a serial protocol,
        // but we'll set it anyway.
        //
        AM_REG(TPIU, CSPSR) = (1 << (psConfig->ui32ParallelPortSize - 1));
    2158:	1e5d      	subs	r5, r3, #1
    215a:	2201      	movs	r2, #1
    215c:	40aa      	lsls	r2, r5
    215e:	6022      	str	r2, [r4, #0]

        //
        // Set the clock freq in the MCUCTRL register.
        //
        AM_REG(MCUCTRL, TPIUCTRL) |= psConfig->ui32TraceClkIn;
    2160:	680b      	ldr	r3, [r1, #0]
    2162:	6840      	ldr	r0, [r0, #4]
    2164:	4318      	orrs	r0, r3
    2166:	6008      	str	r0, [r1, #0]

    //
    // Wait for 50us for the data to flush out.
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
}
    2168:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    }

    //
    // Wait for 50us for the data to flush out.
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    216c:	f44f 7047 	mov.w	r0, #796	; 0x31c
    2170:	f7ff bcbc 	b.w	1aec <am_hal_flash_delay>
    2174:	2005      	movs	r0, #5
    2176:	e7d4      	b.n	2122 <am_hal_tpiu_enable+0x36>
    2178:	e0040304 	.word	0xe0040304
    217c:	e0040004 	.word	0xe0040004
    2180:	001da380 	.word	0x001da380
    2184:	000f4240 	.word	0x000f4240
    2188:	e0040010 	.word	0xe0040010
    218c:	e00400f0 	.word	0xe00400f0
    2190:	40020250 	.word	0x40020250
    2194:	e0040f00 	.word	0xe0040f00

00002198 <am_hal_tpiu_disable>:
am_hal_tpiu_disable(void)
{
    //
    // Disable the TPIU clock source in MCU control.
    //
    AM_REG(MCUCTRL, TPIUCTRL) = AM_REG_MCUCTRL_TPIUCTRL_CLKSEL_0MHz |
    2198:	4b01      	ldr	r3, [pc, #4]	; (21a0 <am_hal_tpiu_disable+0x8>)
    219a:	2200      	movs	r2, #0
    219c:	601a      	str	r2, [r3, #0]
    219e:	4770      	bx	lr
    21a0:	40020250 	.word	0x40020250

000021a4 <am_hal_vcomp_disable>:
//
//*****************************************************************************
void
am_hal_vcomp_disable(void)
{
    AM_REG(VCOMP, PWDKEY) = AM_REG_VCOMP_PWDKEY_KEYVAL;
    21a4:	4b01      	ldr	r3, [pc, #4]	; (21ac <am_hal_vcomp_disable+0x8>)
    21a6:	2237      	movs	r2, #55	; 0x37
    21a8:	601a      	str	r2, [r3, #0]
    21aa:	4770      	bx	lr
    21ac:	4000c008 	.word	0x4000c008
    21b0:	20434441 	.word	0x20434441
    21b4:	6d617845 	.word	0x6d617845
    21b8:	20656c70 	.word	0x20656c70
    21bc:	31207461 	.word	0x31207461
    21c0:	77207a48 	.word	0x77207a48
    21c4:	20687469 	.word	0x20687469
    21c8:	20434441 	.word	0x20434441
    21cc:	61736964 	.word	0x61736964
    21d0:	64656c62 	.word	0x64656c62
    21d4:	74656220 	.word	0x74656220
    21d8:	6e656577 	.word	0x6e656577
    21dc:	6d617320 	.word	0x6d617320
    21e0:	73656c70 	.word	0x73656c70
    21e4:	0000000a 	.word	0x0000000a
    21e8:	0a0a0a0a 	.word	0x0a0a0a0a
    21ec:	0a0a0a0a 	.word	0x0a0a0a0a
    21f0:	0a0a0a0a 	.word	0x0a0a0a0a
    21f4:	0a0a0a0a 	.word	0x0a0a0a0a
    21f8:	00000a0a 	.word	0x00000a0a
    21fc:	69797254 	.word	0x69797254
    2200:	7420676e 	.word	0x7420676e
    2204:	6f63206f 	.word	0x6f63206f
    2208:	6769666e 	.word	0x6769666e
    220c:	20657275 	.word	0x20657275
    2210:	41206e61 	.word	0x41206e61
    2214:	73204344 	.word	0x73204344
    2218:	20746f6c 	.word	0x20746f6c
    221c:	74616874 	.word	0x74616874
    2220:	656f6420 	.word	0x656f6420
    2224:	74276e73 	.word	0x74276e73
    2228:	69786520 	.word	0x69786520
    222c:	002e7473 	.word	0x002e7473
    2230:	2e5c2e2e 	.word	0x2e5c2e2e
    2234:	6d615c2e 	.word	0x6d615c2e
    2238:	6c61685f 	.word	0x6c61685f
    223c:	6364615f 	.word	0x6364615f
    2240:	0000632e 	.word	0x0000632e

00002244 <am_hal_cachectrl_defaults>:
    2244:	50000001 00010300 00010101 685f6d61     ...P........am_h
    2254:	635f6c61 65676b6c 79735f6e 6b6c6373     al_clkgen_sysclk
    2264:	6c65735f 28746365 69203a29 6c61766e     _select(): inval
    2274:	63206469 6b636f6c 74657320 676e6974     id clock setting
    2284:	0000002e 2e5c2e2e 6d615c2e 6c61685f     ......\..\am_hal
    2294:	6b6c635f 2e6e6567 00000063 6e6e6143     _clkgen.c...Cann
    22a4:	6520746f 6c62616e 6f6d2065 74206572     ot enable more t
    22b4:	206e6168 20656e6f 69726570 72656870     han one peripher
    22c4:	61206c61 20612074 656d6974 0000002e     al at a time....
    22d4:	2e5c2e2e 6d615c2e 6c61685f 7277705f     ..\..\am_hal_pwr
    22e4:	6c727463 0000632e                       ctrl.c..
