Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: master_control22.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "master_control22.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "master_control22"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : master_control22
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "master_in_dual_fsm.v" in library work
Module <master_control22> compiled
No errors in compilation
Analysis of file <"master_control22.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <master_control22> in library <work> with parameters.
	M1_STATE_ACK = "00000000000000000000000000000100"
	M1_STATE_ADDR = "00000000000000000000000000000010"
	M1_STATE_DATA = "00000000000000000000000000000101"
	M1_STATE_IDLE = "00000000000000000000000000000000"
	M1_STATE_READ = "00000000000000000000000000001001"
	M1_STATE_RW = "00000000000000000000000000000011"
	M1_STATE_START = "00000000000000000000000000000001"
	M1_STATE_STOP = "00000000000000000000000000000110"
	M1_STATE_WACK2 = "00000000000000000000000000000111"
	M1_STATE_WRITE = "00000000000000000000000000001000"
	STATE_ACK = "00000000000000000000000000000100"
	STATE_ADDR = "00000000000000000000000000000010"
	STATE_DATA = "00000000000000000000000000000101"
	STATE_IDLE = "00000000000000000000000000000000"
	STATE_READ = "00000000000000000000000000001001"
	STATE_RW = "00000000000000000000000000000011"
	STATE_START = "00000000000000000000000000000001"
	STATE_STOP = "00000000000000000000000000000110"
	STATE_WACK2 = "00000000000000000000000000000111"
	STATE_WRITE = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <master_control22>.
	M1_STATE_ACK = 32'sb00000000000000000000000000000100
	M1_STATE_ADDR = 32'sb00000000000000000000000000000010
	M1_STATE_DATA = 32'sb00000000000000000000000000000101
	M1_STATE_IDLE = 32'sb00000000000000000000000000000000
	M1_STATE_READ = 32'sb00000000000000000000000000001001
	M1_STATE_RW = 32'sb00000000000000000000000000000011
	M1_STATE_START = 32'sb00000000000000000000000000000001
	M1_STATE_STOP = 32'sb00000000000000000000000000000110
	M1_STATE_WACK2 = 32'sb00000000000000000000000000000111
	M1_STATE_WRITE = 32'sb00000000000000000000000000001000
	STATE_ACK = 32'sb00000000000000000000000000000100
	STATE_ADDR = 32'sb00000000000000000000000000000010
	STATE_DATA = 32'sb00000000000000000000000000000101
	STATE_IDLE = 32'sb00000000000000000000000000000000
	STATE_READ = 32'sb00000000000000000000000000001001
	STATE_RW = 32'sb00000000000000000000000000000011
	STATE_START = 32'sb00000000000000000000000000000001
	STATE_STOP = 32'sb00000000000000000000000000000110
	STATE_WACK2 = 32'sb00000000000000000000000000000111
	STATE_WRITE = 32'sb00000000000000000000000000001000
Module <master_control22> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <addr> in unit <master_control22> has a constant value of 0000101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <m1_addr> in unit <master_control22> has a constant value of 1000111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data> in unit <master_control22> has a constant value of 00000101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <m1_data> in unit <master_control22> has a constant value of 01110010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rw1> in unit <master_control22> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <master_control22>.
    Related source file is "master_in_dual_fsm.v".
WARNING:Xst:646 - Signal <slave_data_read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <save_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <save_add> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m1_slave_data_read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m1_save_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m1_save_add> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 110 is never reached in FSM <state_lcd>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 2                                              |
    | Outputs            | 12                                             |
    | Clock              | clk1                      (rising_edge)        |
    | Clock enable       | arb_control               (negative)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <m1_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 2                                              |
    | Outputs            | 12                                             |
    | Clock              | clk1                      (rising_edge)        |
    | Clock enable       | arb_control               (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state_lcd>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 7                                              |
    | Clock              | en                        (rising_edge)        |
    | Clock enable       | reset                     (negative)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 7-bit latch for signal <cathode>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8x1-bit ROM for signal <$COND_4>.
    Found 7x1-bit ROM for signal <$COND_3>.
    Found 8x1-bit ROM for signal <$COND_2>.
    Found 7x1-bit ROM for signal <$COND_1>.
    Found 7-bit register for signal <LED_ADDR>.
    Found 7-bit register for signal <SEVEN_ADDR>.
    Found 8-bit register for signal <SEVEN_DATA>.
    Found 8-bit register for signal <db>.
    Found 1-bit register for signal <en>.
    Found 1-bit register for signal <i2c_sda>.
    Found 1-bit register for signal <m1_i2c_sda>.
    Found 1-bit register for signal <rs>.
    Found 7-bit register for signal <A>.
    Found 2-bit up counter for signal <ab>.
    Found 2-bit comparator less for signal <ab$cmp_lt0000> created at line 353.
    Found 7-bit register for signal <C>.
    Found 1-bit register for signal <clk1>.
    Found 9-bit up counter for signal <clk_count>.
    Found 9-bit comparator less for signal <clk_count$cmp_lt0000> created at line 124.
    Found 1-bit register for signal <clk_div>.
    Found 8-bit register for signal <count>.
    Found 8-bit subtractor for signal <count$addsub0000>.
    Found 10-bit up counter for signal <count1>.
    Found 10-bit comparator less for signal <count1$cmp_lt0000> created at line 345.
    Found 24-bit up counter for signal <count3>.
    Found 8-bit register for signal <D>.
    Found 8-bit register for signal <E>.
    Found 1-bit register for signal <i2c_scl_enable>.
    Found 8-bit register for signal <m1_count>.
    Found 8-bit subtractor for signal <m1_count$addsub0000>.
    Found 1-bit register for signal <m1_i2c_scl_enable>.
    Found 7-bit register for signal <m1_sev_seg_add>.
    Found 8-bit register for signal <m1_sev_seg_data>.
    Found 7-bit register for signal <sev_seg_add>.
    Found 8-bit register for signal <sev_seg_data>.
    Found 3-bit up counter for signal <w>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   4 ROM(s).
	inferred   5 Counter(s).
	inferred 114 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <master_control22> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 7x1-bit ROM                                           : 2
 8x1-bit ROM                                           : 2
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 1
 8-bit subtractor                                      : 2
# Counters                                             : 5
 10-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 48
 1-bit register                                        : 38
 7-bit register                                        : 4
 8-bit register                                        : 6
# Latches                                              : 1
 7-bit latch                                           : 1
# Comparators                                          : 3
 10-bit comparator less                                : 1
 2-bit comparator less                                 : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <state_lcd/FSM> on signal <state_lcd[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 001000
 100   | 010000
 101   | 100000
 110   | unreached
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <m1_state/FSM> on signal <m1_state[1:9]> with one-hot encoding.
-----------------------
 State    | Encoding
-----------------------
 00000000 | 000000001
 00000001 | 000000010
 00000010 | 000000100
 00000011 | 000001000
 00000100 | 000010000
 00001001 | 000100000
 00001000 | 001000000
 00000111 | 010000000
 00000110 | 100000000
-----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:9]> with one-hot encoding.
-----------------------
 State    | Encoding
-----------------------
 00000000 | 000000001
 00000001 | 000000010
 00000010 | 000000100
 00000011 | 000001000
 00000100 | 000010000
 00001001 | 000100000
 00001000 | 001000000
 00000111 | 010000000
 00000110 | 100000000
-----------------------

Synthesizing (advanced) Unit <master_control22>.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <m1_count> prevents it from being combined with the ROM <Mrom__COND_4> for implementation as read-only block RAM.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <m1_count> prevents it from being combined with the ROM <Mrom__COND_3> for implementation as read-only block RAM.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <count> prevents it from being combined with the ROM <Mrom__COND_2> for implementation as read-only block RAM.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <count> prevents it from being combined with the ROM <Mrom__COND_1> for implementation as read-only block RAM.
Unit <master_control22> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 4
 7x1-bit ROM                                           : 2
 8x1-bit ROM                                           : 2
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 1
 8-bit subtractor                                      : 2
# Counters                                             : 5
 10-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 114
 Flip-Flops                                            : 114
# Latches                                              : 1
 7-bit latch                                           : 1
# Comparators                                          : 3
 10-bit comparator less                                : 1
 2-bit comparator less                                 : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <db_7> (without init value) has a constant value of 0 in block <master_control22>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <master_control22> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block master_control22, actual ratio is 23.
FlipFlop count_0 has been replicated 1 time(s)
FlipFlop m1_count_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 187
 Flip-Flops                                            : 187

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : master_control22.ngr
Top Level Output File Name         : master_control22
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 52

Cell Usage :
# BELS                             : 503
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 40
#      LUT2                        : 26
#      LUT2_D                      : 3
#      LUT2_L                      : 2
#      LUT3                        : 74
#      LUT3_D                      : 9
#      LUT3_L                      : 10
#      LUT4                        : 191
#      LUT4_D                      : 6
#      LUT4_L                      : 24
#      MUXCY                       : 46
#      MUXF5                       : 18
#      VCC                         : 1
#      XORCY                       : 43
# FlipFlops/Latches                : 194
#      FDE                         : 86
#      FDR                         : 48
#      FDRE                        : 41
#      FDRS                        : 3
#      FDS                         : 6
#      FDSE                        : 3
#      LD_1                        : 7
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 51
#      IBUF                        : 3
#      OBUF                        : 48
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      210  out of    960    21%  
 Number of Slice Flip Flops:            187  out of   1920     9%  
 Number of 4 input LUTs:                394  out of   1920    20%  
 Number of IOs:                          52
 Number of bonded IOBs:                  52  out of     83    62%  
    IOB Flip Flops:                       7
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 35    |
clk11                              | BUFG                   | 133   |
reset                              | IBUF+BUFG              | 7     |
clk_div                            | NONE(ab_0)             | 2     |
en_OBUF                            | NONE(w_0)              | 17    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.827ns (Maximum Frequency: 146.477MHz)
   Minimum input arrival time before clock: 7.198ns
   Maximum output required time after clock: 6.425ns
   Maximum combinational path delay: 7.065ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.119ns (frequency: 195.351MHz)
  Total number of paths / destination ports: 1036 / 69
-------------------------------------------------------------------------
Delay:               5.119ns (Levels of Logic = 7)
  Source:            count3_8 (FF)
  Destination:       en (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count3_8 to en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  count3_8 (count3_8)
     LUT4:I0->O            1   0.704   0.000  count3_cmp_eq0000_wg_lut<0> (count3_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  count3_cmp_eq0000_wg_cy<0> (count3_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  count3_cmp_eq0000_wg_cy<1> (count3_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  count3_cmp_eq0000_wg_cy<2> (count3_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  count3_cmp_eq0000_wg_cy<3> (count3_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  count3_cmp_eq0000_wg_cy<4> (count3_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O          25   0.331   1.260  count3_cmp_eq0000_wg_cy<5> (count3_cmp_eq0000)
     FDR:R                     0.911          en
    ----------------------------------------
    Total                      5.119ns (3.237ns logic, 1.882ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk11'
  Clock period: 6.827ns (frequency: 146.477MHz)
  Total number of paths / destination ports: 1590 / 224
-------------------------------------------------------------------------
Delay:               6.827ns (Levels of Logic = 4)
  Source:            m1_count_2 (FF)
  Destination:       i2c_sda (FF)
  Source Clock:      clk11 rising
  Destination Clock: clk11 rising

  Data Path: m1_count_2 to i2c_sda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.591   1.339  m1_count_2 (m1_count_2)
     LUT3:I0->O            8   0.704   0.836  Mrom__COND_311 (Mrom__COND_3)
     LUT4:I1->O            2   0.704   0.482  m1_i2c_sda_mux000021 (N74)
     LUT3:I2->O            1   0.704   0.455  i2c_sda_mux000014 (i2c_sda_mux000014)
     LUT4:I2->O            1   0.704   0.000  i2c_sda_mux0000108 (i2c_sda_mux0000)
     FDS:D                     0.308          i2c_sda
    ----------------------------------------
    Total                      6.827ns (3.715ns logic, 3.112ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div'
  Clock period: 3.995ns (frequency: 250.283MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               3.995ns (Levels of Logic = 1)
  Source:            ab_1 (FF)
  Destination:       ab_0 (FF)
  Source Clock:      clk_div rising
  Destination Clock: clk_div rising

  Data Path: ab_1 to ab_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             36   0.591   1.342  ab_1 (ab_1)
     LUT2:I1->O            2   0.704   0.447  ab_not00011 (ab_not0001)
     FDR:R                     0.911          ab_0
    ----------------------------------------
    Total                      3.995ns (2.206ns logic, 1.789ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'en_OBUF'
  Clock period: 5.913ns (frequency: 169.119MHz)
  Total number of paths / destination ports: 149 / 28
-------------------------------------------------------------------------
Delay:               5.913ns (Levels of Logic = 3)
  Source:            state_lcd_FSM_FFd6 (FF)
  Destination:       db_2 (FF)
  Source Clock:      en_OBUF rising
  Destination Clock: en_OBUF rising

  Data Path: state_lcd_FSM_FFd6 to db_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.743  state_lcd_FSM_FFd6 (state_lcd_FSM_FFd6)
     LUT3:I2->O            1   0.704   0.424  rs_or0000_SW0 (N4)
     LUT4_D:I3->O          7   0.704   0.712  rs_or0000 (rs_or0000)
     LUT4:I3->O            1   0.704   0.420  db_mux0000<1>155 (db_mux0000<1>155)
     FDS:S                     0.911          db_6
    ----------------------------------------
    Total                      5.913ns (3.614ns logic, 2.299ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk11'
  Total number of paths / destination ports: 313 / 213
-------------------------------------------------------------------------
Offset:              6.488ns (Levels of Logic = 3)
  Source:            arb_control (PAD)
  Destination:       SEVEN_DATA_0 (FF)
  Destination Clock: clk11 rising

  Data Path: arb_control to SEVEN_DATA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            84   1.218   1.454  arb_control_IBUF (arb_control_IBUF)
     LUT4:I0->O            8   0.704   0.836  LED_ADDR_not000150 (LED_ADDR_not0001)
     LUT2:I1->O           15   0.704   1.017  SEVEN_DATA_not00011 (SEVEN_DATA_not0001)
     FDE:CE                    0.555          SEVEN_DATA_0
    ----------------------------------------
    Total                      6.488ns (3.181ns logic, 3.307ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset'
  Total number of paths / destination ports: 25 / 7
-------------------------------------------------------------------------
Offset:              5.133ns (Levels of Logic = 4)
  Source:            arb_control (PAD)
  Destination:       cathode_0 (LATCH)
  Destination Clock: reset rising

  Data Path: arb_control to cathode_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            84   1.218   1.454  arb_control_IBUF (arb_control_IBUF)
     LUT3:I0->O            1   0.704   0.000  cathode_mux0000<4>1496_F (N221)
     MUXF5:I0->O           1   0.321   0.424  cathode_mux0000<4>1496 (cathode_mux0000<4>1496)
     LUT4:I3->O            1   0.704   0.000  cathode_mux0000<4>1527 (cathode_mux0000<4>)
     LD_1:D                    0.308          cathode_2
    ----------------------------------------
    Total                      5.133ns (3.255ns logic, 1.878ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'en_OBUF'
  Total number of paths / destination ports: 41 / 26
-------------------------------------------------------------------------
Offset:              7.198ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       db_3 (FF)
  Destination Clock: en_OBUF rising

  Data Path: reset to db_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            75   1.218   1.451  reset_IBUF (reset_IBUF1)
     LUT2:I0->O            2   0.704   0.526  db_mux0000<3>121 (N50)
     LUT4:I1->O            1   0.704   0.455  db_mux0000<4>125 (db_mux0000<4>125)
     LUT4:I2->O            1   0.704   0.424  db_mux0000<4>137 (db_mux0000<4>137)
     LUT4:I3->O            1   0.704   0.000  db_mux0000<4>1431 (db_mux0000<4>143)
     FDS:D                     0.308          db_3
    ----------------------------------------
    Total                      7.198ns (4.342ns logic, 2.856ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.653ns (Levels of Logic = 2)
  Source:            clk1 (FF)
  Destination:       m1_i2c_scl (PAD)
  Source Clock:      clk rising

  Data Path: clk1 to m1_i2c_scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.666  clk1 (clk11)
     LUT2:I1->O            1   0.704   0.420  m1_i2c_scl1 (m1_i2c_scl_OBUF)
     OBUF:I->O                 3.272          m1_i2c_scl_OBUF (m1_i2c_scl)
    ----------------------------------------
    Total                      5.653ns (4.567ns logic, 1.086ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk11'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              5.582ns (Levels of Logic = 2)
  Source:            m1_i2c_scl_enable (FF)
  Destination:       m1_i2c_scl (PAD)
  Source Clock:      clk11 rising

  Data Path: m1_i2c_scl_enable to m1_i2c_scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.595  m1_i2c_scl_enable (m1_i2c_scl_enable)
     LUT2:I0->O            1   0.704   0.420  m1_i2c_scl1 (m1_i2c_scl_OBUF)
     OBUF:I->O                 3.272          m1_i2c_scl_OBUF (m1_i2c_scl)
    ----------------------------------------
    Total                      5.582ns (4.567ns logic, 1.015ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'en_OBUF'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            db_6 (FF)
  Destination:       db<6> (PAD)
  Source Clock:      en_OBUF rising

  Data Path: db_6 to db<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.591   0.531  db_6 (db_6)
     OBUF:I->O                 3.272          db_6_OBUF (db<6>)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              6.425ns (Levels of Logic = 2)
  Source:            ab_1 (FF)
  Destination:       anode<1> (PAD)
  Source Clock:      clk_div rising

  Data Path: ab_1 to anode<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             36   0.591   1.438  ab_1 (ab_1)
     LUT3:I0->O            1   0.704   0.420  anode<1>1 (anode_1_OBUF)
     OBUF:I->O                 3.272          anode_1_OBUF (anode<1>)
    ----------------------------------------
    Total                      6.425ns (4.567ns logic, 1.858ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            cathode_6 (LATCH)
  Destination:       cathode<6> (PAD)
  Source Clock:      reset rising

  Data Path: cathode_6 to cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.676   0.420  cathode_6 (cathode_6)
     OBUF:I->O                 3.272          cathode_6_OBUF (cathode<6>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               7.065ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       anode<3> (PAD)

  Data Path: reset to anode<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            75   1.218   1.451  reset_IBUF (reset_IBUF1)
     LUT3:I0->O            1   0.704   0.420  anode<3>1 (anode_3_OBUF)
     OBUF:I->O                 3.272          anode_3_OBUF (anode<3>)
    ----------------------------------------
    Total                      7.065ns (5.194ns logic, 1.871ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.84 secs
 
--> 

Total memory usage is 321948 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   12 (   0 filtered)

