Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Apr 25 02:50:00 2022
| Host         : DESKTOP-MA229FL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  122         
TIMING-20  Warning           Non-clocked latch            40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1722)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (330)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1722)
---------------------------
 There are 118 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLKLDIV1HZ/curCounter_reg[23]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[10]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[11]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[12]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[13]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[14]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[15]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[16]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[17]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[18]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[19]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[20]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[21]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[22]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[23]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[24]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[25]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[26]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[27]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[28]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[29]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[30]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[31]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[32]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[33]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[34]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[35]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[36]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[37]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[38]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[39]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[3]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[4]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[5]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[6]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[7]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[8]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: LCDDISPLAY/FSM_onehot_c_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (330)
--------------------------------------------------
 There are 330 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  342          inf        0.000                      0                  342           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           342 Endpoints
Min Delay           342 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            LCDDISPLAY/cnt_20ms_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.037ns  (logic 1.577ns (15.710%)  route 8.460ns (84.290%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          6.287     7.740    LCDDISPLAY/rst_n_IBUF
    SLICE_X60Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  LCDDISPLAY/FSM_onehot_c_state[39]_i_2/O
                         net (fo=89, routed)          2.173    10.037    LCDDISPLAY/FSM_onehot_c_state[39]_i_2_n_0
    SLICE_X58Y84         FDCE                                         f  LCDDISPLAY/cnt_20ms_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            LCDDISPLAY/cnt_20ms_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.037ns  (logic 1.577ns (15.710%)  route 8.460ns (84.290%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          6.287     7.740    LCDDISPLAY/rst_n_IBUF
    SLICE_X60Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  LCDDISPLAY/FSM_onehot_c_state[39]_i_2/O
                         net (fo=89, routed)          2.173    10.037    LCDDISPLAY/FSM_onehot_c_state[39]_i_2_n_0
    SLICE_X58Y84         FDCE                                         f  LCDDISPLAY/cnt_20ms_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            LCDDISPLAY/cnt_20ms_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.037ns  (logic 1.577ns (15.710%)  route 8.460ns (84.290%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          6.287     7.740    LCDDISPLAY/rst_n_IBUF
    SLICE_X60Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  LCDDISPLAY/FSM_onehot_c_state[39]_i_2/O
                         net (fo=89, routed)          2.173    10.037    LCDDISPLAY/FSM_onehot_c_state[39]_i_2_n_0
    SLICE_X58Y84         FDCE                                         f  LCDDISPLAY/cnt_20ms_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            LCDDISPLAY/cnt_500hz_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.762ns  (logic 1.577ns (16.152%)  route 8.186ns (83.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          6.287     7.740    LCDDISPLAY/rst_n_IBUF
    SLICE_X60Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  LCDDISPLAY/FSM_onehot_c_state[39]_i_2/O
                         net (fo=89, routed)          1.899     9.762    LCDDISPLAY/FSM_onehot_c_state[39]_i_2_n_0
    SLICE_X61Y83         FDCE                                         f  LCDDISPLAY/cnt_500hz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            LCDDISPLAY/cnt_500hz_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.762ns  (logic 1.577ns (16.152%)  route 8.186ns (83.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          6.287     7.740    LCDDISPLAY/rst_n_IBUF
    SLICE_X60Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  LCDDISPLAY/FSM_onehot_c_state[39]_i_2/O
                         net (fo=89, routed)          1.899     9.762    LCDDISPLAY/FSM_onehot_c_state[39]_i_2_n_0
    SLICE_X61Y83         FDCE                                         f  LCDDISPLAY/cnt_500hz_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            LCDDISPLAY/cnt_500hz_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.762ns  (logic 1.577ns (16.152%)  route 8.186ns (83.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          6.287     7.740    LCDDISPLAY/rst_n_IBUF
    SLICE_X60Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  LCDDISPLAY/FSM_onehot_c_state[39]_i_2/O
                         net (fo=89, routed)          1.899     9.762    LCDDISPLAY/FSM_onehot_c_state[39]_i_2_n_0
    SLICE_X61Y83         FDCE                                         f  LCDDISPLAY/cnt_500hz_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            LCDDISPLAY/cnt_500hz_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.762ns  (logic 1.577ns (16.152%)  route 8.186ns (83.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          6.287     7.740    LCDDISPLAY/rst_n_IBUF
    SLICE_X60Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  LCDDISPLAY/FSM_onehot_c_state[39]_i_2/O
                         net (fo=89, routed)          1.899     9.762    LCDDISPLAY/FSM_onehot_c_state[39]_i_2_n_0
    SLICE_X61Y83         FDCE                                         f  LCDDISPLAY/cnt_500hz_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            LCDDISPLAY/cnt_500hz_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.762ns  (logic 1.577ns (16.152%)  route 8.186ns (83.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          6.287     7.740    LCDDISPLAY/rst_n_IBUF
    SLICE_X60Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  LCDDISPLAY/FSM_onehot_c_state[39]_i_2/O
                         net (fo=89, routed)          1.899     9.762    LCDDISPLAY/FSM_onehot_c_state[39]_i_2_n_0
    SLICE_X61Y83         FDCE                                         f  LCDDISPLAY/cnt_500hz_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            LCDDISPLAY/cnt_500hz_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.762ns  (logic 1.577ns (16.152%)  route 8.186ns (83.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          6.287     7.740    LCDDISPLAY/rst_n_IBUF
    SLICE_X60Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  LCDDISPLAY/FSM_onehot_c_state[39]_i_2/O
                         net (fo=89, routed)          1.899     9.762    LCDDISPLAY/FSM_onehot_c_state[39]_i_2_n_0
    SLICE_X61Y83         FDCE                                         f  LCDDISPLAY/cnt_500hz_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            LCDDISPLAY/cnt_500hz_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.762ns  (logic 1.577ns (16.152%)  route 8.186ns (83.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          6.287     7.740    LCDDISPLAY/rst_n_IBUF
    SLICE_X60Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  LCDDISPLAY/FSM_onehot_c_state[39]_i_2/O
                         net (fo=89, routed)          1.899     9.762    LCDDISPLAY/FSM_onehot_c_state[39]_i_2_n_0
    SLICE_X61Y83         FDCE                                         f  LCDDISPLAY/cnt_500hz_reg[18]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCDDISPLAY/FSM_onehot_n_state_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            LCDDISPLAY/FSM_onehot_c_state_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.178ns (78.378%)  route 0.049ns (21.622%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         LDCE                         0.000     0.000 r  LCDDISPLAY/FSM_onehot_n_state_reg[23]/G
    SLICE_X64Y80         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  LCDDISPLAY/FSM_onehot_n_state_reg[23]/Q
                         net (fo=1, routed)           0.049     0.227    LCDDISPLAY/FSM_onehot_n_state_reg_n_0_[23]
    SLICE_X65Y80         FDCE                                         r  LCDDISPLAY/FSM_onehot_c_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDISPLAY/FSM_onehot_c_state_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCDDISPLAY/FSM_onehot_n_state_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.535%)  route 0.113ns (44.465%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE                         0.000     0.000 r  LCDDISPLAY/FSM_onehot_c_state_reg[20]/C
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  LCDDISPLAY/FSM_onehot_c_state_reg[20]/Q
                         net (fo=3, routed)           0.113     0.254    LCDDISPLAY/FSM_onehot_c_state_reg_n_0_[20]
    SLICE_X64Y80         LDCE                                         r  LCDDISPLAY/FSM_onehot_n_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDISPLAY/FSM_onehot_n_state_reg[34]/G
                            (positive level-sensitive latch)
  Destination:            LCDDISPLAY/FSM_onehot_c_state_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         LDCE                         0.000     0.000 r  LCDDISPLAY/FSM_onehot_n_state_reg[34]/G
    SLICE_X63Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LCDDISPLAY/FSM_onehot_n_state_reg[34]/Q
                         net (fo=1, routed)           0.102     0.260    LCDDISPLAY/FSM_onehot_n_state_reg_n_0_[34]
    SLICE_X65Y77         FDCE                                         r  LCDDISPLAY/FSM_onehot_c_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDISPLAY/FSM_onehot_c_state_reg[33]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCDDISPLAY/FSM_onehot_n_state_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDCE                         0.000     0.000 r  LCDDISPLAY/FSM_onehot_c_state_reg[33]/C
    SLICE_X63Y79         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  LCDDISPLAY/FSM_onehot_c_state_reg[33]/Q
                         net (fo=2, routed)           0.122     0.263    LCDDISPLAY/FSM_onehot_c_state_reg_n_0_[33]
    SLICE_X63Y80         LDCE                                         r  LCDDISPLAY/FSM_onehot_n_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDISPLAY/FSM_onehot_c_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCDDISPLAY/FSM_onehot_n_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.895%)  route 0.139ns (52.105%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE                         0.000     0.000 r  LCDDISPLAY/FSM_onehot_c_state_reg[7]/C
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  LCDDISPLAY/FSM_onehot_c_state_reg[7]/Q
                         net (fo=2, routed)           0.139     0.267    LCDDISPLAY/FSM_onehot_c_state_reg_n_0_[7]
    SLICE_X61Y79         LDCE                                         r  LCDDISPLAY/FSM_onehot_n_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDISPLAY/FSM_onehot_n_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LCDDISPLAY/FSM_onehot_c_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         LDCE                         0.000     0.000 r  LCDDISPLAY/FSM_onehot_n_state_reg[1]/G
    SLICE_X65Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LCDDISPLAY/FSM_onehot_n_state_reg[1]/Q
                         net (fo=1, routed)           0.110     0.268    LCDDISPLAY/FSM_onehot_n_state_reg_n_0_[1]
    SLICE_X65Y80         FDCE                                         r  LCDDISPLAY/FSM_onehot_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDISPLAY/FSM_onehot_n_state_reg[35]/G
                            (positive level-sensitive latch)
  Destination:            LCDDISPLAY/FSM_onehot_c_state_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         LDCE                         0.000     0.000 r  LCDDISPLAY/FSM_onehot_n_state_reg[35]/G
    SLICE_X63Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LCDDISPLAY/FSM_onehot_n_state_reg[35]/Q
                         net (fo=1, routed)           0.110     0.268    LCDDISPLAY/FSM_onehot_n_state_reg_n_0_[35]
    SLICE_X63Y78         FDCE                                         r  LCDDISPLAY/FSM_onehot_c_state_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDISPLAY/FSM_onehot_c_state_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCDDISPLAY/FSM_onehot_n_state_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDCE                         0.000     0.000 r  LCDDISPLAY/FSM_onehot_c_state_reg[16]/C
    SLICE_X63Y79         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  LCDDISPLAY/FSM_onehot_c_state_reg[16]/Q
                         net (fo=2, routed)           0.128     0.269    LCDDISPLAY/FSM_onehot_c_state_reg_n_0_[16]
    SLICE_X61Y79         LDCE                                         r  LCDDISPLAY/FSM_onehot_n_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDISPLAY/FSM_onehot_c_state_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCDDISPLAY/FSM_onehot_n_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDCE                         0.000     0.000 r  LCDDISPLAY/FSM_onehot_c_state_reg[8]/C
    SLICE_X61Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  LCDDISPLAY/FSM_onehot_c_state_reg[8]/Q
                         net (fo=3, routed)           0.128     0.269    LCDDISPLAY/FSM_onehot_c_state_reg_n_0_[8]
    SLICE_X61Y77         LDCE                                         r  LCDDISPLAY/FSM_onehot_n_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDDISPLAY/FSM_onehot_c_state_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCDDISPLAY/FSM_onehot_n_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDCE                         0.000     0.000 r  LCDDISPLAY/FSM_onehot_c_state_reg[12]/C
    SLICE_X63Y79         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  LCDDISPLAY/FSM_onehot_c_state_reg[12]/Q
                         net (fo=2, routed)           0.129     0.270    LCDDISPLAY/FSM_onehot_c_state_reg_n_0_[12]
    SLICE_X60Y79         LDCE                                         r  LCDDISPLAY/FSM_onehot_n_state_reg[7]/D
  -------------------------------------------------------------------    -------------------





