design_ps_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_ps/ip/design_ps_processing_system7_0_0/sim/design_ps_processing_system7_0_0.v,incdir="$ref_dir/../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"incdir="../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"
design_ps.v,verilog,xil_defaultlib,../../../bd/design_ps/hdl/design_ps.v,incdir="$ref_dir/../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"incdir="../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
