
mb_working_gps.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c4e0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e70  0801c6b0  0801c6b0  0002c6b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d520  0801d520  00030280  2**0
                  CONTENTS
  4 .ARM          00000008  0801d520  0801d520  0002d520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d528  0801d528  00030280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d528  0801d528  0002d528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801d52c  0801d52c  0002d52c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000280  20000000  0801d530  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001c450  20000280  0801d7b0  00030280  2**2
                  ALLOC
 10 ._user_heap_stack 00000c00  2001c6d0  0801d7b0  0003c6d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030280  2**0
                  CONTENTS, READONLY
 12 .debug_info   000493c8  00000000  00000000  000302b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008d42  00000000  00000000  00079678  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002a88  00000000  00000000  000823c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002688  00000000  00000000  00084e48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00034959  00000000  00000000  000874d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00030a1c  00000000  00000000  000bbe29  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010ae99  00000000  00000000  000ec845  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001f76de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b9cc  00000000  00000000  001f775c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000280 	.word	0x20000280
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801c698 	.word	0x0801c698

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000284 	.word	0x20000284
 800020c:	0801c698 	.word	0x0801c698

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2uiz>:
 8000b98:	004a      	lsls	r2, r1, #1
 8000b9a:	d211      	bcs.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d211      	bcs.n	8000bc6 <__aeabi_d2uiz+0x2e>
 8000ba2:	d50d      	bpl.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d40e      	bmi.n	8000bcc <__aeabi_d2uiz+0x34>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	fa23 f002 	lsr.w	r0, r3, r2
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d102      	bne.n	8000bd2 <__aeabi_d2uiz+0x3a>
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd0:	4770      	bx	lr
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b972 	b.w	8000f74 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9e08      	ldr	r6, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	4688      	mov	r8, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d14b      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb6:	428a      	cmp	r2, r1
 8000cb8:	4615      	mov	r5, r2
 8000cba:	d967      	bls.n	8000d8c <__udivmoddi4+0xe4>
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	b14a      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc2:	f1c2 0720 	rsb	r7, r2, #32
 8000cc6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cca:	fa20 f707 	lsr.w	r7, r0, r7
 8000cce:	4095      	lsls	r5, r2
 8000cd0:	ea47 0803 	orr.w	r8, r7, r3
 8000cd4:	4094      	lsls	r4, r2
 8000cd6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ce0:	fa1f fc85 	uxth.w	ip, r5
 8000ce4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ce8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cec:	fb07 f10c 	mul.w	r1, r7, ip
 8000cf0:	4299      	cmp	r1, r3
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x60>
 8000cf4:	18eb      	adds	r3, r5, r3
 8000cf6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cfa:	f080 811b 	bcs.w	8000f34 <__udivmoddi4+0x28c>
 8000cfe:	4299      	cmp	r1, r3
 8000d00:	f240 8118 	bls.w	8000f34 <__udivmoddi4+0x28c>
 8000d04:	3f02      	subs	r7, #2
 8000d06:	442b      	add	r3, r5
 8000d08:	1a5b      	subs	r3, r3, r1
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d10:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d18:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d1c:	45a4      	cmp	ip, r4
 8000d1e:	d909      	bls.n	8000d34 <__udivmoddi4+0x8c>
 8000d20:	192c      	adds	r4, r5, r4
 8000d22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d26:	f080 8107 	bcs.w	8000f38 <__udivmoddi4+0x290>
 8000d2a:	45a4      	cmp	ip, r4
 8000d2c:	f240 8104 	bls.w	8000f38 <__udivmoddi4+0x290>
 8000d30:	3802      	subs	r0, #2
 8000d32:	442c      	add	r4, r5
 8000d34:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d38:	eba4 040c 	sub.w	r4, r4, ip
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	b11e      	cbz	r6, 8000d48 <__udivmoddi4+0xa0>
 8000d40:	40d4      	lsrs	r4, r2
 8000d42:	2300      	movs	r3, #0
 8000d44:	e9c6 4300 	strd	r4, r3, [r6]
 8000d48:	4639      	mov	r1, r7
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d909      	bls.n	8000d66 <__udivmoddi4+0xbe>
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	f000 80eb 	beq.w	8000f2e <__udivmoddi4+0x286>
 8000d58:	2700      	movs	r7, #0
 8000d5a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d5e:	4638      	mov	r0, r7
 8000d60:	4639      	mov	r1, r7
 8000d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d66:	fab3 f783 	clz	r7, r3
 8000d6a:	2f00      	cmp	r7, #0
 8000d6c:	d147      	bne.n	8000dfe <__udivmoddi4+0x156>
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d302      	bcc.n	8000d78 <__udivmoddi4+0xd0>
 8000d72:	4282      	cmp	r2, r0
 8000d74:	f200 80fa 	bhi.w	8000f6c <__udivmoddi4+0x2c4>
 8000d78:	1a84      	subs	r4, r0, r2
 8000d7a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d7e:	2001      	movs	r0, #1
 8000d80:	4698      	mov	r8, r3
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	d0e0      	beq.n	8000d48 <__udivmoddi4+0xa0>
 8000d86:	e9c6 4800 	strd	r4, r8, [r6]
 8000d8a:	e7dd      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000d8c:	b902      	cbnz	r2, 8000d90 <__udivmoddi4+0xe8>
 8000d8e:	deff      	udf	#255	; 0xff
 8000d90:	fab2 f282 	clz	r2, r2
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f040 808f 	bne.w	8000eb8 <__udivmoddi4+0x210>
 8000d9a:	1b49      	subs	r1, r1, r5
 8000d9c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000da0:	fa1f f885 	uxth.w	r8, r5
 8000da4:	2701      	movs	r7, #1
 8000da6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000daa:	0c23      	lsrs	r3, r4, #16
 8000dac:	fb0e 111c 	mls	r1, lr, ip, r1
 8000db0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db4:	fb08 f10c 	mul.w	r1, r8, ip
 8000db8:	4299      	cmp	r1, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x124>
 8000dbc:	18eb      	adds	r3, r5, r3
 8000dbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x122>
 8000dc4:	4299      	cmp	r1, r3
 8000dc6:	f200 80cd 	bhi.w	8000f64 <__udivmoddi4+0x2bc>
 8000dca:	4684      	mov	ip, r0
 8000dcc:	1a59      	subs	r1, r3, r1
 8000dce:	b2a3      	uxth	r3, r4
 8000dd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dd4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000dd8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ddc:	fb08 f800 	mul.w	r8, r8, r0
 8000de0:	45a0      	cmp	r8, r4
 8000de2:	d907      	bls.n	8000df4 <__udivmoddi4+0x14c>
 8000de4:	192c      	adds	r4, r5, r4
 8000de6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x14a>
 8000dec:	45a0      	cmp	r8, r4
 8000dee:	f200 80b6 	bhi.w	8000f5e <__udivmoddi4+0x2b6>
 8000df2:	4618      	mov	r0, r3
 8000df4:	eba4 0408 	sub.w	r4, r4, r8
 8000df8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dfc:	e79f      	b.n	8000d3e <__udivmoddi4+0x96>
 8000dfe:	f1c7 0c20 	rsb	ip, r7, #32
 8000e02:	40bb      	lsls	r3, r7
 8000e04:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e08:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e0c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e10:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e14:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e18:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e1c:	4325      	orrs	r5, r4
 8000e1e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e22:	0c2c      	lsrs	r4, r5, #16
 8000e24:	fb08 3319 	mls	r3, r8, r9, r3
 8000e28:	fa1f fa8e 	uxth.w	sl, lr
 8000e2c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e30:	fb09 f40a 	mul.w	r4, r9, sl
 8000e34:	429c      	cmp	r4, r3
 8000e36:	fa02 f207 	lsl.w	r2, r2, r7
 8000e3a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e3e:	d90b      	bls.n	8000e58 <__udivmoddi4+0x1b0>
 8000e40:	eb1e 0303 	adds.w	r3, lr, r3
 8000e44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e48:	f080 8087 	bcs.w	8000f5a <__udivmoddi4+0x2b2>
 8000e4c:	429c      	cmp	r4, r3
 8000e4e:	f240 8084 	bls.w	8000f5a <__udivmoddi4+0x2b2>
 8000e52:	f1a9 0902 	sub.w	r9, r9, #2
 8000e56:	4473      	add	r3, lr
 8000e58:	1b1b      	subs	r3, r3, r4
 8000e5a:	b2ad      	uxth	r5, r5
 8000e5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e60:	fb08 3310 	mls	r3, r8, r0, r3
 8000e64:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e68:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e6c:	45a2      	cmp	sl, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x1da>
 8000e70:	eb1e 0404 	adds.w	r4, lr, r4
 8000e74:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e78:	d26b      	bcs.n	8000f52 <__udivmoddi4+0x2aa>
 8000e7a:	45a2      	cmp	sl, r4
 8000e7c:	d969      	bls.n	8000f52 <__udivmoddi4+0x2aa>
 8000e7e:	3802      	subs	r0, #2
 8000e80:	4474      	add	r4, lr
 8000e82:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e86:	fba0 8902 	umull	r8, r9, r0, r2
 8000e8a:	eba4 040a 	sub.w	r4, r4, sl
 8000e8e:	454c      	cmp	r4, r9
 8000e90:	46c2      	mov	sl, r8
 8000e92:	464b      	mov	r3, r9
 8000e94:	d354      	bcc.n	8000f40 <__udivmoddi4+0x298>
 8000e96:	d051      	beq.n	8000f3c <__udivmoddi4+0x294>
 8000e98:	2e00      	cmp	r6, #0
 8000e9a:	d069      	beq.n	8000f70 <__udivmoddi4+0x2c8>
 8000e9c:	ebb1 050a 	subs.w	r5, r1, sl
 8000ea0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ea4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ea8:	40fd      	lsrs	r5, r7
 8000eaa:	40fc      	lsrs	r4, r7
 8000eac:	ea4c 0505 	orr.w	r5, ip, r5
 8000eb0:	e9c6 5400 	strd	r5, r4, [r6]
 8000eb4:	2700      	movs	r7, #0
 8000eb6:	e747      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ec0:	4095      	lsls	r5, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ece:	4338      	orrs	r0, r7
 8000ed0:	0c01      	lsrs	r1, r0, #16
 8000ed2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ed6:	fa1f f885 	uxth.w	r8, r5
 8000eda:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb07 f308 	mul.w	r3, r7, r8
 8000ee6:	428b      	cmp	r3, r1
 8000ee8:	fa04 f402 	lsl.w	r4, r4, r2
 8000eec:	d907      	bls.n	8000efe <__udivmoddi4+0x256>
 8000eee:	1869      	adds	r1, r5, r1
 8000ef0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ef4:	d22f      	bcs.n	8000f56 <__udivmoddi4+0x2ae>
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	d92d      	bls.n	8000f56 <__udivmoddi4+0x2ae>
 8000efa:	3f02      	subs	r7, #2
 8000efc:	4429      	add	r1, r5
 8000efe:	1acb      	subs	r3, r1, r3
 8000f00:	b281      	uxth	r1, r0
 8000f02:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f06:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f0e:	fb00 f308 	mul.w	r3, r0, r8
 8000f12:	428b      	cmp	r3, r1
 8000f14:	d907      	bls.n	8000f26 <__udivmoddi4+0x27e>
 8000f16:	1869      	adds	r1, r5, r1
 8000f18:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1c:	d217      	bcs.n	8000f4e <__udivmoddi4+0x2a6>
 8000f1e:	428b      	cmp	r3, r1
 8000f20:	d915      	bls.n	8000f4e <__udivmoddi4+0x2a6>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4429      	add	r1, r5
 8000f26:	1ac9      	subs	r1, r1, r3
 8000f28:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f2c:	e73b      	b.n	8000da6 <__udivmoddi4+0xfe>
 8000f2e:	4637      	mov	r7, r6
 8000f30:	4630      	mov	r0, r6
 8000f32:	e709      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000f34:	4607      	mov	r7, r0
 8000f36:	e6e7      	b.n	8000d08 <__udivmoddi4+0x60>
 8000f38:	4618      	mov	r0, r3
 8000f3a:	e6fb      	b.n	8000d34 <__udivmoddi4+0x8c>
 8000f3c:	4541      	cmp	r1, r8
 8000f3e:	d2ab      	bcs.n	8000e98 <__udivmoddi4+0x1f0>
 8000f40:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f44:	eb69 020e 	sbc.w	r2, r9, lr
 8000f48:	3801      	subs	r0, #1
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	e7a4      	b.n	8000e98 <__udivmoddi4+0x1f0>
 8000f4e:	4660      	mov	r0, ip
 8000f50:	e7e9      	b.n	8000f26 <__udivmoddi4+0x27e>
 8000f52:	4618      	mov	r0, r3
 8000f54:	e795      	b.n	8000e82 <__udivmoddi4+0x1da>
 8000f56:	4667      	mov	r7, ip
 8000f58:	e7d1      	b.n	8000efe <__udivmoddi4+0x256>
 8000f5a:	4681      	mov	r9, r0
 8000f5c:	e77c      	b.n	8000e58 <__udivmoddi4+0x1b0>
 8000f5e:	3802      	subs	r0, #2
 8000f60:	442c      	add	r4, r5
 8000f62:	e747      	b.n	8000df4 <__udivmoddi4+0x14c>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	442b      	add	r3, r5
 8000f6a:	e72f      	b.n	8000dcc <__udivmoddi4+0x124>
 8000f6c:	4638      	mov	r0, r7
 8000f6e:	e708      	b.n	8000d82 <__udivmoddi4+0xda>
 8000f70:	4637      	mov	r7, r6
 8000f72:	e6e9      	b.n	8000d48 <__udivmoddi4+0xa0>

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <calculateCRC>:
 *      Author: Jonas
 */
#include "EPOS4/epos4.h"


uint16_t calculateCRC(uint8_t *data, uint8_t len) {
 8000f78:	b480      	push	{r7}
 8000f7a:	b087      	sub	sp, #28
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	460b      	mov	r3, r1
 8000f82:	70fb      	strb	r3, [r7, #3]
  uint16_t shifter, c;
  uint16_t carry;
  uint16_t crc = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	827b      	strh	r3, [r7, #18]

  for (int i = 0; i < len + 2; i += 2) {
 8000f88:	2300      	movs	r3, #0
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	e03c      	b.n	8001008 <calculateCRC+0x90>
    shifter = 0x8000;
 8000f8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f92:	82fb      	strh	r3, [r7, #22]
    if (i == len) {
 8000f94:	78fb      	ldrb	r3, [r7, #3]
 8000f96:	68fa      	ldr	r2, [r7, #12]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d102      	bne.n	8000fa2 <calculateCRC+0x2a>
      c = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	82bb      	strh	r3, [r7, #20]
 8000fa0:	e00e      	b.n	8000fc0 <calculateCRC+0x48>
    } else {
      c = data[i+1] << 8 | data[i];
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	687a      	ldr	r2, [r7, #4]
 8000fa8:	4413      	add	r3, r2
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	021b      	lsls	r3, r3, #8
 8000fae:	b21a      	sxth	r2, r3
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	6879      	ldr	r1, [r7, #4]
 8000fb4:	440b      	add	r3, r1
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	b21b      	sxth	r3, r3
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	b21b      	sxth	r3, r3
 8000fbe:	82bb      	strh	r3, [r7, #20]
    }
    do {
      carry = crc & 0x8000;
 8000fc0:	8a7b      	ldrh	r3, [r7, #18]
 8000fc2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000fc6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000fca:	817b      	strh	r3, [r7, #10]
      crc <<= 1;
 8000fcc:	8a7b      	ldrh	r3, [r7, #18]
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	827b      	strh	r3, [r7, #18]
      if(c & shifter) crc++;
 8000fd2:	8aba      	ldrh	r2, [r7, #20]
 8000fd4:	8afb      	ldrh	r3, [r7, #22]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d002      	beq.n	8000fe4 <calculateCRC+0x6c>
 8000fde:	8a7b      	ldrh	r3, [r7, #18]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	827b      	strh	r3, [r7, #18]
      if(carry) crc ^= 0x1021;
 8000fe4:	897b      	ldrh	r3, [r7, #10]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d005      	beq.n	8000ff6 <calculateCRC+0x7e>
 8000fea:	8a7b      	ldrh	r3, [r7, #18]
 8000fec:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 8000ff0:	f083 0301 	eor.w	r3, r3, #1
 8000ff4:	827b      	strh	r3, [r7, #18]
      shifter >>= 1;
 8000ff6:	8afb      	ldrh	r3, [r7, #22]
 8000ff8:	085b      	lsrs	r3, r3, #1
 8000ffa:	82fb      	strh	r3, [r7, #22]
    } while(shifter);
 8000ffc:	8afb      	ldrh	r3, [r7, #22]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d1de      	bne.n	8000fc0 <calculateCRC+0x48>
  for (int i = 0; i < len + 2; i += 2) {
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	3302      	adds	r3, #2
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	78fb      	ldrb	r3, [r7, #3]
 800100a:	3302      	adds	r3, #2
 800100c:	68fa      	ldr	r2, [r7, #12]
 800100e:	429a      	cmp	r2, r3
 8001010:	dbbd      	blt.n	8000f8e <calculateCRC+0x16>
  }
  return crc;
 8001012:	8a7b      	ldrh	r3, [r7, #18]
}
 8001014:	4618      	mov	r0, r3
 8001016:	371c      	adds	r7, #28
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr

08001020 <EnableMotor>:

osStatus_t EnableMotor(){
 8001020:	b580      	push	{r7, lr}
 8001022:	b08e      	sub	sp, #56	; 0x38
 8001024:	af00      	add	r7, sp, #0

	osStatus_t status = osError;
 8001026:	f04f 33ff 	mov.w	r3, #4294967295
 800102a:	637b      	str	r3, [r7, #52]	; 0x34
	uint8_t command[2];
	uint8_t data[4];
	uint8_t rx_buffer_write[20];

	/* Register for Motor Control */
	command[0] = 0x60;
 800102c:	2360      	movs	r3, #96	; 0x60
 800102e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	command[1] = 0x40;
 8001032:	2340      	movs	r3, #64	; 0x40
 8001034:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

	data[0] = 0x00;
 8001038:	2300      	movs	r3, #0
 800103a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	data[1] = 0x00;
 800103e:	2300      	movs	r3, #0
 8001040:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	data[2] = 0x00;
 8001044:	2300      	movs	r3, #0
 8001046:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	data[3] = 0x06;
 800104a:	2306      	movs	r3, #6
 800104c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	status = WriteCommand(command, data, rx_buffer_write);
 8001050:	f107 0218 	add.w	r2, r7, #24
 8001054:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001058:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800105c:	4618      	mov	r0, r3
 800105e:	f000 f957 	bl	8001310 <WriteCommand>
 8001062:	6378      	str	r0, [r7, #52]	; 0x34

	/* Register for Motor Control */
	command[0] = 0x60;
 8001064:	2360      	movs	r3, #96	; 0x60
 8001066:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	command[1] = 0x40;
 800106a:	2340      	movs	r3, #64	; 0x40
 800106c:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

	/* Fully Enable Controller */
	data[0] = 0x00;
 8001070:	2300      	movs	r3, #0
 8001072:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	data[1] = 0x00;
 8001076:	2300      	movs	r3, #0
 8001078:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	data[2] = 0x00;
 800107c:	2300      	movs	r3, #0
 800107e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	data[3] = 0x0F;
 8001082:	230f      	movs	r3, #15
 8001084:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	status = WriteCommand(command, data, rx_buffer_write);
 8001088:	f107 0218 	add.w	r2, r7, #24
 800108c:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001090:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001094:	4618      	mov	r0, r3
 8001096:	f000 f93b 	bl	8001310 <WriteCommand>
 800109a:	6378      	str	r0, [r7, #52]	; 0x34


	/* Check if Motor is enabled */
	uint8_t rx_buffer_read[20];

	command[0] = 0x60;
 800109c:	2360      	movs	r3, #96	; 0x60
 800109e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	command[1] = 0x41;
 80010a2:	2341      	movs	r3, #65	; 0x41
 80010a4:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

	status = ReadCommand(command, rx_buffer_read);
 80010a8:	1d3a      	adds	r2, r7, #4
 80010aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010ae:	4611      	mov	r1, r2
 80010b0:	4618      	mov	r0, r3
 80010b2:	f000 f9b1 	bl	8001418 <ReadCommand>
 80010b6:	6378      	str	r0, [r7, #52]	; 0x34

	if(rx_buffer_read[8] == 0x37 && rx_buffer_read[9] == 0x04 ){
 80010b8:	7b3b      	ldrb	r3, [r7, #12]
 80010ba:	2b37      	cmp	r3, #55	; 0x37
 80010bc:	d104      	bne.n	80010c8 <EnableMotor+0xa8>
 80010be:	7b7b      	ldrb	r3, [r7, #13]
 80010c0:	2b04      	cmp	r3, #4
 80010c2:	d101      	bne.n	80010c8 <EnableMotor+0xa8>
		status = osOK;
 80010c4:	2300      	movs	r3, #0
 80010c6:	637b      	str	r3, [r7, #52]	; 0x34
	}

	return status;
 80010c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3738      	adds	r7, #56	; 0x38
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <SetPositionMode>:
	status = WriteCommand(command, data, rx_buffer_write);

	return status;
}

osStatus_t SetPositionMode(int8_t position_mode){
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b08a      	sub	sp, #40	; 0x28
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	4603      	mov	r3, r0
 80010da:	71fb      	strb	r3, [r7, #7]
	osStatus_t status = osError;
 80010dc:	f04f 33ff 	mov.w	r3, #4294967295
 80010e0:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t data[4];
	uint8_t rx_buffer_write[20];


	/* Position Mode Register */
	command[0] = 0x60;
 80010e2:	2360      	movs	r3, #96	; 0x60
 80010e4:	f887 3020 	strb.w	r3, [r7, #32]
	command[1] = 0x60;
 80010e8:	2360      	movs	r3, #96	; 0x60
 80010ea:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21


	/* Enable Cyclic Sync Position Mode */
	data[0] = 0x00;
 80010ee:	2300      	movs	r3, #0
 80010f0:	773b      	strb	r3, [r7, #28]
	data[1] = 0x00;
 80010f2:	2300      	movs	r3, #0
 80010f4:	777b      	strb	r3, [r7, #29]
	data[2] = 0x00;
 80010f6:	2300      	movs	r3, #0
 80010f8:	77bb      	strb	r3, [r7, #30]
	data[3] = position_mode;
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	77fb      	strb	r3, [r7, #31]

	status = WriteCommand(command, data, rx_buffer_write);
 80010fe:	f107 0208 	add.w	r2, r7, #8
 8001102:	f107 011c 	add.w	r1, r7, #28
 8001106:	f107 0320 	add.w	r3, r7, #32
 800110a:	4618      	mov	r0, r3
 800110c:	f000 f900 	bl	8001310 <WriteCommand>
 8001110:	6278      	str	r0, [r7, #36]	; 0x24

	return status;
 8001112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001114:	4618      	mov	r0, r3
 8001116:	3728      	adds	r7, #40	; 0x28
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <MoveToPositionPPM>:

	return status;

}

osStatus_t MoveToPositionPPM(int32_t position){
 800111c:	b580      	push	{r7, lr}
 800111e:	b08a      	sub	sp, #40	; 0x28
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	osStatus_t status = osError;
 8001124:	f04f 33ff 	mov.w	r3, #4294967295
 8001128:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t command[2];
	uint8_t data[4];
	uint8_t rx_buffer_write[20];

	/* Write Desired Position */
	command[0] = 0x60;
 800112a:	2360      	movs	r3, #96	; 0x60
 800112c:	f887 3020 	strb.w	r3, [r7, #32]
	command[1] = 0x7A;
 8001130:	237a      	movs	r3, #122	; 0x7a
 8001132:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	data[0] = (position >> 24) & 0xFF;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	0e1b      	lsrs	r3, r3, #24
 800113a:	b2db      	uxtb	r3, r3
 800113c:	773b      	strb	r3, [r7, #28]
	data[1] = (position >> 16) & 0xFF;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	141b      	asrs	r3, r3, #16
 8001142:	b2db      	uxtb	r3, r3
 8001144:	777b      	strb	r3, [r7, #29]
	data[2] = (position >> 8) & 0xFF;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	121b      	asrs	r3, r3, #8
 800114a:	b2db      	uxtb	r3, r3
 800114c:	77bb      	strb	r3, [r7, #30]
	data[3] = position & 0xFF;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	b2db      	uxtb	r3, r3
 8001152:	77fb      	strb	r3, [r7, #31]


	status = WriteCommand(command, data, rx_buffer_write);
 8001154:	f107 0208 	add.w	r2, r7, #8
 8001158:	f107 011c 	add.w	r1, r7, #28
 800115c:	f107 0320 	add.w	r3, r7, #32
 8001160:	4618      	mov	r0, r3
 8001162:	f000 f8d5 	bl	8001310 <WriteCommand>
 8001166:	6278      	str	r0, [r7, #36]	; 0x24

	/* Goto Position */
	command[0] = 0x60;
 8001168:	2360      	movs	r3, #96	; 0x60
 800116a:	f887 3020 	strb.w	r3, [r7, #32]
	command[1] = 0x40;
 800116e:	2340      	movs	r3, #64	; 0x40
 8001170:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	data[0] = 0x00;
 8001174:	2300      	movs	r3, #0
 8001176:	773b      	strb	r3, [r7, #28]
	data[1] = 0x00;
 8001178:	2300      	movs	r3, #0
 800117a:	777b      	strb	r3, [r7, #29]
	data[2] = 0x00;
 800117c:	2300      	movs	r3, #0
 800117e:	77bb      	strb	r3, [r7, #30]
	data[3] = 0x3F;
 8001180:	233f      	movs	r3, #63	; 0x3f
 8001182:	77fb      	strb	r3, [r7, #31]


	status = WriteCommand(command, data, rx_buffer_write);
 8001184:	f107 0208 	add.w	r2, r7, #8
 8001188:	f107 011c 	add.w	r1, r7, #28
 800118c:	f107 0320 	add.w	r3, r7, #32
 8001190:	4618      	mov	r0, r3
 8001192:	f000 f8bd 	bl	8001310 <WriteCommand>
 8001196:	6278      	str	r0, [r7, #36]	; 0x24

	/* Disabe Movement Again */
	command[0] = 0x60;
 8001198:	2360      	movs	r3, #96	; 0x60
 800119a:	f887 3020 	strb.w	r3, [r7, #32]
	command[1] = 0x40;
 800119e:	2340      	movs	r3, #64	; 0x40
 80011a0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	data[0] = 0x00;
 80011a4:	2300      	movs	r3, #0
 80011a6:	773b      	strb	r3, [r7, #28]
	data[1] = 0x00;
 80011a8:	2300      	movs	r3, #0
 80011aa:	777b      	strb	r3, [r7, #29]
	data[2] = 0x00;
 80011ac:	2300      	movs	r3, #0
 80011ae:	77bb      	strb	r3, [r7, #30]
	data[3] = 0x0F;
 80011b0:	230f      	movs	r3, #15
 80011b2:	77fb      	strb	r3, [r7, #31]

	/* Goto Position */
	status = WriteCommand(command, data, rx_buffer_write);
 80011b4:	f107 0208 	add.w	r2, r7, #8
 80011b8:	f107 011c 	add.w	r1, r7, #28
 80011bc:	f107 0320 	add.w	r3, r7, #32
 80011c0:	4618      	mov	r0, r3
 80011c2:	f000 f8a5 	bl	8001310 <WriteCommand>
 80011c6:	6278      	str	r0, [r7, #36]	; 0x24


	return status;
 80011c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3728      	adds	r7, #40	; 0x28
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <ConfigurePPM>:

osStatus_t ConfigurePPM(int32_t velocity, int32_t acceleration, int32_t deceleration){
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b08c      	sub	sp, #48	; 0x30
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	60f8      	str	r0, [r7, #12]
 80011da:	60b9      	str	r1, [r7, #8]
 80011dc:	607a      	str	r2, [r7, #4]

	osStatus_t status = osError;
 80011de:	f04f 33ff 	mov.w	r3, #4294967295
 80011e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint8_t command[2];
	uint8_t data[4];
	uint8_t rx_buffer_write[20];

	/* Configure desired Velocity to be reached during Position Change */
	command[0] = 0x60;
 80011e4:	2360      	movs	r3, #96	; 0x60
 80011e6:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	command[1] = 0x81;
 80011ea:	2381      	movs	r3, #129	; 0x81
 80011ec:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

	data[0] = (velocity >> 24) & 0xFF;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	0e1b      	lsrs	r3, r3, #24
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	data[1] = (velocity >> 16) & 0xFF;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	141b      	asrs	r3, r3, #16
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	data[2] = (velocity >> 8) & 0xFF;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	121b      	asrs	r3, r3, #8
 8001208:	b2db      	uxtb	r3, r3
 800120a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	data[3] = velocity & 0xFF;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	b2db      	uxtb	r3, r3
 8001212:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	status = WriteCommand(command, data, rx_buffer_write);
 8001216:	f107 0210 	add.w	r2, r7, #16
 800121a:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800121e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001222:	4618      	mov	r0, r3
 8001224:	f000 f874 	bl	8001310 <WriteCommand>
 8001228:	62f8      	str	r0, [r7, #44]	; 0x2c

	/* Configure desired acceleration to be reached during Position Change */
	command[0] = 0x60;
 800122a:	2360      	movs	r3, #96	; 0x60
 800122c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	command[1] = 0x83;
 8001230:	2383      	movs	r3, #131	; 0x83
 8001232:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

	data[0] = (acceleration >> 24) & 0xFF;
 8001236:	68bb      	ldr	r3, [r7, #8]
 8001238:	0e1b      	lsrs	r3, r3, #24
 800123a:	b2db      	uxtb	r3, r3
 800123c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	data[1] = (acceleration >> 16) & 0xFF;
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	141b      	asrs	r3, r3, #16
 8001244:	b2db      	uxtb	r3, r3
 8001246:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	data[2] = (acceleration >> 8) & 0xFF;
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	121b      	asrs	r3, r3, #8
 800124e:	b2db      	uxtb	r3, r3
 8001250:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	data[3] = acceleration & 0xFF;
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	b2db      	uxtb	r3, r3
 8001258:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	status = WriteCommand(command, data, rx_buffer_write);
 800125c:	f107 0210 	add.w	r2, r7, #16
 8001260:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001264:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001268:	4618      	mov	r0, r3
 800126a:	f000 f851 	bl	8001310 <WriteCommand>
 800126e:	62f8      	str	r0, [r7, #44]	; 0x2c

	/* Configure desired acceleration to be reached during Position Change */
	command[0] = 0x60;
 8001270:	2360      	movs	r3, #96	; 0x60
 8001272:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	command[1] = 0x84;
 8001276:	2384      	movs	r3, #132	; 0x84
 8001278:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

	data[0] = (deceleration >> 24) & 0xFF;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	0e1b      	lsrs	r3, r3, #24
 8001280:	b2db      	uxtb	r3, r3
 8001282:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	data[1] = (deceleration >> 16) & 0xFF;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	141b      	asrs	r3, r3, #16
 800128a:	b2db      	uxtb	r3, r3
 800128c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	data[2] = (deceleration >> 8) & 0xFF;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	121b      	asrs	r3, r3, #8
 8001294:	b2db      	uxtb	r3, r3
 8001296:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	data[3] = deceleration & 0xFF;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	b2db      	uxtb	r3, r3
 800129e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	status = WriteCommand(command, data, rx_buffer_write);
 80012a2:	f107 0210 	add.w	r2, r7, #16
 80012a6:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80012aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 f82e 	bl	8001310 <WriteCommand>
 80012b4:	62f8      	str	r0, [r7, #44]	; 0x2c

	return status;
 80012b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3730      	adds	r7, #48	; 0x30
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <GetPosition>:

osStatus_t GetPosition(int32_t *position){
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08a      	sub	sp, #40	; 0x28
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]

	osStatus_t status = osError;
 80012c8:	f04f 33ff 	mov.w	r3, #4294967295
 80012cc:	627b      	str	r3, [r7, #36]	; 0x24

	uint8_t command[2];
	uint8_t rx_buffer_read[20];

	/* Register where the Current Position is written */
	command[0] = 0x60;
 80012ce:	2360      	movs	r3, #96	; 0x60
 80012d0:	f887 3020 	strb.w	r3, [r7, #32]
	command[1] = 0x64;
 80012d4:	2364      	movs	r3, #100	; 0x64
 80012d6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	status = ReadCommand(command, rx_buffer_read);
 80012da:	f107 020c 	add.w	r2, r7, #12
 80012de:	f107 0320 	add.w	r3, r7, #32
 80012e2:	4611      	mov	r1, r2
 80012e4:	4618      	mov	r0, r3
 80012e6:	f000 f897 	bl	8001418 <ReadCommand>
 80012ea:	6278      	str	r0, [r7, #36]	; 0x24

	*position = rx_buffer_read[6] +
 80012ec:	7cbb      	ldrb	r3, [r7, #18]
 80012ee:	461a      	mov	r2, r3
			(rx_buffer_read[7] << 8) +
 80012f0:	7cfb      	ldrb	r3, [r7, #19]
 80012f2:	021b      	lsls	r3, r3, #8
	*position = rx_buffer_read[6] +
 80012f4:	441a      	add	r2, r3
			(rx_buffer_read[8] << 16) +
 80012f6:	7d3b      	ldrb	r3, [r7, #20]
 80012f8:	041b      	lsls	r3, r3, #16
			(rx_buffer_read[7] << 8) +
 80012fa:	441a      	add	r2, r3
			(rx_buffer_read[9] << 24);
 80012fc:	7d7b      	ldrb	r3, [r7, #21]
 80012fe:	061b      	lsls	r3, r3, #24
			(rx_buffer_read[8] << 16) +
 8001300:	441a      	add	r2, r3
	*position = rx_buffer_read[6] +
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	601a      	str	r2, [r3, #0]

	return status;
 8001306:	6a7b      	ldr	r3, [r7, #36]	; 0x24


}
 8001308:	4618      	mov	r0, r3
 800130a:	3728      	adds	r7, #40	; 0x28
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <WriteCommand>:

osStatus_t WriteCommand(uint8_t *command, uint8_t *data, uint8_t *rx_buffer){
 8001310:	b580      	push	{r7, lr}
 8001312:	b08c      	sub	sp, #48	; 0x30
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	60b9      	str	r1, [r7, #8]
 800131a:	607a      	str	r2, [r7, #4]
	osStatus_t status = osError;
 800131c:	f04f 33ff 	mov.w	r3, #4294967295
 8001320:	62fb      	str	r3, [r7, #44]	; 0x2c

	uint8_t byte_stream_write[14] = { 0 };
 8001322:	f107 031c 	add.w	r3, r7, #28
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	605a      	str	r2, [r3, #4]
 800132c:	609a      	str	r2, [r3, #8]
 800132e:	819a      	strh	r2, [r3, #12]

	byte_stream_write[0] = 0x90;			// DLE
 8001330:	2390      	movs	r3, #144	; 0x90
 8001332:	773b      	strb	r3, [r7, #28]
	byte_stream_write[1] = 0x02;			// STX
 8001334:	2302      	movs	r3, #2
 8001336:	777b      	strb	r3, [r7, #29]
	byte_stream_write[2] = 0x68;			// Write Object
 8001338:	2368      	movs	r3, #104	; 0x68
 800133a:	77bb      	strb	r3, [r7, #30]
	byte_stream_write[3] = 0x04;			// Length of Data in Words
 800133c:	2304      	movs	r3, #4
 800133e:	77fb      	strb	r3, [r7, #31]
	byte_stream_write[4] = 0x01;			// Node ID
 8001340:	2301      	movs	r3, #1
 8001342:	f887 3020 	strb.w	r3, [r7, #32]
	byte_stream_write[5] = command[1];		// Index Low Byte
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	785b      	ldrb	r3, [r3, #1]
 800134a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	byte_stream_write[6] = command[0];		// Index High byte
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	byte_stream_write[7] = 0x00;			// Subindex of object
 8001356:	2300      	movs	r3, #0
 8001358:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	byte_stream_write[8] = data[3];			// Data - low byte
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	78db      	ldrb	r3, [r3, #3]
 8001360:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	byte_stream_write[9] = data[2];			// Data
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	789b      	ldrb	r3, [r3, #2]
 8001368:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	byte_stream_write[10] = data[1];		// Data
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	785b      	ldrb	r3, [r3, #1]
 8001370:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	byte_stream_write[11] = data[0];		// Data - high byte
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* CRC Calculation */
	uint8_t crc_data_array[10] = { 0 };
 800137c:	f107 0310 	add.w	r3, r7, #16
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	605a      	str	r2, [r3, #4]
 8001386:	811a      	strh	r2, [r3, #8]
	memcpy(crc_data_array, &byte_stream_write[2], 10*sizeof(*byte_stream_write));
 8001388:	f107 0310 	add.w	r3, r7, #16
 800138c:	f107 021e 	add.w	r2, r7, #30
 8001390:	6810      	ldr	r0, [r2, #0]
 8001392:	6851      	ldr	r1, [r2, #4]
 8001394:	c303      	stmia	r3!, {r0, r1}
 8001396:	8912      	ldrh	r2, [r2, #8]
 8001398:	801a      	strh	r2, [r3, #0]

	uint16_t crc_calc = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	857b      	strh	r3, [r7, #42]	; 0x2a
	crc_calc = calculateCRC(crc_data_array, 10);
 800139e:	f107 0310 	add.w	r3, r7, #16
 80013a2:	210a      	movs	r1, #10
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff fde7 	bl	8000f78 <calculateCRC>
 80013aa:	4603      	mov	r3, r0
 80013ac:	857b      	strh	r3, [r7, #42]	; 0x2a

	byte_stream_write[12] = crc_calc & 0xFF;;				// CRC low byte
 80013ae:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	byte_stream_write[13] = (crc_calc >> 8) & 0xFF;;		// CRC high byte
 80013b6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80013b8:	0a1b      	lsrs	r3, r3, #8
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29


	HAL_UART_Transmit(&huart4, byte_stream_write, 14, 20);
 80013c2:	f107 011c 	add.w	r1, r7, #28
 80013c6:	2314      	movs	r3, #20
 80013c8:	220e      	movs	r2, #14
 80013ca:	4812      	ldr	r0, [pc, #72]	; (8001414 <WriteCommand+0x104>)
 80013cc:	f00c f820 	bl	800d410 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart4, rx_buffer, 20, 20);
 80013d0:	2314      	movs	r3, #20
 80013d2:	2214      	movs	r2, #20
 80013d4:	6879      	ldr	r1, [r7, #4]
 80013d6:	480f      	ldr	r0, [pc, #60]	; (8001414 <WriteCommand+0x104>)
 80013d8:	f00c f8ab 	bl	800d532 <HAL_UART_Receive>
	/* Check if we have an error code */
	if((rx_buffer[7] | rx_buffer[6] | rx_buffer[5] | rx_buffer[4]) == 0){
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3307      	adds	r3, #7
 80013e0:	781a      	ldrb	r2, [r3, #0]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	3306      	adds	r3, #6
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	4313      	orrs	r3, r2
 80013ea:	b2da      	uxtb	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3305      	adds	r3, #5
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	b2da      	uxtb	r2, r3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	3304      	adds	r3, #4
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	2b00      	cmp	r3, #0
 8001402:	d101      	bne.n	8001408 <WriteCommand+0xf8>
		status = osOK;
 8001404:	2300      	movs	r3, #0
 8001406:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	return status;
 8001408:	6afb      	ldr	r3, [r7, #44]	; 0x2c

}
 800140a:	4618      	mov	r0, r3
 800140c:	3730      	adds	r7, #48	; 0x30
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	200160bc 	.word	0x200160bc

08001418 <ReadCommand>:

osStatus_t ReadCommand(uint8_t *command, uint8_t *rx_buffer){
 8001418:	b580      	push	{r7, lr}
 800141a:	b088      	sub	sp, #32
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
	osStatus_t status = osError;
 8001422:	f04f 33ff 	mov.w	r3, #4294967295
 8001426:	61fb      	str	r3, [r7, #28]

	uint8_t byte_stream_read[10];

	byte_stream_read[0] = 0x90;				// DLE
 8001428:	2390      	movs	r3, #144	; 0x90
 800142a:	743b      	strb	r3, [r7, #16]
	byte_stream_read[1] = 0x02;				// STX
 800142c:	2302      	movs	r3, #2
 800142e:	747b      	strb	r3, [r7, #17]
	byte_stream_read[2] = 0x60;				// Read Object
 8001430:	2360      	movs	r3, #96	; 0x60
 8001432:	74bb      	strb	r3, [r7, #18]
	byte_stream_read[3] = 0x02;				// Length of stuff sent
 8001434:	2302      	movs	r3, #2
 8001436:	74fb      	strb	r3, [r7, #19]
	byte_stream_read[4] = 0x01;				// Node ID
 8001438:	2301      	movs	r3, #1
 800143a:	753b      	strb	r3, [r7, #20]
	byte_stream_read[5] = command[1];		// Index Low Byte
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	785b      	ldrb	r3, [r3, #1]
 8001440:	757b      	strb	r3, [r7, #21]
	byte_stream_read[6] = command[0];		// Index High byte
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	75bb      	strb	r3, [r7, #22]
	byte_stream_read[7] = 0x00;				// Subindex of object
 8001448:	2300      	movs	r3, #0
 800144a:	75fb      	strb	r3, [r7, #23]

	/* CRC data array */
	uint8_t crc_data_array[6] = { 0 };
 800144c:	f107 0308 	add.w	r3, r7, #8
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	809a      	strh	r2, [r3, #4]
	memcpy(crc_data_array, &byte_stream_read[2], 6*sizeof(*byte_stream_read));
 8001456:	f107 0308 	add.w	r3, r7, #8
 800145a:	f107 0212 	add.w	r2, r7, #18
 800145e:	6810      	ldr	r0, [r2, #0]
 8001460:	6018      	str	r0, [r3, #0]
 8001462:	8892      	ldrh	r2, [r2, #4]
 8001464:	809a      	strh	r2, [r3, #4]

	uint16_t crc_calc = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	837b      	strh	r3, [r7, #26]
	crc_calc = calculateCRC(crc_data_array, 6);
 800146a:	f107 0308 	add.w	r3, r7, #8
 800146e:	2106      	movs	r1, #6
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff fd81 	bl	8000f78 <calculateCRC>
 8001476:	4603      	mov	r3, r0
 8001478:	837b      	strh	r3, [r7, #26]

	byte_stream_read[8] = crc_calc & 0xFF;;				// CRC low byte
 800147a:	8b7b      	ldrh	r3, [r7, #26]
 800147c:	b2db      	uxtb	r3, r3
 800147e:	763b      	strb	r3, [r7, #24]
	byte_stream_read[9] = (crc_calc >> 8) & 0xFF;;		// CRC high byte
 8001480:	8b7b      	ldrh	r3, [r7, #26]
 8001482:	0a1b      	lsrs	r3, r3, #8
 8001484:	b29b      	uxth	r3, r3
 8001486:	b2db      	uxtb	r3, r3
 8001488:	767b      	strb	r3, [r7, #25]

	HAL_UART_Transmit(&huart4, byte_stream_read, 10, 20);
 800148a:	f107 0110 	add.w	r1, r7, #16
 800148e:	2314      	movs	r3, #20
 8001490:	220a      	movs	r2, #10
 8001492:	4812      	ldr	r0, [pc, #72]	; (80014dc <ReadCommand+0xc4>)
 8001494:	f00b ffbc 	bl	800d410 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart4, rx_buffer, 20, 20);
 8001498:	2314      	movs	r3, #20
 800149a:	2214      	movs	r2, #20
 800149c:	6839      	ldr	r1, [r7, #0]
 800149e:	480f      	ldr	r0, [pc, #60]	; (80014dc <ReadCommand+0xc4>)
 80014a0:	f00c f847 	bl	800d532 <HAL_UART_Receive>

	/* check if we have an error code */
	if((rx_buffer[7] | rx_buffer[6] | rx_buffer[5] | rx_buffer[4]) == 0){
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	3307      	adds	r3, #7
 80014a8:	781a      	ldrb	r2, [r3, #0]
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	3306      	adds	r3, #6
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	b2da      	uxtb	r2, r3
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	3305      	adds	r3, #5
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	3304      	adds	r3, #4
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d101      	bne.n	80014d0 <ReadCommand+0xb8>
		status = osOK;
 80014cc:	2300      	movs	r3, #0
 80014ce:	61fb      	str	r3, [r7, #28]
	}
	return status;
 80014d0:	69fb      	ldr	r3, [r7, #28]

}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3720      	adds	r7, #32
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	200160bc 	.word	0x200160bc

080014e0 <_gps_search_start>:

#include "GPS/gps.h"

const uint8_t ubxgga[HEADER_SIZE] = {'G','G','A'};

uint32_t _gps_search_start(uint8_t *arr){
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
	for(int i=3; i<BUFFER_SIZE-DATA_SIZE; i++)
 80014e8:	2303      	movs	r3, #3
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	e01c      	b.n	8001528 <_gps_search_start+0x48>
			{
			  if(arr[i-2] == ubxgga[0] && arr[i-1] == ubxgga[1] && arr[i] == ubxgga[2])
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	3b02      	subs	r3, #2
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	4413      	add	r3, r2
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2247      	movs	r2, #71	; 0x47
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d111      	bne.n	8001522 <_gps_search_start+0x42>
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	3b01      	subs	r3, #1
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	4413      	add	r3, r2
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	2247      	movs	r2, #71	; 0x47
 800150a:	4293      	cmp	r3, r2
 800150c:	d109      	bne.n	8001522 <_gps_search_start+0x42>
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	4413      	add	r3, r2
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	2241      	movs	r2, #65	; 0x41
 8001518:	4293      	cmp	r3, r2
 800151a:	d102      	bne.n	8001522 <_gps_search_start+0x42>
			    return i+1;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	3301      	adds	r3, #1
 8001520:	e008      	b.n	8001534 <_gps_search_start+0x54>
	for(int i=3; i<BUFFER_SIZE-DATA_SIZE; i++)
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	3301      	adds	r3, #1
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	f240 32a1 	movw	r2, #929	; 0x3a1
 800152e:	4293      	cmp	r3, r2
 8001530:	dddd      	ble.n	80014ee <_gps_search_start+0xe>
			}
	return 0;
 8001532:	2300      	movs	r3, #0
}
 8001534:	4618      	mov	r0, r3
 8001536:	3714      	adds	r7, #20
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <_parse_data>:

uint8_t _parse_data (struct gps_device *dev, uint8_t* data){
 8001540:	b5b0      	push	{r4, r5, r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]


	if (data[22] == 'N' || data[22] == 'S'){
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	3316      	adds	r3, #22
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b4e      	cmp	r3, #78	; 0x4e
 8001552:	d005      	beq.n	8001560 <_parse_data+0x20>
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	3316      	adds	r3, #22
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	2b53      	cmp	r3, #83	; 0x53
 800155c:	f040 81e7 	bne.w	800192e <_parse_data+0x3ee>

		// ASCII to decimal conversion
		for(int i = 0; i < DATA_SIZE; i++) data[i] = data[i]-48;
 8001560:	2300      	movs	r3, #0
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	e00c      	b.n	8001580 <_parse_data+0x40>
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	683a      	ldr	r2, [r7, #0]
 800156a:	4413      	add	r3, r2
 800156c:	781a      	ldrb	r2, [r3, #0]
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6839      	ldr	r1, [r7, #0]
 8001572:	440b      	add	r3, r1
 8001574:	3a30      	subs	r2, #48	; 0x30
 8001576:	b2d2      	uxtb	r2, r2
 8001578:	701a      	strb	r2, [r3, #0]
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	3301      	adds	r3, #1
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	2b45      	cmp	r3, #69	; 0x45
 8001584:	ddef      	ble.n	8001566 <_parse_data+0x26>


		dev->data.hour = data[1]*10 + data[2];
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	3301      	adds	r3, #1
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	461a      	mov	r2, r3
 800158e:	4613      	mov	r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4413      	add	r3, r2
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	461a      	mov	r2, r3
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	3302      	adds	r3, #2
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	4413      	add	r3, r2
 80015a0:	461a      	mov	r2, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	609a      	str	r2, [r3, #8]
		dev->data.minute = data[3]*10 + data[4];
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	3303      	adds	r3, #3
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	461a      	mov	r2, r3
 80015ae:	4613      	mov	r3, r2
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	4413      	add	r3, r2
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	461a      	mov	r2, r3
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	3304      	adds	r3, #4
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	4413      	add	r3, r2
 80015c0:	461a      	mov	r2, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	60da      	str	r2, [r3, #12]
		dev->data.second = data[5]*10 + data[6];
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	3305      	adds	r3, #5
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	461a      	mov	r2, r3
 80015ce:	4613      	mov	r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	4413      	add	r3, r2
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	461a      	mov	r2, r3
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	3306      	adds	r3, #6
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	4413      	add	r3, r2
 80015e0:	461a      	mov	r2, r3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	611a      	str	r2, [r3, #16]

		dev->data.lat_deg = data[11]*10 +data[12];
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	330b      	adds	r3, #11
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	461a      	mov	r2, r3
 80015ee:	0092      	lsls	r2, r2, #2
 80015f0:	4413      	add	r3, r2
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	b2da      	uxtb	r2, r3
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	330c      	adds	r3, #12
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	4413      	add	r3, r2
 80015fe:	b2da      	uxtb	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	751a      	strb	r2, [r3, #20]
		dev->data.lat_decimal = (data[13]*1e7 + data[14]*1e6 + data[16]*1e5 + data[17]*1e4 + data[18]*1e3 + data[19]*1e2 + data[20])/6;
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	330d      	adds	r3, #13
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	4618      	mov	r0, r3
 800160c:	f7fe ffaa 	bl	8000564 <__aeabi_i2d>
 8001610:	a3cb      	add	r3, pc, #812	; (adr r3, 8001940 <_parse_data+0x400>)
 8001612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001616:	f7ff f80f 	bl	8000638 <__aeabi_dmul>
 800161a:	4603      	mov	r3, r0
 800161c:	460c      	mov	r4, r1
 800161e:	4625      	mov	r5, r4
 8001620:	461c      	mov	r4, r3
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	330e      	adds	r3, #14
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe ff9b 	bl	8000564 <__aeabi_i2d>
 800162e:	a3c6      	add	r3, pc, #792	; (adr r3, 8001948 <_parse_data+0x408>)
 8001630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001634:	f7ff f800 	bl	8000638 <__aeabi_dmul>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	4620      	mov	r0, r4
 800163e:	4629      	mov	r1, r5
 8001640:	f7fe fe44 	bl	80002cc <__adddf3>
 8001644:	4603      	mov	r3, r0
 8001646:	460c      	mov	r4, r1
 8001648:	4625      	mov	r5, r4
 800164a:	461c      	mov	r4, r3
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	3310      	adds	r3, #16
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	4618      	mov	r0, r3
 8001654:	f7fe ff86 	bl	8000564 <__aeabi_i2d>
 8001658:	a3bd      	add	r3, pc, #756	; (adr r3, 8001950 <_parse_data+0x410>)
 800165a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165e:	f7fe ffeb 	bl	8000638 <__aeabi_dmul>
 8001662:	4602      	mov	r2, r0
 8001664:	460b      	mov	r3, r1
 8001666:	4620      	mov	r0, r4
 8001668:	4629      	mov	r1, r5
 800166a:	f7fe fe2f 	bl	80002cc <__adddf3>
 800166e:	4603      	mov	r3, r0
 8001670:	460c      	mov	r4, r1
 8001672:	4625      	mov	r5, r4
 8001674:	461c      	mov	r4, r3
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	3311      	adds	r3, #17
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	4618      	mov	r0, r3
 800167e:	f7fe ff71 	bl	8000564 <__aeabi_i2d>
 8001682:	a3b5      	add	r3, pc, #724	; (adr r3, 8001958 <_parse_data+0x418>)
 8001684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001688:	f7fe ffd6 	bl	8000638 <__aeabi_dmul>
 800168c:	4602      	mov	r2, r0
 800168e:	460b      	mov	r3, r1
 8001690:	4620      	mov	r0, r4
 8001692:	4629      	mov	r1, r5
 8001694:	f7fe fe1a 	bl	80002cc <__adddf3>
 8001698:	4603      	mov	r3, r0
 800169a:	460c      	mov	r4, r1
 800169c:	4625      	mov	r5, r4
 800169e:	461c      	mov	r4, r3
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	3312      	adds	r3, #18
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7fe ff5c 	bl	8000564 <__aeabi_i2d>
 80016ac:	f04f 0200 	mov.w	r2, #0
 80016b0:	4bab      	ldr	r3, [pc, #684]	; (8001960 <_parse_data+0x420>)
 80016b2:	f7fe ffc1 	bl	8000638 <__aeabi_dmul>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	4620      	mov	r0, r4
 80016bc:	4629      	mov	r1, r5
 80016be:	f7fe fe05 	bl	80002cc <__adddf3>
 80016c2:	4603      	mov	r3, r0
 80016c4:	460c      	mov	r4, r1
 80016c6:	4625      	mov	r5, r4
 80016c8:	461c      	mov	r4, r3
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	3313      	adds	r3, #19
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7fe ff47 	bl	8000564 <__aeabi_i2d>
 80016d6:	f04f 0200 	mov.w	r2, #0
 80016da:	4ba2      	ldr	r3, [pc, #648]	; (8001964 <_parse_data+0x424>)
 80016dc:	f7fe ffac 	bl	8000638 <__aeabi_dmul>
 80016e0:	4602      	mov	r2, r0
 80016e2:	460b      	mov	r3, r1
 80016e4:	4620      	mov	r0, r4
 80016e6:	4629      	mov	r1, r5
 80016e8:	f7fe fdf0 	bl	80002cc <__adddf3>
 80016ec:	4603      	mov	r3, r0
 80016ee:	460c      	mov	r4, r1
 80016f0:	4625      	mov	r5, r4
 80016f2:	461c      	mov	r4, r3
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	3314      	adds	r3, #20
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7fe ff32 	bl	8000564 <__aeabi_i2d>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4620      	mov	r0, r4
 8001706:	4629      	mov	r1, r5
 8001708:	f7fe fde0 	bl	80002cc <__adddf3>
 800170c:	4603      	mov	r3, r0
 800170e:	460c      	mov	r4, r1
 8001710:	4618      	mov	r0, r3
 8001712:	4621      	mov	r1, r4
 8001714:	f04f 0200 	mov.w	r2, #0
 8001718:	4b93      	ldr	r3, [pc, #588]	; (8001968 <_parse_data+0x428>)
 800171a:	f7ff f8b7 	bl	800088c <__aeabi_ddiv>
 800171e:	4603      	mov	r3, r0
 8001720:	460c      	mov	r4, r1
 8001722:	4618      	mov	r0, r3
 8001724:	4621      	mov	r1, r4
 8001726:	f7ff fa37 	bl	8000b98 <__aeabi_d2uiz>
 800172a:	4602      	mov	r2, r0
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	619a      	str	r2, [r3, #24]

		dev->data.lon_deg = data[25]*10 +data[26];
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	3319      	adds	r3, #25
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	461a      	mov	r2, r3
 8001738:	0092      	lsls	r2, r2, #2
 800173a:	4413      	add	r3, r2
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	b2da      	uxtb	r2, r3
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	331a      	adds	r3, #26
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	4413      	add	r3, r2
 8001748:	b2da      	uxtb	r2, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	771a      	strb	r2, [r3, #28]
		dev->data.lon_decimal = (data[27]*1e7 + data[28]*1e6 + data[30]*1e5 + data[31]*1e4 + data[32]*1e3 + data[33]*1e2 + data[34])/6;
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	331b      	adds	r3, #27
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4618      	mov	r0, r3
 8001756:	f7fe ff05 	bl	8000564 <__aeabi_i2d>
 800175a:	a379      	add	r3, pc, #484	; (adr r3, 8001940 <_parse_data+0x400>)
 800175c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001760:	f7fe ff6a 	bl	8000638 <__aeabi_dmul>
 8001764:	4603      	mov	r3, r0
 8001766:	460c      	mov	r4, r1
 8001768:	4625      	mov	r5, r4
 800176a:	461c      	mov	r4, r3
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	331c      	adds	r3, #28
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	4618      	mov	r0, r3
 8001774:	f7fe fef6 	bl	8000564 <__aeabi_i2d>
 8001778:	a373      	add	r3, pc, #460	; (adr r3, 8001948 <_parse_data+0x408>)
 800177a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177e:	f7fe ff5b 	bl	8000638 <__aeabi_dmul>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	4620      	mov	r0, r4
 8001788:	4629      	mov	r1, r5
 800178a:	f7fe fd9f 	bl	80002cc <__adddf3>
 800178e:	4603      	mov	r3, r0
 8001790:	460c      	mov	r4, r1
 8001792:	4625      	mov	r5, r4
 8001794:	461c      	mov	r4, r3
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	331e      	adds	r3, #30
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	4618      	mov	r0, r3
 800179e:	f7fe fee1 	bl	8000564 <__aeabi_i2d>
 80017a2:	a36b      	add	r3, pc, #428	; (adr r3, 8001950 <_parse_data+0x410>)
 80017a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a8:	f7fe ff46 	bl	8000638 <__aeabi_dmul>
 80017ac:	4602      	mov	r2, r0
 80017ae:	460b      	mov	r3, r1
 80017b0:	4620      	mov	r0, r4
 80017b2:	4629      	mov	r1, r5
 80017b4:	f7fe fd8a 	bl	80002cc <__adddf3>
 80017b8:	4603      	mov	r3, r0
 80017ba:	460c      	mov	r4, r1
 80017bc:	4625      	mov	r5, r4
 80017be:	461c      	mov	r4, r3
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	331f      	adds	r3, #31
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7fe fecc 	bl	8000564 <__aeabi_i2d>
 80017cc:	a362      	add	r3, pc, #392	; (adr r3, 8001958 <_parse_data+0x418>)
 80017ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d2:	f7fe ff31 	bl	8000638 <__aeabi_dmul>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	4620      	mov	r0, r4
 80017dc:	4629      	mov	r1, r5
 80017de:	f7fe fd75 	bl	80002cc <__adddf3>
 80017e2:	4603      	mov	r3, r0
 80017e4:	460c      	mov	r4, r1
 80017e6:	4625      	mov	r5, r4
 80017e8:	461c      	mov	r4, r3
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	3320      	adds	r3, #32
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7fe feb7 	bl	8000564 <__aeabi_i2d>
 80017f6:	f04f 0200 	mov.w	r2, #0
 80017fa:	4b59      	ldr	r3, [pc, #356]	; (8001960 <_parse_data+0x420>)
 80017fc:	f7fe ff1c 	bl	8000638 <__aeabi_dmul>
 8001800:	4602      	mov	r2, r0
 8001802:	460b      	mov	r3, r1
 8001804:	4620      	mov	r0, r4
 8001806:	4629      	mov	r1, r5
 8001808:	f7fe fd60 	bl	80002cc <__adddf3>
 800180c:	4603      	mov	r3, r0
 800180e:	460c      	mov	r4, r1
 8001810:	4625      	mov	r5, r4
 8001812:	461c      	mov	r4, r3
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	3321      	adds	r3, #33	; 0x21
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	4618      	mov	r0, r3
 800181c:	f7fe fea2 	bl	8000564 <__aeabi_i2d>
 8001820:	f04f 0200 	mov.w	r2, #0
 8001824:	4b4f      	ldr	r3, [pc, #316]	; (8001964 <_parse_data+0x424>)
 8001826:	f7fe ff07 	bl	8000638 <__aeabi_dmul>
 800182a:	4602      	mov	r2, r0
 800182c:	460b      	mov	r3, r1
 800182e:	4620      	mov	r0, r4
 8001830:	4629      	mov	r1, r5
 8001832:	f7fe fd4b 	bl	80002cc <__adddf3>
 8001836:	4603      	mov	r3, r0
 8001838:	460c      	mov	r4, r1
 800183a:	4625      	mov	r5, r4
 800183c:	461c      	mov	r4, r3
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	3322      	adds	r3, #34	; 0x22
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f7fe fe8d 	bl	8000564 <__aeabi_i2d>
 800184a:	4602      	mov	r2, r0
 800184c:	460b      	mov	r3, r1
 800184e:	4620      	mov	r0, r4
 8001850:	4629      	mov	r1, r5
 8001852:	f7fe fd3b 	bl	80002cc <__adddf3>
 8001856:	4603      	mov	r3, r0
 8001858:	460c      	mov	r4, r1
 800185a:	4618      	mov	r0, r3
 800185c:	4621      	mov	r1, r4
 800185e:	f04f 0200 	mov.w	r2, #0
 8001862:	4b41      	ldr	r3, [pc, #260]	; (8001968 <_parse_data+0x428>)
 8001864:	f7ff f812 	bl	800088c <__aeabi_ddiv>
 8001868:	4603      	mov	r3, r0
 800186a:	460c      	mov	r4, r1
 800186c:	4618      	mov	r0, r3
 800186e:	4621      	mov	r1, r4
 8001870:	f7ff f992 	bl	8000b98 <__aeabi_d2uiz>
 8001874:	4602      	mov	r2, r0
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	621a      	str	r2, [r3, #32]

		dev->data.fix = data[38];
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

		dev->data.satellite = data[40]*10 + data[41];
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	3328      	adds	r3, #40	; 0x28
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	461a      	mov	r2, r3
 800188e:	0092      	lsls	r2, r2, #2
 8001890:	4413      	add	r3, r2
 8001892:	005b      	lsls	r3, r3, #1
 8001894:	b2da      	uxtb	r2, r3
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	3329      	adds	r3, #41	; 0x29
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	4413      	add	r3, r2
 800189e:	b2da      	uxtb	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

		dev->data.HDOP = data[43]*100+data[45]*10+data[46];
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	332b      	adds	r3, #43	; 0x2b
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	461a      	mov	r2, r3
 80018b0:	0092      	lsls	r2, r2, #2
 80018b2:	4413      	add	r3, r2
 80018b4:	461a      	mov	r2, r3
 80018b6:	0091      	lsls	r1, r2, #2
 80018b8:	461a      	mov	r2, r3
 80018ba:	460b      	mov	r3, r1
 80018bc:	4413      	add	r3, r2
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	b29a      	uxth	r2, r3
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	332d      	adds	r3, #45	; 0x2d
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	4619      	mov	r1, r3
 80018cc:	0089      	lsls	r1, r1, #2
 80018ce:	440b      	add	r3, r1
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	4413      	add	r3, r2
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	332e      	adds	r3, #46	; 0x2e
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	b29b      	uxth	r3, r3
 80018e0:	4413      	add	r3, r2
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	84da      	strh	r2, [r3, #38]	; 0x26

		dev->data.altitude= data[48]*100+data[49]*10+data[50];
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	3330      	adds	r3, #48	; 0x30
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	461a      	mov	r2, r3
 80018f2:	0092      	lsls	r2, r2, #2
 80018f4:	4413      	add	r3, r2
 80018f6:	461a      	mov	r2, r3
 80018f8:	0091      	lsls	r1, r2, #2
 80018fa:	461a      	mov	r2, r3
 80018fc:	460b      	mov	r3, r1
 80018fe:	4413      	add	r3, r2
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	b29a      	uxth	r2, r3
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	3331      	adds	r3, #49	; 0x31
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	b29b      	uxth	r3, r3
 800190c:	4619      	mov	r1, r3
 800190e:	0089      	lsls	r1, r1, #2
 8001910:	440b      	add	r3, r1
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	b29b      	uxth	r3, r3
 8001916:	4413      	add	r3, r2
 8001918:	b29a      	uxth	r2, r3
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	3332      	adds	r3, #50	; 0x32
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	b29b      	uxth	r3, r3
 8001922:	4413      	add	r3, r2
 8001924:	b29a      	uxth	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	851a      	strh	r2, [r3, #40]	; 0x28
	}
	else {
		dev->data.fix = 0;
		return 0;
	}
	return 1;
 800192a:	2301      	movs	r3, #1
 800192c:	e004      	b.n	8001938 <_parse_data+0x3f8>
		dev->data.fix = 0;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		return 0;
 8001936:	2300      	movs	r3, #0
}
 8001938:	4618      	mov	r0, r3
 800193a:	3710      	adds	r7, #16
 800193c:	46bd      	mov	sp, r7
 800193e:	bdb0      	pop	{r4, r5, r7, pc}
 8001940:	00000000 	.word	0x00000000
 8001944:	416312d0 	.word	0x416312d0
 8001948:	00000000 	.word	0x00000000
 800194c:	412e8480 	.word	0x412e8480
 8001950:	00000000 	.word	0x00000000
 8001954:	40f86a00 	.word	0x40f86a00
 8001958:	00000000 	.word	0x00000000
 800195c:	40c38800 	.word	0x40c38800
 8001960:	408f4000 	.word	0x408f4000
 8001964:	40590000 	.word	0x40590000
 8001968:	40180000 	.word	0x40180000

0800196c <gps_dma_init>:


void gps_dma_init(struct gps_device *dev){
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
	HAL_UART_DMAStop(dev->uart_bus);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	4618      	mov	r0, r3
 800197a:	f00c f867 	bl	800da4c <HAL_UART_DMAStop>

	HAL_UART_Receive_DMA(dev->uart_bus, gps_data[dev->id], BUFFER_SIZE);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6858      	ldr	r0, [r3, #4]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	461a      	mov	r2, r3
 8001988:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800198c:	fb03 f302 	mul.w	r3, r3, r2
 8001990:	4a07      	ldr	r2, [pc, #28]	; (80019b0 <gps_dma_init+0x44>)
 8001992:	4413      	add	r3, r2
 8001994:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001998:	4619      	mov	r1, r3
 800199a:	f00b ff39 	bl	800d810 <HAL_UART_Receive_DMA>

	HAL_UART_DMAResume(dev->uart_bus);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f00c f80c 	bl	800d9c0 <HAL_UART_DMAResume>
}
 80019a8:	bf00      	nop
 80019aa:	3708      	adds	r7, #8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20008a9c 	.word	0x20008a9c

080019b4 <gps_read_sensor>:



uint8_t gps_read_sensor (struct gps_device *dev){
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
	HAL_UART_DMAPause(dev->uart_bus);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f00b ffa9 	bl	800d918 <HAL_UART_DMAPause>

	uint32_t data_start = _gps_search_start(gps_data[dev->id]);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	461a      	mov	r2, r3
 80019cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019d0:	fb03 f302 	mul.w	r3, r3, r2
 80019d4:	4a1a      	ldr	r2, [pc, #104]	; (8001a40 <gps_read_sensor+0x8c>)
 80019d6:	4413      	add	r3, r2
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff fd81 	bl	80014e0 <_gps_search_start>
 80019de:	60f8      	str	r0, [r7, #12]
	if (data_start > 0) memcpy(gps_gga[dev->id], gps_data[dev->id] + data_start, DATA_SIZE);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d016      	beq.n	8001a14 <gps_read_sensor+0x60>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	461a      	mov	r2, r3
 80019ec:	2346      	movs	r3, #70	; 0x46
 80019ee:	fb03 f302 	mul.w	r3, r3, r2
 80019f2:	4a14      	ldr	r2, [pc, #80]	; (8001a44 <gps_read_sensor+0x90>)
 80019f4:	1898      	adds	r0, r3, r2
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	461a      	mov	r2, r3
 80019fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a00:	fb03 f302 	mul.w	r3, r3, r2
 8001a04:	4a0e      	ldr	r2, [pc, #56]	; (8001a40 <gps_read_sensor+0x8c>)
 8001a06:	441a      	add	r2, r3
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	2246      	movs	r2, #70	; 0x46
 8001a0e:	4619      	mov	r1, r3
 8001a10:	f018 fb8e 	bl	801a130 <memcpy>

	HAL_UART_DMAResume(dev->uart_bus);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f00b ffd1 	bl	800d9c0 <HAL_UART_DMAResume>

	return _parse_data(dev, gps_gga[dev->id]);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	461a      	mov	r2, r3
 8001a24:	2346      	movs	r3, #70	; 0x46
 8001a26:	fb03 f302 	mul.w	r3, r3, r2
 8001a2a:	4a06      	ldr	r2, [pc, #24]	; (8001a44 <gps_read_sensor+0x90>)
 8001a2c:	4413      	add	r3, r2
 8001a2e:	4619      	mov	r1, r3
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff fd85 	bl	8001540 <_parse_data>
 8001a36:	4603      	mov	r3, r0
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3710      	adds	r7, #16
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	20008a9c 	.word	0x20008a9c
 8001a44:	20008900 	.word	0x20008900

08001a48 <init_coeff>:

#include "Sim_Con/controller.h"

/* In this file, all the controller related function as the controller itself will be defined */

void init_coeff(control_data_t *control_data){
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	f5ad 7d7a 	sub.w	sp, sp, #1000	; 0x3e8
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	1d3b      	adds	r3, r7, #4
 8001a52:	6018      	str	r0, [r3, #0]

    const double coeff0[POLY_DEG+1] = {-0.000000000000000000000000000000000000000000000000000000000000000000000000000000000000004512657937588839049004112289113639, 0.000000000000000000000000000000000000000000000000000000000000000000000000000000000035510199882871151837305715398183000168, -0.000000000000000000000000000000000000000000000000000000000000000000000000000000096173471606733665561985782115391064708287, 0.000000000000000000000000000000000000000000000000000000000000000000000000000064144451784626755466161281029961698013710267, 0.000000000000000000000000000000000000000000000000000000000000000000000000130306485578689238438559897775211117884788295535, -0.000000000000000000000000000000000000000000000000000000000000000000000103344948615056780743933228829042966475212761420845, -0.000000000000000000000000000000000000000000000000000000000000000000270339605030344217878054182167545717660436582939052977, 0.000000000000000000000000000000000000000000000000000000000000000049865895713495317262755615292330571314658450610289011159, 0.000000000000000000000000000000000000000000000000000000000000543930506983452466324128171738367269683675748844746983316693, 0.000000000000000000000000000000000000000000000000000000000288983268798592421384252747916157608975526603285771644912837411, -0.000000000000000000000000000000000000000000000000000000846441966293283365659561424695797425673717752142755993390651518546, -0.000000000000000000000000000000000000000000000000001194655632965649045909229494236034082176822248504833940010770179501959, 0.000000000000000000000000000000000000000000000000828308568112174503782695214937076151838584656734293313100755959258431501, 0.000000000000000000000000000000000000000000002935993500697515525536304112472990227069772905853484271330211454998789623085, 0.000000000000000000000000000000000000000000047285210742656942311274032248414940841681313141487815329466934742399325078148, -0.000000000000000000000000000000000000005914717260994978310582651966479881769685727764995260946921683119896981002374430177, -0.000000000000000000000000000000000002127007056129316897358172563513468502587048151807428791656817965309371611946218751591, 0.000000000000000000000000000000011673165366476461576182793390320347427711999391185224363770998898297746523415095604180904, 0.000000000000000000000000000003975090341011873708928244126165864463388194933073590473553590190108523267850659799194090738, -0.000000000000000000000000025030254807736697030911443798423661372942715233321655884518004900663227206558669735159128322266, 0.000000000000000000000006820727546740278787772079390172847993131667471500353856162716763289477484022427233867347240447998, 0.000000000000000000044671434542575286312826446365724757654522606984447691941784996938480389871983788907527923583984375000, -0.000000000000000079366444295813003535394661678919983215004110106358115039881795382825657725334167480468750000000000000000, 0.000000000000072377665113751143106278466232065761556523780795302513979549985378980636596679687500000000000000000000000000, -0.000000000042968418545280651435143685748019922593377017960847297217696905136108398437500000000000000000000000000000000000, 0.000000017718478983149914747199094576003697287802651771926321089267730712890625000000000000000000000000000000000000000000, -0.000005149243217701088469137084280280447501354501582682132720947265625000000000000000000000000000000000000000000000000000, 0.001038748164345698219920843818897537857992574572563171386718750000000000000000000000000000000000000000000000000000000000, -0.138727514770878690431032964625046588480472564697265625000000000000000000000000000000000000000000000000000000000000000000, 11.039102262940222232145970338024199008941650390625000000000000000000000000000000000000000000000000000000000000000000000000, -396.273441307246685028076171875000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000};
 8001a54:	4a27      	ldr	r2, [pc, #156]	; (8001af4 <init_coeff+0xac>)
 8001a56:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 8001a5a:	4611      	mov	r1, r2
 8001a5c:	22f8      	movs	r2, #248	; 0xf8
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f018 fb66 	bl	801a130 <memcpy>
    const double coeff1[POLY_DEG+1] = {-0.000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000239502474121708723339162919316, 0.000000000000000000000000000000000000000000000000000000000000000000000000000000000000001821196244146454006739380854557526, -0.000000000000000000000000000000000000000000000000000000000000000000000000000000000004696152442645969213878359539739193168, 0.000000000000000000000000000000000000000000000000000000000000000000000000000000002677395062608915550973276052820431348798, 0.000000000000000000000000000000000000000000000000000000000000000000000000000006540223958567119969168754116452209330428882, -0.000000000000000000000000000000000000000000000000000000000000000000000000003873302870798976051964491839687083008668443017, -0.000000000000000000000000000000000000000000000000000000000000000000000012970334336327503194891328474197292594120646902929, -0.000000000000000000000000000000000000000000000000000000000000000000000098496575501614235980297967260138676205862296038719, 0.000000000000000000000000000000000000000000000000000000000000000023879035542298112090521001631513712158535623801028416804, 0.000000000000000000000000000000000000000000000000000000000000017357038968514162035487209919815821059054081340341035217004, -0.000000000000000000000000000000000000000000000000000000000032309340421275240233190402091526062985658149479386386586468070, -0.000000000000000000000000000000000000000000000000000000057136451627609535651963278402822580145507829301497487381825808857, 0.000000000000000000000000000000000000000000000000000021611647665978543044021412582079578838890644383818143641219810500123, 0.000000000000000000000000000000000000000000000000124879412289107597550079059694834289689990936625552213309018753009608955, 0.000000000000000000000000000000000000000000000029485025440837353861737168139649667974573201671771630225709185498864211204, -0.000000000000000000000000000000000000000000230802225355503851683954548105868355093637333638380908837179203447656568903919, -0.000000000000000000000000000000000000000133056765150430840423221554787730539212129222429971482443238157981120995254369370, 0.000000000000000000000000000000000000434600931350420102176291089343169862645036607906034342213210402927636853769342657490, 0.000000000000000000000000000000000238596398542346667210368696787651017700271506872921172434221975839287455004169827207521, -0.000000000000000000000000000000937959840602972215204308677273251943145041504953073155660604708098311957012839859548769539, 0.000000000000000000000000000115672326234218878897970281988163672024405631681946075135815948495431673963707713825854739298, 0.000000000000000000000001758080114746309027015584012758021158842488706849129690180136661352763849386349193082423880696297, -0.000000000000000000002872119695127523373004767163402314227359174194597121026193472376197846074319386389106512069702148438, 0.000000000000000002515308625917094945224809176904338485927060603268199355520007287623229785822331905364990234375000000000, -0.000000000000001455990996958903183715987125770636029098770484156710747214447110309265553951263427734375000000000000000000, 0.000000000000591013823396489086827191222650651405024629925222257043060380965471267700195312500000000000000000000000000000, -0.000000000170293627927595499355565813612235683688345133646180329378694295883178710937500000000000000000000000000000000000, 0.000000034249867046904250527190524937964921647903793200384825468063354492187500000000000000000000000000000000000000000000, -0.000004578901001895279134694220768420080958094331435859203338623046875000000000000000000000000000000000000000000000000000, 0.000365759237028008392118155756023156754963565617799758911132812500000000000000000000000000000000000000000000000000000000, -0.016310699926907545193044413167626771610230207443237304687500000000000000000000000000000000000000000000000000000000000000};
 8001a64:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8001a68:	4a23      	ldr	r2, [pc, #140]	; (8001af8 <init_coeff+0xb0>)
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	4611      	mov	r1, r2
 8001a6e:	23f8      	movs	r3, #248	; 0xf8
 8001a70:	461a      	mov	r2, r3
 8001a72:	f018 fb5d 	bl	801a130 <memcpy>
    const double coeff2[POLY_DEG+1] = {-0.000000000000000000000000000000000000000000000000000000000000000000000000000000000000000152070075457259260878716391997301, 0.000000000000000000000000000000000000000000000000000000000000000000000000000000000001157024932954676521437600570109713488, -0.000000000000000000000000000000000000000000000000000000000000000000000000000000002986075114596915762730193922491917210531, 0.000000000000000000000000000000000000000000000000000000000000000000000000000001707541835098588708403097636500259350973665, 0.000000000000000000000000000000000000000000000000000000000000000000000000004156759295282874204751329847818098760549295353, -0.000000000000000000000000000000000000000000000000000000000000000000000002475985949632061896412923599449564639359262949155, -0.000000000000000000000000000000000000000000000000000000000000000000008250235779823661243119294598626512969229535428461814, -0.000000000000000000000000000000000000000000000000000000000000000000034703403697169278049928726349602016875722694661353208, 0.000000000000000000000000000000000000000000000000000000000000015214340967772735628348525312138225267200683003752591211608, 0.000000000000000000000000000000000000000000000000000000000011002285042310723704044723902872961032221820524146402424588434, -0.000000000000000000000000000000000000000000000000000000020644652821785244087110621479630569827162467442602510448218862068, -0.000000000000000000000000000000000000000000000000000036348967244364032555819704913113166805169168722225574101794079066803, 0.000000000000000000000000000000000000000000000000013946108648980832980396104881352417938116798733471137891710002034156570, 0.000000000000000000000000000000000000000000000079618338503473120801782627199016551196707359212696637520964029386405832013, 0.000000000000000000000000000000000000000000018466771746438177984302832125157006629676451825899390946396475512712332600130, -0.000000000000000000000000000000000000000147402694457001950999271641073002217506413844341793393219771942288436777884460589, -0.000000000000000000000000000000000000084332737700231958933147836043913574621319739350703297355015406625504520412739170307, 0.000000000000000000000000000000000277820854573369026259825290795027499979999197837972478687996257548037013508588404046276, 0.000000000000000000000000000000151337458230257279854199441681614323954042310863594329548519125965681197368203756608087684, -0.000000000000000000000000000599485277596037902531151919832450228660048432648720317846387262005291673809537211781162113766, 0.000000000000000000000000075661420048508859502050378583505174289260721609645514484232094687638035118704138426437566522509, 0.000000000000000000001122565076470001373324385895497303272006069639216389718987211196465914042619260726496577262878417969, -0.000000000000000001836646332108915949379440143690392346506876380493491866807698187358255381695926189422607421875000000000, 0.000000000000001609528969158083399855957906079547607238982415665817793382075251429341733455657958984375000000000000000000, -0.000000000000931965817695545986577026769178611667046249755763653865869855508208274841308593750000000000000000000000000000, 0.000000000378326965968825159269337649151380628675944706174050224944949150085449218750000000000000000000000000000000000000, -0.000000108996606164332061392960033629345728556359063077252358198165893554687500000000000000000000000000000000000000000000, 0.000021915643738785282467092241365236304773134179413318634033203125000000000000000000000000000000000000000000000000000000, -0.002928824723916202601298186536382672784384340047836303710937500000000000000000000000000000000000000000000000000000000000, 0.233850323723111430673782251687953248620033264160156250000000000000000000000000000000000000000000000000000000000000000000, -8.403293267730623128386469034012407064437866210937500000000000000000000000000000000000000000000000000000000000000000000000};
 8001a76:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001a7a:	4a20      	ldr	r2, [pc, #128]	; (8001afc <init_coeff+0xb4>)
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	4611      	mov	r1, r2
 8001a80:	23f8      	movs	r3, #248	; 0xf8
 8001a82:	461a      	mov	r2, r3
 8001a84:	f018 fb54 	bl	801a130 <memcpy>
    const double coeff3[POLY_DEG+1] = {-0.000000000000000000000000000000000000000000000000000000000000000000000000000000000000201990562985250001943459993472837845, 0.000000000000000000000000000000000000000000000000000000000000000000000000000000001332599818626039970897811441571004127947, -0.000000000000000000000000000000000000000000000000000000000000000000000000000002625348546949809937078012282342904976127723, -0.000000000000000000000000000000000000000000000000000000000000000000000000000223727864461865003520661187439024600181539219, 0.000000000000000000000000000000000000000000000000000000000000000000000004464195222526840028513420957475197151241051746408, 0.000000000000000000000000000000000000000000000000000000000000000000002338983169198669858723678827906894927557002243871494, -0.000000000000000000000000000000000000000000000000000000000000000006912415560184160441989718978305120773037706865961972544, -0.000000000000000000000000000000000000000000000000000000000000010413732827001500036314706101719078643859924602095189421307, 0.000000000000000000000000000000000000000000000000000000000004189409028079520254470994017178321308860178893443967174876530, 0.000000000000000000000000000000000000000000000000000000025614354369933901616993599242485723226984402693215380015245905534, 0.000000000000000000000000000000000000000000000000000017039378494863200873938147795841770460467212292535660899037298363934, -0.000000000000000000000000000000000000000000000000037663076028431798602138861411457291136403355675991877262622158500780707, -0.000000000000000000000000000000000000000000000072815926705972796875656513613119001981820983531065325656503321875845255363, 0.000000000000000000000000000000000000000000018447501014541900178687391898845575613515392446088612401903946378298107262645, 0.000000000000000000000000000000000000000176710198155264991511205517529206838994318948056972059471650682635785295572654346, 0.000000000000000000000000000000000000071835866121803100252160509096347173382186418680093242878723576924609687822100523993, -0.000000000000000000000000000000000372820534942092984478403688654843534473731172425786204417355750076042081268496098051327, -0.000000000000000000000000000000252989602976263993127475788776422100805568474814989995701968345433265389187102987512967278, 0.000000000000000000000000000905170223509092071927497805678691252483018558288891743135588951403590113244795878344461925735, 0.000000000000000000000000194552177016366997577807228355801877291823980823471641161670560613928052107191035702271619811654, -0.000000000000000000002437371278037870091434718374663516278393545732460725671800379210640841165513847954571247100830078125, 0.000000000000000003555223129133779670528346764370006160828520346391329667867786668011831352487206459045410156250000000000, -0.000000000000002840735214777100016456280482905011509609210628574116341837907384615391492843627929687500000000000000000000, 0.000000000001463938313075189970311027401823124891380722978340145346010103821754455566406250000000000000000000000000000000, -0.000000000508757921832193008510020092773898023330580997480865335091948509216308593750000000000000000000000000000000000000, 0.000000119452175202401992986544132166470966183169366559013724327087402343750000000000000000000000000000000000000000000000, -0.000018465109600443501075908714348372541280696168541908264160156250000000000000000000000000000000000000000000000000000000, 0.001785007556170990035068757428859953506616875529289245605468750000000000000000000000000000000000000000000000000000000000, -0.101366848874935994162527208573010284453630447387695312500000000000000000000000000000000000000000000000000000000000000000, 3.838048220048389858050086331786587834358215332031250000000000000000000000000000000000000000000000000000000000000000000000, 3.453560767076920168250353526673279702663421630859375000000000000000000000000000000000000000000000000000000000000000000000};
 8001a88:	f107 0308 	add.w	r3, r7, #8
 8001a8c:	4a1c      	ldr	r2, [pc, #112]	; (8001b00 <init_coeff+0xb8>)
 8001a8e:	4618      	mov	r0, r3
 8001a90:	4611      	mov	r1, r2
 8001a92:	23f8      	movs	r3, #248	; 0xf8
 8001a94:	461a      	mov	r2, r3
 8001a96:	f018 fb4b 	bl	801a130 <memcpy>

    memcpy(control_data->poly_coeff[0], coeff0, sizeof(coeff0));
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	3340      	adds	r3, #64	; 0x40
 8001aa0:	f507 713c 	add.w	r1, r7, #752	; 0x2f0
 8001aa4:	22f8      	movs	r2, #248	; 0xf8
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f018 fb42 	bl	801a130 <memcpy>
    memcpy(control_data->poly_coeff[1], coeff1, sizeof(coeff1));
 8001aac:	1d3b      	adds	r3, r7, #4
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8001ab4:	f507 71fc 	add.w	r1, r7, #504	; 0x1f8
 8001ab8:	22f8      	movs	r2, #248	; 0xf8
 8001aba:	4618      	mov	r0, r3
 8001abc:	f018 fb38 	bl	801a130 <memcpy>
    memcpy(control_data->poly_coeff[2], coeff2, sizeof(coeff2));
 8001ac0:	1d3b      	adds	r3, r7, #4
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8001ac8:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8001acc:	22f8      	movs	r2, #248	; 0xf8
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f018 fb2e 	bl	801a130 <memcpy>
    memcpy(control_data->poly_coeff[3], coeff3, sizeof(coeff3));
 8001ad4:	1d3b      	adds	r3, r7, #4
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f503 734a 	add.w	r3, r3, #808	; 0x328
 8001adc:	f107 0108 	add.w	r1, r7, #8
 8001ae0:	22f8      	movs	r2, #248	; 0xf8
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f018 fb24 	bl	801a130 <memcpy>
}
 8001ae8:	bf00      	nop
 8001aea:	f507 777a 	add.w	r7, r7, #1000	; 0x3e8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	0801c6b0 	.word	0x0801c6b0
 8001af8:	0801c7a8 	.word	0x0801c7a8
 8001afc:	0801c8a0 	.word	0x0801c8a0
 8001b00:	0801c998 	.word	0x0801c998
 8001b04:	00000000 	.word	0x00000000

08001b08 <compute_control_input>:

void compute_control_input(control_data_t *control_data, flight_phase_detection_t *flight_phase_detection){
 8001b08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b0c:	ed2d 8b02 	vpush	{d8}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
 8001b16:	6039      	str	r1, [r7, #0]
    if ((flight_phase_detection->flight_phase == COASTING) &&
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b04      	cmp	r3, #4
 8001b1e:	f040 80cd 	bne.w	8001cbc <compute_control_input+0x1b4>
        ((flight_phase_detection->mach_regime == SUBSONIC) || (flight_phase_detection->mach_regime == TRANSONIC)) &&
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	785b      	ldrb	r3, [r3, #1]
    if ((flight_phase_detection->flight_phase == COASTING) &&
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d004      	beq.n	8001b34 <compute_control_input+0x2c>
        ((flight_phase_detection->mach_regime == SUBSONIC) || (flight_phase_detection->mach_regime == TRANSONIC)) &&
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	785b      	ldrb	r3, [r3, #1]
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	f040 80c4 	bne.w	8001cbc <compute_control_input+0x1b4>
        (flight_phase_detection->mach_number < CONTROL_ACTIVATION_MACH_NUMBER) && (!control_data->apogee_approach_phase)) {
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7fe fd25 	bl	8000588 <__aeabi_f2d>
        ((flight_phase_detection->mach_regime == SUBSONIC) || (flight_phase_detection->mach_regime == TRANSONIC)) &&
 8001b3e:	a36c      	add	r3, pc, #432	; (adr r3, 8001cf0 <compute_control_input+0x1e8>)
 8001b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b44:	f7fe ffea 	bl	8000b1c <__aeabi_dcmplt>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f000 80b6 	beq.w	8001cbc <compute_control_input+0x1b4>
        (flight_phase_detection->mach_number < CONTROL_ACTIVATION_MACH_NUMBER) && (!control_data->apogee_approach_phase)) {
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001b56:	f083 0301 	eor.w	r3, r3, #1
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	f000 80ad 	beq.w	8001cbc <compute_control_input+0x1b4>

        /* caluclate Gains and Reference velocity for given altitude AGL */
        evaluate_polyfit(control_data);
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f000 f913 	bl	8001d8e <evaluate_polyfit>

        /* Calculate Velocity Error */
        compute_reference_error(control_data);
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f000 fa15 	bl	8001f98 <compute_reference_error>

        /* Calculate Control Input */
        control_data->control_input = (float)(-control_data->gains[0] * control_data->reference_error
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8001b74:	461d      	mov	r5, r3
 8001b76:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7fe fd02 	bl	8000588 <__aeabi_f2d>
 8001b84:	4603      	mov	r3, r0
 8001b86:	460c      	mov	r4, r1
 8001b88:	461a      	mov	r2, r3
 8001b8a:	4623      	mov	r3, r4
 8001b8c:	4628      	mov	r0, r5
 8001b8e:	4631      	mov	r1, r6
 8001b90:	f7fe fd52 	bl	8000638 <__aeabi_dmul>
 8001b94:	4603      	mov	r3, r0
 8001b96:	460c      	mov	r4, r1
 8001b98:	4698      	mov	r8, r3
 8001b9a:	46a1      	mov	r9, r4
                - control_data->gains[1] * control_data->integrated_error
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7fe fcee 	bl	8000588 <__aeabi_f2d>
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	4620      	mov	r0, r4
 8001bb2:	4629      	mov	r1, r5
 8001bb4:	f7fe fd40 	bl	8000638 <__aeabi_dmul>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	460c      	mov	r4, r1
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4623      	mov	r3, r4
 8001bc0:	4640      	mov	r0, r8
 8001bc2:	4649      	mov	r1, r9
 8001bc4:	f7fe fb80 	bl	80002c8 <__aeabi_dsub>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	460c      	mov	r4, r1
 8001bcc:	4698      	mov	r8, r3
 8001bce:	46a1      	mov	r9, r4
                - control_data->gains[2] * (control_data->control_input - OPT_TRAJ_CONTROL_INPUT)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7fe fcd4 	bl	8000588 <__aeabi_f2d>
 8001be0:	a345      	add	r3, pc, #276	; (adr r3, 8001cf8 <compute_control_input+0x1f0>)
 8001be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be6:	f7fe fb6f 	bl	80002c8 <__aeabi_dsub>
 8001bea:	4602      	mov	r2, r0
 8001bec:	460b      	mov	r3, r1
 8001bee:	4620      	mov	r0, r4
 8001bf0:	4629      	mov	r1, r5
 8001bf2:	f7fe fd21 	bl	8000638 <__aeabi_dmul>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	460c      	mov	r4, r1
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	4623      	mov	r3, r4
 8001bfe:	4640      	mov	r0, r8
 8001c00:	4649      	mov	r1, r9
 8001c02:	f7fe fb61 	bl	80002c8 <__aeabi_dsub>
 8001c06:	4603      	mov	r3, r0
 8001c08:	460c      	mov	r4, r1
 8001c0a:	4625      	mov	r5, r4
 8001c0c:	461c      	mov	r4, r3
                + control_data->control_input);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7fe fcb8 	bl	8000588 <__aeabi_f2d>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	4620      	mov	r0, r4
 8001c1e:	4629      	mov	r1, r5
 8001c20:	f7fe fb54 	bl	80002cc <__adddf3>
 8001c24:	4603      	mov	r3, r0
 8001c26:	460c      	mov	r4, r1
        control_data->control_input = (float)(-control_data->gains[0] * control_data->reference_error
 8001c28:	4618      	mov	r0, r3
 8001c2a:	4621      	mov	r1, r4
 8001c2c:	f7fe ffd4 	bl	8000bd8 <__aeabi_d2f>
 8001c30:	4602      	mov	r2, r0
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	601a      	str	r2, [r3, #0]

        /* Check that the control input is between 0 and 1 */
        control_data->control_input = fmaxf(0, fminf(control_data->control_input, 1));
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	edd3 7a00 	vldr	s15, [r3]
 8001c3c:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001c40:	eeb0 0a67 	vmov.f32	s0, s15
 8001c44:	f018 feec 	bl	801aa20 <fminf>
 8001c48:	eef0 7a40 	vmov.f32	s15, s0
 8001c4c:	eef0 0a67 	vmov.f32	s1, s15
 8001c50:	ed9f 0a25 	vldr	s0, [pc, #148]	; 8001ce8 <compute_control_input+0x1e0>
 8001c54:	f018 fec9 	bl	801a9ea <fmaxf>
 8001c58:	eef0 7a40 	vmov.f32	s15, s0
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	edc3 7a00 	vstr	s15, [r3]

        /* Compute boundaries for the antiwindup */
        compute_antiwindup_boundaries(control_data);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f000 f944 	bl	8001ef0 <compute_antiwindup_boundaries>

        /* Compute the integrated error */
        control_data->integrated_error = fmaxf(control_data->lowerboundary_aw, fminf(control_data->integrated_error
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	ed93 8a06 	vldr	s16, [r3, #24]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	ed93 7a02 	vldr	s14, [r3, #8]
        + DELTA_T * control_data->reference_error, control_data->upperboundary_aw));
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c7a:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8001cec <compute_control_input+0x1e4>
 8001c7e:	ee67 7aa6 	vmul.f32	s15, s15, s13
        control_data->integrated_error = fmaxf(control_data->lowerboundary_aw, fminf(control_data->integrated_error
 8001c82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	ed93 7a07 	vldr	s14, [r3, #28]
 8001c8c:	eef0 0a47 	vmov.f32	s1, s14
 8001c90:	eeb0 0a67 	vmov.f32	s0, s15
 8001c94:	f018 fec4 	bl	801aa20 <fminf>
 8001c98:	eef0 7a40 	vmov.f32	s15, s0
 8001c9c:	eef0 0a67 	vmov.f32	s1, s15
 8001ca0:	eeb0 0a48 	vmov.f32	s0, s16
 8001ca4:	f018 fea1 	bl	801a9ea <fmaxf>
 8001ca8:	eef0 7a40 	vmov.f32	s15, s0
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	edc3 7a02 	vstr	s15, [r3, #8]

        /* Check if the apogee approach phase was entered */
        check_apogee_approach_phase(control_data, flight_phase_detection);
 8001cb2:	6839      	ldr	r1, [r7, #0]
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f000 f993 	bl	8001fe0 <check_apogee_approach_phase>
        if (control_data->apogee_approach_phase == true) {
            evaluate_polyfit(control_data);
            compute_reference_error(control_data);
        }
    }
}
 8001cba:	e00d      	b.n	8001cd8 <compute_control_input+0x1d0>
        control_data_reset(control_data);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f000 f81f 	bl	8001d00 <control_data_reset>
        if (control_data->apogee_approach_phase == true) {
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d005      	beq.n	8001cd8 <compute_control_input+0x1d0>
            evaluate_polyfit(control_data);
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f000 f85e 	bl	8001d8e <evaluate_polyfit>
            compute_reference_error(control_data);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f000 f960 	bl	8001f98 <compute_reference_error>
}
 8001cd8:	bf00      	nop
 8001cda:	370c      	adds	r7, #12
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	ecbd 8b02 	vpop	{d8}
 8001ce2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001ce6:	bf00      	nop
 8001ce8:	00000000 	.word	0x00000000
 8001cec:	3c23d70a 	.word	0x3c23d70a
 8001cf0:	9999999a 	.word	0x9999999a
 8001cf4:	3fe19999 	.word	0x3fe19999
 8001cf8:	e41d1d5e 	.word	0xe41d1d5e
 8001cfc:	3fdfc917 	.word	0x3fdfc917

08001d00 <control_data_reset>:


void control_data_reset(control_data_t *control_data){
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
    control_data->control_input = 0;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
    control_data->reference_error = 0;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	f04f 0200 	mov.w	r2, #0
 8001d16:	605a      	str	r2, [r3, #4]
    control_data->integrated_error = 0;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f04f 0200 	mov.w	r2, #0
 8001d1e:	609a      	str	r2, [r3, #8]
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <control_data_init>:

void control_data_init(control_data_t *control_data){
 8001d2c:	b590      	push	{r4, r7, lr}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
    control_data_reset(control_data);
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f7ff ffe3 	bl	8001d00 <control_data_reset>

    control_data->lowerboundary_aw = 0;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	f04f 0200 	mov.w	r2, #0
 8001d40:	619a      	str	r2, [r3, #24]
    control_data->upperboundary_aw = 0;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f04f 0200 	mov.w	r2, #0
 8001d48:	61da      	str	r2, [r3, #28]

    control_data->safety_counter = 0;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	841a      	strh	r2, [r3, #32]
    control_data->apogee_approach_phase = false;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

    init_coeff(control_data);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f7ff fe75 	bl	8001a48 <init_coeff>

    for(int i = 0; i < NUM_GAINS; i++){
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60fb      	str	r3, [r7, #12]
 8001d62:	e00d      	b.n	8001d80 <control_data_init+0x54>
        control_data->gains[i] = 0;
 8001d64:	687a      	ldr	r2, [r7, #4]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	3305      	adds	r3, #5
 8001d6a:	00db      	lsls	r3, r3, #3
 8001d6c:	441a      	add	r2, r3
 8001d6e:	f04f 0300 	mov.w	r3, #0
 8001d72:	f04f 0400 	mov.w	r4, #0
 8001d76:	e9c2 3400 	strd	r3, r4, [r2]
    for(int i = 0; i < NUM_GAINS; i++){
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	ddee      	ble.n	8001d64 <control_data_init+0x38>
    }
}
 8001d86:	bf00      	nop
 8001d88:	3714      	adds	r7, #20
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd90      	pop	{r4, r7, pc}

08001d8e <evaluate_polyfit>:

/* Does the Polynomial Calculation of the reference velocity */
void evaluate_polyfit(control_data_t *control_data) {
 8001d8e:	b5b0      	push	{r4, r5, r7, lr}
 8001d90:	b08a      	sub	sp, #40	; 0x28
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
    /* For Speed */
    double x_placeholder = 0;
 8001d96:	f04f 0300 	mov.w	r3, #0
 8001d9a:	f04f 0400 	mov.w	r4, #0
 8001d9e:	e9c7 3402 	strd	r3, r4, [r7, #8]

    /* Reset gains */
    for (int i = 0; i < NUM_GAINS; i++) {
 8001da2:	2300      	movs	r3, #0
 8001da4:	627b      	str	r3, [r7, #36]	; 0x24
 8001da6:	e00d      	b.n	8001dc4 <evaluate_polyfit+0x36>
        control_data->gains[i] = 0;
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dac:	3305      	adds	r3, #5
 8001dae:	00db      	lsls	r3, r3, #3
 8001db0:	441a      	add	r2, r3
 8001db2:	f04f 0300 	mov.w	r3, #0
 8001db6:	f04f 0400 	mov.w	r4, #0
 8001dba:	e9c2 3400 	strd	r3, r4, [r2]
    for (int i = 0; i < NUM_GAINS; i++) {
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	627b      	str	r3, [r7, #36]	; 0x24
 8001dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	ddee      	ble.n	8001da8 <evaluate_polyfit+0x1a>
    }

    /* Reset ref_velocity_placeholder*/
    double ref_velocity_placeholder = 0;
 8001dca:	f04f 0300 	mov.w	r3, #0
 8001dce:	f04f 0400 	mov.w	r4, #0
 8001dd2:	e9c7 3406 	strd	r3, r4, [r7, #24]

    /* For loop */
    for (int i = 0; i < POLY_DEG + 1; ++i) {
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
 8001dda:	e07b      	b.n	8001ed4 <evaluate_polyfit+0x146>
        x_placeholder = pow(control_data->sf_ref_altitude_AGL, (double)(POLY_DEG - i));
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7fe fbd1 	bl	8000588 <__aeabi_f2d>
 8001de6:	4604      	mov	r4, r0
 8001de8:	460d      	mov	r5, r1
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	f1c3 031e 	rsb	r3, r3, #30
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7fe fbb7 	bl	8000564 <__aeabi_i2d>
 8001df6:	4602      	mov	r2, r0
 8001df8:	460b      	mov	r3, r1
 8001dfa:	ec43 2b11 	vmov	d1, r2, r3
 8001dfe:	ec45 4b10 	vmov	d0, r4, r5
 8001e02:	f018 fe45 	bl	801aa90 <pow>
 8001e06:	ed87 0b02 	vstr	d0, [r7, #8]
        control_data->gains[0] += control_data->poly_coeff[0][i] * x_placeholder;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	3308      	adds	r3, #8
 8001e16:	00db      	lsls	r3, r3, #3
 8001e18:	4413      	add	r3, r2
 8001e1a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e1e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e22:	f7fe fc09 	bl	8000638 <__aeabi_dmul>
 8001e26:	4602      	mov	r2, r0
 8001e28:	460b      	mov	r3, r1
 8001e2a:	4620      	mov	r0, r4
 8001e2c:	4629      	mov	r1, r5
 8001e2e:	f7fe fa4d 	bl	80002cc <__adddf3>
 8001e32:	4603      	mov	r3, r0
 8001e34:	460c      	mov	r4, r1
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
        control_data->gains[1] += control_data->poly_coeff[1][i] * x_placeholder;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	3327      	adds	r3, #39	; 0x27
 8001e48:	00db      	lsls	r3, r3, #3
 8001e4a:	4413      	add	r3, r2
 8001e4c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e54:	f7fe fbf0 	bl	8000638 <__aeabi_dmul>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	4620      	mov	r0, r4
 8001e5e:	4629      	mov	r1, r5
 8001e60:	f7fe fa34 	bl	80002cc <__adddf3>
 8001e64:	4603      	mov	r3, r0
 8001e66:	460c      	mov	r4, r1
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
        control_data->gains[2] += control_data->poly_coeff[2][i] * x_placeholder;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	3346      	adds	r3, #70	; 0x46
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	4413      	add	r3, r2
 8001e7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e82:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e86:	f7fe fbd7 	bl	8000638 <__aeabi_dmul>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	4620      	mov	r0, r4
 8001e90:	4629      	mov	r1, r5
 8001e92:	f7fe fa1b 	bl	80002cc <__adddf3>
 8001e96:	4603      	mov	r3, r0
 8001e98:	460c      	mov	r4, r1
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
        ref_velocity_placeholder += (control_data->poly_coeff[3][i] * x_placeholder);
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	3365      	adds	r3, #101	; 0x65
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	4413      	add	r3, r2
 8001eaa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001eae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001eb2:	f7fe fbc1 	bl	8000638 <__aeabi_dmul>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	460c      	mov	r4, r1
 8001eba:	461a      	mov	r2, r3
 8001ebc:	4623      	mov	r3, r4
 8001ebe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ec2:	f7fe fa03 	bl	80002cc <__adddf3>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	460c      	mov	r4, r1
 8001eca:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for (int i = 0; i < POLY_DEG + 1; ++i) {
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	617b      	str	r3, [r7, #20]
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	2b1e      	cmp	r3, #30
 8001ed8:	dd80      	ble.n	8001ddc <evaluate_polyfit+0x4e>
    }
    control_data->ref_velocity = (float)ref_velocity_placeholder;
 8001eda:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ede:	f7fe fe7b 	bl	8000bd8 <__aeabi_d2f>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	615a      	str	r2, [r3, #20]
}
 8001ee8:	bf00      	nop
 8001eea:	3728      	adds	r7, #40	; 0x28
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bdb0      	pop	{r4, r5, r7, pc}

08001ef0 <compute_antiwindup_boundaries>:

void compute_antiwindup_boundaries(control_data_t *control_data) {
 8001ef0:	b590      	push	{r4, r7, lr}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
    control_data->upperboundary_aw = fmaxf(M_AW *
            (CONTROL_DEACTIVATION_ALTITUDE_AGL - control_data->sf_ref_altitude_AGL), MIN_BOUNDARAY_AW);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7fe fb43 	bl	8000588 <__aeabi_f2d>
 8001f02:	4603      	mov	r3, r0
 8001f04:	460c      	mov	r4, r1
 8001f06:	461a      	mov	r2, r3
 8001f08:	4623      	mov	r3, r4
 8001f0a:	a11f      	add	r1, pc, #124	; (adr r1, 8001f88 <compute_antiwindup_boundaries+0x98>)
 8001f0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001f10:	f7fe f9da 	bl	80002c8 <__aeabi_dsub>
 8001f14:	4603      	mov	r3, r0
 8001f16:	460c      	mov	r4, r1
 8001f18:	4618      	mov	r0, r3
 8001f1a:	4621      	mov	r1, r4
    control_data->upperboundary_aw = fmaxf(M_AW *
 8001f1c:	a31c      	add	r3, pc, #112	; (adr r3, 8001f90 <compute_antiwindup_boundaries+0xa0>)
 8001f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f22:	f7fe fb89 	bl	8000638 <__aeabi_dmul>
 8001f26:	4603      	mov	r3, r0
 8001f28:	460c      	mov	r4, r1
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	4621      	mov	r1, r4
 8001f2e:	f7fe fe53 	bl	8000bd8 <__aeabi_d2f>
 8001f32:	4603      	mov	r3, r0
 8001f34:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 8001f38:	ee00 3a10 	vmov	s0, r3
 8001f3c:	f018 fd55 	bl	801a9ea <fmaxf>
 8001f40:	eef0 7a40 	vmov.f32	s15, s0
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	edc3 7a07 	vstr	s15, [r3, #28]
    if (CONTROL_DEACTIVATION_ALTITUDE_AGL < control_data->sf_ref_altitude_AGL) {
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7fe fb1a 	bl	8000588 <__aeabi_f2d>
 8001f54:	a30c      	add	r3, pc, #48	; (adr r3, 8001f88 <compute_antiwindup_boundaries+0x98>)
 8001f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f5a:	f7fe fdfd 	bl	8000b58 <__aeabi_dcmpgt>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d003      	beq.n	8001f6c <compute_antiwindup_boundaries+0x7c>
        control_data->upperboundary_aw = 0;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f04f 0200 	mov.w	r2, #0
 8001f6a:	61da      	str	r2, [r3, #28]
    }
    control_data->lowerboundary_aw = - control_data->upperboundary_aw;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001f72:	eef1 7a67 	vneg.f32	s15, s15
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd90      	pop	{r4, r7, pc}
 8001f84:	f3af 8000 	nop.w
 8001f88:	7417f6de 	.word	0x7417f6de
 8001f8c:	4095dc93 	.word	0x4095dc93
 8001f90:	47ae147b 	.word	0x47ae147b
 8001f94:	3f747ae1 	.word	0x3f747ae1

08001f98 <compute_reference_error>:

void compute_reference_error(control_data_t *control_data) {
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
    if (control_data->ref_velocity < 0) {
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	edd3 7a05 	vldr	s15, [r3, #20]
 8001fa6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fae:	d504      	bpl.n	8001fba <compute_reference_error+0x22>
        control_data->reference_error = control_data->sf_velocity;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	691a      	ldr	r2, [r3, #16]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	605a      	str	r2, [r3, #4]
    }
    else{
        control_data->reference_error = control_data->sf_velocity - control_data->ref_velocity;
    }
}
 8001fb8:	e00a      	b.n	8001fd0 <compute_reference_error+0x38>
        control_data->reference_error = control_data->sf_velocity - control_data->ref_velocity;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	ed93 7a04 	vldr	s14, [r3, #16]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	edd3 7a05 	vldr	s15, [r3, #20]
 8001fc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr
 8001fdc:	0000      	movs	r0, r0
	...

08001fe0 <check_apogee_approach_phase>:

void check_apogee_approach_phase(control_data_t *control_data, flight_phase_detection_t *flight_phase_detection){
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
    /* if n positive samples are counted, the apogee approach phase is entered */
    if (flight_phase_detection->mach_number < CONTROL_DEACTIVATION_MACH_NUMBER) {
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7fe faca 	bl	8000588 <__aeabi_f2d>
 8001ff4:	a30c      	add	r3, pc, #48	; (adr r3, 8002028 <check_apogee_approach_phase+0x48>)
 8001ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffa:	f7fe fd8f 	bl	8000b1c <__aeabi_dcmplt>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d005      	beq.n	8002010 <check_apogee_approach_phase+0x30>
        control_data->safety_counter += 1;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	8c1b      	ldrh	r3, [r3, #32]
 8002008:	3301      	adds	r3, #1
 800200a:	b29a      	uxth	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	841a      	strh	r2, [r3, #32]
    }

    /* Check if the apogee approach phase should be entered*/
    if (control_data->safety_counter >= SAFETY_COUNTER_THRESHOLD) {
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	8c1b      	ldrh	r3, [r3, #32]
 8002014:	2b04      	cmp	r3, #4
 8002016:	d903      	bls.n	8002020 <check_apogee_approach_phase+0x40>
        control_data->apogee_approach_phase = true;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2201      	movs	r2, #1
 800201c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    }
}
 8002020:	bf00      	nop
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	9999999a 	.word	0x9999999a
 800202c:	3fb99999 	.word	0x3fb99999

08002030 <init_env>:
#include "Sim_Con/env.h"

void init_env(env_t *env) {
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
	/* init constants */
	calibrate_env(env, TEMPERATURE_REFERENCE, PRESSURE_REFERENCE);
 8002038:	eddf 0a07 	vldr	s1, [pc, #28]	; 8002058 <init_env+0x28>
 800203c:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f000 f80d 	bl	8002060 <calibrate_env>
	update_env(env, TEMPERATURE_REFERENCE);
 8002046:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f82c 	bl	80020a8 <update_env>
}
 8002050:	bf00      	nop
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	47c5e680 	.word	0x47c5e680
 800205c:	00000000 	.word	0x00000000

08002060 <calibrate_env>:

void calibrate_env(env_t *env, float p_g, float T_g) {
 8002060:	b590      	push	{r4, r7, lr}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	ed87 0a02 	vstr	s0, [r7, #8]
 800206c:	edc7 0a01 	vstr	s1, [r7, #4]
	env->T_g = T_g + T_0; // input is temperature in C
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	f7fe fa89 	bl	8000588 <__aeabi_f2d>
 8002076:	a30a      	add	r3, pc, #40	; (adr r3, 80020a0 <calibrate_env+0x40>)
 8002078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207c:	f7fe f926 	bl	80002cc <__adddf3>
 8002080:	4603      	mov	r3, r0
 8002082:	460c      	mov	r4, r1
 8002084:	4618      	mov	r0, r3
 8002086:	4621      	mov	r1, r4
 8002088:	f7fe fda6 	bl	8000bd8 <__aeabi_d2f>
 800208c:	4602      	mov	r2, r0
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	605a      	str	r2, [r3, #4]
	env->p_g = p_g; //
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	68ba      	ldr	r2, [r7, #8]
 8002096:	601a      	str	r2, [r3, #0]
}
 8002098:	bf00      	nop
 800209a:	3714      	adds	r7, #20
 800209c:	46bd      	mov	sp, r7
 800209e:	bd90      	pop	{r4, r7, pc}
 80020a0:	66666666 	.word	0x66666666
 80020a4:	40711266 	.word	0x40711266

080020a8 <update_env>:

void update_env(env_t *env, float T) {
 80020a8:	b590      	push	{r4, r7, lr}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	ed87 0a00 	vstr	s0, [r7]
	env->T = T + T_0; // input is temperature in C and property is temperature in K
 80020b4:	6838      	ldr	r0, [r7, #0]
 80020b6:	f7fe fa67 	bl	8000588 <__aeabi_f2d>
 80020ba:	a317      	add	r3, pc, #92	; (adr r3, 8002118 <update_env+0x70>)
 80020bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020c0:	f7fe f904 	bl	80002cc <__adddf3>
 80020c4:	4603      	mov	r3, r0
 80020c6:	460c      	mov	r4, r1
 80020c8:	4618      	mov	r0, r3
 80020ca:	4621      	mov	r1, r4
 80020cc:	f7fe fd84 	bl	8000bd8 <__aeabi_d2f>
 80020d0:	4602      	mov	r2, r0
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	609a      	str	r2, [r3, #8]
	env->C = powf(GAMMA * R_0 * env->T, 0.5);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7fe fa54 	bl	8000588 <__aeabi_f2d>
 80020e0:	a30f      	add	r3, pc, #60	; (adr r3, 8002120 <update_env+0x78>)
 80020e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e6:	f7fe faa7 	bl	8000638 <__aeabi_dmul>
 80020ea:	4603      	mov	r3, r0
 80020ec:	460c      	mov	r4, r1
 80020ee:	4618      	mov	r0, r3
 80020f0:	4621      	mov	r1, r4
 80020f2:	f7fe fd71 	bl	8000bd8 <__aeabi_d2f>
 80020f6:	4603      	mov	r3, r0
 80020f8:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 80020fc:	ee00 3a10 	vmov	s0, r3
 8002100:	f018 fe90 	bl	801ae24 <powf>
 8002104:	eef0 7a40 	vmov.f32	s15, s0
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800210e:	bf00      	nop
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	bd90      	pop	{r4, r7, pc}
 8002116:	bf00      	nop
 8002118:	66666666 	.word	0x66666666
 800211c:	40711266 	.word	0x40711266
 8002120:	8c1557b7 	.word	0x8c1557b7
 8002124:	40791e2f 	.word	0x40791e2f

08002128 <mach_number>:

float mach_number(env_t *env, float V_x) {
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	ed87 0a00 	vstr	s0, [r7]
	float mach_number = fabsf(V_x) / env->C;
 8002134:	edd7 7a00 	vldr	s15, [r7]
 8002138:	eef0 6ae7 	vabs.f32	s13, s15
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	ed93 7a03 	vldr	s14, [r3, #12]
 8002142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002146:	edc7 7a03 	vstr	s15, [r7, #12]
	return mach_number;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	ee07 3a90 	vmov	s15, r3
}
 8002150:	eeb0 0a67 	vmov.f32	s0, s15
 8002154:	3714      	adds	r7, #20
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
	...

08002160 <pressure2altitudeAGL>:

void pressure2altitudeAGL(env_t *env, int n, float p[n], bool p_active[n], float h[n]) {
 8002160:	b5b0      	push	{r4, r5, r7, lr}
 8002162:	b086      	sub	sp, #24
 8002164:	af00      	add	r7, sp, #0
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
 800216c:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < n; i++) {
 800216e:	2300      	movs	r3, #0
 8002170:	617b      	str	r3, [r7, #20]
 8002172:	e043      	b.n	80021fc <pressure2altitudeAGL+0x9c>
		if (p_active[i]) {
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	683a      	ldr	r2, [r7, #0]
 8002178:	4413      	add	r3, r2
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d03a      	beq.n	80021f6 <pressure2altitudeAGL+0x96>
			/* original implementation */
			h[i] = env->T_g / T_GRAD * (1 - powf(p[i] / env->p_g, R_0 * T_GRAD / GRAVITATION));
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	4618      	mov	r0, r3
 8002186:	f7fe f9ff 	bl	8000588 <__aeabi_f2d>
 800218a:	a322      	add	r3, pc, #136	; (adr r3, 8002214 <pressure2altitudeAGL+0xb4>)
 800218c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002190:	f7fe fb7c 	bl	800088c <__aeabi_ddiv>
 8002194:	4603      	mov	r3, r0
 8002196:	460c      	mov	r4, r1
 8002198:	4625      	mov	r5, r4
 800219a:	461c      	mov	r4, r3
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	4413      	add	r3, r2
 80021a4:	ed93 7a00 	vldr	s14, [r3]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	edd3 7a00 	vldr	s15, [r3]
 80021ae:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80021b2:	eddf 0a17 	vldr	s1, [pc, #92]	; 8002210 <pressure2altitudeAGL+0xb0>
 80021b6:	eeb0 0a66 	vmov.f32	s0, s13
 80021ba:	f018 fe33 	bl	801ae24 <powf>
 80021be:	eeb0 7a40 	vmov.f32	s14, s0
 80021c2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80021c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80021ca:	ee17 0a90 	vmov	r0, s15
 80021ce:	f7fe f9db 	bl	8000588 <__aeabi_f2d>
 80021d2:	4602      	mov	r2, r0
 80021d4:	460b      	mov	r3, r1
 80021d6:	4620      	mov	r0, r4
 80021d8:	4629      	mov	r1, r5
 80021da:	f7fe fa2d 	bl	8000638 <__aeabi_dmul>
 80021de:	4603      	mov	r3, r0
 80021e0:	460c      	mov	r4, r1
 80021e2:	4618      	mov	r0, r3
 80021e4:	4621      	mov	r1, r4
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80021ec:	18d4      	adds	r4, r2, r3
 80021ee:	f7fe fcf3 	bl	8000bd8 <__aeabi_d2f>
 80021f2:	4603      	mov	r3, r0
 80021f4:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < n; i++) {
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	3301      	adds	r3, #1
 80021fa:	617b      	str	r3, [r7, #20]
 80021fc:	697a      	ldr	r2, [r7, #20]
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	429a      	cmp	r2, r3
 8002202:	dbb7      	blt.n	8002174 <pressure2altitudeAGL+0x14>
			/* adapted implementation which can possibly speed up calculation and should have the same results */
			// h[i] = env->T_g / T_GRAD * (1 - expf(logf(p[i] / env->p_g) * R_0 * env->T_grad / GRAVITATION);
		}
	}
}
 8002204:	bf00      	nop
 8002206:	3718      	adds	r7, #24
 8002208:	46bd      	mov	sp, r7
 800220a:	bdb0      	pop	{r4, r5, r7, pc}
 800220c:	f3af 8000 	nop.w
 8002210:	3e42c4dc 	.word	0x3e42c4dc
 8002214:	76c8b439 	.word	0x76c8b439
 8002218:	3f7a9fbe 	.word	0x3f7a9fbe
 800221c:	00000000 	.word	0x00000000

08002220 <altitudeAGL2pressure>:

void altitudeAGL2pressure(env_t *env, int n, float h[n], bool h_active[n], float p[n]) {
 8002220:	b5b0      	push	{r4, r5, r7, lr}
 8002222:	ed2d 8b02 	vpush	{d8}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
 8002230:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < n; i++) {
 8002232:	2300      	movs	r3, #0
 8002234:	617b      	str	r3, [r7, #20]
 8002236:	e047      	b.n	80022c8 <altitudeAGL2pressure+0xa8>
		if (h_active[i]) {
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	683a      	ldr	r2, [r7, #0]
 800223c:	4413      	add	r3, r2
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d03e      	beq.n	80022c2 <altitudeAGL2pressure+0xa2>
			/* original implementation */
			p[i] = env->p_g * powf((1 - T_GRAD * h[i] / env->T_g), GRAVITATION / (R_0 * T_GRAD));
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	ed93 8a00 	vldr	s16, [r3]
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	4413      	add	r3, r2
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4618      	mov	r0, r3
 8002256:	f7fe f997 	bl	8000588 <__aeabi_f2d>
 800225a:	a323      	add	r3, pc, #140	; (adr r3, 80022e8 <altitudeAGL2pressure+0xc8>)
 800225c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002260:	f7fe f9ea 	bl	8000638 <__aeabi_dmul>
 8002264:	4603      	mov	r3, r0
 8002266:	460c      	mov	r4, r1
 8002268:	4625      	mov	r5, r4
 800226a:	461c      	mov	r4, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	4618      	mov	r0, r3
 8002272:	f7fe f989 	bl	8000588 <__aeabi_f2d>
 8002276:	4602      	mov	r2, r0
 8002278:	460b      	mov	r3, r1
 800227a:	4620      	mov	r0, r4
 800227c:	4629      	mov	r1, r5
 800227e:	f7fe fb05 	bl	800088c <__aeabi_ddiv>
 8002282:	4603      	mov	r3, r0
 8002284:	460c      	mov	r4, r1
 8002286:	461a      	mov	r2, r3
 8002288:	4623      	mov	r3, r4
 800228a:	f04f 0000 	mov.w	r0, #0
 800228e:	4914      	ldr	r1, [pc, #80]	; (80022e0 <altitudeAGL2pressure+0xc0>)
 8002290:	f7fe f81a 	bl	80002c8 <__aeabi_dsub>
 8002294:	4603      	mov	r3, r0
 8002296:	460c      	mov	r4, r1
 8002298:	4618      	mov	r0, r3
 800229a:	4621      	mov	r1, r4
 800229c:	f7fe fc9c 	bl	8000bd8 <__aeabi_d2f>
 80022a0:	4603      	mov	r3, r0
 80022a2:	eddf 0a10 	vldr	s1, [pc, #64]	; 80022e4 <altitudeAGL2pressure+0xc4>
 80022a6:	ee00 3a10 	vmov	s0, r3
 80022aa:	f018 fdbb 	bl	801ae24 <powf>
 80022ae:	eef0 7a40 	vmov.f32	s15, s0
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022b8:	4413      	add	r3, r2
 80022ba:	ee68 7a27 	vmul.f32	s15, s16, s15
 80022be:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < n; i++) {
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	3301      	adds	r3, #1
 80022c6:	617b      	str	r3, [r7, #20]
 80022c8:	697a      	ldr	r2, [r7, #20]
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	dbb3      	blt.n	8002238 <altitudeAGL2pressure+0x18>
			/* adapted implementation which can possibly speed up calculation and should have the same results */
			// p[i] = env->p_g * expf(logf(1 - env->T_grad * h[i] / env->T_g) * GRAVITATION / (R_0 * env->T_grad));
		}
	}
}
 80022d0:	bf00      	nop
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	ecbd 8b02 	vpop	{d8}
 80022da:	bdb0      	pop	{r4, r5, r7, pc}
 80022dc:	f3af 8000 	nop.w
 80022e0:	3ff00000 	.word	0x3ff00000
 80022e4:	40a83d87 	.word	0x40a83d87
 80022e8:	76c8b439 	.word	0x76c8b439
 80022ec:	3f7a9fbe 	.word	0x3f7a9fbe

080022f0 <altitude_gradient>:

float altitude_gradient(env_t *env, float p) {
 80022f0:	b5b0      	push	{r4, r5, r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	ed87 0a00 	vstr	s0, [r7]
	/* computes the altitude gradient per infitesimal change in pressure (dh/dp) at a specified pressure */
	/* original implementation */
	float h_grad = -R_0 * env->T_g / (GRAVITATION * env->p_g) * powf(p / env->p_g, R_0 * T_GRAD / GRAVITATION - 1);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	4618      	mov	r0, r3
 8002302:	f7fe f941 	bl	8000588 <__aeabi_f2d>
 8002306:	a323      	add	r3, pc, #140	; (adr r3, 8002394 <altitude_gradient+0xa4>)
 8002308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800230c:	f7fe f994 	bl	8000638 <__aeabi_dmul>
 8002310:	4603      	mov	r3, r0
 8002312:	460c      	mov	r4, r1
 8002314:	4625      	mov	r5, r4
 8002316:	461c      	mov	r4, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4618      	mov	r0, r3
 800231e:	f7fe f933 	bl	8000588 <__aeabi_f2d>
 8002322:	a31e      	add	r3, pc, #120	; (adr r3, 800239c <altitude_gradient+0xac>)
 8002324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002328:	f7fe f986 	bl	8000638 <__aeabi_dmul>
 800232c:	4602      	mov	r2, r0
 800232e:	460b      	mov	r3, r1
 8002330:	4620      	mov	r0, r4
 8002332:	4629      	mov	r1, r5
 8002334:	f7fe faaa 	bl	800088c <__aeabi_ddiv>
 8002338:	4603      	mov	r3, r0
 800233a:	460c      	mov	r4, r1
 800233c:	4625      	mov	r5, r4
 800233e:	461c      	mov	r4, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	edd3 7a00 	vldr	s15, [r3]
 8002346:	ed97 7a00 	vldr	s14, [r7]
 800234a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800234e:	eddf 0a10 	vldr	s1, [pc, #64]	; 8002390 <altitude_gradient+0xa0>
 8002352:	eeb0 0a66 	vmov.f32	s0, s13
 8002356:	f018 fd65 	bl	801ae24 <powf>
 800235a:	ee10 3a10 	vmov	r3, s0
 800235e:	4618      	mov	r0, r3
 8002360:	f7fe f912 	bl	8000588 <__aeabi_f2d>
 8002364:	4602      	mov	r2, r0
 8002366:	460b      	mov	r3, r1
 8002368:	4620      	mov	r0, r4
 800236a:	4629      	mov	r1, r5
 800236c:	f7fe f964 	bl	8000638 <__aeabi_dmul>
 8002370:	4603      	mov	r3, r0
 8002372:	460c      	mov	r4, r1
 8002374:	4618      	mov	r0, r3
 8002376:	4621      	mov	r1, r4
 8002378:	f7fe fc2e 	bl	8000bd8 <__aeabi_d2f>
 800237c:	4603      	mov	r3, r0
 800237e:	60fb      	str	r3, [r7, #12]
	/* adapted implementation which can possibly speed up calculation and should have the same results */
	// float h_grad = - R_0 * env->T_g / (GRAVITATION * env->p_g) * expf(logf(p / env->p_g) * (R_0 * env->T_grad / GRAVITATION - 1));
	return h_grad;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	ee07 3a90 	vmov	s15, r3
}
 8002386:	eeb0 0a67 	vmov.f32	s0, s15
 800238a:	3710      	adds	r7, #16
 800238c:	46bd      	mov	sp, r7
 800238e:	bdb0      	pop	{r4, r5, r7, pc}
 8002390:	bf4f4ec9 	.word	0xbf4f4ec9
 8002394:	640f3ea7 	.word	0x640f3ea7
 8002398:	c071f0fd 	.word	0xc071f0fd
 800239c:	51eb851f 	.word	0x51eb851f
 80023a0:	40239eb8 	.word	0x40239eb8
 80023a4:	00000000 	.word	0x00000000

080023a8 <detect_flight_phase>:
#include "Sim_Con/flight_phase_detection.h"

void detect_flight_phase(flight_phase_detection_t *flight_phase_detection, state_est_data_t *state_est_data, env_t *env)
{   
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]


    /* determine state transition events */
    switch (flight_phase_detection->flight_phase) {
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	3b01      	subs	r3, #1
 80023ba:	2b04      	cmp	r3, #4
 80023bc:	f200 80a6 	bhi.w	800250c <detect_flight_phase+0x164>
 80023c0:	a201      	add	r2, pc, #4	; (adr r2, 80023c8 <detect_flight_phase+0x20>)
 80023c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023c6:	bf00      	nop
 80023c8:	080023dd 	.word	0x080023dd
 80023cc:	0800250d 	.word	0x0800250d
 80023d0:	0800242b 	.word	0x0800242b
 80023d4:	08002475 	.word	0x08002475
 80023d8:	080024bf 	.word	0x080024bf
        case IDLE:
            if (((float)(state_est_data->acceleration_rocket[0])) / 1000 > 20) {
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	ee07 3a90 	vmov	s15, r3
 80023e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023e8:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80025a8 <detect_flight_phase+0x200>
 80023ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023f0:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80023f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023fc:	dc00      	bgt.n	8002400 <detect_flight_phase+0x58>
                if (flight_phase_detection->num_samples_positive >= 4) {
                    flight_phase_detection->flight_phase = THRUSTING;
                    flight_phase_detection->num_samples_positive = 0;
                }
            }
        break;
 80023fe:	e087      	b.n	8002510 <detect_flight_phase+0x168>
                flight_phase_detection->num_samples_positive += 1;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002406:	b2db      	uxtb	r3, r3
 8002408:	3301      	adds	r3, #1
 800240a:	b2db      	uxtb	r3, r3
 800240c:	b25a      	sxtb	r2, r3
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	721a      	strb	r2, [r3, #8]
                if (flight_phase_detection->num_samples_positive >= 4) {
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002418:	2b03      	cmp	r3, #3
 800241a:	dd79      	ble.n	8002510 <detect_flight_phase+0x168>
                    flight_phase_detection->flight_phase = THRUSTING;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2203      	movs	r2, #3
 8002420:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->num_samples_positive = 0;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2200      	movs	r2, #0
 8002426:	721a      	strb	r2, [r3, #8]
        break;
 8002428:	e072      	b.n	8002510 <detect_flight_phase+0x168>

        case THRUSTING:
            if (((float)(state_est_data->acceleration_rocket[0])) / 1000 < 0) {
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	ee07 3a90 	vmov	s15, r3
 8002432:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002436:	eddf 6a5c 	vldr	s13, [pc, #368]	; 80025a8 <detect_flight_phase+0x200>
 800243a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800243e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002446:	d400      	bmi.n	800244a <detect_flight_phase+0xa2>
                if (flight_phase_detection->num_samples_positive >= 4) {
                    flight_phase_detection->flight_phase = COASTING;
                    flight_phase_detection->num_samples_positive = 0;
                }
            }
        break;
 8002448:	e064      	b.n	8002514 <detect_flight_phase+0x16c>
                flight_phase_detection->num_samples_positive += 1;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002450:	b2db      	uxtb	r3, r3
 8002452:	3301      	adds	r3, #1
 8002454:	b2db      	uxtb	r3, r3
 8002456:	b25a      	sxtb	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	721a      	strb	r2, [r3, #8]
                if (flight_phase_detection->num_samples_positive >= 4) {
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002462:	2b03      	cmp	r3, #3
 8002464:	dd56      	ble.n	8002514 <detect_flight_phase+0x16c>
                    flight_phase_detection->flight_phase = COASTING;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	2204      	movs	r2, #4
 800246a:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->num_samples_positive = 0;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2200      	movs	r2, #0
 8002470:	721a      	strb	r2, [r3, #8]
        break;
 8002472:	e04f      	b.n	8002514 <detect_flight_phase+0x16c>
        
        case COASTING:
            if (((float)(state_est_data->velocity_world[2])) / 1000 < 0) {
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002478:	ee07 3a90 	vmov	s15, r3
 800247c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002480:	eddf 6a49 	vldr	s13, [pc, #292]	; 80025a8 <detect_flight_phase+0x200>
 8002484:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002488:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800248c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002490:	d400      	bmi.n	8002494 <detect_flight_phase+0xec>
                if (flight_phase_detection->num_samples_positive >= 4) {
                    flight_phase_detection->flight_phase = DESCENT;
                    flight_phase_detection->num_samples_positive = 0;
                }
            }
        break;
 8002492:	e041      	b.n	8002518 <detect_flight_phase+0x170>
                flight_phase_detection->num_samples_positive += 1;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800249a:	b2db      	uxtb	r3, r3
 800249c:	3301      	adds	r3, #1
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	b25a      	sxtb	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	721a      	strb	r2, [r3, #8]
                if (flight_phase_detection->num_samples_positive >= 4) {
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80024ac:	2b03      	cmp	r3, #3
 80024ae:	dd33      	ble.n	8002518 <detect_flight_phase+0x170>
                    flight_phase_detection->flight_phase = DESCENT;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2205      	movs	r2, #5
 80024b4:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->num_samples_positive = 0;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2200      	movs	r2, #0
 80024ba:	721a      	strb	r2, [r3, #8]
        break;
 80024bc:	e02c      	b.n	8002518 <detect_flight_phase+0x170>

        case DESCENT:
            if (((float)(state_est_data->position_world[2])) / 1000 < 20) {
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	ee07 3a90 	vmov	s15, r3
 80024c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024ca:	eddf 6a37 	vldr	s13, [pc, #220]	; 80025a8 <detect_flight_phase+0x200>
 80024ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024d2:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80024d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024de:	d400      	bmi.n	80024e2 <detect_flight_phase+0x13a>
                if (flight_phase_detection->num_samples_positive >= 4) {
                    flight_phase_detection->flight_phase = RECOVERY;
                    flight_phase_detection->num_samples_positive = 0;
                }
            }
        break;
 80024e0:	e01c      	b.n	800251c <detect_flight_phase+0x174>
                flight_phase_detection->num_samples_positive += 1;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	3301      	adds	r3, #1
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	b25a      	sxtb	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	721a      	strb	r2, [r3, #8]
                if (flight_phase_detection->num_samples_positive >= 4) {
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80024fa:	2b03      	cmp	r3, #3
 80024fc:	dd0e      	ble.n	800251c <detect_flight_phase+0x174>
                    flight_phase_detection->flight_phase = RECOVERY;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2206      	movs	r2, #6
 8002502:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->num_samples_positive = 0;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2200      	movs	r2, #0
 8002508:	721a      	strb	r2, [r3, #8]
        break;
 800250a:	e007      	b.n	800251c <detect_flight_phase+0x174>

        default:
        break;
 800250c:	bf00      	nop
 800250e:	e006      	b.n	800251e <detect_flight_phase+0x176>
        break;
 8002510:	bf00      	nop
 8002512:	e004      	b.n	800251e <detect_flight_phase+0x176>
        break;
 8002514:	bf00      	nop
 8002516:	e002      	b.n	800251e <detect_flight_phase+0x176>
        break;
 8002518:	bf00      	nop
 800251a:	e000      	b.n	800251e <detect_flight_phase+0x176>
        break;
 800251c:	bf00      	nop
    }

    flight_phase_detection->mach_number = mach_number(env, ((float) state_est_data->velocity_rocket[0]) / 1000);
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	ee07 3a90 	vmov	s15, r3
 8002526:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800252a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80025a8 <detect_flight_phase+0x200>
 800252e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002532:	eeb0 0a66 	vmov.f32	s0, s13
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f7ff fdf6 	bl	8002128 <mach_number>
 800253c:	eef0 7a40 	vmov.f32	s15, s0
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	edc3 7a01 	vstr	s15, [r3, #4]

    /* determine the mach regime */
    if (flight_phase_detection->mach_number >= 1.3) {
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	4618      	mov	r0, r3
 800254c:	f7fe f81c 	bl	8000588 <__aeabi_f2d>
 8002550:	a311      	add	r3, pc, #68	; (adr r3, 8002598 <detect_flight_phase+0x1f0>)
 8002552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002556:	f7fe faf5 	bl	8000b44 <__aeabi_dcmpge>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d003      	beq.n	8002568 <detect_flight_phase+0x1c0>
        flight_phase_detection->mach_regime = SUPERSONIC;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2203      	movs	r2, #3
 8002564:	705a      	strb	r2, [r3, #1]
    {
        flight_phase_detection->mach_regime = SUBSONIC;
    }
    
    
}
 8002566:	e013      	b.n	8002590 <detect_flight_phase+0x1e8>
    } else if (flight_phase_detection->mach_number >= 0.8)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	4618      	mov	r0, r3
 800256e:	f7fe f80b 	bl	8000588 <__aeabi_f2d>
 8002572:	a30b      	add	r3, pc, #44	; (adr r3, 80025a0 <detect_flight_phase+0x1f8>)
 8002574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002578:	f7fe fae4 	bl	8000b44 <__aeabi_dcmpge>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <detect_flight_phase+0x1e2>
        flight_phase_detection->mach_regime = TRANSONIC;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2202      	movs	r2, #2
 8002586:	705a      	strb	r2, [r3, #1]
}
 8002588:	e002      	b.n	8002590 <detect_flight_phase+0x1e8>
        flight_phase_detection->mach_regime = SUBSONIC;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2201      	movs	r2, #1
 800258e:	705a      	strb	r2, [r3, #1]
}
 8002590:	bf00      	nop
 8002592:	3710      	adds	r7, #16
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	cccccccd 	.word	0xcccccccd
 800259c:	3ff4cccc 	.word	0x3ff4cccc
 80025a0:	9999999a 	.word	0x9999999a
 80025a4:	3fe99999 	.word	0x3fe99999
 80025a8:	447a0000 	.word	0x447a0000

080025ac <reset_flight_phase_detection>:

void reset_flight_phase_detection(flight_phase_detection_t *flight_phase_detection){
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
    flight_phase_detection->flight_phase = IDLE;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2201      	movs	r2, #1
 80025b8:	701a      	strb	r2, [r3, #0]
    flight_phase_detection->mach_regime = SUBSONIC;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2201      	movs	r2, #1
 80025be:	705a      	strb	r2, [r3, #1]
    flight_phase_detection->mach_number = 0.0;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f04f 0200 	mov.w	r2, #0
 80025c6:	605a      	str	r2, [r3, #4]
    flight_phase_detection->num_samples_positive = 0;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	721a      	strb	r2, [r3, #8]
}
 80025ce:	bf00      	nop
 80025d0:	370c      	adds	r7, #12
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
	...

080025dc <reset_kf_state>:
#include "Sim_Con/kf.h"

void reset_kf_state(kf_state_t *kf_state){
 80025dc:	b5b0      	push	{r4, r5, r7, lr}
 80025de:	b0b0      	sub	sp, #192	; 0xc0
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
        float G_init[NUMBER_STATES][NUMBER_PROCESS_NOISE] = {{1.25E-5}, {5.0E-3}, {0.0}};
        memcpy(kf_state->Ad, A_init, sizeof(kf_state->Ad));
        memcpy(kf_state->Bd, B_init, sizeof(kf_state->Bd));
        memcpy(kf_state->Gd, G_init, sizeof(kf_state->Gd));
    } else if (STATE_ESTIMATION_FREQUENCY == 100) { 
        float A_init[NUMBER_STATES][NUMBER_STATES] = {{1.0E-0, 1.0E-2, 5.0E-5}, {0, 1.0E-0, 1.0E-2}, {0.0, 0.0, 1.0E-0}};
 80025e4:	4b45      	ldr	r3, [pc, #276]	; (80026fc <reset_kf_state+0x120>)
 80025e6:	f107 040c 	add.w	r4, r7, #12
 80025ea:	461d      	mov	r5, r3
 80025ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025f4:	682b      	ldr	r3, [r5, #0]
 80025f6:	6023      	str	r3, [r4, #0]
        float B_init[NUMBER_STATES][NUMBER_INPUTS] = {{5.0E-5}, {1.0E-2}, {0.0}};
 80025f8:	4a41      	ldr	r2, [pc, #260]	; (8002700 <reset_kf_state+0x124>)
 80025fa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80025fe:	ca07      	ldmia	r2, {r0, r1, r2}
 8002600:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        float G_init[NUMBER_STATES][NUMBER_PROCESS_NOISE] = {{5.0E-5}, {1.0E-2}, {0.0}};
 8002604:	4a3e      	ldr	r2, [pc, #248]	; (8002700 <reset_kf_state+0x124>)
 8002606:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800260a:	ca07      	ldmia	r2, {r0, r1, r2}
 800260c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        memcpy(kf_state->Ad, A_init, sizeof(kf_state->Ad));
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f107 010c 	add.w	r1, r7, #12
 8002616:	2224      	movs	r2, #36	; 0x24
 8002618:	4618      	mov	r0, r3
 800261a:	f017 fd89 	bl	801a130 <memcpy>
        memcpy(kf_state->Bd, B_init, sizeof(kf_state->Bd));
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	3348      	adds	r3, #72	; 0x48
 8002622:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8002626:	220c      	movs	r2, #12
 8002628:	4618      	mov	r0, r3
 800262a:	f017 fd81 	bl	801a130 <memcpy>
        memcpy(kf_state->Gd, G_init, sizeof(kf_state->Gd));
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3354      	adds	r3, #84	; 0x54
 8002632:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8002636:	220c      	movs	r2, #12
 8002638:	4618      	mov	r0, r3
 800263a:	f017 fd79 	bl	801a130 <memcpy>
        memset(kf_state->Ad, 0, sizeof(kf_state->Ad));
        memset(kf_state->Bd, 0, sizeof(kf_state->Bd));
        memset(kf_state->Gd, 0, sizeof(kf_state->Gd));
    }

	float x_est_init[NUMBER_STATES] = {0, 0, 0};
 800263e:	f04f 0300 	mov.w	r3, #0
 8002642:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002646:	f04f 0300 	mov.w	r3, #0
 800264a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800264e:	f04f 0300 	mov.w	r3, #0
 8002652:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	float P_est_init[NUMBER_STATES][NUMBER_STATES] = {{1.0E-9, 0, 0}, {0, 1.0E-12, 0}, {0, 0, 0}};
 8002656:	4b2b      	ldr	r3, [pc, #172]	; (8002704 <reset_kf_state+0x128>)
 8002658:	f107 0490 	add.w	r4, r7, #144	; 0x90
 800265c:	461d      	mov	r5, r3
 800265e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002660:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002662:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002664:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002666:	682b      	ldr	r3, [r5, #0]
 8002668:	6023      	str	r3, [r4, #0]

    memcpy(kf_state->x_est, x_est_init, sizeof(x_est_init));
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8002670:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002674:	220c      	movs	r2, #12
 8002676:	4618      	mov	r0, r3
 8002678:	f017 fd5a 	bl	801a130 <memcpy>
    memcpy(kf_state->P_est, P_est_init, sizeof(P_est_init));
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8002682:	f107 0190 	add.w	r1, r7, #144	; 0x90
 8002686:	2224      	movs	r2, #36	; 0x24
 8002688:	4618      	mov	r0, r3
 800268a:	f017 fd51 	bl	801a130 <memcpy>

    memset(kf_state->Q, 0, NUMBER_PROCESS_NOISE*NUMBER_PROCESS_NOISE*sizeof(kf_state->Q[0][0]));
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	33b4      	adds	r3, #180	; 0xb4
 8002692:	2204      	movs	r2, #4
 8002694:	2100      	movs	r1, #0
 8002696:	4618      	mov	r0, r3
 8002698:	f017 fd55 	bl	801a146 <memset>
    memset(kf_state->R, 0, NUMBER_MEASUREMENTS*NUMBER_MEASUREMENTS*sizeof(kf_state->R[0][0]));
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	33b8      	adds	r3, #184	; 0xb8
 80026a0:	2224      	movs	r2, #36	; 0x24
 80026a2:	2100      	movs	r1, #0
 80026a4:	4618      	mov	r0, r3
 80026a6:	f017 fd4e 	bl	801a146 <memset>

    memset(kf_state->z, 0, NUMBER_MEASUREMENTS*sizeof(kf_state->z[0]));
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80026b0:	220c      	movs	r2, #12
 80026b2:	2100      	movs	r1, #0
 80026b4:	4618      	mov	r0, r3
 80026b6:	f017 fd46 	bl	801a146 <memset>
    memset(kf_state->z_active, false, NUMBER_MEASUREMENTS*sizeof(kf_state->z_active[0]));
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 80026c0:	2203      	movs	r2, #3
 80026c2:	2100      	movs	r1, #0
 80026c4:	4618      	mov	r0, r3
 80026c6:	f017 fd3e 	bl	801a146 <memset>
    kf_state->num_z_active = 0;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    transpose(NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->Ad_T);
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	3324      	adds	r3, #36	; 0x24
 80026d8:	2103      	movs	r1, #3
 80026da:	2003      	movs	r0, #3
 80026dc:	f000 fd40 	bl	8003160 <transpose>
    transpose(NUMBER_STATES, NUMBER_PROCESS_NOISE, kf_state->Gd, kf_state->Gd_T);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f103 0254 	add.w	r2, r3, #84	; 0x54
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	3360      	adds	r3, #96	; 0x60
 80026ea:	2101      	movs	r1, #1
 80026ec:	2003      	movs	r0, #3
 80026ee:	f000 fd37 	bl	8003160 <transpose>
}
 80026f2:	bf00      	nop
 80026f4:	37c0      	adds	r7, #192	; 0xc0
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bdb0      	pop	{r4, r5, r7, pc}
 80026fa:	bf00      	nop
 80026fc:	0801ca90 	.word	0x0801ca90
 8002700:	0801cab4 	.word	0x0801cab4
 8002704:	0801cac0 	.word	0x0801cac0

08002708 <kf_prediction>:

void kf_prediction(kf_state_t *kf_state){
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af04      	add	r7, sp, #16
 800270e:	6078      	str	r0, [r7, #4]
    /* Prediction Step */
    /* Calculation of x_priori */
    matvecprod(NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->x_est, kf_state->x_priori, true);
 8002710:	6879      	ldr	r1, [r7, #4]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	f503 7082 	add.w	r0, r3, #260	; 0x104
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f503 739a 	add.w	r3, r3, #308	; 0x134
 800271e:	2201      	movs	r2, #1
 8002720:	9201      	str	r2, [sp, #4]
 8002722:	9300      	str	r3, [sp, #0]
 8002724:	4603      	mov	r3, r0
 8002726:	460a      	mov	r2, r1
 8002728:	2103      	movs	r1, #3
 800272a:	2003      	movs	r0, #3
 800272c:	f000 ff42 	bl	80035b4 <matvecprod>
    matvecprod(NUMBER_STATES, NUMBER_INPUTS, kf_state->Bd, kf_state->u, kf_state->x_priori, false);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f503 7080 	add.w	r0, r3, #256	; 0x100
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f503 739a 	add.w	r3, r3, #308	; 0x134
 8002742:	2200      	movs	r2, #0
 8002744:	9201      	str	r2, [sp, #4]
 8002746:	9300      	str	r3, [sp, #0]
 8002748:	4603      	mov	r3, r0
 800274a:	460a      	mov	r2, r1
 800274c:	2101      	movs	r1, #1
 800274e:	2003      	movs	r0, #3
 8002750:	f000 ff30 	bl	80035b4 <matvecprod>

    /* Calculation of P_priori */
    /* P_priori = Ad * P_est_prior * Ad_T + Gd * Q * Gd_T */
    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->P_est, kf_state->Placeholder_Ad_mult_P_est, true);
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	f502 7205 	add.w	r2, r2, #532	; 0x214
 8002762:	2101      	movs	r1, #1
 8002764:	9102      	str	r1, [sp, #8]
 8002766:	9201      	str	r2, [sp, #4]
 8002768:	9300      	str	r3, [sp, #0]
 800276a:	4603      	mov	r3, r0
 800276c:	2203      	movs	r2, #3
 800276e:	2103      	movs	r1, #3
 8002770:	2003      	movs	r0, #3
 8002772:	f000 fe85 	bl	8003480 <matmul>
    matmul(NUMBER_STATES, NUMBER_PROCESS_NOISE, NUMBER_PROCESS_NOISE, kf_state->Gd, kf_state->Q, kf_state->Placeholder_Gd_mult_Q, true);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f103 0054 	add.w	r0, r3, #84	; 0x54
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	33b4      	adds	r3, #180	; 0xb4
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	f502 720e 	add.w	r2, r2, #568	; 0x238
 8002786:	2101      	movs	r1, #1
 8002788:	9102      	str	r1, [sp, #8]
 800278a:	9201      	str	r2, [sp, #4]
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	4603      	mov	r3, r0
 8002790:	2201      	movs	r2, #1
 8002792:	2101      	movs	r1, #1
 8002794:	2003      	movs	r0, #3
 8002796:	f000 fe73 	bl	8003480 <matmul>

    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_STATES, kf_state->Placeholder_Ad_mult_P_est, kf_state->Ad_T, kf_state->P_priori, true);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f503 7005 	add.w	r0, r3, #532	; 0x214
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	3324      	adds	r3, #36	; 0x24
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	f502 72a0 	add.w	r2, r2, #320	; 0x140
 80027aa:	2101      	movs	r1, #1
 80027ac:	9102      	str	r1, [sp, #8]
 80027ae:	9201      	str	r2, [sp, #4]
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	4603      	mov	r3, r0
 80027b4:	2203      	movs	r2, #3
 80027b6:	2103      	movs	r1, #3
 80027b8:	2003      	movs	r0, #3
 80027ba:	f000 fe61 	bl	8003480 <matmul>
    matmul(NUMBER_STATES, NUMBER_PROCESS_NOISE, NUMBER_STATES, kf_state->Placeholder_Gd_mult_Q, kf_state->Gd_T, kf_state->P_priori, false);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f503 700e 	add.w	r0, r3, #568	; 0x238
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	3360      	adds	r3, #96	; 0x60
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	f502 72a0 	add.w	r2, r2, #320	; 0x140
 80027ce:	2100      	movs	r1, #0
 80027d0:	9102      	str	r1, [sp, #8]
 80027d2:	9201      	str	r2, [sp, #4]
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	4603      	mov	r3, r0
 80027d8:	2203      	movs	r2, #3
 80027da:	2101      	movs	r1, #1
 80027dc:	2003      	movs	r0, #3
 80027de:	f000 fe4f 	bl	8003480 <matmul>
}
 80027e2:	bf00      	nop
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <select_kf_observation_matrices>:

void select_kf_observation_matrices(kf_state_t *kf_state){
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b084      	sub	sp, #16
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
    memset(kf_state->H, 0, NUMBER_MEASUREMENTS*NUMBER_STATES*sizeof(kf_state->H[0][0]));
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	336c      	adds	r3, #108	; 0x6c
 80027f6:	2224      	movs	r2, #36	; 0x24
 80027f8:	2100      	movs	r1, #0
 80027fa:	4618      	mov	r0, r3
 80027fc:	f017 fca3 	bl	801a146 <memset>

    for(int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8002800:	2300      	movs	r3, #0
 8002802:	60fb      	str	r3, [r7, #12]
 8002804:	e01e      	b.n	8002844 <select_kf_observation_matrices+0x5a>
        if (kf_state->z_active[i]) {
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	4413      	add	r3, r2
 800280c:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d00b      	beq.n	800282e <select_kf_observation_matrices+0x44>
             /* activate contribution of measurement in measurement matrix */
            kf_state->H[i][0] = 1;
 8002816:	6879      	ldr	r1, [r7, #4]
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	4613      	mov	r3, r2
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	4413      	add	r3, r2
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	440b      	add	r3, r1
 8002824:	336c      	adds	r3, #108	; 0x6c
 8002826:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	e007      	b.n	800283e <select_kf_observation_matrices+0x54>
        } else {
            /* set contributed measurement covariance to zero */
            kf_state->R[i][i] = 0;
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	011b      	lsls	r3, r3, #4
 8002834:	4413      	add	r3, r2
 8002836:	33b8      	adds	r3, #184	; 0xb8
 8002838:	f04f 0200 	mov.w	r2, #0
 800283c:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < NUMBER_MEASUREMENTS; i++){
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	3301      	adds	r3, #1
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2b02      	cmp	r3, #2
 8002848:	dddd      	ble.n	8002806 <select_kf_observation_matrices+0x1c>
        }
    }

    transpose(NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->H, kf_state->H_T);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	3390      	adds	r3, #144	; 0x90
 8002854:	2103      	movs	r1, #3
 8002856:	2003      	movs	r0, #3
 8002858:	f000 fc82 	bl	8003160 <transpose>
}
 800285c:	bf00      	nop
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <kf_update>:

void kf_update(kf_state_t *kf_state) {
 8002864:	b580      	push	{r7, lr}
 8002866:	b086      	sub	sp, #24
 8002868:	af04      	add	r7, sp, #16
 800286a:	6078      	str	r0, [r7, #4]
    /* Update Step */
    /* y = z - H * x_priori */
    matvecprod(NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->H, kf_state->x_priori, kf_state->y, true);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f103 016c 	add.w	r1, r3, #108	; 0x6c
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f503 709a 	add.w	r0, r3, #308	; 0x134
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f503 73ca 	add.w	r3, r3, #404	; 0x194
 800287e:	2201      	movs	r2, #1
 8002880:	9201      	str	r2, [sp, #4]
 8002882:	9300      	str	r3, [sp, #0]
 8002884:	4603      	mov	r3, r0
 8002886:	460a      	mov	r2, r1
 8002888:	2103      	movs	r1, #3
 800288a:	2003      	movs	r0, #3
 800288c:	f000 fe92 	bl	80035b4 <matvecprod>
    vecsub(NUMBER_MEASUREMENTS, kf_state->z, kf_state->y, kf_state->y);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f503 71c4 	add.w	r1, r3, #392	; 0x188
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f503 72ca 	add.w	r2, r3, #404	; 0x194
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f503 73ca 	add.w	r3, r3, #404	; 0x194
 80028a2:	2003      	movs	r0, #3
 80028a4:	f000 fcdb 	bl	800325e <vecsub>

    /* S = H * P_priori * H_T + R */
    matmul(NUMBER_MEASUREMENTS, NUMBER_STATES, NUMBER_STATES, kf_state->H, kf_state->P_priori, kf_state->Placeholder_H_mult_P_priori, true);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f103 006c 	add.w	r0, r3, #108	; 0x6c
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	f502 7211 	add.w	r2, r2, #580	; 0x244
 80028ba:	2101      	movs	r1, #1
 80028bc:	9102      	str	r1, [sp, #8]
 80028be:	9201      	str	r2, [sp, #4]
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	4603      	mov	r3, r0
 80028c4:	2203      	movs	r2, #3
 80028c6:	2103      	movs	r1, #3
 80028c8:	2003      	movs	r0, #3
 80028ca:	f000 fdd9 	bl	8003480 <matmul>
    matmul(NUMBER_MEASUREMENTS, NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->Placeholder_H_mult_P_priori, kf_state->H_T, kf_state->S, true);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	f503 7011 	add.w	r0, r3, #580	; 0x244
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	3390      	adds	r3, #144	; 0x90
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	f502 72d0 	add.w	r2, r2, #416	; 0x1a0
 80028de:	2101      	movs	r1, #1
 80028e0:	9102      	str	r1, [sp, #8]
 80028e2:	9201      	str	r2, [sp, #4]
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	4603      	mov	r3, r0
 80028e8:	2203      	movs	r2, #3
 80028ea:	2103      	movs	r1, #3
 80028ec:	2003      	movs	r0, #3
 80028ee:	f000 fdc7 	bl	8003480 <matmul>
    matadd(NUMBER_MEASUREMENTS, NUMBER_MEASUREMENTS, kf_state->S, kf_state->R, kf_state->S);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f503 72d0 	add.w	r2, r3, #416	; 0x1a0
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 8002904:	9300      	str	r3, [sp, #0]
 8002906:	460b      	mov	r3, r1
 8002908:	2103      	movs	r1, #3
 800290a:	2003      	movs	r0, #3
 800290c:	f000 fcd2 	bl	80032b4 <matadd>

    /* Calculate Pseudoinverse of covariance innovation */
    memset(kf_state->S_inv, 0, NUMBER_MEASUREMENTS*NUMBER_MEASUREMENTS*sizeof(kf_state->S_inv[0][0]));
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8002916:	2224      	movs	r2, #36	; 0x24
 8002918:	2100      	movs	r1, #0
 800291a:	4618      	mov	r0, r3
 800291c:	f017 fc13 	bl	801a146 <memset>
        matmul(NUMBER_MEASUREMENTS, NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->Placeholder_S_inv_3, kf_state->Placeholder_H_T_mult_R_inv, kf_state->S_inv, true);
        matsub(NUMBER_MEASUREMENTS, NUMBER_MEASUREMENTS, kf_state->R_inv, kf_state->S_inv, kf_state->S_inv);
    } else {
        /* we use the regular inverse when the state dimension is larger than the number of measurements */
        /* the cholvesky inverse has a big O complexity of n^3 */
        cholesky_inverse(NUMBER_MEASUREMENTS, kf_state->S, kf_state->S_inv, LAMBDA);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f503 71d0 	add.w	r1, r3, #416	; 0x1a0
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800292c:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8002a3c <kf_update+0x1d8>
 8002930:	461a      	mov	r2, r3
 8002932:	2003      	movs	r0, #3
 8002934:	f001 f80a 	bl	800394c <cholesky_inverse>
    }

    /* K  = P_priori * H_T * S_inv */
    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->P_priori, kf_state->H_T, kf_state->Placeholder_P_priori_mult_H_T, true);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f503 70a0 	add.w	r0, r3, #320	; 0x140
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	3390      	adds	r3, #144	; 0x90
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8002948:	2101      	movs	r1, #1
 800294a:	9102      	str	r1, [sp, #8]
 800294c:	9201      	str	r2, [sp, #4]
 800294e:	9300      	str	r3, [sp, #0]
 8002950:	4603      	mov	r3, r0
 8002952:	2203      	movs	r2, #3
 8002954:	2103      	movs	r1, #3
 8002956:	2003      	movs	r0, #3
 8002958:	f000 fd92 	bl	8003480 <matmul>
    matmul(NUMBER_STATES, NUMBER_MEASUREMENTS, NUMBER_MEASUREMENTS, kf_state->Placeholder_P_priori_mult_H_T, kf_state->S_inv, kf_state->K, true);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f503 701a 	add.w	r0, r3, #616	; 0x268
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	f502 72f4 	add.w	r2, r2, #488	; 0x1e8
 800296e:	2101      	movs	r1, #1
 8002970:	9102      	str	r1, [sp, #8]
 8002972:	9201      	str	r2, [sp, #4]
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	4603      	mov	r3, r0
 8002978:	2203      	movs	r2, #3
 800297a:	2103      	movs	r1, #3
 800297c:	2003      	movs	r0, #3
 800297e:	f000 fd7f 	bl	8003480 <matmul>

    /* x_est = x_priori + K*y */
    matvecprod(NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->K, kf_state->y, kf_state->x_est, true);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f503 71f4 	add.w	r1, r3, #488	; 0x1e8
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f503 70ca 	add.w	r0, r3, #404	; 0x194
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8002994:	2201      	movs	r2, #1
 8002996:	9201      	str	r2, [sp, #4]
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	4603      	mov	r3, r0
 800299c:	460a      	mov	r2, r1
 800299e:	2103      	movs	r1, #3
 80029a0:	2003      	movs	r0, #3
 80029a2:	f000 fe07 	bl	80035b4 <matvecprod>
    vecadd(NUMBER_STATES, kf_state->x_priori, kf_state->x_est, kf_state->x_est);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f503 719a 	add.w	r1, r3, #308	; 0x134
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f503 7282 	add.w	r2, r3, #260	; 0x104
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f503 7382 	add.w	r3, r3, #260	; 0x104
 80029b8:	2003      	movs	r0, #3
 80029ba:	f000 fc25 	bl	8003208 <vecadd>


    /* P_est = (eye(NUMBER_STATES) - K*H)*P_priori */
    eye(NUMBER_STATES, kf_state->Placeholder_eye);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 80029c4:	4619      	mov	r1, r3
 80029c6:	2003      	movs	r0, #3
 80029c8:	f000 fb7e 	bl	80030c8 <eye>
    matmul(NUMBER_STATES, NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->K, kf_state->H, kf_state->Placeholder_K_mult_H, true);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f503 70f4 	add.w	r0, r3, #488	; 0x1e8
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	336c      	adds	r3, #108	; 0x6c
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	f502 7235 	add.w	r2, r2, #724	; 0x2d4
 80029dc:	2101      	movs	r1, #1
 80029de:	9102      	str	r1, [sp, #8]
 80029e0:	9201      	str	r2, [sp, #4]
 80029e2:	9300      	str	r3, [sp, #0]
 80029e4:	4603      	mov	r3, r0
 80029e6:	2203      	movs	r2, #3
 80029e8:	2103      	movs	r1, #3
 80029ea:	2003      	movs	r0, #3
 80029ec:	f000 fd48 	bl	8003480 <matmul>
    matsub(NUMBER_STATES, NUMBER_STATES, kf_state->Placeholder_eye, kf_state->Placeholder_K_mult_H, kf_state->Placeholder_P_est);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f503 722c 	add.w	r2, r3, #688	; 0x2b0
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f503 7135 	add.w	r1, r3, #724	; 0x2d4
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002a02:	9300      	str	r3, [sp, #0]
 8002a04:	460b      	mov	r3, r1
 8002a06:	2103      	movs	r1, #3
 8002a08:	2003      	movs	r0, #3
 8002a0a:	f000 fcc6 	bl	800339a <matsub>
    matmul(NUMBER_STATES, NUMBER_STATES,  NUMBER_STATES, kf_state->Placeholder_P_est, kf_state->P_priori, kf_state->P_est, true);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f503 7023 	add.w	r0, r3, #652	; 0x28c
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	f502 7288 	add.w	r2, r2, #272	; 0x110
 8002a20:	2101      	movs	r1, #1
 8002a22:	9102      	str	r1, [sp, #8]
 8002a24:	9201      	str	r2, [sp, #4]
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2203      	movs	r2, #3
 8002a2c:	2103      	movs	r1, #3
 8002a2e:	2003      	movs	r0, #3
 8002a30:	f000 fd26 	bl	8003480 <matmul>
}
 8002a34:	bf00      	nop
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	38d1b717 	.word	0x38d1b717

08002a40 <update_state_est_data>:
#include "Sim_Con\state_est.h"


void update_state_est_data(state_est_data_t *state_est_data, kf_state_t *kf_state) {
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	6039      	str	r1, [r7, #0]
    state_est_data->position_world[2] = (int32_t)(kf_state->x_est[0] * 1000);
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 8002a50:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002ad8 <update_state_est_data+0x98>
 8002a54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a5c:	ee17 2a90 	vmov	r2, s15
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	609a      	str	r2, [r3, #8]
    state_est_data->velocity_rocket[0] = (int32_t)(kf_state->x_est[1] * 1000);
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	edd3 7a42 	vldr	s15, [r3, #264]	; 0x108
 8002a6a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002ad8 <update_state_est_data+0x98>
 8002a6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a76:	ee17 2a90 	vmov	r2, s15
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	60da      	str	r2, [r3, #12]
    state_est_data->velocity_world[2] = (int32_t)(kf_state->x_est[1] * 1000);
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	edd3 7a42 	vldr	s15, [r3, #264]	; 0x108
 8002a84:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002ad8 <update_state_est_data+0x98>
 8002a88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a90:	ee17 2a90 	vmov	r2, s15
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	62da      	str	r2, [r3, #44]	; 0x2c
    state_est_data->acceleration_rocket[0] = (int32_t)(kf_state->u[0] * 1000);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	edd3 7a40 	vldr	s15, [r3, #256]	; 0x100
 8002a9e:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002ad8 <update_state_est_data+0x98>
 8002aa2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aa6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002aaa:	ee17 2a90 	vmov	r2, s15
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	619a      	str	r2, [r3, #24]
    state_est_data->acceleration_world[2] = (int32_t)(kf_state->u[0] * 1000);
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	edd3 7a40 	vldr	s15, [r3, #256]	; 0x100
 8002ab8:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002ad8 <update_state_est_data+0x98>
 8002abc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ac0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ac4:	ee17 2a90 	vmov	r2, s15
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr
 8002ad8:	447a0000 	.word	0x447a0000
 8002adc:	00000000 	.word	0x00000000

08002ae0 <process_measurements>:

void process_measurements(timestamp_t t, kf_state_t *kf_state, state_est_meas_t *state_est_meas, state_est_meas_t *state_est_meas_prior,
                          env_t *env, extrapolation_rolling_memory_t *baro_roll_mem) {
 8002ae0:	b590      	push	{r4, r7, lr}
 8002ae2:	b095      	sub	sp, #84	; 0x54
 8002ae4:	af02      	add	r7, sp, #8
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	607a      	str	r2, [r7, #4]
 8002aec:	603b      	str	r3, [r7, #0]
    float temp_meas[NUM_SENSORBOARDS];
    bool temp_meas_active[NUM_SENSORBOARDS];
    float acc_x_meas[NUM_SENSORBOARDS];
    bool acc_x_meas_active[NUM_SENSORBOARDS];

    for (int i = 0; i < NUM_SENSORBOARDS; i++){
 8002aee:	2300      	movs	r3, #0
 8002af0:	647b      	str	r3, [r7, #68]	; 0x44
 8002af2:	e09a      	b.n	8002c2a <process_measurements+0x14a>
        /* barometer */
        if (state_est_meas->baro_data[i].ts > state_est_meas_prior->baro_data[i].ts) {
 8002af4:	6879      	ldr	r1, [r7, #4]
 8002af6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002af8:	4613      	mov	r3, r2
 8002afa:	005b      	lsls	r3, r3, #1
 8002afc:	4413      	add	r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	440b      	add	r3, r1
 8002b02:	3308      	adds	r3, #8
 8002b04:	6819      	ldr	r1, [r3, #0]
 8002b06:	6838      	ldr	r0, [r7, #0]
 8002b08:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b0a:	4613      	mov	r3, r2
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	4413      	add	r3, r2
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	4403      	add	r3, r0
 8002b14:	3308      	adds	r3, #8
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4299      	cmp	r1, r3
 8002b1a:	d92b      	bls.n	8002b74 <process_measurements+0x94>
            kf_state->z[i] = state_est_meas->baro_data[i].pressure;
 8002b1c:	6879      	ldr	r1, [r7, #4]
 8002b1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b20:	4613      	mov	r3, r2
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	4413      	add	r3, r2
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	440b      	add	r3, r1
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	68b9      	ldr	r1, [r7, #8]
 8002b2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b30:	3362      	adds	r3, #98	; 0x62
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	440b      	add	r3, r1
 8002b36:	601a      	str	r2, [r3, #0]
            kf_state->z_active[i] = true;
 8002b38:	68ba      	ldr	r2, [r7, #8]
 8002b3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b3c:	4413      	add	r3, r2
 8002b3e:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8002b42:	2201      	movs	r2, #1
 8002b44:	701a      	strb	r2, [r3, #0]

            temp_meas[i] = state_est_meas->baro_data[i].temperature;
 8002b46:	6879      	ldr	r1, [r7, #4]
 8002b48:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	4413      	add	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	440b      	add	r3, r1
 8002b54:	3304      	adds	r3, #4
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8002b60:	440b      	add	r3, r1
 8002b62:	3b24      	subs	r3, #36	; 0x24
 8002b64:	601a      	str	r2, [r3, #0]
            temp_meas_active[i] = true;
 8002b66:	f107 0220 	add.w	r2, r7, #32
 8002b6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b6c:	4413      	add	r3, r2
 8002b6e:	2201      	movs	r2, #1
 8002b70:	701a      	strb	r2, [r3, #0]
 8002b72:	e01d      	b.n	8002bb0 <process_measurements+0xd0>
        } else {
            kf_state->z[i] = 0;
 8002b74:	68ba      	ldr	r2, [r7, #8]
 8002b76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b78:	3362      	adds	r3, #98	; 0x62
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4413      	add	r3, r2
 8002b7e:	f04f 0200 	mov.w	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
            kf_state->z_active[i] = false;
 8002b84:	68ba      	ldr	r2, [r7, #8]
 8002b86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b88:	4413      	add	r3, r2
 8002b8a:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8002b8e:	2200      	movs	r2, #0
 8002b90:	701a      	strb	r2, [r3, #0]

            temp_meas[i] = 0;
 8002b92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002b9a:	4413      	add	r3, r2
 8002b9c:	3b24      	subs	r3, #36	; 0x24
 8002b9e:	f04f 0200 	mov.w	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
            temp_meas_active[i] = false;
 8002ba4:	f107 0220 	add.w	r2, r7, #32
 8002ba8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002baa:	4413      	add	r3, r2
 8002bac:	2200      	movs	r2, #0
 8002bae:	701a      	strb	r2, [r3, #0]
        }

        /* imu */
        if (state_est_meas->imu_data[i].ts > state_est_meas_prior->imu_data[i].ts) {
 8002bb0:	6879      	ldr	r1, [r7, #4]
 8002bb2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	1a9b      	subs	r3, r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	333c      	adds	r3, #60	; 0x3c
 8002bc0:	6819      	ldr	r1, [r3, #0]
 8002bc2:	6838      	ldr	r0, [r7, #0]
 8002bc4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	00db      	lsls	r3, r3, #3
 8002bca:	1a9b      	subs	r3, r3, r2
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	4403      	add	r3, r0
 8002bd0:	333c      	adds	r3, #60	; 0x3c
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4299      	cmp	r1, r3
 8002bd6:	d916      	bls.n	8002c06 <process_measurements+0x126>
            acc_x_meas[i] = state_est_meas->imu_data[i].acc_x;
 8002bd8:	6879      	ldr	r1, [r7, #4]
 8002bda:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002bdc:	4613      	mov	r3, r2
 8002bde:	00db      	lsls	r3, r3, #3
 8002be0:	1a9b      	subs	r3, r3, r2
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	440b      	add	r3, r1
 8002be6:	3330      	adds	r3, #48	; 0x30
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8002bf2:	440b      	add	r3, r1
 8002bf4:	3b34      	subs	r3, #52	; 0x34
 8002bf6:	601a      	str	r2, [r3, #0]
            acc_x_meas_active[i] = true;
 8002bf8:	f107 0210 	add.w	r2, r7, #16
 8002bfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bfe:	4413      	add	r3, r2
 8002c00:	2201      	movs	r2, #1
 8002c02:	701a      	strb	r2, [r3, #0]
 8002c04:	e00e      	b.n	8002c24 <process_measurements+0x144>
        } else {
            acc_x_meas[i] = 0;
 8002c06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002c0e:	4413      	add	r3, r2
 8002c10:	3b34      	subs	r3, #52	; 0x34
 8002c12:	f04f 0200 	mov.w	r2, #0
 8002c16:	601a      	str	r2, [r3, #0]
            acc_x_meas_active[i] = false;
 8002c18:	f107 0210 	add.w	r2, r7, #16
 8002c1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c1e:	4413      	add	r3, r2
 8002c20:	2200      	movs	r2, #0
 8002c22:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORBOARDS; i++){
 8002c24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c26:	3301      	adds	r3, #1
 8002c28:	647b      	str	r3, [r7, #68]	; 0x44
 8002c2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	f77f af61 	ble.w	8002af4 <process_measurements+0x14>
        if (baro_roll_mem->memory_length < MAX_LENGTH_ROLLING_MEMORY) {
            sensor_elimination_by_stdev(NUMBER_MEASUREMENTS, kf_state->z, kf_state->z_active);
        }
        sensor_elimination_by_extrapolation(t, NUMBER_MEASUREMENTS, kf_state->z, kf_state->z_active, baro_roll_mem);
    } else {
        sensor_elimination_by_stdev(NUMBER_MEASUREMENTS, kf_state->z, kf_state->z_active);
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	f503 71c4 	add.w	r1, r3, #392	; 0x188
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8002c3e:	461a      	mov	r2, r3
 8002c40:	2003      	movs	r0, #3
 8002c42:	f000 f96d 	bl	8002f20 <sensor_elimination_by_stdev>
    }

    /* eliminate temperature measurements */
    sensor_elimination_by_stdev(NUMBER_MEASUREMENTS, temp_meas, temp_meas_active);
 8002c46:	f107 0220 	add.w	r2, r7, #32
 8002c4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c4e:	4619      	mov	r1, r3
 8002c50:	2003      	movs	r0, #3
 8002c52:	f000 f965 	bl	8002f20 <sensor_elimination_by_stdev>

    /* eliminate accelerometer in rocket x-dir measurements */
    sensor_elimination_by_stdev(NUMBER_MEASUREMENTS, acc_x_meas, acc_x_meas_active);
 8002c56:	f107 0210 	add.w	r2, r7, #16
 8002c5a:	f107 0314 	add.w	r3, r7, #20
 8002c5e:	4619      	mov	r1, r3
 8002c60:	2003      	movs	r0, #3
 8002c62:	f000 f95d 	bl	8002f20 <sensor_elimination_by_stdev>

    /* update num_z_active */
    kf_state->num_z_active = 0;
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    /* take the average of the active accelerometers in rocket-x dir as the state estimation input */
    float u = 0;
 8002c6e:	f04f 0300 	mov.w	r3, #0
 8002c72:	63fb      	str	r3, [r7, #60]	; 0x3c
    int num_acc_x_meas_active = 0;
 8002c74:	2300      	movs	r3, #0
 8002c76:	643b      	str	r3, [r7, #64]	; 0x40

    /* take the average of the temperature measurement  */
    float temp_meas_mean = 0;
 8002c78:	f04f 0300 	mov.w	r3, #0
 8002c7c:	63bb      	str	r3, [r7, #56]	; 0x38
    int num_temp_meas_active = 0;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	637b      	str	r3, [r7, #52]	; 0x34

    for (int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8002c82:	2300      	movs	r3, #0
 8002c84:	633b      	str	r3, [r7, #48]	; 0x30
 8002c86:	e047      	b.n	8002d18 <process_measurements+0x238>
        if (kf_state->z_active[i]){
 8002c88:	68ba      	ldr	r2, [r7, #8]
 8002c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c8c:	4413      	add	r3, r2
 8002c8e:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d006      	beq.n	8002ca6 <process_measurements+0x1c6>
            kf_state->num_z_active += 1;
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002c9e:	1c5a      	adds	r2, r3, #1
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
        if (acc_x_meas_active[i]) {
 8002ca6:	f107 0210 	add.w	r2, r7, #16
 8002caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cac:	4413      	add	r3, r2
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d010      	beq.n	8002cd6 <process_measurements+0x1f6>
            u += acc_x_meas[i];
 8002cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002cbc:	4413      	add	r3, r2
 8002cbe:	3b34      	subs	r3, #52	; 0x34
 8002cc0:	edd3 7a00 	vldr	s15, [r3]
 8002cc4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002cc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ccc:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
            num_acc_x_meas_active += 1;
 8002cd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	643b      	str	r3, [r7, #64]	; 0x40
        }
        if (temp_meas[i]) {
 8002cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002cde:	4413      	add	r3, r2
 8002ce0:	3b24      	subs	r3, #36	; 0x24
 8002ce2:	edd3 7a00 	vldr	s15, [r3]
 8002ce6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002cea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cee:	d010      	beq.n	8002d12 <process_measurements+0x232>
            temp_meas_mean += temp_meas[i];
 8002cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002cf8:	4413      	add	r3, r2
 8002cfa:	3b24      	subs	r3, #36	; 0x24
 8002cfc:	edd3 7a00 	vldr	s15, [r3]
 8002d00:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002d04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d08:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            num_temp_meas_active += 1;
 8002d0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d0e:	3301      	adds	r3, #1
 8002d10:	637b      	str	r3, [r7, #52]	; 0x34
    for (int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8002d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d14:	3301      	adds	r3, #1
 8002d16:	633b      	str	r3, [r7, #48]	; 0x30
 8002d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	ddb4      	ble.n	8002c88 <process_measurements+0x1a8>
        }
    }

    pressure2altitudeAGL(env, NUMBER_MEASUREMENTS, kf_state->z, kf_state->z_active, kf_state->z);
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	f503 7103 	add.w	r1, r3, #524	; 0x20c
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002d30:	9300      	str	r3, [sp, #0]
 8002d32:	460b      	mov	r3, r1
 8002d34:	2103      	movs	r1, #3
 8002d36:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002d38:	f7ff fa12 	bl	8002160 <pressure2altitudeAGL>

    /* we take the old acceleration from the previous timestep, if no acceleration measurements are active */
    if (num_acc_x_meas_active > 0){
 8002d3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	dd1c      	ble.n	8002d7c <process_measurements+0x29c>
        u /= num_acc_x_meas_active;
 8002d42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d44:	ee07 3a90 	vmov	s15, r3
 8002d48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d4c:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002d50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d54:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        /* gravity compensation for accelerometer */
        kf_state->u[0] = u - GRAVITATION;
 8002d58:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002d5a:	f7fd fc15 	bl	8000588 <__aeabi_f2d>
 8002d5e:	a314      	add	r3, pc, #80	; (adr r3, 8002db0 <process_measurements+0x2d0>)
 8002d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d64:	f7fd fab0 	bl	80002c8 <__aeabi_dsub>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	460c      	mov	r4, r1
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	4621      	mov	r1, r4
 8002d70:	f7fd ff32 	bl	8000bd8 <__aeabi_d2f>
 8002d74:	4602      	mov	r2, r0
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }

    if (num_temp_meas_active > 0){
 8002d7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	dd0f      	ble.n	8002da2 <process_measurements+0x2c2>
        temp_meas_mean /= num_temp_meas_active;
 8002d82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d84:	ee07 3a90 	vmov	s15, r3
 8002d88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d8c:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8002d90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d94:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
        update_env(env, temp_meas_mean);
 8002d98:	ed97 0a0e 	vldr	s0, [r7, #56]	; 0x38
 8002d9c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002d9e:	f7ff f983 	bl	80020a8 <update_env>
    }
} 
 8002da2:	bf00      	nop
 8002da4:	374c      	adds	r7, #76	; 0x4c
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd90      	pop	{r4, r7, pc}
 8002daa:	bf00      	nop
 8002dac:	f3af 8000 	nop.w
 8002db0:	51eb851f 	.word	0x51eb851f
 8002db4:	40239eb8 	.word	0x40239eb8

08002db8 <select_noise_models>:

void select_noise_models(kf_state_t *kf_state, flight_phase_detection_t *flight_phase_detection, env_t *env,
                        extrapolation_rolling_memory_t *baro_roll_mem){
 8002db8:	b590      	push	{r4, r7, lr}
 8002dba:	b091      	sub	sp, #68	; 0x44
 8002dbc:	af02      	add	r7, sp, #8
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	607a      	str	r2, [r7, #4]
 8002dc4:	603b      	str	r3, [r7, #0]
    float accelerometer_x_stdev;
    float barometer_stdev;

    // TODO @maxi: add different noise models for each mach regime
    switch (flight_phase_detection->flight_phase) {
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	2b05      	cmp	r3, #5
 8002dce:	d823      	bhi.n	8002e18 <select_noise_models+0x60>
 8002dd0:	a201      	add	r2, pc, #4	; (adr r2, 8002dd8 <select_noise_models+0x20>)
 8002dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dd6:	bf00      	nop
 8002dd8:	08002df1 	.word	0x08002df1
 8002ddc:	08002df1 	.word	0x08002df1
 8002de0:	08002dfb 	.word	0x08002dfb
 8002de4:	08002e05 	.word	0x08002e05
 8002de8:	08002e0f 	.word	0x08002e0f
 8002dec:	08002df1 	.word	0x08002df1
        case AIRBRAKE_TEST:
        case RECOVERY:
        case IDLE:
            accelerometer_x_stdev = 0.0185409;
 8002df0:	4b43      	ldr	r3, [pc, #268]	; (8002f00 <select_noise_models+0x148>)
 8002df2:	637b      	str	r3, [r7, #52]	; 0x34
            barometer_stdev = 1.869;
 8002df4:	4b43      	ldr	r3, [pc, #268]	; (8002f04 <select_noise_models+0x14c>)
 8002df6:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8002df8:	e00e      	b.n	8002e18 <select_noise_models+0x60>
        case THRUSTING:
            accelerometer_x_stdev = 1.250775;
 8002dfa:	4b43      	ldr	r3, [pc, #268]	; (8002f08 <select_noise_models+0x150>)
 8002dfc:	637b      	str	r3, [r7, #52]	; 0x34
            barometer_stdev = 13.000;
 8002dfe:	4b43      	ldr	r3, [pc, #268]	; (8002f0c <select_noise_models+0x154>)
 8002e00:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8002e02:	e009      	b.n	8002e18 <select_noise_models+0x60>
        case COASTING:
            accelerometer_x_stdev = 0.61803;
 8002e04:	4b42      	ldr	r3, [pc, #264]	; (8002f10 <select_noise_models+0x158>)
 8002e06:	637b      	str	r3, [r7, #52]	; 0x34
            barometer_stdev = 7.380;
 8002e08:	4b42      	ldr	r3, [pc, #264]	; (8002f14 <select_noise_models+0x15c>)
 8002e0a:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8002e0c:	e004      	b.n	8002e18 <select_noise_models+0x60>
        case DESCENT:
            accelerometer_x_stdev = 1.955133;
 8002e0e:	4b42      	ldr	r3, [pc, #264]	; (8002f18 <select_noise_models+0x160>)
 8002e10:	637b      	str	r3, [r7, #52]	; 0x34
            barometer_stdev = 3.896;
 8002e12:	4b42      	ldr	r3, [pc, #264]	; (8002f1c <select_noise_models+0x164>)
 8002e14:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8002e16:	bf00      	nop
    }

    for(int i = 0; i < NUMBER_PROCESS_NOISE; i++){
 8002e18:	2300      	movs	r3, #0
 8002e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e1c:	e01b      	b.n	8002e56 <select_noise_models+0x9e>
        kf_state->Q[i][i] = pow(accelerometer_x_stdev, 2);
 8002e1e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002e20:	f7fd fbb2 	bl	8000588 <__aeabi_f2d>
 8002e24:	4603      	mov	r3, r0
 8002e26:	460c      	mov	r4, r1
 8002e28:	ed9f 1b33 	vldr	d1, [pc, #204]	; 8002ef8 <select_noise_models+0x140>
 8002e2c:	ec44 3b10 	vmov	d0, r3, r4
 8002e30:	f017 fe2e 	bl	801aa90 <pow>
 8002e34:	ec54 3b10 	vmov	r3, r4, d0
 8002e38:	4618      	mov	r0, r3
 8002e3a:	4621      	mov	r1, r4
 8002e3c:	f7fd fecc 	bl	8000bd8 <__aeabi_d2f>
 8002e40:	4601      	mov	r1, r0
 8002e42:	68fa      	ldr	r2, [r7, #12]
 8002e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e46:	3316      	adds	r3, #22
 8002e48:	00db      	lsls	r3, r3, #3
 8002e4a:	4413      	add	r3, r2
 8002e4c:	3304      	adds	r3, #4
 8002e4e:	6019      	str	r1, [r3, #0]
    for(int i = 0; i < NUMBER_PROCESS_NOISE; i++){
 8002e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e52:	3301      	adds	r3, #1
 8002e54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	dde0      	ble.n	8002e1e <select_noise_models+0x66>
    }

    float p[1];
    float h[1] = {kf_state->x_est[0]};
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8002e62:	61bb      	str	r3, [r7, #24]
    bool h_active[1] = {true};
 8002e64:	2301      	movs	r3, #1
 8002e66:	753b      	strb	r3, [r7, #20]
    altitudeAGL2pressure(env, 1, h, h_active, p);
 8002e68:	f107 0114 	add.w	r1, r7, #20
 8002e6c:	f107 0218 	add.w	r2, r7, #24
 8002e70:	f107 031c 	add.w	r3, r7, #28
 8002e74:	9300      	str	r3, [sp, #0]
 8002e76:	460b      	mov	r3, r1
 8002e78:	2101      	movs	r1, #1
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f7ff f9d0 	bl	8002220 <altitudeAGL2pressure>
    float h_grad = altitude_gradient(env, p[0]);
 8002e80:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e84:	eeb0 0a67 	vmov.f32	s0, s15
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f7ff fa31 	bl	80022f0 <altitude_gradient>
 8002e8e:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
    float altitude_stdev = fabsf(barometer_stdev * h_grad);
 8002e92:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8002e96:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e9e:	eef0 7ae7 	vabs.f32	s15, s15
 8002ea2:	edc7 7a08 	vstr	s15, [r7, #32]

    for(int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002eaa:	e01a      	b.n	8002ee2 <select_noise_models+0x12a>
        kf_state->R[i][i] = pow(altitude_stdev, 2);
 8002eac:	6a38      	ldr	r0, [r7, #32]
 8002eae:	f7fd fb6b 	bl	8000588 <__aeabi_f2d>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	460c      	mov	r4, r1
 8002eb6:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8002ef8 <select_noise_models+0x140>
 8002eba:	ec44 3b10 	vmov	d0, r3, r4
 8002ebe:	f017 fde7 	bl	801aa90 <pow>
 8002ec2:	ec54 3b10 	vmov	r3, r4, d0
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	4621      	mov	r1, r4
 8002eca:	f7fd fe85 	bl	8000bd8 <__aeabi_d2f>
 8002ece:	4601      	mov	r1, r0
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ed4:	011b      	lsls	r3, r3, #4
 8002ed6:	4413      	add	r3, r2
 8002ed8:	33b8      	adds	r3, #184	; 0xb8
 8002eda:	6019      	str	r1, [r3, #0]
    for(int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8002edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ede:	3301      	adds	r3, #1
 8002ee0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	dde1      	ble.n	8002eac <select_noise_models+0xf4>
    }

    baro_roll_mem->noise_stdev = barometer_stdev;
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002eec:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
 8002ef0:	bf00      	nop
 8002ef2:	373c      	adds	r7, #60	; 0x3c
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd90      	pop	{r4, r7, pc}
 8002ef8:	00000000 	.word	0x00000000
 8002efc:	40000000 	.word	0x40000000
 8002f00:	3c97e316 	.word	0x3c97e316
 8002f04:	3fef3b64 	.word	0x3fef3b64
 8002f08:	3fa01965 	.word	0x3fa01965
 8002f0c:	41500000 	.word	0x41500000
 8002f10:	3f1e3737 	.word	0x3f1e3737
 8002f14:	40ec28f6 	.word	0x40ec28f6
 8002f18:	3ffa41cc 	.word	0x3ffa41cc
 8002f1c:	40795810 	.word	0x40795810

08002f20 <sensor_elimination_by_stdev>:

void sensor_elimination_by_stdev(int32_t n, float measurements[n], bool measurement_active[n]) {
 8002f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f22:	b08b      	sub	sp, #44	; 0x2c
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	607a      	str	r2, [r7, #4]
    /* calculate mean of the sample */
    int num_active = 0;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	627b      	str	r3, [r7, #36]	; 0x24
    float mean = 0;
 8002f30:	f04f 0300 	mov.w	r3, #0
 8002f34:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < n; i++){
 8002f36:	2300      	movs	r3, #0
 8002f38:	61fb      	str	r3, [r7, #28]
 8002f3a:	e017      	b.n	8002f6c <sensor_elimination_by_stdev+0x4c>
        if (measurement_active[i]) {
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	4413      	add	r3, r2
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d00e      	beq.n	8002f66 <sensor_elimination_by_stdev+0x46>
            num_active += 1;
 8002f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	627b      	str	r3, [r7, #36]	; 0x24
            mean += measurements[i];
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	4413      	add	r3, r2
 8002f56:	edd3 7a00 	vldr	s15, [r3]
 8002f5a:	ed97 7a08 	vldr	s14, [r7, #32]
 8002f5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f62:	edc7 7a08 	vstr	s15, [r7, #32]
    for (int i = 0; i < n; i++){
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	61fb      	str	r3, [r7, #28]
 8002f6c:	69fa      	ldr	r2, [r7, #28]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	dbe3      	blt.n	8002f3c <sensor_elimination_by_stdev+0x1c>
        }
    }
    if (num_active > 0){
 8002f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	dd0a      	ble.n	8002f90 <sensor_elimination_by_stdev+0x70>
        mean /= num_active;
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7c:	ee07 3a90 	vmov	s15, r3
 8002f80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f84:	edd7 6a08 	vldr	s13, [r7, #32]
 8002f88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f8c:	edc7 7a08 	vstr	s15, [r7, #32]
    }

    /* calculate the standard deviation of the sample */
    float stdev = 0;
 8002f90:	f04f 0300 	mov.w	r3, #0
 8002f94:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < n; ++i) {
 8002f96:	2300      	movs	r3, #0
 8002f98:	617b      	str	r3, [r7, #20]
 8002f9a:	e033      	b.n	8003004 <sensor_elimination_by_stdev+0xe4>
        if (measurement_active[i]) {
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	4413      	add	r3, r2
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d02a      	beq.n	8002ffe <sensor_elimination_by_stdev+0xde>
            stdev += pow(measurements[i] - mean, 2);
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	68ba      	ldr	r2, [r7, #8]
 8002fae:	4413      	add	r3, r2
 8002fb0:	ed93 7a00 	vldr	s14, [r3]
 8002fb4:	edd7 7a08 	vldr	s15, [r7, #32]
 8002fb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fbc:	ee17 0a90 	vmov	r0, s15
 8002fc0:	f7fd fae2 	bl	8000588 <__aeabi_f2d>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	460c      	mov	r4, r1
 8002fc8:	ed9f 1b3d 	vldr	d1, [pc, #244]	; 80030c0 <sensor_elimination_by_stdev+0x1a0>
 8002fcc:	ec44 3b10 	vmov	d0, r3, r4
 8002fd0:	f017 fd5e 	bl	801aa90 <pow>
 8002fd4:	ec56 5b10 	vmov	r5, r6, d0
 8002fd8:	69b8      	ldr	r0, [r7, #24]
 8002fda:	f7fd fad5 	bl	8000588 <__aeabi_f2d>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	460c      	mov	r4, r1
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	4623      	mov	r3, r4
 8002fe6:	4628      	mov	r0, r5
 8002fe8:	4631      	mov	r1, r6
 8002fea:	f7fd f96f 	bl	80002cc <__adddf3>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	460c      	mov	r4, r1
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	4621      	mov	r1, r4
 8002ff6:	f7fd fdef 	bl	8000bd8 <__aeabi_d2f>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < n; ++i) {
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	3301      	adds	r3, #1
 8003002:	617b      	str	r3, [r7, #20]
 8003004:	697a      	ldr	r2, [r7, #20]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	429a      	cmp	r2, r3
 800300a:	dbc7      	blt.n	8002f9c <sensor_elimination_by_stdev+0x7c>
        }
    }
    if (num_active > 0){
 800300c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800300e:	2b00      	cmp	r3, #0
 8003010:	dd1a      	ble.n	8003048 <sensor_elimination_by_stdev+0x128>
        stdev = sqrt(stdev / num_active);
 8003012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003014:	ee07 3a90 	vmov	s15, r3
 8003018:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800301c:	ed97 7a06 	vldr	s14, [r7, #24]
 8003020:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003024:	ee16 0a90 	vmov	r0, s13
 8003028:	f7fd faae 	bl	8000588 <__aeabi_f2d>
 800302c:	4603      	mov	r3, r0
 800302e:	460c      	mov	r4, r1
 8003030:	ec44 3b10 	vmov	d0, r3, r4
 8003034:	f017 fe9c 	bl	801ad70 <sqrt>
 8003038:	ec54 3b10 	vmov	r3, r4, d0
 800303c:	4618      	mov	r0, r3
 800303e:	4621      	mov	r1, r4
 8003040:	f7fd fdca 	bl	8000bd8 <__aeabi_d2f>
 8003044:	4603      	mov	r3, r0
 8003046:	61bb      	str	r3, [r7, #24]
    }

    /* deactivate measurements if they are too far off the mean */
    for (int i = 0; i < n; ++i) {
 8003048:	2300      	movs	r3, #0
 800304a:	613b      	str	r3, [r7, #16]
 800304c:	e02f      	b.n	80030ae <sensor_elimination_by_stdev+0x18e>
        if (measurement_active[i]) {
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	687a      	ldr	r2, [r7, #4]
 8003052:	4413      	add	r3, r2
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d026      	beq.n	80030a8 <sensor_elimination_by_stdev+0x188>
            if (fabsf(measurements[i] - mean) > 2.0 * stdev) {
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	68ba      	ldr	r2, [r7, #8]
 8003060:	4413      	add	r3, r2
 8003062:	ed93 7a00 	vldr	s14, [r3]
 8003066:	edd7 7a08 	vldr	s15, [r7, #32]
 800306a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800306e:	eef0 7ae7 	vabs.f32	s15, s15
 8003072:	ee17 0a90 	vmov	r0, s15
 8003076:	f7fd fa87 	bl	8000588 <__aeabi_f2d>
 800307a:	4604      	mov	r4, r0
 800307c:	460d      	mov	r5, r1
 800307e:	69b8      	ldr	r0, [r7, #24]
 8003080:	f7fd fa82 	bl	8000588 <__aeabi_f2d>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	f7fd f920 	bl	80002cc <__adddf3>
 800308c:	4602      	mov	r2, r0
 800308e:	460b      	mov	r3, r1
 8003090:	4620      	mov	r0, r4
 8003092:	4629      	mov	r1, r5
 8003094:	f7fd fd60 	bl	8000b58 <__aeabi_dcmpgt>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d004      	beq.n	80030a8 <sensor_elimination_by_stdev+0x188>
                measurement_active[i] = false;
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	4413      	add	r3, r2
 80030a4:	2200      	movs	r2, #0
 80030a6:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < n; ++i) {
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	3301      	adds	r3, #1
 80030ac:	613b      	str	r3, [r7, #16]
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	dbcb      	blt.n	800304e <sensor_elimination_by_stdev+0x12e>
            }
        }
    }
}
 80030b6:	bf00      	nop
 80030b8:	372c      	adds	r7, #44	; 0x2c
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030be:	bf00      	nop
 80030c0:	00000000 	.word	0x00000000
 80030c4:	40000000 	.word	0x40000000

080030c8 <eye>:
#include "Util/math_utils.h"


void eye(int32_t dim, float A[dim][dim]) {
 80030c8:	b490      	push	{r4, r7}
 80030ca:	b086      	sub	sp, #24
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	1e43      	subs	r3, r0, #1
 80030d6:	60fb      	str	r3, [r7, #12]
 80030d8:	4603      	mov	r3, r0
 80030da:	4619      	mov	r1, r3
 80030dc:	f04f 0200 	mov.w	r2, #0
 80030e0:	f04f 0300 	mov.w	r3, #0
 80030e4:	f04f 0400 	mov.w	r4, #0
 80030e8:	0154      	lsls	r4, r2, #5
 80030ea:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80030ee:	014b      	lsls	r3, r1, #5
	for(int i = 0; i < dim; i++){
 80030f0:	2300      	movs	r3, #0
 80030f2:	613b      	str	r3, [r7, #16]
 80030f4:	e02b      	b.n	800314e <eye+0x86>
        for(int j = 0; j < dim; j++){
 80030f6:	2300      	movs	r3, #0
 80030f8:	617b      	str	r3, [r7, #20]
 80030fa:	e021      	b.n	8003140 <eye+0x78>
            if (i == j){
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	429a      	cmp	r2, r3
 8003102:	d10d      	bne.n	8003120 <eye+0x58>
				A[i][j] = 1;
 8003104:	4602      	mov	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	fb03 f302 	mul.w	r3, r3, r2
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	441a      	add	r2, r3
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	4413      	add	r3, r2
 8003118:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800311c:	601a      	str	r2, [r3, #0]
 800311e:	e00c      	b.n	800313a <eye+0x72>
			} else {
				A[i][j] = 0;
 8003120:	4602      	mov	r2, r0
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	fb03 f302 	mul.w	r3, r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	683a      	ldr	r2, [r7, #0]
 800312c:	441a      	add	r2, r3
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	4413      	add	r3, r2
 8003134:	f04f 0200 	mov.w	r2, #0
 8003138:	601a      	str	r2, [r3, #0]
        for(int j = 0; j < dim; j++){
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	3301      	adds	r3, #1
 800313e:	617b      	str	r3, [r7, #20]
 8003140:	697a      	ldr	r2, [r7, #20]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	429a      	cmp	r2, r3
 8003146:	dbd9      	blt.n	80030fc <eye+0x34>
	for(int i = 0; i < dim; i++){
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	3301      	adds	r3, #1
 800314c:	613b      	str	r3, [r7, #16]
 800314e:	693a      	ldr	r2, [r7, #16]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	429a      	cmp	r2, r3
 8003154:	dbcf      	blt.n	80030f6 <eye+0x2e>
			}
        }
    }
}
 8003156:	bf00      	nop
 8003158:	3718      	adds	r7, #24
 800315a:	46bd      	mov	sp, r7
 800315c:	bc90      	pop	{r4, r7}
 800315e:	4770      	bx	lr

08003160 <transpose>:

void transpose(int32_t m, int32_t n, float A[m][n], float A_T[n][m]) {
 8003160:	b4b0      	push	{r4, r5, r7}
 8003162:	b089      	sub	sp, #36	; 0x24
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
 800316c:	603b      	str	r3, [r7, #0]
 800316e:	68b8      	ldr	r0, [r7, #8]
 8003170:	1e43      	subs	r3, r0, #1
 8003172:	617b      	str	r3, [r7, #20]
 8003174:	4603      	mov	r3, r0
 8003176:	4619      	mov	r1, r3
 8003178:	f04f 0200 	mov.w	r2, #0
 800317c:	f04f 0300 	mov.w	r3, #0
 8003180:	f04f 0400 	mov.w	r4, #0
 8003184:	0154      	lsls	r4, r2, #5
 8003186:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800318a:	014b      	lsls	r3, r1, #5
 800318c:	68fd      	ldr	r5, [r7, #12]
 800318e:	1e6b      	subs	r3, r5, #1
 8003190:	613b      	str	r3, [r7, #16]
 8003192:	462b      	mov	r3, r5
 8003194:	4619      	mov	r1, r3
 8003196:	f04f 0200 	mov.w	r2, #0
 800319a:	f04f 0300 	mov.w	r3, #0
 800319e:	f04f 0400 	mov.w	r4, #0
 80031a2:	0154      	lsls	r4, r2, #5
 80031a4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80031a8:	014b      	lsls	r3, r1, #5
	/* Get Transpose */
	for(int i = 0; i < m; i++){
 80031aa:	2300      	movs	r3, #0
 80031ac:	61bb      	str	r3, [r7, #24]
 80031ae:	e022      	b.n	80031f6 <transpose+0x96>
		for(int j = 0; j < n; j++){
 80031b0:	2300      	movs	r3, #0
 80031b2:	61fb      	str	r3, [r7, #28]
 80031b4:	e018      	b.n	80031e8 <transpose+0x88>
			A_T[j][i] = A[i][j];
 80031b6:	4602      	mov	r2, r0
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	fb03 f302 	mul.w	r3, r3, r2
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	441a      	add	r2, r3
 80031c4:	4629      	mov	r1, r5
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	fb03 f301 	mul.w	r3, r3, r1
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	6839      	ldr	r1, [r7, #0]
 80031d0:	4419      	add	r1, r3
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	4413      	add	r3, r2
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	440b      	add	r3, r1
 80031e0:	601a      	str	r2, [r3, #0]
		for(int j = 0; j < n; j++){
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	3301      	adds	r3, #1
 80031e6:	61fb      	str	r3, [r7, #28]
 80031e8:	69fa      	ldr	r2, [r7, #28]
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	dbe2      	blt.n	80031b6 <transpose+0x56>
	for(int i = 0; i < m; i++){
 80031f0:	69bb      	ldr	r3, [r7, #24]
 80031f2:	3301      	adds	r3, #1
 80031f4:	61bb      	str	r3, [r7, #24]
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	429a      	cmp	r2, r3
 80031fc:	dbd8      	blt.n	80031b0 <transpose+0x50>
		}
	}
}
 80031fe:	bf00      	nop
 8003200:	3724      	adds	r7, #36	; 0x24
 8003202:	46bd      	mov	sp, r7
 8003204:	bcb0      	pop	{r4, r5, r7}
 8003206:	4770      	bx	lr

08003208 <vecadd>:

void vecadd(int32_t n, float a[n], float b[n], float c[n]) {
 8003208:	b480      	push	{r7}
 800320a:	b087      	sub	sp, #28
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	607a      	str	r2, [r7, #4]
 8003214:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < n; i++){
 8003216:	2300      	movs	r3, #0
 8003218:	617b      	str	r3, [r7, #20]
 800321a:	e016      	b.n	800324a <vecadd+0x42>
		c[i] = a[i] + b[i];
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	68ba      	ldr	r2, [r7, #8]
 8003222:	4413      	add	r3, r2
 8003224:	ed93 7a00 	vldr	s14, [r3]
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	4413      	add	r3, r2
 8003230:	edd3 7a00 	vldr	s15, [r3]
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	683a      	ldr	r2, [r7, #0]
 800323a:	4413      	add	r3, r2
 800323c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003240:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < n; i++){
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	3301      	adds	r3, #1
 8003248:	617b      	str	r3, [r7, #20]
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	429a      	cmp	r2, r3
 8003250:	dbe4      	blt.n	800321c <vecadd+0x14>
	}
}
 8003252:	bf00      	nop
 8003254:	371c      	adds	r7, #28
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr

0800325e <vecsub>:

void vecsub(int32_t n, float a[n], float b[n], float c[n]) {
 800325e:	b480      	push	{r7}
 8003260:	b087      	sub	sp, #28
 8003262:	af00      	add	r7, sp, #0
 8003264:	60f8      	str	r0, [r7, #12]
 8003266:	60b9      	str	r1, [r7, #8]
 8003268:	607a      	str	r2, [r7, #4]
 800326a:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < n; i++){
 800326c:	2300      	movs	r3, #0
 800326e:	617b      	str	r3, [r7, #20]
 8003270:	e016      	b.n	80032a0 <vecsub+0x42>
		c[i] = a[i] - b[i];
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	68ba      	ldr	r2, [r7, #8]
 8003278:	4413      	add	r3, r2
 800327a:	ed93 7a00 	vldr	s14, [r3]
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	4413      	add	r3, r2
 8003286:	edd3 7a00 	vldr	s15, [r3]
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	683a      	ldr	r2, [r7, #0]
 8003290:	4413      	add	r3, r2
 8003292:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003296:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < n; i++){
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	3301      	adds	r3, #1
 800329e:	617b      	str	r3, [r7, #20]
 80032a0:	697a      	ldr	r2, [r7, #20]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	dbe4      	blt.n	8003272 <vecsub+0x14>
	}
}
 80032a8:	bf00      	nop
 80032aa:	371c      	adds	r7, #28
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <matadd>:

void matadd(int32_t m, int32_t n, float A[m][n], float B[m][n], float C[m][n]) {
 80032b4:	b4f0      	push	{r4, r5, r6, r7}
 80032b6:	b08a      	sub	sp, #40	; 0x28
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	607a      	str	r2, [r7, #4]
 80032c0:	603b      	str	r3, [r7, #0]
 80032c2:	68b8      	ldr	r0, [r7, #8]
 80032c4:	1e43      	subs	r3, r0, #1
 80032c6:	627b      	str	r3, [r7, #36]	; 0x24
 80032c8:	4603      	mov	r3, r0
 80032ca:	4619      	mov	r1, r3
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	f04f 0300 	mov.w	r3, #0
 80032d4:	f04f 0400 	mov.w	r4, #0
 80032d8:	0154      	lsls	r4, r2, #5
 80032da:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80032de:	014b      	lsls	r3, r1, #5
 80032e0:	68bd      	ldr	r5, [r7, #8]
 80032e2:	1e6b      	subs	r3, r5, #1
 80032e4:	61bb      	str	r3, [r7, #24]
 80032e6:	462b      	mov	r3, r5
 80032e8:	4619      	mov	r1, r3
 80032ea:	f04f 0200 	mov.w	r2, #0
 80032ee:	f04f 0300 	mov.w	r3, #0
 80032f2:	f04f 0400 	mov.w	r4, #0
 80032f6:	0154      	lsls	r4, r2, #5
 80032f8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80032fc:	014b      	lsls	r3, r1, #5
 80032fe:	68be      	ldr	r6, [r7, #8]
 8003300:	1e73      	subs	r3, r6, #1
 8003302:	617b      	str	r3, [r7, #20]
 8003304:	4633      	mov	r3, r6
 8003306:	4619      	mov	r1, r3
 8003308:	f04f 0200 	mov.w	r2, #0
 800330c:	f04f 0300 	mov.w	r3, #0
 8003310:	f04f 0400 	mov.w	r4, #0
 8003314:	0154      	lsls	r4, r2, #5
 8003316:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800331a:	014b      	lsls	r3, r1, #5
	for(int i = 0; i < m; i++){
 800331c:	2300      	movs	r3, #0
 800331e:	61fb      	str	r3, [r7, #28]
 8003320:	e032      	b.n	8003388 <matadd+0xd4>
        for(int j = 0; j < n; j++){
 8003322:	2300      	movs	r3, #0
 8003324:	623b      	str	r3, [r7, #32]
 8003326:	e028      	b.n	800337a <matadd+0xc6>
            C[i][j] =  A[i][j] + B[i][j];
 8003328:	4602      	mov	r2, r0
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	fb03 f302 	mul.w	r3, r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	441a      	add	r2, r3
 8003336:	6a3b      	ldr	r3, [r7, #32]
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	4413      	add	r3, r2
 800333c:	ed93 7a00 	vldr	s14, [r3]
 8003340:	462a      	mov	r2, r5
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	fb03 f302 	mul.w	r3, r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	441a      	add	r2, r3
 800334e:	6a3b      	ldr	r3, [r7, #32]
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	4413      	add	r3, r2
 8003354:	edd3 7a00 	vldr	s15, [r3]
 8003358:	4632      	mov	r2, r6
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	fb03 f302 	mul.w	r3, r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003364:	441a      	add	r2, r3
 8003366:	ee77 7a27 	vadd.f32	s15, s14, s15
 800336a:	6a3b      	ldr	r3, [r7, #32]
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	4413      	add	r3, r2
 8003370:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < n; j++){
 8003374:	6a3b      	ldr	r3, [r7, #32]
 8003376:	3301      	adds	r3, #1
 8003378:	623b      	str	r3, [r7, #32]
 800337a:	6a3a      	ldr	r2, [r7, #32]
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	429a      	cmp	r2, r3
 8003380:	dbd2      	blt.n	8003328 <matadd+0x74>
	for(int i = 0; i < m; i++){
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	3301      	adds	r3, #1
 8003386:	61fb      	str	r3, [r7, #28]
 8003388:	69fa      	ldr	r2, [r7, #28]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	429a      	cmp	r2, r3
 800338e:	dbc8      	blt.n	8003322 <matadd+0x6e>
        }
    }
}
 8003390:	bf00      	nop
 8003392:	3728      	adds	r7, #40	; 0x28
 8003394:	46bd      	mov	sp, r7
 8003396:	bcf0      	pop	{r4, r5, r6, r7}
 8003398:	4770      	bx	lr

0800339a <matsub>:

void matsub(int32_t m, int32_t n, float A[m][n], float B[m][n], float C[m][n]) {
 800339a:	b4f0      	push	{r4, r5, r6, r7}
 800339c:	b08a      	sub	sp, #40	; 0x28
 800339e:	af00      	add	r7, sp, #0
 80033a0:	60f8      	str	r0, [r7, #12]
 80033a2:	60b9      	str	r1, [r7, #8]
 80033a4:	607a      	str	r2, [r7, #4]
 80033a6:	603b      	str	r3, [r7, #0]
 80033a8:	68b8      	ldr	r0, [r7, #8]
 80033aa:	1e43      	subs	r3, r0, #1
 80033ac:	627b      	str	r3, [r7, #36]	; 0x24
 80033ae:	4603      	mov	r3, r0
 80033b0:	4619      	mov	r1, r3
 80033b2:	f04f 0200 	mov.w	r2, #0
 80033b6:	f04f 0300 	mov.w	r3, #0
 80033ba:	f04f 0400 	mov.w	r4, #0
 80033be:	0154      	lsls	r4, r2, #5
 80033c0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80033c4:	014b      	lsls	r3, r1, #5
 80033c6:	68bd      	ldr	r5, [r7, #8]
 80033c8:	1e6b      	subs	r3, r5, #1
 80033ca:	61bb      	str	r3, [r7, #24]
 80033cc:	462b      	mov	r3, r5
 80033ce:	4619      	mov	r1, r3
 80033d0:	f04f 0200 	mov.w	r2, #0
 80033d4:	f04f 0300 	mov.w	r3, #0
 80033d8:	f04f 0400 	mov.w	r4, #0
 80033dc:	0154      	lsls	r4, r2, #5
 80033de:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80033e2:	014b      	lsls	r3, r1, #5
 80033e4:	68be      	ldr	r6, [r7, #8]
 80033e6:	1e73      	subs	r3, r6, #1
 80033e8:	617b      	str	r3, [r7, #20]
 80033ea:	4633      	mov	r3, r6
 80033ec:	4619      	mov	r1, r3
 80033ee:	f04f 0200 	mov.w	r2, #0
 80033f2:	f04f 0300 	mov.w	r3, #0
 80033f6:	f04f 0400 	mov.w	r4, #0
 80033fa:	0154      	lsls	r4, r2, #5
 80033fc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003400:	014b      	lsls	r3, r1, #5
	for(int i = 0; i < m; i++){
 8003402:	2300      	movs	r3, #0
 8003404:	61fb      	str	r3, [r7, #28]
 8003406:	e032      	b.n	800346e <matsub+0xd4>
        for(int j = 0; j < n; j++){
 8003408:	2300      	movs	r3, #0
 800340a:	623b      	str	r3, [r7, #32]
 800340c:	e028      	b.n	8003460 <matsub+0xc6>
            C[i][j] =  A[i][j] - B[i][j];
 800340e:	4602      	mov	r2, r0
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	fb03 f302 	mul.w	r3, r3, r2
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	441a      	add	r2, r3
 800341c:	6a3b      	ldr	r3, [r7, #32]
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	4413      	add	r3, r2
 8003422:	ed93 7a00 	vldr	s14, [r3]
 8003426:	462a      	mov	r2, r5
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	fb03 f302 	mul.w	r3, r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	683a      	ldr	r2, [r7, #0]
 8003432:	441a      	add	r2, r3
 8003434:	6a3b      	ldr	r3, [r7, #32]
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4413      	add	r3, r2
 800343a:	edd3 7a00 	vldr	s15, [r3]
 800343e:	4632      	mov	r2, r6
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	fb03 f302 	mul.w	r3, r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800344a:	441a      	add	r2, r3
 800344c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003450:	6a3b      	ldr	r3, [r7, #32]
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	4413      	add	r3, r2
 8003456:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < n; j++){
 800345a:	6a3b      	ldr	r3, [r7, #32]
 800345c:	3301      	adds	r3, #1
 800345e:	623b      	str	r3, [r7, #32]
 8003460:	6a3a      	ldr	r2, [r7, #32]
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	429a      	cmp	r2, r3
 8003466:	dbd2      	blt.n	800340e <matsub+0x74>
	for(int i = 0; i < m; i++){
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	3301      	adds	r3, #1
 800346c:	61fb      	str	r3, [r7, #28]
 800346e:	69fa      	ldr	r2, [r7, #28]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	429a      	cmp	r2, r3
 8003474:	dbc8      	blt.n	8003408 <matsub+0x6e>
        }
    }
}
 8003476:	bf00      	nop
 8003478:	3728      	adds	r7, #40	; 0x28
 800347a:	46bd      	mov	sp, r7
 800347c:	bcf0      	pop	{r4, r5, r6, r7}
 800347e:	4770      	bx	lr

08003480 <matmul>:

void matmul(int32_t m, int32_t n, int32_t o, float A[m][n], float B[n][o], float C[m][o], bool reset) {
 8003480:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003482:	b08d      	sub	sp, #52	; 0x34
 8003484:	af00      	add	r7, sp, #0
 8003486:	6178      	str	r0, [r7, #20]
 8003488:	6139      	str	r1, [r7, #16]
 800348a:	60fa      	str	r2, [r7, #12]
 800348c:	60bb      	str	r3, [r7, #8]
 800348e:	693e      	ldr	r6, [r7, #16]
 8003490:	1e73      	subs	r3, r6, #1
 8003492:	623b      	str	r3, [r7, #32]
 8003494:	4633      	mov	r3, r6
 8003496:	4619      	mov	r1, r3
 8003498:	f04f 0200 	mov.w	r2, #0
 800349c:	f04f 0300 	mov.w	r3, #0
 80034a0:	f04f 0400 	mov.w	r4, #0
 80034a4:	0154      	lsls	r4, r2, #5
 80034a6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80034aa:	014b      	lsls	r3, r1, #5
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	607a      	str	r2, [r7, #4]
 80034b0:	4613      	mov	r3, r2
 80034b2:	3b01      	subs	r3, #1
 80034b4:	61fb      	str	r3, [r7, #28]
 80034b6:	4613      	mov	r3, r2
 80034b8:	4619      	mov	r1, r3
 80034ba:	f04f 0200 	mov.w	r2, #0
 80034be:	f04f 0300 	mov.w	r3, #0
 80034c2:	f04f 0400 	mov.w	r4, #0
 80034c6:	0154      	lsls	r4, r2, #5
 80034c8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80034cc:	014b      	lsls	r3, r1, #5
 80034ce:	68fd      	ldr	r5, [r7, #12]
 80034d0:	1e6b      	subs	r3, r5, #1
 80034d2:	61bb      	str	r3, [r7, #24]
 80034d4:	462b      	mov	r3, r5
 80034d6:	4619      	mov	r1, r3
 80034d8:	f04f 0200 	mov.w	r2, #0
 80034dc:	f04f 0300 	mov.w	r3, #0
 80034e0:	f04f 0400 	mov.w	r4, #0
 80034e4:	0154      	lsls	r4, r2, #5
 80034e6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80034ea:	014b      	lsls	r3, r1, #5
	if (reset) {
 80034ec:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d009      	beq.n	8003508 <matmul+0x88>
		memset(C, 0, m * o * sizeof(C[0][0]));
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	fb02 f303 	mul.w	r3, r2, r3
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	461a      	mov	r2, r3
 8003500:	2100      	movs	r1, #0
 8003502:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003504:	f016 fe1f 	bl	801a146 <memset>
	}
	for(int i = 0; i < m; i++){
 8003508:	2300      	movs	r3, #0
 800350a:	627b      	str	r3, [r7, #36]	; 0x24
 800350c:	e04a      	b.n	80035a4 <matmul+0x124>
        for(int j = 0; j < o; j++){
 800350e:	2300      	movs	r3, #0
 8003510:	62bb      	str	r3, [r7, #40]	; 0x28
 8003512:	e040      	b.n	8003596 <matmul+0x116>
            for(int k = 0; k < n; k++){
 8003514:	2300      	movs	r3, #0
 8003516:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003518:	e036      	b.n	8003588 <matmul+0x108>
                C[i][j] +=  A[i][k] * B[k][j];
 800351a:	4632      	mov	r2, r6
 800351c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351e:	fb03 f302 	mul.w	r3, r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	68ba      	ldr	r2, [r7, #8]
 8003526:	441a      	add	r2, r3
 8003528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	4413      	add	r3, r2
 800352e:	ed93 7a00 	vldr	s14, [r3]
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003536:	fb03 f302 	mul.w	r3, r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800353e:	441a      	add	r2, r3
 8003540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4413      	add	r3, r2
 8003546:	edd3 7a00 	vldr	s15, [r3]
 800354a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800354e:	462a      	mov	r2, r5
 8003550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003552:	fb03 f302 	mul.w	r3, r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800355a:	441a      	add	r2, r3
 800355c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	4413      	add	r3, r2
 8003562:	edd3 7a00 	vldr	s15, [r3]
 8003566:	462a      	mov	r2, r5
 8003568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356a:	fb03 f302 	mul.w	r3, r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003572:	441a      	add	r2, r3
 8003574:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	4413      	add	r3, r2
 800357e:	edc3 7a00 	vstr	s15, [r3]
            for(int k = 0; k < n; k++){
 8003582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003584:	3301      	adds	r3, #1
 8003586:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003588:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	429a      	cmp	r2, r3
 800358e:	dbc4      	blt.n	800351a <matmul+0x9a>
        for(int j = 0; j < o; j++){
 8003590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003592:	3301      	adds	r3, #1
 8003594:	62bb      	str	r3, [r7, #40]	; 0x28
 8003596:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	429a      	cmp	r2, r3
 800359c:	dbba      	blt.n	8003514 <matmul+0x94>
	for(int i = 0; i < m; i++){
 800359e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a0:	3301      	adds	r3, #1
 80035a2:	627b      	str	r3, [r7, #36]	; 0x24
 80035a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	dbb0      	blt.n	800350e <matmul+0x8e>
            }
        }
    }
}
 80035ac:	bf00      	nop
 80035ae:	3734      	adds	r7, #52	; 0x34
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080035b4 <matvecprod>:

void matvecprod(int32_t m, int32_t n, float A[m][n], float b[n], float c[m], bool reset) {
 80035b4:	b5b0      	push	{r4, r5, r7, lr}
 80035b6:	b088      	sub	sp, #32
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	607a      	str	r2, [r7, #4]
 80035c0:	603b      	str	r3, [r7, #0]
 80035c2:	68bd      	ldr	r5, [r7, #8]
 80035c4:	1e6b      	subs	r3, r5, #1
 80035c6:	617b      	str	r3, [r7, #20]
 80035c8:	462b      	mov	r3, r5
 80035ca:	4619      	mov	r1, r3
 80035cc:	f04f 0200 	mov.w	r2, #0
 80035d0:	f04f 0300 	mov.w	r3, #0
 80035d4:	f04f 0400 	mov.w	r4, #0
 80035d8:	0154      	lsls	r4, r2, #5
 80035da:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80035de:	014b      	lsls	r3, r1, #5
	if (reset) {
 80035e0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d006      	beq.n	80035f6 <matvecprod+0x42>
		memset(c, 0, m * sizeof(c[0]));
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	461a      	mov	r2, r3
 80035ee:	2100      	movs	r1, #0
 80035f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80035f2:	f016 fda8 	bl	801a146 <memset>
	}
	for(int i = 0; i < m; i++){
 80035f6:	2300      	movs	r3, #0
 80035f8:	61bb      	str	r3, [r7, #24]
 80035fa:	e02e      	b.n	800365a <matvecprod+0xa6>
        for(int j = 0; j < n; j++){
 80035fc:	2300      	movs	r3, #0
 80035fe:	61fb      	str	r3, [r7, #28]
 8003600:	e024      	b.n	800364c <matvecprod+0x98>
            c[i] += A[i][j] * b[j];
 8003602:	462a      	mov	r2, r5
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	fb03 f302 	mul.w	r3, r3, r2
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	441a      	add	r2, r3
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4413      	add	r3, r2
 8003616:	ed93 7a00 	vldr	s14, [r3]
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	683a      	ldr	r2, [r7, #0]
 8003620:	4413      	add	r3, r2
 8003622:	edd3 7a00 	vldr	s15, [r3]
 8003626:	ee27 7a27 	vmul.f32	s14, s14, s15
 800362a:	69bb      	ldr	r3, [r7, #24]
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003630:	4413      	add	r3, r2
 8003632:	edd3 7a00 	vldr	s15, [r3]
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800363c:	4413      	add	r3, r2
 800363e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003642:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < n; j++){
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	3301      	adds	r3, #1
 800364a:	61fb      	str	r3, [r7, #28]
 800364c:	69fa      	ldr	r2, [r7, #28]
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	429a      	cmp	r2, r3
 8003652:	dbd6      	blt.n	8003602 <matvecprod+0x4e>
	for(int i = 0; i < m; i++){
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	3301      	adds	r3, #1
 8003658:	61bb      	str	r3, [r7, #24]
 800365a:	69ba      	ldr	r2, [r7, #24]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	429a      	cmp	r2, r3
 8003660:	dbcc      	blt.n	80035fc <matvecprod+0x48>
        }
    }
}
 8003662:	bf00      	nop
 8003664:	3720      	adds	r7, #32
 8003666:	46bd      	mov	sp, r7
 8003668:	bdb0      	pop	{r4, r5, r7, pc}

0800366a <lower_triangular_inverse>:
	}
}

/* computes in-place the inverse of the lower triangular matrix L */
/* http://www.mymathlib.com/matrices/linearsystems/triangular.html */
int32_t lower_triangular_inverse(int32_t n, float *L) {
 800366a:	b480      	push	{r7}
 800366c:	b08b      	sub	sp, #44	; 0x2c
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
 8003672:	6039      	str	r1, [r7, #0]
   int32_t i, j, k;
   float *p_i, *p_j, *p_k;
   float sum;

    /* Invert the diagonal elements of the lower triangular matrix L. */
    for (k = 0, p_k = L; k < n; p_k += (n + 1), k++) {
 8003674:	2300      	movs	r3, #0
 8003676:	61fb      	str	r3, [r7, #28]
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	613b      	str	r3, [r7, #16]
 800367c:	e01d      	b.n	80036ba <lower_triangular_inverse+0x50>
        if (*p_k == 0.0) return -1;
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	edd3 7a00 	vldr	s15, [r3]
 8003684:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800368c:	d102      	bne.n	8003694 <lower_triangular_inverse+0x2a>
 800368e:	f04f 33ff 	mov.w	r3, #4294967295
 8003692:	e076      	b.n	8003782 <lower_triangular_inverse+0x118>
        else *p_k = 1.0 / *p_k;
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	ed93 7a00 	vldr	s14, [r3]
 800369a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800369e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	edc3 7a00 	vstr	s15, [r3]
    for (k = 0, p_k = L; k < n; p_k += (n + 1), k++) {
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	3301      	adds	r3, #1
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	4413      	add	r3, r2
 80036b2:	613b      	str	r3, [r7, #16]
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	3301      	adds	r3, #1
 80036b8:	61fb      	str	r3, [r7, #28]
 80036ba:	69fa      	ldr	r2, [r7, #28]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	429a      	cmp	r2, r3
 80036c0:	dbdd      	blt.n	800367e <lower_triangular_inverse+0x14>
    }

    /* Invert the remaining lower triangular matrix L row by row. */
    for (i = 1, p_i = L + n; i < n; i++, p_i += n) {
 80036c2:	2301      	movs	r3, #1
 80036c4:	627b      	str	r3, [r7, #36]	; 0x24
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	683a      	ldr	r2, [r7, #0]
 80036cc:	4413      	add	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
 80036d0:	e052      	b.n	8003778 <lower_triangular_inverse+0x10e>
        for (j = 0, p_j = L; j < i; p_j += n, j++) {
 80036d2:	2300      	movs	r3, #0
 80036d4:	623b      	str	r3, [r7, #32]
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	617b      	str	r3, [r7, #20]
 80036da:	e041      	b.n	8003760 <lower_triangular_inverse+0xf6>
            sum = 0.0;
 80036dc:	f04f 0300 	mov.w	r3, #0
 80036e0:	60fb      	str	r3, [r7, #12]
            for (k = j, p_k = p_j; k < i; k++, p_k += n)
 80036e2:	6a3b      	ldr	r3, [r7, #32]
 80036e4:	61fb      	str	r3, [r7, #28]
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	613b      	str	r3, [r7, #16]
 80036ea:	e01b      	b.n	8003724 <lower_triangular_inverse+0xba>
                sum += *(p_i + k) * *(p_k + j);
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	4413      	add	r3, r2
 80036f4:	ed93 7a00 	vldr	s14, [r3]
 80036f8:	6a3b      	ldr	r3, [r7, #32]
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	693a      	ldr	r2, [r7, #16]
 80036fe:	4413      	add	r3, r2
 8003700:	edd3 7a00 	vldr	s15, [r3]
 8003704:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003708:	ed97 7a03 	vldr	s14, [r7, #12]
 800370c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003710:	edc7 7a03 	vstr	s15, [r7, #12]
            for (k = j, p_k = p_j; k < i; k++, p_k += n)
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	3301      	adds	r3, #1
 8003718:	61fb      	str	r3, [r7, #28]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	693a      	ldr	r2, [r7, #16]
 8003720:	4413      	add	r3, r2
 8003722:	613b      	str	r3, [r7, #16]
 8003724:	69fa      	ldr	r2, [r7, #28]
 8003726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003728:	429a      	cmp	r2, r3
 800372a:	dbdf      	blt.n	80036ec <lower_triangular_inverse+0x82>
            *(p_i + j) = - *(p_i + i) * sum;
 800372c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	4413      	add	r3, r2
 8003734:	edd3 7a00 	vldr	s15, [r3]
 8003738:	eeb1 7a67 	vneg.f32	s14, s15
 800373c:	6a3b      	ldr	r3, [r7, #32]
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	69ba      	ldr	r2, [r7, #24]
 8003742:	4413      	add	r3, r2
 8003744:	edd7 7a03 	vldr	s15, [r7, #12]
 8003748:	ee67 7a27 	vmul.f32	s15, s14, s15
 800374c:	edc3 7a00 	vstr	s15, [r3]
        for (j = 0, p_j = L; j < i; p_j += n, j++) {
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	697a      	ldr	r2, [r7, #20]
 8003756:	4413      	add	r3, r2
 8003758:	617b      	str	r3, [r7, #20]
 800375a:	6a3b      	ldr	r3, [r7, #32]
 800375c:	3301      	adds	r3, #1
 800375e:	623b      	str	r3, [r7, #32]
 8003760:	6a3a      	ldr	r2, [r7, #32]
 8003762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003764:	429a      	cmp	r2, r3
 8003766:	dbb9      	blt.n	80036dc <lower_triangular_inverse+0x72>
    for (i = 1, p_i = L + n; i < n; i++, p_i += n) {
 8003768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376a:	3301      	adds	r3, #1
 800376c:	627b      	str	r3, [r7, #36]	; 0x24
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	4413      	add	r3, r2
 8003776:	61bb      	str	r3, [r7, #24]
 8003778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	429a      	cmp	r2, r3
 800377e:	dba8      	blt.n	80036d2 <lower_triangular_inverse+0x68>
        }
    }

    return 0;
 8003780:	2300      	movs	r3, #0
}
 8003782:	4618      	mov	r0, r3
 8003784:	372c      	adds	r7, #44	; 0x2c
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
	...

08003790 <cholesky>:

/* computes the cholesky decomposition */
/* https://rosettacode.org/wiki/Cholesky_decomposition#C */
void cholesky(int32_t n, float A[n][n], float L[n][n]) {
 8003790:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003794:	b08b      	sub	sp, #44	; 0x2c
 8003796:	af00      	add	r7, sp, #0
 8003798:	60f8      	str	r0, [r7, #12]
 800379a:	60b9      	str	r1, [r7, #8]
 800379c:	607a      	str	r2, [r7, #4]
 800379e:	68fe      	ldr	r6, [r7, #12]
 80037a0:	1e73      	subs	r3, r6, #1
 80037a2:	617b      	str	r3, [r7, #20]
 80037a4:	4633      	mov	r3, r6
 80037a6:	4619      	mov	r1, r3
 80037a8:	f04f 0200 	mov.w	r2, #0
 80037ac:	f04f 0300 	mov.w	r3, #0
 80037b0:	f04f 0400 	mov.w	r4, #0
 80037b4:	0154      	lsls	r4, r2, #5
 80037b6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80037ba:	014b      	lsls	r3, r1, #5
 80037bc:	68fd      	ldr	r5, [r7, #12]
 80037be:	1e6b      	subs	r3, r5, #1
 80037c0:	613b      	str	r3, [r7, #16]
 80037c2:	462b      	mov	r3, r5
 80037c4:	4619      	mov	r1, r3
 80037c6:	f04f 0200 	mov.w	r2, #0
 80037ca:	f04f 0300 	mov.w	r3, #0
 80037ce:	f04f 0400 	mov.w	r4, #0
 80037d2:	0154      	lsls	r4, r2, #5
 80037d4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80037d8:	014b      	lsls	r3, r1, #5
    memset(L, 0, n * n * sizeof(L[0][0]));
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	68fa      	ldr	r2, [r7, #12]
 80037de:	fb02 f303 	mul.w	r3, r2, r3
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	461a      	mov	r2, r3
 80037e6:	2100      	movs	r1, #0
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f016 fcac 	bl	801a146 <memset>
    for (int i = 0; i < n; i++)
 80037ee:	2300      	movs	r3, #0
 80037f0:	61bb      	str	r3, [r7, #24]
 80037f2:	e09f      	b.n	8003934 <cholesky+0x1a4>
        for (int j = 0; j < (i+1); j++) {
 80037f4:	2300      	movs	r3, #0
 80037f6:	61fb      	str	r3, [r7, #28]
 80037f8:	e093      	b.n	8003922 <cholesky+0x192>
            float s = 0;
 80037fa:	f04f 0300 	mov.w	r3, #0
 80037fe:	623b      	str	r3, [r7, #32]
            for (int k = 0; k < j; k++)
 8003800:	2300      	movs	r3, #0
 8003802:	627b      	str	r3, [r7, #36]	; 0x24
 8003804:	e022      	b.n	800384c <cholesky+0xbc>
                s += L[i][k] * L[j][k];
 8003806:	462a      	mov	r2, r5
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	fb03 f302 	mul.w	r3, r3, r2
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	441a      	add	r2, r3
 8003814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	4413      	add	r3, r2
 800381a:	ed93 7a00 	vldr	s14, [r3]
 800381e:	462a      	mov	r2, r5
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	fb03 f302 	mul.w	r3, r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	441a      	add	r2, r3
 800382c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	4413      	add	r3, r2
 8003832:	edd3 7a00 	vldr	s15, [r3]
 8003836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800383a:	ed97 7a08 	vldr	s14, [r7, #32]
 800383e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003842:	edc7 7a08 	vstr	s15, [r7, #32]
            for (int k = 0; k < j; k++)
 8003846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003848:	3301      	adds	r3, #1
 800384a:	627b      	str	r3, [r7, #36]	; 0x24
 800384c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	429a      	cmp	r2, r3
 8003852:	dbd8      	blt.n	8003806 <cholesky+0x76>
            L[i][j] = (i == j) ? sqrtf(A[i][i] - s) : (1.0 / L[j][j] * (A[i][j] - s));
 8003854:	69ba      	ldr	r2, [r7, #24]
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	429a      	cmp	r2, r3
 800385a:	d116      	bne.n	800388a <cholesky+0xfa>
 800385c:	4632      	mov	r2, r6
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	fb03 f302 	mul.w	r3, r3, r2
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	68ba      	ldr	r2, [r7, #8]
 8003868:	441a      	add	r2, r3
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	4413      	add	r3, r2
 8003870:	ed93 7a00 	vldr	s14, [r3]
 8003874:	edd7 7a08 	vldr	s15, [r7, #32]
 8003878:	ee77 7a67 	vsub.f32	s15, s14, s15
 800387c:	eeb0 0a67 	vmov.f32	s0, s15
 8003880:	f017 fc34 	bl	801b0ec <sqrtf>
 8003884:	ee10 1a10 	vmov	r1, s0
 8003888:	e03d      	b.n	8003906 <cholesky+0x176>
 800388a:	462a      	mov	r2, r5
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	fb03 f302 	mul.w	r3, r3, r2
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	441a      	add	r2, r3
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	4413      	add	r3, r2
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4618      	mov	r0, r3
 80038a2:	f7fc fe71 	bl	8000588 <__aeabi_f2d>
 80038a6:	4603      	mov	r3, r0
 80038a8:	460c      	mov	r4, r1
 80038aa:	461a      	mov	r2, r3
 80038ac:	4623      	mov	r3, r4
 80038ae:	f04f 0000 	mov.w	r0, #0
 80038b2:	4925      	ldr	r1, [pc, #148]	; (8003948 <cholesky+0x1b8>)
 80038b4:	f7fc ffea 	bl	800088c <__aeabi_ddiv>
 80038b8:	4603      	mov	r3, r0
 80038ba:	460c      	mov	r4, r1
 80038bc:	4698      	mov	r8, r3
 80038be:	46a1      	mov	r9, r4
 80038c0:	4632      	mov	r2, r6
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	fb03 f302 	mul.w	r3, r3, r2
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	68ba      	ldr	r2, [r7, #8]
 80038cc:	441a      	add	r2, r3
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	4413      	add	r3, r2
 80038d4:	ed93 7a00 	vldr	s14, [r3]
 80038d8:	edd7 7a08 	vldr	s15, [r7, #32]
 80038dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038e0:	ee17 0a90 	vmov	r0, s15
 80038e4:	f7fc fe50 	bl	8000588 <__aeabi_f2d>
 80038e8:	4603      	mov	r3, r0
 80038ea:	460c      	mov	r4, r1
 80038ec:	461a      	mov	r2, r3
 80038ee:	4623      	mov	r3, r4
 80038f0:	4640      	mov	r0, r8
 80038f2:	4649      	mov	r1, r9
 80038f4:	f7fc fea0 	bl	8000638 <__aeabi_dmul>
 80038f8:	4603      	mov	r3, r0
 80038fa:	460c      	mov	r4, r1
 80038fc:	4618      	mov	r0, r3
 80038fe:	4621      	mov	r1, r4
 8003900:	f7fd f96a 	bl	8000bd8 <__aeabi_d2f>
 8003904:	4601      	mov	r1, r0
 8003906:	462a      	mov	r2, r5
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	fb03 f302 	mul.w	r3, r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	441a      	add	r2, r3
 8003914:	69fb      	ldr	r3, [r7, #28]
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	4413      	add	r3, r2
 800391a:	6019      	str	r1, [r3, #0]
        for (int j = 0; j < (i+1); j++) {
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	3301      	adds	r3, #1
 8003920:	61fb      	str	r3, [r7, #28]
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	3301      	adds	r3, #1
 8003926:	69fa      	ldr	r2, [r7, #28]
 8003928:	429a      	cmp	r2, r3
 800392a:	f6ff af66 	blt.w	80037fa <cholesky+0x6a>
    for (int i = 0; i < n; i++)
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	3301      	adds	r3, #1
 8003932:	61bb      	str	r3, [r7, #24]
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	429a      	cmp	r2, r3
 800393a:	f6ff af5b 	blt.w	80037f4 <cholesky+0x64>
        }
}
 800393e:	bf00      	nop
 8003940:	372c      	adds	r7, #44	; 0x2c
 8003942:	46bd      	mov	sp, r7
 8003944:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003948:	3ff00000 	.word	0x3ff00000

0800394c <cholesky_inverse>:

/* computes the inverse of a Hermitian, positive-definite matrix of dimension n x n using cholesky decomposition*/
/* Krishnamoorthy, Aravindh, and Deepak Menon. "Matrix inversion using Cholesky decomposition." */
/* 2013 signal processing: Algorithms, architectures, arrangements, and applications (SPA). IEEE, 2013. */
/* the inverse has a big O complexity of n^3 */
void cholesky_inverse(int32_t n, float A[n][n], float inverse[n][n], float lambda) {
 800394c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003950:	b090      	sub	sp, #64	; 0x40
 8003952:	af00      	add	r7, sp, #0
 8003954:	60f8      	str	r0, [r7, #12]
 8003956:	60b9      	str	r1, [r7, #8]
 8003958:	607a      	str	r2, [r7, #4]
 800395a:	ed87 0a00 	vstr	s0, [r7]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	1e5a      	subs	r2, r3, #1
 8003962:	63ba      	str	r2, [r7, #56]	; 0x38
 8003964:	4619      	mov	r1, r3
 8003966:	f04f 0200 	mov.w	r2, #0
 800396a:	f04f 0300 	mov.w	r3, #0
 800396e:	f04f 0400 	mov.w	r4, #0
 8003972:	0154      	lsls	r4, r2, #5
 8003974:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003978:	014b      	lsls	r3, r1, #5
 800397a:	68fd      	ldr	r5, [r7, #12]
 800397c:	1e6b      	subs	r3, r5, #1
 800397e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003980:	462b      	mov	r3, r5
 8003982:	4619      	mov	r1, r3
 8003984:	f04f 0200 	mov.w	r2, #0
 8003988:	f04f 0300 	mov.w	r3, #0
 800398c:	f04f 0400 	mov.w	r4, #0
 8003990:	0154      	lsls	r4, r2, #5
 8003992:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003996:	014b      	lsls	r3, r1, #5
 8003998:	466b      	mov	r3, sp
 800399a:	4699      	mov	r9, r3
    /* add damping factor to avoid singularities. */
	/* if no damping is required set lambda to 0.0 */
	float A_dash[n][n];
 800399c:	68f8      	ldr	r0, [r7, #12]
 800399e:	68fe      	ldr	r6, [r7, #12]
 80039a0:	1e43      	subs	r3, r0, #1
 80039a2:	627b      	str	r3, [r7, #36]	; 0x24
 80039a4:	4603      	mov	r3, r0
 80039a6:	4619      	mov	r1, r3
 80039a8:	f04f 0200 	mov.w	r2, #0
 80039ac:	f04f 0300 	mov.w	r3, #0
 80039b0:	f04f 0400 	mov.w	r4, #0
 80039b4:	0154      	lsls	r4, r2, #5
 80039b6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80039ba:	014b      	lsls	r3, r1, #5
 80039bc:	4603      	mov	r3, r0
 80039be:	ea4f 0883 	mov.w	r8, r3, lsl #2
 80039c2:	1e73      	subs	r3, r6, #1
 80039c4:	623b      	str	r3, [r7, #32]
 80039c6:	4603      	mov	r3, r0
 80039c8:	4619      	mov	r1, r3
 80039ca:	f04f 0200 	mov.w	r2, #0
 80039ce:	4633      	mov	r3, r6
 80039d0:	f04f 0400 	mov.w	r4, #0
 80039d4:	fb03 fe02 	mul.w	lr, r3, r2
 80039d8:	fb01 fc04 	mul.w	ip, r1, r4
 80039dc:	44f4      	add	ip, lr
 80039de:	fba1 3403 	umull	r3, r4, r1, r3
 80039e2:	eb0c 0204 	add.w	r2, ip, r4
 80039e6:	4614      	mov	r4, r2
 80039e8:	f04f 0100 	mov.w	r1, #0
 80039ec:	f04f 0200 	mov.w	r2, #0
 80039f0:	0162      	lsls	r2, r4, #5
 80039f2:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 80039f6:	0159      	lsls	r1, r3, #5
 80039f8:	4603      	mov	r3, r0
 80039fa:	4619      	mov	r1, r3
 80039fc:	f04f 0200 	mov.w	r2, #0
 8003a00:	4633      	mov	r3, r6
 8003a02:	f04f 0400 	mov.w	r4, #0
 8003a06:	fb03 fe02 	mul.w	lr, r3, r2
 8003a0a:	fb01 fc04 	mul.w	ip, r1, r4
 8003a0e:	44f4      	add	ip, lr
 8003a10:	fba1 3403 	umull	r3, r4, r1, r3
 8003a14:	eb0c 0204 	add.w	r2, ip, r4
 8003a18:	4614      	mov	r4, r2
 8003a1a:	f04f 0100 	mov.w	r1, #0
 8003a1e:	f04f 0200 	mov.w	r2, #0
 8003a22:	0162      	lsls	r2, r4, #5
 8003a24:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 8003a28:	0159      	lsls	r1, r3, #5
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	4632      	mov	r2, r6
 8003a2e:	fb02 f303 	mul.w	r3, r2, r3
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	3303      	adds	r3, #3
 8003a36:	3307      	adds	r3, #7
 8003a38:	08db      	lsrs	r3, r3, #3
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	ebad 0d03 	sub.w	sp, sp, r3
 8003a40:	466b      	mov	r3, sp
 8003a42:	3303      	adds	r3, #3
 8003a44:	089b      	lsrs	r3, r3, #2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	61fb      	str	r3, [r7, #28]
    memcpy(A_dash, A, n * n * sizeof(A[0][0]));
 8003a4a:	69f8      	ldr	r0, [r7, #28]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	68fa      	ldr	r2, [r7, #12]
 8003a50:	fb02 f303 	mul.w	r3, r2, r3
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	461a      	mov	r2, r3
 8003a58:	68b9      	ldr	r1, [r7, #8]
 8003a5a:	f016 fb69 	bl	801a130 <memcpy>
    for (int i = 0; i < n; i++) {
 8003a5e:	2300      	movs	r3, #0
 8003a60:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a62:	e022      	b.n	8003aaa <cholesky_inverse+0x15e>
        A_dash[i][i] = A_dash[i][i] + lambda * lambda;
 8003a64:	ea4f 0398 	mov.w	r3, r8, lsr #2
 8003a68:	69fa      	ldr	r2, [r7, #28]
 8003a6a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a6c:	fb01 f103 	mul.w	r1, r1, r3
 8003a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a72:	440b      	add	r3, r1
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	4413      	add	r3, r2
 8003a78:	ed93 7a00 	vldr	s14, [r3]
 8003a7c:	edd7 6a00 	vldr	s13, [r7]
 8003a80:	edd7 7a00 	vldr	s15, [r7]
 8003a84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a88:	ea4f 0398 	mov.w	r3, r8, lsr #2
 8003a8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a90:	69fa      	ldr	r2, [r7, #28]
 8003a92:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a94:	fb01 f103 	mul.w	r1, r1, r3
 8003a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a9a:	440b      	add	r3, r1
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	4413      	add	r3, r2
 8003aa0:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < n; i++) {
 8003aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003aaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	dbd8      	blt.n	8003a64 <cholesky_inverse+0x118>
	}

    /* call cholesky decomposition to get lower triangular matrix L */
    float L[n][n];
 8003ab2:	68f8      	ldr	r0, [r7, #12]
 8003ab4:	68fe      	ldr	r6, [r7, #12]
 8003ab6:	466b      	mov	r3, sp
 8003ab8:	469a      	mov	sl, r3
 8003aba:	1e43      	subs	r3, r0, #1
 8003abc:	61bb      	str	r3, [r7, #24]
 8003abe:	4603      	mov	r3, r0
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	f04f 0200 	mov.w	r2, #0
 8003ac6:	f04f 0300 	mov.w	r3, #0
 8003aca:	f04f 0400 	mov.w	r4, #0
 8003ace:	0154      	lsls	r4, r2, #5
 8003ad0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003ad4:	014b      	lsls	r3, r1, #5
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8003adc:	1e73      	subs	r3, r6, #1
 8003ade:	617b      	str	r3, [r7, #20]
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	f04f 0200 	mov.w	r2, #0
 8003ae8:	4633      	mov	r3, r6
 8003aea:	f04f 0400 	mov.w	r4, #0
 8003aee:	fb03 fe02 	mul.w	lr, r3, r2
 8003af2:	fb01 fc04 	mul.w	ip, r1, r4
 8003af6:	44f4      	add	ip, lr
 8003af8:	fba1 3403 	umull	r3, r4, r1, r3
 8003afc:	eb0c 0204 	add.w	r2, ip, r4
 8003b00:	4614      	mov	r4, r2
 8003b02:	f04f 0100 	mov.w	r1, #0
 8003b06:	f04f 0200 	mov.w	r2, #0
 8003b0a:	0162      	lsls	r2, r4, #5
 8003b0c:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 8003b10:	0159      	lsls	r1, r3, #5
 8003b12:	4603      	mov	r3, r0
 8003b14:	4619      	mov	r1, r3
 8003b16:	f04f 0200 	mov.w	r2, #0
 8003b1a:	4633      	mov	r3, r6
 8003b1c:	f04f 0400 	mov.w	r4, #0
 8003b20:	fb03 fe02 	mul.w	lr, r3, r2
 8003b24:	fb01 fc04 	mul.w	ip, r1, r4
 8003b28:	44f4      	add	ip, lr
 8003b2a:	fba1 3403 	umull	r3, r4, r1, r3
 8003b2e:	eb0c 0204 	add.w	r2, ip, r4
 8003b32:	4614      	mov	r4, r2
 8003b34:	f04f 0100 	mov.w	r1, #0
 8003b38:	f04f 0200 	mov.w	r2, #0
 8003b3c:	0162      	lsls	r2, r4, #5
 8003b3e:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 8003b42:	0159      	lsls	r1, r3, #5
 8003b44:	4603      	mov	r3, r0
 8003b46:	4632      	mov	r2, r6
 8003b48:	fb02 f303 	mul.w	r3, r2, r3
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	3303      	adds	r3, #3
 8003b50:	3307      	adds	r3, #7
 8003b52:	08db      	lsrs	r3, r3, #3
 8003b54:	00db      	lsls	r3, r3, #3
 8003b56:	ebad 0d03 	sub.w	sp, sp, r3
 8003b5a:	466b      	mov	r3, sp
 8003b5c:	3303      	adds	r3, #3
 8003b5e:	089b      	lsrs	r3, r3, #2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	613b      	str	r3, [r7, #16]
    cholesky(n, A_dash, L);
 8003b64:	69fb      	ldr	r3, [r7, #28]
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	4619      	mov	r1, r3
 8003b6a:	68f8      	ldr	r0, [r7, #12]
 8003b6c:	f7ff fe10 	bl	8003790 <cholesky>

    /* compute lower triangular inverse in-place */
    lower_triangular_inverse(n, &L[0][0]);
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	4619      	mov	r1, r3
 8003b74:	68f8      	ldr	r0, [r7, #12]
 8003b76:	f7ff fd78 	bl	800366a <lower_triangular_inverse>

    /* compute matrix inverse A_inv = L_T^(-1) * L^(-1) */
    memset(inverse, 0, n * n * sizeof(inverse[0][0]));
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	68fa      	ldr	r2, [r7, #12]
 8003b7e:	fb02 f303 	mul.w	r3, r2, r3
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	461a      	mov	r2, r3
 8003b86:	2100      	movs	r1, #0
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f016 fadc 	bl	801a146 <memset>
    for(int i = 0; i < n; i++){
 8003b8e:	2300      	movs	r3, #0
 8003b90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b92:	e04e      	b.n	8003c32 <cholesky_inverse+0x2e6>
        for(int j = 0; j < n; j++){
 8003b94:	2300      	movs	r3, #0
 8003b96:	633b      	str	r3, [r7, #48]	; 0x30
 8003b98:	e044      	b.n	8003c24 <cholesky_inverse+0x2d8>
            for(int k = max(i, j); k < n; k++){
 8003b9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	bfb8      	it	lt
 8003ba2:	4613      	movlt	r3, r2
 8003ba4:	637b      	str	r3, [r7, #52]	; 0x34
 8003ba6:	e036      	b.n	8003c16 <cholesky_inverse+0x2ca>
                inverse[i][j] +=  L[k][i] * L[k][j];
 8003ba8:	462a      	mov	r2, r5
 8003baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bac:	fb03 f302 	mul.w	r3, r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	441a      	add	r2, r3
 8003bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	4413      	add	r3, r2
 8003bbc:	ed93 7a00 	vldr	s14, [r3]
 8003bc0:	ea4f 0398 	mov.w	r3, r8, lsr #2
 8003bc4:	693a      	ldr	r2, [r7, #16]
 8003bc6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003bc8:	fb01 f103 	mul.w	r1, r1, r3
 8003bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bce:	440b      	add	r3, r1
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	4413      	add	r3, r2
 8003bd4:	edd3 6a00 	vldr	s13, [r3]
 8003bd8:	ea4f 0398 	mov.w	r3, r8, lsr #2
 8003bdc:	693a      	ldr	r2, [r7, #16]
 8003bde:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003be0:	fb01 f103 	mul.w	r1, r1, r3
 8003be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003be6:	440b      	add	r3, r1
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	4413      	add	r3, r2
 8003bec:	edd3 7a00 	vldr	s15, [r3]
 8003bf0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bf4:	462a      	mov	r2, r5
 8003bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bf8:	fb03 f302 	mul.w	r3, r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	441a      	add	r2, r3
 8003c02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	4413      	add	r3, r2
 8003c0c:	edc3 7a00 	vstr	s15, [r3]
            for(int k = max(i, j); k < n; k++){
 8003c10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c12:	3301      	adds	r3, #1
 8003c14:	637b      	str	r3, [r7, #52]	; 0x34
 8003c16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	dbc4      	blt.n	8003ba8 <cholesky_inverse+0x25c>
        for(int j = 0; j < n; j++){
 8003c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c20:	3301      	adds	r3, #1
 8003c22:	633b      	str	r3, [r7, #48]	; 0x30
 8003c24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	dbb6      	blt.n	8003b9a <cholesky_inverse+0x24e>
    for(int i = 0; i < n; i++){
 8003c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c2e:	3301      	adds	r3, #1
 8003c30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	dbac      	blt.n	8003b94 <cholesky_inverse+0x248>
 8003c3a:	46d5      	mov	sp, sl
 8003c3c:	46cd      	mov	sp, r9
            }
        }
    }
}
 8003c3e:	bf00      	nop
 8003c40:	3740      	adds	r7, #64	; 0x40
 8003c42:	46bd      	mov	sp, r7
 8003c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003c48 <AcquireMutex>:
 *  Created on: Jun 19, 2020
 *      Author: Jonas
 */
#include "Util/mutex.h"

osStatus_t AcquireMutex(custom_mutex_t *custom_mutex){
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
	osStatus_t status = osOK;
 8003c50:	2300      	movs	r3, #0
 8003c52:	60fb      	str	r3, [r7, #12]
	status = osMutexAcquire(custom_mutex->mutex, 10);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	210a      	movs	r1, #10
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f011 ff3c 	bl	8015ad8 <osMutexAcquire>
 8003c60:	60f8      	str	r0, [r7, #12]
	if(status == osOK){
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d104      	bne.n	8003c72 <AcquireMutex+0x2a>
		custom_mutex->counter++;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	1c5a      	adds	r2, r3, #1
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	605a      	str	r2, [r3, #4]
	}

	return status;
 8003c72:	68fb      	ldr	r3, [r7, #12]
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <ReleaseMutex>:

osStatus_t ReleaseMutex(custom_mutex_t *custom_mutex){
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
	return osMutexRelease(custom_mutex->mutex);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f011 ff83 	bl	8015b94 <osMutexRelease>
 8003c8e:	4603      	mov	r3, r0
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3708      	adds	r7, #8
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <ReadMutex>:

osStatus_t ReadMutex(custom_mutex_t *custom_mutex, const void* global_data, const void* local_data, int32_t size){
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b0a0      	sub	sp, #128	; 0x80
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
 8003ca4:	603b      	str	r3, [r7, #0]
	uint8_t buffer[100] = { 0 };
 8003ca6:	f107 0310 	add.w	r3, r7, #16
 8003caa:	2264      	movs	r2, #100	; 0x64
 8003cac:	2100      	movs	r1, #0
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f016 fa49 	bl	801a146 <memset>
	uint32_t counter = custom_mutex->counter;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	67fb      	str	r3, [r7, #124]	; 0x7c
	osStatus_t status = osError;
 8003cba:	f04f 33ff 	mov.w	r3, #4294967295
 8003cbe:	67bb      	str	r3, [r7, #120]	; 0x78
	for(int i = 0; i < 5; i++){
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	677b      	str	r3, [r7, #116]	; 0x74
 8003cc4:	e01b      	b.n	8003cfe <ReadMutex+0x66>
		memcpy(&buffer[0], global_data, size);
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	f107 0310 	add.w	r3, r7, #16
 8003ccc:	68b9      	ldr	r1, [r7, #8]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f016 fa2e 	bl	801a130 <memcpy>
		if(custom_mutex->counter == counter){
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d109      	bne.n	8003cf2 <ReadMutex+0x5a>
			memcpy(local_data, &buffer[0], size);
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	f107 0310 	add.w	r3, r7, #16
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f016 fa22 	bl	801a130 <memcpy>
			status = osOK;
 8003cec:	2300      	movs	r3, #0
 8003cee:	67bb      	str	r3, [r7, #120]	; 0x78
			break;
 8003cf0:	e008      	b.n	8003d04 <ReadMutex+0x6c>
		}
		counter = custom_mutex->counter;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	67fb      	str	r3, [r7, #124]	; 0x7c
	for(int i = 0; i < 5; i++){
 8003cf8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	677b      	str	r3, [r7, #116]	; 0x74
 8003cfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d00:	2b04      	cmp	r3, #4
 8003d02:	dde0      	ble.n	8003cc6 <ReadMutex+0x2e>
	}
	return status;
 8003d04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3780      	adds	r7, #128	; 0x80
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
	...

08003d10 <ReadMutexStateEst>:

osStatus_t ReadMutexStateEst(custom_mutex_t *custom_mutex, baro_data_t *baro, imu_data_t *imu, state_est_meas_t *state, uint32_t sb_number){
 8003d10:	b590      	push	{r4, r7, lr}
 8003d12:	b08d      	sub	sp, #52	; 0x34
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
 8003d1c:	603b      	str	r3, [r7, #0]
	/* Buffer */
	uint32_t Placeholder_timestamps[2] = { 0 };
 8003d1e:	f107 031c 	add.w	r3, r7, #28
 8003d22:	2200      	movs	r2, #0
 8003d24:	601a      	str	r2, [r3, #0]
 8003d26:	605a      	str	r2, [r3, #4]
	float Placeholder_measurement[3] = { 0 };
 8003d28:	f107 0310 	add.w	r3, r7, #16
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	601a      	str	r2, [r3, #0]
 8003d30:	605a      	str	r2, [r3, #4]
 8003d32:	609a      	str	r2, [r3, #8]

	/* Status */
	osStatus_t status = osError;
 8003d34:	f04f 33ff 	mov.w	r3, #4294967295
 8003d38:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Counter */
	uint32_t counter = custom_mutex->counter;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	62bb      	str	r3, [r7, #40]	; 0x28

	for(int i = 0; i < 5; i++){
 8003d40:	2300      	movs	r3, #0
 8003d42:	627b      	str	r3, [r7, #36]	; 0x24
 8003d44:	e07b      	b.n	8003e3e <ReadMutexStateEst+0x12e>
		/* Write in Buffer */
		Placeholder_measurement[0] = (float) (baro->pressure);
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	ee07 3a90 	vmov	s15, r3
 8003d4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d52:	edc7 7a04 	vstr	s15, [r7, #16]
		Placeholder_timestamps[0] = baro->ts;
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	61fb      	str	r3, [r7, #28]
		Placeholder_measurement[1] = ((float) (imu->acc_z)) / 1024;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003d62:	ee07 3a90 	vmov	s15, r3
 8003d66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d6a:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8003e58 <ReadMutexStateEst+0x148>
 8003d6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d72:	edc7 7a05 	vstr	s15, [r7, #20]
		Placeholder_timestamps[1] = imu->ts;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	623b      	str	r3, [r7, #32]
		Placeholder_measurement[2] = ((float) (baro->temperature)) / 100;
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	ee07 3a90 	vmov	s15, r3
 8003d84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d88:	eddf 6a34 	vldr	s13, [pc, #208]	; 8003e5c <ReadMutexStateEst+0x14c>
 8003d8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d90:	edc7 7a06 	vstr	s15, [r7, #24]

		/* Check if Mutex was aquired */
		if(custom_mutex->counter == counter){
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d149      	bne.n	8003e32 <ReadMutexStateEst+0x122>
			state->baro_data[sb_number-1].pressure = Placeholder_measurement[0];
 8003d9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003da0:	1e5a      	subs	r2, r3, #1
 8003da2:	6939      	ldr	r1, [r7, #16]
 8003da4:	6838      	ldr	r0, [r7, #0]
 8003da6:	4613      	mov	r3, r2
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	4413      	add	r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	4403      	add	r3, r0
 8003db0:	6019      	str	r1, [r3, #0]
			state->baro_data[sb_number-1].temperature = Placeholder_measurement[2];
 8003db2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003db4:	1e5a      	subs	r2, r3, #1
 8003db6:	69b9      	ldr	r1, [r7, #24]
 8003db8:	6838      	ldr	r0, [r7, #0]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	005b      	lsls	r3, r3, #1
 8003dbe:	4413      	add	r3, r2
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	4403      	add	r3, r0
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	6019      	str	r1, [r3, #0]
			state->baro_data[sb_number-1].ts = Placeholder_timestamps[0];
 8003dc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dca:	1e5a      	subs	r2, r3, #1
 8003dcc:	69f9      	ldr	r1, [r7, #28]
 8003dce:	6838      	ldr	r0, [r7, #0]
 8003dd0:	4613      	mov	r3, r2
 8003dd2:	005b      	lsls	r3, r3, #1
 8003dd4:	4413      	add	r3, r2
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	4403      	add	r3, r0
 8003dda:	3308      	adds	r3, #8
 8003ddc:	6019      	str	r1, [r3, #0]

			state->imu_data[sb_number-1].acc_x = Placeholder_measurement[1] * GRAVITATION;
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7fc fbd1 	bl	8000588 <__aeabi_f2d>
 8003de6:	a31a      	add	r3, pc, #104	; (adr r3, 8003e50 <ReadMutexStateEst+0x140>)
 8003de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dec:	f7fc fc24 	bl	8000638 <__aeabi_dmul>
 8003df0:	4603      	mov	r3, r0
 8003df2:	460c      	mov	r4, r1
 8003df4:	4619      	mov	r1, r3
 8003df6:	4622      	mov	r2, r4
 8003df8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dfa:	1e5c      	subs	r4, r3, #1
 8003dfc:	4608      	mov	r0, r1
 8003dfe:	4611      	mov	r1, r2
 8003e00:	f7fc feea 	bl	8000bd8 <__aeabi_d2f>
 8003e04:	4601      	mov	r1, r0
 8003e06:	683a      	ldr	r2, [r7, #0]
 8003e08:	4623      	mov	r3, r4
 8003e0a:	00db      	lsls	r3, r3, #3
 8003e0c:	1b1b      	subs	r3, r3, r4
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	4413      	add	r3, r2
 8003e12:	3330      	adds	r3, #48	; 0x30
 8003e14:	6019      	str	r1, [r3, #0]
			state->imu_data[sb_number-1].ts = Placeholder_timestamps[1];
 8003e16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e18:	1e5a      	subs	r2, r3, #1
 8003e1a:	6a39      	ldr	r1, [r7, #32]
 8003e1c:	6838      	ldr	r0, [r7, #0]
 8003e1e:	4613      	mov	r3, r2
 8003e20:	00db      	lsls	r3, r3, #3
 8003e22:	1a9b      	subs	r3, r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	4403      	add	r3, r0
 8003e28:	333c      	adds	r3, #60	; 0x3c
 8003e2a:	6019      	str	r1, [r3, #0]
			status = osOK;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
			break;
 8003e30:	e008      	b.n	8003e44 <ReadMutexStateEst+0x134>
		}
		counter = custom_mutex->counter;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	62bb      	str	r3, [r7, #40]	; 0x28
	for(int i = 0; i < 5; i++){
 8003e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e40:	2b04      	cmp	r3, #4
 8003e42:	dd80      	ble.n	8003d46 <ReadMutexStateEst+0x36>
	}


	return status;
 8003e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3734      	adds	r7, #52	; 0x34
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd90      	pop	{r4, r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	51eb851f 	.word	0x51eb851f
 8003e54:	40239eb8 	.word	0x40239eb8
 8003e58:	44800000 	.word	0x44800000
 8003e5c:	42c80000 	.word	0x42c80000

08003e60 <logSensor>:
 %%	print a percent sign
 \%	print a percent sign
 */

osStatus_t logSensor(timestamp_t ts, board_id_t sensor_board_id,
		sensor_type_e sensor_type, void *sensor_data) {
 8003e60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e62:	b0bd      	sub	sp, #244	; 0xf4
 8003e64:	af0a      	add	r7, sp, #40	; 0x28
 8003e66:	61f8      	str	r0, [r7, #28]
 8003e68:	617b      	str	r3, [r7, #20]
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	76fb      	strb	r3, [r7, #27]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	76bb      	strb	r3, [r7, #26]
	log_entry_t log_entry = { 0 };
 8003e72:	f107 0320 	add.w	r3, r7, #32
 8003e76:	2296      	movs	r2, #150	; 0x96
 8003e78:	2100      	movs	r1, #0
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f016 f963 	bl	801a146 <memset>

	snprintf(log_entry.str, LOG_BUFFER_LEN, "%lu;%d;%hi,%d,", ts, SENSOR,
 8003e80:	7efb      	ldrb	r3, [r7, #27]
 8003e82:	7eba      	ldrb	r2, [r7, #26]
 8003e84:	f107 0020 	add.w	r0, r7, #32
 8003e88:	9202      	str	r2, [sp, #8]
 8003e8a:	9301      	str	r3, [sp, #4]
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	4a7a      	ldr	r2, [pc, #488]	; (800407c <logSensor+0x21c>)
 8003e94:	2196      	movs	r1, #150	; 0x96
 8003e96:	f016 fa17 	bl	801a2c8 <sniprintf>
			sensor_board_id, sensor_type);

	switch (sensor_type) {
 8003e9a:	7ebb      	ldrb	r3, [r7, #26]
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	2b03      	cmp	r3, #3
 8003ea0:	f200 80c8 	bhi.w	8004034 <logSensor+0x1d4>
 8003ea4:	a201      	add	r2, pc, #4	; (adr r2, 8003eac <logSensor+0x4c>)
 8003ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eaa:	bf00      	nop
 8003eac:	08003ebd 	.word	0x08003ebd
 8003eb0:	08003ef7 	.word	0x08003ef7
 8003eb4:	08003f69 	.word	0x08003f69
 8003eb8:	08003fed 	.word	0x08003fed
	case BARO: {
		baro_data_t *baro_data_ptr = (baro_data_t*) sensor_data;
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
		snprintf(log_entry.str + strlen(log_entry.str),
 8003ec2:	f107 0320 	add.w	r3, r7, #32
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fc f9a2 	bl	8000210 <strlen>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	f107 0320 	add.w	r3, r7, #32
 8003ed2:	1898      	adds	r0, r3, r2
 8003ed4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003ed8:	6819      	ldr	r1, [r3, #0]
 8003eda:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003ee4:	6892      	ldr	r2, [r2, #8]
 8003ee6:	9201      	str	r2, [sp, #4]
 8003ee8:	9300      	str	r3, [sp, #0]
 8003eea:	460b      	mov	r3, r1
 8003eec:	4a64      	ldr	r2, [pc, #400]	; (8004080 <logSensor+0x220>)
 8003eee:	2196      	movs	r1, #150	; 0x96
 8003ef0:	f016 f9ea 	bl	801a2c8 <sniprintf>
		LOG_BUFFER_LEN, "%ld,%ld,%lu\n", baro_data_ptr->pressure,
				baro_data_ptr->temperature, baro_data_ptr->ts);
	}
		break;
 8003ef4:	e0b4      	b.n	8004060 <logSensor+0x200>
	case IMU: {
		imu_data_t *imu_data_ptr = (imu_data_t*) sensor_data;
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
		snprintf(log_entry.str + strlen(log_entry.str),
 8003efc:	f107 0320 	add.w	r3, r7, #32
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7fc f985 	bl	8000210 <strlen>
 8003f06:	4602      	mov	r2, r0
 8003f08:	f107 0320 	add.w	r3, r7, #32
 8003f0c:	1898      	adds	r0, r3, r2
		LOG_BUFFER_LEN, "%ld,%ld,%ld,%ld,%ld,%ld,%lu\n", imu_data_ptr->acc_x,
 8003f0e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003f12:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
		snprintf(log_entry.str + strlen(log_entry.str),
 8003f16:	469c      	mov	ip, r3
				imu_data_ptr->acc_y, imu_data_ptr->acc_z, imu_data_ptr->gyro_x,
 8003f18:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003f1c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
		snprintf(log_entry.str + strlen(log_entry.str),
 8003f20:	461a      	mov	r2, r3
				imu_data_ptr->acc_y, imu_data_ptr->acc_z, imu_data_ptr->gyro_x,
 8003f22:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003f26:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
		snprintf(log_entry.str + strlen(log_entry.str),
 8003f2a:	4619      	mov	r1, r3
				imu_data_ptr->acc_y, imu_data_ptr->acc_z, imu_data_ptr->gyro_x,
 8003f2c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003f30:	f9b3 3000 	ldrsh.w	r3, [r3]
		snprintf(log_entry.str + strlen(log_entry.str),
 8003f34:	461c      	mov	r4, r3
				imu_data_ptr->gyro_y, imu_data_ptr->gyro_z, imu_data_ptr->ts);
 8003f36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003f3a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
		snprintf(log_entry.str + strlen(log_entry.str),
 8003f3e:	461d      	mov	r5, r3
				imu_data_ptr->gyro_y, imu_data_ptr->gyro_z, imu_data_ptr->ts);
 8003f40:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003f44:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
		snprintf(log_entry.str + strlen(log_entry.str),
 8003f48:	461e      	mov	r6, r3
 8003f4a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	9305      	str	r3, [sp, #20]
 8003f52:	9604      	str	r6, [sp, #16]
 8003f54:	9503      	str	r5, [sp, #12]
 8003f56:	9402      	str	r4, [sp, #8]
 8003f58:	9101      	str	r1, [sp, #4]
 8003f5a:	9200      	str	r2, [sp, #0]
 8003f5c:	4663      	mov	r3, ip
 8003f5e:	4a49      	ldr	r2, [pc, #292]	; (8004084 <logSensor+0x224>)
 8003f60:	2196      	movs	r1, #150	; 0x96
 8003f62:	f016 f9b1 	bl	801a2c8 <sniprintf>
	}
		break;
 8003f66:	e07b      	b.n	8004060 <logSensor+0x200>
	case GPS: {
		gps_data_t *gps_data = (gps_data_t*) sensor_data;
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
		snprintf(log_entry.str + strlen(log_entry.str),
 8003f6e:	f107 0320 	add.w	r3, r7, #32
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7fc f94c 	bl	8000210 <strlen>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	f107 0320 	add.w	r3, r7, #32
 8003f7e:	189d      	adds	r5, r3, r2
 8003f80:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f84:	681e      	ldr	r6, [r3, #0]
 8003f86:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003f90:	6892      	ldr	r2, [r2, #8]
		LOG_BUFFER_LEN, "%ld,%ld,%ld,%ld,%ld,%ld,%ld,%ld,%ld,%ld\n",
			gps_data->hour, gps_data->minute, gps_data->second, gps_data->lat_deg,
 8003f92:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 8003f96:	7b09      	ldrb	r1, [r1, #12]
		snprintf(log_entry.str + strlen(log_entry.str),
 8003f98:	6139      	str	r1, [r7, #16]
 8003f9a:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 8003f9e:	6909      	ldr	r1, [r1, #16]
			gps_data->lat_decimal, gps_data->lon_deg, gps_data->lon_decimal, gps_data->satellite,
 8003fa0:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8003fa4:	7d00      	ldrb	r0, [r0, #20]
		snprintf(log_entry.str + strlen(log_entry.str),
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8003fac:	6980      	ldr	r0, [r0, #24]
			gps_data->lat_decimal, gps_data->lon_deg, gps_data->lon_decimal, gps_data->satellite,
 8003fae:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 8003fb2:	7f64      	ldrb	r4, [r4, #29]
		snprintf(log_entry.str + strlen(log_entry.str),
 8003fb4:	60bc      	str	r4, [r7, #8]
			gps_data->altitude, gps_data->HDOP);
 8003fb6:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 8003fba:	8c24      	ldrh	r4, [r4, #32]
		snprintf(log_entry.str + strlen(log_entry.str),
 8003fbc:	607c      	str	r4, [r7, #4]
			gps_data->altitude, gps_data->HDOP);
 8003fbe:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 8003fc2:	8be4      	ldrh	r4, [r4, #30]
		snprintf(log_entry.str + strlen(log_entry.str),
 8003fc4:	9408      	str	r4, [sp, #32]
 8003fc6:	687c      	ldr	r4, [r7, #4]
 8003fc8:	9407      	str	r4, [sp, #28]
 8003fca:	68bc      	ldr	r4, [r7, #8]
 8003fcc:	9406      	str	r4, [sp, #24]
 8003fce:	9005      	str	r0, [sp, #20]
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	9004      	str	r0, [sp, #16]
 8003fd4:	9103      	str	r1, [sp, #12]
 8003fd6:	6939      	ldr	r1, [r7, #16]
 8003fd8:	9102      	str	r1, [sp, #8]
 8003fda:	9201      	str	r2, [sp, #4]
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	4633      	mov	r3, r6
 8003fe0:	4a29      	ldr	r2, [pc, #164]	; (8004088 <logSensor+0x228>)
 8003fe2:	2196      	movs	r1, #150	; 0x96
 8003fe4:	4628      	mov	r0, r5
 8003fe6:	f016 f96f 	bl	801a2c8 <sniprintf>
	}
		break;
 8003fea:	e039      	b.n	8004060 <logSensor+0x200>
	case BATTERY: {
		battery_data_t *battery_data = (battery_data_t*) sensor_data;
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
		snprintf(log_entry.str + strlen(log_entry.str),
 8003ff2:	f107 0320 	add.w	r3, r7, #32
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7fc f90a 	bl	8000210 <strlen>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	f107 0320 	add.w	r3, r7, #32
 8004002:	1898      	adds	r0, r3, r2
		LOG_BUFFER_LEN, "%ld,%ld,%ld,%ld\n",
			battery_data->battery, battery_data->consumption,
 8004004:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004008:	885b      	ldrh	r3, [r3, #2]
		snprintf(log_entry.str + strlen(log_entry.str),
 800400a:	461c      	mov	r4, r3
			battery_data->battery, battery_data->consumption,
 800400c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004010:	88db      	ldrh	r3, [r3, #6]
		snprintf(log_entry.str + strlen(log_entry.str),
 8004012:	461a      	mov	r2, r3
			battery_data->current, battery_data->supply);
 8004014:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004018:	889b      	ldrh	r3, [r3, #4]
		snprintf(log_entry.str + strlen(log_entry.str),
 800401a:	4619      	mov	r1, r3
			battery_data->current, battery_data->supply);
 800401c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004020:	881b      	ldrh	r3, [r3, #0]
		snprintf(log_entry.str + strlen(log_entry.str),
 8004022:	9302      	str	r3, [sp, #8]
 8004024:	9101      	str	r1, [sp, #4]
 8004026:	9200      	str	r2, [sp, #0]
 8004028:	4623      	mov	r3, r4
 800402a:	4a18      	ldr	r2, [pc, #96]	; (800408c <logSensor+0x22c>)
 800402c:	2196      	movs	r1, #150	; 0x96
 800402e:	f016 f94b 	bl	801a2c8 <sniprintf>
	}
		break;
 8004032:	e015      	b.n	8004060 <logSensor+0x200>
	default:
		snprintf(log_entry.str + strlen(log_entry.str),
 8004034:	f107 0320 	add.w	r3, r7, #32
 8004038:	4618      	mov	r0, r3
 800403a:	f7fc f8e9 	bl	8000210 <strlen>
 800403e:	4602      	mov	r2, r0
 8004040:	f107 0320 	add.w	r3, r7, #32
 8004044:	4413      	add	r3, r2
 8004046:	4a12      	ldr	r2, [pc, #72]	; (8004090 <logSensor+0x230>)
 8004048:	461d      	mov	r5, r3
 800404a:	4614      	mov	r4, r2
 800404c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800404e:	6028      	str	r0, [r5, #0]
 8004050:	6069      	str	r1, [r5, #4]
 8004052:	60aa      	str	r2, [r5, #8]
 8004054:	60eb      	str	r3, [r5, #12]
 8004056:	6820      	ldr	r0, [r4, #0]
 8004058:	6128      	str	r0, [r5, #16]
 800405a:	7923      	ldrb	r3, [r4, #4]
 800405c:	752b      	strb	r3, [r5, #20]
		LOG_BUFFER_LEN, "Unknown sensor type\n");
		break;
 800405e:	bf00      	nop
	}

	return osMessageQueuePut(log_queue, &log_entry, 0U, 0U);
 8004060:	4b0c      	ldr	r3, [pc, #48]	; (8004094 <logSensor+0x234>)
 8004062:	6818      	ldr	r0, [r3, #0]
 8004064:	f107 0120 	add.w	r1, r7, #32
 8004068:	2300      	movs	r3, #0
 800406a:	2200      	movs	r2, #0
 800406c:	f011 fffa 	bl	8016064 <osMessageQueuePut>
 8004070:	4603      	mov	r3, r0
}
 8004072:	4618      	mov	r0, r3
 8004074:	37cc      	adds	r7, #204	; 0xcc
 8004076:	46bd      	mov	sp, r7
 8004078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800407a:	bf00      	nop
 800407c:	0801cae4 	.word	0x0801cae4
 8004080:	0801caf4 	.word	0x0801caf4
 8004084:	0801cb04 	.word	0x0801cb04
 8004088:	0801cb24 	.word	0x0801cb24
 800408c:	0801cb50 	.word	0x0801cb50
 8004090:	0801cb64 	.word	0x0801cb64
 8004094:	200161a0 	.word	0x200161a0

08004098 <logRocketState>:

osStatus_t logRocketState(timestamp_t ts, flight_phase_detection_t flight_phase_detection) {
 8004098:	b580      	push	{r7, lr}
 800409a:	b0ac      	sub	sp, #176	; 0xb0
 800409c:	af02      	add	r7, sp, #8
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	4638      	mov	r0, r7
 80040a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	log_entry_t log_entry = { 0 };
 80040a6:	f107 0310 	add.w	r3, r7, #16
 80040aa:	2296      	movs	r2, #150	; 0x96
 80040ac:	2100      	movs	r1, #0
 80040ae:	4618      	mov	r0, r3
 80040b0:	f016 f849 	bl	801a146 <memset>

	snprintf(log_entry.str, LOG_BUFFER_LEN, "%lu;%d;%d\n", ts, STATE,
			flight_phase_detection.flight_phase);
 80040b4:	783b      	ldrb	r3, [r7, #0]
	snprintf(log_entry.str, LOG_BUFFER_LEN, "%lu;%d;%d\n", ts, STATE,
 80040b6:	f107 0010 	add.w	r0, r7, #16
 80040ba:	9301      	str	r3, [sp, #4]
 80040bc:	2302      	movs	r3, #2
 80040be:	9300      	str	r3, [sp, #0]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	4a08      	ldr	r2, [pc, #32]	; (80040e4 <logRocketState+0x4c>)
 80040c4:	2196      	movs	r1, #150	; 0x96
 80040c6:	f016 f8ff 	bl	801a2c8 <sniprintf>

	return osMessageQueuePut(log_queue, &log_entry, 0U, 0U);
 80040ca:	4b07      	ldr	r3, [pc, #28]	; (80040e8 <logRocketState+0x50>)
 80040cc:	6818      	ldr	r0, [r3, #0]
 80040ce:	f107 0110 	add.w	r1, r7, #16
 80040d2:	2300      	movs	r3, #0
 80040d4:	2200      	movs	r2, #0
 80040d6:	f011 ffc5 	bl	8016064 <osMessageQueuePut>
 80040da:	4603      	mov	r3, r0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	37a8      	adds	r7, #168	; 0xa8
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	0801cb7c 	.word	0x0801cb7c
 80040e8:	200161a0 	.word	0x200161a0

080040ec <logEstimatorVar>:

osStatus_t logEstimatorVar(timestamp_t ts, state_est_data_t estimator_data) {
 80040ec:	b084      	sub	sp, #16
 80040ee:	b580      	push	{r7, lr}
 80040f0:	b0ac      	sub	sp, #176	; 0xb0
 80040f2:	af04      	add	r7, sp, #16
 80040f4:	6078      	str	r0, [r7, #4]
 80040f6:	f107 00ac 	add.w	r0, r7, #172	; 0xac
 80040fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	log_entry_t log_entry = { 0 };
 80040fe:	f107 0308 	add.w	r3, r7, #8
 8004102:	2296      	movs	r2, #150	; 0x96
 8004104:	2100      	movs	r1, #0
 8004106:	4618      	mov	r0, r3
 8004108:	f016 f81d 	bl	801a146 <memset>
	snprintf(log_entry.str, LOG_BUFFER_LEN, "%lu;%d;%ld,%ld,%ld\n", ts, ESTIMATOR_VAR,
 800410c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004110:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004114:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 8004118:	f107 0008 	add.w	r0, r7, #8
 800411c:	9103      	str	r1, [sp, #12]
 800411e:	9202      	str	r2, [sp, #8]
 8004120:	9301      	str	r3, [sp, #4]
 8004122:	2303      	movs	r3, #3
 8004124:	9300      	str	r3, [sp, #0]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a09      	ldr	r2, [pc, #36]	; (8004150 <logEstimatorVar+0x64>)
 800412a:	2196      	movs	r1, #150	; 0x96
 800412c:	f016 f8cc 	bl	801a2c8 <sniprintf>
			estimator_data.position_world[2], estimator_data.velocity_rocket[0], estimator_data.acceleration_rocket[0]);

	return osMessageQueuePut(log_queue, &log_entry, 0U, 0U);
 8004130:	4b08      	ldr	r3, [pc, #32]	; (8004154 <logEstimatorVar+0x68>)
 8004132:	6818      	ldr	r0, [r3, #0]
 8004134:	f107 0108 	add.w	r1, r7, #8
 8004138:	2300      	movs	r3, #0
 800413a:	2200      	movs	r2, #0
 800413c:	f011 ff92 	bl	8016064 <osMessageQueuePut>
 8004140:	4603      	mov	r3, r0
}
 8004142:	4618      	mov	r0, r3
 8004144:	37a0      	adds	r7, #160	; 0xa0
 8004146:	46bd      	mov	sp, r7
 8004148:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800414c:	b004      	add	sp, #16
 800414e:	4770      	bx	lr
 8004150:	0801cb88 	.word	0x0801cb88
 8004154:	200161a0 	.word	0x200161a0

08004158 <logControllerOutput>:

osStatus_t logControllerOutput(timestamp_t ts, int32_t controller_output, int32_t reference_error,
		int32_t integrated_error) {
 8004158:	b580      	push	{r7, lr}
 800415a:	b0ae      	sub	sp, #184	; 0xb8
 800415c:	af04      	add	r7, sp, #16
 800415e:	60f8      	str	r0, [r7, #12]
 8004160:	60b9      	str	r1, [r7, #8]
 8004162:	607a      	str	r2, [r7, #4]
 8004164:	603b      	str	r3, [r7, #0]
	log_entry_t log_entry = { 0 };
 8004166:	f107 0310 	add.w	r3, r7, #16
 800416a:	2296      	movs	r2, #150	; 0x96
 800416c:	2100      	movs	r1, #0
 800416e:	4618      	mov	r0, r3
 8004170:	f015 ffe9 	bl	801a146 <memset>
	snprintf(log_entry.str, LOG_BUFFER_LEN, "%lu;%d;%ld,%ld,%ld\n", ts, CONTROLLER_OUTPUT,
 8004174:	f107 0010 	add.w	r0, r7, #16
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	9303      	str	r3, [sp, #12]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	9302      	str	r3, [sp, #8]
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	9301      	str	r3, [sp, #4]
 8004184:	2304      	movs	r3, #4
 8004186:	9300      	str	r3, [sp, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	4a08      	ldr	r2, [pc, #32]	; (80041ac <logControllerOutput+0x54>)
 800418c:	2196      	movs	r1, #150	; 0x96
 800418e:	f016 f89b 	bl	801a2c8 <sniprintf>
			controller_output, reference_error, integrated_error);

	return osMessageQueuePut(log_queue, &log_entry, 0U, 0U);
 8004192:	4b07      	ldr	r3, [pc, #28]	; (80041b0 <logControllerOutput+0x58>)
 8004194:	6818      	ldr	r0, [r3, #0]
 8004196:	f107 0110 	add.w	r1, r7, #16
 800419a:	2300      	movs	r3, #0
 800419c:	2200      	movs	r2, #0
 800419e:	f011 ff61 	bl	8016064 <osMessageQueuePut>
 80041a2:	4603      	mov	r3, r0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	37a8      	adds	r7, #168	; 0xa8
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	0801cb88 	.word	0x0801cb88
 80041b0:	200161a0 	.word	0x200161a0

080041b4 <logMotor>:

osStatus_t logMotor(timestamp_t ts, int32_t desired_position, int32_t actual_position) {
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b0ae      	sub	sp, #184	; 0xb8
 80041b8:	af04      	add	r7, sp, #16
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	607a      	str	r2, [r7, #4]
	log_entry_t log_entry = { 0 };
 80041c0:	f107 0310 	add.w	r3, r7, #16
 80041c4:	2296      	movs	r2, #150	; 0x96
 80041c6:	2100      	movs	r1, #0
 80041c8:	4618      	mov	r0, r3
 80041ca:	f015 ffbc 	bl	801a146 <memset>
	snprintf(log_entry.str, LOG_BUFFER_LEN, "%lu;%d;%ld,%ld\n", ts, MOTOR_POSITION,
 80041ce:	f107 0010 	add.w	r0, r7, #16
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	9302      	str	r3, [sp, #8]
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	9301      	str	r3, [sp, #4]
 80041da:	2305      	movs	r3, #5
 80041dc:	9300      	str	r3, [sp, #0]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	4a08      	ldr	r2, [pc, #32]	; (8004204 <logMotor+0x50>)
 80041e2:	2196      	movs	r1, #150	; 0x96
 80041e4:	f016 f870 	bl	801a2c8 <sniprintf>
			desired_position, actual_position);

	return osMessageQueuePut(log_queue, &log_entry, 0U, 0U);
 80041e8:	4b07      	ldr	r3, [pc, #28]	; (8004208 <logMotor+0x54>)
 80041ea:	6818      	ldr	r0, [r3, #0]
 80041ec:	f107 0110 	add.w	r1, r7, #16
 80041f0:	2300      	movs	r3, #0
 80041f2:	2200      	movs	r2, #0
 80041f4:	f011 ff36 	bl	8016064 <osMessageQueuePut>
 80041f8:	4603      	mov	r3, r0
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	37a8      	adds	r7, #168	; 0xa8
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	0801cb9c 	.word	0x0801cb9c
 8004208:	200161a0 	.word	0x200161a0

0800420c <UsbPrint>:
}


/** USB DEBUGGING SECTION **/

uint8_t UsbPrint(const char *format, ...) {
 800420c:	b40f      	push	{r0, r1, r2, r3}
 800420e:	b580      	push	{r7, lr}
 8004210:	b082      	sub	sp, #8
 8004212:	af00      	add	r7, sp, #0
	uint8_t ret = 1;
 8004214:	2301      	movs	r3, #1
 8004216:	71fb      	strb	r3, [r7, #7]
#ifdef DEBUG
	if (osMutexAcquire(print_mutex, 0U) == osOK) {
 8004218:	4b14      	ldr	r3, [pc, #80]	; (800426c <UsbPrint+0x60>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2100      	movs	r1, #0
 800421e:	4618      	mov	r0, r3
 8004220:	f011 fc5a 	bl	8015ad8 <osMutexAcquire>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d118      	bne.n	800425c <UsbPrint+0x50>
		va_list argptr;
		va_start(argptr, format);
 800422a:	f107 0314 	add.w	r3, r7, #20
 800422e:	603b      	str	r3, [r7, #0]
		vsnprintf(print_buffer, PRINT_BUFFER_LEN, format, argptr);
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	21c8      	movs	r1, #200	; 0xc8
 8004236:	480e      	ldr	r0, [pc, #56]	; (8004270 <UsbPrint+0x64>)
 8004238:	f016 f8a6 	bl	801a388 <vsniprintf>
		va_end(argptr);
		ret = CDC_Transmit_FS((uint8_t*) print_buffer, strlen(print_buffer));
 800423c:	480c      	ldr	r0, [pc, #48]	; (8004270 <UsbPrint+0x64>)
 800423e:	f7fb ffe7 	bl	8000210 <strlen>
 8004242:	4603      	mov	r3, r0
 8004244:	b29b      	uxth	r3, r3
 8004246:	4619      	mov	r1, r3
 8004248:	4809      	ldr	r0, [pc, #36]	; (8004270 <UsbPrint+0x64>)
 800424a:	f015 fa8d 	bl	8019768 <CDC_Transmit_FS>
 800424e:	4603      	mov	r3, r0
 8004250:	71fb      	strb	r3, [r7, #7]
		osMutexRelease(print_mutex);
 8004252:	4b06      	ldr	r3, [pc, #24]	; (800426c <UsbPrint+0x60>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4618      	mov	r0, r3
 8004258:	f011 fc9c 	bl	8015b94 <osMutexRelease>
	}
#endif
	return ret;
 800425c:	79fb      	ldrb	r3, [r7, #7]
}
 800425e:	4618      	mov	r0, r3
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004268:	b004      	add	sp, #16
 800426a:	4770      	bx	lr
 800426c:	20009654 	.word	0x20009654
 8004270:	200089d4 	.word	0x200089d4

08004274 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004274:	b590      	push	{r4, r7, lr}
 8004276:	b0b1      	sub	sp, #196	; 0xc4
 8004278:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800427a:	f002 fe6c 	bl	8006f56 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800427e:	f000 f9f1 	bl	8004664 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	(DBGMCU)->APB1FZ = 0x7E01BFF;
 8004282:	4bb0      	ldr	r3, [pc, #704]	; (8004544 <main+0x2d0>)
 8004284:	4ab0      	ldr	r2, [pc, #704]	; (8004548 <main+0x2d4>)
 8004286:	609a      	str	r2, [r3, #8]
	(DBGMCU)->APB2FZ = 0x70003;
 8004288:	4bae      	ldr	r3, [pc, #696]	; (8004544 <main+0x2d0>)
 800428a:	4ab0      	ldr	r2, [pc, #704]	; (800454c <main+0x2d8>)
 800428c:	60da      	str	r2, [r3, #12]
	init_env(&global_env);
 800428e:	48b0      	ldr	r0, [pc, #704]	; (8004550 <main+0x2dc>)
 8004290:	f7fd fece 	bl	8002030 <init_env>
	reset_flight_phase_detection(&global_flight_phase_detection);
 8004294:	48af      	ldr	r0, [pc, #700]	; (8004554 <main+0x2e0>)
 8004296:	f7fe f989 	bl	80025ac <reset_flight_phase_detection>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800429a:	f000 fd3f 	bl	8004d1c <MX_GPIO_Init>
  MX_DMA_Init();
 800429e:	f000 fcd3 	bl	8004c48 <MX_DMA_Init>
  MX_SPI3_Init();
 80042a2:	f000 fb9f 	bl	80049e4 <MX_SPI3_Init>
  MX_SPI1_Init();
 80042a6:	f000 fb29 	bl	80048fc <MX_SPI1_Init>
  MX_SDMMC1_SD_Init();
 80042aa:	f000 fb07 	bl	80048bc <MX_SDMMC1_SD_Init>
  MX_SPI2_Init();
 80042ae:	f000 fb5f 	bl	8004970 <MX_SPI2_Init>
  MX_FATFS_Init();
 80042b2:	f00c fb97 	bl	80109e4 <MX_FATFS_Init>
  MX_UART7_Init();
 80042b6:	f000 fbff 	bl	8004ab8 <MX_UART7_Init>
  MX_USART1_UART_Init();
 80042ba:	f000 fc35 	bl	8004b28 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80042be:	f000 fc63 	bl	8004b88 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80042c2:	f000 fc91 	bl	8004be8 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80042c6:	f000 fa67 	bl	8004798 <MX_ADC1_Init>
  MX_UART4_Init();
 80042ca:	f000 fbc5 	bl	8004a58 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
	MX_USB_DEVICE_Init();
 80042ce:	f015 f98d 	bl	80195ec <MX_USB_DEVICE_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80042d2:	f011 f995 	bl	8015600 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
	/* Sensor Board 1 Mutex */
	const osMutexAttr_t sb1_mutex_attr = {
 80042d6:	4ba0      	ldr	r3, [pc, #640]	; (8004558 <main+0x2e4>)
 80042d8:	f107 04b0 	add.w	r4, r7, #176	; 0xb0
 80042dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80042de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			osMutexPrioInherit,                       // attr_bits
			NULL,                                     // memory for control block
			0U                                        // size for control block
	};

	sb1_mutex_only = osMutexNew(&sb1_mutex_attr);
 80042e2:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80042e6:	4618      	mov	r0, r3
 80042e8:	f011 fb5c 	bl	80159a4 <osMutexNew>
 80042ec:	4602      	mov	r2, r0
 80042ee:	4b9b      	ldr	r3, [pc, #620]	; (800455c <main+0x2e8>)
 80042f0:	601a      	str	r2, [r3, #0]

	/* Sensor Board 2 Mutex */
	const osMutexAttr_t sb2_mutex_attr = {
 80042f2:	4b9b      	ldr	r3, [pc, #620]	; (8004560 <main+0x2ec>)
 80042f4:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 80042f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80042fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			osMutexPrioInherit,                       // attr_bits
			NULL,                                     // memory for control block
			0U                                        // size for control block
	};

	sb2_mutex_only = osMutexNew(&sb2_mutex_attr);
 80042fe:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004302:	4618      	mov	r0, r3
 8004304:	f011 fb4e 	bl	80159a4 <osMutexNew>
 8004308:	4602      	mov	r2, r0
 800430a:	4b96      	ldr	r3, [pc, #600]	; (8004564 <main+0x2f0>)
 800430c:	601a      	str	r2, [r3, #0]

	/* Sensor Board 3 Mutex */
	const osMutexAttr_t sb3_mutex_attr = {
 800430e:	4b96      	ldr	r3, [pc, #600]	; (8004568 <main+0x2f4>)
 8004310:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8004314:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004316:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			osMutexPrioInherit,    					 // attr_bits
			NULL,                                     // memory for control block
			0U                                        // size for control block
	};

	sb3_mutex_only = osMutexNew(&sb3_mutex_attr);
 800431a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800431e:	4618      	mov	r0, r3
 8004320:	f011 fb40 	bl	80159a4 <osMutexNew>
 8004324:	4602      	mov	r2, r0
 8004326:	4b91      	ldr	r3, [pc, #580]	; (800456c <main+0x2f8>)
 8004328:	601a      	str	r2, [r3, #0]

	/* State Estimation Output Mutex */
	const osMutexAttr_t state_est_mutex_attr = {
 800432a:	4b91      	ldr	r3, [pc, #580]	; (8004570 <main+0x2fc>)
 800432c:	f107 0480 	add.w	r4, r7, #128	; 0x80
 8004330:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004332:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			osMutexPrioInherit,    					 // attr_bits
			NULL,                                     // memory for control block
			0U                                        // size for control block
	};

	state_est_mutex_only = osMutexNew(&state_est_mutex_attr);
 8004336:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800433a:	4618      	mov	r0, r3
 800433c:	f011 fb32 	bl	80159a4 <osMutexNew>
 8004340:	4602      	mov	r2, r0
 8004342:	4b8c      	ldr	r3, [pc, #560]	; (8004574 <main+0x300>)
 8004344:	601a      	str	r2, [r3, #0]

	/* Controller Output Mutex */
	const osMutexAttr_t controller_mutex_attr = {
 8004346:	4b8c      	ldr	r3, [pc, #560]	; (8004578 <main+0x304>)
 8004348:	f107 0470 	add.w	r4, r7, #112	; 0x70
 800434c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800434e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			osMutexPrioInherit,    					 // attr_bits
			NULL,                                     // memory for control block
			0U                                        // size for control block
	};

	controller_mutex_only = osMutexNew(&controller_mutex_attr);
 8004352:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004356:	4618      	mov	r0, r3
 8004358:	f011 fb24 	bl	80159a4 <osMutexNew>
 800435c:	4602      	mov	r2, r0
 800435e:	4b87      	ldr	r3, [pc, #540]	; (800457c <main+0x308>)
 8004360:	601a      	str	r2, [r3, #0]

	/* FSM Output Mutex */
	const osMutexAttr_t fsm_mutex_attr = {
 8004362:	4b87      	ldr	r3, [pc, #540]	; (8004580 <main+0x30c>)
 8004364:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8004368:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800436a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			osMutexPrioInherit,    					 // attr_bits
			NULL,                                     // memory for control block
			0U                                        // size for control block
	};

	fsm_mutex_only = osMutexNew(&fsm_mutex_attr);
 800436e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004372:	4618      	mov	r0, r3
 8004374:	f011 fb16 	bl	80159a4 <osMutexNew>
 8004378:	4602      	mov	r2, r0
 800437a:	4b82      	ldr	r3, [pc, #520]	; (8004584 <main+0x310>)
 800437c:	601a      	str	r2, [r3, #0]

	/* Environment Mutex */
	const osMutexAttr_t environment_mutex_attr = {
 800437e:	4b82      	ldr	r3, [pc, #520]	; (8004588 <main+0x314>)
 8004380:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8004384:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004386:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			osMutexPrioInherit,    					 // attr_bits
			NULL,                                     // memory for control block
			0U                                        // size for control block
	};

	environment_mutex_only = osMutexNew(&environment_mutex_attr);
 800438a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800438e:	4618      	mov	r0, r3
 8004390:	f011 fb08 	bl	80159a4 <osMutexNew>
 8004394:	4602      	mov	r2, r0
 8004396:	4b7d      	ldr	r3, [pc, #500]	; (800458c <main+0x318>)
 8004398:	601a      	str	r2, [r3, #0]

	/* USB Data Mutex */
	const osMutexAttr_t usb_data_mutex_attr = {
 800439a:	4b7d      	ldr	r3, [pc, #500]	; (8004590 <main+0x31c>)
 800439c:	f107 0440 	add.w	r4, r7, #64	; 0x40
 80043a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80043a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			osMutexPrioInherit,    					 // attr_bits
			NULL,                                     // memory for control block
			0U                                        // size for control block
	};

	usb_data_mutex_only = osMutexNew(&usb_data_mutex_attr);
 80043a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80043aa:	4618      	mov	r0, r3
 80043ac:	f011 fafa 	bl	80159a4 <osMutexNew>
 80043b0:	4602      	mov	r2, r0
 80043b2:	4b78      	ldr	r3, [pc, #480]	; (8004594 <main+0x320>)
 80043b4:	601a      	str	r2, [r3, #0]

	/* Command Mutex */
	const osMutexAttr_t command_mutex_attr = {
 80043b6:	4b78      	ldr	r3, [pc, #480]	; (8004598 <main+0x324>)
 80043b8:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80043bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80043be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			osMutexPrioInherit,    					 // attr_bits
			NULL,                                     // memory for control block
			0U                                        // size for control block
	};

	command_mutex_only = osMutexNew(&command_mutex_attr);
 80043c2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80043c6:	4618      	mov	r0, r3
 80043c8:	f011 faec 	bl	80159a4 <osMutexNew>
 80043cc:	4602      	mov	r2, r0
 80043ce:	4b73      	ldr	r3, [pc, #460]	; (800459c <main+0x328>)
 80043d0:	601a      	str	r2, [r3, #0]

	/* GPS Mutex */
	const osMutexAttr_t gps_mutex_attr = {
 80043d2:	4b73      	ldr	r3, [pc, #460]	; (80045a0 <main+0x32c>)
 80043d4:	f107 0420 	add.w	r4, r7, #32
 80043d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80043da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			osMutexPrioInherit,    					 // attr_bits
			NULL,                                     // memory for control block
			0U                                        // size for control block
	};

	gps_mutex_only = osMutexNew(&gps_mutex_attr);
 80043de:	f107 0320 	add.w	r3, r7, #32
 80043e2:	4618      	mov	r0, r3
 80043e4:	f011 fade 	bl	80159a4 <osMutexNew>
 80043e8:	4602      	mov	r2, r0
 80043ea:	4b6e      	ldr	r3, [pc, #440]	; (80045a4 <main+0x330>)
 80043ec:	601a      	str	r2, [r3, #0]

	/* Battery Mutex */
	const osMutexAttr_t battery_mutex_attr = {
 80043ee:	4b6e      	ldr	r3, [pc, #440]	; (80045a8 <main+0x334>)
 80043f0:	f107 0410 	add.w	r4, r7, #16
 80043f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80043f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			osMutexPrioInherit,    					 // attr_bits
			NULL,                                     // memory for control block
			0U                                        // size for control block
	};

	battery_mutex_only = osMutexNew(&battery_mutex_attr);
 80043fa:	f107 0310 	add.w	r3, r7, #16
 80043fe:	4618      	mov	r0, r3
 8004400:	f011 fad0 	bl	80159a4 <osMutexNew>
 8004404:	4602      	mov	r2, r0
 8004406:	4b69      	ldr	r3, [pc, #420]	; (80045ac <main+0x338>)
 8004408:	601a      	str	r2, [r3, #0]


	/** Initialise Mutexes **/

	sb1_mutex.mutex = sb1_mutex_only;
 800440a:	4b54      	ldr	r3, [pc, #336]	; (800455c <main+0x2e8>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a68      	ldr	r2, [pc, #416]	; (80045b0 <main+0x33c>)
 8004410:	6013      	str	r3, [r2, #0]
	sb2_mutex.mutex = sb2_mutex_only;
 8004412:	4b54      	ldr	r3, [pc, #336]	; (8004564 <main+0x2f0>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a67      	ldr	r2, [pc, #412]	; (80045b4 <main+0x340>)
 8004418:	6013      	str	r3, [r2, #0]
	sb3_mutex.mutex = sb3_mutex_only;
 800441a:	4b54      	ldr	r3, [pc, #336]	; (800456c <main+0x2f8>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a66      	ldr	r2, [pc, #408]	; (80045b8 <main+0x344>)
 8004420:	6013      	str	r3, [r2, #0]
	env_mutex.mutex = environment_mutex_only;
 8004422:	4b5a      	ldr	r3, [pc, #360]	; (800458c <main+0x318>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a65      	ldr	r2, [pc, #404]	; (80045bc <main+0x348>)
 8004428:	6013      	str	r3, [r2, #0]
	fsm_mutex.mutex = fsm_mutex_only;
 800442a:	4b56      	ldr	r3, [pc, #344]	; (8004584 <main+0x310>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a64      	ldr	r2, [pc, #400]	; (80045c0 <main+0x34c>)
 8004430:	6013      	str	r3, [r2, #0]
	controller_mutex.mutex = controller_mutex_only;
 8004432:	4b52      	ldr	r3, [pc, #328]	; (800457c <main+0x308>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a63      	ldr	r2, [pc, #396]	; (80045c4 <main+0x350>)
 8004438:	6013      	str	r3, [r2, #0]
	state_est_mutex.mutex = state_est_mutex_only;
 800443a:	4b4e      	ldr	r3, [pc, #312]	; (8004574 <main+0x300>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a62      	ldr	r2, [pc, #392]	; (80045c8 <main+0x354>)
 8004440:	6013      	str	r3, [r2, #0]
	usb_data_mutex.mutex = usb_data_mutex_only;
 8004442:	4b54      	ldr	r3, [pc, #336]	; (8004594 <main+0x320>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a61      	ldr	r2, [pc, #388]	; (80045cc <main+0x358>)
 8004448:	6013      	str	r3, [r2, #0]
	command_mutex.mutex = command_mutex_only;
 800444a:	4b54      	ldr	r3, [pc, #336]	; (800459c <main+0x328>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a60      	ldr	r2, [pc, #384]	; (80045d0 <main+0x35c>)
 8004450:	6013      	str	r3, [r2, #0]
	gps_mutex.mutex = gps_mutex_only;
 8004452:	4b54      	ldr	r3, [pc, #336]	; (80045a4 <main+0x330>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a5f      	ldr	r2, [pc, #380]	; (80045d4 <main+0x360>)
 8004458:	6013      	str	r3, [r2, #0]
	battery_mutex.mutex = battery_mutex_only;
 800445a:	4b54      	ldr	r3, [pc, #336]	; (80045ac <main+0x338>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a5e      	ldr	r2, [pc, #376]	; (80045d8 <main+0x364>)
 8004460:	6013      	str	r3, [r2, #0]

	global_flight_phase_detection.flight_phase = IDLE;
 8004462:	4b3c      	ldr	r3, [pc, #240]	; (8004554 <main+0x2e0>)
 8004464:	2201      	movs	r2, #1
 8004466:	701a      	strb	r2, [r3, #0]
	global_flight_phase_detection.mach_regime = SUBSONIC;
 8004468:	4b3a      	ldr	r3, [pc, #232]	; (8004554 <main+0x2e0>)
 800446a:	2201      	movs	r2, #1
 800446c:	705a      	strb	r2, [r3, #1]
	global_telemetry_command = IDLE_COMMAND;
 800446e:	4b5b      	ldr	r3, [pc, #364]	; (80045dc <main+0x368>)
 8004470:	229b      	movs	r2, #155	; 0x9b
 8004472:	701a      	strb	r2, [r3, #0]




#ifdef DEBUG
	const osMutexAttr_t print_mutex_attr = {
 8004474:	4b5a      	ldr	r3, [pc, #360]	; (80045e0 <main+0x36c>)
 8004476:	463c      	mov	r4, r7
 8004478:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800447a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			osMutexPrioInherit,    					  // attr_bits
			NULL,                                     // memory for control block
			0U                                        // size for control block
	};

	print_mutex = osMutexNew(&print_mutex_attr);
 800447e:	463b      	mov	r3, r7
 8004480:	4618      	mov	r0, r3
 8004482:	f011 fa8f 	bl	80159a4 <osMutexNew>
 8004486:	4602      	mov	r2, r0
 8004488:	4b56      	ldr	r3, [pc, #344]	; (80045e4 <main+0x370>)
 800448a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_TIMERS */
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
	log_queue = osMessageQueueNew(LOG_QUEUE_SIZE, sizeof(log_entry_t), NULL);
 800448c:	2200      	movs	r2, #0
 800448e:	2196      	movs	r1, #150	; 0x96
 8004490:	2080      	movs	r0, #128	; 0x80
 8004492:	f011 fd61 	bl	8015f58 <osMessageQueueNew>
 8004496:	4602      	mov	r2, r0
 8004498:	4b53      	ldr	r3, [pc, #332]	; (80045e8 <main+0x374>)
 800449a:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800449c:	4a53      	ldr	r2, [pc, #332]	; (80045ec <main+0x378>)
 800449e:	2100      	movs	r1, #0
 80044a0:	4853      	ldr	r0, [pc, #332]	; (80045f0 <main+0x37c>)
 80044a2:	f011 f96b 	bl	801577c <osThreadNew>
 80044a6:	4602      	mov	r2, r0
 80044a8:	4b52      	ldr	r3, [pc, #328]	; (80045f4 <main+0x380>)
 80044aa:	601a      	str	r2, [r3, #0]

  /* creation of task_state_est */
  task_state_estHandle = osThreadNew(vTaskStateEst, NULL, &task_state_est_attributes);
 80044ac:	4a52      	ldr	r2, [pc, #328]	; (80045f8 <main+0x384>)
 80044ae:	2100      	movs	r1, #0
 80044b0:	4852      	ldr	r0, [pc, #328]	; (80045fc <main+0x388>)
 80044b2:	f011 f963 	bl	801577c <osThreadNew>
 80044b6:	4602      	mov	r2, r0
 80044b8:	4b51      	ldr	r3, [pc, #324]	; (8004600 <main+0x38c>)
 80044ba:	601a      	str	r2, [r3, #0]

  /* creation of task_controller */
  task_controllerHandle = osThreadNew(vTaskController, NULL, &task_controller_attributes);
 80044bc:	4a51      	ldr	r2, [pc, #324]	; (8004604 <main+0x390>)
 80044be:	2100      	movs	r1, #0
 80044c0:	4851      	ldr	r0, [pc, #324]	; (8004608 <main+0x394>)
 80044c2:	f011 f95b 	bl	801577c <osThreadNew>
 80044c6:	4602      	mov	r2, r0
 80044c8:	4b50      	ldr	r3, [pc, #320]	; (800460c <main+0x398>)
 80044ca:	601a      	str	r2, [r3, #0]

  /* creation of task_sens_read */
  task_sens_readHandle = osThreadNew(vTaskSensRead, NULL, &task_sens_read_attributes);
 80044cc:	4a50      	ldr	r2, [pc, #320]	; (8004610 <main+0x39c>)
 80044ce:	2100      	movs	r1, #0
 80044d0:	4850      	ldr	r0, [pc, #320]	; (8004614 <main+0x3a0>)
 80044d2:	f011 f953 	bl	801577c <osThreadNew>
 80044d6:	4602      	mov	r2, r0
 80044d8:	4b4f      	ldr	r3, [pc, #316]	; (8004618 <main+0x3a4>)
 80044da:	601a      	str	r2, [r3, #0]

  /* creation of task_sd_card */
  task_sd_cardHandle = osThreadNew(vTaskSdCard, NULL, &task_sd_card_attributes);
 80044dc:	4a4f      	ldr	r2, [pc, #316]	; (800461c <main+0x3a8>)
 80044de:	2100      	movs	r1, #0
 80044e0:	484f      	ldr	r0, [pc, #316]	; (8004620 <main+0x3ac>)
 80044e2:	f011 f94b 	bl	801577c <osThreadNew>
 80044e6:	4602      	mov	r2, r0
 80044e8:	4b4e      	ldr	r3, [pc, #312]	; (8004624 <main+0x3b0>)
 80044ea:	601a      	str	r2, [r3, #0]

  /* creation of task_motor_cont */
  task_motor_contHandle = osThreadNew(vTaskMotorCont, NULL, &task_motor_cont_attributes);
 80044ec:	4a4e      	ldr	r2, [pc, #312]	; (8004628 <main+0x3b4>)
 80044ee:	2100      	movs	r1, #0
 80044f0:	484e      	ldr	r0, [pc, #312]	; (800462c <main+0x3b8>)
 80044f2:	f011 f943 	bl	801577c <osThreadNew>
 80044f6:	4602      	mov	r2, r0
 80044f8:	4b4d      	ldr	r3, [pc, #308]	; (8004630 <main+0x3bc>)
 80044fa:	601a      	str	r2, [r3, #0]

  /* creation of task_fsm */
  task_fsmHandle = osThreadNew(vTaskFSM, NULL, &task_fsm_attributes);
 80044fc:	4a4d      	ldr	r2, [pc, #308]	; (8004634 <main+0x3c0>)
 80044fe:	2100      	movs	r1, #0
 8004500:	484d      	ldr	r0, [pc, #308]	; (8004638 <main+0x3c4>)
 8004502:	f011 f93b 	bl	801577c <osThreadNew>
 8004506:	4602      	mov	r2, r0
 8004508:	4b4c      	ldr	r3, [pc, #304]	; (800463c <main+0x3c8>)
 800450a:	601a      	str	r2, [r3, #0]

  /* creation of task_gps */
  task_gpsHandle = osThreadNew(vTaskGps, NULL, &task_gps_attributes);
 800450c:	4a4c      	ldr	r2, [pc, #304]	; (8004640 <main+0x3cc>)
 800450e:	2100      	movs	r1, #0
 8004510:	484c      	ldr	r0, [pc, #304]	; (8004644 <main+0x3d0>)
 8004512:	f011 f933 	bl	801577c <osThreadNew>
 8004516:	4602      	mov	r2, r0
 8004518:	4b4b      	ldr	r3, [pc, #300]	; (8004648 <main+0x3d4>)
 800451a:	601a      	str	r2, [r3, #0]

  /* creation of task_battery */
  task_batteryHandle = osThreadNew(vTaskBattery, NULL, &task_battery_attributes);
 800451c:	4a4b      	ldr	r2, [pc, #300]	; (800464c <main+0x3d8>)
 800451e:	2100      	movs	r1, #0
 8004520:	484b      	ldr	r0, [pc, #300]	; (8004650 <main+0x3dc>)
 8004522:	f011 f92b 	bl	801577c <osThreadNew>
 8004526:	4602      	mov	r2, r0
 8004528:	4b4a      	ldr	r3, [pc, #296]	; (8004654 <main+0x3e0>)
 800452a:	601a      	str	r2, [r3, #0]

  /* creation of task_xbee */
  task_xbeeHandle = osThreadNew(vTaskXbee, NULL, &task_xbee_attributes);
 800452c:	4a4a      	ldr	r2, [pc, #296]	; (8004658 <main+0x3e4>)
 800452e:	2100      	movs	r1, #0
 8004530:	484a      	ldr	r0, [pc, #296]	; (800465c <main+0x3e8>)
 8004532:	f011 f923 	bl	801577c <osThreadNew>
 8004536:	4602      	mov	r2, r0
 8004538:	4b49      	ldr	r3, [pc, #292]	; (8004660 <main+0x3ec>)
 800453a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800453c:	f011 f8b6 	bl	80156ac <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8004540:	e7fe      	b.n	8004540 <main+0x2cc>
 8004542:	bf00      	nop
 8004544:	e0042000 	.word	0xe0042000
 8004548:	07e01bff 	.word	0x07e01bff
 800454c:	00070003 	.word	0x00070003
 8004550:	20000330 	.word	0x20000330
 8004554:	20000340 	.word	0x20000340
 8004558:	0801cc58 	.word	0x0801cc58
 800455c:	2000fd60 	.word	0x2000fd60
 8004560:	0801cc78 	.word	0x0801cc78
 8004564:	200181a4 	.word	0x200181a4
 8004568:	0801cc98 	.word	0x0801cc98
 800456c:	2000ba9c 	.word	0x2000ba9c
 8004570:	0801ccc0 	.word	0x0801ccc0
 8004574:	2000fce8 	.word	0x2000fce8
 8004578:	0801cce8 	.word	0x0801cce8
 800457c:	2001a424 	.word	0x2001a424
 8004580:	0801cd08 	.word	0x0801cd08
 8004584:	2000fd5c 	.word	0x2000fd5c
 8004588:	0801cd30 	.word	0x0801cd30
 800458c:	2000fcf0 	.word	0x2000fcf0
 8004590:	0801cd54 	.word	0x0801cd54
 8004594:	2000ba98 	.word	0x2000ba98
 8004598:	0801cd78 	.word	0x0801cd78
 800459c:	2000baa0 	.word	0x2000baa0
 80045a0:	0801cd98 	.word	0x0801cd98
 80045a4:	20011d64 	.word	0x20011d64
 80045a8:	0801cdbc 	.word	0x0801cdbc
 80045ac:	2000fcec 	.word	0x2000fcec
 80045b0:	2000fbe0 	.word	0x2000fbe0
 80045b4:	2001a490 	.word	0x2001a490
 80045b8:	2000fcf4 	.word	0x2000fcf4
 80045bc:	2000baac 	.word	0x2000baac
 80045c0:	200096c0 	.word	0x200096c0
 80045c4:	2000fb1c 	.word	0x2000fb1c
 80045c8:	20011d68 	.word	0x20011d68
 80045cc:	2000b950 	.word	0x2000b950
 80045d0:	2000baa4 	.word	0x2000baa4
 80045d4:	200160b4 	.word	0x200160b4
 80045d8:	2000972c 	.word	0x2000972c
 80045dc:	20013df0 	.word	0x20013df0
 80045e0:	0801cdd8 	.word	0x0801cdd8
 80045e4:	20009654 	.word	0x20009654
 80045e8:	200161a0 	.word	0x200161a0
 80045ec:	0801d1f8 	.word	0x0801d1f8
 80045f0:	08004e1d 	.word	0x08004e1d
 80045f4:	2000965c 	.word	0x2000965c
 80045f8:	0801d21c 	.word	0x0801d21c
 80045fc:	08006a89 	.word	0x08006a89
 8004600:	2000fb7c 	.word	0x2000fb7c
 8004604:	0801d240 	.word	0x0801d240
 8004608:	08005f31 	.word	0x08005f31
 800460c:	2001a48c 	.word	0x2001a48c
 8004610:	0801d264 	.word	0x0801d264
 8004614:	0800685d 	.word	0x0800685d
 8004618:	2000bab4 	.word	0x2000bab4
 800461c:	0801d288 	.word	0x0801d288
 8004620:	080064d9 	.word	0x080064d9
 8004624:	200098f0 	.word	0x200098f0
 8004628:	0801d2ac 	.word	0x0801d2ac
 800462c:	08006359 	.word	0x08006359
 8004630:	2000fb78 	.word	0x2000fb78
 8004634:	0801d2d0 	.word	0x0801d2d0
 8004638:	08006099 	.word	0x08006099
 800463c:	2001a488 	.word	0x2001a488
 8004640:	0801d2f4 	.word	0x0801d2f4
 8004644:	08006179 	.word	0x08006179
 8004648:	20009658 	.word	0x20009658
 800464c:	0801d318 	.word	0x0801d318
 8004650:	08005b01 	.word	0x08005b01
 8004654:	2001a340 	.word	0x2001a340
 8004658:	0801d33c 	.word	0x0801d33c
 800465c:	08006d3d 	.word	0x08006d3d
 8004660:	200160b0 	.word	0x200160b0

08004664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b0b4      	sub	sp, #208	; 0xd0
 8004668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800466a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800466e:	2230      	movs	r2, #48	; 0x30
 8004670:	2100      	movs	r1, #0
 8004672:	4618      	mov	r0, r3
 8004674:	f015 fd67 	bl	801a146 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004678:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800467c:	2200      	movs	r2, #0
 800467e:	601a      	str	r2, [r3, #0]
 8004680:	605a      	str	r2, [r3, #4]
 8004682:	609a      	str	r2, [r3, #8]
 8004684:	60da      	str	r2, [r3, #12]
 8004686:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004688:	f107 0308 	add.w	r3, r7, #8
 800468c:	2284      	movs	r2, #132	; 0x84
 800468e:	2100      	movs	r1, #0
 8004690:	4618      	mov	r0, r3
 8004692:	f015 fd58 	bl	801a146 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004696:	4b3d      	ldr	r3, [pc, #244]	; (800478c <SystemClock_Config+0x128>)
 8004698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469a:	4a3c      	ldr	r2, [pc, #240]	; (800478c <SystemClock_Config+0x128>)
 800469c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046a0:	6413      	str	r3, [r2, #64]	; 0x40
 80046a2:	4b3a      	ldr	r3, [pc, #232]	; (800478c <SystemClock_Config+0x128>)
 80046a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046aa:	607b      	str	r3, [r7, #4]
 80046ac:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80046ae:	4b38      	ldr	r3, [pc, #224]	; (8004790 <SystemClock_Config+0x12c>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80046b6:	4a36      	ldr	r2, [pc, #216]	; (8004790 <SystemClock_Config+0x12c>)
 80046b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046bc:	6013      	str	r3, [r2, #0]
 80046be:	4b34      	ldr	r3, [pc, #208]	; (8004790 <SystemClock_Config+0x12c>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80046c6:	603b      	str	r3, [r7, #0]
 80046c8:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80046ca:	2301      	movs	r3, #1
 80046cc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80046d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80046d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80046d8:	2302      	movs	r3, #2
 80046da:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80046de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80046e2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 80046e6:	2304      	movs	r3, #4
 80046e8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 168;
 80046ec:	23a8      	movs	r3, #168	; 0xa8
 80046ee:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80046f2:	2302      	movs	r3, #2
 80046f4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80046f8:	2307      	movs	r3, #7
 80046fa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80046fe:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004702:	4618      	mov	r0, r3
 8004704:	f005 f980 	bl	8009a08 <HAL_RCC_OscConfig>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d001      	beq.n	8004712 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800470e:	f000 fba1 	bl	8004e54 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004712:	230f      	movs	r3, #15
 8004714:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004718:	2302      	movs	r3, #2
 800471a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800471e:	2300      	movs	r3, #0
 8004720:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004724:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004728:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800472c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004730:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004734:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004738:	2105      	movs	r1, #5
 800473a:	4618      	mov	r0, r3
 800473c:	f005 fc08 	bl	8009f50 <HAL_RCC_ClockConfig>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8004746:	f000 fb85 	bl	8004e54 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800474a:	4b12      	ldr	r3, [pc, #72]	; (8004794 <SystemClock_Config+0x130>)
 800474c:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_UART4
                              |RCC_PERIPHCLK_UART7|RCC_PERIPHCLK_SDMMC1
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800474e:	2300      	movs	r3, #0
 8004750:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004752:	2300      	movs	r3, #0
 8004754:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004756:	2300      	movs	r3, #0
 8004758:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800475a:	2300      	movs	r3, #0
 800475c:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 800475e:	2300      	movs	r3, #0
 8004760:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8004762:	2300      	movs	r3, #0
 8004764:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8004768:	2300      	movs	r3, #0
 800476a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800476e:	f107 0308 	add.w	r3, r7, #8
 8004772:	4618      	mov	r0, r3
 8004774:	f005 fe16 	bl	800a3a4 <HAL_RCCEx_PeriphCLKConfig>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d001      	beq.n	8004782 <SystemClock_Config+0x11e>
  {
    Error_Handler();
 800477e:	f000 fb69 	bl	8004e54 <Error_Handler>
  }
}
 8004782:	bf00      	nop
 8004784:	37d0      	adds	r7, #208	; 0xd0
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	40023800 	.word	0x40023800
 8004790:	40007000 	.word	0x40007000
 8004794:	00a013c0 	.word	0x00a013c0

08004798 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800479e:	463b      	mov	r3, r7
 80047a0:	2200      	movs	r2, #0
 80047a2:	601a      	str	r2, [r3, #0]
 80047a4:	605a      	str	r2, [r3, #4]
 80047a6:	609a      	str	r2, [r3, #8]
 80047a8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80047aa:	4b40      	ldr	r3, [pc, #256]	; (80048ac <MX_ADC1_Init+0x114>)
 80047ac:	4a40      	ldr	r2, [pc, #256]	; (80048b0 <MX_ADC1_Init+0x118>)
 80047ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80047b0:	4b3e      	ldr	r3, [pc, #248]	; (80048ac <MX_ADC1_Init+0x114>)
 80047b2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80047b6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80047b8:	4b3c      	ldr	r3, [pc, #240]	; (80048ac <MX_ADC1_Init+0x114>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80047be:	4b3b      	ldr	r3, [pc, #236]	; (80048ac <MX_ADC1_Init+0x114>)
 80047c0:	2201      	movs	r2, #1
 80047c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80047c4:	4b39      	ldr	r3, [pc, #228]	; (80048ac <MX_ADC1_Init+0x114>)
 80047c6:	2201      	movs	r2, #1
 80047c8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80047ca:	4b38      	ldr	r3, [pc, #224]	; (80048ac <MX_ADC1_Init+0x114>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80047d2:	4b36      	ldr	r3, [pc, #216]	; (80048ac <MX_ADC1_Init+0x114>)
 80047d4:	2200      	movs	r2, #0
 80047d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80047d8:	4b34      	ldr	r3, [pc, #208]	; (80048ac <MX_ADC1_Init+0x114>)
 80047da:	4a36      	ldr	r2, [pc, #216]	; (80048b4 <MX_ADC1_Init+0x11c>)
 80047dc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80047de:	4b33      	ldr	r3, [pc, #204]	; (80048ac <MX_ADC1_Init+0x114>)
 80047e0:	2200      	movs	r2, #0
 80047e2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 80047e4:	4b31      	ldr	r3, [pc, #196]	; (80048ac <MX_ADC1_Init+0x114>)
 80047e6:	2205      	movs	r2, #5
 80047e8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80047ea:	4b30      	ldr	r3, [pc, #192]	; (80048ac <MX_ADC1_Init+0x114>)
 80047ec:	2201      	movs	r2, #1
 80047ee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80047f2:	4b2e      	ldr	r3, [pc, #184]	; (80048ac <MX_ADC1_Init+0x114>)
 80047f4:	2201      	movs	r2, #1
 80047f6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80047f8:	482c      	ldr	r0, [pc, #176]	; (80048ac <MX_ADC1_Init+0x114>)
 80047fa:	f002 fbfb 	bl	8006ff4 <HAL_ADC_Init>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d001      	beq.n	8004808 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8004804:	f000 fb26 	bl	8004e54 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8004808:	2308      	movs	r3, #8
 800480a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800480c:	2301      	movs	r3, #1
 800480e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8004810:	2307      	movs	r3, #7
 8004812:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004814:	463b      	mov	r3, r7
 8004816:	4619      	mov	r1, r3
 8004818:	4824      	ldr	r0, [pc, #144]	; (80048ac <MX_ADC1_Init+0x114>)
 800481a:	f002 fd85 	bl	8007328 <HAL_ADC_ConfigChannel>
 800481e:	4603      	mov	r3, r0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d001      	beq.n	8004828 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8004824:	f000 fb16 	bl	8004e54 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8004828:	230a      	movs	r3, #10
 800482a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800482c:	2302      	movs	r3, #2
 800482e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 8004830:	2305      	movs	r3, #5
 8004832:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004834:	463b      	mov	r3, r7
 8004836:	4619      	mov	r1, r3
 8004838:	481c      	ldr	r0, [pc, #112]	; (80048ac <MX_ADC1_Init+0x114>)
 800483a:	f002 fd75 	bl	8007328 <HAL_ADC_ConfigChannel>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d001      	beq.n	8004848 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8004844:	f000 fb06 	bl	8004e54 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8004848:	230b      	movs	r3, #11
 800484a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800484c:	2303      	movs	r3, #3
 800484e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004850:	463b      	mov	r3, r7
 8004852:	4619      	mov	r1, r3
 8004854:	4815      	ldr	r0, [pc, #84]	; (80048ac <MX_ADC1_Init+0x114>)
 8004856:	f002 fd67 	bl	8007328 <HAL_ADC_ConfigChannel>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d001      	beq.n	8004864 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8004860:	f000 faf8 	bl	8004e54 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8004864:	230f      	movs	r3, #15
 8004866:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8004868:	2304      	movs	r3, #4
 800486a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800486c:	2307      	movs	r3, #7
 800486e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004870:	463b      	mov	r3, r7
 8004872:	4619      	mov	r1, r3
 8004874:	480d      	ldr	r0, [pc, #52]	; (80048ac <MX_ADC1_Init+0x114>)
 8004876:	f002 fd57 	bl	8007328 <HAL_ADC_ConfigChannel>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d001      	beq.n	8004884 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8004880:	f000 fae8 	bl	8004e54 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8004884:	4b0c      	ldr	r3, [pc, #48]	; (80048b8 <MX_ADC1_Init+0x120>)
 8004886:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8004888:	2305      	movs	r3, #5
 800488a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800488c:	2301      	movs	r3, #1
 800488e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004890:	463b      	mov	r3, r7
 8004892:	4619      	mov	r1, r3
 8004894:	4805      	ldr	r0, [pc, #20]	; (80048ac <MX_ADC1_Init+0x114>)
 8004896:	f002 fd47 	bl	8007328 <HAL_ADC_ConfigChannel>
 800489a:	4603      	mov	r3, r0
 800489c:	2b00      	cmp	r3, #0
 800489e:	d001      	beq.n	80048a4 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 80048a0:	f000 fad8 	bl	8004e54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80048a4:	bf00      	nop
 80048a6:	3710      	adds	r7, #16
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	2000fb30 	.word	0x2000fb30
 80048b0:	40012000 	.word	0x40012000
 80048b4:	0f000001 	.word	0x0f000001
 80048b8:	10000012 	.word	0x10000012

080048bc <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80048bc:	b480      	push	{r7}
 80048be:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80048c0:	4b0c      	ldr	r3, [pc, #48]	; (80048f4 <MX_SDMMC1_SD_Init+0x38>)
 80048c2:	4a0d      	ldr	r2, [pc, #52]	; (80048f8 <MX_SDMMC1_SD_Init+0x3c>)
 80048c4:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80048c6:	4b0b      	ldr	r3, [pc, #44]	; (80048f4 <MX_SDMMC1_SD_Init+0x38>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80048cc:	4b09      	ldr	r3, [pc, #36]	; (80048f4 <MX_SDMMC1_SD_Init+0x38>)
 80048ce:	2200      	movs	r2, #0
 80048d0:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80048d2:	4b08      	ldr	r3, [pc, #32]	; (80048f4 <MX_SDMMC1_SD_Init+0x38>)
 80048d4:	2200      	movs	r2, #0
 80048d6:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 80048d8:	4b06      	ldr	r3, [pc, #24]	; (80048f4 <MX_SDMMC1_SD_Init+0x38>)
 80048da:	2200      	movs	r2, #0
 80048dc:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80048de:	4b05      	ldr	r3, [pc, #20]	; (80048f4 <MX_SDMMC1_SD_Init+0x38>)
 80048e0:	2200      	movs	r2, #0
 80048e2:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 80048e4:	4b03      	ldr	r3, [pc, #12]	; (80048f4 <MX_SDMMC1_SD_Init+0x38>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80048ea:	bf00      	nop
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr
 80048f4:	2000ba14 	.word	0x2000ba14
 80048f8:	40012c00 	.word	0x40012c00

080048fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004900:	4b19      	ldr	r3, [pc, #100]	; (8004968 <MX_SPI1_Init+0x6c>)
 8004902:	4a1a      	ldr	r2, [pc, #104]	; (800496c <MX_SPI1_Init+0x70>)
 8004904:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8004906:	4b18      	ldr	r3, [pc, #96]	; (8004968 <MX_SPI1_Init+0x6c>)
 8004908:	2200      	movs	r2, #0
 800490a:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800490c:	4b16      	ldr	r3, [pc, #88]	; (8004968 <MX_SPI1_Init+0x6c>)
 800490e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004912:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004914:	4b14      	ldr	r3, [pc, #80]	; (8004968 <MX_SPI1_Init+0x6c>)
 8004916:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800491a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800491c:	4b12      	ldr	r3, [pc, #72]	; (8004968 <MX_SPI1_Init+0x6c>)
 800491e:	2200      	movs	r2, #0
 8004920:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004922:	4b11      	ldr	r3, [pc, #68]	; (8004968 <MX_SPI1_Init+0x6c>)
 8004924:	2200      	movs	r2, #0
 8004926:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8004928:	4b0f      	ldr	r3, [pc, #60]	; (8004968 <MX_SPI1_Init+0x6c>)
 800492a:	2200      	movs	r2, #0
 800492c:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800492e:	4b0e      	ldr	r3, [pc, #56]	; (8004968 <MX_SPI1_Init+0x6c>)
 8004930:	2200      	movs	r2, #0
 8004932:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004934:	4b0c      	ldr	r3, [pc, #48]	; (8004968 <MX_SPI1_Init+0x6c>)
 8004936:	2200      	movs	r2, #0
 8004938:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800493a:	4b0b      	ldr	r3, [pc, #44]	; (8004968 <MX_SPI1_Init+0x6c>)
 800493c:	2200      	movs	r2, #0
 800493e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004940:	4b09      	ldr	r3, [pc, #36]	; (8004968 <MX_SPI1_Init+0x6c>)
 8004942:	2207      	movs	r2, #7
 8004944:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004946:	4b08      	ldr	r3, [pc, #32]	; (8004968 <MX_SPI1_Init+0x6c>)
 8004948:	2200      	movs	r2, #0
 800494a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800494c:	4b06      	ldr	r3, [pc, #24]	; (8004968 <MX_SPI1_Init+0x6c>)
 800494e:	2200      	movs	r2, #0
 8004950:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004952:	4805      	ldr	r0, [pc, #20]	; (8004968 <MX_SPI1_Init+0x6c>)
 8004954:	f007 fbd2 	bl	800c0fc <HAL_SPI_Init>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 800495e:	f000 fa79 	bl	8004e54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004962:	bf00      	nop
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	2001613c 	.word	0x2001613c
 800496c:	40013000 	.word	0x40013000

08004970 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004974:	4b19      	ldr	r3, [pc, #100]	; (80049dc <MX_SPI2_Init+0x6c>)
 8004976:	4a1a      	ldr	r2, [pc, #104]	; (80049e0 <MX_SPI2_Init+0x70>)
 8004978:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800497a:	4b18      	ldr	r3, [pc, #96]	; (80049dc <MX_SPI2_Init+0x6c>)
 800497c:	2200      	movs	r2, #0
 800497e:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8004980:	4b16      	ldr	r3, [pc, #88]	; (80049dc <MX_SPI2_Init+0x6c>)
 8004982:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004986:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004988:	4b14      	ldr	r3, [pc, #80]	; (80049dc <MX_SPI2_Init+0x6c>)
 800498a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800498e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004990:	4b12      	ldr	r3, [pc, #72]	; (80049dc <MX_SPI2_Init+0x6c>)
 8004992:	2200      	movs	r2, #0
 8004994:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004996:	4b11      	ldr	r3, [pc, #68]	; (80049dc <MX_SPI2_Init+0x6c>)
 8004998:	2200      	movs	r2, #0
 800499a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 800499c:	4b0f      	ldr	r3, [pc, #60]	; (80049dc <MX_SPI2_Init+0x6c>)
 800499e:	2200      	movs	r2, #0
 80049a0:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80049a2:	4b0e      	ldr	r3, [pc, #56]	; (80049dc <MX_SPI2_Init+0x6c>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80049a8:	4b0c      	ldr	r3, [pc, #48]	; (80049dc <MX_SPI2_Init+0x6c>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049ae:	4b0b      	ldr	r3, [pc, #44]	; (80049dc <MX_SPI2_Init+0x6c>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80049b4:	4b09      	ldr	r3, [pc, #36]	; (80049dc <MX_SPI2_Init+0x6c>)
 80049b6:	2207      	movs	r2, #7
 80049b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80049ba:	4b08      	ldr	r3, [pc, #32]	; (80049dc <MX_SPI2_Init+0x6c>)
 80049bc:	2200      	movs	r2, #0
 80049be:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80049c0:	4b06      	ldr	r3, [pc, #24]	; (80049dc <MX_SPI2_Init+0x6c>)
 80049c2:	2200      	movs	r2, #0
 80049c4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80049c6:	4805      	ldr	r0, [pc, #20]	; (80049dc <MX_SPI2_Init+0x6c>)
 80049c8:	f007 fb98 	bl	800c0fc <HAL_SPI_Init>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <MX_SPI2_Init+0x66>
  {
    Error_Handler();
 80049d2:	f000 fa3f 	bl	8004e54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80049d6:	bf00      	nop
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	200096c8 	.word	0x200096c8
 80049e0:	40003800 	.word	0x40003800

080049e4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80049e8:	4b19      	ldr	r3, [pc, #100]	; (8004a50 <MX_SPI3_Init+0x6c>)
 80049ea:	4a1a      	ldr	r2, [pc, #104]	; (8004a54 <MX_SPI3_Init+0x70>)
 80049ec:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 80049ee:	4b18      	ldr	r3, [pc, #96]	; (8004a50 <MX_SPI3_Init+0x6c>)
 80049f0:	2200      	movs	r2, #0
 80049f2:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80049f4:	4b16      	ldr	r3, [pc, #88]	; (8004a50 <MX_SPI3_Init+0x6c>)
 80049f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80049fa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80049fc:	4b14      	ldr	r3, [pc, #80]	; (8004a50 <MX_SPI3_Init+0x6c>)
 80049fe:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004a02:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a04:	4b12      	ldr	r3, [pc, #72]	; (8004a50 <MX_SPI3_Init+0x6c>)
 8004a06:	2200      	movs	r2, #0
 8004a08:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004a0a:	4b11      	ldr	r3, [pc, #68]	; (8004a50 <MX_SPI3_Init+0x6c>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_INPUT;
 8004a10:	4b0f      	ldr	r3, [pc, #60]	; (8004a50 <MX_SPI3_Init+0x6c>)
 8004a12:	2200      	movs	r2, #0
 8004a14:	619a      	str	r2, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004a16:	4b0e      	ldr	r3, [pc, #56]	; (8004a50 <MX_SPI3_Init+0x6c>)
 8004a18:	2200      	movs	r2, #0
 8004a1a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004a1c:	4b0c      	ldr	r3, [pc, #48]	; (8004a50 <MX_SPI3_Init+0x6c>)
 8004a1e:	2200      	movs	r2, #0
 8004a20:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a22:	4b0b      	ldr	r3, [pc, #44]	; (8004a50 <MX_SPI3_Init+0x6c>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8004a28:	4b09      	ldr	r3, [pc, #36]	; (8004a50 <MX_SPI3_Init+0x6c>)
 8004a2a:	2207      	movs	r2, #7
 8004a2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004a2e:	4b08      	ldr	r3, [pc, #32]	; (8004a50 <MX_SPI3_Init+0x6c>)
 8004a30:	2200      	movs	r2, #0
 8004a32:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004a34:	4b06      	ldr	r3, [pc, #24]	; (8004a50 <MX_SPI3_Init+0x6c>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004a3a:	4805      	ldr	r0, [pc, #20]	; (8004a50 <MX_SPI3_Init+0x6c>)
 8004a3c:	f007 fb5e 	bl	800c0fc <HAL_SPI_Init>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d001      	beq.n	8004a4a <MX_SPI3_Init+0x66>
  {
    Error_Handler();
 8004a46:	f000 fa05 	bl	8004e54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004a4a:	bf00      	nop
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	2000fab8 	.word	0x2000fab8
 8004a54:	40003c00 	.word	0x40003c00

08004a58 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004a5c:	4b14      	ldr	r3, [pc, #80]	; (8004ab0 <MX_UART4_Init+0x58>)
 8004a5e:	4a15      	ldr	r2, [pc, #84]	; (8004ab4 <MX_UART4_Init+0x5c>)
 8004a60:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8004a62:	4b13      	ldr	r3, [pc, #76]	; (8004ab0 <MX_UART4_Init+0x58>)
 8004a64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004a68:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004a6a:	4b11      	ldr	r3, [pc, #68]	; (8004ab0 <MX_UART4_Init+0x58>)
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004a70:	4b0f      	ldr	r3, [pc, #60]	; (8004ab0 <MX_UART4_Init+0x58>)
 8004a72:	2200      	movs	r2, #0
 8004a74:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004a76:	4b0e      	ldr	r3, [pc, #56]	; (8004ab0 <MX_UART4_Init+0x58>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004a7c:	4b0c      	ldr	r3, [pc, #48]	; (8004ab0 <MX_UART4_Init+0x58>)
 8004a7e:	220c      	movs	r2, #12
 8004a80:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a82:	4b0b      	ldr	r3, [pc, #44]	; (8004ab0 <MX_UART4_Init+0x58>)
 8004a84:	2200      	movs	r2, #0
 8004a86:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a88:	4b09      	ldr	r3, [pc, #36]	; (8004ab0 <MX_UART4_Init+0x58>)
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004a8e:	4b08      	ldr	r3, [pc, #32]	; (8004ab0 <MX_UART4_Init+0x58>)
 8004a90:	2200      	movs	r2, #0
 8004a92:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004a94:	4b06      	ldr	r3, [pc, #24]	; (8004ab0 <MX_UART4_Init+0x58>)
 8004a96:	2200      	movs	r2, #0
 8004a98:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004a9a:	4805      	ldr	r0, [pc, #20]	; (8004ab0 <MX_UART4_Init+0x58>)
 8004a9c:	f008 fc6a 	bl	800d374 <HAL_UART_Init>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8004aa6:	f000 f9d5 	bl	8004e54 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8004aaa:	bf00      	nop
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	200160bc 	.word	0x200160bc
 8004ab4:	40004c00 	.word	0x40004c00

08004ab8 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8004abc:	4b18      	ldr	r3, [pc, #96]	; (8004b20 <MX_UART7_Init+0x68>)
 8004abe:	4a19      	ldr	r2, [pc, #100]	; (8004b24 <MX_UART7_Init+0x6c>)
 8004ac0:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8004ac2:	4b17      	ldr	r3, [pc, #92]	; (8004b20 <MX_UART7_Init+0x68>)
 8004ac4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004ac8:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8004aca:	4b15      	ldr	r3, [pc, #84]	; (8004b20 <MX_UART7_Init+0x68>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8004ad0:	4b13      	ldr	r3, [pc, #76]	; (8004b20 <MX_UART7_Init+0x68>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8004ad6:	4b12      	ldr	r3, [pc, #72]	; (8004b20 <MX_UART7_Init+0x68>)
 8004ad8:	2200      	movs	r2, #0
 8004ada:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8004adc:	4b10      	ldr	r3, [pc, #64]	; (8004b20 <MX_UART7_Init+0x68>)
 8004ade:	220c      	movs	r2, #12
 8004ae0:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004ae2:	4b0f      	ldr	r3, [pc, #60]	; (8004b20 <MX_UART7_Init+0x68>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ae8:	4b0d      	ldr	r3, [pc, #52]	; (8004b20 <MX_UART7_Init+0x68>)
 8004aea:	2200      	movs	r2, #0
 8004aec:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004aee:	4b0c      	ldr	r3, [pc, #48]	; (8004b20 <MX_UART7_Init+0x68>)
 8004af0:	2200      	movs	r2, #0
 8004af2:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8004af4:	4b0a      	ldr	r3, [pc, #40]	; (8004b20 <MX_UART7_Init+0x68>)
 8004af6:	2230      	movs	r2, #48	; 0x30
 8004af8:	625a      	str	r2, [r3, #36]	; 0x24
  huart7.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8004afa:	4b09      	ldr	r3, [pc, #36]	; (8004b20 <MX_UART7_Init+0x68>)
 8004afc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b00:	639a      	str	r2, [r3, #56]	; 0x38
  huart7.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8004b02:	4b07      	ldr	r3, [pc, #28]	; (8004b20 <MX_UART7_Init+0x68>)
 8004b04:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004b08:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8004b0a:	4805      	ldr	r0, [pc, #20]	; (8004b20 <MX_UART7_Init+0x68>)
 8004b0c:	f008 fc32 	bl	800d374 <HAL_UART_Init>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d001      	beq.n	8004b1a <MX_UART7_Init+0x62>
  {
    Error_Handler();
 8004b16:	f000 f99d 	bl	8004e54 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8004b1a:	bf00      	nop
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	20009734 	.word	0x20009734
 8004b24:	40007800 	.word	0x40007800

08004b28 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004b2c:	4b14      	ldr	r3, [pc, #80]	; (8004b80 <MX_USART1_UART_Init+0x58>)
 8004b2e:	4a15      	ldr	r2, [pc, #84]	; (8004b84 <MX_USART1_UART_Init+0x5c>)
 8004b30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004b32:	4b13      	ldr	r3, [pc, #76]	; (8004b80 <MX_USART1_UART_Init+0x58>)
 8004b34:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004b38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004b3a:	4b11      	ldr	r3, [pc, #68]	; (8004b80 <MX_USART1_UART_Init+0x58>)
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004b40:	4b0f      	ldr	r3, [pc, #60]	; (8004b80 <MX_USART1_UART_Init+0x58>)
 8004b42:	2200      	movs	r2, #0
 8004b44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004b46:	4b0e      	ldr	r3, [pc, #56]	; (8004b80 <MX_USART1_UART_Init+0x58>)
 8004b48:	2200      	movs	r2, #0
 8004b4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8004b4c:	4b0c      	ldr	r3, [pc, #48]	; (8004b80 <MX_USART1_UART_Init+0x58>)
 8004b4e:	2204      	movs	r2, #4
 8004b50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b52:	4b0b      	ldr	r3, [pc, #44]	; (8004b80 <MX_USART1_UART_Init+0x58>)
 8004b54:	2200      	movs	r2, #0
 8004b56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b58:	4b09      	ldr	r3, [pc, #36]	; (8004b80 <MX_USART1_UART_Init+0x58>)
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004b5e:	4b08      	ldr	r3, [pc, #32]	; (8004b80 <MX_USART1_UART_Init+0x58>)
 8004b60:	2200      	movs	r2, #0
 8004b62:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b64:	4b06      	ldr	r3, [pc, #24]	; (8004b80 <MX_USART1_UART_Init+0x58>)
 8004b66:	2200      	movs	r2, #0
 8004b68:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004b6a:	4805      	ldr	r0, [pc, #20]	; (8004b80 <MX_USART1_UART_Init+0x58>)
 8004b6c:	f008 fc02 	bl	800d374 <HAL_UART_Init>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d001      	beq.n	8004b7a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004b76:	f000 f96d 	bl	8004e54 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004b7a:	bf00      	nop
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	2000fc44 	.word	0x2000fc44
 8004b84:	40011000 	.word	0x40011000

08004b88 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004b8c:	4b14      	ldr	r3, [pc, #80]	; (8004be0 <MX_USART2_UART_Init+0x58>)
 8004b8e:	4a15      	ldr	r2, [pc, #84]	; (8004be4 <MX_USART2_UART_Init+0x5c>)
 8004b90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8004b92:	4b13      	ldr	r3, [pc, #76]	; (8004be0 <MX_USART2_UART_Init+0x58>)
 8004b94:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004b98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004b9a:	4b11      	ldr	r3, [pc, #68]	; (8004be0 <MX_USART2_UART_Init+0x58>)
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004ba0:	4b0f      	ldr	r3, [pc, #60]	; (8004be0 <MX_USART2_UART_Init+0x58>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004ba6:	4b0e      	ldr	r3, [pc, #56]	; (8004be0 <MX_USART2_UART_Init+0x58>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8004bac:	4b0c      	ldr	r3, [pc, #48]	; (8004be0 <MX_USART2_UART_Init+0x58>)
 8004bae:	2204      	movs	r2, #4
 8004bb0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004bb2:	4b0b      	ldr	r3, [pc, #44]	; (8004be0 <MX_USART2_UART_Init+0x58>)
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004bb8:	4b09      	ldr	r3, [pc, #36]	; (8004be0 <MX_USART2_UART_Init+0x58>)
 8004bba:	2200      	movs	r2, #0
 8004bbc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004bbe:	4b08      	ldr	r3, [pc, #32]	; (8004be0 <MX_USART2_UART_Init+0x58>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004bc4:	4b06      	ldr	r3, [pc, #24]	; (8004be0 <MX_USART2_UART_Init+0x58>)
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004bca:	4805      	ldr	r0, [pc, #20]	; (8004be0 <MX_USART2_UART_Init+0x58>)
 8004bcc:	f008 fbd2 	bl	800d374 <HAL_UART_Init>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d001      	beq.n	8004bda <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8004bd6:	f000 f93d 	bl	8004e54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004bda:	bf00      	nop
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	20018204 	.word	0x20018204
 8004be4:	40004400 	.word	0x40004400

08004be8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004bec:	4b14      	ldr	r3, [pc, #80]	; (8004c40 <MX_USART3_UART_Init+0x58>)
 8004bee:	4a15      	ldr	r2, [pc, #84]	; (8004c44 <MX_USART3_UART_Init+0x5c>)
 8004bf0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8004bf2:	4b13      	ldr	r3, [pc, #76]	; (8004c40 <MX_USART3_UART_Init+0x58>)
 8004bf4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004bf8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004bfa:	4b11      	ldr	r3, [pc, #68]	; (8004c40 <MX_USART3_UART_Init+0x58>)
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004c00:	4b0f      	ldr	r3, [pc, #60]	; (8004c40 <MX_USART3_UART_Init+0x58>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004c06:	4b0e      	ldr	r3, [pc, #56]	; (8004c40 <MX_USART3_UART_Init+0x58>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_RX;
 8004c0c:	4b0c      	ldr	r3, [pc, #48]	; (8004c40 <MX_USART3_UART_Init+0x58>)
 8004c0e:	2204      	movs	r2, #4
 8004c10:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004c12:	4b0b      	ldr	r3, [pc, #44]	; (8004c40 <MX_USART3_UART_Init+0x58>)
 8004c14:	2200      	movs	r2, #0
 8004c16:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004c18:	4b09      	ldr	r3, [pc, #36]	; (8004c40 <MX_USART3_UART_Init+0x58>)
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004c1e:	4b08      	ldr	r3, [pc, #32]	; (8004c40 <MX_USART3_UART_Init+0x58>)
 8004c20:	2200      	movs	r2, #0
 8004c22:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004c24:	4b06      	ldr	r3, [pc, #24]	; (8004c40 <MX_USART3_UART_Init+0x58>)
 8004c26:	2200      	movs	r2, #0
 8004c28:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004c2a:	4805      	ldr	r0, [pc, #20]	; (8004c40 <MX_USART3_UART_Init+0x58>)
 8004c2c:	f008 fba2 	bl	800d374 <HAL_UART_Init>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d001      	beq.n	8004c3a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8004c36:	f000 f90d 	bl	8004e54 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004c3a:	bf00      	nop
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	20009814 	.word	0x20009814
 8004c44:	40004800 	.word	0x40004800

08004c48 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b082      	sub	sp, #8
 8004c4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004c4e:	4b32      	ldr	r3, [pc, #200]	; (8004d18 <MX_DMA_Init+0xd0>)
 8004c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c52:	4a31      	ldr	r2, [pc, #196]	; (8004d18 <MX_DMA_Init+0xd0>)
 8004c54:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004c58:	6313      	str	r3, [r2, #48]	; 0x30
 8004c5a:	4b2f      	ldr	r3, [pc, #188]	; (8004d18 <MX_DMA_Init+0xd0>)
 8004c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c62:	607b      	str	r3, [r7, #4]
 8004c64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004c66:	4b2c      	ldr	r3, [pc, #176]	; (8004d18 <MX_DMA_Init+0xd0>)
 8004c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6a:	4a2b      	ldr	r2, [pc, #172]	; (8004d18 <MX_DMA_Init+0xd0>)
 8004c6c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004c70:	6313      	str	r3, [r2, #48]	; 0x30
 8004c72:	4b29      	ldr	r3, [pc, #164]	; (8004d18 <MX_DMA_Init+0xd0>)
 8004c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c7a:	603b      	str	r3, [r7, #0]
 8004c7c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8004c7e:	2200      	movs	r2, #0
 8004c80:	2105      	movs	r1, #5
 8004c82:	200b      	movs	r0, #11
 8004c84:	f002 fece 	bl	8007a24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8004c88:	200b      	movs	r0, #11
 8004c8a:	f002 fee7 	bl	8007a5c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8004c8e:	2200      	movs	r2, #0
 8004c90:	2105      	movs	r1, #5
 8004c92:	200c      	movs	r0, #12
 8004c94:	f002 fec6 	bl	8007a24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8004c98:	200c      	movs	r0, #12
 8004c9a:	f002 fedf 	bl	8007a5c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	2105      	movs	r1, #5
 8004ca2:	200e      	movs	r0, #14
 8004ca4:	f002 febe 	bl	8007a24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8004ca8:	200e      	movs	r0, #14
 8004caa:	f002 fed7 	bl	8007a5c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8004cae:	2200      	movs	r2, #0
 8004cb0:	2105      	movs	r1, #5
 8004cb2:	2010      	movs	r0, #16
 8004cb4:	f002 feb6 	bl	8007a24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8004cb8:	2010      	movs	r0, #16
 8004cba:	f002 fecf 	bl	8007a5c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	2105      	movs	r1, #5
 8004cc2:	2038      	movs	r0, #56	; 0x38
 8004cc4:	f002 feae 	bl	8007a24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004cc8:	2038      	movs	r0, #56	; 0x38
 8004cca:	f002 fec7 	bl	8007a5c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8004cce:	2200      	movs	r2, #0
 8004cd0:	2105      	movs	r1, #5
 8004cd2:	203a      	movs	r0, #58	; 0x3a
 8004cd4:	f002 fea6 	bl	8007a24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8004cd8:	203a      	movs	r0, #58	; 0x3a
 8004cda:	f002 febf 	bl	8007a5c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8004cde:	2200      	movs	r2, #0
 8004ce0:	2105      	movs	r1, #5
 8004ce2:	203b      	movs	r0, #59	; 0x3b
 8004ce4:	f002 fe9e 	bl	8007a24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8004ce8:	203b      	movs	r0, #59	; 0x3b
 8004cea:	f002 feb7 	bl	8007a5c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 8004cee:	2200      	movs	r2, #0
 8004cf0:	2105      	movs	r1, #5
 8004cf2:	203c      	movs	r0, #60	; 0x3c
 8004cf4:	f002 fe96 	bl	8007a24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8004cf8:	203c      	movs	r0, #60	; 0x3c
 8004cfa:	f002 feaf 	bl	8007a5c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8004cfe:	2200      	movs	r2, #0
 8004d00:	2105      	movs	r1, #5
 8004d02:	2045      	movs	r0, #69	; 0x45
 8004d04:	f002 fe8e 	bl	8007a24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8004d08:	2045      	movs	r0, #69	; 0x45
 8004d0a:	f002 fea7 	bl	8007a5c <HAL_NVIC_EnableIRQ>

}
 8004d0e:	bf00      	nop
 8004d10:	3708      	adds	r7, #8
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	40023800 	.word	0x40023800

08004d1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b08c      	sub	sp, #48	; 0x30
 8004d20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d22:	f107 031c 	add.w	r3, r7, #28
 8004d26:	2200      	movs	r2, #0
 8004d28:	601a      	str	r2, [r3, #0]
 8004d2a:	605a      	str	r2, [r3, #4]
 8004d2c:	609a      	str	r2, [r3, #8]
 8004d2e:	60da      	str	r2, [r3, #12]
 8004d30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d32:	4b37      	ldr	r3, [pc, #220]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d36:	4a36      	ldr	r2, [pc, #216]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004d38:	f043 0304 	orr.w	r3, r3, #4
 8004d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8004d3e:	4b34      	ldr	r3, [pc, #208]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d42:	f003 0304 	and.w	r3, r3, #4
 8004d46:	61bb      	str	r3, [r7, #24]
 8004d48:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004d4a:	4b31      	ldr	r3, [pc, #196]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d4e:	4a30      	ldr	r2, [pc, #192]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004d50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d54:	6313      	str	r3, [r2, #48]	; 0x30
 8004d56:	4b2e      	ldr	r3, [pc, #184]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d5e:	617b      	str	r3, [r7, #20]
 8004d60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d62:	4b2b      	ldr	r3, [pc, #172]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d66:	4a2a      	ldr	r2, [pc, #168]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004d68:	f043 0301 	orr.w	r3, r3, #1
 8004d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8004d6e:	4b28      	ldr	r3, [pc, #160]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	613b      	str	r3, [r7, #16]
 8004d78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d7a:	4b25      	ldr	r3, [pc, #148]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d7e:	4a24      	ldr	r2, [pc, #144]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004d80:	f043 0302 	orr.w	r3, r3, #2
 8004d84:	6313      	str	r3, [r2, #48]	; 0x30
 8004d86:	4b22      	ldr	r3, [pc, #136]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d8a:	f003 0302 	and.w	r3, r3, #2
 8004d8e:	60fb      	str	r3, [r7, #12]
 8004d90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004d92:	4b1f      	ldr	r3, [pc, #124]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d96:	4a1e      	ldr	r2, [pc, #120]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004d98:	f043 0310 	orr.w	r3, r3, #16
 8004d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8004d9e:	4b1c      	ldr	r3, [pc, #112]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da2:	f003 0310 	and.w	r3, r3, #16
 8004da6:	60bb      	str	r3, [r7, #8]
 8004da8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004daa:	4b19      	ldr	r3, [pc, #100]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dae:	4a18      	ldr	r2, [pc, #96]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004db0:	f043 0308 	orr.w	r3, r3, #8
 8004db4:	6313      	str	r3, [r2, #48]	; 0x30
 8004db6:	4b16      	ldr	r3, [pc, #88]	; (8004e10 <MX_GPIO_Init+0xf4>)
 8004db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dba:	f003 0308 	and.w	r3, r3, #8
 8004dbe:	607b      	str	r3, [r7, #4]
 8004dc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED3_Pin|LED4_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f641 0103 	movw	r1, #6147	; 0x1803
 8004dc8:	4812      	ldr	r0, [pc, #72]	; (8004e14 <MX_GPIO_Init+0xf8>)
 8004dca:	f003 fc2b 	bl	8008624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004dce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004dd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ddc:	f107 031c 	add.w	r3, r7, #28
 8004de0:	4619      	mov	r1, r3
 8004de2:	480d      	ldr	r0, [pc, #52]	; (8004e18 <MX_GPIO_Init+0xfc>)
 8004de4:	f003 fa5c 	bl	80082a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED4_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED4_Pin|LED1_Pin|LED2_Pin;
 8004de8:	f641 0303 	movw	r3, #6147	; 0x1803
 8004dec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004dee:	2301      	movs	r3, #1
 8004df0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004df2:	2300      	movs	r3, #0
 8004df4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004df6:	2300      	movs	r3, #0
 8004df8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004dfa:	f107 031c 	add.w	r3, r7, #28
 8004dfe:	4619      	mov	r1, r3
 8004e00:	4804      	ldr	r0, [pc, #16]	; (8004e14 <MX_GPIO_Init+0xf8>)
 8004e02:	f003 fa4d 	bl	80082a0 <HAL_GPIO_Init>

}
 8004e06:	bf00      	nop
 8004e08:	3730      	adds	r7, #48	; 0x30
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	40023800 	.word	0x40023800
 8004e14:	40020c00 	.word	0x40020c00
 8004e18:	40020800 	.word	0x40020800

08004e1c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8004e24:	f014 fbe2 	bl	80195ec <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8004e28:	2001      	movs	r0, #1
 8004e2a:	f010 fd4d 	bl	80158c8 <osDelay>
 8004e2e:	e7fb      	b.n	8004e28 <StartDefaultTask+0xc>

08004e30 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b082      	sub	sp, #8
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a04      	ldr	r2, [pc, #16]	; (8004e50 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d101      	bne.n	8004e46 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004e42:	f002 f895 	bl	8006f70 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004e46:	bf00      	nop
 8004e48:	3708      	adds	r7, #8
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	40010000 	.word	0x40010000

08004e54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004e54:	b480      	push	{r7}
 8004e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004e58:	bf00      	nop
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr
	...

08004e64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004e6a:	4b11      	ldr	r3, [pc, #68]	; (8004eb0 <HAL_MspInit+0x4c>)
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6e:	4a10      	ldr	r2, [pc, #64]	; (8004eb0 <HAL_MspInit+0x4c>)
 8004e70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e74:	6413      	str	r3, [r2, #64]	; 0x40
 8004e76:	4b0e      	ldr	r3, [pc, #56]	; (8004eb0 <HAL_MspInit+0x4c>)
 8004e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e7e:	607b      	str	r3, [r7, #4]
 8004e80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e82:	4b0b      	ldr	r3, [pc, #44]	; (8004eb0 <HAL_MspInit+0x4c>)
 8004e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e86:	4a0a      	ldr	r2, [pc, #40]	; (8004eb0 <HAL_MspInit+0x4c>)
 8004e88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e8c:	6453      	str	r3, [r2, #68]	; 0x44
 8004e8e:	4b08      	ldr	r3, [pc, #32]	; (8004eb0 <HAL_MspInit+0x4c>)
 8004e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e96:	603b      	str	r3, [r7, #0]
 8004e98:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	210f      	movs	r1, #15
 8004e9e:	f06f 0001 	mvn.w	r0, #1
 8004ea2:	f002 fdbf 	bl	8007a24 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004ea6:	bf00      	nop
 8004ea8:	3708      	adds	r7, #8
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	40023800 	.word	0x40023800

08004eb4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b08a      	sub	sp, #40	; 0x28
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ebc:	f107 0314 	add.w	r3, r7, #20
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	601a      	str	r2, [r3, #0]
 8004ec4:	605a      	str	r2, [r3, #4]
 8004ec6:	609a      	str	r2, [r3, #8]
 8004ec8:	60da      	str	r2, [r3, #12]
 8004eca:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a39      	ldr	r2, [pc, #228]	; (8004fb8 <HAL_ADC_MspInit+0x104>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d16b      	bne.n	8004fae <HAL_ADC_MspInit+0xfa>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004ed6:	4b39      	ldr	r3, [pc, #228]	; (8004fbc <HAL_ADC_MspInit+0x108>)
 8004ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eda:	4a38      	ldr	r2, [pc, #224]	; (8004fbc <HAL_ADC_MspInit+0x108>)
 8004edc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ee0:	6453      	str	r3, [r2, #68]	; 0x44
 8004ee2:	4b36      	ldr	r3, [pc, #216]	; (8004fbc <HAL_ADC_MspInit+0x108>)
 8004ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eea:	613b      	str	r3, [r7, #16]
 8004eec:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004eee:	4b33      	ldr	r3, [pc, #204]	; (8004fbc <HAL_ADC_MspInit+0x108>)
 8004ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef2:	4a32      	ldr	r2, [pc, #200]	; (8004fbc <HAL_ADC_MspInit+0x108>)
 8004ef4:	f043 0304 	orr.w	r3, r3, #4
 8004ef8:	6313      	str	r3, [r2, #48]	; 0x30
 8004efa:	4b30      	ldr	r3, [pc, #192]	; (8004fbc <HAL_ADC_MspInit+0x108>)
 8004efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004efe:	f003 0304 	and.w	r3, r3, #4
 8004f02:	60fb      	str	r3, [r7, #12]
 8004f04:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f06:	4b2d      	ldr	r3, [pc, #180]	; (8004fbc <HAL_ADC_MspInit+0x108>)
 8004f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f0a:	4a2c      	ldr	r2, [pc, #176]	; (8004fbc <HAL_ADC_MspInit+0x108>)
 8004f0c:	f043 0302 	orr.w	r3, r3, #2
 8004f10:	6313      	str	r3, [r2, #48]	; 0x30
 8004f12:	4b2a      	ldr	r3, [pc, #168]	; (8004fbc <HAL_ADC_MspInit+0x108>)
 8004f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f16:	f003 0302 	and.w	r3, r3, #2
 8004f1a:	60bb      	str	r3, [r7, #8]
 8004f1c:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = VSENS3V3_Pin|VSENSBAT_Pin|CURRBAT1_Pin;
 8004f1e:	2323      	movs	r3, #35	; 0x23
 8004f20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004f22:	2303      	movs	r3, #3
 8004f24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f26:	2300      	movs	r3, #0
 8004f28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f2a:	f107 0314 	add.w	r3, r7, #20
 8004f2e:	4619      	mov	r1, r3
 8004f30:	4823      	ldr	r0, [pc, #140]	; (8004fc0 <HAL_ADC_MspInit+0x10c>)
 8004f32:	f003 f9b5 	bl	80082a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CURRBAT2_Pin;
 8004f36:	2301      	movs	r3, #1
 8004f38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CURRBAT2_GPIO_Port, &GPIO_InitStruct);
 8004f42:	f107 0314 	add.w	r3, r7, #20
 8004f46:	4619      	mov	r1, r3
 8004f48:	481e      	ldr	r0, [pc, #120]	; (8004fc4 <HAL_ADC_MspInit+0x110>)
 8004f4a:	f003 f9a9 	bl	80082a0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8004f4e:	4b1e      	ldr	r3, [pc, #120]	; (8004fc8 <HAL_ADC_MspInit+0x114>)
 8004f50:	4a1e      	ldr	r2, [pc, #120]	; (8004fcc <HAL_ADC_MspInit+0x118>)
 8004f52:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004f54:	4b1c      	ldr	r3, [pc, #112]	; (8004fc8 <HAL_ADC_MspInit+0x114>)
 8004f56:	2200      	movs	r2, #0
 8004f58:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004f5a:	4b1b      	ldr	r3, [pc, #108]	; (8004fc8 <HAL_ADC_MspInit+0x114>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f60:	4b19      	ldr	r3, [pc, #100]	; (8004fc8 <HAL_ADC_MspInit+0x114>)
 8004f62:	2200      	movs	r2, #0
 8004f64:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004f66:	4b18      	ldr	r3, [pc, #96]	; (8004fc8 <HAL_ADC_MspInit+0x114>)
 8004f68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f6c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004f6e:	4b16      	ldr	r3, [pc, #88]	; (8004fc8 <HAL_ADC_MspInit+0x114>)
 8004f70:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004f74:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004f76:	4b14      	ldr	r3, [pc, #80]	; (8004fc8 <HAL_ADC_MspInit+0x114>)
 8004f78:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004f7c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004f7e:	4b12      	ldr	r3, [pc, #72]	; (8004fc8 <HAL_ADC_MspInit+0x114>)
 8004f80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f84:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004f86:	4b10      	ldr	r3, [pc, #64]	; (8004fc8 <HAL_ADC_MspInit+0x114>)
 8004f88:	2200      	movs	r2, #0
 8004f8a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004f8c:	4b0e      	ldr	r3, [pc, #56]	; (8004fc8 <HAL_ADC_MspInit+0x114>)
 8004f8e:	2200      	movs	r2, #0
 8004f90:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004f92:	480d      	ldr	r0, [pc, #52]	; (8004fc8 <HAL_ADC_MspInit+0x114>)
 8004f94:	f002 fd70 	bl	8007a78 <HAL_DMA_Init>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d001      	beq.n	8004fa2 <HAL_ADC_MspInit+0xee>
    {
      Error_Handler();
 8004f9e:	f7ff ff59 	bl	8004e54 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a08      	ldr	r2, [pc, #32]	; (8004fc8 <HAL_ADC_MspInit+0x114>)
 8004fa6:	639a      	str	r2, [r3, #56]	; 0x38
 8004fa8:	4a07      	ldr	r2, [pc, #28]	; (8004fc8 <HAL_ADC_MspInit+0x114>)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004fae:	bf00      	nop
 8004fb0:	3728      	adds	r7, #40	; 0x28
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	40012000 	.word	0x40012000
 8004fbc:	40023800 	.word	0x40023800
 8004fc0:	40020800 	.word	0x40020800
 8004fc4:	40020400 	.word	0x40020400
 8004fc8:	2000fcfc 	.word	0x2000fcfc
 8004fcc:	40026470 	.word	0x40026470

08004fd0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b08a      	sub	sp, #40	; 0x28
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fd8:	f107 0314 	add.w	r3, r7, #20
 8004fdc:	2200      	movs	r2, #0
 8004fde:	601a      	str	r2, [r3, #0]
 8004fe0:	605a      	str	r2, [r3, #4]
 8004fe2:	609a      	str	r2, [r3, #8]
 8004fe4:	60da      	str	r2, [r3, #12]
 8004fe6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a65      	ldr	r2, [pc, #404]	; (8005184 <HAL_SD_MspInit+0x1b4>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	f040 80c3 	bne.w	800517a <HAL_SD_MspInit+0x1aa>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8004ff4:	4b64      	ldr	r3, [pc, #400]	; (8005188 <HAL_SD_MspInit+0x1b8>)
 8004ff6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ff8:	4a63      	ldr	r2, [pc, #396]	; (8005188 <HAL_SD_MspInit+0x1b8>)
 8004ffa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004ffe:	6453      	str	r3, [r2, #68]	; 0x44
 8005000:	4b61      	ldr	r3, [pc, #388]	; (8005188 <HAL_SD_MspInit+0x1b8>)
 8005002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005004:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005008:	613b      	str	r3, [r7, #16]
 800500a:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800500c:	4b5e      	ldr	r3, [pc, #376]	; (8005188 <HAL_SD_MspInit+0x1b8>)
 800500e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005010:	4a5d      	ldr	r2, [pc, #372]	; (8005188 <HAL_SD_MspInit+0x1b8>)
 8005012:	f043 0304 	orr.w	r3, r3, #4
 8005016:	6313      	str	r3, [r2, #48]	; 0x30
 8005018:	4b5b      	ldr	r3, [pc, #364]	; (8005188 <HAL_SD_MspInit+0x1b8>)
 800501a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800501c:	f003 0304 	and.w	r3, r3, #4
 8005020:	60fb      	str	r3, [r7, #12]
 8005022:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005024:	4b58      	ldr	r3, [pc, #352]	; (8005188 <HAL_SD_MspInit+0x1b8>)
 8005026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005028:	4a57      	ldr	r2, [pc, #348]	; (8005188 <HAL_SD_MspInit+0x1b8>)
 800502a:	f043 0308 	orr.w	r3, r3, #8
 800502e:	6313      	str	r3, [r2, #48]	; 0x30
 8005030:	4b55      	ldr	r3, [pc, #340]	; (8005188 <HAL_SD_MspInit+0x1b8>)
 8005032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005034:	f003 0308 	and.w	r3, r3, #8
 8005038:	60bb      	str	r3, [r7, #8]
 800503a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800503c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8005040:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005042:	2302      	movs	r3, #2
 8005044:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005046:	2300      	movs	r3, #0
 8005048:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800504a:	2303      	movs	r3, #3
 800504c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800504e:	230c      	movs	r3, #12
 8005050:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005052:	f107 0314 	add.w	r3, r7, #20
 8005056:	4619      	mov	r1, r3
 8005058:	484c      	ldr	r0, [pc, #304]	; (800518c <HAL_SD_MspInit+0x1bc>)
 800505a:	f003 f921 	bl	80082a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800505e:	2304      	movs	r3, #4
 8005060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005062:	2302      	movs	r3, #2
 8005064:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005066:	2300      	movs	r3, #0
 8005068:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800506a:	2303      	movs	r3, #3
 800506c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800506e:	230c      	movs	r3, #12
 8005070:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005072:	f107 0314 	add.w	r3, r7, #20
 8005076:	4619      	mov	r1, r3
 8005078:	4845      	ldr	r0, [pc, #276]	; (8005190 <HAL_SD_MspInit+0x1c0>)
 800507a:	f003 f911 	bl	80082a0 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream6;
 800507e:	4b45      	ldr	r3, [pc, #276]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 8005080:	4a45      	ldr	r2, [pc, #276]	; (8005198 <HAL_SD_MspInit+0x1c8>)
 8005082:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 8005084:	4b43      	ldr	r3, [pc, #268]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 8005086:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800508a:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800508c:	4b41      	ldr	r3, [pc, #260]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 800508e:	2200      	movs	r2, #0
 8005090:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005092:	4b40      	ldr	r3, [pc, #256]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 8005094:	2200      	movs	r2, #0
 8005096:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005098:	4b3e      	ldr	r3, [pc, #248]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 800509a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800509e:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80050a0:	4b3c      	ldr	r3, [pc, #240]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 80050a2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80050a6:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80050a8:	4b3a      	ldr	r3, [pc, #232]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 80050aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80050ae:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 80050b0:	4b38      	ldr	r3, [pc, #224]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 80050b2:	2220      	movs	r2, #32
 80050b4:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80050b6:	4b37      	ldr	r3, [pc, #220]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 80050b8:	2200      	movs	r2, #0
 80050ba:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80050bc:	4b35      	ldr	r3, [pc, #212]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 80050be:	2204      	movs	r2, #4
 80050c0:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80050c2:	4b34      	ldr	r3, [pc, #208]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 80050c4:	2203      	movs	r2, #3
 80050c6:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 80050c8:	4b32      	ldr	r3, [pc, #200]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 80050ca:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80050ce:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80050d0:	4b30      	ldr	r3, [pc, #192]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 80050d2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80050d6:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 80050d8:	482e      	ldr	r0, [pc, #184]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 80050da:	f002 fccd 	bl	8007a78 <HAL_DMA_Init>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d001      	beq.n	80050e8 <HAL_SD_MspInit+0x118>
    {
      Error_Handler();
 80050e4:	f7ff feb6 	bl	8004e54 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a2a      	ldr	r2, [pc, #168]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 80050ec:	641a      	str	r2, [r3, #64]	; 0x40
 80050ee:	4a29      	ldr	r2, [pc, #164]	; (8005194 <HAL_SD_MspInit+0x1c4>)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream3;
 80050f4:	4b29      	ldr	r3, [pc, #164]	; (800519c <HAL_SD_MspInit+0x1cc>)
 80050f6:	4a2a      	ldr	r2, [pc, #168]	; (80051a0 <HAL_SD_MspInit+0x1d0>)
 80050f8:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 80050fa:	4b28      	ldr	r3, [pc, #160]	; (800519c <HAL_SD_MspInit+0x1cc>)
 80050fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005100:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005102:	4b26      	ldr	r3, [pc, #152]	; (800519c <HAL_SD_MspInit+0x1cc>)
 8005104:	2240      	movs	r2, #64	; 0x40
 8005106:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005108:	4b24      	ldr	r3, [pc, #144]	; (800519c <HAL_SD_MspInit+0x1cc>)
 800510a:	2200      	movs	r2, #0
 800510c:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800510e:	4b23      	ldr	r3, [pc, #140]	; (800519c <HAL_SD_MspInit+0x1cc>)
 8005110:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005114:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005116:	4b21      	ldr	r3, [pc, #132]	; (800519c <HAL_SD_MspInit+0x1cc>)
 8005118:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800511c:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800511e:	4b1f      	ldr	r3, [pc, #124]	; (800519c <HAL_SD_MspInit+0x1cc>)
 8005120:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005124:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8005126:	4b1d      	ldr	r3, [pc, #116]	; (800519c <HAL_SD_MspInit+0x1cc>)
 8005128:	2220      	movs	r2, #32
 800512a:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800512c:	4b1b      	ldr	r3, [pc, #108]	; (800519c <HAL_SD_MspInit+0x1cc>)
 800512e:	2200      	movs	r2, #0
 8005130:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005132:	4b1a      	ldr	r3, [pc, #104]	; (800519c <HAL_SD_MspInit+0x1cc>)
 8005134:	2204      	movs	r2, #4
 8005136:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005138:	4b18      	ldr	r3, [pc, #96]	; (800519c <HAL_SD_MspInit+0x1cc>)
 800513a:	2203      	movs	r2, #3
 800513c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 800513e:	4b17      	ldr	r3, [pc, #92]	; (800519c <HAL_SD_MspInit+0x1cc>)
 8005140:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005144:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005146:	4b15      	ldr	r3, [pc, #84]	; (800519c <HAL_SD_MspInit+0x1cc>)
 8005148:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800514c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 800514e:	4813      	ldr	r0, [pc, #76]	; (800519c <HAL_SD_MspInit+0x1cc>)
 8005150:	f002 fc92 	bl	8007a78 <HAL_DMA_Init>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d001      	beq.n	800515e <HAL_SD_MspInit+0x18e>
    {
      Error_Handler();
 800515a:	f7ff fe7b 	bl	8004e54 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4a0e      	ldr	r2, [pc, #56]	; (800519c <HAL_SD_MspInit+0x1cc>)
 8005162:	63da      	str	r2, [r3, #60]	; 0x3c
 8005164:	4a0d      	ldr	r2, [pc, #52]	; (800519c <HAL_SD_MspInit+0x1cc>)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 800516a:	2200      	movs	r2, #0
 800516c:	2105      	movs	r1, #5
 800516e:	2031      	movs	r0, #49	; 0x31
 8005170:	f002 fc58 	bl	8007a24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8005174:	2031      	movs	r0, #49	; 0x31
 8005176:	f002 fc71 	bl	8007a5c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 800517a:	bf00      	nop
 800517c:	3728      	adds	r7, #40	; 0x28
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	40012c00 	.word	0x40012c00
 8005188:	40023800 	.word	0x40023800
 800518c:	40020800 	.word	0x40020800
 8005190:	40020c00 	.word	0x40020c00
 8005194:	20013e50 	.word	0x20013e50
 8005198:	400264a0 	.word	0x400264a0
 800519c:	2001a344 	.word	0x2001a344
 80051a0:	40026458 	.word	0x40026458

080051a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b08e      	sub	sp, #56	; 0x38
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051b0:	2200      	movs	r2, #0
 80051b2:	601a      	str	r2, [r3, #0]
 80051b4:	605a      	str	r2, [r3, #4]
 80051b6:	609a      	str	r2, [r3, #8]
 80051b8:	60da      	str	r2, [r3, #12]
 80051ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a64      	ldr	r2, [pc, #400]	; (8005354 <HAL_SPI_MspInit+0x1b0>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d160      	bne.n	8005288 <HAL_SPI_MspInit+0xe4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80051c6:	4b64      	ldr	r3, [pc, #400]	; (8005358 <HAL_SPI_MspInit+0x1b4>)
 80051c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ca:	4a63      	ldr	r2, [pc, #396]	; (8005358 <HAL_SPI_MspInit+0x1b4>)
 80051cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80051d0:	6453      	str	r3, [r2, #68]	; 0x44
 80051d2:	4b61      	ldr	r3, [pc, #388]	; (8005358 <HAL_SPI_MspInit+0x1b4>)
 80051d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051da:	623b      	str	r3, [r7, #32]
 80051dc:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051de:	4b5e      	ldr	r3, [pc, #376]	; (8005358 <HAL_SPI_MspInit+0x1b4>)
 80051e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051e2:	4a5d      	ldr	r2, [pc, #372]	; (8005358 <HAL_SPI_MspInit+0x1b4>)
 80051e4:	f043 0301 	orr.w	r3, r3, #1
 80051e8:	6313      	str	r3, [r2, #48]	; 0x30
 80051ea:	4b5b      	ldr	r3, [pc, #364]	; (8005358 <HAL_SPI_MspInit+0x1b4>)
 80051ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	61fb      	str	r3, [r7, #28]
 80051f4:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA15     ------> SPI1_NSS 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_15;
 80051f6:	f248 03a0 	movw	r3, #32928	; 0x80a0
 80051fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051fc:	2302      	movs	r3, #2
 80051fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005200:	2300      	movs	r3, #0
 8005202:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005204:	2303      	movs	r3, #3
 8005206:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005208:	2305      	movs	r3, #5
 800520a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800520c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005210:	4619      	mov	r1, r3
 8005212:	4852      	ldr	r0, [pc, #328]	; (800535c <HAL_SPI_MspInit+0x1b8>)
 8005214:	f003 f844 	bl	80082a0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8005218:	4b51      	ldr	r3, [pc, #324]	; (8005360 <HAL_SPI_MspInit+0x1bc>)
 800521a:	4a52      	ldr	r2, [pc, #328]	; (8005364 <HAL_SPI_MspInit+0x1c0>)
 800521c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800521e:	4b50      	ldr	r3, [pc, #320]	; (8005360 <HAL_SPI_MspInit+0x1bc>)
 8005220:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8005224:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005226:	4b4e      	ldr	r3, [pc, #312]	; (8005360 <HAL_SPI_MspInit+0x1bc>)
 8005228:	2200      	movs	r2, #0
 800522a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800522c:	4b4c      	ldr	r3, [pc, #304]	; (8005360 <HAL_SPI_MspInit+0x1bc>)
 800522e:	2200      	movs	r2, #0
 8005230:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005232:	4b4b      	ldr	r3, [pc, #300]	; (8005360 <HAL_SPI_MspInit+0x1bc>)
 8005234:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005238:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800523a:	4b49      	ldr	r3, [pc, #292]	; (8005360 <HAL_SPI_MspInit+0x1bc>)
 800523c:	2200      	movs	r2, #0
 800523e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005240:	4b47      	ldr	r3, [pc, #284]	; (8005360 <HAL_SPI_MspInit+0x1bc>)
 8005242:	2200      	movs	r2, #0
 8005244:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8005246:	4b46      	ldr	r3, [pc, #280]	; (8005360 <HAL_SPI_MspInit+0x1bc>)
 8005248:	f44f 7280 	mov.w	r2, #256	; 0x100
 800524c:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800524e:	4b44      	ldr	r3, [pc, #272]	; (8005360 <HAL_SPI_MspInit+0x1bc>)
 8005250:	2200      	movs	r2, #0
 8005252:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005254:	4b42      	ldr	r3, [pc, #264]	; (8005360 <HAL_SPI_MspInit+0x1bc>)
 8005256:	2200      	movs	r2, #0
 8005258:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800525a:	4841      	ldr	r0, [pc, #260]	; (8005360 <HAL_SPI_MspInit+0x1bc>)
 800525c:	f002 fc0c 	bl	8007a78 <HAL_DMA_Init>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d001      	beq.n	800526a <HAL_SPI_MspInit+0xc6>
    {
      Error_Handler();
 8005266:	f7ff fdf5 	bl	8004e54 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a3c      	ldr	r2, [pc, #240]	; (8005360 <HAL_SPI_MspInit+0x1bc>)
 800526e:	659a      	str	r2, [r3, #88]	; 0x58
 8005270:	4a3b      	ldr	r2, [pc, #236]	; (8005360 <HAL_SPI_MspInit+0x1bc>)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8005276:	2200      	movs	r2, #0
 8005278:	2105      	movs	r1, #5
 800527a:	2023      	movs	r0, #35	; 0x23
 800527c:	f002 fbd2 	bl	8007a24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8005280:	2023      	movs	r0, #35	; 0x23
 8005282:	f002 fbeb 	bl	8007a5c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005286:	e107      	b.n	8005498 <HAL_SPI_MspInit+0x2f4>
  else if(hspi->Instance==SPI2)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a36      	ldr	r2, [pc, #216]	; (8005368 <HAL_SPI_MspInit+0x1c4>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d172      	bne.n	8005378 <HAL_SPI_MspInit+0x1d4>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005292:	4b31      	ldr	r3, [pc, #196]	; (8005358 <HAL_SPI_MspInit+0x1b4>)
 8005294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005296:	4a30      	ldr	r2, [pc, #192]	; (8005358 <HAL_SPI_MspInit+0x1b4>)
 8005298:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800529c:	6413      	str	r3, [r2, #64]	; 0x40
 800529e:	4b2e      	ldr	r3, [pc, #184]	; (8005358 <HAL_SPI_MspInit+0x1b4>)
 80052a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052a6:	61bb      	str	r3, [r7, #24]
 80052a8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80052aa:	4b2b      	ldr	r3, [pc, #172]	; (8005358 <HAL_SPI_MspInit+0x1b4>)
 80052ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ae:	4a2a      	ldr	r2, [pc, #168]	; (8005358 <HAL_SPI_MspInit+0x1b4>)
 80052b0:	f043 0302 	orr.w	r3, r3, #2
 80052b4:	6313      	str	r3, [r2, #48]	; 0x30
 80052b6:	4b28      	ldr	r3, [pc, #160]	; (8005358 <HAL_SPI_MspInit+0x1b4>)
 80052b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ba:	f003 0302 	and.w	r3, r3, #2
 80052be:	617b      	str	r3, [r7, #20]
 80052c0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80052c2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80052c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052c8:	2302      	movs	r3, #2
 80052ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052cc:	2300      	movs	r3, #0
 80052ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80052d0:	2303      	movs	r3, #3
 80052d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80052d4:	2305      	movs	r3, #5
 80052d6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80052dc:	4619      	mov	r1, r3
 80052de:	4823      	ldr	r0, [pc, #140]	; (800536c <HAL_SPI_MspInit+0x1c8>)
 80052e0:	f002 ffde 	bl	80082a0 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80052e4:	4b22      	ldr	r3, [pc, #136]	; (8005370 <HAL_SPI_MspInit+0x1cc>)
 80052e6:	4a23      	ldr	r2, [pc, #140]	; (8005374 <HAL_SPI_MspInit+0x1d0>)
 80052e8:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80052ea:	4b21      	ldr	r3, [pc, #132]	; (8005370 <HAL_SPI_MspInit+0x1cc>)
 80052ec:	2200      	movs	r2, #0
 80052ee:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80052f0:	4b1f      	ldr	r3, [pc, #124]	; (8005370 <HAL_SPI_MspInit+0x1cc>)
 80052f2:	2200      	movs	r2, #0
 80052f4:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80052f6:	4b1e      	ldr	r3, [pc, #120]	; (8005370 <HAL_SPI_MspInit+0x1cc>)
 80052f8:	2200      	movs	r2, #0
 80052fa:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80052fc:	4b1c      	ldr	r3, [pc, #112]	; (8005370 <HAL_SPI_MspInit+0x1cc>)
 80052fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005302:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005304:	4b1a      	ldr	r3, [pc, #104]	; (8005370 <HAL_SPI_MspInit+0x1cc>)
 8005306:	2200      	movs	r2, #0
 8005308:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800530a:	4b19      	ldr	r3, [pc, #100]	; (8005370 <HAL_SPI_MspInit+0x1cc>)
 800530c:	2200      	movs	r2, #0
 800530e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8005310:	4b17      	ldr	r3, [pc, #92]	; (8005370 <HAL_SPI_MspInit+0x1cc>)
 8005312:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005316:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005318:	4b15      	ldr	r3, [pc, #84]	; (8005370 <HAL_SPI_MspInit+0x1cc>)
 800531a:	2200      	movs	r2, #0
 800531c:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800531e:	4b14      	ldr	r3, [pc, #80]	; (8005370 <HAL_SPI_MspInit+0x1cc>)
 8005320:	2200      	movs	r2, #0
 8005322:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8005324:	4812      	ldr	r0, [pc, #72]	; (8005370 <HAL_SPI_MspInit+0x1cc>)
 8005326:	f002 fba7 	bl	8007a78 <HAL_DMA_Init>
 800532a:	4603      	mov	r3, r0
 800532c:	2b00      	cmp	r3, #0
 800532e:	d001      	beq.n	8005334 <HAL_SPI_MspInit+0x190>
      Error_Handler();
 8005330:	f7ff fd90 	bl	8004e54 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4a0e      	ldr	r2, [pc, #56]	; (8005370 <HAL_SPI_MspInit+0x1cc>)
 8005338:	659a      	str	r2, [r3, #88]	; 0x58
 800533a:	4a0d      	ldr	r2, [pc, #52]	; (8005370 <HAL_SPI_MspInit+0x1cc>)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8005340:	2200      	movs	r2, #0
 8005342:	2105      	movs	r1, #5
 8005344:	2024      	movs	r0, #36	; 0x24
 8005346:	f002 fb6d 	bl	8007a24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800534a:	2024      	movs	r0, #36	; 0x24
 800534c:	f002 fb86 	bl	8007a5c <HAL_NVIC_EnableIRQ>
}
 8005350:	e0a2      	b.n	8005498 <HAL_SPI_MspInit+0x2f4>
 8005352:	bf00      	nop
 8005354:	40013000 	.word	0x40013000
 8005358:	40023800 	.word	0x40023800
 800535c:	40020000 	.word	0x40020000
 8005360:	200182e0 	.word	0x200182e0
 8005364:	40026410 	.word	0x40026410
 8005368:	40003800 	.word	0x40003800
 800536c:	40020400 	.word	0x40020400
 8005370:	2000b9b4 	.word	0x2000b9b4
 8005374:	40026058 	.word	0x40026058
  else if(hspi->Instance==SPI3)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a48      	ldr	r2, [pc, #288]	; (80054a0 <HAL_SPI_MspInit+0x2fc>)
 800537e:	4293      	cmp	r3, r2
 8005380:	f040 808a 	bne.w	8005498 <HAL_SPI_MspInit+0x2f4>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005384:	4b47      	ldr	r3, [pc, #284]	; (80054a4 <HAL_SPI_MspInit+0x300>)
 8005386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005388:	4a46      	ldr	r2, [pc, #280]	; (80054a4 <HAL_SPI_MspInit+0x300>)
 800538a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800538e:	6413      	str	r3, [r2, #64]	; 0x40
 8005390:	4b44      	ldr	r3, [pc, #272]	; (80054a4 <HAL_SPI_MspInit+0x300>)
 8005392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005394:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005398:	613b      	str	r3, [r7, #16]
 800539a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800539c:	4b41      	ldr	r3, [pc, #260]	; (80054a4 <HAL_SPI_MspInit+0x300>)
 800539e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a0:	4a40      	ldr	r2, [pc, #256]	; (80054a4 <HAL_SPI_MspInit+0x300>)
 80053a2:	f043 0301 	orr.w	r3, r3, #1
 80053a6:	6313      	str	r3, [r2, #48]	; 0x30
 80053a8:	4b3e      	ldr	r3, [pc, #248]	; (80054a4 <HAL_SPI_MspInit+0x300>)
 80053aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ac:	f003 0301 	and.w	r3, r3, #1
 80053b0:	60fb      	str	r3, [r7, #12]
 80053b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80053b4:	4b3b      	ldr	r3, [pc, #236]	; (80054a4 <HAL_SPI_MspInit+0x300>)
 80053b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b8:	4a3a      	ldr	r2, [pc, #232]	; (80054a4 <HAL_SPI_MspInit+0x300>)
 80053ba:	f043 0302 	orr.w	r3, r3, #2
 80053be:	6313      	str	r3, [r2, #48]	; 0x30
 80053c0:	4b38      	ldr	r3, [pc, #224]	; (80054a4 <HAL_SPI_MspInit+0x300>)
 80053c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c4:	f003 0302 	and.w	r3, r3, #2
 80053c8:	60bb      	str	r3, [r7, #8]
 80053ca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80053cc:	2310      	movs	r3, #16
 80053ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053d0:	2302      	movs	r3, #2
 80053d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053d4:	2300      	movs	r3, #0
 80053d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053d8:	2303      	movs	r3, #3
 80053da:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80053dc:	2306      	movs	r3, #6
 80053de:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053e4:	4619      	mov	r1, r3
 80053e6:	4830      	ldr	r0, [pc, #192]	; (80054a8 <HAL_SPI_MspInit+0x304>)
 80053e8:	f002 ff5a 	bl	80082a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80053ec:	2304      	movs	r3, #4
 80053ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053f0:	2302      	movs	r3, #2
 80053f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053f4:	2300      	movs	r3, #0
 80053f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053f8:	2303      	movs	r3, #3
 80053fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80053fc:	2307      	movs	r3, #7
 80053fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005400:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005404:	4619      	mov	r1, r3
 8005406:	4829      	ldr	r0, [pc, #164]	; (80054ac <HAL_SPI_MspInit+0x308>)
 8005408:	f002 ff4a 	bl	80082a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800540c:	2318      	movs	r3, #24
 800540e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005410:	2302      	movs	r3, #2
 8005412:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005414:	2300      	movs	r3, #0
 8005416:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005418:	2303      	movs	r3, #3
 800541a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800541c:	2306      	movs	r3, #6
 800541e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005420:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005424:	4619      	mov	r1, r3
 8005426:	4821      	ldr	r0, [pc, #132]	; (80054ac <HAL_SPI_MspInit+0x308>)
 8005428:	f002 ff3a 	bl	80082a0 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 800542c:	4b20      	ldr	r3, [pc, #128]	; (80054b0 <HAL_SPI_MspInit+0x30c>)
 800542e:	4a21      	ldr	r2, [pc, #132]	; (80054b4 <HAL_SPI_MspInit+0x310>)
 8005430:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 8005432:	4b1f      	ldr	r3, [pc, #124]	; (80054b0 <HAL_SPI_MspInit+0x30c>)
 8005434:	2200      	movs	r2, #0
 8005436:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005438:	4b1d      	ldr	r3, [pc, #116]	; (80054b0 <HAL_SPI_MspInit+0x30c>)
 800543a:	2200      	movs	r2, #0
 800543c:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800543e:	4b1c      	ldr	r3, [pc, #112]	; (80054b0 <HAL_SPI_MspInit+0x30c>)
 8005440:	2200      	movs	r2, #0
 8005442:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005444:	4b1a      	ldr	r3, [pc, #104]	; (80054b0 <HAL_SPI_MspInit+0x30c>)
 8005446:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800544a:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800544c:	4b18      	ldr	r3, [pc, #96]	; (80054b0 <HAL_SPI_MspInit+0x30c>)
 800544e:	2200      	movs	r2, #0
 8005450:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005452:	4b17      	ldr	r3, [pc, #92]	; (80054b0 <HAL_SPI_MspInit+0x30c>)
 8005454:	2200      	movs	r2, #0
 8005456:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_CIRCULAR;
 8005458:	4b15      	ldr	r3, [pc, #84]	; (80054b0 <HAL_SPI_MspInit+0x30c>)
 800545a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800545e:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005460:	4b13      	ldr	r3, [pc, #76]	; (80054b0 <HAL_SPI_MspInit+0x30c>)
 8005462:	2200      	movs	r2, #0
 8005464:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005466:	4b12      	ldr	r3, [pc, #72]	; (80054b0 <HAL_SPI_MspInit+0x30c>)
 8005468:	2200      	movs	r2, #0
 800546a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 800546c:	4810      	ldr	r0, [pc, #64]	; (80054b0 <HAL_SPI_MspInit+0x30c>)
 800546e:	f002 fb03 	bl	8007a78 <HAL_DMA_Init>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d001      	beq.n	800547c <HAL_SPI_MspInit+0x2d8>
      Error_Handler();
 8005478:	f7ff fcec 	bl	8004e54 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a0c      	ldr	r2, [pc, #48]	; (80054b0 <HAL_SPI_MspInit+0x30c>)
 8005480:	659a      	str	r2, [r3, #88]	; 0x58
 8005482:	4a0b      	ldr	r2, [pc, #44]	; (80054b0 <HAL_SPI_MspInit+0x30c>)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8005488:	2200      	movs	r2, #0
 800548a:	2105      	movs	r1, #5
 800548c:	2033      	movs	r0, #51	; 0x33
 800548e:	f002 fac9 	bl	8007a24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8005492:	2033      	movs	r0, #51	; 0x33
 8005494:	f002 fae2 	bl	8007a5c <HAL_NVIC_EnableIRQ>
}
 8005498:	bf00      	nop
 800549a:	3738      	adds	r7, #56	; 0x38
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	40003c00 	.word	0x40003c00
 80054a4:	40023800 	.word	0x40023800
 80054a8:	40020000 	.word	0x40020000
 80054ac:	40020400 	.word	0x40020400
 80054b0:	2001a428 	.word	0x2001a428
 80054b4:	40026010 	.word	0x40026010

080054b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b092      	sub	sp, #72	; 0x48
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054c0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80054c4:	2200      	movs	r2, #0
 80054c6:	601a      	str	r2, [r3, #0]
 80054c8:	605a      	str	r2, [r3, #4]
 80054ca:	609a      	str	r2, [r3, #8]
 80054cc:	60da      	str	r2, [r3, #12]
 80054ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a8f      	ldr	r2, [pc, #572]	; (8005714 <HAL_UART_MspInit+0x25c>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d128      	bne.n	800552c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80054da:	4b8f      	ldr	r3, [pc, #572]	; (8005718 <HAL_UART_MspInit+0x260>)
 80054dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054de:	4a8e      	ldr	r2, [pc, #568]	; (8005718 <HAL_UART_MspInit+0x260>)
 80054e0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80054e4:	6413      	str	r3, [r2, #64]	; 0x40
 80054e6:	4b8c      	ldr	r3, [pc, #560]	; (8005718 <HAL_UART_MspInit+0x260>)
 80054e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80054ee:	633b      	str	r3, [r7, #48]	; 0x30
 80054f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054f2:	4b89      	ldr	r3, [pc, #548]	; (8005718 <HAL_UART_MspInit+0x260>)
 80054f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054f6:	4a88      	ldr	r2, [pc, #544]	; (8005718 <HAL_UART_MspInit+0x260>)
 80054f8:	f043 0301 	orr.w	r3, r3, #1
 80054fc:	6313      	str	r3, [r2, #48]	; 0x30
 80054fe:	4b86      	ldr	r3, [pc, #536]	; (8005718 <HAL_UART_MspInit+0x260>)
 8005500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005502:	f003 0301 	and.w	r3, r3, #1
 8005506:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART4 GPIO Configuration    
    PA0/WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800550a:	2303      	movs	r3, #3
 800550c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800550e:	2302      	movs	r3, #2
 8005510:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005512:	2300      	movs	r3, #0
 8005514:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005516:	2303      	movs	r3, #3
 8005518:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800551a:	2308      	movs	r3, #8
 800551c:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800551e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005522:	4619      	mov	r1, r3
 8005524:	487d      	ldr	r0, [pc, #500]	; (800571c <HAL_UART_MspInit+0x264>)
 8005526:	f002 febb 	bl	80082a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800552a:	e167      	b.n	80057fc <HAL_UART_MspInit+0x344>
  else if(huart->Instance==UART7)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a7b      	ldr	r2, [pc, #492]	; (8005720 <HAL_UART_MspInit+0x268>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d131      	bne.n	800559a <HAL_UART_MspInit+0xe2>
    __HAL_RCC_UART7_CLK_ENABLE();
 8005536:	4b78      	ldr	r3, [pc, #480]	; (8005718 <HAL_UART_MspInit+0x260>)
 8005538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800553a:	4a77      	ldr	r2, [pc, #476]	; (8005718 <HAL_UART_MspInit+0x260>)
 800553c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005540:	6413      	str	r3, [r2, #64]	; 0x40
 8005542:	4b75      	ldr	r3, [pc, #468]	; (8005718 <HAL_UART_MspInit+0x260>)
 8005544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005546:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800554a:	62bb      	str	r3, [r7, #40]	; 0x28
 800554c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800554e:	4b72      	ldr	r3, [pc, #456]	; (8005718 <HAL_UART_MspInit+0x260>)
 8005550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005552:	4a71      	ldr	r2, [pc, #452]	; (8005718 <HAL_UART_MspInit+0x260>)
 8005554:	f043 0310 	orr.w	r3, r3, #16
 8005558:	6313      	str	r3, [r2, #48]	; 0x30
 800555a:	4b6f      	ldr	r3, [pc, #444]	; (8005718 <HAL_UART_MspInit+0x260>)
 800555c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800555e:	f003 0310 	and.w	r3, r3, #16
 8005562:	627b      	str	r3, [r7, #36]	; 0x24
 8005564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8005566:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800556a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800556c:	2302      	movs	r3, #2
 800556e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005570:	2300      	movs	r3, #0
 8005572:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005574:	2303      	movs	r3, #3
 8005576:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8005578:	2308      	movs	r3, #8
 800557a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800557c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005580:	4619      	mov	r1, r3
 8005582:	4868      	ldr	r0, [pc, #416]	; (8005724 <HAL_UART_MspInit+0x26c>)
 8005584:	f002 fe8c 	bl	80082a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART7_IRQn, 5, 0);
 8005588:	2200      	movs	r2, #0
 800558a:	2105      	movs	r1, #5
 800558c:	2052      	movs	r0, #82	; 0x52
 800558e:	f002 fa49 	bl	8007a24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8005592:	2052      	movs	r0, #82	; 0x52
 8005594:	f002 fa62 	bl	8007a5c <HAL_NVIC_EnableIRQ>
}
 8005598:	e130      	b.n	80057fc <HAL_UART_MspInit+0x344>
  else if(huart->Instance==USART1)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a62      	ldr	r2, [pc, #392]	; (8005728 <HAL_UART_MspInit+0x270>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d159      	bne.n	8005658 <HAL_UART_MspInit+0x1a0>
    __HAL_RCC_USART1_CLK_ENABLE();
 80055a4:	4b5c      	ldr	r3, [pc, #368]	; (8005718 <HAL_UART_MspInit+0x260>)
 80055a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055a8:	4a5b      	ldr	r2, [pc, #364]	; (8005718 <HAL_UART_MspInit+0x260>)
 80055aa:	f043 0310 	orr.w	r3, r3, #16
 80055ae:	6453      	str	r3, [r2, #68]	; 0x44
 80055b0:	4b59      	ldr	r3, [pc, #356]	; (8005718 <HAL_UART_MspInit+0x260>)
 80055b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055b4:	f003 0310 	and.w	r3, r3, #16
 80055b8:	623b      	str	r3, [r7, #32]
 80055ba:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055bc:	4b56      	ldr	r3, [pc, #344]	; (8005718 <HAL_UART_MspInit+0x260>)
 80055be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c0:	4a55      	ldr	r2, [pc, #340]	; (8005718 <HAL_UART_MspInit+0x260>)
 80055c2:	f043 0301 	orr.w	r3, r3, #1
 80055c6:	6313      	str	r3, [r2, #48]	; 0x30
 80055c8:	4b53      	ldr	r3, [pc, #332]	; (8005718 <HAL_UART_MspInit+0x260>)
 80055ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055cc:	f003 0301 	and.w	r3, r3, #1
 80055d0:	61fb      	str	r3, [r7, #28]
 80055d2:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80055d4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80055d8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055da:	2302      	movs	r3, #2
 80055dc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055de:	2300      	movs	r3, #0
 80055e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055e2:	2303      	movs	r3, #3
 80055e4:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80055e6:	2307      	movs	r3, #7
 80055e8:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055ea:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80055ee:	4619      	mov	r1, r3
 80055f0:	484a      	ldr	r0, [pc, #296]	; (800571c <HAL_UART_MspInit+0x264>)
 80055f2:	f002 fe55 	bl	80082a0 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80055f6:	4b4d      	ldr	r3, [pc, #308]	; (800572c <HAL_UART_MspInit+0x274>)
 80055f8:	4a4d      	ldr	r2, [pc, #308]	; (8005730 <HAL_UART_MspInit+0x278>)
 80055fa:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80055fc:	4b4b      	ldr	r3, [pc, #300]	; (800572c <HAL_UART_MspInit+0x274>)
 80055fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005602:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005604:	4b49      	ldr	r3, [pc, #292]	; (800572c <HAL_UART_MspInit+0x274>)
 8005606:	2200      	movs	r2, #0
 8005608:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800560a:	4b48      	ldr	r3, [pc, #288]	; (800572c <HAL_UART_MspInit+0x274>)
 800560c:	2200      	movs	r2, #0
 800560e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005610:	4b46      	ldr	r3, [pc, #280]	; (800572c <HAL_UART_MspInit+0x274>)
 8005612:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005616:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005618:	4b44      	ldr	r3, [pc, #272]	; (800572c <HAL_UART_MspInit+0x274>)
 800561a:	2200      	movs	r2, #0
 800561c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800561e:	4b43      	ldr	r3, [pc, #268]	; (800572c <HAL_UART_MspInit+0x274>)
 8005620:	2200      	movs	r2, #0
 8005622:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8005624:	4b41      	ldr	r3, [pc, #260]	; (800572c <HAL_UART_MspInit+0x274>)
 8005626:	f44f 7280 	mov.w	r2, #256	; 0x100
 800562a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800562c:	4b3f      	ldr	r3, [pc, #252]	; (800572c <HAL_UART_MspInit+0x274>)
 800562e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005632:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005634:	4b3d      	ldr	r3, [pc, #244]	; (800572c <HAL_UART_MspInit+0x274>)
 8005636:	2200      	movs	r2, #0
 8005638:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800563a:	483c      	ldr	r0, [pc, #240]	; (800572c <HAL_UART_MspInit+0x274>)
 800563c:	f002 fa1c 	bl	8007a78 <HAL_DMA_Init>
 8005640:	4603      	mov	r3, r0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d001      	beq.n	800564a <HAL_UART_MspInit+0x192>
      Error_Handler();
 8005646:	f7ff fc05 	bl	8004e54 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a37      	ldr	r2, [pc, #220]	; (800572c <HAL_UART_MspInit+0x274>)
 800564e:	66da      	str	r2, [r3, #108]	; 0x6c
 8005650:	4a36      	ldr	r2, [pc, #216]	; (800572c <HAL_UART_MspInit+0x274>)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6393      	str	r3, [r2, #56]	; 0x38
}
 8005656:	e0d1      	b.n	80057fc <HAL_UART_MspInit+0x344>
  else if(huart->Instance==USART2)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a35      	ldr	r2, [pc, #212]	; (8005734 <HAL_UART_MspInit+0x27c>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d16e      	bne.n	8005740 <HAL_UART_MspInit+0x288>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005662:	4b2d      	ldr	r3, [pc, #180]	; (8005718 <HAL_UART_MspInit+0x260>)
 8005664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005666:	4a2c      	ldr	r2, [pc, #176]	; (8005718 <HAL_UART_MspInit+0x260>)
 8005668:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800566c:	6413      	str	r3, [r2, #64]	; 0x40
 800566e:	4b2a      	ldr	r3, [pc, #168]	; (8005718 <HAL_UART_MspInit+0x260>)
 8005670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005676:	61bb      	str	r3, [r7, #24]
 8005678:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800567a:	4b27      	ldr	r3, [pc, #156]	; (8005718 <HAL_UART_MspInit+0x260>)
 800567c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800567e:	4a26      	ldr	r2, [pc, #152]	; (8005718 <HAL_UART_MspInit+0x260>)
 8005680:	f043 0301 	orr.w	r3, r3, #1
 8005684:	6313      	str	r3, [r2, #48]	; 0x30
 8005686:	4b24      	ldr	r3, [pc, #144]	; (8005718 <HAL_UART_MspInit+0x260>)
 8005688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800568a:	f003 0301 	and.w	r3, r3, #1
 800568e:	617b      	str	r3, [r7, #20]
 8005690:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005692:	230c      	movs	r3, #12
 8005694:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005696:	2302      	movs	r3, #2
 8005698:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800569a:	2300      	movs	r3, #0
 800569c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800569e:	2303      	movs	r3, #3
 80056a0:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80056a2:	2307      	movs	r3, #7
 80056a4:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056a6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80056aa:	4619      	mov	r1, r3
 80056ac:	481b      	ldr	r0, [pc, #108]	; (800571c <HAL_UART_MspInit+0x264>)
 80056ae:	f002 fdf7 	bl	80082a0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80056b2:	4b21      	ldr	r3, [pc, #132]	; (8005738 <HAL_UART_MspInit+0x280>)
 80056b4:	4a21      	ldr	r2, [pc, #132]	; (800573c <HAL_UART_MspInit+0x284>)
 80056b6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80056b8:	4b1f      	ldr	r3, [pc, #124]	; (8005738 <HAL_UART_MspInit+0x280>)
 80056ba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80056be:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80056c0:	4b1d      	ldr	r3, [pc, #116]	; (8005738 <HAL_UART_MspInit+0x280>)
 80056c2:	2200      	movs	r2, #0
 80056c4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80056c6:	4b1c      	ldr	r3, [pc, #112]	; (8005738 <HAL_UART_MspInit+0x280>)
 80056c8:	2200      	movs	r2, #0
 80056ca:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80056cc:	4b1a      	ldr	r3, [pc, #104]	; (8005738 <HAL_UART_MspInit+0x280>)
 80056ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80056d2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80056d4:	4b18      	ldr	r3, [pc, #96]	; (8005738 <HAL_UART_MspInit+0x280>)
 80056d6:	2200      	movs	r2, #0
 80056d8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80056da:	4b17      	ldr	r3, [pc, #92]	; (8005738 <HAL_UART_MspInit+0x280>)
 80056dc:	2200      	movs	r2, #0
 80056de:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80056e0:	4b15      	ldr	r3, [pc, #84]	; (8005738 <HAL_UART_MspInit+0x280>)
 80056e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80056e6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80056e8:	4b13      	ldr	r3, [pc, #76]	; (8005738 <HAL_UART_MspInit+0x280>)
 80056ea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80056ee:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80056f0:	4b11      	ldr	r3, [pc, #68]	; (8005738 <HAL_UART_MspInit+0x280>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80056f6:	4810      	ldr	r0, [pc, #64]	; (8005738 <HAL_UART_MspInit+0x280>)
 80056f8:	f002 f9be 	bl	8007a78 <HAL_DMA_Init>
 80056fc:	4603      	mov	r3, r0
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d001      	beq.n	8005706 <HAL_UART_MspInit+0x24e>
      Error_Handler();
 8005702:	f7ff fba7 	bl	8004e54 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a0b      	ldr	r2, [pc, #44]	; (8005738 <HAL_UART_MspInit+0x280>)
 800570a:	66da      	str	r2, [r3, #108]	; 0x6c
 800570c:	4a0a      	ldr	r2, [pc, #40]	; (8005738 <HAL_UART_MspInit+0x280>)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6393      	str	r3, [r2, #56]	; 0x38
}
 8005712:	e073      	b.n	80057fc <HAL_UART_MspInit+0x344>
 8005714:	40004c00 	.word	0x40004c00
 8005718:	40023800 	.word	0x40023800
 800571c:	40020000 	.word	0x40020000
 8005720:	40007800 	.word	0x40007800
 8005724:	40021000 	.word	0x40021000
 8005728:	40011000 	.word	0x40011000
 800572c:	2000fb80 	.word	0x2000fb80
 8005730:	40026440 	.word	0x40026440
 8005734:	40004400 	.word	0x40004400
 8005738:	20009660 	.word	0x20009660
 800573c:	40026088 	.word	0x40026088
  else if(huart->Instance==USART3)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a2f      	ldr	r2, [pc, #188]	; (8005804 <HAL_UART_MspInit+0x34c>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d158      	bne.n	80057fc <HAL_UART_MspInit+0x344>
    __HAL_RCC_USART3_CLK_ENABLE();
 800574a:	4b2f      	ldr	r3, [pc, #188]	; (8005808 <HAL_UART_MspInit+0x350>)
 800574c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800574e:	4a2e      	ldr	r2, [pc, #184]	; (8005808 <HAL_UART_MspInit+0x350>)
 8005750:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005754:	6413      	str	r3, [r2, #64]	; 0x40
 8005756:	4b2c      	ldr	r3, [pc, #176]	; (8005808 <HAL_UART_MspInit+0x350>)
 8005758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800575a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800575e:	613b      	str	r3, [r7, #16]
 8005760:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005762:	4b29      	ldr	r3, [pc, #164]	; (8005808 <HAL_UART_MspInit+0x350>)
 8005764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005766:	4a28      	ldr	r2, [pc, #160]	; (8005808 <HAL_UART_MspInit+0x350>)
 8005768:	f043 0308 	orr.w	r3, r3, #8
 800576c:	6313      	str	r3, [r2, #48]	; 0x30
 800576e:	4b26      	ldr	r3, [pc, #152]	; (8005808 <HAL_UART_MspInit+0x350>)
 8005770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005772:	f003 0308 	and.w	r3, r3, #8
 8005776:	60fb      	str	r3, [r7, #12]
 8005778:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800577a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800577e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005780:	2302      	movs	r3, #2
 8005782:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005784:	2300      	movs	r3, #0
 8005786:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005788:	2303      	movs	r3, #3
 800578a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800578c:	2307      	movs	r3, #7
 800578e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005790:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005794:	4619      	mov	r1, r3
 8005796:	481d      	ldr	r0, [pc, #116]	; (800580c <HAL_UART_MspInit+0x354>)
 8005798:	f002 fd82 	bl	80082a0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800579c:	4b1c      	ldr	r3, [pc, #112]	; (8005810 <HAL_UART_MspInit+0x358>)
 800579e:	4a1d      	ldr	r2, [pc, #116]	; (8005814 <HAL_UART_MspInit+0x35c>)
 80057a0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80057a2:	4b1b      	ldr	r3, [pc, #108]	; (8005810 <HAL_UART_MspInit+0x358>)
 80057a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80057a8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80057aa:	4b19      	ldr	r3, [pc, #100]	; (8005810 <HAL_UART_MspInit+0x358>)
 80057ac:	2200      	movs	r2, #0
 80057ae:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80057b0:	4b17      	ldr	r3, [pc, #92]	; (8005810 <HAL_UART_MspInit+0x358>)
 80057b2:	2200      	movs	r2, #0
 80057b4:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80057b6:	4b16      	ldr	r3, [pc, #88]	; (8005810 <HAL_UART_MspInit+0x358>)
 80057b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80057bc:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80057be:	4b14      	ldr	r3, [pc, #80]	; (8005810 <HAL_UART_MspInit+0x358>)
 80057c0:	2200      	movs	r2, #0
 80057c2:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80057c4:	4b12      	ldr	r3, [pc, #72]	; (8005810 <HAL_UART_MspInit+0x358>)
 80057c6:	2200      	movs	r2, #0
 80057c8:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80057ca:	4b11      	ldr	r3, [pc, #68]	; (8005810 <HAL_UART_MspInit+0x358>)
 80057cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80057d0:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80057d2:	4b0f      	ldr	r3, [pc, #60]	; (8005810 <HAL_UART_MspInit+0x358>)
 80057d4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80057d8:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80057da:	4b0d      	ldr	r3, [pc, #52]	; (8005810 <HAL_UART_MspInit+0x358>)
 80057dc:	2200      	movs	r2, #0
 80057de:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80057e0:	480b      	ldr	r0, [pc, #44]	; (8005810 <HAL_UART_MspInit+0x358>)
 80057e2:	f002 f949 	bl	8007a78 <HAL_DMA_Init>
 80057e6:	4603      	mov	r3, r0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d001      	beq.n	80057f0 <HAL_UART_MspInit+0x338>
      Error_Handler();
 80057ec:	f7ff fb32 	bl	8004e54 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4a07      	ldr	r2, [pc, #28]	; (8005810 <HAL_UART_MspInit+0x358>)
 80057f4:	66da      	str	r2, [r3, #108]	; 0x6c
 80057f6:	4a06      	ldr	r2, [pc, #24]	; (8005810 <HAL_UART_MspInit+0x358>)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6393      	str	r3, [r2, #56]	; 0x38
}
 80057fc:	bf00      	nop
 80057fe:	3748      	adds	r7, #72	; 0x48
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}
 8005804:	40004800 	.word	0x40004800
 8005808:	40023800 	.word	0x40023800
 800580c:	40020c00 	.word	0x40020c00
 8005810:	200097b4 	.word	0x200097b4
 8005814:	40026028 	.word	0x40026028

08005818 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b08c      	sub	sp, #48	; 0x30
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005820:	2300      	movs	r3, #0
 8005822:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005824:	2300      	movs	r3, #0
 8005826:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8005828:	2200      	movs	r2, #0
 800582a:	6879      	ldr	r1, [r7, #4]
 800582c:	2019      	movs	r0, #25
 800582e:	f002 f8f9 	bl	8007a24 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8005832:	2019      	movs	r0, #25
 8005834:	f002 f912 	bl	8007a5c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005838:	4b1f      	ldr	r3, [pc, #124]	; (80058b8 <HAL_InitTick+0xa0>)
 800583a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800583c:	4a1e      	ldr	r2, [pc, #120]	; (80058b8 <HAL_InitTick+0xa0>)
 800583e:	f043 0301 	orr.w	r3, r3, #1
 8005842:	6453      	str	r3, [r2, #68]	; 0x44
 8005844:	4b1c      	ldr	r3, [pc, #112]	; (80058b8 <HAL_InitTick+0xa0>)
 8005846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005848:	f003 0301 	and.w	r3, r3, #1
 800584c:	60fb      	str	r3, [r7, #12]
 800584e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005850:	f107 0210 	add.w	r2, r7, #16
 8005854:	f107 0314 	add.w	r3, r7, #20
 8005858:	4611      	mov	r1, r2
 800585a:	4618      	mov	r0, r3
 800585c:	f004 fd70 	bl	800a340 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8005860:	f004 fd5a 	bl	800a318 <HAL_RCC_GetPCLK2Freq>
 8005864:	4603      	mov	r3, r0
 8005866:	005b      	lsls	r3, r3, #1
 8005868:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800586a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800586c:	4a13      	ldr	r2, [pc, #76]	; (80058bc <HAL_InitTick+0xa4>)
 800586e:	fba2 2303 	umull	r2, r3, r2, r3
 8005872:	0c9b      	lsrs	r3, r3, #18
 8005874:	3b01      	subs	r3, #1
 8005876:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8005878:	4b11      	ldr	r3, [pc, #68]	; (80058c0 <HAL_InitTick+0xa8>)
 800587a:	4a12      	ldr	r2, [pc, #72]	; (80058c4 <HAL_InitTick+0xac>)
 800587c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800587e:	4b10      	ldr	r3, [pc, #64]	; (80058c0 <HAL_InitTick+0xa8>)
 8005880:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005884:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8005886:	4a0e      	ldr	r2, [pc, #56]	; (80058c0 <HAL_InitTick+0xa8>)
 8005888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800588a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800588c:	4b0c      	ldr	r3, [pc, #48]	; (80058c0 <HAL_InitTick+0xa8>)
 800588e:	2200      	movs	r2, #0
 8005890:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005892:	4b0b      	ldr	r3, [pc, #44]	; (80058c0 <HAL_InitTick+0xa8>)
 8005894:	2200      	movs	r2, #0
 8005896:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8005898:	4809      	ldr	r0, [pc, #36]	; (80058c0 <HAL_InitTick+0xa8>)
 800589a:	f007 fb05 	bl	800cea8 <HAL_TIM_Base_Init>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d104      	bne.n	80058ae <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80058a4:	4806      	ldr	r0, [pc, #24]	; (80058c0 <HAL_InitTick+0xa8>)
 80058a6:	f007 fb35 	bl	800cf14 <HAL_TIM_Base_Start_IT>
 80058aa:	4603      	mov	r3, r0
 80058ac:	e000      	b.n	80058b0 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3730      	adds	r7, #48	; 0x30
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	40023800 	.word	0x40023800
 80058bc:	431bde83 	.word	0x431bde83
 80058c0:	2001a498 	.word	0x2001a498
 80058c4:	40010000 	.word	0x40010000

080058c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80058c8:	b480      	push	{r7}
 80058ca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80058cc:	bf00      	nop
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr

080058d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80058d6:	b480      	push	{r7}
 80058d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80058da:	e7fe      	b.n	80058da <HardFault_Handler+0x4>

080058dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80058dc:	b480      	push	{r7}
 80058de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80058e0:	e7fe      	b.n	80058e0 <MemManage_Handler+0x4>

080058e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80058e2:	b480      	push	{r7}
 80058e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80058e6:	e7fe      	b.n	80058e6 <BusFault_Handler+0x4>

080058e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80058e8:	b480      	push	{r7}
 80058ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80058ec:	e7fe      	b.n	80058ec <UsageFault_Handler+0x4>

080058ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80058ee:	b480      	push	{r7}
 80058f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80058f2:	bf00      	nop
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr

080058fc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8005900:	4802      	ldr	r0, [pc, #8]	; (800590c <DMA1_Stream0_IRQHandler+0x10>)
 8005902:	f002 fa59 	bl	8007db8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8005906:	bf00      	nop
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	2001a428 	.word	0x2001a428

08005910 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8005914:	4802      	ldr	r0, [pc, #8]	; (8005920 <DMA1_Stream1_IRQHandler+0x10>)
 8005916:	f002 fa4f 	bl	8007db8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800591a:	bf00      	nop
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	200097b4 	.word	0x200097b4

08005924 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8005928:	4802      	ldr	r0, [pc, #8]	; (8005934 <DMA1_Stream3_IRQHandler+0x10>)
 800592a:	f002 fa45 	bl	8007db8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800592e:	bf00      	nop
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	2000b9b4 	.word	0x2000b9b4

08005938 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800593c:	4802      	ldr	r0, [pc, #8]	; (8005948 <DMA1_Stream5_IRQHandler+0x10>)
 800593e:	f002 fa3b 	bl	8007db8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005942:	bf00      	nop
 8005944:	bd80      	pop	{r7, pc}
 8005946:	bf00      	nop
 8005948:	20009660 	.word	0x20009660

0800594c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005950:	4802      	ldr	r0, [pc, #8]	; (800595c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8005952:	f007 fb09 	bl	800cf68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8005956:	bf00      	nop
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	2001a498 	.word	0x2001a498

08005960 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005964:	4802      	ldr	r0, [pc, #8]	; (8005970 <SPI1_IRQHandler+0x10>)
 8005966:	f006 ff03 	bl	800c770 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800596a:	bf00      	nop
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	2001613c 	.word	0x2001613c

08005974 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8005978:	4802      	ldr	r0, [pc, #8]	; (8005984 <SPI2_IRQHandler+0x10>)
 800597a:	f006 fef9 	bl	800c770 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800597e:	bf00      	nop
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	200096c8 	.word	0x200096c8

08005988 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 800598c:	4802      	ldr	r0, [pc, #8]	; (8005998 <SDMMC1_IRQHandler+0x10>)
 800598e:	f005 fb31 	bl	800aff4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8005992:	bf00      	nop
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	2000ba14 	.word	0x2000ba14

0800599c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80059a0:	4802      	ldr	r0, [pc, #8]	; (80059ac <SPI3_IRQHandler+0x10>)
 80059a2:	f006 fee5 	bl	800c770 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80059a6:	bf00      	nop
 80059a8:	bd80      	pop	{r7, pc}
 80059aa:	bf00      	nop
 80059ac:	2000fab8 	.word	0x2000fab8

080059b0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80059b4:	4802      	ldr	r0, [pc, #8]	; (80059c0 <DMA2_Stream0_IRQHandler+0x10>)
 80059b6:	f002 f9ff 	bl	8007db8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80059ba:	bf00      	nop
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	bf00      	nop
 80059c0:	200182e0 	.word	0x200182e0

080059c4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80059c8:	4802      	ldr	r0, [pc, #8]	; (80059d4 <DMA2_Stream2_IRQHandler+0x10>)
 80059ca:	f002 f9f5 	bl	8007db8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80059ce:	bf00      	nop
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	2000fb80 	.word	0x2000fb80

080059d8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 80059dc:	4802      	ldr	r0, [pc, #8]	; (80059e8 <DMA2_Stream3_IRQHandler+0x10>)
 80059de:	f002 f9eb 	bl	8007db8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80059e2:	bf00      	nop
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop
 80059e8:	2001a344 	.word	0x2001a344

080059ec <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80059f0:	4802      	ldr	r0, [pc, #8]	; (80059fc <DMA2_Stream4_IRQHandler+0x10>)
 80059f2:	f002 f9e1 	bl	8007db8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 80059f6:	bf00      	nop
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	2000fcfc 	.word	0x2000fcfc

08005a00 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005a04:	4802      	ldr	r0, [pc, #8]	; (8005a10 <OTG_FS_IRQHandler+0x10>)
 8005a06:	f002 ff86 	bl	8008916 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005a0a:	bf00      	nop
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	2001c2c8 	.word	0x2001c2c8

08005a14 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8005a18:	4802      	ldr	r0, [pc, #8]	; (8005a24 <DMA2_Stream6_IRQHandler+0x10>)
 8005a1a:	f002 f9cd 	bl	8007db8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8005a1e:	bf00      	nop
 8005a20:	bd80      	pop	{r7, pc}
 8005a22:	bf00      	nop
 8005a24:	20013e50 	.word	0x20013e50

08005a28 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8005a2c:	4802      	ldr	r0, [pc, #8]	; (8005a38 <UART7_IRQHandler+0x10>)
 8005a2e:	f008 f879 	bl	800db24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8005a32:	bf00      	nop
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	20009734 	.word	0x20009734

08005a3c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005a44:	4b11      	ldr	r3, [pc, #68]	; (8005a8c <_sbrk+0x50>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d102      	bne.n	8005a52 <_sbrk+0x16>
		heap_end = &end;
 8005a4c:	4b0f      	ldr	r3, [pc, #60]	; (8005a8c <_sbrk+0x50>)
 8005a4e:	4a10      	ldr	r2, [pc, #64]	; (8005a90 <_sbrk+0x54>)
 8005a50:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005a52:	4b0e      	ldr	r3, [pc, #56]	; (8005a8c <_sbrk+0x50>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005a58:	4b0c      	ldr	r3, [pc, #48]	; (8005a8c <_sbrk+0x50>)
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4413      	add	r3, r2
 8005a60:	466a      	mov	r2, sp
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d907      	bls.n	8005a76 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005a66:	f014 fb29 	bl	801a0bc <__errno>
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	230c      	movs	r3, #12
 8005a6e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005a70:	f04f 33ff 	mov.w	r3, #4294967295
 8005a74:	e006      	b.n	8005a84 <_sbrk+0x48>
	}

	heap_end += incr;
 8005a76:	4b05      	ldr	r3, [pc, #20]	; (8005a8c <_sbrk+0x50>)
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	4a03      	ldr	r2, [pc, #12]	; (8005a8c <_sbrk+0x50>)
 8005a80:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005a82:	68fb      	ldr	r3, [r7, #12]
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3710      	adds	r7, #16
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	2000034c 	.word	0x2000034c
 8005a90:	2001c6d0 	.word	0x2001c6d0

08005a94 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005a94:	b480      	push	{r7}
 8005a96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005a98:	4b15      	ldr	r3, [pc, #84]	; (8005af0 <SystemInit+0x5c>)
 8005a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a9e:	4a14      	ldr	r2, [pc, #80]	; (8005af0 <SystemInit+0x5c>)
 8005aa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005aa4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005aa8:	4b12      	ldr	r3, [pc, #72]	; (8005af4 <SystemInit+0x60>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a11      	ldr	r2, [pc, #68]	; (8005af4 <SystemInit+0x60>)
 8005aae:	f043 0301 	orr.w	r3, r3, #1
 8005ab2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005ab4:	4b0f      	ldr	r3, [pc, #60]	; (8005af4 <SystemInit+0x60>)
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005aba:	4b0e      	ldr	r3, [pc, #56]	; (8005af4 <SystemInit+0x60>)
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	490d      	ldr	r1, [pc, #52]	; (8005af4 <SystemInit+0x60>)
 8005ac0:	4b0d      	ldr	r3, [pc, #52]	; (8005af8 <SystemInit+0x64>)
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005ac6:	4b0b      	ldr	r3, [pc, #44]	; (8005af4 <SystemInit+0x60>)
 8005ac8:	4a0c      	ldr	r2, [pc, #48]	; (8005afc <SystemInit+0x68>)
 8005aca:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005acc:	4b09      	ldr	r3, [pc, #36]	; (8005af4 <SystemInit+0x60>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a08      	ldr	r2, [pc, #32]	; (8005af4 <SystemInit+0x60>)
 8005ad2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ad6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005ad8:	4b06      	ldr	r3, [pc, #24]	; (8005af4 <SystemInit+0x60>)
 8005ada:	2200      	movs	r2, #0
 8005adc:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005ade:	4b04      	ldr	r3, [pc, #16]	; (8005af0 <SystemInit+0x5c>)
 8005ae0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005ae4:	609a      	str	r2, [r3, #8]
#endif
}
 8005ae6:	bf00      	nop
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr
 8005af0:	e000ed00 	.word	0xe000ed00
 8005af4:	40023800 	.word	0x40023800
 8005af8:	fef6ffff 	.word	0xfef6ffff
 8005afc:	24003010 	.word	0x24003010

08005b00 <vTaskBattery>:
#include "tasks/task_battery.h"

float get_temp (uint16_t adc_value);


void vTaskBattery(void *argument) {
 8005b00:	b5b0      	push	{r4, r5, r7, lr}
 8005b02:	b09e      	sub	sp, #120	; 0x78
 8005b04:	af02      	add	r7, sp, #8
 8005b06:	6078      	str	r0, [r7, #4]
	uint32_t tick_count, tick_update;


	/* Initialise Variables */
	double mah;
	double curr = 0;
 8005b08:	f04f 0300 	mov.w	r3, #0
 8005b0c:	f04f 0400 	mov.w	r4, #0
 8005b10:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	double supp = 0;
 8005b14:	f04f 0300 	mov.w	r3, #0
 8005b18:	f04f 0400 	mov.w	r4, #0
 8005b1c:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	double bat = 0;
 8005b20:	f04f 0300 	mov.w	r3, #0
 8005b24:	f04f 0400 	mov.w	r4, #0
 8005b28:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48

	battery_data_t battery_data = { 0 };
 8005b2c:	f107 031c 	add.w	r3, r7, #28
 8005b30:	2200      	movs	r2, #0
 8005b32:	601a      	str	r2, [r3, #0]
 8005b34:	605a      	str	r2, [r3, #4]
 8005b36:	811a      	strh	r2, [r3, #8]

	int counter = 0;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	647b      	str	r3, [r7, #68]	; 0x44

	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 8005b3c:	f00f fdec 	bl	8015718 <osKernelGetTickCount>
 8005b40:	66f8      	str	r0, [r7, #108]	; 0x6c
	tick_update = osKernelGetTickFreq() / BATTERY_SAMPLE_RATE;
 8005b42:	f00f fe11 	bl	8015768 <osKernelGetTickFreq>
 8005b46:	4602      	mov	r2, r0
 8005b48:	4bc5      	ldr	r3, [pc, #788]	; (8005e60 <vTaskBattery+0x360>)
 8005b4a:	fba3 2302 	umull	r2, r3, r3, r2
 8005b4e:	095b      	lsrs	r3, r3, #5
 8005b50:	643b      	str	r3, [r7, #64]	; 0x40

	//ADC init
	uint32_t adc_value[5];

	HAL_ADC_Stop_DMA(&hadc1);
 8005b52:	48c4      	ldr	r0, [pc, #784]	; (8005e64 <vTaskBattery+0x364>)
 8005b54:	f001 fb80 	bl	8007258 <HAL_ADC_Stop_DMA>
	HAL_ADC_Start_DMA(&hadc1, adc_value, 5);
 8005b58:	f107 0308 	add.w	r3, r7, #8
 8005b5c:	2205      	movs	r2, #5
 8005b5e:	4619      	mov	r1, r3
 8005b60:	48c0      	ldr	r0, [pc, #768]	; (8005e64 <vTaskBattery+0x364>)
 8005b62:	f001 fa8b 	bl	800707c <HAL_ADC_Start_DMA>

	osDelay(500);
 8005b66:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005b6a:	f00f fead 	bl	80158c8 <osDelay>



	for (;;) {
		tick_count += tick_update;
 8005b6e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005b70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b72:	4413      	add	r3, r2
 8005b74:	66fb      	str	r3, [r7, #108]	; 0x6c

		double current2 = ((double)adc_value[0] * (2.5/4096.0) - (3.3*0.107)) / 0.264; // CURR2
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f7fa fce3 	bl	8000544 <__aeabi_ui2d>
 8005b7e:	f04f 0200 	mov.w	r2, #0
 8005b82:	4bb9      	ldr	r3, [pc, #740]	; (8005e68 <vTaskBattery+0x368>)
 8005b84:	f7fa fd58 	bl	8000638 <__aeabi_dmul>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	460c      	mov	r4, r1
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	4621      	mov	r1, r4
 8005b90:	a3ad      	add	r3, pc, #692	; (adr r3, 8005e48 <vTaskBattery+0x348>)
 8005b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b96:	f7fa fb97 	bl	80002c8 <__aeabi_dsub>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	460c      	mov	r4, r1
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	4621      	mov	r1, r4
 8005ba2:	a3ab      	add	r3, pc, #684	; (adr r3, 8005e50 <vTaskBattery+0x350>)
 8005ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba8:	f7fa fe70 	bl	800088c <__aeabi_ddiv>
 8005bac:	4603      	mov	r3, r0
 8005bae:	460c      	mov	r4, r1
 8005bb0:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		float supply_voltage = adc_value[1] * (2.5/4096) * 2; // 3V3
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f7fa fcc4 	bl	8000544 <__aeabi_ui2d>
 8005bbc:	f04f 0200 	mov.w	r2, #0
 8005bc0:	4ba9      	ldr	r3, [pc, #676]	; (8005e68 <vTaskBattery+0x368>)
 8005bc2:	f7fa fd39 	bl	8000638 <__aeabi_dmul>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	460c      	mov	r4, r1
 8005bca:	4618      	mov	r0, r3
 8005bcc:	4621      	mov	r1, r4
 8005bce:	4602      	mov	r2, r0
 8005bd0:	460b      	mov	r3, r1
 8005bd2:	f7fa fb7b 	bl	80002cc <__adddf3>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	460c      	mov	r4, r1
 8005bda:	4618      	mov	r0, r3
 8005bdc:	4621      	mov	r1, r4
 8005bde:	f7fa fffb 	bl	8000bd8 <__aeabi_d2f>
 8005be2:	4603      	mov	r3, r0
 8005be4:	637b      	str	r3, [r7, #52]	; 0x34
		float battery_voltage = adc_value[2] * (2.5/4096) * 5.2; // BAT
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	4618      	mov	r0, r3
 8005bea:	f7fa fcab 	bl	8000544 <__aeabi_ui2d>
 8005bee:	f04f 0200 	mov.w	r2, #0
 8005bf2:	4b9d      	ldr	r3, [pc, #628]	; (8005e68 <vTaskBattery+0x368>)
 8005bf4:	f7fa fd20 	bl	8000638 <__aeabi_dmul>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	460c      	mov	r4, r1
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	4621      	mov	r1, r4
 8005c00:	a395      	add	r3, pc, #596	; (adr r3, 8005e58 <vTaskBattery+0x358>)
 8005c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c06:	f7fa fd17 	bl	8000638 <__aeabi_dmul>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	460c      	mov	r4, r1
 8005c0e:	4618      	mov	r0, r3
 8005c10:	4621      	mov	r1, r4
 8005c12:	f7fa ffe1 	bl	8000bd8 <__aeabi_d2f>
 8005c16:	4603      	mov	r3, r0
 8005c18:	633b      	str	r3, [r7, #48]	; 0x30
		double current1 = ((double)adc_value[3] * (2.5/4096.0) - (3.3*0.107)) / 0.264; // CURR1
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f7fa fc91 	bl	8000544 <__aeabi_ui2d>
 8005c22:	f04f 0200 	mov.w	r2, #0
 8005c26:	4b90      	ldr	r3, [pc, #576]	; (8005e68 <vTaskBattery+0x368>)
 8005c28:	f7fa fd06 	bl	8000638 <__aeabi_dmul>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	460c      	mov	r4, r1
 8005c30:	4618      	mov	r0, r3
 8005c32:	4621      	mov	r1, r4
 8005c34:	a384      	add	r3, pc, #528	; (adr r3, 8005e48 <vTaskBattery+0x348>)
 8005c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c3a:	f7fa fb45 	bl	80002c8 <__aeabi_dsub>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	460c      	mov	r4, r1
 8005c42:	4618      	mov	r0, r3
 8005c44:	4621      	mov	r1, r4
 8005c46:	a382      	add	r3, pc, #520	; (adr r3, 8005e50 <vTaskBattery+0x350>)
 8005c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c4c:	f7fa fe1e 	bl	800088c <__aeabi_ddiv>
 8005c50:	4603      	mov	r3, r0
 8005c52:	460c      	mov	r4, r1
 8005c54:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		get_temp(adc_value[4]); // temp
 8005c58:	69bb      	ldr	r3, [r7, #24]
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f000 f917 	bl	8005e90 <get_temp>

		// Filter adc values
		if (counter < 50) {
 8005c62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c64:	2b31      	cmp	r3, #49	; 0x31
 8005c66:	dc33      	bgt.n	8005cd0 <vTaskBattery+0x1d0>
			counter++;
 8005c68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c6a:	3301      	adds	r3, #1
 8005c6c:	647b      	str	r3, [r7, #68]	; 0x44
			curr += current1 + current2;
 8005c6e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005c72:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005c76:	f7fa fb29 	bl	80002cc <__adddf3>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	460c      	mov	r4, r1
 8005c7e:	461a      	mov	r2, r3
 8005c80:	4623      	mov	r3, r4
 8005c82:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005c86:	f7fa fb21 	bl	80002cc <__adddf3>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	460c      	mov	r4, r1
 8005c8e:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
			supp += supply_voltage;
 8005c92:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005c94:	f7fa fc78 	bl	8000588 <__aeabi_f2d>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	460c      	mov	r4, r1
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	4623      	mov	r3, r4
 8005ca0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005ca4:	f7fa fb12 	bl	80002cc <__adddf3>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	460c      	mov	r4, r1
 8005cac:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
			bat += battery_voltage;
 8005cb0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005cb2:	f7fa fc69 	bl	8000588 <__aeabi_f2d>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	460c      	mov	r4, r1
 8005cba:	461a      	mov	r2, r3
 8005cbc:	4623      	mov	r3, r4
 8005cbe:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005cc2:	f7fa fb03 	bl	80002cc <__adddf3>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	460c      	mov	r4, r1
 8005cca:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
 8005cce:	e0b7      	b.n	8005e40 <vTaskBattery+0x340>
		} else {
			counter = 0;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	647b      	str	r3, [r7, #68]	; 0x44
			mah += (curr) / (BATTERY_SAMPLE_RATE * 3.6);
 8005cd4:	f04f 0200 	mov.w	r2, #0
 8005cd8:	4b64      	ldr	r3, [pc, #400]	; (8005e6c <vTaskBattery+0x36c>)
 8005cda:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005cde:	f7fa fdd5 	bl	800088c <__aeabi_ddiv>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	460c      	mov	r4, r1
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	4623      	mov	r3, r4
 8005cea:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005cee:	f7fa faed 	bl	80002cc <__adddf3>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	460c      	mov	r4, r1
 8005cf6:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
			battery_data.consumption = (uint16_t)mah;
 8005cfa:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005cfe:	f7fa ff4b 	bl	8000b98 <__aeabi_d2uiz>
 8005d02:	4603      	mov	r3, r0
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	847b      	strh	r3, [r7, #34]	; 0x22
			battery_data.current = (uint16_t)(curr*1000)/50;
 8005d08:	f04f 0200 	mov.w	r2, #0
 8005d0c:	4b58      	ldr	r3, [pc, #352]	; (8005e70 <vTaskBattery+0x370>)
 8005d0e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005d12:	f7fa fc91 	bl	8000638 <__aeabi_dmul>
 8005d16:	4603      	mov	r3, r0
 8005d18:	460c      	mov	r4, r1
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	4621      	mov	r1, r4
 8005d1e:	f7fa ff3b 	bl	8000b98 <__aeabi_d2uiz>
 8005d22:	4603      	mov	r3, r0
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	4a53      	ldr	r2, [pc, #332]	; (8005e74 <vTaskBattery+0x374>)
 8005d28:	fba2 2303 	umull	r2, r3, r2, r3
 8005d2c:	091b      	lsrs	r3, r3, #4
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	843b      	strh	r3, [r7, #32]
			battery_data.power = (curr*1000)/50 * (battery_voltage/50);
 8005d32:	f04f 0200 	mov.w	r2, #0
 8005d36:	4b4e      	ldr	r3, [pc, #312]	; (8005e70 <vTaskBattery+0x370>)
 8005d38:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005d3c:	f7fa fc7c 	bl	8000638 <__aeabi_dmul>
 8005d40:	4603      	mov	r3, r0
 8005d42:	460c      	mov	r4, r1
 8005d44:	4618      	mov	r0, r3
 8005d46:	4621      	mov	r1, r4
 8005d48:	f04f 0200 	mov.w	r2, #0
 8005d4c:	4b4a      	ldr	r3, [pc, #296]	; (8005e78 <vTaskBattery+0x378>)
 8005d4e:	f7fa fd9d 	bl	800088c <__aeabi_ddiv>
 8005d52:	4603      	mov	r3, r0
 8005d54:	460c      	mov	r4, r1
 8005d56:	4625      	mov	r5, r4
 8005d58:	461c      	mov	r4, r3
 8005d5a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8005d5e:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8005e7c <vTaskBattery+0x37c>
 8005d62:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005d66:	ee16 0a90 	vmov	r0, s13
 8005d6a:	f7fa fc0d 	bl	8000588 <__aeabi_f2d>
 8005d6e:	4602      	mov	r2, r0
 8005d70:	460b      	mov	r3, r1
 8005d72:	4620      	mov	r0, r4
 8005d74:	4629      	mov	r1, r5
 8005d76:	f7fa fc5f 	bl	8000638 <__aeabi_dmul>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	460c      	mov	r4, r1
 8005d7e:	4618      	mov	r0, r3
 8005d80:	4621      	mov	r1, r4
 8005d82:	f7fa ff09 	bl	8000b98 <__aeabi_d2uiz>
 8005d86:	4603      	mov	r3, r0
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	84bb      	strh	r3, [r7, #36]	; 0x24
			battery_data.supply = (uint16_t)(supp * 20);
 8005d8c:	f04f 0200 	mov.w	r2, #0
 8005d90:	4b3b      	ldr	r3, [pc, #236]	; (8005e80 <vTaskBattery+0x380>)
 8005d92:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005d96:	f7fa fc4f 	bl	8000638 <__aeabi_dmul>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	460c      	mov	r4, r1
 8005d9e:	4618      	mov	r0, r3
 8005da0:	4621      	mov	r1, r4
 8005da2:	f7fa fef9 	bl	8000b98 <__aeabi_d2uiz>
 8005da6:	4603      	mov	r3, r0
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	83bb      	strh	r3, [r7, #28]
			battery_data.battery = (uint16_t)(bat * 20);
 8005dac:	f04f 0200 	mov.w	r2, #0
 8005db0:	4b33      	ldr	r3, [pc, #204]	; (8005e80 <vTaskBattery+0x380>)
 8005db2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005db6:	f7fa fc3f 	bl	8000638 <__aeabi_dmul>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	460c      	mov	r4, r1
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	4621      	mov	r1, r4
 8005dc2:	f7fa fee9 	bl	8000b98 <__aeabi_d2uiz>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	83fb      	strh	r3, [r7, #30]
			curr = 0;
 8005dcc:	f04f 0300 	mov.w	r3, #0
 8005dd0:	f04f 0400 	mov.w	r4, #0
 8005dd4:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
			bat = 0;
 8005dd8:	f04f 0300 	mov.w	r3, #0
 8005ddc:	f04f 0400 	mov.w	r4, #0
 8005de0:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
			supp = 0;
 8005de4:	f04f 0300 	mov.w	r3, #0
 8005de8:	f04f 0400 	mov.w	r4, #0
 8005dec:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
			UsbPrint("[BATTERY] Supply: %d Battery: %d Current: %dmA, Consumption: %dmAh Power: %dmW\n",
					battery_data.supply, battery_data.battery, battery_data.current,
 8005df0:	8bbb      	ldrh	r3, [r7, #28]
			UsbPrint("[BATTERY] Supply: %d Battery: %d Current: %dmA, Consumption: %dmAh Power: %dmW\n",
 8005df2:	4619      	mov	r1, r3
					battery_data.supply, battery_data.battery, battery_data.current,
 8005df4:	8bfb      	ldrh	r3, [r7, #30]
			UsbPrint("[BATTERY] Supply: %d Battery: %d Current: %dmA, Consumption: %dmAh Power: %dmW\n",
 8005df6:	4618      	mov	r0, r3
					battery_data.supply, battery_data.battery, battery_data.current,
 8005df8:	8c3b      	ldrh	r3, [r7, #32]
			UsbPrint("[BATTERY] Supply: %d Battery: %d Current: %dmA, Consumption: %dmAh Power: %dmW\n",
 8005dfa:	461c      	mov	r4, r3
					battery_data.consumption, battery_data.power);
 8005dfc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005dfe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
			UsbPrint("[BATTERY] Supply: %d Battery: %d Current: %dmA, Consumption: %dmAh Power: %dmW\n",
 8005e00:	9201      	str	r2, [sp, #4]
 8005e02:	9300      	str	r3, [sp, #0]
 8005e04:	4623      	mov	r3, r4
 8005e06:	4602      	mov	r2, r0
 8005e08:	481e      	ldr	r0, [pc, #120]	; (8005e84 <vTaskBattery+0x384>)
 8005e0a:	f7fe f9ff 	bl	800420c <UsbPrint>

			/* Log Battery Power */
			logSensor(tick_count, 1, BATTERY, &battery_data);
 8005e0e:	f107 031c 	add.w	r3, r7, #28
 8005e12:	2204      	movs	r2, #4
 8005e14:	2101      	movs	r1, #1
 8005e16:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005e18:	f7fe f822 	bl	8003e60 <logSensor>

			/* Write Data into global Variable */
			if(AcquireMutex(&battery_mutex) == osOK ){
 8005e1c:	481a      	ldr	r0, [pc, #104]	; (8005e88 <vTaskBattery+0x388>)
 8005e1e:	f7fd ff13 	bl	8003c48 <AcquireMutex>
 8005e22:	4603      	mov	r3, r0
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d10b      	bne.n	8005e40 <vTaskBattery+0x340>
				global_battery_data = battery_data;
 8005e28:	4b18      	ldr	r3, [pc, #96]	; (8005e8c <vTaskBattery+0x38c>)
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	f107 031c 	add.w	r3, r7, #28
 8005e30:	cb03      	ldmia	r3!, {r0, r1}
 8005e32:	6010      	str	r0, [r2, #0]
 8005e34:	6051      	str	r1, [r2, #4]
 8005e36:	881b      	ldrh	r3, [r3, #0]
 8005e38:	8113      	strh	r3, [r2, #8]
				ReleaseMutex(&battery_mutex);
 8005e3a:	4813      	ldr	r0, [pc, #76]	; (8005e88 <vTaskBattery+0x388>)
 8005e3c:	f7fd ff1e 	bl	8003c7c <ReleaseMutex>
			}
		}

		/* Sleep */
		osDelayUntil(tick_count);
 8005e40:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005e42:	f00f fd6f 	bl	8015924 <osDelayUntil>
	for (;;) {
 8005e46:	e692      	b.n	8005b6e <vTaskBattery+0x6e>
 8005e48:	be0ded28 	.word	0xbe0ded28
 8005e4c:	3fd69930 	.word	0x3fd69930
 8005e50:	4189374c 	.word	0x4189374c
 8005e54:	3fd0e560 	.word	0x3fd0e560
 8005e58:	cccccccd 	.word	0xcccccccd
 8005e5c:	4014cccc 	.word	0x4014cccc
 8005e60:	10624dd3 	.word	0x10624dd3
 8005e64:	2000fb30 	.word	0x2000fb30
 8005e68:	3f440000 	.word	0x3f440000
 8005e6c:	409c2000 	.word	0x409c2000
 8005e70:	408f4000 	.word	0x408f4000
 8005e74:	51eb851f 	.word	0x51eb851f
 8005e78:	40490000 	.word	0x40490000
 8005e7c:	42480000 	.word	0x42480000
 8005e80:	40340000 	.word	0x40340000
 8005e84:	0801cde8 	.word	0x0801cde8
 8005e88:	2000972c 	.word	0x2000972c
 8005e8c:	2000fb24 	.word	0x2000fb24

08005e90 <get_temp>:
	}
}


float get_temp (uint16_t adc_value){
 8005e90:	b590      	push	{r4, r7, lr}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	4603      	mov	r3, r0
 8005e98:	80fb      	strh	r3, [r7, #6]
	float VSENSE;
	VSENSE = 2.5/4096 * adc_value;
 8005e9a:	88fb      	ldrh	r3, [r7, #6]
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f7fa fb61 	bl	8000564 <__aeabi_i2d>
 8005ea2:	f04f 0200 	mov.w	r2, #0
 8005ea6:	4b20      	ldr	r3, [pc, #128]	; (8005f28 <get_temp+0x98>)
 8005ea8:	f7fa fbc6 	bl	8000638 <__aeabi_dmul>
 8005eac:	4603      	mov	r3, r0
 8005eae:	460c      	mov	r4, r1
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	4621      	mov	r1, r4
 8005eb4:	f7fa fe90 	bl	8000bd8 <__aeabi_d2f>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	60fb      	str	r3, [r7, #12]
	return ((V25 - VSENSE) / AVG_SLOPE + 25);
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f7fa fb63 	bl	8000588 <__aeabi_f2d>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	460c      	mov	r4, r1
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	4623      	mov	r3, r4
 8005eca:	a113      	add	r1, pc, #76	; (adr r1, 8005f18 <get_temp+0x88>)
 8005ecc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ed0:	f7fa f9fa 	bl	80002c8 <__aeabi_dsub>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	460c      	mov	r4, r1
 8005ed8:	4618      	mov	r0, r3
 8005eda:	4621      	mov	r1, r4
 8005edc:	a310      	add	r3, pc, #64	; (adr r3, 8005f20 <get_temp+0x90>)
 8005ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee2:	f7fa fcd3 	bl	800088c <__aeabi_ddiv>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	460c      	mov	r4, r1
 8005eea:	4618      	mov	r0, r3
 8005eec:	4621      	mov	r1, r4
 8005eee:	f04f 0200 	mov.w	r2, #0
 8005ef2:	4b0e      	ldr	r3, [pc, #56]	; (8005f2c <get_temp+0x9c>)
 8005ef4:	f7fa f9ea 	bl	80002cc <__adddf3>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	460c      	mov	r4, r1
 8005efc:	4618      	mov	r0, r3
 8005efe:	4621      	mov	r1, r4
 8005f00:	f7fa fe6a 	bl	8000bd8 <__aeabi_d2f>
 8005f04:	4603      	mov	r3, r0
 8005f06:	ee07 3a90 	vmov	s15, r3
}
 8005f0a:	eeb0 0a67 	vmov.f32	s0, s15
 8005f0e:	3714      	adds	r7, #20
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd90      	pop	{r4, r7, pc}
 8005f14:	f3af 8000 	nop.w
 8005f18:	ae147ae1 	.word	0xae147ae1
 8005f1c:	3ff6e147 	.word	0x3ff6e147
 8005f20:	75f6fd22 	.word	0x75f6fd22
 8005f24:	3f719ce0 	.word	0x3f719ce0
 8005f28:	3f440000 	.word	0x3f440000
 8005f2c:	40390000 	.word	0x40390000

08005f30 <vTaskController>:
#include "tasks/task_controller.h"

/* Abbreviation 'aw' is used to described everything related to the antiwindup */


void vTaskController(void *argument) {
 8005f30:	b580      	push	{r7, lr}
 8005f32:	f5ad 6d8f 	sub.w	sp, sp, #1144	; 0x478
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	1d3b      	adds	r3, r7, #4
 8005f3a:	6018      	str	r0, [r3, #0]
	/* For periodic update */
	uint32_t tick_count, tick_update;

	state_est_data_t state_est_data_local;
    flight_phase_detection_t current_flight_phase_detection = { 0 };
 8005f3c:	f507 6385 	add.w	r3, r7, #1064	; 0x428
 8005f40:	2200      	movs	r2, #0
 8005f42:	601a      	str	r2, [r3, #0]
 8005f44:	605a      	str	r2, [r3, #4]
 8005f46:	609a      	str	r2, [r3, #8]

    /* Initialize the control_data struct */
    control_data_t control_data = { 0 };
 8005f48:	f107 0308 	add.w	r3, r7, #8
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8005f52:	461a      	mov	r2, r3
 8005f54:	2100      	movs	r1, #0
 8005f56:	f014 f8f6 	bl	801a146 <memset>
    control_data_init(&control_data);
 8005f5a:	f107 0308 	add.w	r3, r7, #8
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7fb fee4 	bl	8001d2c <control_data_init>

	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 8005f64:	f00f fbd8 	bl	8015718 <osKernelGetTickCount>
 8005f68:	f8c7 0474 	str.w	r0, [r7, #1140]	; 0x474
	tick_update = osKernelGetTickFreq() / CONTROLLER_SAMPLING_FREQ;
 8005f6c:	f00f fbfc 	bl	8015768 <osKernelGetTickFreq>
 8005f70:	4602      	mov	r2, r0
 8005f72:	4b41      	ldr	r3, [pc, #260]	; (8006078 <vTaskController+0x148>)
 8005f74:	fba3 2302 	umull	r2, r3, r3, r2
 8005f78:	095b      	lsrs	r3, r3, #5
 8005f7a:	f8c7 3470 	str.w	r3, [r7, #1136]	; 0x470


	while (1) {
		/* Tick Update */
		tick_count += tick_update;
 8005f7e:	f8d7 2474 	ldr.w	r2, [r7, #1140]	; 0x474
 8005f82:	f8d7 3470 	ldr.w	r3, [r7, #1136]	; 0x470
 8005f86:	4413      	add	r3, r2
 8005f88:	f8c7 3474 	str.w	r3, [r7, #1140]	; 0x474

		/* Update Sensor Fusion Variables */
		ReadMutex(&state_est_mutex, &state_est_data_global, &state_est_data_local, sizeof(state_est_data_local));
 8005f8c:	f207 4234 	addw	r2, r7, #1076	; 0x434
 8005f90:	233c      	movs	r3, #60	; 0x3c
 8005f92:	493a      	ldr	r1, [pc, #232]	; (800607c <vTaskController+0x14c>)
 8005f94:	483a      	ldr	r0, [pc, #232]	; (8006080 <vTaskController+0x150>)
 8005f96:	f7fd fe7f 	bl	8003c98 <ReadMutex>

		control_data.sf_ref_altitude_AGL = ((float)state_est_data_global.position_world[2]) / 1000;
 8005f9a:	4b38      	ldr	r3, [pc, #224]	; (800607c <vTaskController+0x14c>)
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	ee07 3a90 	vmov	s15, r3
 8005fa2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005fa6:	eddf 6a37 	vldr	s13, [pc, #220]	; 8006084 <vTaskController+0x154>
 8005faa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005fae:	f107 0308 	add.w	r3, r7, #8
 8005fb2:	edc3 7a03 	vstr	s15, [r3, #12]
		control_data.sf_velocity = ((float)state_est_data_global.velocity_world[2]) / 1000;
 8005fb6:	4b31      	ldr	r3, [pc, #196]	; (800607c <vTaskController+0x14c>)
 8005fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fba:	ee07 3a90 	vmov	s15, r3
 8005fbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005fc2:	eddf 6a30 	vldr	s13, [pc, #192]	; 8006084 <vTaskController+0x154>
 8005fc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005fca:	f107 0308 	add.w	r3, r7, #8
 8005fce:	edc3 7a04 	vstr	s15, [r3, #16]

		/* Update flight Phase */
		ReadMutex(&fsm_mutex, &global_flight_phase_detection, &current_flight_phase_detection, sizeof(state_est_data_local));
 8005fd2:	f507 6285 	add.w	r2, r7, #1064	; 0x428
 8005fd6:	233c      	movs	r3, #60	; 0x3c
 8005fd8:	492b      	ldr	r1, [pc, #172]	; (8006088 <vTaskController+0x158>)
 8005fda:	482c      	ldr	r0, [pc, #176]	; (800608c <vTaskController+0x15c>)
 8005fdc:	f7fd fe5c 	bl	8003c98 <ReadMutex>

		/** MAKE SURE THE RIGHT CONTROLLER IS ACTIVE IS ACTIVE!!!!! **/
        if(LQR_ACTIVE) {
            compute_control_input(&control_data, &current_flight_phase_detection);
 8005fe0:	f507 6285 	add.w	r2, r7, #1064	; 0x428
 8005fe4:	f107 0308 	add.w	r3, r7, #8
 8005fe8:	4611      	mov	r1, r2
 8005fea:	4618      	mov	r0, r3
 8005fec:	f7fb fd8c 	bl	8001b08 <compute_control_input>
        else {
            compute_test_control_input(&control_data);
        }

		/* Write Control Input into Global Variable */
		if(AcquireMutex(&controller_mutex) == osOK){
 8005ff0:	4827      	ldr	r0, [pc, #156]	; (8006090 <vTaskController+0x160>)
 8005ff2:	f7fd fe29 	bl	8003c48 <AcquireMutex>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d110      	bne.n	800601e <vTaskController+0xee>
			controller_output_global = (int32_t)(control_data.control_input * 1000);
 8005ffc:	f107 0308 	add.w	r3, r7, #8
 8006000:	edd3 7a00 	vldr	s15, [r3]
 8006004:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8006084 <vTaskController+0x154>
 8006008:	ee67 7a87 	vmul.f32	s15, s15, s14
 800600c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006010:	ee17 2a90 	vmov	r2, s15
 8006014:	4b1f      	ldr	r3, [pc, #124]	; (8006094 <vTaskController+0x164>)
 8006016:	601a      	str	r2, [r3, #0]
			ReleaseMutex(&controller_mutex);
 8006018:	481d      	ldr	r0, [pc, #116]	; (8006090 <vTaskController+0x160>)
 800601a:	f7fd fe2f 	bl	8003c7c <ReleaseMutex>
		}


		/* Log to SD Card */
		logControllerOutput(osKernelGetTickCount(),
 800601e:	f00f fb7b 	bl	8015718 <osKernelGetTickCount>
				(int32_t)(control_data.control_input * 1000),
 8006022:	f107 0308 	add.w	r3, r7, #8
 8006026:	edd3 7a00 	vldr	s15, [r3]
 800602a:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8006084 <vTaskController+0x154>
 800602e:	ee67 7a87 	vmul.f32	s15, s15, s14
		logControllerOutput(osKernelGetTickCount(),
 8006032:	eefd 6ae7 	vcvt.s32.f32	s13, s15
				(int32_t)(control_data.reference_error * 1000),
 8006036:	f107 0308 	add.w	r3, r7, #8
 800603a:	edd3 7a01 	vldr	s15, [r3, #4]
 800603e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8006084 <vTaskController+0x154>
 8006042:	ee67 7a87 	vmul.f32	s15, s15, s14
		logControllerOutput(osKernelGetTickCount(),
 8006046:	eebd 6ae7 	vcvt.s32.f32	s12, s15
				(int32_t)(control_data.integrated_error * 1000));
 800604a:	f107 0308 	add.w	r3, r7, #8
 800604e:	edd3 7a02 	vldr	s15, [r3, #8]
 8006052:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8006084 <vTaskController+0x154>
 8006056:	ee67 7a87 	vmul.f32	s15, s15, s14
		logControllerOutput(osKernelGetTickCount(),
 800605a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800605e:	ee17 3a90 	vmov	r3, s15
 8006062:	ee16 2a10 	vmov	r2, s12
 8006066:	ee16 1a90 	vmov	r1, s13
 800606a:	f7fe f875 	bl	8004158 <logControllerOutput>


		/* Sleep */
		osDelayUntil(tick_count);
 800606e:	f8d7 0474 	ldr.w	r0, [r7, #1140]	; 0x474
 8006072:	f00f fc57 	bl	8015924 <osDelayUntil>
		tick_count += tick_update;
 8006076:	e782      	b.n	8005f7e <vTaskController+0x4e>
 8006078:	51eb851f 	.word	0x51eb851f
 800607c:	200002f0 	.word	0x200002f0
 8006080:	20011d68 	.word	0x20011d68
 8006084:	447a0000 	.word	0x447a0000
 8006088:	20000340 	.word	0x20000340
 800608c:	200096c0 	.word	0x200096c0
 8006090:	2000fb1c 	.word	0x2000fb1c
 8006094:	2000032c 	.word	0x2000032c

08006098 <vTaskFSM>:
 */

#include "tasks/task_fsm.h"


void vTaskFSM(void *argument) {
 8006098:	b590      	push	{r4, r7, lr}
 800609a:	b09f      	sub	sp, #124	; 0x7c
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
	/* For periodic update */
	uint32_t tick_count, tick_update;

	/* Phase detection struct */
	flight_phase_detection_t flight_phase_detection = { 0 };
 80060a0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80060a4:	2200      	movs	r2, #0
 80060a6:	601a      	str	r2, [r3, #0]
 80060a8:	605a      	str	r2, [r3, #4]
 80060aa:	609a      	str	r2, [r3, #8]
	reset_flight_phase_detection(&flight_phase_detection);
 80060ac:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80060b0:	4618      	mov	r0, r3
 80060b2:	f7fc fa7b 	bl	80025ac <reset_flight_phase_detection>

	/*State Estimation data */
	state_est_data_t state_est_data_fsm = { 0 };
 80060b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80060ba:	223c      	movs	r2, #60	; 0x3c
 80060bc:	2100      	movs	r1, #0
 80060be:	4618      	mov	r0, r3
 80060c0:	f014 f841 	bl	801a146 <memset>

	/* environment data */
	env_t environment;
	env_t dummy_env;
	init_env(&dummy_env);
 80060c4:	f107 0308 	add.w	r3, r7, #8
 80060c8:	4618      	mov	r0, r3
 80060ca:	f7fb ffb1 	bl	8002030 <init_env>
	init_env(&environment);
 80060ce:	f107 0318 	add.w	r3, r7, #24
 80060d2:	4618      	mov	r0, r3
 80060d4:	f7fb ffac 	bl	8002030 <init_env>


	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 80060d8:	f00f fb1e 	bl	8015718 <osKernelGetTickCount>
 80060dc:	6778      	str	r0, [r7, #116]	; 0x74
	tick_update = osKernelGetTickFreq() / FSM_SAMPLING_FREQ;
 80060de:	f00f fb43 	bl	8015768 <osKernelGetTickFreq>
 80060e2:	4602      	mov	r2, r0
 80060e4:	4b1d      	ldr	r3, [pc, #116]	; (800615c <vTaskFSM+0xc4>)
 80060e6:	fba3 2302 	umull	r2, r3, r3, r2
 80060ea:	095b      	lsrs	r3, r3, #5
 80060ec:	673b      	str	r3, [r7, #112]	; 0x70

	while (1) {
		/* Tick Update */
		tick_count += tick_update;
 80060ee:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80060f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80060f2:	4413      	add	r3, r2
 80060f4:	677b      	str	r3, [r7, #116]	; 0x74


		/* Update Local State Estimation Data */
		ReadMutex(&state_est_mutex, &state_est_data_global, &state_est_data_fsm, sizeof(state_est_data_global));
 80060f6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80060fa:	233c      	movs	r3, #60	; 0x3c
 80060fc:	4918      	ldr	r1, [pc, #96]	; (8006160 <vTaskFSM+0xc8>)
 80060fe:	4819      	ldr	r0, [pc, #100]	; (8006164 <vTaskFSM+0xcc>)
 8006100:	f7fd fdca 	bl	8003c98 <ReadMutex>


		/* Update Local Environment Data */
		ReadMutex(&env_mutex, &global_env, &environment, sizeof(global_env));
 8006104:	f107 0218 	add.w	r2, r7, #24
 8006108:	2310      	movs	r3, #16
 800610a:	4917      	ldr	r1, [pc, #92]	; (8006168 <vTaskFSM+0xd0>)
 800610c:	4817      	ldr	r0, [pc, #92]	; (800616c <vTaskFSM+0xd4>)
 800610e:	f7fd fdc3 	bl	8003c98 <ReadMutex>

		/* get Flight Phase update */
		detect_flight_phase(&flight_phase_detection, &state_est_data_fsm, &environment);
 8006112:	f107 0218 	add.w	r2, r7, #24
 8006116:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800611a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800611e:	4618      	mov	r0, r3
 8006120:	f7fc f942 	bl	80023a8 <detect_flight_phase>


		/* Write updated flight Phase detection */
		if(AcquireMutex(&fsm_mutex) == osOK){
 8006124:	4812      	ldr	r0, [pc, #72]	; (8006170 <vTaskFSM+0xd8>)
 8006126:	f7fd fd8f 	bl	8003c48 <AcquireMutex>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d10a      	bne.n	8006146 <vTaskFSM+0xae>
			global_flight_phase_detection = flight_phase_detection;
 8006130:	4b10      	ldr	r3, [pc, #64]	; (8006174 <vTaskFSM+0xdc>)
 8006132:	461c      	mov	r4, r3
 8006134:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8006138:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800613c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			ReleaseMutex(&fsm_mutex);
 8006140:	480b      	ldr	r0, [pc, #44]	; (8006170 <vTaskFSM+0xd8>)
 8006142:	f7fd fd9b 	bl	8003c7c <ReleaseMutex>
		}

		logRocketState(osKernelGetTickCount(), flight_phase_detection);
 8006146:	f00f fae7 	bl	8015718 <osKernelGetTickCount>
 800614a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800614e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006150:	f7fd ffa2 	bl	8004098 <logRocketState>

		/* Sleep */
		osDelayUntil(tick_count);
 8006154:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8006156:	f00f fbe5 	bl	8015924 <osDelayUntil>
		tick_count += tick_update;
 800615a:	e7c8      	b.n	80060ee <vTaskFSM+0x56>
 800615c:	51eb851f 	.word	0x51eb851f
 8006160:	200002f0 	.word	0x200002f0
 8006164:	20011d68 	.word	0x20011d68
 8006168:	20000330 	.word	0x20000330
 800616c:	2000baac 	.word	0x2000baac
 8006170:	200096c0 	.word	0x200096c0
 8006174:	20000340 	.word	0x20000340

08006178 <vTaskGps>:

UBLOX GPS1 = {0,&huart1};
UBLOX GPS2 = {1,&huart2};
UBLOX GPS3 = {2,&huart3};

void vTaskGps(void *argument) {
 8006178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800617a:	b08d      	sub	sp, #52	; 0x34
 800617c:	af06      	add	r7, sp, #24
 800617e:	60f8      	str	r0, [r7, #12]

	/* Initialise Variables */


	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 8006180:	f00f faca 	bl	8015718 <osKernelGetTickCount>
 8006184:	6178      	str	r0, [r7, #20]
	tick_update = osKernelGetTickFreq() / GPS_SAMPLE_RATE;
 8006186:	f00f faef 	bl	8015768 <osKernelGetTickFreq>
 800618a:	4603      	mov	r3, r0
 800618c:	085b      	lsrs	r3, r3, #1
 800618e:	613b      	str	r3, [r7, #16]
	osDelay(500);
 8006190:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006194:	f00f fb98 	bl	80158c8 <osDelay>

	gps_dma_init(&GPS1);
 8006198:	4862      	ldr	r0, [pc, #392]	; (8006324 <vTaskGps+0x1ac>)
 800619a:	f7fb fbe7 	bl	800196c <gps_dma_init>
	gps_dma_init(&GPS2);
 800619e:	4862      	ldr	r0, [pc, #392]	; (8006328 <vTaskGps+0x1b0>)
 80061a0:	f7fb fbe4 	bl	800196c <gps_dma_init>
	gps_dma_init(&GPS3);
 80061a4:	4861      	ldr	r0, [pc, #388]	; (800632c <vTaskGps+0x1b4>)
 80061a6:	f7fb fbe1 	bl	800196c <gps_dma_init>

	for (;;) {
		tick_count += tick_update;
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	4413      	add	r3, r2
 80061b0:	617b      	str	r3, [r7, #20]

		/* Read GPS */
		gps_read_sensor(&GPS1);
 80061b2:	485c      	ldr	r0, [pc, #368]	; (8006324 <vTaskGps+0x1ac>)
 80061b4:	f7fb fbfe 	bl	80019b4 <gps_read_sensor>
		gps_read_sensor(&GPS2);
 80061b8:	485b      	ldr	r0, [pc, #364]	; (8006328 <vTaskGps+0x1b0>)
 80061ba:	f7fb fbfb 	bl	80019b4 <gps_read_sensor>
		gps_read_sensor(&GPS3);
 80061be:	485b      	ldr	r0, [pc, #364]	; (800632c <vTaskGps+0x1b4>)
 80061c0:	f7fb fbf8 	bl	80019b4 <gps_read_sensor>


		UsbPrint("[GPS1] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d, Alt: %d\n",
 80061c4:	4b57      	ldr	r3, [pc, #348]	; (8006324 <vTaskGps+0x1ac>)
 80061c6:	6898      	ldr	r0, [r3, #8]
 80061c8:	4b56      	ldr	r3, [pc, #344]	; (8006324 <vTaskGps+0x1ac>)
 80061ca:	68dc      	ldr	r4, [r3, #12]
 80061cc:	4b55      	ldr	r3, [pc, #340]	; (8006324 <vTaskGps+0x1ac>)
 80061ce:	691d      	ldr	r5, [r3, #16]
								GPS1.data.hour, GPS1.data.minute, GPS1.data.second, GPS1.data.lat_deg,
 80061d0:	4b54      	ldr	r3, [pc, #336]	; (8006324 <vTaskGps+0x1ac>)
 80061d2:	7d1b      	ldrb	r3, [r3, #20]
		UsbPrint("[GPS1] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d, Alt: %d\n",
 80061d4:	461e      	mov	r6, r3
 80061d6:	4b53      	ldr	r3, [pc, #332]	; (8006324 <vTaskGps+0x1ac>)
 80061d8:	699b      	ldr	r3, [r3, #24]
								GPS1.data.lat_decimal, GPS1.data.lon_deg, GPS1.data.lon_decimal, GPS1.data.satellite, GPS1.data.altitude);
 80061da:	4a52      	ldr	r2, [pc, #328]	; (8006324 <vTaskGps+0x1ac>)
 80061dc:	7f12      	ldrb	r2, [r2, #28]
		UsbPrint("[GPS1] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d, Alt: %d\n",
 80061de:	60ba      	str	r2, [r7, #8]
 80061e0:	4a50      	ldr	r2, [pc, #320]	; (8006324 <vTaskGps+0x1ac>)
 80061e2:	6a12      	ldr	r2, [r2, #32]
								GPS1.data.lat_decimal, GPS1.data.lon_deg, GPS1.data.lon_decimal, GPS1.data.satellite, GPS1.data.altitude);
 80061e4:	494f      	ldr	r1, [pc, #316]	; (8006324 <vTaskGps+0x1ac>)
 80061e6:	f891 1025 	ldrb.w	r1, [r1, #37]	; 0x25
		UsbPrint("[GPS1] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d, Alt: %d\n",
 80061ea:	6079      	str	r1, [r7, #4]
								GPS1.data.lat_decimal, GPS1.data.lon_deg, GPS1.data.lon_decimal, GPS1.data.satellite, GPS1.data.altitude);
 80061ec:	494d      	ldr	r1, [pc, #308]	; (8006324 <vTaskGps+0x1ac>)
 80061ee:	8d09      	ldrh	r1, [r1, #40]	; 0x28
		UsbPrint("[GPS1] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d, Alt: %d\n",
 80061f0:	9105      	str	r1, [sp, #20]
 80061f2:	6879      	ldr	r1, [r7, #4]
 80061f4:	9104      	str	r1, [sp, #16]
 80061f6:	9203      	str	r2, [sp, #12]
 80061f8:	68ba      	ldr	r2, [r7, #8]
 80061fa:	9202      	str	r2, [sp, #8]
 80061fc:	9301      	str	r3, [sp, #4]
 80061fe:	9600      	str	r6, [sp, #0]
 8006200:	462b      	mov	r3, r5
 8006202:	4622      	mov	r2, r4
 8006204:	4601      	mov	r1, r0
 8006206:	484a      	ldr	r0, [pc, #296]	; (8006330 <vTaskGps+0x1b8>)
 8006208:	f7fe f800 	bl	800420c <UsbPrint>

		UsbPrint("[GPS2] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d Alt: %d\n",
 800620c:	4b46      	ldr	r3, [pc, #280]	; (8006328 <vTaskGps+0x1b0>)
 800620e:	6898      	ldr	r0, [r3, #8]
 8006210:	4b45      	ldr	r3, [pc, #276]	; (8006328 <vTaskGps+0x1b0>)
 8006212:	68dc      	ldr	r4, [r3, #12]
 8006214:	4b44      	ldr	r3, [pc, #272]	; (8006328 <vTaskGps+0x1b0>)
 8006216:	691d      	ldr	r5, [r3, #16]
								GPS2.data.hour, GPS2.data.minute, GPS2.data.second, GPS2.data.lat_deg,
 8006218:	4b43      	ldr	r3, [pc, #268]	; (8006328 <vTaskGps+0x1b0>)
 800621a:	7d1b      	ldrb	r3, [r3, #20]
		UsbPrint("[GPS2] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d Alt: %d\n",
 800621c:	461e      	mov	r6, r3
 800621e:	4b42      	ldr	r3, [pc, #264]	; (8006328 <vTaskGps+0x1b0>)
 8006220:	699b      	ldr	r3, [r3, #24]
								GPS2.data.lat_decimal, GPS2.data.lon_deg, GPS2.data.lon_decimal, GPS2.data.satellite, GPS2.data.altitude);
 8006222:	4a41      	ldr	r2, [pc, #260]	; (8006328 <vTaskGps+0x1b0>)
 8006224:	7f12      	ldrb	r2, [r2, #28]
		UsbPrint("[GPS2] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d Alt: %d\n",
 8006226:	60ba      	str	r2, [r7, #8]
 8006228:	4a3f      	ldr	r2, [pc, #252]	; (8006328 <vTaskGps+0x1b0>)
 800622a:	6a12      	ldr	r2, [r2, #32]
								GPS2.data.lat_decimal, GPS2.data.lon_deg, GPS2.data.lon_decimal, GPS2.data.satellite, GPS2.data.altitude);
 800622c:	493e      	ldr	r1, [pc, #248]	; (8006328 <vTaskGps+0x1b0>)
 800622e:	f891 1025 	ldrb.w	r1, [r1, #37]	; 0x25
		UsbPrint("[GPS2] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d Alt: %d\n",
 8006232:	6079      	str	r1, [r7, #4]
								GPS2.data.lat_decimal, GPS2.data.lon_deg, GPS2.data.lon_decimal, GPS2.data.satellite, GPS2.data.altitude);
 8006234:	493c      	ldr	r1, [pc, #240]	; (8006328 <vTaskGps+0x1b0>)
 8006236:	8d09      	ldrh	r1, [r1, #40]	; 0x28
		UsbPrint("[GPS2] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d Alt: %d\n",
 8006238:	9105      	str	r1, [sp, #20]
 800623a:	6879      	ldr	r1, [r7, #4]
 800623c:	9104      	str	r1, [sp, #16]
 800623e:	9203      	str	r2, [sp, #12]
 8006240:	68ba      	ldr	r2, [r7, #8]
 8006242:	9202      	str	r2, [sp, #8]
 8006244:	9301      	str	r3, [sp, #4]
 8006246:	9600      	str	r6, [sp, #0]
 8006248:	462b      	mov	r3, r5
 800624a:	4622      	mov	r2, r4
 800624c:	4601      	mov	r1, r0
 800624e:	4839      	ldr	r0, [pc, #228]	; (8006334 <vTaskGps+0x1bc>)
 8006250:	f7fd ffdc 	bl	800420c <UsbPrint>

		UsbPrint("[GPS3] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d, Alt: %d\n",
 8006254:	4b35      	ldr	r3, [pc, #212]	; (800632c <vTaskGps+0x1b4>)
 8006256:	6898      	ldr	r0, [r3, #8]
 8006258:	4b34      	ldr	r3, [pc, #208]	; (800632c <vTaskGps+0x1b4>)
 800625a:	68dc      	ldr	r4, [r3, #12]
 800625c:	4b33      	ldr	r3, [pc, #204]	; (800632c <vTaskGps+0x1b4>)
 800625e:	691d      	ldr	r5, [r3, #16]
								GPS3.data.hour, GPS3.data.minute, GPS3.data.second, GPS3.data.lat_deg,
 8006260:	4b32      	ldr	r3, [pc, #200]	; (800632c <vTaskGps+0x1b4>)
 8006262:	7d1b      	ldrb	r3, [r3, #20]
		UsbPrint("[GPS3] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d, Alt: %d\n",
 8006264:	461e      	mov	r6, r3
 8006266:	4b31      	ldr	r3, [pc, #196]	; (800632c <vTaskGps+0x1b4>)
 8006268:	699b      	ldr	r3, [r3, #24]
								GPS3.data.lat_decimal, GPS3.data.lon_deg, GPS3.data.lon_decimal, GPS3.data.satellite, GPS3.data.altitude);
 800626a:	4a30      	ldr	r2, [pc, #192]	; (800632c <vTaskGps+0x1b4>)
 800626c:	7f12      	ldrb	r2, [r2, #28]
		UsbPrint("[GPS3] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d, Alt: %d\n",
 800626e:	60ba      	str	r2, [r7, #8]
 8006270:	4a2e      	ldr	r2, [pc, #184]	; (800632c <vTaskGps+0x1b4>)
 8006272:	6a12      	ldr	r2, [r2, #32]
								GPS3.data.lat_decimal, GPS3.data.lon_deg, GPS3.data.lon_decimal, GPS3.data.satellite, GPS3.data.altitude);
 8006274:	492d      	ldr	r1, [pc, #180]	; (800632c <vTaskGps+0x1b4>)
 8006276:	f891 1025 	ldrb.w	r1, [r1, #37]	; 0x25
		UsbPrint("[GPS3] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d, Alt: %d\n",
 800627a:	6079      	str	r1, [r7, #4]
								GPS3.data.lat_decimal, GPS3.data.lon_deg, GPS3.data.lon_decimal, GPS3.data.satellite, GPS3.data.altitude);
 800627c:	492b      	ldr	r1, [pc, #172]	; (800632c <vTaskGps+0x1b4>)
 800627e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
		UsbPrint("[GPS3] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d, Alt: %d\n",
 8006280:	9105      	str	r1, [sp, #20]
 8006282:	6879      	ldr	r1, [r7, #4]
 8006284:	9104      	str	r1, [sp, #16]
 8006286:	9203      	str	r2, [sp, #12]
 8006288:	68ba      	ldr	r2, [r7, #8]
 800628a:	9202      	str	r2, [sp, #8]
 800628c:	9301      	str	r3, [sp, #4]
 800628e:	9600      	str	r6, [sp, #0]
 8006290:	462b      	mov	r3, r5
 8006292:	4622      	mov	r2, r4
 8006294:	4601      	mov	r1, r0
 8006296:	4828      	ldr	r0, [pc, #160]	; (8006338 <vTaskGps+0x1c0>)
 8006298:	f7fd ffb8 	bl	800420c <UsbPrint>

		/* Write GPS to Log */
		logSensor(osKernelGetTickCount(), 1, GPS, &GPS1.data);
 800629c:	f00f fa3c 	bl	8015718 <osKernelGetTickCount>
 80062a0:	4b26      	ldr	r3, [pc, #152]	; (800633c <vTaskGps+0x1c4>)
 80062a2:	2203      	movs	r2, #3
 80062a4:	2101      	movs	r1, #1
 80062a6:	f7fd fddb 	bl	8003e60 <logSensor>
		logSensor(osKernelGetTickCount(), 2, GPS, &GPS2.data);
 80062aa:	f00f fa35 	bl	8015718 <osKernelGetTickCount>
 80062ae:	4b24      	ldr	r3, [pc, #144]	; (8006340 <vTaskGps+0x1c8>)
 80062b0:	2203      	movs	r2, #3
 80062b2:	2102      	movs	r1, #2
 80062b4:	f7fd fdd4 	bl	8003e60 <logSensor>
		logSensor(osKernelGetTickCount(), 3, GPS, &GPS3.data);
 80062b8:	f00f fa2e 	bl	8015718 <osKernelGetTickCount>
 80062bc:	4b21      	ldr	r3, [pc, #132]	; (8006344 <vTaskGps+0x1cc>)
 80062be:	2203      	movs	r2, #3
 80062c0:	2103      	movs	r1, #3
 80062c2:	f7fd fdcd 	bl	8003e60 <logSensor>

		/* Write GPS to Global GPS variable */
		if(AcquireMutex(&gps_mutex) == osOK){
 80062c6:	4820      	ldr	r0, [pc, #128]	; (8006348 <vTaskGps+0x1d0>)
 80062c8:	f7fd fcbe 	bl	8003c48 <AcquireMutex>
 80062cc:	4603      	mov	r3, r0
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d123      	bne.n	800631a <vTaskGps+0x1a2>
			globalGPS1 = GPS1.data;
 80062d2:	4a1e      	ldr	r2, [pc, #120]	; (800634c <vTaskGps+0x1d4>)
 80062d4:	4b13      	ldr	r3, [pc, #76]	; (8006324 <vTaskGps+0x1ac>)
 80062d6:	4615      	mov	r5, r2
 80062d8:	f103 0408 	add.w	r4, r3, #8
 80062dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80062de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80062e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80062e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80062e4:	6823      	ldr	r3, [r4, #0]
 80062e6:	602b      	str	r3, [r5, #0]
			globalGPS2 = GPS2.data;
 80062e8:	4a19      	ldr	r2, [pc, #100]	; (8006350 <vTaskGps+0x1d8>)
 80062ea:	4b0f      	ldr	r3, [pc, #60]	; (8006328 <vTaskGps+0x1b0>)
 80062ec:	4615      	mov	r5, r2
 80062ee:	f103 0408 	add.w	r4, r3, #8
 80062f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80062f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80062f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80062f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80062fa:	6823      	ldr	r3, [r4, #0]
 80062fc:	602b      	str	r3, [r5, #0]
			globalGPS3 = GPS3.data;
 80062fe:	4a15      	ldr	r2, [pc, #84]	; (8006354 <vTaskGps+0x1dc>)
 8006300:	4b0a      	ldr	r3, [pc, #40]	; (800632c <vTaskGps+0x1b4>)
 8006302:	4615      	mov	r5, r2
 8006304:	f103 0408 	add.w	r4, r3, #8
 8006308:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800630a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800630c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800630e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006310:	6823      	ldr	r3, [r4, #0]
 8006312:	602b      	str	r3, [r5, #0]
			ReleaseMutex(&gps_mutex);
 8006314:	480c      	ldr	r0, [pc, #48]	; (8006348 <vTaskGps+0x1d0>)
 8006316:	f7fd fcb1 	bl	8003c7c <ReleaseMutex>
		}


		/* Sleep */
		osDelayUntil(tick_count);
 800631a:	6978      	ldr	r0, [r7, #20]
 800631c:	f00f fb02 	bl	8015924 <osDelayUntil>
		tick_count += tick_update;
 8006320:	e743      	b.n	80061aa <vTaskGps+0x32>
 8006322:	bf00      	nop
 8006324:	20000004 	.word	0x20000004
 8006328:	20000030 	.word	0x20000030
 800632c:	2000005c 	.word	0x2000005c
 8006330:	0801ce38 	.word	0x0801ce38
 8006334:	0801ce7c 	.word	0x0801ce7c
 8006338:	0801cebc 	.word	0x0801cebc
 800633c:	2000000c 	.word	0x2000000c
 8006340:	20000038 	.word	0x20000038
 8006344:	20000064 	.word	0x20000064
 8006348:	200160b4 	.word	0x200160b4
 800634c:	2000fcc4 	.word	0x2000fcc4
 8006350:	2001a3a4 	.word	0x2001a3a4
 8006354:	20011dcc 	.word	0x20011dcc

08006358 <vTaskMotorCont>:
#include "tasks/task_motor_control.h"

void testairbrakes();


void vTaskMotorCont(void *argument) {
 8006358:	b580      	push	{r7, lr}
 800635a:	b090      	sub	sp, #64	; 0x40
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]

	/* For periodic update */
	uint32_t tick_count, tick_update;

	osStatus_t motor_status = osOK;
 8006360:	2300      	movs	r3, #0
 8006362:	637b      	str	r3, [r7, #52]	; 0x34

	/* Telemetry Command and FSM State */
	command_e telemetry_command = IDLE_COMMAND;
 8006364:	239b      	movs	r3, #155	; 0x9b
 8006366:	77fb      	strb	r3, [r7, #31]
	flight_phase_detection_t flight_phase_detection = { 0 };
 8006368:	f107 0310 	add.w	r3, r7, #16
 800636c:	2200      	movs	r2, #0
 800636e:	601a      	str	r2, [r3, #0]
 8006370:	605a      	str	r2, [r3, #4]
 8006372:	609a      	str	r2, [r3, #8]
	flight_phase_detection.flight_phase = IDLE;
 8006374:	2301      	movs	r3, #1
 8006376:	743b      	strb	r3, [r7, #16]
	flight_phase_detection.mach_number = SUBSONIC;
 8006378:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800637c:	617b      	str	r3, [r7, #20]


	/* Initialisation */
	//int8_t position_mode = 0x08;
	/* Profile Position Mode */
	int8_t position_mode = 0x01;
 800637e:	2301      	movs	r3, #1
 8006380:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	int32_t PPM_velocity = 2000;
 8006384:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8006388:	62fb      	str	r3, [r7, #44]	; 0x2c
	int32_t PPM_acceleration = 100000;
 800638a:	4b41      	ldr	r3, [pc, #260]	; (8006490 <vTaskMotorCont+0x138>)
 800638c:	62bb      	str	r3, [r7, #40]	; 0x28
	int32_t PPM_deceleration = 100000;
 800638e:	4b40      	ldr	r3, [pc, #256]	; (8006490 <vTaskMotorCont+0x138>)
 8006390:	627b      	str	r3, [r7, #36]	; 0x24


	/* Controller Variables */
	int32_t controller_actuation = 0;
 8006392:	2300      	movs	r3, #0
 8006394:	60fb      	str	r3, [r7, #12]

	/* Task Variables */
	int32_t desired_motor_position = 0;
 8006396:	2300      	movs	r3, #0
 8006398:	63bb      	str	r3, [r7, #56]	; 0x38
	int32_t measured_motor_position = 0;
 800639a:	2300      	movs	r3, #0
 800639c:	60bb      	str	r3, [r7, #8]

//	while(EnableMotor() != osOK){
//		osDelay(1000);
//		break;
//	};
	EnableMotor();
 800639e:	f7fa fe3f 	bl	8001020 <EnableMotor>

	SetPositionMode(position_mode);
 80063a2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80063a6:	4618      	mov	r0, r3
 80063a8:	f7fa fe93 	bl	80010d2 <SetPositionMode>
//	while(SetPositionMode(position_mode) != osOK){
//		osDelay(1000);
//		break;
//	};

	if (position_mode == 0x01) {
 80063ac:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d105      	bne.n	80063c0 <vTaskMotorCont+0x68>
		motor_status = ConfigurePPM(PPM_velocity, PPM_acceleration, PPM_deceleration);
 80063b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80063b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80063ba:	f7fa ff0a 	bl	80011d2 <ConfigurePPM>
 80063be:	6378      	str	r0, [r7, #52]	; 0x34
	}


	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 80063c0:	f00f f9aa 	bl	8015718 <osKernelGetTickCount>
 80063c4:	63f8      	str	r0, [r7, #60]	; 0x3c
	tick_update = osKernelGetTickFreq() / MOTOR_TASK_FREQUENCY;
 80063c6:	f00f f9cf 	bl	8015768 <osKernelGetTickFreq>
 80063ca:	4602      	mov	r2, r0
 80063cc:	4b31      	ldr	r3, [pc, #196]	; (8006494 <vTaskMotorCont+0x13c>)
 80063ce:	fba3 2302 	umull	r2, r3, r3, r2
 80063d2:	091b      	lsrs	r3, r3, #4
 80063d4:	623b      	str	r3, [r7, #32]

	for (;;) {
		tick_count += tick_update;
 80063d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80063d8:	6a3b      	ldr	r3, [r7, #32]
 80063da:	4413      	add	r3, r2
 80063dc:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Read Current Motor Position */
		motor_status = GetPosition(&measured_motor_position);
 80063de:	f107 0308 	add.w	r3, r7, #8
 80063e2:	4618      	mov	r0, r3
 80063e4:	f7fa ff6c 	bl	80012c0 <GetPosition>
 80063e8:	6378      	str	r0, [r7, #52]	; 0x34

		/* Read Telemetry Command */
		ReadMutex(&command_mutex, &global_telemetry_command, &telemetry_command, sizeof(global_telemetry_command));
 80063ea:	f107 021f 	add.w	r2, r7, #31
 80063ee:	2301      	movs	r3, #1
 80063f0:	4929      	ldr	r1, [pc, #164]	; (8006498 <vTaskMotorCont+0x140>)
 80063f2:	482a      	ldr	r0, [pc, #168]	; (800649c <vTaskMotorCont+0x144>)
 80063f4:	f7fd fc50 	bl	8003c98 <ReadMutex>

		/* Read FSM State */
		ReadMutex(&fsm_mutex, &global_flight_phase_detection, &flight_phase_detection, sizeof(global_flight_phase_detection));
 80063f8:	f107 0210 	add.w	r2, r7, #16
 80063fc:	230c      	movs	r3, #12
 80063fe:	4928      	ldr	r1, [pc, #160]	; (80064a0 <vTaskMotorCont+0x148>)
 8006400:	4828      	ldr	r0, [pc, #160]	; (80064a4 <vTaskMotorCont+0x14c>)
 8006402:	f7fd fc49 	bl	8003c98 <ReadMutex>

		/* Read in Current Controller Output */
		ReadMutex(&controller_mutex, &controller_output_global, &controller_actuation, sizeof(controller_actuation));
 8006406:	f107 020c 	add.w	r2, r7, #12
 800640a:	2304      	movs	r3, #4
 800640c:	4926      	ldr	r1, [pc, #152]	; (80064a8 <vTaskMotorCont+0x150>)
 800640e:	4827      	ldr	r0, [pc, #156]	; (80064ac <vTaskMotorCont+0x154>)
 8006410:	f7fd fc42 	bl	8003c98 <ReadMutex>

		/* Transform 0-1 Controller output to controller output of motor */
		desired_motor_position = (int32_t)(((float)controller_actuation)/1000*(-140));
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	ee07 3a90 	vmov	s15, r3
 800641a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800641e:	eddf 6a24 	vldr	s13, [pc, #144]	; 80064b0 <vTaskMotorCont+0x158>
 8006422:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006426:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80064b4 <vTaskMotorCont+0x15c>
 800642a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800642e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006432:	ee17 3a90 	vmov	r3, s15
 8006436:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Check Bounds */
		if(desired_motor_position > -2){
 8006438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800643a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800643e:	db02      	blt.n	8006446 <vTaskMotorCont+0xee>
			desired_motor_position = -2;
 8006440:	f06f 0301 	mvn.w	r3, #1
 8006444:	63bb      	str	r3, [r7, #56]	; 0x38
		}

		if(desired_motor_position < -135){
 8006446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006448:	f113 0f87 	cmn.w	r3, #135	; 0x87
 800644c:	da02      	bge.n	8006454 <vTaskMotorCont+0xfc>
			desired_motor_position = -135;
 800644e:	f06f 0386 	mvn.w	r3, #134	; 0x86
 8006452:	63bb      	str	r3, [r7, #56]	; 0x38
		}

		/* If we are in IDLE, THRUSTING or DESCENDING
		 * the Motor is not allowed to Move!
		 */
		if(flight_phase_detection.flight_phase == COASTING){
 8006454:	7c3b      	ldrb	r3, [r7, #16]
 8006456:	2b04      	cmp	r3, #4
 8006458:	d102      	bne.n	8006460 <vTaskMotorCont+0x108>
			/* Move the Motor */
			MoveToPositionPPM(desired_motor_position);
 800645a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800645c:	f7fa fe5e 	bl	800111c <MoveToPositionPPM>
		else{
		//	MoveToPositionPPM(0);
		}

		/* Airbrake Test if telemetry command is given and we are in idle state */
		if(flight_phase_detection.flight_phase == IDLE && telemetry_command == AIRBRAKE_TEST_COMMAND){
 8006460:	7c3b      	ldrb	r3, [r7, #16]
 8006462:	2b01      	cmp	r3, #1
 8006464:	d104      	bne.n	8006470 <vTaskMotorCont+0x118>
 8006466:	7ffb      	ldrb	r3, [r7, #31]
 8006468:	2b9d      	cmp	r3, #157	; 0x9d
 800646a:	d101      	bne.n	8006470 <vTaskMotorCont+0x118>
			testairbrakes();
 800646c:	f000 f824 	bl	80064b8 <testairbrakes>
		}

		MoveToPositionPPM(-150);
 8006470:	f06f 0095 	mvn.w	r0, #149	; 0x95
 8006474:	f7fa fe52 	bl	800111c <MoveToPositionPPM>

		/* Log Motor Position and Desired Motor Position */
		logMotor(osKernelGetTickCount(), desired_motor_position, measured_motor_position);
 8006478:	f00f f94e 	bl	8015718 <osKernelGetTickCount>
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	461a      	mov	r2, r3
 8006480:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006482:	f7fd fe97 	bl	80041b4 <logMotor>


		osDelayUntil(tick_count);
 8006486:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006488:	f00f fa4c 	bl	8015924 <osDelayUntil>
		tick_count += tick_update;
 800648c:	e7a3      	b.n	80063d6 <vTaskMotorCont+0x7e>
 800648e:	bf00      	nop
 8006490:	000186a0 	.word	0x000186a0
 8006494:	cccccccd 	.word	0xcccccccd
 8006498:	20013df0 	.word	0x20013df0
 800649c:	2000baa4 	.word	0x2000baa4
 80064a0:	20000340 	.word	0x20000340
 80064a4:	200096c0 	.word	0x200096c0
 80064a8:	2000032c 	.word	0x2000032c
 80064ac:	2000fb1c 	.word	0x2000fb1c
 80064b0:	447a0000 	.word	0x447a0000
 80064b4:	c30c0000 	.word	0xc30c0000

080064b8 <testairbrakes>:
	}
}

void testairbrakes(){
 80064b8:	b580      	push	{r7, lr}
 80064ba:	af00      	add	r7, sp, #0
	MoveToPositionPPM(-150);
 80064bc:	f06f 0095 	mvn.w	r0, #149	; 0x95
 80064c0:	f7fa fe2c 	bl	800111c <MoveToPositionPPM>
	osDelay(1000);
 80064c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80064c8:	f00f f9fe 	bl	80158c8 <osDelay>
	MoveToPositionPPM(0);
 80064cc:	2000      	movs	r0, #0
 80064ce:	f7fa fe25 	bl	800111c <MoveToPositionPPM>
}
 80064d2:	bf00      	nop
 80064d4:	bd80      	pop	{r7, pc}
	...

080064d8 <vTaskSdCard>:
		break;
	}
	return 20;
}

void vTaskSdCard(void *argument) {
 80064d8:	b5b0      	push	{r4, r5, r7, lr}
 80064da:	b0cc      	sub	sp, #304	; 0x130
 80064dc:	af00      	add	r7, sp, #0
 80064de:	1d3b      	adds	r3, r7, #4
 80064e0:	6018      	str	r0, [r3, #0]
	FRESULT res;
	char EULER_LOG_FILE_NAME[13] = "";
 80064e2:	2300      	movs	r3, #0
 80064e4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80064e8:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80064ec:	2200      	movs	r2, #0
 80064ee:	601a      	str	r2, [r3, #0]
 80064f0:	605a      	str	r2, [r3, #4]
 80064f2:	721a      	strb	r2, [r3, #8]
	UsbPrint("[STORAGE TASK] Starting SD Card Task..\n");
 80064f4:	48c0      	ldr	r0, [pc, #768]	; (80067f8 <vTaskSdCard+0x320>)
 80064f6:	f7fd fe89 	bl	800420c <UsbPrint>

	resetSDCard: UsbPrint("[STORAGE TASK] Mounting SD card\n");
 80064fa:	48c0      	ldr	r0, [pc, #768]	; (80067fc <vTaskSdCard+0x324>)
 80064fc:	f7fd fe86 	bl	800420c <UsbPrint>
	do {
		res = f_mount(&EULER_FatFS, "", 1);
 8006500:	2201      	movs	r2, #1
 8006502:	49bf      	ldr	r1, [pc, #764]	; (8006800 <vTaskSdCard+0x328>)
 8006504:	48bf      	ldr	r0, [pc, #764]	; (8006804 <vTaskSdCard+0x32c>)
 8006506:	f00d fffb 	bl	8014500 <f_mount>
 800650a:	4603      	mov	r3, r0
 800650c:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
		if (res != FR_OK) {
 8006510:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006514:	2b00      	cmp	r3, #0
 8006516:	d005      	beq.n	8006524 <vTaskSdCard+0x4c>
			//UsbPrint("[STORAGE TASK] Failed mounting SD card: %d\n", res);
			// force sd card to be reinitialized
			disk.is_initialized[0] = 0;
 8006518:	4bbb      	ldr	r3, [pc, #748]	; (8006808 <vTaskSdCard+0x330>)
 800651a:	2200      	movs	r2, #0
 800651c:	701a      	strb	r2, [r3, #0]
			osDelay(100);
 800651e:	2064      	movs	r0, #100	; 0x64
 8006520:	f00f f9d2 	bl	80158c8 <osDelay>
		}
	} while (res != FR_OK);
 8006524:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006528:	2b00      	cmp	r3, #0
 800652a:	d1e9      	bne.n	8006500 <vTaskSdCard+0x28>

	if (!EULER_LOG_FILE_NAME[0]) {
 800652c:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 8006530:	2b00      	cmp	r3, #0
 8006532:	f040 80a9 	bne.w	8006688 <vTaskSdCard+0x1b0>
		UsbPrint("[STORAGE TASK] Creating file name\n");
 8006536:	48b5      	ldr	r0, [pc, #724]	; (800680c <vTaskSdCard+0x334>)
 8006538:	f7fd fe68 	bl	800420c <UsbPrint>

		unsigned int file_number = 1;
 800653c:	2301      	movs	r3, #1
 800653e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

		DIR dj;
		FILINFO fno;
		res = f_findfirst(&dj, &fno, "", "LOG_???.CSV");
 8006542:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8006546:	f107 0008 	add.w	r0, r7, #8
 800654a:	4bb1      	ldr	r3, [pc, #708]	; (8006810 <vTaskSdCard+0x338>)
 800654c:	4aac      	ldr	r2, [pc, #688]	; (8006800 <vTaskSdCard+0x328>)
 800654e:	f00e ff8f 	bl	8015470 <f_findfirst>
 8006552:	4603      	mov	r3, r0
 8006554:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
		while (res == FR_OK && fno.fname[0]) {
 8006558:	e02b      	b.n	80065b2 <vTaskSdCard+0xda>
			unsigned int current_file_number = (fno.fname[4] - '0') * 100
 800655a:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 800655e:	3b30      	subs	r3, #48	; 0x30
 8006560:	2264      	movs	r2, #100	; 0x64
 8006562:	fb02 f103 	mul.w	r1, r2, r3
					+ (fno.fname[5] - '0') * 10 + (fno.fname[6] - '0');
 8006566:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800656a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800656e:	4613      	mov	r3, r2
 8006570:	009b      	lsls	r3, r3, #2
 8006572:	4413      	add	r3, r2
 8006574:	005b      	lsls	r3, r3, #1
 8006576:	18ca      	adds	r2, r1, r3
 8006578:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800657c:	3b30      	subs	r3, #48	; 0x30
 800657e:	4413      	add	r3, r2
			unsigned int current_file_number = (fno.fname[4] - '0') * 100
 8006580:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
			if (current_file_number + 1 > file_number) {
 8006584:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006588:	3301      	adds	r3, #1
 800658a:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800658e:	429a      	cmp	r2, r3
 8006590:	d204      	bcs.n	800659c <vTaskSdCard+0xc4>
				file_number = current_file_number + 1;
 8006592:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006596:	3301      	adds	r3, #1
 8006598:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
			}
			res = f_findnext(&dj, &fno);
 800659c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80065a0:	f107 0308 	add.w	r3, r7, #8
 80065a4:	4611      	mov	r1, r2
 80065a6:	4618      	mov	r0, r3
 80065a8:	f00e ff3a 	bl	8015420 <f_findnext>
 80065ac:	4603      	mov	r3, r0
 80065ae:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
		while (res == FR_OK && fno.fname[0]) {
 80065b2:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d103      	bne.n	80065c2 <vTaskSdCard+0xea>
 80065ba:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d1cb      	bne.n	800655a <vTaskSdCard+0x82>
		}
		if (res != FR_OK) {
 80065c2:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d006      	beq.n	80065d8 <vTaskSdCard+0x100>
			UsbPrint("[STORAGE TASK] Failed finding first or next file: %d\n",
 80065ca:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80065ce:	4619      	mov	r1, r3
 80065d0:	4890      	ldr	r0, [pc, #576]	; (8006814 <vTaskSdCard+0x33c>)
 80065d2:	f7fd fe1b 	bl	800420c <UsbPrint>
					res);
			goto resetSDCard;
 80065d6:	e790      	b.n	80064fa <vTaskSdCard+0x22>
		}

		strcpy(EULER_LOG_FILE_NAME, "LOG_000.CSV");
 80065d8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80065dc:	4a8e      	ldr	r2, [pc, #568]	; (8006818 <vTaskSdCard+0x340>)
 80065de:	ca07      	ldmia	r2, {r0, r1, r2}
 80065e0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		EULER_LOG_FILE_NAME[6] = '0' + file_number % 10;
 80065e4:	f8d7 1128 	ldr.w	r1, [r7, #296]	; 0x128
 80065e8:	4b8c      	ldr	r3, [pc, #560]	; (800681c <vTaskSdCard+0x344>)
 80065ea:	fba3 2301 	umull	r2, r3, r3, r1
 80065ee:	08da      	lsrs	r2, r3, #3
 80065f0:	4613      	mov	r3, r2
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	4413      	add	r3, r2
 80065f6:	005b      	lsls	r3, r3, #1
 80065f8:	1aca      	subs	r2, r1, r3
 80065fa:	b2d3      	uxtb	r3, r2
 80065fc:	3330      	adds	r3, #48	; 0x30
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
		EULER_LOG_FILE_NAME[5] = '0' + (file_number / 10) % 10;
 8006604:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006608:	4a84      	ldr	r2, [pc, #528]	; (800681c <vTaskSdCard+0x344>)
 800660a:	fba2 2303 	umull	r2, r3, r2, r3
 800660e:	08d9      	lsrs	r1, r3, #3
 8006610:	4b82      	ldr	r3, [pc, #520]	; (800681c <vTaskSdCard+0x344>)
 8006612:	fba3 2301 	umull	r2, r3, r3, r1
 8006616:	08da      	lsrs	r2, r3, #3
 8006618:	4613      	mov	r3, r2
 800661a:	009b      	lsls	r3, r3, #2
 800661c:	4413      	add	r3, r2
 800661e:	005b      	lsls	r3, r3, #1
 8006620:	1aca      	subs	r2, r1, r3
 8006622:	b2d3      	uxtb	r3, r2
 8006624:	3330      	adds	r3, #48	; 0x30
 8006626:	b2db      	uxtb	r3, r3
 8006628:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
		EULER_LOG_FILE_NAME[4] = '0' + (file_number / 100) % 10;
 800662c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006630:	4a7b      	ldr	r2, [pc, #492]	; (8006820 <vTaskSdCard+0x348>)
 8006632:	fba2 2303 	umull	r2, r3, r2, r3
 8006636:	0959      	lsrs	r1, r3, #5
 8006638:	4b78      	ldr	r3, [pc, #480]	; (800681c <vTaskSdCard+0x344>)
 800663a:	fba3 2301 	umull	r2, r3, r3, r1
 800663e:	08da      	lsrs	r2, r3, #3
 8006640:	4613      	mov	r3, r2
 8006642:	009b      	lsls	r3, r3, #2
 8006644:	4413      	add	r3, r2
 8006646:	005b      	lsls	r3, r3, #1
 8006648:	1aca      	subs	r2, r1, r3
 800664a:	b2d3      	uxtb	r3, r2
 800664c:	3330      	adds	r3, #48	; 0x30
 800664e:	b2db      	uxtb	r3, r3
 8006650:	f887 3114 	strb.w	r3, [r7, #276]	; 0x114

		UsbPrint("[STORAGE TASK] Using file name: %s\n", EULER_LOG_FILE_NAME);
 8006654:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006658:	4619      	mov	r1, r3
 800665a:	4872      	ldr	r0, [pc, #456]	; (8006824 <vTaskSdCard+0x34c>)
 800665c:	f7fd fdd6 	bl	800420c <UsbPrint>

		res = f_closedir(&dj);
 8006660:	f107 0308 	add.w	r3, r7, #8
 8006664:	4618      	mov	r0, r3
 8006666:	f00e fe6d 	bl	8015344 <f_closedir>
 800666a:	4603      	mov	r3, r0
 800666c:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
		if (res != FR_OK) {
 8006670:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006674:	2b00      	cmp	r3, #0
 8006676:	d007      	beq.n	8006688 <vTaskSdCard+0x1b0>
			UsbPrint("[STORAGE TASK] Failed closing directory: %d\n", res);
 8006678:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800667c:	4619      	mov	r1, r3
 800667e:	486a      	ldr	r0, [pc, #424]	; (8006828 <vTaskSdCard+0x350>)
 8006680:	f7fd fdc4 	bl	800420c <UsbPrint>
			goto resetSDCard;
 8006684:	bf00      	nop
 8006686:	e738      	b.n	80064fa <vTaskSdCard+0x22>
		}
	}

	UsbPrint("[STORAGE TASK] Opening log file\n");
 8006688:	4868      	ldr	r0, [pc, #416]	; (800682c <vTaskSdCard+0x354>)
 800668a:	f7fd fdbf 	bl	800420c <UsbPrint>
	res = f_open(&EULER_LOG_FILE, EULER_LOG_FILE_NAME,
 800668e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006692:	2212      	movs	r2, #18
 8006694:	4619      	mov	r1, r3
 8006696:	4866      	ldr	r0, [pc, #408]	; (8006830 <vTaskSdCard+0x358>)
 8006698:	f00d ff96 	bl	80145c8 <f_open>
 800669c:	4603      	mov	r3, r0
 800669e:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
	FA_OPEN_ALWAYS | FA_WRITE);
	if (res != FR_OK) {
 80066a2:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d006      	beq.n	80066b8 <vTaskSdCard+0x1e0>
		UsbPrint("[STORAGE TASK] Failed opening log file: %d\n", res);
 80066aa:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80066ae:	4619      	mov	r1, r3
 80066b0:	4860      	ldr	r0, [pc, #384]	; (8006834 <vTaskSdCard+0x35c>)
 80066b2:	f7fd fdab 	bl	800420c <UsbPrint>
		goto resetSDCard;
 80066b6:	e720      	b.n	80064fa <vTaskSdCard+0x22>
	}

	UsbPrint("[STORAGE TASK] Going to end of file\n");
 80066b8:	485f      	ldr	r0, [pc, #380]	; (8006838 <vTaskSdCard+0x360>)
 80066ba:	f7fd fda7 	bl	800420c <UsbPrint>
	res = f_lseek(&EULER_LOG_FILE, f_size(&EULER_LOG_FILE));
 80066be:	4b5c      	ldr	r3, [pc, #368]	; (8006830 <vTaskSdCard+0x358>)
 80066c0:	68db      	ldr	r3, [r3, #12]
 80066c2:	4619      	mov	r1, r3
 80066c4:	485a      	ldr	r0, [pc, #360]	; (8006830 <vTaskSdCard+0x358>)
 80066c6:	f00e fb71 	bl	8014dac <f_lseek>
 80066ca:	4603      	mov	r3, r0
 80066cc:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
	if (res != FR_OK) {
 80066d0:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d006      	beq.n	80066e6 <vTaskSdCard+0x20e>
		UsbPrint("[STORAGE TASK] Failed going to end of file: %d\n", res);
 80066d8:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80066dc:	4619      	mov	r1, r3
 80066de:	4857      	ldr	r0, [pc, #348]	; (800683c <vTaskSdCard+0x364>)
 80066e0:	f7fd fd94 	bl	800420c <UsbPrint>
		goto resetSDCard;
 80066e4:	e709      	b.n	80064fa <vTaskSdCard+0x22>
	}

	volatile int32_t msgCounter = 0;
 80066e6:	2300      	movs	r3, #0
 80066e8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	char log_header[32] = "Timestamp;Log Entry Type;Data\n";
 80066ec:	4b54      	ldr	r3, [pc, #336]	; (8006840 <vTaskSdCard+0x368>)
 80066ee:	f107 04ec 	add.w	r4, r7, #236	; 0xec
 80066f2:	461d      	mov	r5, r3
 80066f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80066f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80066f8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80066fc:	c407      	stmia	r4!, {r0, r1, r2}
 80066fe:	8023      	strh	r3, [r4, #0]
 8006700:	3402      	adds	r4, #2
 8006702:	0c1b      	lsrs	r3, r3, #16
 8006704:	7023      	strb	r3, [r4, #0]
 8006706:	2300      	movs	r3, #0
 8006708:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
	uint32_t num_bytes = 0;
 800670c:	2300      	movs	r3, #0
 800670e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	res = f_write(&EULER_LOG_FILE, log_header, strlen(log_header),
 8006712:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8006716:	4618      	mov	r0, r3
 8006718:	f7f9 fd7a 	bl	8000210 <strlen>
 800671c:	4602      	mov	r2, r0
 800671e:	f107 01ec 	add.w	r1, r7, #236	; 0xec
 8006722:	4b48      	ldr	r3, [pc, #288]	; (8006844 <vTaskSdCard+0x36c>)
 8006724:	4842      	ldr	r0, [pc, #264]	; (8006830 <vTaskSdCard+0x358>)
 8006726:	f00e f914 	bl	8014952 <f_write>
 800672a:	4603      	mov	r3, r0
 800672c:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
			&EULER_bytesSD);
	if (res != FR_OK) {
 8006730:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006734:	2b00      	cmp	r3, #0
 8006736:	d006      	beq.n	8006746 <vTaskSdCard+0x26e>
		UsbPrint("[STORAGE TASK] Failed writing to file: %d\n", res);
 8006738:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800673c:	4619      	mov	r1, r3
 800673e:	4842      	ldr	r0, [pc, #264]	; (8006848 <vTaskSdCard+0x370>)
 8006740:	f7fd fd64 	bl	800420c <UsbPrint>
		goto resetSDCard;
 8006744:	e6d9      	b.n	80064fa <vTaskSdCard+0x22>
	}
	log_entry_t log_entry = { 0 };
 8006746:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800674a:	2296      	movs	r2, #150	; 0x96
 800674c:	2100      	movs	r1, #0
 800674e:	4618      	mov	r0, r3
 8006750:	f013 fcf9 	bl	801a146 <memset>
	for (;;) {
		if (osMessageQueueGet(log_queue, &log_entry, NULL,
 8006754:	4b3d      	ldr	r3, [pc, #244]	; (800684c <vTaskSdCard+0x374>)
 8006756:	6818      	ldr	r0, [r3, #0]
 8006758:	f107 0154 	add.w	r1, r7, #84	; 0x54
 800675c:	f04f 33ff 	mov.w	r3, #4294967295
 8006760:	2200      	movs	r2, #0
 8006762:	f00f fcf3 	bl	801614c <osMessageQueueGet>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1f3      	bne.n	8006754 <vTaskSdCard+0x27c>
		osWaitForever) == osOK) {
			num_bytes = strlen(log_entry.str);
 800676c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006770:	4618      	mov	r0, r3
 8006772:	f7f9 fd4d 	bl	8000210 <strlen>
 8006776:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120
			if (num_bytes > 0) {
 800677a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800677e:	2b00      	cmp	r3, #0
 8006780:	d015      	beq.n	80067ae <vTaskSdCard+0x2d6>
				res = f_write(&EULER_LOG_FILE, log_entry.str, num_bytes,
 8006782:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8006786:	4b2f      	ldr	r3, [pc, #188]	; (8006844 <vTaskSdCard+0x36c>)
 8006788:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800678c:	4828      	ldr	r0, [pc, #160]	; (8006830 <vTaskSdCard+0x358>)
 800678e:	f00e f8e0 	bl	8014952 <f_write>
 8006792:	4603      	mov	r3, r0
 8006794:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
						&EULER_bytesSD);
				if (res != FR_OK) {
 8006798:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800679c:	2b00      	cmp	r3, #0
 800679e:	d006      	beq.n	80067ae <vTaskSdCard+0x2d6>
					UsbPrint("[STORAGE TASK] Failed writing to file: %d\n",
 80067a0:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80067a4:	4619      	mov	r1, r3
 80067a6:	4828      	ldr	r0, [pc, #160]	; (8006848 <vTaskSdCard+0x370>)
 80067a8:	f7fd fd30 	bl	800420c <UsbPrint>
							res);
					goto resetSDCard;
 80067ac:	e6a5      	b.n	80064fa <vTaskSdCard+0x22>
				}
			}

			msgCounter++;
 80067ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80067b2:	3301      	adds	r3, #1
 80067b4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

			if (msgCounter >= SYNC_AFTER_COUNT) {
 80067b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80067bc:	2b7f      	cmp	r3, #127	; 0x7f
 80067be:	ddc9      	ble.n	8006754 <vTaskSdCard+0x27c>
				msgCounter = 0;
 80067c0:	2300      	movs	r3, #0
 80067c2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

				UsbPrint("[STORAGE TASK] Syncing file..\n");
 80067c6:	4822      	ldr	r0, [pc, #136]	; (8006850 <vTaskSdCard+0x378>)
 80067c8:	f7fd fd20 	bl	800420c <UsbPrint>
				HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 80067cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80067d0:	4820      	ldr	r0, [pc, #128]	; (8006854 <vTaskSdCard+0x37c>)
 80067d2:	f001 ff40 	bl	8008656 <HAL_GPIO_TogglePin>
				res = f_sync(&EULER_LOG_FILE);
 80067d6:	4816      	ldr	r0, [pc, #88]	; (8006830 <vTaskSdCard+0x358>)
 80067d8:	f00e fa5f 	bl	8014c9a <f_sync>
 80067dc:	4603      	mov	r3, r0
 80067de:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
				if (res != FR_OK) {
 80067e2:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d0b4      	beq.n	8006754 <vTaskSdCard+0x27c>
					UsbPrint("[STORAGE TASK] Failed syncing file: %d\n", res);
 80067ea:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80067ee:	4619      	mov	r1, r3
 80067f0:	4819      	ldr	r0, [pc, #100]	; (8006858 <vTaskSdCard+0x380>)
 80067f2:	f7fd fd0b 	bl	800420c <UsbPrint>
					goto resetSDCard;
 80067f6:	e680      	b.n	80064fa <vTaskSdCard+0x22>
 80067f8:	0801cf00 	.word	0x0801cf00
 80067fc:	0801cf28 	.word	0x0801cf28
 8006800:	0801cf4c 	.word	0x0801cf4c
 8006804:	2001a708 	.word	0x2001a708
 8006808:	200003e4 	.word	0x200003e4
 800680c:	0801cf50 	.word	0x0801cf50
 8006810:	0801cf74 	.word	0x0801cf74
 8006814:	0801cf80 	.word	0x0801cf80
 8006818:	0801cfb8 	.word	0x0801cfb8
 800681c:	cccccccd 	.word	0xcccccccd
 8006820:	51eb851f 	.word	0x51eb851f
 8006824:	0801cfc4 	.word	0x0801cfc4
 8006828:	0801cfe8 	.word	0x0801cfe8
 800682c:	0801d018 	.word	0x0801d018
 8006830:	2001a4d8 	.word	0x2001a4d8
 8006834:	0801d03c 	.word	0x0801d03c
 8006838:	0801d068 	.word	0x0801d068
 800683c:	0801d090 	.word	0x0801d090
 8006840:	0801d134 	.word	0x0801d134
 8006844:	2001a93c 	.word	0x2001a93c
 8006848:	0801d0c0 	.word	0x0801d0c0
 800684c:	200161a0 	.word	0x200161a0
 8006850:	0801d0ec 	.word	0x0801d0ec
 8006854:	40020c00 	.word	0x40020c00
 8006858:	0801d10c 	.word	0x0801d10c

0800685c <vTaskSensRead>:
/* SPI Read Data */
sb_data_t sb1_data = { 0 };
sb_data_t sb2_data = { 0 };
sb_data_t sb3_data = { 0 };

void vTaskSensRead(void *argument) {
 800685c:	b580      	push	{r7, lr}
 800685e:	b086      	sub	sp, #24
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]

	/* For periodic update */
	uint32_t tick_count, tick_update;

	uint8_t checksum = 0;
 8006864:	2300      	movs	r3, #0
 8006866:	74fb      	strb	r3, [r7, #19]

	osDelay(10000);
 8006868:	f242 7010 	movw	r0, #10000	; 0x2710
 800686c:	f00f f82c 	bl	80158c8 <osDelay>
	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 8006870:	f00e ff52 	bl	8015718 <osKernelGetTickCount>
 8006874:	6178      	str	r0, [r7, #20]
	tick_update = osKernelGetTickFreq() / SENSOR_READ_FREQUENCY;
 8006876:	f00e ff77 	bl	8015768 <osKernelGetTickFreq>
 800687a:	4602      	mov	r2, r0
 800687c:	4b22      	ldr	r3, [pc, #136]	; (8006908 <vTaskSensRead+0xac>)
 800687e:	fba3 2302 	umull	r2, r3, r3, r2
 8006882:	095b      	lsrs	r3, r3, #5
 8006884:	60fb      	str	r3, [r7, #12]

	for (;;) {
		tick_count += tick_update;
 8006886:	697a      	ldr	r2, [r7, #20]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	4413      	add	r3, r2
 800688c:	617b      	str	r3, [r7, #20]
		/* Get Data */
		if(USB_DATA_ENABLE){
			ReadDataUSB();
		}
		else{
			ReadDataSB(&sb1_data, &sb2_data, &sb3_data);
 800688e:	4a1f      	ldr	r2, [pc, #124]	; (800690c <vTaskSensRead+0xb0>)
 8006890:	491f      	ldr	r1, [pc, #124]	; (8006910 <vTaskSensRead+0xb4>)
 8006892:	4820      	ldr	r0, [pc, #128]	; (8006914 <vTaskSensRead+0xb8>)
 8006894:	f000 f858 	bl	8006948 <ReadDataSB>
		}
		/* Log Data */
		logSensor(tick_count, 1, BARO, &sb1_data.baro);
 8006898:	4b1e      	ldr	r3, [pc, #120]	; (8006914 <vTaskSensRead+0xb8>)
 800689a:	2201      	movs	r2, #1
 800689c:	2101      	movs	r1, #1
 800689e:	6978      	ldr	r0, [r7, #20]
 80068a0:	f7fd fade 	bl	8003e60 <logSensor>
		logSensor(tick_count, 1, IMU, &sb1_data.imu);
 80068a4:	4b1c      	ldr	r3, [pc, #112]	; (8006918 <vTaskSensRead+0xbc>)
 80068a6:	2202      	movs	r2, #2
 80068a8:	2101      	movs	r1, #1
 80068aa:	6978      	ldr	r0, [r7, #20]
 80068ac:	f7fd fad8 	bl	8003e60 <logSensor>
		logSensor(tick_count, 2, BARO, &sb2_data.baro);
 80068b0:	4b17      	ldr	r3, [pc, #92]	; (8006910 <vTaskSensRead+0xb4>)
 80068b2:	2201      	movs	r2, #1
 80068b4:	2102      	movs	r1, #2
 80068b6:	6978      	ldr	r0, [r7, #20]
 80068b8:	f7fd fad2 	bl	8003e60 <logSensor>
		logSensor(tick_count, 2, IMU, &sb2_data.imu);
 80068bc:	4b17      	ldr	r3, [pc, #92]	; (800691c <vTaskSensRead+0xc0>)
 80068be:	2202      	movs	r2, #2
 80068c0:	2102      	movs	r1, #2
 80068c2:	6978      	ldr	r0, [r7, #20]
 80068c4:	f7fd facc 	bl	8003e60 <logSensor>
		logSensor(tick_count, 3, BARO, &sb3_data.baro);
 80068c8:	4b10      	ldr	r3, [pc, #64]	; (800690c <vTaskSensRead+0xb0>)
 80068ca:	2201      	movs	r2, #1
 80068cc:	2103      	movs	r1, #3
 80068ce:	6978      	ldr	r0, [r7, #20]
 80068d0:	f7fd fac6 	bl	8003e60 <logSensor>
		logSensor(tick_count, 3, IMU, &sb3_data.imu);
 80068d4:	4b12      	ldr	r3, [pc, #72]	; (8006920 <vTaskSensRead+0xc4>)
 80068d6:	2202      	movs	r2, #2
 80068d8:	2103      	movs	r1, #3
 80068da:	6978      	ldr	r0, [r7, #20]
 80068dc:	f7fd fac0 	bl	8003e60 <logSensor>
		HAL_SPI_Receive_DMA(&hspi1, (uint8_t*) &sb1_data, sizeof(sb1_data));
 80068e0:	2220      	movs	r2, #32
 80068e2:	490c      	ldr	r1, [pc, #48]	; (8006914 <vTaskSensRead+0xb8>)
 80068e4:	480f      	ldr	r0, [pc, #60]	; (8006924 <vTaskSensRead+0xc8>)
 80068e6:	f005 fc9b 	bl	800c220 <HAL_SPI_Receive_DMA>
		HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) &sb2_data, sizeof(sb2_data));
 80068ea:	2220      	movs	r2, #32
 80068ec:	4908      	ldr	r1, [pc, #32]	; (8006910 <vTaskSensRead+0xb4>)
 80068ee:	480e      	ldr	r0, [pc, #56]	; (8006928 <vTaskSensRead+0xcc>)
 80068f0:	f005 fc96 	bl	800c220 <HAL_SPI_Receive_DMA>
		HAL_SPI_Receive_DMA(&hspi3, (uint8_t*) &sb3_data, sizeof(sb3_data));
 80068f4:	2220      	movs	r2, #32
 80068f6:	4905      	ldr	r1, [pc, #20]	; (800690c <vTaskSensRead+0xb0>)
 80068f8:	480c      	ldr	r0, [pc, #48]	; (800692c <vTaskSensRead+0xd0>)
 80068fa:	f005 fc91 	bl	800c220 <HAL_SPI_Receive_DMA>
		/* Periodic Update */
		osDelayUntil(tick_count);
 80068fe:	6978      	ldr	r0, [r7, #20]
 8006900:	f00f f810 	bl	8015924 <osDelayUntil>
		tick_count += tick_update;
 8006904:	e7bf      	b.n	8006886 <vTaskSensRead+0x2a>
 8006906:	bf00      	nop
 8006908:	51eb851f 	.word	0x51eb851f
 800690c:	20000390 	.word	0x20000390
 8006910:	20000370 	.word	0x20000370
 8006914:	20000350 	.word	0x20000350
 8006918:	2000035c 	.word	0x2000035c
 800691c:	2000037c 	.word	0x2000037c
 8006920:	2000039c 	.word	0x2000039c
 8006924:	2001613c 	.word	0x2001613c
 8006928:	200096c8 	.word	0x200096c8
 800692c:	2000fab8 	.word	0x2000fab8

08006930 <HAL_SPI_RxCpltCallback>:
	}
}

/* SPI callback */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi){
 8006930:	b580      	push	{r7, lr}
 8006932:	b082      	sub	sp, #8
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
	HAL_SPIEx_FlushRxFifo(hspi);
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f006 fa93 	bl	800ce64 <HAL_SPIEx_FlushRxFifo>
}
 800693e:	bf00      	nop
 8006940:	3708      	adds	r7, #8
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
	...

08006948 <ReadDataSB>:



/* Read Data from Sensor Boards */
void ReadDataSB(sb_data_t *sb1, sb_data_t *sb2, sb_data_t *sb3){
 8006948:	b590      	push	{r4, r7, lr}
 800694a:	b087      	sub	sp, #28
 800694c:	af00      	add	r7, sp, #0
 800694e:	60f8      	str	r0, [r7, #12]
 8006950:	60b9      	str	r1, [r7, #8]
 8006952:	607a      	str	r2, [r7, #4]

	/* Read SB 1, Write SB 1 Global Variable */
	uint8_t checksum;
	checksum = calculate_checksum(sb1);
 8006954:	68f8      	ldr	r0, [r7, #12]
 8006956:	f000 f861 	bl	8006a1c <calculate_checksum>
 800695a:	4603      	mov	r3, r0
 800695c:	75fb      	strb	r3, [r7, #23]
//	if(checksum == sb1->checksum){
		if(AcquireMutex(&sb1_mutex) == osOK ){
 800695e:	4826      	ldr	r0, [pc, #152]	; (80069f8 <ReadDataSB+0xb0>)
 8006960:	f7fd f972 	bl	8003c48 <AcquireMutex>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d10e      	bne.n	8006988 <ReadDataSB+0x40>
			sb1_baro = sb3->baro;
 800696a:	4b24      	ldr	r3, [pc, #144]	; (80069fc <ReadDataSB+0xb4>)
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	ca07      	ldmia	r2, {r0, r1, r2}
 8006970:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			sb1_imu = sb3->imu;
 8006974:	4a22      	ldr	r2, [pc, #136]	; (8006a00 <ReadDataSB+0xb8>)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4614      	mov	r4, r2
 800697a:	330c      	adds	r3, #12
 800697c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800697e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			ReleaseMutex(&sb1_mutex);
 8006982:	481d      	ldr	r0, [pc, #116]	; (80069f8 <ReadDataSB+0xb0>)
 8006984:	f7fd f97a 	bl	8003c7c <ReleaseMutex>
		}
//	}

	/* Read SB 2, Write SB 2 Global Variable  */
	checksum = calculate_checksum(sb2);
 8006988:	68b8      	ldr	r0, [r7, #8]
 800698a:	f000 f847 	bl	8006a1c <calculate_checksum>
 800698e:	4603      	mov	r3, r0
 8006990:	75fb      	strb	r3, [r7, #23]
//	if(checksum == sb2->checksum){
		if(AcquireMutex(&sb2_mutex) == osOK){
 8006992:	481c      	ldr	r0, [pc, #112]	; (8006a04 <ReadDataSB+0xbc>)
 8006994:	f7fd f958 	bl	8003c48 <AcquireMutex>
 8006998:	4603      	mov	r3, r0
 800699a:	2b00      	cmp	r3, #0
 800699c:	d10e      	bne.n	80069bc <ReadDataSB+0x74>
			sb2_baro = sb3->baro;
 800699e:	4b1a      	ldr	r3, [pc, #104]	; (8006a08 <ReadDataSB+0xc0>)
 80069a0:	687a      	ldr	r2, [r7, #4]
 80069a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80069a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			sb2_imu = sb3->imu;
 80069a8:	4a18      	ldr	r2, [pc, #96]	; (8006a0c <ReadDataSB+0xc4>)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4614      	mov	r4, r2
 80069ae:	330c      	adds	r3, #12
 80069b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80069b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			ReleaseMutex(&sb2_mutex);
 80069b6:	4813      	ldr	r0, [pc, #76]	; (8006a04 <ReadDataSB+0xbc>)
 80069b8:	f7fd f960 	bl	8003c7c <ReleaseMutex>
		}
//	}

	/* Read SB 3, Write SB 3 Global Variable  */
	checksum = calculate_checksum(sb3);
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 f82d 	bl	8006a1c <calculate_checksum>
 80069c2:	4603      	mov	r3, r0
 80069c4:	75fb      	strb	r3, [r7, #23]
//	if(checksum == sb3->checksum){
		if(AcquireMutex(&sb3_mutex) == osOK){
 80069c6:	4812      	ldr	r0, [pc, #72]	; (8006a10 <ReadDataSB+0xc8>)
 80069c8:	f7fd f93e 	bl	8003c48 <AcquireMutex>
 80069cc:	4603      	mov	r3, r0
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d10e      	bne.n	80069f0 <ReadDataSB+0xa8>
			sb3_baro = sb3->baro;
 80069d2:	4b10      	ldr	r3, [pc, #64]	; (8006a14 <ReadDataSB+0xcc>)
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80069d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			sb3_imu = sb3->imu;
 80069dc:	4a0e      	ldr	r2, [pc, #56]	; (8006a18 <ReadDataSB+0xd0>)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4614      	mov	r4, r2
 80069e2:	330c      	adds	r3, #12
 80069e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80069e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			ReleaseMutex(&sb3_mutex);
 80069ea:	4809      	ldr	r0, [pc, #36]	; (8006a10 <ReadDataSB+0xc8>)
 80069ec:	f7fd f946 	bl	8003c7c <ReleaseMutex>
		}
//	}
}
 80069f0:	bf00      	nop
 80069f2:	371c      	adds	r7, #28
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd90      	pop	{r4, r7, pc}
 80069f8:	2000fbe0 	.word	0x2000fbe0
 80069fc:	2000029c 	.word	0x2000029c
 8006a00:	200002a8 	.word	0x200002a8
 8006a04:	2001a490 	.word	0x2001a490
 8006a08:	200002b8 	.word	0x200002b8
 8006a0c:	200002c4 	.word	0x200002c4
 8006a10:	2000fcf4 	.word	0x2000fcf4
 8006a14:	200002d4 	.word	0x200002d4
 8006a18:	200002e0 	.word	0x200002e0

08006a1c <calculate_checksum>:
		osMutexRelease(usb_data_mutex.mutex);
	}
}


uint8_t calculate_checksum(sb_data_t *sb_data){
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]

	return sb_data->baro.pressure + sb_data->baro.temperature +
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	b2da      	uxtb	r2, r3
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	4413      	add	r3, r2
 8006a32:	b2da      	uxtb	r2, r3
			sb_data->imu.gyro_x + sb_data->imu.gyro_y + sb_data->imu.gyro_z +
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
	return sb_data->baro.pressure + sb_data->baro.temperature +
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	4413      	add	r3, r2
 8006a3e:	b2da      	uxtb	r2, r3
			sb_data->imu.gyro_x + sb_data->imu.gyro_y + sb_data->imu.gyro_z +
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	4413      	add	r3, r2
 8006a4a:	b2da      	uxtb	r2, r3
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	4413      	add	r3, r2
 8006a56:	b2da      	uxtb	r2, r3
			sb_data->imu.acc_x + sb_data->imu.acc_y +  sb_data->imu.acc_z;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
			sb_data->imu.gyro_x + sb_data->imu.gyro_y + sb_data->imu.gyro_z +
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	4413      	add	r3, r2
 8006a62:	b2da      	uxtb	r2, r3
			sb_data->imu.acc_x + sb_data->imu.acc_y +  sb_data->imu.acc_z;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8006a6a:	b2db      	uxtb	r3, r3
 8006a6c:	4413      	add	r3, r2
 8006a6e:	b2da      	uxtb	r2, r3
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	4413      	add	r3, r2
 8006a7a:	b2db      	uxtb	r3, r3
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	370c      	adds	r7, #12
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr

08006a88 <vTaskStateEst>:

void resetStateEstimation(kf_state_t *kf_state, flight_phase_detection_t *flight_phase_detection,
		env_t *environment, extrapolation_rolling_memory_t *extrapolation_rolling_memory);


void vTaskStateEst(void *argument) {
 8006a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a8a:	f2ad 5db4 	subw	sp, sp, #1460	; 0x5b4
 8006a8e:	af0c      	add	r7, sp, #48	; 0x30
 8006a90:	1d3b      	adds	r3, r7, #4
 8006a92:	6018      	str	r0, [r3, #0]
	uint32_t tick_count, tick_update;


	/* Initialise Variables */
	env_t env;
	init_env(&env);
 8006a94:	f507 63ad 	add.w	r3, r7, #1384	; 0x568
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7fb fac9 	bl	8002030 <init_env>

	state_est_meas_t state_est_meas = { 0 };
 8006a9e:	f507 639e 	add.w	r3, r7, #1264	; 0x4f0
 8006aa2:	2278      	movs	r2, #120	; 0x78
 8006aa4:	2100      	movs	r1, #0
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f013 fb4d 	bl	801a146 <memset>
	state_est_meas_t state_est_meas_prior = { 0 };
 8006aac:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	2378      	movs	r3, #120	; 0x78
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	2100      	movs	r1, #0
 8006ab8:	f013 fb45 	bl	801a146 <memset>

	kf_state_t kf_state;
	reset_kf_state(&kf_state);
 8006abc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f7fb fd8b 	bl	80025dc <reset_kf_state>

	extrapolation_rolling_memory_t extrapolation_rolling_memory = { 0 };
 8006ac6:	f107 0318 	add.w	r3, r7, #24
 8006aca:	4618      	mov	r0, r3
 8006acc:	23b0      	movs	r3, #176	; 0xb0
 8006ace:	461a      	mov	r2, r3
 8006ad0:	2100      	movs	r1, #0
 8006ad2:	f013 fb38 	bl	801a146 <memset>
	extrapolation_rolling_memory.memory_length = 0;
 8006ad6:	f107 0318 	add.w	r3, r7, #24
 8006ada:	2200      	movs	r2, #0
 8006adc:	601a      	str	r2, [r3, #0]

	flight_phase_detection_t flight_phase_detection = { 0 };
 8006ade:	f107 030c 	add.w	r3, r7, #12
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	6013      	str	r3, [r2, #0]
 8006ae8:	6053      	str	r3, [r2, #4]
 8006aea:	6093      	str	r3, [r2, #8]
	reset_flight_phase_detection(&flight_phase_detection);
 8006aec:	f107 030c 	add.w	r3, r7, #12
 8006af0:	4618      	mov	r0, r3
 8006af2:	f7fb fd5b 	bl	80025ac <reset_flight_phase_detection>

	command_e telemetry_command = IDLE_COMMAND;
 8006af6:	f107 030b 	add.w	r3, r7, #11
 8006afa:	229b      	movs	r2, #155	; 0x9b
 8006afc:	701a      	strb	r2, [r3, #0]

	select_noise_models(&kf_state, &flight_phase_detection, &env, &extrapolation_rolling_memory);
 8006afe:	f107 0318 	add.w	r3, r7, #24
 8006b02:	f507 62ad 	add.w	r2, r7, #1384	; 0x568
 8006b06:	f107 010c 	add.w	r1, r7, #12
 8006b0a:	f107 00cc 	add.w	r0, r7, #204	; 0xcc
 8006b0e:	f7fc f953 	bl	8002db8 <select_noise_models>



	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 8006b12:	f00e fe01 	bl	8015718 <osKernelGetTickCount>
 8006b16:	f8c7 057c 	str.w	r0, [r7, #1404]	; 0x57c
	tick_update = osKernelGetTickFreq() / STATE_ESTIMATION_FREQUENCY;
 8006b1a:	f00e fe25 	bl	8015768 <osKernelGetTickFreq>
 8006b1e:	4602      	mov	r2, r0
 8006b20:	4b64      	ldr	r3, [pc, #400]	; (8006cb4 <vTaskStateEst+0x22c>)
 8006b22:	fba3 2302 	umull	r2, r3, r3, r2
 8006b26:	095b      	lsrs	r3, r3, #5
 8006b28:	f8c7 3578 	str.w	r3, [r7, #1400]	; 0x578

	for (;;) {
		tick_count += tick_update;
 8006b2c:	f8d7 257c 	ldr.w	r2, [r7, #1404]	; 0x57c
 8006b30:	f8d7 3578 	ldr.w	r3, [r7, #1400]	; 0x578
 8006b34:	4413      	add	r3, r2
 8006b36:	f8c7 357c 	str.w	r3, [r7, #1404]	; 0x57c

		/* Acquire New Command */
		ReadMutex(&command_mutex, &global_telemetry_command, &telemetry_command, sizeof(global_telemetry_command));
 8006b3a:	f107 020b 	add.w	r2, r7, #11
 8006b3e:	2301      	movs	r3, #1
 8006b40:	495d      	ldr	r1, [pc, #372]	; (8006cb8 <vTaskStateEst+0x230>)
 8006b42:	485e      	ldr	r0, [pc, #376]	; (8006cbc <vTaskStateEst+0x234>)
 8006b44:	f7fd f8a8 	bl	8003c98 <ReadMutex>
		/*
		 * Check if we need to reset the state estimation
		 * and if we are in idle state to be able
		 * to do so
		 */
		if(flight_phase_detection.flight_phase == IDLE && global_telemetry_command == CALIBRATE_SENSORS){
 8006b48:	f107 030c 	add.w	r3, r7, #12
 8006b4c:	781b      	ldrb	r3, [r3, #0]
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d10d      	bne.n	8006b6e <vTaskStateEst+0xe6>
 8006b52:	4b59      	ldr	r3, [pc, #356]	; (8006cb8 <vTaskStateEst+0x230>)
 8006b54:	781b      	ldrb	r3, [r3, #0]
 8006b56:	2b9c      	cmp	r3, #156	; 0x9c
 8006b58:	d109      	bne.n	8006b6e <vTaskStateEst+0xe6>
			resetStateEstimation(&kf_state, &flight_phase_detection, &env, &extrapolation_rolling_memory);
 8006b5a:	f107 0318 	add.w	r3, r7, #24
 8006b5e:	f507 62ad 	add.w	r2, r7, #1384	; 0x568
 8006b62:	f107 010c 	add.w	r1, r7, #12
 8006b66:	f107 00cc 	add.w	r0, r7, #204	; 0xcc
 8006b6a:	f000 f8c5 	bl	8006cf8 <resetStateEstimation>
		}

		/* Acquire the Sensor data */

		/* Sensor Board 1 */
		ReadMutexStateEst(&sb1_mutex, &sb1_baro, &sb1_imu, &state_est_meas, 1);
 8006b6e:	f507 629e 	add.w	r2, r7, #1264	; 0x4f0
 8006b72:	2301      	movs	r3, #1
 8006b74:	9300      	str	r3, [sp, #0]
 8006b76:	4613      	mov	r3, r2
 8006b78:	4a51      	ldr	r2, [pc, #324]	; (8006cc0 <vTaskStateEst+0x238>)
 8006b7a:	4952      	ldr	r1, [pc, #328]	; (8006cc4 <vTaskStateEst+0x23c>)
 8006b7c:	4852      	ldr	r0, [pc, #328]	; (8006cc8 <vTaskStateEst+0x240>)
 8006b7e:	f7fd f8c7 	bl	8003d10 <ReadMutexStateEst>

		/* Sensor Board 2 */
		ReadMutexStateEst(&sb2_mutex, &sb2_baro, &sb2_imu, &state_est_meas, 2);
 8006b82:	f507 629e 	add.w	r2, r7, #1264	; 0x4f0
 8006b86:	2302      	movs	r3, #2
 8006b88:	9300      	str	r3, [sp, #0]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	4a4f      	ldr	r2, [pc, #316]	; (8006ccc <vTaskStateEst+0x244>)
 8006b8e:	4950      	ldr	r1, [pc, #320]	; (8006cd0 <vTaskStateEst+0x248>)
 8006b90:	4850      	ldr	r0, [pc, #320]	; (8006cd4 <vTaskStateEst+0x24c>)
 8006b92:	f7fd f8bd 	bl	8003d10 <ReadMutexStateEst>

		/* Sensor Board 3 */
		ReadMutexStateEst(&sb3_mutex, &sb3_baro, &sb3_imu, &state_est_meas, 3);
 8006b96:	f507 629e 	add.w	r2, r7, #1264	; 0x4f0
 8006b9a:	2303      	movs	r3, #3
 8006b9c:	9300      	str	r3, [sp, #0]
 8006b9e:	4613      	mov	r3, r2
 8006ba0:	4a4d      	ldr	r2, [pc, #308]	; (8006cd8 <vTaskStateEst+0x250>)
 8006ba2:	494e      	ldr	r1, [pc, #312]	; (8006cdc <vTaskStateEst+0x254>)
 8006ba4:	484e      	ldr	r0, [pc, #312]	; (8006ce0 <vTaskStateEst+0x258>)
 8006ba6:	f7fd f8b3 	bl	8003d10 <ReadMutexStateEst>

		/* get new Phase Detection*/
		ReadMutex(&fsm_mutex, &global_flight_phase_detection, &flight_phase_detection, sizeof(flight_phase_detection));
 8006baa:	f107 020c 	add.w	r2, r7, #12
 8006bae:	230c      	movs	r3, #12
 8006bb0:	494c      	ldr	r1, [pc, #304]	; (8006ce4 <vTaskStateEst+0x25c>)
 8006bb2:	484d      	ldr	r0, [pc, #308]	; (8006ce8 <vTaskStateEst+0x260>)
 8006bb4:	f7fd f870 	bl	8003c98 <ReadMutex>

		/* process measurements */
		process_measurements(tick_count, &kf_state, &state_est_meas, &state_est_meas_prior, &env, &extrapolation_rolling_memory);
 8006bb8:	f507 608f 	add.w	r0, r7, #1144	; 0x478
 8006bbc:	f507 629e 	add.w	r2, r7, #1264	; 0x4f0
 8006bc0:	f107 01cc 	add.w	r1, r7, #204	; 0xcc
 8006bc4:	f107 0318 	add.w	r3, r7, #24
 8006bc8:	9301      	str	r3, [sp, #4]
 8006bca:	f507 63ad 	add.w	r3, r7, #1384	; 0x568
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	f8d7 057c 	ldr.w	r0, [r7, #1404]	; 0x57c
 8006bd6:	f7fb ff83 	bl	8002ae0 <process_measurements>

		/* select noise models (dependent on detected flight phase and updated temperature in environment) */
		select_noise_models(&kf_state, &flight_phase_detection, &env, &extrapolation_rolling_memory);
 8006bda:	f107 0318 	add.w	r3, r7, #24
 8006bde:	f507 62ad 	add.w	r2, r7, #1384	; 0x568
 8006be2:	f107 010c 	add.w	r1, r7, #12
 8006be6:	f107 00cc 	add.w	r0, r7, #204	; 0xcc
 8006bea:	f7fc f8e5 	bl	8002db8 <select_noise_models>

		/* Start Kalman Update */

		/* Prediction Step */
		kf_prediction(&kf_state);
 8006bee:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f7fb fd88 	bl	8002708 <kf_prediction>

		/* update Step */
		if (kf_state.num_z_active > 0) {
 8006bf8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8006bfc:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	dd0a      	ble.n	8006c1a <vTaskStateEst+0x192>
			select_kf_observation_matrices(&kf_state);
 8006c04:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f7fb fdee 	bl	80027ea <select_kf_observation_matrices>
			kf_update(&kf_state);
 8006c0e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8006c12:	4618      	mov	r0, r3
 8006c14:	f7fb fe26 	bl	8002864 <kf_update>
 8006c18:	e00a      	b.n	8006c30 <vTaskStateEst+0x1a8>
		}
		else
		{
			memcpy(kf_state.x_est, kf_state.x_priori, sizeof(kf_state.x_priori));
 8006c1a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8006c1e:	f107 02cc 	add.w	r2, r7, #204	; 0xcc
 8006c22:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8006c26:	f502 729a 	add.w	r2, r2, #308	; 0x134
 8006c2a:	ca07      	ldmia	r2, {r0, r1, r2}
 8006c2c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}

		/* set measurement prior to measurements from completed state estimation step */
		memcpy(&state_est_meas_prior, &state_est_meas, sizeof(state_est_meas));
 8006c30:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8006c34:	4618      	mov	r0, r3
 8006c36:	f507 639e 	add.w	r3, r7, #1264	; 0x4f0
 8006c3a:	2278      	movs	r2, #120	; 0x78
 8006c3c:	4619      	mov	r1, r3
 8006c3e:	f013 fa77 	bl	801a130 <memcpy>

		/* Kalman Update Finished */

		/* Update global State Estimation Data */
		if(AcquireMutex(&state_est_mutex) == osOK){
 8006c42:	482a      	ldr	r0, [pc, #168]	; (8006cec <vTaskStateEst+0x264>)
 8006c44:	f7fd f800 	bl	8003c48 <AcquireMutex>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d108      	bne.n	8006c60 <vTaskStateEst+0x1d8>
			update_state_est_data(&state_est_data_global, &kf_state);
 8006c4e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8006c52:	4619      	mov	r1, r3
 8006c54:	4826      	ldr	r0, [pc, #152]	; (8006cf0 <vTaskStateEst+0x268>)
 8006c56:	f7fb fef3 	bl	8002a40 <update_state_est_data>
			ReleaseMutex(&state_est_mutex);
 8006c5a:	4824      	ldr	r0, [pc, #144]	; (8006cec <vTaskStateEst+0x264>)
 8006c5c:	f7fd f80e 	bl	8003c7c <ReleaseMutex>
		}

		/* Update env for FSM */
		if(AcquireMutex(&fsm_mutex) == osOK){
 8006c60:	4821      	ldr	r0, [pc, #132]	; (8006ce8 <vTaskStateEst+0x260>)
 8006c62:	f7fc fff1 	bl	8003c48 <AcquireMutex>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d109      	bne.n	8006c80 <vTaskStateEst+0x1f8>
			global_env = env;
 8006c6c:	4b21      	ldr	r3, [pc, #132]	; (8006cf4 <vTaskStateEst+0x26c>)
 8006c6e:	461c      	mov	r4, r3
 8006c70:	f507 63ad 	add.w	r3, r7, #1384	; 0x568
 8006c74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006c76:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			ReleaseMutex(&fsm_mutex);
 8006c7a:	481b      	ldr	r0, [pc, #108]	; (8006ce8 <vTaskStateEst+0x260>)
 8006c7c:	f7fc fffe 	bl	8003c7c <ReleaseMutex>
		}

		/* Write to logging system */
		logEstimatorVar(osKernelGetTickCount(), state_est_data_global);
 8006c80:	f00e fd4a 	bl	8015718 <osKernelGetTickCount>
 8006c84:	4684      	mov	ip, r0
 8006c86:	4e1a      	ldr	r6, [pc, #104]	; (8006cf0 <vTaskStateEst+0x268>)
 8006c88:	466d      	mov	r5, sp
 8006c8a:	f106 040c 	add.w	r4, r6, #12
 8006c8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006c90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006c92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006c94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006c96:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8006c9a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8006c9e:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8006ca2:	4660      	mov	r0, ip
 8006ca4:	f7fd fa22 	bl	80040ec <logEstimatorVar>

		/* TODO: Check if the state estimation can do this for the given frequency */

		osDelayUntil(tick_count);
 8006ca8:	f8d7 057c 	ldr.w	r0, [r7, #1404]	; 0x57c
 8006cac:	f00e fe3a 	bl	8015924 <osDelayUntil>
		tick_count += tick_update;
 8006cb0:	e73c      	b.n	8006b2c <vTaskStateEst+0xa4>
 8006cb2:	bf00      	nop
 8006cb4:	51eb851f 	.word	0x51eb851f
 8006cb8:	20013df0 	.word	0x20013df0
 8006cbc:	2000baa4 	.word	0x2000baa4
 8006cc0:	200002a8 	.word	0x200002a8
 8006cc4:	2000029c 	.word	0x2000029c
 8006cc8:	2000fbe0 	.word	0x2000fbe0
 8006ccc:	200002c4 	.word	0x200002c4
 8006cd0:	200002b8 	.word	0x200002b8
 8006cd4:	2001a490 	.word	0x2001a490
 8006cd8:	200002e0 	.word	0x200002e0
 8006cdc:	200002d4 	.word	0x200002d4
 8006ce0:	2000fcf4 	.word	0x2000fcf4
 8006ce4:	20000340 	.word	0x20000340
 8006ce8:	200096c0 	.word	0x200096c0
 8006cec:	20011d68 	.word	0x20011d68
 8006cf0:	200002f0 	.word	0x200002f0
 8006cf4:	20000330 	.word	0x20000330

08006cf8 <resetStateEstimation>:
	}
}


void resetStateEstimation(kf_state_t *kf_state, flight_phase_detection_t *flight_phase_detection,
		env_t *environment, extrapolation_rolling_memory_t *extrapolation_rolling_memory){
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b084      	sub	sp, #16
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	607a      	str	r2, [r7, #4]
 8006d04:	603b      	str	r3, [r7, #0]
	reset_flight_phase_detection(flight_phase_detection);
 8006d06:	68b8      	ldr	r0, [r7, #8]
 8006d08:	f7fb fc50 	bl	80025ac <reset_flight_phase_detection>
	reset_kf_state(kf_state);
 8006d0c:	68f8      	ldr	r0, [r7, #12]
 8006d0e:	f7fb fc65 	bl	80025dc <reset_kf_state>
	init_env(environment);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f7fb f98c 	bl	8002030 <init_env>
	*extrapolation_rolling_memory = EMPTY_MEMORY;
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	23b0      	movs	r3, #176	; 0xb0
 8006d1e:	461a      	mov	r2, r3
 8006d20:	2100      	movs	r1, #0
 8006d22:	f013 fa10 	bl	801a146 <memset>
	select_noise_models(kf_state, flight_phase_detection, environment, extrapolation_rolling_memory);
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	687a      	ldr	r2, [r7, #4]
 8006d2a:	68b9      	ldr	r1, [r7, #8]
 8006d2c:	68f8      	ldr	r0, [r7, #12]
 8006d2e:	f7fc f843 	bl	8002db8 <select_noise_models>
}
 8006d32:	bf00      	nop
 8006d34:	3710      	adds	r7, #16
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
	...

08006d3c <vTaskXbee>:
command_xbee_t local_command_xbee;

command_e local_command;
bool new_command = false;

void vTaskXbee(void *argument) {
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b0b0      	sub	sp, #192	; 0xc0
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
	/* local Data */
	state_est_data_t state_est_data;
	int32_t controller_output;

	/* Telemetry struct */
	telemetry_t telemetry_send = { 0 };
 8006d44:	f107 0308 	add.w	r3, r7, #8
 8006d48:	2270      	movs	r2, #112	; 0x70
 8006d4a:	2100      	movs	r1, #0
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f013 f9fa 	bl	801a146 <memset>
	telemetry_send.flight_phase = IDLE;
 8006d52:	2301      	movs	r3, #1
 8006d54:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
	telemetry_send.mach_regime = SUBSONIC;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75


	/* Command struct */
	local_command = IDLE_COMMAND;
 8006d5e:	4b51      	ldr	r3, [pc, #324]	; (8006ea4 <vTaskXbee+0x168>)
 8006d60:	229b      	movs	r2, #155	; 0x9b
 8006d62:	701a      	strb	r2, [r3, #0]
	local_command_xbee = IDLE_XBEE_DATA;
 8006d64:	4b50      	ldr	r3, [pc, #320]	; (8006ea8 <vTaskXbee+0x16c>)
 8006d66:	4a51      	ldr	r2, [pc, #324]	; (8006eac <vTaskXbee+0x170>)
 8006d68:	6810      	ldr	r0, [r2, #0]
 8006d6a:	6018      	str	r0, [r3, #0]


	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 8006d6c:	f00e fcd4 	bl	8015718 <osKernelGetTickCount>
 8006d70:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
	tick_update = osKernelGetTickFreq() / XBEE_SAMPLING_FREQ;
 8006d74:	f00e fcf8 	bl	8015768 <osKernelGetTickFreq>
 8006d78:	4602      	mov	r2, r0
 8006d7a:	4b4d      	ldr	r3, [pc, #308]	; (8006eb0 <vTaskXbee+0x174>)
 8006d7c:	fba3 2302 	umull	r2, r3, r3, r2
 8006d80:	08db      	lsrs	r3, r3, #3
 8006d82:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

	HAL_UART_Receive_IT(&huart7, (uint8_t*) &local_command, sizeof(local_command));
 8006d86:	2201      	movs	r2, #1
 8006d88:	4946      	ldr	r1, [pc, #280]	; (8006ea4 <vTaskXbee+0x168>)
 8006d8a:	484a      	ldr	r0, [pc, #296]	; (8006eb4 <vTaskXbee+0x178>)
 8006d8c:	f006 fc9e 	bl	800d6cc <HAL_UART_Receive_IT>

	while (1) {
		/* Tick Update */
		tick_count += tick_update;
 8006d90:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006d94:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006d98:	4413      	add	r3, r2
 8006d9a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Write command in Global Command Variable */
		if(AcquireMutex(&command_mutex) == osOK){
 8006d9e:	4846      	ldr	r0, [pc, #280]	; (8006eb8 <vTaskXbee+0x17c>)
 8006da0:	f7fc ff52 	bl	8003c48 <AcquireMutex>
 8006da4:	4603      	mov	r3, r0
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d106      	bne.n	8006db8 <vTaskXbee+0x7c>
			global_telemetry_command = local_command;
 8006daa:	4b3e      	ldr	r3, [pc, #248]	; (8006ea4 <vTaskXbee+0x168>)
 8006dac:	781a      	ldrb	r2, [r3, #0]
 8006dae:	4b43      	ldr	r3, [pc, #268]	; (8006ebc <vTaskXbee+0x180>)
 8006db0:	701a      	strb	r2, [r3, #0]
			ReleaseMutex(&command_mutex);
 8006db2:	4841      	ldr	r0, [pc, #260]	; (8006eb8 <vTaskXbee+0x17c>)
 8006db4:	f7fc ff62 	bl	8003c7c <ReleaseMutex>
		}
		if(new_command){
 8006db8:	4b41      	ldr	r3, [pc, #260]	; (8006ec0 <vTaskXbee+0x184>)
 8006dba:	781b      	ldrb	r3, [r3, #0]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d005      	beq.n	8006dcc <vTaskXbee+0x90>
			local_command = IDLE_COMMAND;
 8006dc0:	4b38      	ldr	r3, [pc, #224]	; (8006ea4 <vTaskXbee+0x168>)
 8006dc2:	229b      	movs	r2, #155	; 0x9b
 8006dc4:	701a      	strb	r2, [r3, #0]
			new_command = false;
 8006dc6:	4b3e      	ldr	r3, [pc, #248]	; (8006ec0 <vTaskXbee+0x184>)
 8006dc8:	2200      	movs	r2, #0
 8006dca:	701a      	strb	r2, [r3, #0]
		}

		/* Read Sensor Board Data */
		ReadMutex(&sb1_mutex, &sb1_baro, &telemetry_send.sb1.baro, sizeof(sb1_baro));
 8006dcc:	f107 0208 	add.w	r2, r7, #8
 8006dd0:	230c      	movs	r3, #12
 8006dd2:	493c      	ldr	r1, [pc, #240]	; (8006ec4 <vTaskXbee+0x188>)
 8006dd4:	483c      	ldr	r0, [pc, #240]	; (8006ec8 <vTaskXbee+0x18c>)
 8006dd6:	f7fc ff5f 	bl	8003c98 <ReadMutex>
		ReadMutex(&sb1_mutex, &sb1_imu, &telemetry_send.sb1.imu, sizeof(sb1_imu));
 8006dda:	f107 0308 	add.w	r3, r7, #8
 8006dde:	f103 020c 	add.w	r2, r3, #12
 8006de2:	2310      	movs	r3, #16
 8006de4:	4939      	ldr	r1, [pc, #228]	; (8006ecc <vTaskXbee+0x190>)
 8006de6:	4838      	ldr	r0, [pc, #224]	; (8006ec8 <vTaskXbee+0x18c>)
 8006de8:	f7fc ff56 	bl	8003c98 <ReadMutex>
		ReadMutex(&sb2_mutex, &sb2_baro, &telemetry_send.sb2.baro, sizeof(sb2_baro));
 8006dec:	f107 0308 	add.w	r3, r7, #8
 8006df0:	f103 0220 	add.w	r2, r3, #32
 8006df4:	230c      	movs	r3, #12
 8006df6:	4936      	ldr	r1, [pc, #216]	; (8006ed0 <vTaskXbee+0x194>)
 8006df8:	4836      	ldr	r0, [pc, #216]	; (8006ed4 <vTaskXbee+0x198>)
 8006dfa:	f7fc ff4d 	bl	8003c98 <ReadMutex>
		ReadMutex(&sb2_mutex, &sb2_imu, &telemetry_send.sb2.imu, sizeof(sb2_imu));
 8006dfe:	f107 0308 	add.w	r3, r7, #8
 8006e02:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8006e06:	2310      	movs	r3, #16
 8006e08:	4933      	ldr	r1, [pc, #204]	; (8006ed8 <vTaskXbee+0x19c>)
 8006e0a:	4832      	ldr	r0, [pc, #200]	; (8006ed4 <vTaskXbee+0x198>)
 8006e0c:	f7fc ff44 	bl	8003c98 <ReadMutex>
		ReadMutex(&sb3_mutex, &sb3_baro, &telemetry_send.sb3.baro, sizeof(sb3_baro));
 8006e10:	f107 0308 	add.w	r3, r7, #8
 8006e14:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8006e18:	230c      	movs	r3, #12
 8006e1a:	4930      	ldr	r1, [pc, #192]	; (8006edc <vTaskXbee+0x1a0>)
 8006e1c:	4830      	ldr	r0, [pc, #192]	; (8006ee0 <vTaskXbee+0x1a4>)
 8006e1e:	f7fc ff3b 	bl	8003c98 <ReadMutex>
		ReadMutex(&sb3_mutex, &sb3_imu, &telemetry_send.sb3.imu, sizeof(sb3_imu));
 8006e22:	f107 0308 	add.w	r3, r7, #8
 8006e26:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006e2a:	2310      	movs	r3, #16
 8006e2c:	492d      	ldr	r1, [pc, #180]	; (8006ee4 <vTaskXbee+0x1a8>)
 8006e2e:	482c      	ldr	r0, [pc, #176]	; (8006ee0 <vTaskXbee+0x1a4>)
 8006e30:	f7fc ff32 	bl	8003c98 <ReadMutex>

		/* Read Control Data*/
		ReadMutex(&state_est_mutex, &state_est_data_global, &state_est_data, sizeof(state_est_data));
 8006e34:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 8006e38:	233c      	movs	r3, #60	; 0x3c
 8006e3a:	492b      	ldr	r1, [pc, #172]	; (8006ee8 <vTaskXbee+0x1ac>)
 8006e3c:	482b      	ldr	r0, [pc, #172]	; (8006eec <vTaskXbee+0x1b0>)
 8006e3e:	f7fc ff2b 	bl	8003c98 <ReadMutex>

		ReadMutex(&controller_mutex, &controller_output_global, &controller_output, sizeof(controller_output));
 8006e42:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8006e46:	2304      	movs	r3, #4
 8006e48:	4929      	ldr	r1, [pc, #164]	; (8006ef0 <vTaskXbee+0x1b4>)
 8006e4a:	482a      	ldr	r0, [pc, #168]	; (8006ef4 <vTaskXbee+0x1b8>)
 8006e4c:	f7fc ff24 	bl	8003c98 <ReadMutex>

		ReadMutex(&fsm_mutex, &global_flight_phase_detection.flight_phase, &telemetry_send.flight_phase, sizeof(global_flight_phase_detection.flight_phase));
 8006e50:	f107 0308 	add.w	r3, r7, #8
 8006e54:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 8006e58:	2301      	movs	r3, #1
 8006e5a:	4927      	ldr	r1, [pc, #156]	; (8006ef8 <vTaskXbee+0x1bc>)
 8006e5c:	4827      	ldr	r0, [pc, #156]	; (8006efc <vTaskXbee+0x1c0>)
 8006e5e:	f7fc ff1b 	bl	8003c98 <ReadMutex>
		ReadMutex(&fsm_mutex, &global_flight_phase_detection.mach_regime, &telemetry_send.mach_regime, sizeof(global_flight_phase_detection.mach_regime));
 8006e62:	f107 0308 	add.w	r3, r7, #8
 8006e66:	f103 026d 	add.w	r2, r3, #109	; 0x6d
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	4924      	ldr	r1, [pc, #144]	; (8006f00 <vTaskXbee+0x1c4>)
 8006e6e:	4823      	ldr	r0, [pc, #140]	; (8006efc <vTaskXbee+0x1c0>)
 8006e70:	f7fc ff12 	bl	8003c98 <ReadMutex>


		telemetry_send.height = state_est_data.position_world[2];
 8006e74:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006e78:	66bb      	str	r3, [r7, #104]	; 0x68
		telemetry_send.velocity = state_est_data.velocity_world[2];
 8006e7a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006e7e:	66fb      	str	r3, [r7, #108]	; 0x6c
		telemetry_send.ts = osKernelGetTickCount();
 8006e80:	f00e fc4a 	bl	8015718 <osKernelGetTickCount>
 8006e84:	4603      	mov	r3, r0
 8006e86:	673b      	str	r3, [r7, #112]	; 0x70

		/* Send to Xbee module */
		HAL_UART_Transmit(&huart7, (uint8_t*) &telemetry_send, sizeof(telemetry_send), HAL_MAX_DELAY);
 8006e88:	f107 0108 	add.w	r1, r7, #8
 8006e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8006e90:	2270      	movs	r2, #112	; 0x70
 8006e92:	4808      	ldr	r0, [pc, #32]	; (8006eb4 <vTaskXbee+0x178>)
 8006e94:	f006 fabc 	bl	800d410 <HAL_UART_Transmit>



		/* Sleep */
		osDelayUntil(tick_count);
 8006e98:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8006e9c:	f00e fd42 	bl	8015924 <osDelayUntil>
		tick_count += tick_update;
 8006ea0:	e776      	b.n	8006d90 <vTaskXbee+0x54>
 8006ea2:	bf00      	nop
 8006ea4:	2001a940 	.word	0x2001a940
 8006ea8:	2001a944 	.word	0x2001a944
 8006eac:	0801d378 	.word	0x0801d378
 8006eb0:	cccccccd 	.word	0xcccccccd
 8006eb4:	20009734 	.word	0x20009734
 8006eb8:	2000baa4 	.word	0x2000baa4
 8006ebc:	20013df0 	.word	0x20013df0
 8006ec0:	200003b0 	.word	0x200003b0
 8006ec4:	2000029c 	.word	0x2000029c
 8006ec8:	2000fbe0 	.word	0x2000fbe0
 8006ecc:	200002a8 	.word	0x200002a8
 8006ed0:	200002b8 	.word	0x200002b8
 8006ed4:	2001a490 	.word	0x2001a490
 8006ed8:	200002c4 	.word	0x200002c4
 8006edc:	200002d4 	.word	0x200002d4
 8006ee0:	2000fcf4 	.word	0x2000fcf4
 8006ee4:	200002e0 	.word	0x200002e0
 8006ee8:	200002f0 	.word	0x200002f0
 8006eec:	20011d68 	.word	0x20011d68
 8006ef0:	2000032c 	.word	0x2000032c
 8006ef4:	2000fb1c 	.word	0x2000fb1c
 8006ef8:	20000340 	.word	0x20000340
 8006efc:	200096c0 	.word	0x200096c0
 8006f00:	20000341 	.word	0x20000341

08006f04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006f04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006f3c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006f08:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006f0a:	e003      	b.n	8006f14 <LoopCopyDataInit>

08006f0c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006f0c:	4b0c      	ldr	r3, [pc, #48]	; (8006f40 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006f0e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006f10:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006f12:	3104      	adds	r1, #4

08006f14 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006f14:	480b      	ldr	r0, [pc, #44]	; (8006f44 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006f16:	4b0c      	ldr	r3, [pc, #48]	; (8006f48 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006f18:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006f1a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006f1c:	d3f6      	bcc.n	8006f0c <CopyDataInit>
  ldr  r2, =_sbss
 8006f1e:	4a0b      	ldr	r2, [pc, #44]	; (8006f4c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006f20:	e002      	b.n	8006f28 <LoopFillZerobss>

08006f22 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006f22:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006f24:	f842 3b04 	str.w	r3, [r2], #4

08006f28 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006f28:	4b09      	ldr	r3, [pc, #36]	; (8006f50 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006f2a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006f2c:	d3f9      	bcc.n	8006f22 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006f2e:	f7fe fdb1 	bl	8005a94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006f32:	f013 f8c9 	bl	801a0c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006f36:	f7fd f99d 	bl	8004274 <main>
  bx  lr    
 8006f3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006f3c:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8006f40:	0801d530 	.word	0x0801d530
  ldr  r0, =_sdata
 8006f44:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006f48:	20000280 	.word	0x20000280
  ldr  r2, =_sbss
 8006f4c:	20000280 	.word	0x20000280
  ldr  r3, = _ebss
 8006f50:	2001c6d0 	.word	0x2001c6d0

08006f54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006f54:	e7fe      	b.n	8006f54 <ADC_IRQHandler>

08006f56 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006f56:	b580      	push	{r7, lr}
 8006f58:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006f5a:	2003      	movs	r0, #3
 8006f5c:	f000 fd57 	bl	8007a0e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006f60:	2000      	movs	r0, #0
 8006f62:	f7fe fc59 	bl	8005818 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8006f66:	f7fd ff7d 	bl	8004e64 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006f70:	b480      	push	{r7}
 8006f72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006f74:	4b06      	ldr	r3, [pc, #24]	; (8006f90 <HAL_IncTick+0x20>)
 8006f76:	781b      	ldrb	r3, [r3, #0]
 8006f78:	461a      	mov	r2, r3
 8006f7a:	4b06      	ldr	r3, [pc, #24]	; (8006f94 <HAL_IncTick+0x24>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4413      	add	r3, r2
 8006f80:	4a04      	ldr	r2, [pc, #16]	; (8006f94 <HAL_IncTick+0x24>)
 8006f82:	6013      	str	r3, [r2, #0]
}
 8006f84:	bf00      	nop
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr
 8006f8e:	bf00      	nop
 8006f90:	2000008c 	.word	0x2000008c
 8006f94:	2001a948 	.word	0x2001a948

08006f98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	af00      	add	r7, sp, #0
  return uwTick;
 8006f9c:	4b03      	ldr	r3, [pc, #12]	; (8006fac <HAL_GetTick+0x14>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr
 8006faa:	bf00      	nop
 8006fac:	2001a948 	.word	0x2001a948

08006fb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b084      	sub	sp, #16
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006fb8:	f7ff ffee 	bl	8006f98 <HAL_GetTick>
 8006fbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fc8:	d005      	beq.n	8006fd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006fca:	4b09      	ldr	r3, [pc, #36]	; (8006ff0 <HAL_Delay+0x40>)
 8006fcc:	781b      	ldrb	r3, [r3, #0]
 8006fce:	461a      	mov	r2, r3
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	4413      	add	r3, r2
 8006fd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006fd6:	bf00      	nop
 8006fd8:	f7ff ffde 	bl	8006f98 <HAL_GetTick>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	1ad3      	subs	r3, r2, r3
 8006fe2:	68fa      	ldr	r2, [r7, #12]
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d8f7      	bhi.n	8006fd8 <HAL_Delay+0x28>
  {
  }
}
 8006fe8:	bf00      	nop
 8006fea:	3710      	adds	r7, #16
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}
 8006ff0:	2000008c 	.word	0x2000008c

08006ff4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d101      	bne.n	800700a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e031      	b.n	800706e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800700e:	2b00      	cmp	r3, #0
 8007010:	d109      	bne.n	8007026 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f7fd ff4e 	bl	8004eb4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2200      	movs	r2, #0
 8007022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800702a:	f003 0310 	and.w	r3, r3, #16
 800702e:	2b00      	cmp	r3, #0
 8007030:	d116      	bne.n	8007060 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007036:	4b10      	ldr	r3, [pc, #64]	; (8007078 <HAL_ADC_Init+0x84>)
 8007038:	4013      	ands	r3, r2
 800703a:	f043 0202 	orr.w	r2, r3, #2
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f000 faba 	bl	80075bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2200      	movs	r2, #0
 800704c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007052:	f023 0303 	bic.w	r3, r3, #3
 8007056:	f043 0201 	orr.w	r2, r3, #1
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	641a      	str	r2, [r3, #64]	; 0x40
 800705e:	e001      	b.n	8007064 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800706c:	7bfb      	ldrb	r3, [r7, #15]
}
 800706e:	4618      	mov	r0, r3
 8007070:	3710      	adds	r7, #16
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}
 8007076:	bf00      	nop
 8007078:	ffffeefd 	.word	0xffffeefd

0800707c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b086      	sub	sp, #24
 8007080:	af00      	add	r7, sp, #0
 8007082:	60f8      	str	r0, [r7, #12]
 8007084:	60b9      	str	r1, [r7, #8]
 8007086:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8007088:	2300      	movs	r3, #0
 800708a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007092:	2b01      	cmp	r3, #1
 8007094:	d101      	bne.n	800709a <HAL_ADC_Start_DMA+0x1e>
 8007096:	2302      	movs	r3, #2
 8007098:	e0c7      	b.n	800722a <HAL_ADC_Start_DMA+0x1ae>
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2201      	movs	r2, #1
 800709e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	f003 0301 	and.w	r3, r3, #1
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d018      	beq.n	80070e2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	689a      	ldr	r2, [r3, #8]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f042 0201 	orr.w	r2, r2, #1
 80070be:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80070c0:	4b5c      	ldr	r3, [pc, #368]	; (8007234 <HAL_ADC_Start_DMA+0x1b8>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a5c      	ldr	r2, [pc, #368]	; (8007238 <HAL_ADC_Start_DMA+0x1bc>)
 80070c6:	fba2 2303 	umull	r2, r3, r2, r3
 80070ca:	0c9a      	lsrs	r2, r3, #18
 80070cc:	4613      	mov	r3, r2
 80070ce:	005b      	lsls	r3, r3, #1
 80070d0:	4413      	add	r3, r2
 80070d2:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80070d4:	e002      	b.n	80070dc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	3b01      	subs	r3, #1
 80070da:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1f9      	bne.n	80070d6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	f003 0301 	and.w	r3, r3, #1
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	f040 809b 	bne.w	8007228 <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80070f6:	4b51      	ldr	r3, [pc, #324]	; (800723c <HAL_ADC_Start_DMA+0x1c0>)
 80070f8:	4013      	ands	r3, r2
 80070fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800710c:	2b00      	cmp	r3, #0
 800710e:	d007      	beq.n	8007120 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007114:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007118:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007124:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007128:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800712c:	d106      	bne.n	800713c <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007132:	f023 0206 	bic.w	r2, r3, #6
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	645a      	str	r2, [r3, #68]	; 0x44
 800713a:	e002      	b.n	8007142 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2200      	movs	r2, #0
 8007140:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2200      	movs	r2, #0
 8007146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800714e:	4a3c      	ldr	r2, [pc, #240]	; (8007240 <HAL_ADC_Start_DMA+0x1c4>)
 8007150:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007156:	4a3b      	ldr	r2, [pc, #236]	; (8007244 <HAL_ADC_Start_DMA+0x1c8>)
 8007158:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800715e:	4a3a      	ldr	r2, [pc, #232]	; (8007248 <HAL_ADC_Start_DMA+0x1cc>)
 8007160:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800716a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	685a      	ldr	r2, [r3, #4]
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800717a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	689a      	ldr	r2, [r3, #8]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800718a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	334c      	adds	r3, #76	; 0x4c
 8007196:	4619      	mov	r1, r3
 8007198:	68ba      	ldr	r2, [r7, #8]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f000 fd1a 	bl	8007bd4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80071a0:	4b2a      	ldr	r3, [pc, #168]	; (800724c <HAL_ADC_Start_DMA+0x1d0>)
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	f003 031f 	and.w	r3, r3, #31
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d10f      	bne.n	80071cc <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d136      	bne.n	8007228 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	689a      	ldr	r2, [r3, #8]
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80071c8:	609a      	str	r2, [r3, #8]
 80071ca:	e02d      	b.n	8007228 <HAL_ADC_Start_DMA+0x1ac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a1f      	ldr	r2, [pc, #124]	; (8007250 <HAL_ADC_Start_DMA+0x1d4>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d10e      	bne.n	80071f4 <HAL_ADC_Start_DMA+0x178>
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d107      	bne.n	80071f4 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	689a      	ldr	r2, [r3, #8]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80071f2:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80071f4:	4b15      	ldr	r3, [pc, #84]	; (800724c <HAL_ADC_Start_DMA+0x1d0>)
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	f003 0310 	and.w	r3, r3, #16
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d113      	bne.n	8007228 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a13      	ldr	r2, [pc, #76]	; (8007254 <HAL_ADC_Start_DMA+0x1d8>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d10e      	bne.n	8007228 <HAL_ADC_Start_DMA+0x1ac>
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	689b      	ldr	r3, [r3, #8]
 8007210:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007214:	2b00      	cmp	r3, #0
 8007216:	d107      	bne.n	8007228 <HAL_ADC_Start_DMA+0x1ac>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	689a      	ldr	r2, [r3, #8]
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007226:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8007228:	2300      	movs	r3, #0
}
 800722a:	4618      	mov	r0, r3
 800722c:	3718      	adds	r7, #24
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	20000000 	.word	0x20000000
 8007238:	431bde83 	.word	0x431bde83
 800723c:	fffff8fe 	.word	0xfffff8fe
 8007240:	080077b1 	.word	0x080077b1
 8007244:	0800786b 	.word	0x0800786b
 8007248:	08007887 	.word	0x08007887
 800724c:	40012300 	.word	0x40012300
 8007250:	40012000 	.word	0x40012000
 8007254:	40012200 	.word	0x40012200

08007258 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b084      	sub	sp, #16
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007260:	2300      	movs	r3, #0
 8007262:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800726a:	2b01      	cmp	r3, #1
 800726c:	d101      	bne.n	8007272 <HAL_ADC_Stop_DMA+0x1a>
 800726e:	2302      	movs	r3, #2
 8007270:	e036      	b.n	80072e0 <HAL_ADC_Stop_DMA+0x88>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2201      	movs	r2, #1
 8007276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	689a      	ldr	r2, [r3, #8]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f022 0201 	bic.w	r2, r2, #1
 8007288:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	f003 0301 	and.w	r3, r3, #1
 8007294:	2b00      	cmp	r3, #0
 8007296:	d11e      	bne.n	80072d6 <HAL_ADC_Stop_DMA+0x7e>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	689a      	ldr	r2, [r3, #8]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80072a6:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ac:	4618      	mov	r0, r3
 80072ae:	f000 fcf1 	bl	8007c94 <HAL_DMA_Abort>
 80072b2:	4603      	mov	r3, r0
 80072b4:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	685a      	ldr	r2, [r3, #4]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80072c4:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80072ca:	4b07      	ldr	r3, [pc, #28]	; (80072e8 <HAL_ADC_Stop_DMA+0x90>)
 80072cc:	4013      	ands	r3, r2
 80072ce:	f043 0201 	orr.w	r2, r3, #1
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2200      	movs	r2, #0
 80072da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80072de:	7bfb      	ldrb	r3, [r7, #15]
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3710      	adds	r7, #16
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}
 80072e8:	ffffeefe 	.word	0xffffeefe

080072ec <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80072f4:	bf00      	nop
 80072f6:	370c      	adds	r7, #12
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr

08007300 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007300:	b480      	push	{r7}
 8007302:	b083      	sub	sp, #12
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8007308:	bf00      	nop
 800730a:	370c      	adds	r7, #12
 800730c:	46bd      	mov	sp, r7
 800730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007312:	4770      	bx	lr

08007314 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800731c:	bf00      	nop
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007328:	b480      	push	{r7}
 800732a:	b085      	sub	sp, #20
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8007332:	2300      	movs	r3, #0
 8007334:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800733c:	2b01      	cmp	r3, #1
 800733e:	d101      	bne.n	8007344 <HAL_ADC_ConfigChannel+0x1c>
 8007340:	2302      	movs	r3, #2
 8007342:	e12a      	b.n	800759a <HAL_ADC_ConfigChannel+0x272>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2b09      	cmp	r3, #9
 8007352:	d93a      	bls.n	80073ca <HAL_ADC_ConfigChannel+0xa2>
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800735c:	d035      	beq.n	80073ca <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	68d9      	ldr	r1, [r3, #12]
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	b29b      	uxth	r3, r3
 800736a:	461a      	mov	r2, r3
 800736c:	4613      	mov	r3, r2
 800736e:	005b      	lsls	r3, r3, #1
 8007370:	4413      	add	r3, r2
 8007372:	3b1e      	subs	r3, #30
 8007374:	2207      	movs	r2, #7
 8007376:	fa02 f303 	lsl.w	r3, r2, r3
 800737a:	43da      	mvns	r2, r3
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	400a      	ands	r2, r1
 8007382:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a87      	ldr	r2, [pc, #540]	; (80075a8 <HAL_ADC_ConfigChannel+0x280>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d10a      	bne.n	80073a4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	68d9      	ldr	r1, [r3, #12]
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	061a      	lsls	r2, r3, #24
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	430a      	orrs	r2, r1
 80073a0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80073a2:	e035      	b.n	8007410 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	68d9      	ldr	r1, [r3, #12]
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	689a      	ldr	r2, [r3, #8]
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	b29b      	uxth	r3, r3
 80073b4:	4618      	mov	r0, r3
 80073b6:	4603      	mov	r3, r0
 80073b8:	005b      	lsls	r3, r3, #1
 80073ba:	4403      	add	r3, r0
 80073bc:	3b1e      	subs	r3, #30
 80073be:	409a      	lsls	r2, r3
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	430a      	orrs	r2, r1
 80073c6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80073c8:	e022      	b.n	8007410 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	6919      	ldr	r1, [r3, #16]
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	461a      	mov	r2, r3
 80073d8:	4613      	mov	r3, r2
 80073da:	005b      	lsls	r3, r3, #1
 80073dc:	4413      	add	r3, r2
 80073de:	2207      	movs	r2, #7
 80073e0:	fa02 f303 	lsl.w	r3, r2, r3
 80073e4:	43da      	mvns	r2, r3
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	400a      	ands	r2, r1
 80073ec:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	6919      	ldr	r1, [r3, #16]
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	689a      	ldr	r2, [r3, #8]
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	4618      	mov	r0, r3
 8007400:	4603      	mov	r3, r0
 8007402:	005b      	lsls	r3, r3, #1
 8007404:	4403      	add	r3, r0
 8007406:	409a      	lsls	r2, r3
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	430a      	orrs	r2, r1
 800740e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	2b06      	cmp	r3, #6
 8007416:	d824      	bhi.n	8007462 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	685a      	ldr	r2, [r3, #4]
 8007422:	4613      	mov	r3, r2
 8007424:	009b      	lsls	r3, r3, #2
 8007426:	4413      	add	r3, r2
 8007428:	3b05      	subs	r3, #5
 800742a:	221f      	movs	r2, #31
 800742c:	fa02 f303 	lsl.w	r3, r2, r3
 8007430:	43da      	mvns	r2, r3
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	400a      	ands	r2, r1
 8007438:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	b29b      	uxth	r3, r3
 8007446:	4618      	mov	r0, r3
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	685a      	ldr	r2, [r3, #4]
 800744c:	4613      	mov	r3, r2
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	4413      	add	r3, r2
 8007452:	3b05      	subs	r3, #5
 8007454:	fa00 f203 	lsl.w	r2, r0, r3
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	430a      	orrs	r2, r1
 800745e:	635a      	str	r2, [r3, #52]	; 0x34
 8007460:	e04c      	b.n	80074fc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	2b0c      	cmp	r3, #12
 8007468:	d824      	bhi.n	80074b4 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	685a      	ldr	r2, [r3, #4]
 8007474:	4613      	mov	r3, r2
 8007476:	009b      	lsls	r3, r3, #2
 8007478:	4413      	add	r3, r2
 800747a:	3b23      	subs	r3, #35	; 0x23
 800747c:	221f      	movs	r2, #31
 800747e:	fa02 f303 	lsl.w	r3, r2, r3
 8007482:	43da      	mvns	r2, r3
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	400a      	ands	r2, r1
 800748a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	b29b      	uxth	r3, r3
 8007498:	4618      	mov	r0, r3
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	685a      	ldr	r2, [r3, #4]
 800749e:	4613      	mov	r3, r2
 80074a0:	009b      	lsls	r3, r3, #2
 80074a2:	4413      	add	r3, r2
 80074a4:	3b23      	subs	r3, #35	; 0x23
 80074a6:	fa00 f203 	lsl.w	r2, r0, r3
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	430a      	orrs	r2, r1
 80074b0:	631a      	str	r2, [r3, #48]	; 0x30
 80074b2:	e023      	b.n	80074fc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	685a      	ldr	r2, [r3, #4]
 80074be:	4613      	mov	r3, r2
 80074c0:	009b      	lsls	r3, r3, #2
 80074c2:	4413      	add	r3, r2
 80074c4:	3b41      	subs	r3, #65	; 0x41
 80074c6:	221f      	movs	r2, #31
 80074c8:	fa02 f303 	lsl.w	r3, r2, r3
 80074cc:	43da      	mvns	r2, r3
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	400a      	ands	r2, r1
 80074d4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	4618      	mov	r0, r3
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	685a      	ldr	r2, [r3, #4]
 80074e8:	4613      	mov	r3, r2
 80074ea:	009b      	lsls	r3, r3, #2
 80074ec:	4413      	add	r3, r2
 80074ee:	3b41      	subs	r3, #65	; 0x41
 80074f0:	fa00 f203 	lsl.w	r2, r0, r3
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	430a      	orrs	r2, r1
 80074fa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a2a      	ldr	r2, [pc, #168]	; (80075ac <HAL_ADC_ConfigChannel+0x284>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d10a      	bne.n	800751c <HAL_ADC_ConfigChannel+0x1f4>
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800750e:	d105      	bne.n	800751c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8007510:	4b27      	ldr	r3, [pc, #156]	; (80075b0 <HAL_ADC_ConfigChannel+0x288>)
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	4a26      	ldr	r2, [pc, #152]	; (80075b0 <HAL_ADC_ConfigChannel+0x288>)
 8007516:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800751a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a22      	ldr	r2, [pc, #136]	; (80075ac <HAL_ADC_ConfigChannel+0x284>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d109      	bne.n	800753a <HAL_ADC_ConfigChannel+0x212>
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	2b12      	cmp	r3, #18
 800752c:	d105      	bne.n	800753a <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800752e:	4b20      	ldr	r3, [pc, #128]	; (80075b0 <HAL_ADC_ConfigChannel+0x288>)
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	4a1f      	ldr	r2, [pc, #124]	; (80075b0 <HAL_ADC_ConfigChannel+0x288>)
 8007534:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007538:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a1b      	ldr	r2, [pc, #108]	; (80075ac <HAL_ADC_ConfigChannel+0x284>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d125      	bne.n	8007590 <HAL_ADC_ConfigChannel+0x268>
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a17      	ldr	r2, [pc, #92]	; (80075a8 <HAL_ADC_ConfigChannel+0x280>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d003      	beq.n	8007556 <HAL_ADC_ConfigChannel+0x22e>
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	2b11      	cmp	r3, #17
 8007554:	d11c      	bne.n	8007590 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8007556:	4b16      	ldr	r3, [pc, #88]	; (80075b0 <HAL_ADC_ConfigChannel+0x288>)
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	4a15      	ldr	r2, [pc, #84]	; (80075b0 <HAL_ADC_ConfigChannel+0x288>)
 800755c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007560:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a10      	ldr	r2, [pc, #64]	; (80075a8 <HAL_ADC_ConfigChannel+0x280>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d111      	bne.n	8007590 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800756c:	4b11      	ldr	r3, [pc, #68]	; (80075b4 <HAL_ADC_ConfigChannel+0x28c>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4a11      	ldr	r2, [pc, #68]	; (80075b8 <HAL_ADC_ConfigChannel+0x290>)
 8007572:	fba2 2303 	umull	r2, r3, r2, r3
 8007576:	0c9a      	lsrs	r2, r3, #18
 8007578:	4613      	mov	r3, r2
 800757a:	009b      	lsls	r3, r3, #2
 800757c:	4413      	add	r3, r2
 800757e:	005b      	lsls	r3, r3, #1
 8007580:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8007582:	e002      	b.n	800758a <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	3b01      	subs	r3, #1
 8007588:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d1f9      	bne.n	8007584 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8007598:	2300      	movs	r3, #0
}
 800759a:	4618      	mov	r0, r3
 800759c:	3714      	adds	r7, #20
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	10000012 	.word	0x10000012
 80075ac:	40012000 	.word	0x40012000
 80075b0:	40012300 	.word	0x40012300
 80075b4:	20000000 	.word	0x20000000
 80075b8:	431bde83 	.word	0x431bde83

080075bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80075bc:	b480      	push	{r7}
 80075be:	b083      	sub	sp, #12
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80075c4:	4b78      	ldr	r3, [pc, #480]	; (80077a8 <ADC_Init+0x1ec>)
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	4a77      	ldr	r2, [pc, #476]	; (80077a8 <ADC_Init+0x1ec>)
 80075ca:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80075ce:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80075d0:	4b75      	ldr	r3, [pc, #468]	; (80077a8 <ADC_Init+0x1ec>)
 80075d2:	685a      	ldr	r2, [r3, #4]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	4973      	ldr	r1, [pc, #460]	; (80077a8 <ADC_Init+0x1ec>)
 80075da:	4313      	orrs	r3, r2
 80075dc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	685a      	ldr	r2, [r3, #4]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80075ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	6859      	ldr	r1, [r3, #4]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	691b      	ldr	r3, [r3, #16]
 80075f8:	021a      	lsls	r2, r3, #8
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	430a      	orrs	r2, r1
 8007600:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	685a      	ldr	r2, [r3, #4]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007610:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	6859      	ldr	r1, [r3, #4]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	689a      	ldr	r2, [r3, #8]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	430a      	orrs	r2, r1
 8007622:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	689a      	ldr	r2, [r3, #8]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007632:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	6899      	ldr	r1, [r3, #8]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	68da      	ldr	r2, [r3, #12]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	430a      	orrs	r2, r1
 8007644:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800764a:	4a58      	ldr	r2, [pc, #352]	; (80077ac <ADC_Init+0x1f0>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d022      	beq.n	8007696 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	689a      	ldr	r2, [r3, #8]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800765e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	6899      	ldr	r1, [r3, #8]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	430a      	orrs	r2, r1
 8007670:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	689a      	ldr	r2, [r3, #8]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007680:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	6899      	ldr	r1, [r3, #8]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	430a      	orrs	r2, r1
 8007692:	609a      	str	r2, [r3, #8]
 8007694:	e00f      	b.n	80076b6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	689a      	ldr	r2, [r3, #8]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80076a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	689a      	ldr	r2, [r3, #8]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80076b4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	689a      	ldr	r2, [r3, #8]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f022 0202 	bic.w	r2, r2, #2
 80076c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	6899      	ldr	r1, [r3, #8]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	699b      	ldr	r3, [r3, #24]
 80076d0:	005a      	lsls	r2, r3, #1
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	430a      	orrs	r2, r1
 80076d8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d01b      	beq.n	800771c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	685a      	ldr	r2, [r3, #4]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076f2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	685a      	ldr	r2, [r3, #4]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8007702:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	6859      	ldr	r1, [r3, #4]
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800770e:	3b01      	subs	r3, #1
 8007710:	035a      	lsls	r2, r3, #13
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	430a      	orrs	r2, r1
 8007718:	605a      	str	r2, [r3, #4]
 800771a:	e007      	b.n	800772c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	685a      	ldr	r2, [r3, #4]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800772a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800773a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	69db      	ldr	r3, [r3, #28]
 8007746:	3b01      	subs	r3, #1
 8007748:	051a      	lsls	r2, r3, #20
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	430a      	orrs	r2, r1
 8007750:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	689a      	ldr	r2, [r3, #8]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007760:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	6899      	ldr	r1, [r3, #8]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800776e:	025a      	lsls	r2, r3, #9
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	430a      	orrs	r2, r1
 8007776:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	689a      	ldr	r2, [r3, #8]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007786:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	6899      	ldr	r1, [r3, #8]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	695b      	ldr	r3, [r3, #20]
 8007792:	029a      	lsls	r2, r3, #10
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	430a      	orrs	r2, r1
 800779a:	609a      	str	r2, [r3, #8]
}
 800779c:	bf00      	nop
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr
 80077a8:	40012300 	.word	0x40012300
 80077ac:	0f000001 	.word	0x0f000001

080077b0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b084      	sub	sp, #16
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077bc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077c2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d13c      	bne.n	8007844 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d12b      	bne.n	800783c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d127      	bne.n	800783c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d006      	beq.n	8007808 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007804:	2b00      	cmp	r3, #0
 8007806:	d119      	bne.n	800783c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	685a      	ldr	r2, [r3, #4]
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f022 0220 	bic.w	r2, r2, #32
 8007816:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800781c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007828:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800782c:	2b00      	cmp	r3, #0
 800782e:	d105      	bne.n	800783c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007834:	f043 0201 	orr.w	r2, r3, #1
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800783c:	68f8      	ldr	r0, [r7, #12]
 800783e:	f7ff fd55 	bl	80072ec <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8007842:	e00e      	b.n	8007862 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007848:	f003 0310 	and.w	r3, r3, #16
 800784c:	2b00      	cmp	r3, #0
 800784e:	d003      	beq.n	8007858 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8007850:	68f8      	ldr	r0, [r7, #12]
 8007852:	f7ff fd5f 	bl	8007314 <HAL_ADC_ErrorCallback>
}
 8007856:	e004      	b.n	8007862 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800785c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	4798      	blx	r3
}
 8007862:	bf00      	nop
 8007864:	3710      	adds	r7, #16
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}

0800786a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800786a:	b580      	push	{r7, lr}
 800786c:	b084      	sub	sp, #16
 800786e:	af00      	add	r7, sp, #0
 8007870:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007876:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007878:	68f8      	ldr	r0, [r7, #12]
 800787a:	f7ff fd41 	bl	8007300 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800787e:	bf00      	nop
 8007880:	3710      	adds	r7, #16
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}

08007886 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8007886:	b580      	push	{r7, lr}
 8007888:	b084      	sub	sp, #16
 800788a:	af00      	add	r7, sp, #0
 800788c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007892:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	2240      	movs	r2, #64	; 0x40
 8007898:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800789e:	f043 0204 	orr.w	r2, r3, #4
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80078a6:	68f8      	ldr	r0, [r7, #12]
 80078a8:	f7ff fd34 	bl	8007314 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80078ac:	bf00      	nop
 80078ae:	3710      	adds	r7, #16
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}

080078b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b085      	sub	sp, #20
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f003 0307 	and.w	r3, r3, #7
 80078c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80078c4:	4b0b      	ldr	r3, [pc, #44]	; (80078f4 <__NVIC_SetPriorityGrouping+0x40>)
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80078ca:	68ba      	ldr	r2, [r7, #8]
 80078cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80078d0:	4013      	ands	r3, r2
 80078d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80078dc:	4b06      	ldr	r3, [pc, #24]	; (80078f8 <__NVIC_SetPriorityGrouping+0x44>)
 80078de:	4313      	orrs	r3, r2
 80078e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80078e2:	4a04      	ldr	r2, [pc, #16]	; (80078f4 <__NVIC_SetPriorityGrouping+0x40>)
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	60d3      	str	r3, [r2, #12]
}
 80078e8:	bf00      	nop
 80078ea:	3714      	adds	r7, #20
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr
 80078f4:	e000ed00 	.word	0xe000ed00
 80078f8:	05fa0000 	.word	0x05fa0000

080078fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80078fc:	b480      	push	{r7}
 80078fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007900:	4b04      	ldr	r3, [pc, #16]	; (8007914 <__NVIC_GetPriorityGrouping+0x18>)
 8007902:	68db      	ldr	r3, [r3, #12]
 8007904:	0a1b      	lsrs	r3, r3, #8
 8007906:	f003 0307 	and.w	r3, r3, #7
}
 800790a:	4618      	mov	r0, r3
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr
 8007914:	e000ed00 	.word	0xe000ed00

08007918 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	4603      	mov	r3, r0
 8007920:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007926:	2b00      	cmp	r3, #0
 8007928:	db0b      	blt.n	8007942 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800792a:	79fb      	ldrb	r3, [r7, #7]
 800792c:	f003 021f 	and.w	r2, r3, #31
 8007930:	4907      	ldr	r1, [pc, #28]	; (8007950 <__NVIC_EnableIRQ+0x38>)
 8007932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007936:	095b      	lsrs	r3, r3, #5
 8007938:	2001      	movs	r0, #1
 800793a:	fa00 f202 	lsl.w	r2, r0, r2
 800793e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007942:	bf00      	nop
 8007944:	370c      	adds	r7, #12
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr
 800794e:	bf00      	nop
 8007950:	e000e100 	.word	0xe000e100

08007954 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	4603      	mov	r3, r0
 800795c:	6039      	str	r1, [r7, #0]
 800795e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007964:	2b00      	cmp	r3, #0
 8007966:	db0a      	blt.n	800797e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	b2da      	uxtb	r2, r3
 800796c:	490c      	ldr	r1, [pc, #48]	; (80079a0 <__NVIC_SetPriority+0x4c>)
 800796e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007972:	0112      	lsls	r2, r2, #4
 8007974:	b2d2      	uxtb	r2, r2
 8007976:	440b      	add	r3, r1
 8007978:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800797c:	e00a      	b.n	8007994 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	b2da      	uxtb	r2, r3
 8007982:	4908      	ldr	r1, [pc, #32]	; (80079a4 <__NVIC_SetPriority+0x50>)
 8007984:	79fb      	ldrb	r3, [r7, #7]
 8007986:	f003 030f 	and.w	r3, r3, #15
 800798a:	3b04      	subs	r3, #4
 800798c:	0112      	lsls	r2, r2, #4
 800798e:	b2d2      	uxtb	r2, r2
 8007990:	440b      	add	r3, r1
 8007992:	761a      	strb	r2, [r3, #24]
}
 8007994:	bf00      	nop
 8007996:	370c      	adds	r7, #12
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr
 80079a0:	e000e100 	.word	0xe000e100
 80079a4:	e000ed00 	.word	0xe000ed00

080079a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b089      	sub	sp, #36	; 0x24
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f003 0307 	and.w	r3, r3, #7
 80079ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80079bc:	69fb      	ldr	r3, [r7, #28]
 80079be:	f1c3 0307 	rsb	r3, r3, #7
 80079c2:	2b04      	cmp	r3, #4
 80079c4:	bf28      	it	cs
 80079c6:	2304      	movcs	r3, #4
 80079c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	3304      	adds	r3, #4
 80079ce:	2b06      	cmp	r3, #6
 80079d0:	d902      	bls.n	80079d8 <NVIC_EncodePriority+0x30>
 80079d2:	69fb      	ldr	r3, [r7, #28]
 80079d4:	3b03      	subs	r3, #3
 80079d6:	e000      	b.n	80079da <NVIC_EncodePriority+0x32>
 80079d8:	2300      	movs	r3, #0
 80079da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80079dc:	f04f 32ff 	mov.w	r2, #4294967295
 80079e0:	69bb      	ldr	r3, [r7, #24]
 80079e2:	fa02 f303 	lsl.w	r3, r2, r3
 80079e6:	43da      	mvns	r2, r3
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	401a      	ands	r2, r3
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80079f0:	f04f 31ff 	mov.w	r1, #4294967295
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	fa01 f303 	lsl.w	r3, r1, r3
 80079fa:	43d9      	mvns	r1, r3
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a00:	4313      	orrs	r3, r2
         );
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3724      	adds	r7, #36	; 0x24
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr

08007a0e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007a0e:	b580      	push	{r7, lr}
 8007a10:	b082      	sub	sp, #8
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f7ff ff4c 	bl	80078b4 <__NVIC_SetPriorityGrouping>
}
 8007a1c:	bf00      	nop
 8007a1e:	3708      	adds	r7, #8
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}

08007a24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b086      	sub	sp, #24
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	607a      	str	r2, [r7, #4]
 8007a30:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007a32:	2300      	movs	r3, #0
 8007a34:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007a36:	f7ff ff61 	bl	80078fc <__NVIC_GetPriorityGrouping>
 8007a3a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007a3c:	687a      	ldr	r2, [r7, #4]
 8007a3e:	68b9      	ldr	r1, [r7, #8]
 8007a40:	6978      	ldr	r0, [r7, #20]
 8007a42:	f7ff ffb1 	bl	80079a8 <NVIC_EncodePriority>
 8007a46:	4602      	mov	r2, r0
 8007a48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a4c:	4611      	mov	r1, r2
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7ff ff80 	bl	8007954 <__NVIC_SetPriority>
}
 8007a54:	bf00      	nop
 8007a56:	3718      	adds	r7, #24
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b082      	sub	sp, #8
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	4603      	mov	r3, r0
 8007a64:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f7ff ff54 	bl	8007918 <__NVIC_EnableIRQ>
}
 8007a70:	bf00      	nop
 8007a72:	3708      	adds	r7, #8
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b086      	sub	sp, #24
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007a80:	2300      	movs	r3, #0
 8007a82:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007a84:	f7ff fa88 	bl	8006f98 <HAL_GetTick>
 8007a88:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d101      	bne.n	8007a94 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007a90:	2301      	movs	r3, #1
 8007a92:	e099      	b.n	8007bc8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2200      	movs	r2, #0
 8007a98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2202      	movs	r2, #2
 8007aa0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f022 0201 	bic.w	r2, r2, #1
 8007ab2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007ab4:	e00f      	b.n	8007ad6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007ab6:	f7ff fa6f 	bl	8006f98 <HAL_GetTick>
 8007aba:	4602      	mov	r2, r0
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	1ad3      	subs	r3, r2, r3
 8007ac0:	2b05      	cmp	r3, #5
 8007ac2:	d908      	bls.n	8007ad6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2220      	movs	r2, #32
 8007ac8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2203      	movs	r2, #3
 8007ace:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8007ad2:	2303      	movs	r3, #3
 8007ad4:	e078      	b.n	8007bc8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f003 0301 	and.w	r3, r3, #1
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1e8      	bne.n	8007ab6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007aec:	697a      	ldr	r2, [r7, #20]
 8007aee:	4b38      	ldr	r3, [pc, #224]	; (8007bd0 <HAL_DMA_Init+0x158>)
 8007af0:	4013      	ands	r3, r2
 8007af2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	685a      	ldr	r2, [r3, #4]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	689b      	ldr	r3, [r3, #8]
 8007afc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007b02:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	691b      	ldr	r3, [r3, #16]
 8007b08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007b0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	699b      	ldr	r3, [r3, #24]
 8007b14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007b1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6a1b      	ldr	r3, [r3, #32]
 8007b20:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007b22:	697a      	ldr	r2, [r7, #20]
 8007b24:	4313      	orrs	r3, r2
 8007b26:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b2c:	2b04      	cmp	r3, #4
 8007b2e:	d107      	bne.n	8007b40 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	697a      	ldr	r2, [r7, #20]
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	697a      	ldr	r2, [r7, #20]
 8007b46:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	695b      	ldr	r3, [r3, #20]
 8007b4e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	f023 0307 	bic.w	r3, r3, #7
 8007b56:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b5c:	697a      	ldr	r2, [r7, #20]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b66:	2b04      	cmp	r3, #4
 8007b68:	d117      	bne.n	8007b9a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b6e:	697a      	ldr	r2, [r7, #20]
 8007b70:	4313      	orrs	r3, r2
 8007b72:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d00e      	beq.n	8007b9a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f000 fb15 	bl	80081ac <DMA_CheckFifoParam>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d008      	beq.n	8007b9a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2240      	movs	r2, #64	; 0x40
 8007b8c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2201      	movs	r2, #1
 8007b92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007b96:	2301      	movs	r3, #1
 8007b98:	e016      	b.n	8007bc8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	697a      	ldr	r2, [r7, #20]
 8007ba0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f000 facc 	bl	8008140 <DMA_CalcBaseAndBitshift>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bb0:	223f      	movs	r2, #63	; 0x3f
 8007bb2:	409a      	lsls	r2, r3
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2201      	movs	r2, #1
 8007bc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007bc6:	2300      	movs	r3, #0
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	3718      	adds	r7, #24
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	f010803f 	.word	0xf010803f

08007bd4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b086      	sub	sp, #24
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	60f8      	str	r0, [r7, #12]
 8007bdc:	60b9      	str	r1, [r7, #8]
 8007bde:	607a      	str	r2, [r7, #4]
 8007be0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007be2:	2300      	movs	r3, #0
 8007be4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007bf2:	2b01      	cmp	r3, #1
 8007bf4:	d101      	bne.n	8007bfa <HAL_DMA_Start_IT+0x26>
 8007bf6:	2302      	movs	r3, #2
 8007bf8:	e048      	b.n	8007c8c <HAL_DMA_Start_IT+0xb8>
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007c08:	b2db      	uxtb	r3, r3
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d137      	bne.n	8007c7e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2202      	movs	r2, #2
 8007c12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	687a      	ldr	r2, [r7, #4]
 8007c20:	68b9      	ldr	r1, [r7, #8]
 8007c22:	68f8      	ldr	r0, [r7, #12]
 8007c24:	f000 fa5e 	bl	80080e4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c2c:	223f      	movs	r2, #63	; 0x3f
 8007c2e:	409a      	lsls	r2, r3
 8007c30:	693b      	ldr	r3, [r7, #16]
 8007c32:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f042 0216 	orr.w	r2, r2, #22
 8007c42:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	695a      	ldr	r2, [r3, #20]
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007c52:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d007      	beq.n	8007c6c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	681a      	ldr	r2, [r3, #0]
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f042 0208 	orr.w	r2, r2, #8
 8007c6a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	681a      	ldr	r2, [r3, #0]
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f042 0201 	orr.w	r2, r2, #1
 8007c7a:	601a      	str	r2, [r3, #0]
 8007c7c:	e005      	b.n	8007c8a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2200      	movs	r2, #0
 8007c82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007c86:	2302      	movs	r3, #2
 8007c88:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007c8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3718      	adds	r7, #24
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}

08007c94 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b084      	sub	sp, #16
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ca0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007ca2:	f7ff f979 	bl	8006f98 <HAL_GetTick>
 8007ca6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	2b02      	cmp	r3, #2
 8007cb2:	d008      	beq.n	8007cc6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2280      	movs	r2, #128	; 0x80
 8007cb8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e052      	b.n	8007d6c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f022 0216 	bic.w	r2, r2, #22
 8007cd4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	695a      	ldr	r2, [r3, #20]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ce4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d103      	bne.n	8007cf6 <HAL_DMA_Abort+0x62>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d007      	beq.n	8007d06 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f022 0208 	bic.w	r2, r2, #8
 8007d04:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f022 0201 	bic.w	r2, r2, #1
 8007d14:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007d16:	e013      	b.n	8007d40 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007d18:	f7ff f93e 	bl	8006f98 <HAL_GetTick>
 8007d1c:	4602      	mov	r2, r0
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	1ad3      	subs	r3, r2, r3
 8007d22:	2b05      	cmp	r3, #5
 8007d24:	d90c      	bls.n	8007d40 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2220      	movs	r2, #32
 8007d2a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2203      	movs	r2, #3
 8007d38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8007d3c:	2303      	movs	r3, #3
 8007d3e:	e015      	b.n	8007d6c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f003 0301 	and.w	r3, r3, #1
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d1e4      	bne.n	8007d18 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d52:	223f      	movs	r2, #63	; 0x3f
 8007d54:	409a      	lsls	r2, r3
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2201      	movs	r2, #1
 8007d66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8007d6a:	2300      	movs	r3, #0
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3710      	adds	r7, #16
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b083      	sub	sp, #12
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	2b02      	cmp	r3, #2
 8007d86:	d004      	beq.n	8007d92 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2280      	movs	r2, #128	; 0x80
 8007d8c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007d8e:	2301      	movs	r3, #1
 8007d90:	e00c      	b.n	8007dac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2205      	movs	r2, #5
 8007d96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	681a      	ldr	r2, [r3, #0]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f022 0201 	bic.w	r2, r2, #1
 8007da8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007daa:	2300      	movs	r3, #0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	370c      	adds	r7, #12
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b086      	sub	sp, #24
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8007dc4:	4b92      	ldr	r3, [pc, #584]	; (8008010 <HAL_DMA_IRQHandler+0x258>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a92      	ldr	r2, [pc, #584]	; (8008014 <HAL_DMA_IRQHandler+0x25c>)
 8007dca:	fba2 2303 	umull	r2, r3, r2, r3
 8007dce:	0a9b      	lsrs	r3, r3, #10
 8007dd0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dd6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007de2:	2208      	movs	r2, #8
 8007de4:	409a      	lsls	r2, r3
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	4013      	ands	r3, r2
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d01a      	beq.n	8007e24 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f003 0304 	and.w	r3, r3, #4
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d013      	beq.n	8007e24 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	681a      	ldr	r2, [r3, #0]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f022 0204 	bic.w	r2, r2, #4
 8007e0a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e10:	2208      	movs	r2, #8
 8007e12:	409a      	lsls	r2, r3
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e1c:	f043 0201 	orr.w	r2, r3, #1
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e28:	2201      	movs	r2, #1
 8007e2a:	409a      	lsls	r2, r3
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	4013      	ands	r3, r2
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d012      	beq.n	8007e5a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	695b      	ldr	r3, [r3, #20]
 8007e3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d00b      	beq.n	8007e5a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e46:	2201      	movs	r2, #1
 8007e48:	409a      	lsls	r2, r3
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e52:	f043 0202 	orr.w	r2, r3, #2
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e5e:	2204      	movs	r2, #4
 8007e60:	409a      	lsls	r2, r3
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	4013      	ands	r3, r2
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d012      	beq.n	8007e90 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f003 0302 	and.w	r3, r3, #2
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d00b      	beq.n	8007e90 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e7c:	2204      	movs	r2, #4
 8007e7e:	409a      	lsls	r2, r3
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e88:	f043 0204 	orr.w	r2, r3, #4
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e94:	2210      	movs	r2, #16
 8007e96:	409a      	lsls	r2, r3
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	4013      	ands	r3, r2
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d043      	beq.n	8007f28 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f003 0308 	and.w	r3, r3, #8
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d03c      	beq.n	8007f28 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007eb2:	2210      	movs	r2, #16
 8007eb4:	409a      	lsls	r2, r3
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d018      	beq.n	8007efa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d108      	bne.n	8007ee8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d024      	beq.n	8007f28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	4798      	blx	r3
 8007ee6:	e01f      	b.n	8007f28 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d01b      	beq.n	8007f28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	4798      	blx	r3
 8007ef8:	e016      	b.n	8007f28 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d107      	bne.n	8007f18 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f022 0208 	bic.w	r2, r2, #8
 8007f16:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d003      	beq.n	8007f28 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f2c:	2220      	movs	r2, #32
 8007f2e:	409a      	lsls	r2, r3
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	4013      	ands	r3, r2
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	f000 808e 	beq.w	8008056 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f003 0310 	and.w	r3, r3, #16
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	f000 8086 	beq.w	8008056 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f4e:	2220      	movs	r2, #32
 8007f50:	409a      	lsls	r2, r3
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007f5c:	b2db      	uxtb	r3, r3
 8007f5e:	2b05      	cmp	r3, #5
 8007f60:	d136      	bne.n	8007fd0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	681a      	ldr	r2, [r3, #0]
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f022 0216 	bic.w	r2, r2, #22
 8007f70:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	695a      	ldr	r2, [r3, #20]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007f80:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d103      	bne.n	8007f92 <HAL_DMA_IRQHandler+0x1da>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d007      	beq.n	8007fa2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	681a      	ldr	r2, [r3, #0]
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f022 0208 	bic.w	r2, r2, #8
 8007fa0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007fa6:	223f      	movs	r2, #63	; 0x3f
 8007fa8:	409a      	lsls	r2, r3
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d07d      	beq.n	80080c2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	4798      	blx	r3
        }
        return;
 8007fce:	e078      	b.n	80080c2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d01c      	beq.n	8008018 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d108      	bne.n	8007ffe <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d030      	beq.n	8008056 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	4798      	blx	r3
 8007ffc:	e02b      	b.n	8008056 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008002:	2b00      	cmp	r3, #0
 8008004:	d027      	beq.n	8008056 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	4798      	blx	r3
 800800e:	e022      	b.n	8008056 <HAL_DMA_IRQHandler+0x29e>
 8008010:	20000000 	.word	0x20000000
 8008014:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008022:	2b00      	cmp	r3, #0
 8008024:	d10f      	bne.n	8008046 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	681a      	ldr	r2, [r3, #0]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f022 0210 	bic.w	r2, r2, #16
 8008034:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2201      	movs	r2, #1
 8008042:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800804a:	2b00      	cmp	r3, #0
 800804c:	d003      	beq.n	8008056 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800805a:	2b00      	cmp	r3, #0
 800805c:	d032      	beq.n	80080c4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008062:	f003 0301 	and.w	r3, r3, #1
 8008066:	2b00      	cmp	r3, #0
 8008068:	d022      	beq.n	80080b0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2205      	movs	r2, #5
 800806e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	681a      	ldr	r2, [r3, #0]
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f022 0201 	bic.w	r2, r2, #1
 8008080:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	3301      	adds	r3, #1
 8008086:	60bb      	str	r3, [r7, #8]
 8008088:	697a      	ldr	r2, [r7, #20]
 800808a:	429a      	cmp	r2, r3
 800808c:	d307      	bcc.n	800809e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f003 0301 	and.w	r3, r3, #1
 8008098:	2b00      	cmp	r3, #0
 800809a:	d1f2      	bne.n	8008082 <HAL_DMA_IRQHandler+0x2ca>
 800809c:	e000      	b.n	80080a0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800809e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2200      	movs	r2, #0
 80080a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2201      	movs	r2, #1
 80080ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d005      	beq.n	80080c4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	4798      	blx	r3
 80080c0:	e000      	b.n	80080c4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80080c2:	bf00      	nop
    }
  }
}
 80080c4:	3718      	adds	r7, #24
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}
 80080ca:	bf00      	nop

080080cc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b083      	sub	sp, #12
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80080d8:	4618      	mov	r0, r3
 80080da:	370c      	adds	r7, #12
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b085      	sub	sp, #20
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	60b9      	str	r1, [r7, #8]
 80080ee:	607a      	str	r2, [r7, #4]
 80080f0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008100:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	683a      	ldr	r2, [r7, #0]
 8008108:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	2b40      	cmp	r3, #64	; 0x40
 8008110:	d108      	bne.n	8008124 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	68ba      	ldr	r2, [r7, #8]
 8008120:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008122:	e007      	b.n	8008134 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	68ba      	ldr	r2, [r7, #8]
 800812a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	60da      	str	r2, [r3, #12]
}
 8008134:	bf00      	nop
 8008136:	3714      	adds	r7, #20
 8008138:	46bd      	mov	sp, r7
 800813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813e:	4770      	bx	lr

08008140 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008140:	b480      	push	{r7}
 8008142:	b085      	sub	sp, #20
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	b2db      	uxtb	r3, r3
 800814e:	3b10      	subs	r3, #16
 8008150:	4a13      	ldr	r2, [pc, #76]	; (80081a0 <DMA_CalcBaseAndBitshift+0x60>)
 8008152:	fba2 2303 	umull	r2, r3, r2, r3
 8008156:	091b      	lsrs	r3, r3, #4
 8008158:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800815a:	4a12      	ldr	r2, [pc, #72]	; (80081a4 <DMA_CalcBaseAndBitshift+0x64>)
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	4413      	add	r3, r2
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	461a      	mov	r2, r3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2b03      	cmp	r3, #3
 800816c:	d908      	bls.n	8008180 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	461a      	mov	r2, r3
 8008174:	4b0c      	ldr	r3, [pc, #48]	; (80081a8 <DMA_CalcBaseAndBitshift+0x68>)
 8008176:	4013      	ands	r3, r2
 8008178:	1d1a      	adds	r2, r3, #4
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	659a      	str	r2, [r3, #88]	; 0x58
 800817e:	e006      	b.n	800818e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	461a      	mov	r2, r3
 8008186:	4b08      	ldr	r3, [pc, #32]	; (80081a8 <DMA_CalcBaseAndBitshift+0x68>)
 8008188:	4013      	ands	r3, r2
 800818a:	687a      	ldr	r2, [r7, #4]
 800818c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008192:	4618      	mov	r0, r3
 8008194:	3714      	adds	r7, #20
 8008196:	46bd      	mov	sp, r7
 8008198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819c:	4770      	bx	lr
 800819e:	bf00      	nop
 80081a0:	aaaaaaab 	.word	0xaaaaaaab
 80081a4:	0801d37c 	.word	0x0801d37c
 80081a8:	fffffc00 	.word	0xfffffc00

080081ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b085      	sub	sp, #20
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80081b4:	2300      	movs	r3, #0
 80081b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	699b      	ldr	r3, [r3, #24]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d11f      	bne.n	8008206 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	2b03      	cmp	r3, #3
 80081ca:	d855      	bhi.n	8008278 <DMA_CheckFifoParam+0xcc>
 80081cc:	a201      	add	r2, pc, #4	; (adr r2, 80081d4 <DMA_CheckFifoParam+0x28>)
 80081ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081d2:	bf00      	nop
 80081d4:	080081e5 	.word	0x080081e5
 80081d8:	080081f7 	.word	0x080081f7
 80081dc:	080081e5 	.word	0x080081e5
 80081e0:	08008279 	.word	0x08008279
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d045      	beq.n	800827c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80081f4:	e042      	b.n	800827c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80081fe:	d13f      	bne.n	8008280 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008204:	e03c      	b.n	8008280 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	699b      	ldr	r3, [r3, #24]
 800820a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800820e:	d121      	bne.n	8008254 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	2b03      	cmp	r3, #3
 8008214:	d836      	bhi.n	8008284 <DMA_CheckFifoParam+0xd8>
 8008216:	a201      	add	r2, pc, #4	; (adr r2, 800821c <DMA_CheckFifoParam+0x70>)
 8008218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800821c:	0800822d 	.word	0x0800822d
 8008220:	08008233 	.word	0x08008233
 8008224:	0800822d 	.word	0x0800822d
 8008228:	08008245 	.word	0x08008245
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800822c:	2301      	movs	r3, #1
 800822e:	73fb      	strb	r3, [r7, #15]
      break;
 8008230:	e02f      	b.n	8008292 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008236:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800823a:	2b00      	cmp	r3, #0
 800823c:	d024      	beq.n	8008288 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800823e:	2301      	movs	r3, #1
 8008240:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008242:	e021      	b.n	8008288 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008248:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800824c:	d11e      	bne.n	800828c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800824e:	2301      	movs	r3, #1
 8008250:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008252:	e01b      	b.n	800828c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	2b02      	cmp	r3, #2
 8008258:	d902      	bls.n	8008260 <DMA_CheckFifoParam+0xb4>
 800825a:	2b03      	cmp	r3, #3
 800825c:	d003      	beq.n	8008266 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800825e:	e018      	b.n	8008292 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8008260:	2301      	movs	r3, #1
 8008262:	73fb      	strb	r3, [r7, #15]
      break;
 8008264:	e015      	b.n	8008292 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800826a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800826e:	2b00      	cmp	r3, #0
 8008270:	d00e      	beq.n	8008290 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	73fb      	strb	r3, [r7, #15]
      break;
 8008276:	e00b      	b.n	8008290 <DMA_CheckFifoParam+0xe4>
      break;
 8008278:	bf00      	nop
 800827a:	e00a      	b.n	8008292 <DMA_CheckFifoParam+0xe6>
      break;
 800827c:	bf00      	nop
 800827e:	e008      	b.n	8008292 <DMA_CheckFifoParam+0xe6>
      break;
 8008280:	bf00      	nop
 8008282:	e006      	b.n	8008292 <DMA_CheckFifoParam+0xe6>
      break;
 8008284:	bf00      	nop
 8008286:	e004      	b.n	8008292 <DMA_CheckFifoParam+0xe6>
      break;
 8008288:	bf00      	nop
 800828a:	e002      	b.n	8008292 <DMA_CheckFifoParam+0xe6>
      break;   
 800828c:	bf00      	nop
 800828e:	e000      	b.n	8008292 <DMA_CheckFifoParam+0xe6>
      break;
 8008290:	bf00      	nop
    }
  } 
  
  return status; 
 8008292:	7bfb      	ldrb	r3, [r7, #15]
}
 8008294:	4618      	mov	r0, r3
 8008296:	3714      	adds	r7, #20
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b089      	sub	sp, #36	; 0x24
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80082aa:	2300      	movs	r3, #0
 80082ac:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80082ae:	2300      	movs	r3, #0
 80082b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80082b2:	2300      	movs	r3, #0
 80082b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80082b6:	2300      	movs	r3, #0
 80082b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80082ba:	2300      	movs	r3, #0
 80082bc:	61fb      	str	r3, [r7, #28]
 80082be:	e175      	b.n	80085ac <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80082c0:	2201      	movs	r2, #1
 80082c2:	69fb      	ldr	r3, [r7, #28]
 80082c4:	fa02 f303 	lsl.w	r3, r2, r3
 80082c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	697a      	ldr	r2, [r7, #20]
 80082d0:	4013      	ands	r3, r2
 80082d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80082d4:	693a      	ldr	r2, [r7, #16]
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	429a      	cmp	r2, r3
 80082da:	f040 8164 	bne.w	80085a6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	d00b      	beq.n	80082fe <HAL_GPIO_Init+0x5e>
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	2b02      	cmp	r3, #2
 80082ec:	d007      	beq.n	80082fe <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80082f2:	2b11      	cmp	r3, #17
 80082f4:	d003      	beq.n	80082fe <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	685b      	ldr	r3, [r3, #4]
 80082fa:	2b12      	cmp	r3, #18
 80082fc:	d130      	bne.n	8008360 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	689b      	ldr	r3, [r3, #8]
 8008302:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8008304:	69fb      	ldr	r3, [r7, #28]
 8008306:	005b      	lsls	r3, r3, #1
 8008308:	2203      	movs	r2, #3
 800830a:	fa02 f303 	lsl.w	r3, r2, r3
 800830e:	43db      	mvns	r3, r3
 8008310:	69ba      	ldr	r2, [r7, #24]
 8008312:	4013      	ands	r3, r2
 8008314:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	68da      	ldr	r2, [r3, #12]
 800831a:	69fb      	ldr	r3, [r7, #28]
 800831c:	005b      	lsls	r3, r3, #1
 800831e:	fa02 f303 	lsl.w	r3, r2, r3
 8008322:	69ba      	ldr	r2, [r7, #24]
 8008324:	4313      	orrs	r3, r2
 8008326:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	69ba      	ldr	r2, [r7, #24]
 800832c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	685b      	ldr	r3, [r3, #4]
 8008332:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008334:	2201      	movs	r2, #1
 8008336:	69fb      	ldr	r3, [r7, #28]
 8008338:	fa02 f303 	lsl.w	r3, r2, r3
 800833c:	43db      	mvns	r3, r3
 800833e:	69ba      	ldr	r2, [r7, #24]
 8008340:	4013      	ands	r3, r2
 8008342:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	091b      	lsrs	r3, r3, #4
 800834a:	f003 0201 	and.w	r2, r3, #1
 800834e:	69fb      	ldr	r3, [r7, #28]
 8008350:	fa02 f303 	lsl.w	r3, r2, r3
 8008354:	69ba      	ldr	r2, [r7, #24]
 8008356:	4313      	orrs	r3, r2
 8008358:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	69ba      	ldr	r2, [r7, #24]
 800835e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	68db      	ldr	r3, [r3, #12]
 8008364:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8008366:	69fb      	ldr	r3, [r7, #28]
 8008368:	005b      	lsls	r3, r3, #1
 800836a:	2203      	movs	r2, #3
 800836c:	fa02 f303 	lsl.w	r3, r2, r3
 8008370:	43db      	mvns	r3, r3
 8008372:	69ba      	ldr	r2, [r7, #24]
 8008374:	4013      	ands	r3, r2
 8008376:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	689a      	ldr	r2, [r3, #8]
 800837c:	69fb      	ldr	r3, [r7, #28]
 800837e:	005b      	lsls	r3, r3, #1
 8008380:	fa02 f303 	lsl.w	r3, r2, r3
 8008384:	69ba      	ldr	r2, [r7, #24]
 8008386:	4313      	orrs	r3, r2
 8008388:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	69ba      	ldr	r2, [r7, #24]
 800838e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	685b      	ldr	r3, [r3, #4]
 8008394:	2b02      	cmp	r3, #2
 8008396:	d003      	beq.n	80083a0 <HAL_GPIO_Init+0x100>
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	2b12      	cmp	r3, #18
 800839e:	d123      	bne.n	80083e8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80083a0:	69fb      	ldr	r3, [r7, #28]
 80083a2:	08da      	lsrs	r2, r3, #3
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	3208      	adds	r2, #8
 80083a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80083ae:	69fb      	ldr	r3, [r7, #28]
 80083b0:	f003 0307 	and.w	r3, r3, #7
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	220f      	movs	r2, #15
 80083b8:	fa02 f303 	lsl.w	r3, r2, r3
 80083bc:	43db      	mvns	r3, r3
 80083be:	69ba      	ldr	r2, [r7, #24]
 80083c0:	4013      	ands	r3, r2
 80083c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	691a      	ldr	r2, [r3, #16]
 80083c8:	69fb      	ldr	r3, [r7, #28]
 80083ca:	f003 0307 	and.w	r3, r3, #7
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	fa02 f303 	lsl.w	r3, r2, r3
 80083d4:	69ba      	ldr	r2, [r7, #24]
 80083d6:	4313      	orrs	r3, r2
 80083d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80083da:	69fb      	ldr	r3, [r7, #28]
 80083dc:	08da      	lsrs	r2, r3, #3
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	3208      	adds	r2, #8
 80083e2:	69b9      	ldr	r1, [r7, #24]
 80083e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80083ee:	69fb      	ldr	r3, [r7, #28]
 80083f0:	005b      	lsls	r3, r3, #1
 80083f2:	2203      	movs	r2, #3
 80083f4:	fa02 f303 	lsl.w	r3, r2, r3
 80083f8:	43db      	mvns	r3, r3
 80083fa:	69ba      	ldr	r2, [r7, #24]
 80083fc:	4013      	ands	r3, r2
 80083fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	685b      	ldr	r3, [r3, #4]
 8008404:	f003 0203 	and.w	r2, r3, #3
 8008408:	69fb      	ldr	r3, [r7, #28]
 800840a:	005b      	lsls	r3, r3, #1
 800840c:	fa02 f303 	lsl.w	r3, r2, r3
 8008410:	69ba      	ldr	r2, [r7, #24]
 8008412:	4313      	orrs	r3, r2
 8008414:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	69ba      	ldr	r2, [r7, #24]
 800841a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008424:	2b00      	cmp	r3, #0
 8008426:	f000 80be 	beq.w	80085a6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800842a:	4b65      	ldr	r3, [pc, #404]	; (80085c0 <HAL_GPIO_Init+0x320>)
 800842c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800842e:	4a64      	ldr	r2, [pc, #400]	; (80085c0 <HAL_GPIO_Init+0x320>)
 8008430:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008434:	6453      	str	r3, [r2, #68]	; 0x44
 8008436:	4b62      	ldr	r3, [pc, #392]	; (80085c0 <HAL_GPIO_Init+0x320>)
 8008438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800843a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800843e:	60fb      	str	r3, [r7, #12]
 8008440:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8008442:	4a60      	ldr	r2, [pc, #384]	; (80085c4 <HAL_GPIO_Init+0x324>)
 8008444:	69fb      	ldr	r3, [r7, #28]
 8008446:	089b      	lsrs	r3, r3, #2
 8008448:	3302      	adds	r3, #2
 800844a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800844e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8008450:	69fb      	ldr	r3, [r7, #28]
 8008452:	f003 0303 	and.w	r3, r3, #3
 8008456:	009b      	lsls	r3, r3, #2
 8008458:	220f      	movs	r2, #15
 800845a:	fa02 f303 	lsl.w	r3, r2, r3
 800845e:	43db      	mvns	r3, r3
 8008460:	69ba      	ldr	r2, [r7, #24]
 8008462:	4013      	ands	r3, r2
 8008464:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	4a57      	ldr	r2, [pc, #348]	; (80085c8 <HAL_GPIO_Init+0x328>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d037      	beq.n	80084de <HAL_GPIO_Init+0x23e>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	4a56      	ldr	r2, [pc, #344]	; (80085cc <HAL_GPIO_Init+0x32c>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d031      	beq.n	80084da <HAL_GPIO_Init+0x23a>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	4a55      	ldr	r2, [pc, #340]	; (80085d0 <HAL_GPIO_Init+0x330>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d02b      	beq.n	80084d6 <HAL_GPIO_Init+0x236>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	4a54      	ldr	r2, [pc, #336]	; (80085d4 <HAL_GPIO_Init+0x334>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d025      	beq.n	80084d2 <HAL_GPIO_Init+0x232>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	4a53      	ldr	r2, [pc, #332]	; (80085d8 <HAL_GPIO_Init+0x338>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d01f      	beq.n	80084ce <HAL_GPIO_Init+0x22e>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	4a52      	ldr	r2, [pc, #328]	; (80085dc <HAL_GPIO_Init+0x33c>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d019      	beq.n	80084ca <HAL_GPIO_Init+0x22a>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	4a51      	ldr	r2, [pc, #324]	; (80085e0 <HAL_GPIO_Init+0x340>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d013      	beq.n	80084c6 <HAL_GPIO_Init+0x226>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	4a50      	ldr	r2, [pc, #320]	; (80085e4 <HAL_GPIO_Init+0x344>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d00d      	beq.n	80084c2 <HAL_GPIO_Init+0x222>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	4a4f      	ldr	r2, [pc, #316]	; (80085e8 <HAL_GPIO_Init+0x348>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d007      	beq.n	80084be <HAL_GPIO_Init+0x21e>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	4a4e      	ldr	r2, [pc, #312]	; (80085ec <HAL_GPIO_Init+0x34c>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d101      	bne.n	80084ba <HAL_GPIO_Init+0x21a>
 80084b6:	2309      	movs	r3, #9
 80084b8:	e012      	b.n	80084e0 <HAL_GPIO_Init+0x240>
 80084ba:	230a      	movs	r3, #10
 80084bc:	e010      	b.n	80084e0 <HAL_GPIO_Init+0x240>
 80084be:	2308      	movs	r3, #8
 80084c0:	e00e      	b.n	80084e0 <HAL_GPIO_Init+0x240>
 80084c2:	2307      	movs	r3, #7
 80084c4:	e00c      	b.n	80084e0 <HAL_GPIO_Init+0x240>
 80084c6:	2306      	movs	r3, #6
 80084c8:	e00a      	b.n	80084e0 <HAL_GPIO_Init+0x240>
 80084ca:	2305      	movs	r3, #5
 80084cc:	e008      	b.n	80084e0 <HAL_GPIO_Init+0x240>
 80084ce:	2304      	movs	r3, #4
 80084d0:	e006      	b.n	80084e0 <HAL_GPIO_Init+0x240>
 80084d2:	2303      	movs	r3, #3
 80084d4:	e004      	b.n	80084e0 <HAL_GPIO_Init+0x240>
 80084d6:	2302      	movs	r3, #2
 80084d8:	e002      	b.n	80084e0 <HAL_GPIO_Init+0x240>
 80084da:	2301      	movs	r3, #1
 80084dc:	e000      	b.n	80084e0 <HAL_GPIO_Init+0x240>
 80084de:	2300      	movs	r3, #0
 80084e0:	69fa      	ldr	r2, [r7, #28]
 80084e2:	f002 0203 	and.w	r2, r2, #3
 80084e6:	0092      	lsls	r2, r2, #2
 80084e8:	4093      	lsls	r3, r2
 80084ea:	69ba      	ldr	r2, [r7, #24]
 80084ec:	4313      	orrs	r3, r2
 80084ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80084f0:	4934      	ldr	r1, [pc, #208]	; (80085c4 <HAL_GPIO_Init+0x324>)
 80084f2:	69fb      	ldr	r3, [r7, #28]
 80084f4:	089b      	lsrs	r3, r3, #2
 80084f6:	3302      	adds	r3, #2
 80084f8:	69ba      	ldr	r2, [r7, #24]
 80084fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80084fe:	4b3c      	ldr	r3, [pc, #240]	; (80085f0 <HAL_GPIO_Init+0x350>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	43db      	mvns	r3, r3
 8008508:	69ba      	ldr	r2, [r7, #24]
 800850a:	4013      	ands	r3, r2
 800850c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008516:	2b00      	cmp	r3, #0
 8008518:	d003      	beq.n	8008522 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800851a:	69ba      	ldr	r2, [r7, #24]
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	4313      	orrs	r3, r2
 8008520:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008522:	4a33      	ldr	r2, [pc, #204]	; (80085f0 <HAL_GPIO_Init+0x350>)
 8008524:	69bb      	ldr	r3, [r7, #24]
 8008526:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008528:	4b31      	ldr	r3, [pc, #196]	; (80085f0 <HAL_GPIO_Init+0x350>)
 800852a:	685b      	ldr	r3, [r3, #4]
 800852c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	43db      	mvns	r3, r3
 8008532:	69ba      	ldr	r2, [r7, #24]
 8008534:	4013      	ands	r3, r2
 8008536:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008540:	2b00      	cmp	r3, #0
 8008542:	d003      	beq.n	800854c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008544:	69ba      	ldr	r2, [r7, #24]
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	4313      	orrs	r3, r2
 800854a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800854c:	4a28      	ldr	r2, [pc, #160]	; (80085f0 <HAL_GPIO_Init+0x350>)
 800854e:	69bb      	ldr	r3, [r7, #24]
 8008550:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008552:	4b27      	ldr	r3, [pc, #156]	; (80085f0 <HAL_GPIO_Init+0x350>)
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	43db      	mvns	r3, r3
 800855c:	69ba      	ldr	r2, [r7, #24]
 800855e:	4013      	ands	r3, r2
 8008560:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800856a:	2b00      	cmp	r3, #0
 800856c:	d003      	beq.n	8008576 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800856e:	69ba      	ldr	r2, [r7, #24]
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	4313      	orrs	r3, r2
 8008574:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008576:	4a1e      	ldr	r2, [pc, #120]	; (80085f0 <HAL_GPIO_Init+0x350>)
 8008578:	69bb      	ldr	r3, [r7, #24]
 800857a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800857c:	4b1c      	ldr	r3, [pc, #112]	; (80085f0 <HAL_GPIO_Init+0x350>)
 800857e:	68db      	ldr	r3, [r3, #12]
 8008580:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	43db      	mvns	r3, r3
 8008586:	69ba      	ldr	r2, [r7, #24]
 8008588:	4013      	ands	r3, r2
 800858a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008594:	2b00      	cmp	r3, #0
 8008596:	d003      	beq.n	80085a0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008598:	69ba      	ldr	r2, [r7, #24]
 800859a:	693b      	ldr	r3, [r7, #16]
 800859c:	4313      	orrs	r3, r2
 800859e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80085a0:	4a13      	ldr	r2, [pc, #76]	; (80085f0 <HAL_GPIO_Init+0x350>)
 80085a2:	69bb      	ldr	r3, [r7, #24]
 80085a4:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80085a6:	69fb      	ldr	r3, [r7, #28]
 80085a8:	3301      	adds	r3, #1
 80085aa:	61fb      	str	r3, [r7, #28]
 80085ac:	69fb      	ldr	r3, [r7, #28]
 80085ae:	2b0f      	cmp	r3, #15
 80085b0:	f67f ae86 	bls.w	80082c0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80085b4:	bf00      	nop
 80085b6:	3724      	adds	r7, #36	; 0x24
 80085b8:	46bd      	mov	sp, r7
 80085ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085be:	4770      	bx	lr
 80085c0:	40023800 	.word	0x40023800
 80085c4:	40013800 	.word	0x40013800
 80085c8:	40020000 	.word	0x40020000
 80085cc:	40020400 	.word	0x40020400
 80085d0:	40020800 	.word	0x40020800
 80085d4:	40020c00 	.word	0x40020c00
 80085d8:	40021000 	.word	0x40021000
 80085dc:	40021400 	.word	0x40021400
 80085e0:	40021800 	.word	0x40021800
 80085e4:	40021c00 	.word	0x40021c00
 80085e8:	40022000 	.word	0x40022000
 80085ec:	40022400 	.word	0x40022400
 80085f0:	40013c00 	.word	0x40013c00

080085f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b085      	sub	sp, #20
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	460b      	mov	r3, r1
 80085fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	691a      	ldr	r2, [r3, #16]
 8008604:	887b      	ldrh	r3, [r7, #2]
 8008606:	4013      	ands	r3, r2
 8008608:	2b00      	cmp	r3, #0
 800860a:	d002      	beq.n	8008612 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800860c:	2301      	movs	r3, #1
 800860e:	73fb      	strb	r3, [r7, #15]
 8008610:	e001      	b.n	8008616 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008612:	2300      	movs	r3, #0
 8008614:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008616:	7bfb      	ldrb	r3, [r7, #15]
}
 8008618:	4618      	mov	r0, r3
 800861a:	3714      	adds	r7, #20
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008624:	b480      	push	{r7}
 8008626:	b083      	sub	sp, #12
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	460b      	mov	r3, r1
 800862e:	807b      	strh	r3, [r7, #2]
 8008630:	4613      	mov	r3, r2
 8008632:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008634:	787b      	ldrb	r3, [r7, #1]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d003      	beq.n	8008642 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800863a:	887a      	ldrh	r2, [r7, #2]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8008640:	e003      	b.n	800864a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8008642:	887b      	ldrh	r3, [r7, #2]
 8008644:	041a      	lsls	r2, r3, #16
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	619a      	str	r2, [r3, #24]
}
 800864a:	bf00      	nop
 800864c:	370c      	adds	r7, #12
 800864e:	46bd      	mov	sp, r7
 8008650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008654:	4770      	bx	lr

08008656 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008656:	b480      	push	{r7}
 8008658:	b083      	sub	sp, #12
 800865a:	af00      	add	r7, sp, #0
 800865c:	6078      	str	r0, [r7, #4]
 800865e:	460b      	mov	r3, r1
 8008660:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	695a      	ldr	r2, [r3, #20]
 8008666:	887b      	ldrh	r3, [r7, #2]
 8008668:	4013      	ands	r3, r2
 800866a:	2b00      	cmp	r3, #0
 800866c:	d004      	beq.n	8008678 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800866e:	887b      	ldrh	r3, [r7, #2]
 8008670:	041a      	lsls	r2, r3, #16
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8008676:	e002      	b.n	800867e <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008678:	887a      	ldrh	r2, [r7, #2]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	619a      	str	r2, [r3, #24]
}
 800867e:	bf00      	nop
 8008680:	370c      	adds	r7, #12
 8008682:	46bd      	mov	sp, r7
 8008684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008688:	4770      	bx	lr

0800868a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800868a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800868c:	b08f      	sub	sp, #60	; 0x3c
 800868e:	af0a      	add	r7, sp, #40	; 0x28
 8008690:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d101      	bne.n	800869c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008698:	2301      	movs	r3, #1
 800869a:	e116      	b.n	80088ca <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d106      	bne.n	80086bc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2200      	movs	r2, #0
 80086b2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f011 f9ae 	bl	8019a18 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2203      	movs	r2, #3
 80086c0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d102      	bne.n	80086d6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4618      	mov	r0, r3
 80086dc:	f006 ff6b 	bl	800f5b6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	603b      	str	r3, [r7, #0]
 80086e6:	687e      	ldr	r6, [r7, #4]
 80086e8:	466d      	mov	r5, sp
 80086ea:	f106 0410 	add.w	r4, r6, #16
 80086ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80086f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80086f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80086f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80086f6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80086fa:	e885 0003 	stmia.w	r5, {r0, r1}
 80086fe:	1d33      	adds	r3, r6, #4
 8008700:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008702:	6838      	ldr	r0, [r7, #0]
 8008704:	f006 fe4c 	bl	800f3a0 <USB_CoreInit>
 8008708:	4603      	mov	r3, r0
 800870a:	2b00      	cmp	r3, #0
 800870c:	d005      	beq.n	800871a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2202      	movs	r2, #2
 8008712:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008716:	2301      	movs	r3, #1
 8008718:	e0d7      	b.n	80088ca <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	2100      	movs	r1, #0
 8008720:	4618      	mov	r0, r3
 8008722:	f006 ff59 	bl	800f5d8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008726:	2300      	movs	r3, #0
 8008728:	73fb      	strb	r3, [r7, #15]
 800872a:	e04a      	b.n	80087c2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800872c:	7bfa      	ldrb	r2, [r7, #15]
 800872e:	6879      	ldr	r1, [r7, #4]
 8008730:	4613      	mov	r3, r2
 8008732:	00db      	lsls	r3, r3, #3
 8008734:	1a9b      	subs	r3, r3, r2
 8008736:	009b      	lsls	r3, r3, #2
 8008738:	440b      	add	r3, r1
 800873a:	333d      	adds	r3, #61	; 0x3d
 800873c:	2201      	movs	r2, #1
 800873e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008740:	7bfa      	ldrb	r2, [r7, #15]
 8008742:	6879      	ldr	r1, [r7, #4]
 8008744:	4613      	mov	r3, r2
 8008746:	00db      	lsls	r3, r3, #3
 8008748:	1a9b      	subs	r3, r3, r2
 800874a:	009b      	lsls	r3, r3, #2
 800874c:	440b      	add	r3, r1
 800874e:	333c      	adds	r3, #60	; 0x3c
 8008750:	7bfa      	ldrb	r2, [r7, #15]
 8008752:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008754:	7bfa      	ldrb	r2, [r7, #15]
 8008756:	7bfb      	ldrb	r3, [r7, #15]
 8008758:	b298      	uxth	r0, r3
 800875a:	6879      	ldr	r1, [r7, #4]
 800875c:	4613      	mov	r3, r2
 800875e:	00db      	lsls	r3, r3, #3
 8008760:	1a9b      	subs	r3, r3, r2
 8008762:	009b      	lsls	r3, r3, #2
 8008764:	440b      	add	r3, r1
 8008766:	3342      	adds	r3, #66	; 0x42
 8008768:	4602      	mov	r2, r0
 800876a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800876c:	7bfa      	ldrb	r2, [r7, #15]
 800876e:	6879      	ldr	r1, [r7, #4]
 8008770:	4613      	mov	r3, r2
 8008772:	00db      	lsls	r3, r3, #3
 8008774:	1a9b      	subs	r3, r3, r2
 8008776:	009b      	lsls	r3, r3, #2
 8008778:	440b      	add	r3, r1
 800877a:	333f      	adds	r3, #63	; 0x3f
 800877c:	2200      	movs	r2, #0
 800877e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008780:	7bfa      	ldrb	r2, [r7, #15]
 8008782:	6879      	ldr	r1, [r7, #4]
 8008784:	4613      	mov	r3, r2
 8008786:	00db      	lsls	r3, r3, #3
 8008788:	1a9b      	subs	r3, r3, r2
 800878a:	009b      	lsls	r3, r3, #2
 800878c:	440b      	add	r3, r1
 800878e:	3344      	adds	r3, #68	; 0x44
 8008790:	2200      	movs	r2, #0
 8008792:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008794:	7bfa      	ldrb	r2, [r7, #15]
 8008796:	6879      	ldr	r1, [r7, #4]
 8008798:	4613      	mov	r3, r2
 800879a:	00db      	lsls	r3, r3, #3
 800879c:	1a9b      	subs	r3, r3, r2
 800879e:	009b      	lsls	r3, r3, #2
 80087a0:	440b      	add	r3, r1
 80087a2:	3348      	adds	r3, #72	; 0x48
 80087a4:	2200      	movs	r2, #0
 80087a6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80087a8:	7bfa      	ldrb	r2, [r7, #15]
 80087aa:	6879      	ldr	r1, [r7, #4]
 80087ac:	4613      	mov	r3, r2
 80087ae:	00db      	lsls	r3, r3, #3
 80087b0:	1a9b      	subs	r3, r3, r2
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	440b      	add	r3, r1
 80087b6:	3350      	adds	r3, #80	; 0x50
 80087b8:	2200      	movs	r2, #0
 80087ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80087bc:	7bfb      	ldrb	r3, [r7, #15]
 80087be:	3301      	adds	r3, #1
 80087c0:	73fb      	strb	r3, [r7, #15]
 80087c2:	7bfa      	ldrb	r2, [r7, #15]
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	429a      	cmp	r2, r3
 80087ca:	d3af      	bcc.n	800872c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80087cc:	2300      	movs	r3, #0
 80087ce:	73fb      	strb	r3, [r7, #15]
 80087d0:	e044      	b.n	800885c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80087d2:	7bfa      	ldrb	r2, [r7, #15]
 80087d4:	6879      	ldr	r1, [r7, #4]
 80087d6:	4613      	mov	r3, r2
 80087d8:	00db      	lsls	r3, r3, #3
 80087da:	1a9b      	subs	r3, r3, r2
 80087dc:	009b      	lsls	r3, r3, #2
 80087de:	440b      	add	r3, r1
 80087e0:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80087e4:	2200      	movs	r2, #0
 80087e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80087e8:	7bfa      	ldrb	r2, [r7, #15]
 80087ea:	6879      	ldr	r1, [r7, #4]
 80087ec:	4613      	mov	r3, r2
 80087ee:	00db      	lsls	r3, r3, #3
 80087f0:	1a9b      	subs	r3, r3, r2
 80087f2:	009b      	lsls	r3, r3, #2
 80087f4:	440b      	add	r3, r1
 80087f6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80087fa:	7bfa      	ldrb	r2, [r7, #15]
 80087fc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80087fe:	7bfa      	ldrb	r2, [r7, #15]
 8008800:	6879      	ldr	r1, [r7, #4]
 8008802:	4613      	mov	r3, r2
 8008804:	00db      	lsls	r3, r3, #3
 8008806:	1a9b      	subs	r3, r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	440b      	add	r3, r1
 800880c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8008810:	2200      	movs	r2, #0
 8008812:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008814:	7bfa      	ldrb	r2, [r7, #15]
 8008816:	6879      	ldr	r1, [r7, #4]
 8008818:	4613      	mov	r3, r2
 800881a:	00db      	lsls	r3, r3, #3
 800881c:	1a9b      	subs	r3, r3, r2
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	440b      	add	r3, r1
 8008822:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008826:	2200      	movs	r2, #0
 8008828:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800882a:	7bfa      	ldrb	r2, [r7, #15]
 800882c:	6879      	ldr	r1, [r7, #4]
 800882e:	4613      	mov	r3, r2
 8008830:	00db      	lsls	r3, r3, #3
 8008832:	1a9b      	subs	r3, r3, r2
 8008834:	009b      	lsls	r3, r3, #2
 8008836:	440b      	add	r3, r1
 8008838:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800883c:	2200      	movs	r2, #0
 800883e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008840:	7bfa      	ldrb	r2, [r7, #15]
 8008842:	6879      	ldr	r1, [r7, #4]
 8008844:	4613      	mov	r3, r2
 8008846:	00db      	lsls	r3, r3, #3
 8008848:	1a9b      	subs	r3, r3, r2
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	440b      	add	r3, r1
 800884e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008852:	2200      	movs	r2, #0
 8008854:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008856:	7bfb      	ldrb	r3, [r7, #15]
 8008858:	3301      	adds	r3, #1
 800885a:	73fb      	strb	r3, [r7, #15]
 800885c:	7bfa      	ldrb	r2, [r7, #15]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	429a      	cmp	r2, r3
 8008864:	d3b5      	bcc.n	80087d2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	603b      	str	r3, [r7, #0]
 800886c:	687e      	ldr	r6, [r7, #4]
 800886e:	466d      	mov	r5, sp
 8008870:	f106 0410 	add.w	r4, r6, #16
 8008874:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008876:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008878:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800887a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800887c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008880:	e885 0003 	stmia.w	r5, {r0, r1}
 8008884:	1d33      	adds	r3, r6, #4
 8008886:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008888:	6838      	ldr	r0, [r7, #0]
 800888a:	f006 fecf 	bl	800f62c <USB_DevInit>
 800888e:	4603      	mov	r3, r0
 8008890:	2b00      	cmp	r3, #0
 8008892:	d005      	beq.n	80088a0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2202      	movs	r2, #2
 8008898:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800889c:	2301      	movs	r3, #1
 800889e:	e014      	b.n	80088ca <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2200      	movs	r2, #0
 80088a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2201      	movs	r2, #1
 80088ac:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	d102      	bne.n	80088be <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f001 f881 	bl	80099c0 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4618      	mov	r0, r3
 80088c4:	f007 ff1e 	bl	8010704 <USB_DevDisconnect>

  return HAL_OK;
 80088c8:	2300      	movs	r3, #0
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3714      	adds	r7, #20
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080088d2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80088d2:	b580      	push	{r7, lr}
 80088d4:	b082      	sub	sp, #8
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80088e0:	2b01      	cmp	r3, #1
 80088e2:	d101      	bne.n	80088e8 <HAL_PCD_Start+0x16>
 80088e4:	2302      	movs	r3, #2
 80088e6:	e012      	b.n	800890e <HAL_PCD_Start+0x3c>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2201      	movs	r2, #1
 80088ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4618      	mov	r0, r3
 80088f6:	f007 feed 	bl	80106d4 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4618      	mov	r0, r3
 8008900:	f006 fe48 	bl	800f594 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2200      	movs	r2, #0
 8008908:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800890c:	2300      	movs	r3, #0
}
 800890e:	4618      	mov	r0, r3
 8008910:	3708      	adds	r7, #8
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}

08008916 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008916:	b590      	push	{r4, r7, lr}
 8008918:	b08d      	sub	sp, #52	; 0x34
 800891a:	af00      	add	r7, sp, #0
 800891c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008924:	6a3b      	ldr	r3, [r7, #32]
 8008926:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4618      	mov	r0, r3
 800892e:	f007 ff94 	bl	801085a <USB_GetMode>
 8008932:	4603      	mov	r3, r0
 8008934:	2b00      	cmp	r3, #0
 8008936:	f040 83ca 	bne.w	80090ce <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4618      	mov	r0, r3
 8008940:	f007 fef8 	bl	8010734 <USB_ReadInterrupts>
 8008944:	4603      	mov	r3, r0
 8008946:	2b00      	cmp	r3, #0
 8008948:	f000 83c0 	beq.w	80090cc <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4618      	mov	r0, r3
 8008952:	f007 feef 	bl	8010734 <USB_ReadInterrupts>
 8008956:	4603      	mov	r3, r0
 8008958:	f003 0302 	and.w	r3, r3, #2
 800895c:	2b02      	cmp	r3, #2
 800895e:	d107      	bne.n	8008970 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	695a      	ldr	r2, [r3, #20]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f002 0202 	and.w	r2, r2, #2
 800896e:	615a      	str	r2, [r3, #20]
    }

     /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	4618      	mov	r0, r3
 8008976:	f007 fedd 	bl	8010734 <USB_ReadInterrupts>
 800897a:	4603      	mov	r3, r0
 800897c:	f003 0310 	and.w	r3, r3, #16
 8008980:	2b10      	cmp	r3, #16
 8008982:	d161      	bne.n	8008a48 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	699a      	ldr	r2, [r3, #24]
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f022 0210 	bic.w	r2, r2, #16
 8008992:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8008994:	6a3b      	ldr	r3, [r7, #32]
 8008996:	6a1b      	ldr	r3, [r3, #32]
 8008998:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800899a:	69bb      	ldr	r3, [r7, #24]
 800899c:	f003 020f 	and.w	r2, r3, #15
 80089a0:	4613      	mov	r3, r2
 80089a2:	00db      	lsls	r3, r3, #3
 80089a4:	1a9b      	subs	r3, r3, r2
 80089a6:	009b      	lsls	r3, r3, #2
 80089a8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80089ac:	687a      	ldr	r2, [r7, #4]
 80089ae:	4413      	add	r3, r2
 80089b0:	3304      	adds	r3, #4
 80089b2:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80089b4:	69bb      	ldr	r3, [r7, #24]
 80089b6:	0c5b      	lsrs	r3, r3, #17
 80089b8:	f003 030f 	and.w	r3, r3, #15
 80089bc:	2b02      	cmp	r3, #2
 80089be:	d124      	bne.n	8008a0a <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80089c0:	69ba      	ldr	r2, [r7, #24]
 80089c2:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80089c6:	4013      	ands	r3, r2
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d035      	beq.n	8008a38 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80089d0:	69bb      	ldr	r3, [r7, #24]
 80089d2:	091b      	lsrs	r3, r3, #4
 80089d4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80089d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80089da:	b29b      	uxth	r3, r3
 80089dc:	461a      	mov	r2, r3
 80089de:	6a38      	ldr	r0, [r7, #32]
 80089e0:	f007 fd55 	bl	801048e <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	68da      	ldr	r2, [r3, #12]
 80089e8:	69bb      	ldr	r3, [r7, #24]
 80089ea:	091b      	lsrs	r3, r3, #4
 80089ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80089f0:	441a      	add	r2, r3
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	699a      	ldr	r2, [r3, #24]
 80089fa:	69bb      	ldr	r3, [r7, #24]
 80089fc:	091b      	lsrs	r3, r3, #4
 80089fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a02:	441a      	add	r2, r3
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	619a      	str	r2, [r3, #24]
 8008a08:	e016      	b.n	8008a38 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8008a0a:	69bb      	ldr	r3, [r7, #24]
 8008a0c:	0c5b      	lsrs	r3, r3, #17
 8008a0e:	f003 030f 	and.w	r3, r3, #15
 8008a12:	2b06      	cmp	r3, #6
 8008a14:	d110      	bne.n	8008a38 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008a1c:	2208      	movs	r2, #8
 8008a1e:	4619      	mov	r1, r3
 8008a20:	6a38      	ldr	r0, [r7, #32]
 8008a22:	f007 fd34 	bl	801048e <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008a26:	697b      	ldr	r3, [r7, #20]
 8008a28:	699a      	ldr	r2, [r3, #24]
 8008a2a:	69bb      	ldr	r3, [r7, #24]
 8008a2c:	091b      	lsrs	r3, r3, #4
 8008a2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a32:	441a      	add	r2, r3
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	699a      	ldr	r2, [r3, #24]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f042 0210 	orr.w	r2, r2, #16
 8008a46:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f007 fe71 	bl	8010734 <USB_ReadInterrupts>
 8008a52:	4603      	mov	r3, r0
 8008a54:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008a58:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008a5c:	d16e      	bne.n	8008b3c <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4618      	mov	r0, r3
 8008a68:	f007 fe77 	bl	801075a <USB_ReadDevAllOutEpInterrupt>
 8008a6c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008a6e:	e062      	b.n	8008b36 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a72:	f003 0301 	and.w	r3, r3, #1
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d057      	beq.n	8008b2a <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a80:	b2d2      	uxtb	r2, r2
 8008a82:	4611      	mov	r1, r2
 8008a84:	4618      	mov	r0, r3
 8008a86:	f007 fe9c 	bl	80107c2 <USB_ReadDevOutEPInterrupt>
 8008a8a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	f003 0301 	and.w	r3, r3, #1
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d00c      	beq.n	8008ab0 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a98:	015a      	lsls	r2, r3, #5
 8008a9a:	69fb      	ldr	r3, [r7, #28]
 8008a9c:	4413      	add	r3, r2
 8008a9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008aa8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f000 fdde 	bl	800966c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	f003 0308 	and.w	r3, r3, #8
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d00c      	beq.n	8008ad4 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008abc:	015a      	lsls	r2, r3, #5
 8008abe:	69fb      	ldr	r3, [r7, #28]
 8008ac0:	4413      	add	r3, r2
 8008ac2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ac6:	461a      	mov	r2, r3
 8008ac8:	2308      	movs	r3, #8
 8008aca:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008acc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f000 fed8 	bl	8009884 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	f003 0310 	and.w	r3, r3, #16
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d008      	beq.n	8008af0 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae0:	015a      	lsls	r2, r3, #5
 8008ae2:	69fb      	ldr	r3, [r7, #28]
 8008ae4:	4413      	add	r3, r2
 8008ae6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aea:	461a      	mov	r2, r3
 8008aec:	2310      	movs	r3, #16
 8008aee:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008af0:	693b      	ldr	r3, [r7, #16]
 8008af2:	f003 0320 	and.w	r3, r3, #32
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d008      	beq.n	8008b0c <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008afc:	015a      	lsls	r2, r3, #5
 8008afe:	69fb      	ldr	r3, [r7, #28]
 8008b00:	4413      	add	r3, r2
 8008b02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b06:	461a      	mov	r2, r3
 8008b08:	2320      	movs	r3, #32
 8008b0a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008b0c:	693b      	ldr	r3, [r7, #16]
 8008b0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d009      	beq.n	8008b2a <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b18:	015a      	lsls	r2, r3, #5
 8008b1a:	69fb      	ldr	r3, [r7, #28]
 8008b1c:	4413      	add	r3, r2
 8008b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b22:	461a      	mov	r2, r3
 8008b24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008b28:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b2c:	3301      	adds	r3, #1
 8008b2e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b32:	085b      	lsrs	r3, r3, #1
 8008b34:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d199      	bne.n	8008a70 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4618      	mov	r0, r3
 8008b42:	f007 fdf7 	bl	8010734 <USB_ReadInterrupts>
 8008b46:	4603      	mov	r3, r0
 8008b48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008b4c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008b50:	f040 80c0 	bne.w	8008cd4 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f007 fe18 	bl	801078e <USB_ReadDevAllInEpInterrupt>
 8008b5e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8008b60:	2300      	movs	r3, #0
 8008b62:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8008b64:	e0b2      	b.n	8008ccc <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b68:	f003 0301 	and.w	r3, r3, #1
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	f000 80a7 	beq.w	8008cc0 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b78:	b2d2      	uxtb	r2, r2
 8008b7a:	4611      	mov	r1, r2
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	f007 fe3e 	bl	80107fe <USB_ReadDevInEPInterrupt>
 8008b82:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	f003 0301 	and.w	r3, r3, #1
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d057      	beq.n	8008c3e <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b90:	f003 030f 	and.w	r3, r3, #15
 8008b94:	2201      	movs	r2, #1
 8008b96:	fa02 f303 	lsl.w	r3, r2, r3
 8008b9a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008b9c:	69fb      	ldr	r3, [r7, #28]
 8008b9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ba2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	43db      	mvns	r3, r3
 8008ba8:	69f9      	ldr	r1, [r7, #28]
 8008baa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008bae:	4013      	ands	r3, r2
 8008bb0:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb4:	015a      	lsls	r2, r3, #5
 8008bb6:	69fb      	ldr	r3, [r7, #28]
 8008bb8:	4413      	add	r3, r2
 8008bba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	691b      	ldr	r3, [r3, #16]
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d132      	bne.n	8008c32 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008bcc:	6879      	ldr	r1, [r7, #4]
 8008bce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bd0:	4613      	mov	r3, r2
 8008bd2:	00db      	lsls	r3, r3, #3
 8008bd4:	1a9b      	subs	r3, r3, r2
 8008bd6:	009b      	lsls	r3, r3, #2
 8008bd8:	440b      	add	r3, r1
 8008bda:	3348      	adds	r3, #72	; 0x48
 8008bdc:	6819      	ldr	r1, [r3, #0]
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008be2:	4613      	mov	r3, r2
 8008be4:	00db      	lsls	r3, r3, #3
 8008be6:	1a9b      	subs	r3, r3, r2
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	4403      	add	r3, r0
 8008bec:	3344      	adds	r3, #68	; 0x44
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	4419      	add	r1, r3
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bf6:	4613      	mov	r3, r2
 8008bf8:	00db      	lsls	r3, r3, #3
 8008bfa:	1a9b      	subs	r3, r3, r2
 8008bfc:	009b      	lsls	r3, r3, #2
 8008bfe:	4403      	add	r3, r0
 8008c00:	3348      	adds	r3, #72	; 0x48
 8008c02:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d113      	bne.n	8008c32 <HAL_PCD_IRQHandler+0x31c>
 8008c0a:	6879      	ldr	r1, [r7, #4]
 8008c0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c0e:	4613      	mov	r3, r2
 8008c10:	00db      	lsls	r3, r3, #3
 8008c12:	1a9b      	subs	r3, r3, r2
 8008c14:	009b      	lsls	r3, r3, #2
 8008c16:	440b      	add	r3, r1
 8008c18:	3350      	adds	r3, #80	; 0x50
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d108      	bne.n	8008c32 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6818      	ldr	r0, [r3, #0]
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	2101      	movs	r1, #1
 8008c2e:	f007 fe47 	bl	80108c0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c34:	b2db      	uxtb	r3, r3
 8008c36:	4619      	mov	r1, r3
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f010 ff70 	bl	8019b1e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008c3e:	693b      	ldr	r3, [r7, #16]
 8008c40:	f003 0308 	and.w	r3, r3, #8
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d008      	beq.n	8008c5a <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c4a:	015a      	lsls	r2, r3, #5
 8008c4c:	69fb      	ldr	r3, [r7, #28]
 8008c4e:	4413      	add	r3, r2
 8008c50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c54:	461a      	mov	r2, r3
 8008c56:	2308      	movs	r3, #8
 8008c58:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008c5a:	693b      	ldr	r3, [r7, #16]
 8008c5c:	f003 0310 	and.w	r3, r3, #16
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d008      	beq.n	8008c76 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c66:	015a      	lsls	r2, r3, #5
 8008c68:	69fb      	ldr	r3, [r7, #28]
 8008c6a:	4413      	add	r3, r2
 8008c6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c70:	461a      	mov	r2, r3
 8008c72:	2310      	movs	r3, #16
 8008c74:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008c76:	693b      	ldr	r3, [r7, #16]
 8008c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d008      	beq.n	8008c92 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c82:	015a      	lsls	r2, r3, #5
 8008c84:	69fb      	ldr	r3, [r7, #28]
 8008c86:	4413      	add	r3, r2
 8008c88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c8c:	461a      	mov	r2, r3
 8008c8e:	2340      	movs	r3, #64	; 0x40
 8008c90:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	f003 0302 	and.w	r3, r3, #2
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d008      	beq.n	8008cae <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c9e:	015a      	lsls	r2, r3, #5
 8008ca0:	69fb      	ldr	r3, [r7, #28]
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ca8:	461a      	mov	r2, r3
 8008caa:	2302      	movs	r3, #2
 8008cac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008cae:	693b      	ldr	r3, [r7, #16]
 8008cb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d003      	beq.n	8008cc0 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008cb8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f000 fc48 	bl	8009550 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cc2:	3301      	adds	r3, #1
 8008cc4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cc8:	085b      	lsrs	r3, r3, #1
 8008cca:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	f47f af49 	bne.w	8008b66 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	4618      	mov	r0, r3
 8008cda:	f007 fd2b 	bl	8010734 <USB_ReadInterrupts>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ce4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ce8:	d122      	bne.n	8008d30 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008cea:	69fb      	ldr	r3, [r7, #28]
 8008cec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cf0:	685b      	ldr	r3, [r3, #4]
 8008cf2:	69fa      	ldr	r2, [r7, #28]
 8008cf4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cf8:	f023 0301 	bic.w	r3, r3, #1
 8008cfc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d108      	bne.n	8008d1a <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008d10:	2100      	movs	r1, #0
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f011 f952 	bl	8019fbc <HAL_PCDEx_LPM_Callback>
 8008d18:	e002      	b.n	8008d20 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f010 ff76 	bl	8019c0c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	695a      	ldr	r2, [r3, #20]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008d2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4618      	mov	r0, r3
 8008d36:	f007 fcfd 	bl	8010734 <USB_ReadInterrupts>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008d40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d44:	d112      	bne.n	8008d6c <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008d46:	69fb      	ldr	r3, [r7, #28]
 8008d48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	f003 0301 	and.w	r3, r3, #1
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d102      	bne.n	8008d5c <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f010 ff32 	bl	8019bc0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	695a      	ldr	r2, [r3, #20]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008d6a:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4618      	mov	r0, r3
 8008d72:	f007 fcdf 	bl	8010734 <USB_ReadInterrupts>
 8008d76:	4603      	mov	r3, r0
 8008d78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008d7c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008d80:	d121      	bne.n	8008dc6 <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	695a      	ldr	r2, [r3, #20]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8008d90:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d111      	bne.n	8008dc0 <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2201      	movs	r2, #1
 8008da0:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008daa:	089b      	lsrs	r3, r3, #2
 8008dac:	f003 020f 	and.w	r2, r3, #15
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008db6:	2101      	movs	r1, #1
 8008db8:	6878      	ldr	r0, [r7, #4]
 8008dba:	f011 f8ff 	bl	8019fbc <HAL_PCDEx_LPM_Callback>
 8008dbe:	e002      	b.n	8008dc6 <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f010 fefd 	bl	8019bc0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f007 fcb2 	bl	8010734 <USB_ReadInterrupts>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008dd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dda:	f040 80c7 	bne.w	8008f6c <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008dde:	69fb      	ldr	r3, [r7, #28]
 8008de0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008de4:	685b      	ldr	r3, [r3, #4]
 8008de6:	69fa      	ldr	r2, [r7, #28]
 8008de8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008dec:	f023 0301 	bic.w	r3, r3, #1
 8008df0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	2110      	movs	r1, #16
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f006 fd85 	bl	800f908 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008dfe:	2300      	movs	r3, #0
 8008e00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e02:	e056      	b.n	8008eb2 <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e06:	015a      	lsls	r2, r3, #5
 8008e08:	69fb      	ldr	r3, [r7, #28]
 8008e0a:	4413      	add	r3, r2
 8008e0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e10:	461a      	mov	r2, r3
 8008e12:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008e16:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e1a:	015a      	lsls	r2, r3, #5
 8008e1c:	69fb      	ldr	r3, [r7, #28]
 8008e1e:	4413      	add	r3, r2
 8008e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e28:	0151      	lsls	r1, r2, #5
 8008e2a:	69fa      	ldr	r2, [r7, #28]
 8008e2c:	440a      	add	r2, r1
 8008e2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e32:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008e36:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e3a:	015a      	lsls	r2, r3, #5
 8008e3c:	69fb      	ldr	r3, [r7, #28]
 8008e3e:	4413      	add	r3, r2
 8008e40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e48:	0151      	lsls	r1, r2, #5
 8008e4a:	69fa      	ldr	r2, [r7, #28]
 8008e4c:	440a      	add	r2, r1
 8008e4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e52:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008e56:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008e58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e5a:	015a      	lsls	r2, r3, #5
 8008e5c:	69fb      	ldr	r3, [r7, #28]
 8008e5e:	4413      	add	r3, r2
 8008e60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e64:	461a      	mov	r2, r3
 8008e66:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008e6a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e6e:	015a      	lsls	r2, r3, #5
 8008e70:	69fb      	ldr	r3, [r7, #28]
 8008e72:	4413      	add	r3, r2
 8008e74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e7c:	0151      	lsls	r1, r2, #5
 8008e7e:	69fa      	ldr	r2, [r7, #28]
 8008e80:	440a      	add	r2, r1
 8008e82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e86:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008e8a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e8e:	015a      	lsls	r2, r3, #5
 8008e90:	69fb      	ldr	r3, [r7, #28]
 8008e92:	4413      	add	r3, r2
 8008e94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e9c:	0151      	lsls	r1, r2, #5
 8008e9e:	69fa      	ldr	r2, [r7, #28]
 8008ea0:	440a      	add	r2, r1
 8008ea2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ea6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008eaa:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eae:	3301      	adds	r3, #1
 8008eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d3a3      	bcc.n	8008e04 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008ebc:	69fb      	ldr	r3, [r7, #28]
 8008ebe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ec2:	69db      	ldr	r3, [r3, #28]
 8008ec4:	69fa      	ldr	r2, [r7, #28]
 8008ec6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008eca:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008ece:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d016      	beq.n	8008f06 <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008ed8:	69fb      	ldr	r3, [r7, #28]
 8008eda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ede:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008ee2:	69fa      	ldr	r2, [r7, #28]
 8008ee4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ee8:	f043 030b 	orr.w	r3, r3, #11
 8008eec:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008ef0:	69fb      	ldr	r3, [r7, #28]
 8008ef2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ef8:	69fa      	ldr	r2, [r7, #28]
 8008efa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008efe:	f043 030b 	orr.w	r3, r3, #11
 8008f02:	6453      	str	r3, [r2, #68]	; 0x44
 8008f04:	e015      	b.n	8008f32 <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008f06:	69fb      	ldr	r3, [r7, #28]
 8008f08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f0c:	695a      	ldr	r2, [r3, #20]
 8008f0e:	69fb      	ldr	r3, [r7, #28]
 8008f10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f14:	4619      	mov	r1, r3
 8008f16:	f242 032b 	movw	r3, #8235	; 0x202b
 8008f1a:	4313      	orrs	r3, r2
 8008f1c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008f1e:	69fb      	ldr	r3, [r7, #28]
 8008f20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f24:	691b      	ldr	r3, [r3, #16]
 8008f26:	69fa      	ldr	r2, [r7, #28]
 8008f28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f2c:	f043 030b 	orr.w	r3, r3, #11
 8008f30:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008f32:	69fb      	ldr	r3, [r7, #28]
 8008f34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	69fa      	ldr	r2, [r7, #28]
 8008f3c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f40:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008f44:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6818      	ldr	r0, [r3, #0]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	691b      	ldr	r3, [r3, #16]
 8008f4e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008f56:	461a      	mov	r2, r3
 8008f58:	f007 fcb2 	bl	80108c0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	695a      	ldr	r2, [r3, #20]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008f6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4618      	mov	r0, r3
 8008f72:	f007 fbdf 	bl	8010734 <USB_ReadInterrupts>
 8008f76:	4603      	mov	r3, r0
 8008f78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008f7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f80:	d124      	bne.n	8008fcc <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4618      	mov	r0, r3
 8008f88:	f007 fc76 	bl	8010878 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	4618      	mov	r0, r3
 8008f92:	f006 fd1a 	bl	800f9ca <USB_GetDevSpeed>
 8008f96:	4603      	mov	r3, r0
 8008f98:	461a      	mov	r2, r3
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681c      	ldr	r4, [r3, #0]
 8008fa2:	f001 f999 	bl	800a2d8 <HAL_RCC_GetHCLKFreq>
 8008fa6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008fac:	b2db      	uxtb	r3, r3
 8008fae:	461a      	mov	r2, r3
 8008fb0:	4620      	mov	r0, r4
 8008fb2:	f006 fa4d 	bl	800f450 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f010 fdd9 	bl	8019b6e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	695a      	ldr	r2, [r3, #20]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008fca:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f007 fbaf 	bl	8010734 <USB_ReadInterrupts>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	f003 0308 	and.w	r3, r3, #8
 8008fdc:	2b08      	cmp	r3, #8
 8008fde:	d10a      	bne.n	8008ff6 <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f010 fdb6 	bl	8019b52 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	695a      	ldr	r2, [r3, #20]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f002 0208 	and.w	r2, r2, #8
 8008ff4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f007 fb9a 	bl	8010734 <USB_ReadInterrupts>
 8009000:	4603      	mov	r3, r0
 8009002:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009006:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800900a:	d10f      	bne.n	800902c <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800900c:	2300      	movs	r3, #0
 800900e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009012:	b2db      	uxtb	r3, r3
 8009014:	4619      	mov	r1, r3
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f010 fe18 	bl	8019c4c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	695a      	ldr	r2, [r3, #20]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800902a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4618      	mov	r0, r3
 8009032:	f007 fb7f 	bl	8010734 <USB_ReadInterrupts>
 8009036:	4603      	mov	r3, r0
 8009038:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800903c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009040:	d10f      	bne.n	8009062 <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009042:	2300      	movs	r3, #0
 8009044:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009048:	b2db      	uxtb	r3, r3
 800904a:	4619      	mov	r1, r3
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f010 fdeb 	bl	8019c28 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	695a      	ldr	r2, [r3, #20]
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8009060:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	4618      	mov	r0, r3
 8009068:	f007 fb64 	bl	8010734 <USB_ReadInterrupts>
 800906c:	4603      	mov	r3, r0
 800906e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009072:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009076:	d10a      	bne.n	800908e <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f010 fdf9 	bl	8019c70 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	695a      	ldr	r2, [r3, #20]
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800908c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	4618      	mov	r0, r3
 8009094:	f007 fb4e 	bl	8010734 <USB_ReadInterrupts>
 8009098:	4603      	mov	r3, r0
 800909a:	f003 0304 	and.w	r3, r3, #4
 800909e:	2b04      	cmp	r3, #4
 80090a0:	d115      	bne.n	80090ce <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80090aa:	69bb      	ldr	r3, [r7, #24]
 80090ac:	f003 0304 	and.w	r3, r3, #4
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d002      	beq.n	80090ba <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f010 fde9 	bl	8019c8c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	6859      	ldr	r1, [r3, #4]
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	69ba      	ldr	r2, [r7, #24]
 80090c6:	430a      	orrs	r2, r1
 80090c8:	605a      	str	r2, [r3, #4]
 80090ca:	e000      	b.n	80090ce <HAL_PCD_IRQHandler+0x7b8>
      return;
 80090cc:	bf00      	nop
    }
  }
}
 80090ce:	3734      	adds	r7, #52	; 0x34
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd90      	pop	{r4, r7, pc}

080090d4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b082      	sub	sp, #8
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	460b      	mov	r3, r1
 80090de:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80090e6:	2b01      	cmp	r3, #1
 80090e8:	d101      	bne.n	80090ee <HAL_PCD_SetAddress+0x1a>
 80090ea:	2302      	movs	r3, #2
 80090ec:	e013      	b.n	8009116 <HAL_PCD_SetAddress+0x42>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2201      	movs	r2, #1
 80090f2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	78fa      	ldrb	r2, [r7, #3]
 80090fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	78fa      	ldrb	r2, [r7, #3]
 8009104:	4611      	mov	r1, r2
 8009106:	4618      	mov	r0, r3
 8009108:	f007 fabe 	bl	8010688 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2200      	movs	r2, #0
 8009110:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8009114:	2300      	movs	r3, #0
}
 8009116:	4618      	mov	r0, r3
 8009118:	3708      	adds	r7, #8
 800911a:	46bd      	mov	sp, r7
 800911c:	bd80      	pop	{r7, pc}

0800911e <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800911e:	b580      	push	{r7, lr}
 8009120:	b084      	sub	sp, #16
 8009122:	af00      	add	r7, sp, #0
 8009124:	6078      	str	r0, [r7, #4]
 8009126:	4608      	mov	r0, r1
 8009128:	4611      	mov	r1, r2
 800912a:	461a      	mov	r2, r3
 800912c:	4603      	mov	r3, r0
 800912e:	70fb      	strb	r3, [r7, #3]
 8009130:	460b      	mov	r3, r1
 8009132:	803b      	strh	r3, [r7, #0]
 8009134:	4613      	mov	r3, r2
 8009136:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8009138:	2300      	movs	r3, #0
 800913a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800913c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009140:	2b00      	cmp	r3, #0
 8009142:	da0f      	bge.n	8009164 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009144:	78fb      	ldrb	r3, [r7, #3]
 8009146:	f003 020f 	and.w	r2, r3, #15
 800914a:	4613      	mov	r3, r2
 800914c:	00db      	lsls	r3, r3, #3
 800914e:	1a9b      	subs	r3, r3, r2
 8009150:	009b      	lsls	r3, r3, #2
 8009152:	3338      	adds	r3, #56	; 0x38
 8009154:	687a      	ldr	r2, [r7, #4]
 8009156:	4413      	add	r3, r2
 8009158:	3304      	adds	r3, #4
 800915a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	2201      	movs	r2, #1
 8009160:	705a      	strb	r2, [r3, #1]
 8009162:	e00f      	b.n	8009184 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009164:	78fb      	ldrb	r3, [r7, #3]
 8009166:	f003 020f 	and.w	r2, r3, #15
 800916a:	4613      	mov	r3, r2
 800916c:	00db      	lsls	r3, r3, #3
 800916e:	1a9b      	subs	r3, r3, r2
 8009170:	009b      	lsls	r3, r3, #2
 8009172:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009176:	687a      	ldr	r2, [r7, #4]
 8009178:	4413      	add	r3, r2
 800917a:	3304      	adds	r3, #4
 800917c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2200      	movs	r2, #0
 8009182:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009184:	78fb      	ldrb	r3, [r7, #3]
 8009186:	f003 030f 	and.w	r3, r3, #15
 800918a:	b2da      	uxtb	r2, r3
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8009190:	883a      	ldrh	r2, [r7, #0]
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	78ba      	ldrb	r2, [r7, #2]
 800919a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	785b      	ldrb	r3, [r3, #1]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d004      	beq.n	80091ae <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	b29a      	uxth	r2, r3
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80091ae:	78bb      	ldrb	r3, [r7, #2]
 80091b0:	2b02      	cmp	r3, #2
 80091b2:	d102      	bne.n	80091ba <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2200      	movs	r2, #0
 80091b8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80091c0:	2b01      	cmp	r3, #1
 80091c2:	d101      	bne.n	80091c8 <HAL_PCD_EP_Open+0xaa>
 80091c4:	2302      	movs	r3, #2
 80091c6:	e00e      	b.n	80091e6 <HAL_PCD_EP_Open+0xc8>
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2201      	movs	r2, #1
 80091cc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	68f9      	ldr	r1, [r7, #12]
 80091d6:	4618      	mov	r0, r3
 80091d8:	f006 fc1c 	bl	800fa14 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2200      	movs	r2, #0
 80091e0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80091e4:	7afb      	ldrb	r3, [r7, #11]
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3710      	adds	r7, #16
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}

080091ee <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80091ee:	b580      	push	{r7, lr}
 80091f0:	b084      	sub	sp, #16
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	6078      	str	r0, [r7, #4]
 80091f6:	460b      	mov	r3, r1
 80091f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80091fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	da0f      	bge.n	8009222 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009202:	78fb      	ldrb	r3, [r7, #3]
 8009204:	f003 020f 	and.w	r2, r3, #15
 8009208:	4613      	mov	r3, r2
 800920a:	00db      	lsls	r3, r3, #3
 800920c:	1a9b      	subs	r3, r3, r2
 800920e:	009b      	lsls	r3, r3, #2
 8009210:	3338      	adds	r3, #56	; 0x38
 8009212:	687a      	ldr	r2, [r7, #4]
 8009214:	4413      	add	r3, r2
 8009216:	3304      	adds	r3, #4
 8009218:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2201      	movs	r2, #1
 800921e:	705a      	strb	r2, [r3, #1]
 8009220:	e00f      	b.n	8009242 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009222:	78fb      	ldrb	r3, [r7, #3]
 8009224:	f003 020f 	and.w	r2, r3, #15
 8009228:	4613      	mov	r3, r2
 800922a:	00db      	lsls	r3, r3, #3
 800922c:	1a9b      	subs	r3, r3, r2
 800922e:	009b      	lsls	r3, r3, #2
 8009230:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009234:	687a      	ldr	r2, [r7, #4]
 8009236:	4413      	add	r3, r2
 8009238:	3304      	adds	r3, #4
 800923a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2200      	movs	r2, #0
 8009240:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8009242:	78fb      	ldrb	r3, [r7, #3]
 8009244:	f003 030f 	and.w	r3, r3, #15
 8009248:	b2da      	uxtb	r2, r3
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009254:	2b01      	cmp	r3, #1
 8009256:	d101      	bne.n	800925c <HAL_PCD_EP_Close+0x6e>
 8009258:	2302      	movs	r3, #2
 800925a:	e00e      	b.n	800927a <HAL_PCD_EP_Close+0x8c>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2201      	movs	r2, #1
 8009260:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	68f9      	ldr	r1, [r7, #12]
 800926a:	4618      	mov	r0, r3
 800926c:	f006 fc5a 	bl	800fb24 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8009278:	2300      	movs	r3, #0
}
 800927a:	4618      	mov	r0, r3
 800927c:	3710      	adds	r7, #16
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}

08009282 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009282:	b580      	push	{r7, lr}
 8009284:	b086      	sub	sp, #24
 8009286:	af00      	add	r7, sp, #0
 8009288:	60f8      	str	r0, [r7, #12]
 800928a:	607a      	str	r2, [r7, #4]
 800928c:	603b      	str	r3, [r7, #0]
 800928e:	460b      	mov	r3, r1
 8009290:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009292:	7afb      	ldrb	r3, [r7, #11]
 8009294:	f003 020f 	and.w	r2, r3, #15
 8009298:	4613      	mov	r3, r2
 800929a:	00db      	lsls	r3, r3, #3
 800929c:	1a9b      	subs	r3, r3, r2
 800929e:	009b      	lsls	r3, r3, #2
 80092a0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80092a4:	68fa      	ldr	r2, [r7, #12]
 80092a6:	4413      	add	r3, r2
 80092a8:	3304      	adds	r3, #4
 80092aa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80092ac:	697b      	ldr	r3, [r7, #20]
 80092ae:	687a      	ldr	r2, [r7, #4]
 80092b0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80092b2:	697b      	ldr	r3, [r7, #20]
 80092b4:	683a      	ldr	r2, [r7, #0]
 80092b6:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	2200      	movs	r2, #0
 80092bc:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	2200      	movs	r2, #0
 80092c2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80092c4:	7afb      	ldrb	r3, [r7, #11]
 80092c6:	f003 030f 	and.w	r3, r3, #15
 80092ca:	b2da      	uxtb	r2, r3
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	691b      	ldr	r3, [r3, #16]
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d102      	bne.n	80092de <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80092de:	7afb      	ldrb	r3, [r7, #11]
 80092e0:	f003 030f 	and.w	r3, r3, #15
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d109      	bne.n	80092fc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	6818      	ldr	r0, [r3, #0]
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	691b      	ldr	r3, [r3, #16]
 80092f0:	b2db      	uxtb	r3, r3
 80092f2:	461a      	mov	r2, r3
 80092f4:	6979      	ldr	r1, [r7, #20]
 80092f6:	f006 ff3d 	bl	8010174 <USB_EP0StartXfer>
 80092fa:	e008      	b.n	800930e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	6818      	ldr	r0, [r3, #0]
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	691b      	ldr	r3, [r3, #16]
 8009304:	b2db      	uxtb	r3, r3
 8009306:	461a      	mov	r2, r3
 8009308:	6979      	ldr	r1, [r7, #20]
 800930a:	f006 fce7 	bl	800fcdc <USB_EPStartXfer>
  }

  return HAL_OK;
 800930e:	2300      	movs	r3, #0
}
 8009310:	4618      	mov	r0, r3
 8009312:	3718      	adds	r7, #24
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}

08009318 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	460b      	mov	r3, r1
 8009322:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009324:	78fb      	ldrb	r3, [r7, #3]
 8009326:	f003 020f 	and.w	r2, r3, #15
 800932a:	6879      	ldr	r1, [r7, #4]
 800932c:	4613      	mov	r3, r2
 800932e:	00db      	lsls	r3, r3, #3
 8009330:	1a9b      	subs	r3, r3, r2
 8009332:	009b      	lsls	r3, r3, #2
 8009334:	440b      	add	r3, r1
 8009336:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800933a:	681b      	ldr	r3, [r3, #0]
}
 800933c:	4618      	mov	r0, r3
 800933e:	370c      	adds	r7, #12
 8009340:	46bd      	mov	sp, r7
 8009342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009346:	4770      	bx	lr

08009348 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b086      	sub	sp, #24
 800934c:	af00      	add	r7, sp, #0
 800934e:	60f8      	str	r0, [r7, #12]
 8009350:	607a      	str	r2, [r7, #4]
 8009352:	603b      	str	r3, [r7, #0]
 8009354:	460b      	mov	r3, r1
 8009356:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009358:	7afb      	ldrb	r3, [r7, #11]
 800935a:	f003 020f 	and.w	r2, r3, #15
 800935e:	4613      	mov	r3, r2
 8009360:	00db      	lsls	r3, r3, #3
 8009362:	1a9b      	subs	r3, r3, r2
 8009364:	009b      	lsls	r3, r3, #2
 8009366:	3338      	adds	r3, #56	; 0x38
 8009368:	68fa      	ldr	r2, [r7, #12]
 800936a:	4413      	add	r3, r2
 800936c:	3304      	adds	r3, #4
 800936e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	687a      	ldr	r2, [r7, #4]
 8009374:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	683a      	ldr	r2, [r7, #0]
 800937a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	2200      	movs	r2, #0
 8009380:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	2201      	movs	r2, #1
 8009386:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009388:	7afb      	ldrb	r3, [r7, #11]
 800938a:	f003 030f 	and.w	r3, r3, #15
 800938e:	b2da      	uxtb	r2, r3
 8009390:	697b      	ldr	r3, [r7, #20]
 8009392:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	691b      	ldr	r3, [r3, #16]
 8009398:	2b01      	cmp	r3, #1
 800939a:	d102      	bne.n	80093a2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800939c:	687a      	ldr	r2, [r7, #4]
 800939e:	697b      	ldr	r3, [r7, #20]
 80093a0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80093a2:	7afb      	ldrb	r3, [r7, #11]
 80093a4:	f003 030f 	and.w	r3, r3, #15
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d109      	bne.n	80093c0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	6818      	ldr	r0, [r3, #0]
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	691b      	ldr	r3, [r3, #16]
 80093b4:	b2db      	uxtb	r3, r3
 80093b6:	461a      	mov	r2, r3
 80093b8:	6979      	ldr	r1, [r7, #20]
 80093ba:	f006 fedb 	bl	8010174 <USB_EP0StartXfer>
 80093be:	e008      	b.n	80093d2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	6818      	ldr	r0, [r3, #0]
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	691b      	ldr	r3, [r3, #16]
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	461a      	mov	r2, r3
 80093cc:	6979      	ldr	r1, [r7, #20]
 80093ce:	f006 fc85 	bl	800fcdc <USB_EPStartXfer>
  }

  return HAL_OK;
 80093d2:	2300      	movs	r3, #0
}
 80093d4:	4618      	mov	r0, r3
 80093d6:	3718      	adds	r7, #24
 80093d8:	46bd      	mov	sp, r7
 80093da:	bd80      	pop	{r7, pc}

080093dc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b084      	sub	sp, #16
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
 80093e4:	460b      	mov	r3, r1
 80093e6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80093e8:	78fb      	ldrb	r3, [r7, #3]
 80093ea:	f003 020f 	and.w	r2, r3, #15
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	685b      	ldr	r3, [r3, #4]
 80093f2:	429a      	cmp	r2, r3
 80093f4:	d901      	bls.n	80093fa <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80093f6:	2301      	movs	r3, #1
 80093f8:	e050      	b.n	800949c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80093fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	da0f      	bge.n	8009422 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009402:	78fb      	ldrb	r3, [r7, #3]
 8009404:	f003 020f 	and.w	r2, r3, #15
 8009408:	4613      	mov	r3, r2
 800940a:	00db      	lsls	r3, r3, #3
 800940c:	1a9b      	subs	r3, r3, r2
 800940e:	009b      	lsls	r3, r3, #2
 8009410:	3338      	adds	r3, #56	; 0x38
 8009412:	687a      	ldr	r2, [r7, #4]
 8009414:	4413      	add	r3, r2
 8009416:	3304      	adds	r3, #4
 8009418:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	2201      	movs	r2, #1
 800941e:	705a      	strb	r2, [r3, #1]
 8009420:	e00d      	b.n	800943e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009422:	78fa      	ldrb	r2, [r7, #3]
 8009424:	4613      	mov	r3, r2
 8009426:	00db      	lsls	r3, r3, #3
 8009428:	1a9b      	subs	r3, r3, r2
 800942a:	009b      	lsls	r3, r3, #2
 800942c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009430:	687a      	ldr	r2, [r7, #4]
 8009432:	4413      	add	r3, r2
 8009434:	3304      	adds	r3, #4
 8009436:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2200      	movs	r2, #0
 800943c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2201      	movs	r2, #1
 8009442:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009444:	78fb      	ldrb	r3, [r7, #3]
 8009446:	f003 030f 	and.w	r3, r3, #15
 800944a:	b2da      	uxtb	r2, r3
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009456:	2b01      	cmp	r3, #1
 8009458:	d101      	bne.n	800945e <HAL_PCD_EP_SetStall+0x82>
 800945a:	2302      	movs	r3, #2
 800945c:	e01e      	b.n	800949c <HAL_PCD_EP_SetStall+0xc0>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2201      	movs	r2, #1
 8009462:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	68f9      	ldr	r1, [r7, #12]
 800946c:	4618      	mov	r0, r3
 800946e:	f007 f837 	bl	80104e0 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009472:	78fb      	ldrb	r3, [r7, #3]
 8009474:	f003 030f 	and.w	r3, r3, #15
 8009478:	2b00      	cmp	r3, #0
 800947a:	d10a      	bne.n	8009492 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6818      	ldr	r0, [r3, #0]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	691b      	ldr	r3, [r3, #16]
 8009484:	b2d9      	uxtb	r1, r3
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800948c:	461a      	mov	r2, r3
 800948e:	f007 fa17 	bl	80108c0 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2200      	movs	r2, #0
 8009496:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800949a:	2300      	movs	r3, #0
}
 800949c:	4618      	mov	r0, r3
 800949e:	3710      	adds	r7, #16
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}

080094a4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b084      	sub	sp, #16
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	460b      	mov	r3, r1
 80094ae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80094b0:	78fb      	ldrb	r3, [r7, #3]
 80094b2:	f003 020f 	and.w	r2, r3, #15
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	685b      	ldr	r3, [r3, #4]
 80094ba:	429a      	cmp	r2, r3
 80094bc:	d901      	bls.n	80094c2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80094be:	2301      	movs	r3, #1
 80094c0:	e042      	b.n	8009548 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80094c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	da0f      	bge.n	80094ea <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80094ca:	78fb      	ldrb	r3, [r7, #3]
 80094cc:	f003 020f 	and.w	r2, r3, #15
 80094d0:	4613      	mov	r3, r2
 80094d2:	00db      	lsls	r3, r3, #3
 80094d4:	1a9b      	subs	r3, r3, r2
 80094d6:	009b      	lsls	r3, r3, #2
 80094d8:	3338      	adds	r3, #56	; 0x38
 80094da:	687a      	ldr	r2, [r7, #4]
 80094dc:	4413      	add	r3, r2
 80094de:	3304      	adds	r3, #4
 80094e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2201      	movs	r2, #1
 80094e6:	705a      	strb	r2, [r3, #1]
 80094e8:	e00f      	b.n	800950a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80094ea:	78fb      	ldrb	r3, [r7, #3]
 80094ec:	f003 020f 	and.w	r2, r3, #15
 80094f0:	4613      	mov	r3, r2
 80094f2:	00db      	lsls	r3, r3, #3
 80094f4:	1a9b      	subs	r3, r3, r2
 80094f6:	009b      	lsls	r3, r3, #2
 80094f8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80094fc:	687a      	ldr	r2, [r7, #4]
 80094fe:	4413      	add	r3, r2
 8009500:	3304      	adds	r3, #4
 8009502:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	2200      	movs	r2, #0
 8009508:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2200      	movs	r2, #0
 800950e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009510:	78fb      	ldrb	r3, [r7, #3]
 8009512:	f003 030f 	and.w	r3, r3, #15
 8009516:	b2da      	uxtb	r2, r3
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009522:	2b01      	cmp	r3, #1
 8009524:	d101      	bne.n	800952a <HAL_PCD_EP_ClrStall+0x86>
 8009526:	2302      	movs	r3, #2
 8009528:	e00e      	b.n	8009548 <HAL_PCD_EP_ClrStall+0xa4>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2201      	movs	r2, #1
 800952e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	68f9      	ldr	r1, [r7, #12]
 8009538:	4618      	mov	r0, r3
 800953a:	f007 f83f 	bl	80105bc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2200      	movs	r2, #0
 8009542:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009546:	2300      	movs	r3, #0
}
 8009548:	4618      	mov	r0, r3
 800954a:	3710      	adds	r7, #16
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}

08009550 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b08a      	sub	sp, #40	; 0x28
 8009554:	af02      	add	r7, sp, #8
 8009556:	6078      	str	r0, [r7, #4]
 8009558:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009560:	697b      	ldr	r3, [r7, #20]
 8009562:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009564:	683a      	ldr	r2, [r7, #0]
 8009566:	4613      	mov	r3, r2
 8009568:	00db      	lsls	r3, r3, #3
 800956a:	1a9b      	subs	r3, r3, r2
 800956c:	009b      	lsls	r3, r3, #2
 800956e:	3338      	adds	r3, #56	; 0x38
 8009570:	687a      	ldr	r2, [r7, #4]
 8009572:	4413      	add	r3, r2
 8009574:	3304      	adds	r3, #4
 8009576:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	699a      	ldr	r2, [r3, #24]
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	695b      	ldr	r3, [r3, #20]
 8009580:	429a      	cmp	r2, r3
 8009582:	d901      	bls.n	8009588 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009584:	2301      	movs	r3, #1
 8009586:	e06c      	b.n	8009662 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	695a      	ldr	r2, [r3, #20]
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	699b      	ldr	r3, [r3, #24]
 8009590:	1ad3      	subs	r3, r2, r3
 8009592:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	689b      	ldr	r3, [r3, #8]
 8009598:	69fa      	ldr	r2, [r7, #28]
 800959a:	429a      	cmp	r2, r3
 800959c:	d902      	bls.n	80095a4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80095a4:	69fb      	ldr	r3, [r7, #28]
 80095a6:	3303      	adds	r3, #3
 80095a8:	089b      	lsrs	r3, r3, #2
 80095aa:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80095ac:	e02b      	b.n	8009606 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	695a      	ldr	r2, [r3, #20]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	699b      	ldr	r3, [r3, #24]
 80095b6:	1ad3      	subs	r3, r2, r3
 80095b8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	689b      	ldr	r3, [r3, #8]
 80095be:	69fa      	ldr	r2, [r7, #28]
 80095c0:	429a      	cmp	r2, r3
 80095c2:	d902      	bls.n	80095ca <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	689b      	ldr	r3, [r3, #8]
 80095c8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80095ca:	69fb      	ldr	r3, [r7, #28]
 80095cc:	3303      	adds	r3, #3
 80095ce:	089b      	lsrs	r3, r3, #2
 80095d0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	68d9      	ldr	r1, [r3, #12]
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	b2da      	uxtb	r2, r3
 80095da:	69fb      	ldr	r3, [r7, #28]
 80095dc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80095e2:	b2db      	uxtb	r3, r3
 80095e4:	9300      	str	r3, [sp, #0]
 80095e6:	4603      	mov	r3, r0
 80095e8:	6978      	ldr	r0, [r7, #20]
 80095ea:	f006 ff1b 	bl	8010424 <USB_WritePacket>

    ep->xfer_buff  += len;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	68da      	ldr	r2, [r3, #12]
 80095f2:	69fb      	ldr	r3, [r7, #28]
 80095f4:	441a      	add	r2, r3
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	699a      	ldr	r2, [r3, #24]
 80095fe:	69fb      	ldr	r3, [r7, #28]
 8009600:	441a      	add	r2, r3
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	015a      	lsls	r2, r3, #5
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	4413      	add	r3, r2
 800960e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009612:	699b      	ldr	r3, [r3, #24]
 8009614:	b29b      	uxth	r3, r3
 8009616:	69ba      	ldr	r2, [r7, #24]
 8009618:	429a      	cmp	r2, r3
 800961a:	d809      	bhi.n	8009630 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	699a      	ldr	r2, [r3, #24]
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009624:	429a      	cmp	r2, r3
 8009626:	d203      	bcs.n	8009630 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	695b      	ldr	r3, [r3, #20]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d1be      	bne.n	80095ae <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	695a      	ldr	r2, [r3, #20]
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	699b      	ldr	r3, [r3, #24]
 8009638:	429a      	cmp	r2, r3
 800963a:	d811      	bhi.n	8009660 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	f003 030f 	and.w	r3, r3, #15
 8009642:	2201      	movs	r2, #1
 8009644:	fa02 f303 	lsl.w	r3, r2, r3
 8009648:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009650:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009652:	68bb      	ldr	r3, [r7, #8]
 8009654:	43db      	mvns	r3, r3
 8009656:	6939      	ldr	r1, [r7, #16]
 8009658:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800965c:	4013      	ands	r3, r2
 800965e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8009660:	2300      	movs	r3, #0
}
 8009662:	4618      	mov	r0, r3
 8009664:	3720      	adds	r7, #32
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}
	...

0800966c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b086      	sub	sp, #24
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
 8009674:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	333c      	adds	r3, #60	; 0x3c
 8009684:	3304      	adds	r3, #4
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	015a      	lsls	r2, r3, #5
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	4413      	add	r3, r2
 8009692:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009696:	689b      	ldr	r3, [r3, #8]
 8009698:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	691b      	ldr	r3, [r3, #16]
 800969e:	2b01      	cmp	r3, #1
 80096a0:	f040 80a0 	bne.w	80097e4 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	f003 0308 	and.w	r3, r3, #8
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d015      	beq.n	80096da <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	4a72      	ldr	r2, [pc, #456]	; (800987c <PCD_EP_OutXfrComplete_int+0x210>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	f240 80dd 	bls.w	8009872 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80096be:	2b00      	cmp	r3, #0
 80096c0:	f000 80d7 	beq.w	8009872 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	015a      	lsls	r2, r3, #5
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	4413      	add	r3, r2
 80096cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096d0:	461a      	mov	r2, r3
 80096d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096d6:	6093      	str	r3, [r2, #8]
 80096d8:	e0cb      	b.n	8009872 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	f003 0320 	and.w	r3, r3, #32
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d009      	beq.n	80096f8 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	015a      	lsls	r2, r3, #5
 80096e8:	693b      	ldr	r3, [r7, #16]
 80096ea:	4413      	add	r3, r2
 80096ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096f0:	461a      	mov	r2, r3
 80096f2:	2320      	movs	r3, #32
 80096f4:	6093      	str	r3, [r2, #8]
 80096f6:	e0bc      	b.n	8009872 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80096fe:	2b00      	cmp	r3, #0
 8009700:	f040 80b7 	bne.w	8009872 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	4a5d      	ldr	r2, [pc, #372]	; (800987c <PCD_EP_OutXfrComplete_int+0x210>)
 8009708:	4293      	cmp	r3, r2
 800970a:	d90f      	bls.n	800972c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009712:	2b00      	cmp	r3, #0
 8009714:	d00a      	beq.n	800972c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	015a      	lsls	r2, r3, #5
 800971a:	693b      	ldr	r3, [r7, #16]
 800971c:	4413      	add	r3, r2
 800971e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009722:	461a      	mov	r2, r3
 8009724:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009728:	6093      	str	r3, [r2, #8]
 800972a:	e0a2      	b.n	8009872 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800972c:	6879      	ldr	r1, [r7, #4]
 800972e:	683a      	ldr	r2, [r7, #0]
 8009730:	4613      	mov	r3, r2
 8009732:	00db      	lsls	r3, r3, #3
 8009734:	1a9b      	subs	r3, r3, r2
 8009736:	009b      	lsls	r3, r3, #2
 8009738:	440b      	add	r3, r1
 800973a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800973e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	0159      	lsls	r1, r3, #5
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	440b      	add	r3, r1
 8009748:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800974c:	691b      	ldr	r3, [r3, #16]
 800974e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8009752:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	683a      	ldr	r2, [r7, #0]
 8009758:	4613      	mov	r3, r2
 800975a:	00db      	lsls	r3, r3, #3
 800975c:	1a9b      	subs	r3, r3, r2
 800975e:	009b      	lsls	r3, r3, #2
 8009760:	4403      	add	r3, r0
 8009762:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8009766:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8009768:	6879      	ldr	r1, [r7, #4]
 800976a:	683a      	ldr	r2, [r7, #0]
 800976c:	4613      	mov	r3, r2
 800976e:	00db      	lsls	r3, r3, #3
 8009770:	1a9b      	subs	r3, r3, r2
 8009772:	009b      	lsls	r3, r3, #2
 8009774:	440b      	add	r3, r1
 8009776:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800977a:	6819      	ldr	r1, [r3, #0]
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	683a      	ldr	r2, [r7, #0]
 8009780:	4613      	mov	r3, r2
 8009782:	00db      	lsls	r3, r3, #3
 8009784:	1a9b      	subs	r3, r3, r2
 8009786:	009b      	lsls	r3, r3, #2
 8009788:	4403      	add	r3, r0
 800978a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	4419      	add	r1, r3
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	683a      	ldr	r2, [r7, #0]
 8009796:	4613      	mov	r3, r2
 8009798:	00db      	lsls	r3, r3, #3
 800979a:	1a9b      	subs	r3, r3, r2
 800979c:	009b      	lsls	r3, r3, #2
 800979e:	4403      	add	r3, r0
 80097a0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80097a4:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d114      	bne.n	80097d6 <PCD_EP_OutXfrComplete_int+0x16a>
 80097ac:	6879      	ldr	r1, [r7, #4]
 80097ae:	683a      	ldr	r2, [r7, #0]
 80097b0:	4613      	mov	r3, r2
 80097b2:	00db      	lsls	r3, r3, #3
 80097b4:	1a9b      	subs	r3, r3, r2
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	440b      	add	r3, r1
 80097ba:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d108      	bne.n	80097d6 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6818      	ldr	r0, [r3, #0]
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80097ce:	461a      	mov	r2, r3
 80097d0:	2101      	movs	r1, #1
 80097d2:	f007 f875 	bl	80108c0 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	b2db      	uxtb	r3, r3
 80097da:	4619      	mov	r1, r3
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	f010 f983 	bl	8019ae8 <HAL_PCD_DataOutStageCallback>
 80097e2:	e046      	b.n	8009872 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	4a26      	ldr	r2, [pc, #152]	; (8009880 <PCD_EP_OutXfrComplete_int+0x214>)
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d124      	bne.n	8009836 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d00a      	beq.n	800980c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	015a      	lsls	r2, r3, #5
 80097fa:	693b      	ldr	r3, [r7, #16]
 80097fc:	4413      	add	r3, r2
 80097fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009802:	461a      	mov	r2, r3
 8009804:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009808:	6093      	str	r3, [r2, #8]
 800980a:	e032      	b.n	8009872 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	f003 0320 	and.w	r3, r3, #32
 8009812:	2b00      	cmp	r3, #0
 8009814:	d008      	beq.n	8009828 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	015a      	lsls	r2, r3, #5
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	4413      	add	r3, r2
 800981e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009822:	461a      	mov	r2, r3
 8009824:	2320      	movs	r3, #32
 8009826:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	b2db      	uxtb	r3, r3
 800982c:	4619      	mov	r1, r3
 800982e:	6878      	ldr	r0, [r7, #4]
 8009830:	f010 f95a 	bl	8019ae8 <HAL_PCD_DataOutStageCallback>
 8009834:	e01d      	b.n	8009872 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d114      	bne.n	8009866 <PCD_EP_OutXfrComplete_int+0x1fa>
 800983c:	6879      	ldr	r1, [r7, #4]
 800983e:	683a      	ldr	r2, [r7, #0]
 8009840:	4613      	mov	r3, r2
 8009842:	00db      	lsls	r3, r3, #3
 8009844:	1a9b      	subs	r3, r3, r2
 8009846:	009b      	lsls	r3, r3, #2
 8009848:	440b      	add	r3, r1
 800984a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d108      	bne.n	8009866 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6818      	ldr	r0, [r3, #0]
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800985e:	461a      	mov	r2, r3
 8009860:	2100      	movs	r1, #0
 8009862:	f007 f82d 	bl	80108c0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	b2db      	uxtb	r3, r3
 800986a:	4619      	mov	r1, r3
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f010 f93b 	bl	8019ae8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009872:	2300      	movs	r3, #0
}
 8009874:	4618      	mov	r0, r3
 8009876:	3718      	adds	r7, #24
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}
 800987c:	4f54300a 	.word	0x4f54300a
 8009880:	4f54310a 	.word	0x4f54310a

08009884 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b086      	sub	sp, #24
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
 800988c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009894:	697b      	ldr	r3, [r7, #20]
 8009896:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	333c      	adds	r3, #60	; 0x3c
 800989c:	3304      	adds	r3, #4
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	015a      	lsls	r2, r3, #5
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	4413      	add	r3, r2
 80098aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098ae:	689b      	ldr	r3, [r3, #8]
 80098b0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	4a15      	ldr	r2, [pc, #84]	; (800990c <PCD_EP_OutSetupPacket_int+0x88>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d90e      	bls.n	80098d8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d009      	beq.n	80098d8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	015a      	lsls	r2, r3, #5
 80098c8:	693b      	ldr	r3, [r7, #16]
 80098ca:	4413      	add	r3, r2
 80098cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098d0:	461a      	mov	r2, r3
 80098d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80098d6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f010 f8f3 	bl	8019ac4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	4a0a      	ldr	r2, [pc, #40]	; (800990c <PCD_EP_OutSetupPacket_int+0x88>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d90c      	bls.n	8009900 <PCD_EP_OutSetupPacket_int+0x7c>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	691b      	ldr	r3, [r3, #16]
 80098ea:	2b01      	cmp	r3, #1
 80098ec:	d108      	bne.n	8009900 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6818      	ldr	r0, [r3, #0]
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80098f8:	461a      	mov	r2, r3
 80098fa:	2101      	movs	r1, #1
 80098fc:	f006 ffe0 	bl	80108c0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009900:	2300      	movs	r3, #0
}
 8009902:	4618      	mov	r0, r3
 8009904:	3718      	adds	r7, #24
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}
 800990a:	bf00      	nop
 800990c:	4f54300a 	.word	0x4f54300a

08009910 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009910:	b480      	push	{r7}
 8009912:	b085      	sub	sp, #20
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
 8009918:	460b      	mov	r3, r1
 800991a:	70fb      	strb	r3, [r7, #3]
 800991c:	4613      	mov	r3, r2
 800991e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009926:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009928:	78fb      	ldrb	r3, [r7, #3]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d107      	bne.n	800993e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800992e:	883b      	ldrh	r3, [r7, #0]
 8009930:	0419      	lsls	r1, r3, #16
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	68ba      	ldr	r2, [r7, #8]
 8009938:	430a      	orrs	r2, r1
 800993a:	629a      	str	r2, [r3, #40]	; 0x28
 800993c:	e028      	b.n	8009990 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009944:	0c1b      	lsrs	r3, r3, #16
 8009946:	68ba      	ldr	r2, [r7, #8]
 8009948:	4413      	add	r3, r2
 800994a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800994c:	2300      	movs	r3, #0
 800994e:	73fb      	strb	r3, [r7, #15]
 8009950:	e00d      	b.n	800996e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681a      	ldr	r2, [r3, #0]
 8009956:	7bfb      	ldrb	r3, [r7, #15]
 8009958:	3340      	adds	r3, #64	; 0x40
 800995a:	009b      	lsls	r3, r3, #2
 800995c:	4413      	add	r3, r2
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	0c1b      	lsrs	r3, r3, #16
 8009962:	68ba      	ldr	r2, [r7, #8]
 8009964:	4413      	add	r3, r2
 8009966:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009968:	7bfb      	ldrb	r3, [r7, #15]
 800996a:	3301      	adds	r3, #1
 800996c:	73fb      	strb	r3, [r7, #15]
 800996e:	7bfa      	ldrb	r2, [r7, #15]
 8009970:	78fb      	ldrb	r3, [r7, #3]
 8009972:	3b01      	subs	r3, #1
 8009974:	429a      	cmp	r2, r3
 8009976:	d3ec      	bcc.n	8009952 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009978:	883b      	ldrh	r3, [r7, #0]
 800997a:	0418      	lsls	r0, r3, #16
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6819      	ldr	r1, [r3, #0]
 8009980:	78fb      	ldrb	r3, [r7, #3]
 8009982:	3b01      	subs	r3, #1
 8009984:	68ba      	ldr	r2, [r7, #8]
 8009986:	4302      	orrs	r2, r0
 8009988:	3340      	adds	r3, #64	; 0x40
 800998a:	009b      	lsls	r3, r3, #2
 800998c:	440b      	add	r3, r1
 800998e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009990:	2300      	movs	r3, #0
}
 8009992:	4618      	mov	r0, r3
 8009994:	3714      	adds	r7, #20
 8009996:	46bd      	mov	sp, r7
 8009998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999c:	4770      	bx	lr

0800999e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800999e:	b480      	push	{r7}
 80099a0:	b083      	sub	sp, #12
 80099a2:	af00      	add	r7, sp, #0
 80099a4:	6078      	str	r0, [r7, #4]
 80099a6:	460b      	mov	r3, r1
 80099a8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	887a      	ldrh	r2, [r7, #2]
 80099b0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80099b2:	2300      	movs	r3, #0
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	370c      	adds	r7, #12
 80099b8:	46bd      	mov	sp, r7
 80099ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099be:	4770      	bx	lr

080099c0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80099c0:	b480      	push	{r7}
 80099c2:	b085      	sub	sp, #20
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2201      	movs	r2, #1
 80099d2:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2200      	movs	r2, #0
 80099da:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	699b      	ldr	r3, [r3, #24]
 80099e2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80099ee:	4b05      	ldr	r3, [pc, #20]	; (8009a04 <HAL_PCDEx_ActivateLPM+0x44>)
 80099f0:	4313      	orrs	r3, r2
 80099f2:	68fa      	ldr	r2, [r7, #12]
 80099f4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80099f6:	2300      	movs	r3, #0
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	3714      	adds	r7, #20
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr
 8009a04:	10000003 	.word	0x10000003

08009a08 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b086      	sub	sp, #24
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8009a10:	2300      	movs	r3, #0
 8009a12:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d101      	bne.n	8009a1e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	e291      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f003 0301 	and.w	r3, r3, #1
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	f000 8087 	beq.w	8009b3a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009a2c:	4b96      	ldr	r3, [pc, #600]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009a2e:	689b      	ldr	r3, [r3, #8]
 8009a30:	f003 030c 	and.w	r3, r3, #12
 8009a34:	2b04      	cmp	r3, #4
 8009a36:	d00c      	beq.n	8009a52 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009a38:	4b93      	ldr	r3, [pc, #588]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009a3a:	689b      	ldr	r3, [r3, #8]
 8009a3c:	f003 030c 	and.w	r3, r3, #12
 8009a40:	2b08      	cmp	r3, #8
 8009a42:	d112      	bne.n	8009a6a <HAL_RCC_OscConfig+0x62>
 8009a44:	4b90      	ldr	r3, [pc, #576]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009a50:	d10b      	bne.n	8009a6a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a52:	4b8d      	ldr	r3, [pc, #564]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d06c      	beq.n	8009b38 <HAL_RCC_OscConfig+0x130>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	685b      	ldr	r3, [r3, #4]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d168      	bne.n	8009b38 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8009a66:	2301      	movs	r3, #1
 8009a68:	e26b      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a72:	d106      	bne.n	8009a82 <HAL_RCC_OscConfig+0x7a>
 8009a74:	4b84      	ldr	r3, [pc, #528]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	4a83      	ldr	r2, [pc, #524]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009a7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a7e:	6013      	str	r3, [r2, #0]
 8009a80:	e02e      	b.n	8009ae0 <HAL_RCC_OscConfig+0xd8>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	685b      	ldr	r3, [r3, #4]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d10c      	bne.n	8009aa4 <HAL_RCC_OscConfig+0x9c>
 8009a8a:	4b7f      	ldr	r3, [pc, #508]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	4a7e      	ldr	r2, [pc, #504]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009a90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a94:	6013      	str	r3, [r2, #0]
 8009a96:	4b7c      	ldr	r3, [pc, #496]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a7b      	ldr	r2, [pc, #492]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009a9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009aa0:	6013      	str	r3, [r2, #0]
 8009aa2:	e01d      	b.n	8009ae0 <HAL_RCC_OscConfig+0xd8>
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	685b      	ldr	r3, [r3, #4]
 8009aa8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009aac:	d10c      	bne.n	8009ac8 <HAL_RCC_OscConfig+0xc0>
 8009aae:	4b76      	ldr	r3, [pc, #472]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	4a75      	ldr	r2, [pc, #468]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009ab4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009ab8:	6013      	str	r3, [r2, #0]
 8009aba:	4b73      	ldr	r3, [pc, #460]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	4a72      	ldr	r2, [pc, #456]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009ac0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009ac4:	6013      	str	r3, [r2, #0]
 8009ac6:	e00b      	b.n	8009ae0 <HAL_RCC_OscConfig+0xd8>
 8009ac8:	4b6f      	ldr	r3, [pc, #444]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	4a6e      	ldr	r2, [pc, #440]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009ace:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009ad2:	6013      	str	r3, [r2, #0]
 8009ad4:	4b6c      	ldr	r3, [pc, #432]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4a6b      	ldr	r2, [pc, #428]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009ada:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009ade:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	685b      	ldr	r3, [r3, #4]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d013      	beq.n	8009b10 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ae8:	f7fd fa56 	bl	8006f98 <HAL_GetTick>
 8009aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009aee:	e008      	b.n	8009b02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009af0:	f7fd fa52 	bl	8006f98 <HAL_GetTick>
 8009af4:	4602      	mov	r2, r0
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	1ad3      	subs	r3, r2, r3
 8009afa:	2b64      	cmp	r3, #100	; 0x64
 8009afc:	d901      	bls.n	8009b02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009afe:	2303      	movs	r3, #3
 8009b00:	e21f      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009b02:	4b61      	ldr	r3, [pc, #388]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d0f0      	beq.n	8009af0 <HAL_RCC_OscConfig+0xe8>
 8009b0e:	e014      	b.n	8009b3a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b10:	f7fd fa42 	bl	8006f98 <HAL_GetTick>
 8009b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009b16:	e008      	b.n	8009b2a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b18:	f7fd fa3e 	bl	8006f98 <HAL_GetTick>
 8009b1c:	4602      	mov	r2, r0
 8009b1e:	693b      	ldr	r3, [r7, #16]
 8009b20:	1ad3      	subs	r3, r2, r3
 8009b22:	2b64      	cmp	r3, #100	; 0x64
 8009b24:	d901      	bls.n	8009b2a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8009b26:	2303      	movs	r3, #3
 8009b28:	e20b      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009b2a:	4b57      	ldr	r3, [pc, #348]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d1f0      	bne.n	8009b18 <HAL_RCC_OscConfig+0x110>
 8009b36:	e000      	b.n	8009b3a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009b38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f003 0302 	and.w	r3, r3, #2
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d069      	beq.n	8009c1a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009b46:	4b50      	ldr	r3, [pc, #320]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009b48:	689b      	ldr	r3, [r3, #8]
 8009b4a:	f003 030c 	and.w	r3, r3, #12
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00b      	beq.n	8009b6a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009b52:	4b4d      	ldr	r3, [pc, #308]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009b54:	689b      	ldr	r3, [r3, #8]
 8009b56:	f003 030c 	and.w	r3, r3, #12
 8009b5a:	2b08      	cmp	r3, #8
 8009b5c:	d11c      	bne.n	8009b98 <HAL_RCC_OscConfig+0x190>
 8009b5e:	4b4a      	ldr	r3, [pc, #296]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009b60:	685b      	ldr	r3, [r3, #4]
 8009b62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d116      	bne.n	8009b98 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009b6a:	4b47      	ldr	r3, [pc, #284]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f003 0302 	and.w	r3, r3, #2
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d005      	beq.n	8009b82 <HAL_RCC_OscConfig+0x17a>
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	68db      	ldr	r3, [r3, #12]
 8009b7a:	2b01      	cmp	r3, #1
 8009b7c:	d001      	beq.n	8009b82 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8009b7e:	2301      	movs	r3, #1
 8009b80:	e1df      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b82:	4b41      	ldr	r3, [pc, #260]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	691b      	ldr	r3, [r3, #16]
 8009b8e:	00db      	lsls	r3, r3, #3
 8009b90:	493d      	ldr	r1, [pc, #244]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009b92:	4313      	orrs	r3, r2
 8009b94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009b96:	e040      	b.n	8009c1a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	68db      	ldr	r3, [r3, #12]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d023      	beq.n	8009be8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009ba0:	4b39      	ldr	r3, [pc, #228]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	4a38      	ldr	r2, [pc, #224]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009ba6:	f043 0301 	orr.w	r3, r3, #1
 8009baa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bac:	f7fd f9f4 	bl	8006f98 <HAL_GetTick>
 8009bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009bb2:	e008      	b.n	8009bc6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009bb4:	f7fd f9f0 	bl	8006f98 <HAL_GetTick>
 8009bb8:	4602      	mov	r2, r0
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	1ad3      	subs	r3, r2, r3
 8009bbe:	2b02      	cmp	r3, #2
 8009bc0:	d901      	bls.n	8009bc6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8009bc2:	2303      	movs	r3, #3
 8009bc4:	e1bd      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009bc6:	4b30      	ldr	r3, [pc, #192]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	f003 0302 	and.w	r3, r3, #2
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d0f0      	beq.n	8009bb4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009bd2:	4b2d      	ldr	r3, [pc, #180]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	691b      	ldr	r3, [r3, #16]
 8009bde:	00db      	lsls	r3, r3, #3
 8009be0:	4929      	ldr	r1, [pc, #164]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009be2:	4313      	orrs	r3, r2
 8009be4:	600b      	str	r3, [r1, #0]
 8009be6:	e018      	b.n	8009c1a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009be8:	4b27      	ldr	r3, [pc, #156]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a26      	ldr	r2, [pc, #152]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009bee:	f023 0301 	bic.w	r3, r3, #1
 8009bf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bf4:	f7fd f9d0 	bl	8006f98 <HAL_GetTick>
 8009bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009bfa:	e008      	b.n	8009c0e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009bfc:	f7fd f9cc 	bl	8006f98 <HAL_GetTick>
 8009c00:	4602      	mov	r2, r0
 8009c02:	693b      	ldr	r3, [r7, #16]
 8009c04:	1ad3      	subs	r3, r2, r3
 8009c06:	2b02      	cmp	r3, #2
 8009c08:	d901      	bls.n	8009c0e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8009c0a:	2303      	movs	r3, #3
 8009c0c:	e199      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009c0e:	4b1e      	ldr	r3, [pc, #120]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f003 0302 	and.w	r3, r3, #2
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d1f0      	bne.n	8009bfc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f003 0308 	and.w	r3, r3, #8
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d038      	beq.n	8009c98 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	695b      	ldr	r3, [r3, #20]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d019      	beq.n	8009c62 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009c2e:	4b16      	ldr	r3, [pc, #88]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009c30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c32:	4a15      	ldr	r2, [pc, #84]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009c34:	f043 0301 	orr.w	r3, r3, #1
 8009c38:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c3a:	f7fd f9ad 	bl	8006f98 <HAL_GetTick>
 8009c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009c40:	e008      	b.n	8009c54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c42:	f7fd f9a9 	bl	8006f98 <HAL_GetTick>
 8009c46:	4602      	mov	r2, r0
 8009c48:	693b      	ldr	r3, [r7, #16]
 8009c4a:	1ad3      	subs	r3, r2, r3
 8009c4c:	2b02      	cmp	r3, #2
 8009c4e:	d901      	bls.n	8009c54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009c50:	2303      	movs	r3, #3
 8009c52:	e176      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009c54:	4b0c      	ldr	r3, [pc, #48]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009c56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c58:	f003 0302 	and.w	r3, r3, #2
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d0f0      	beq.n	8009c42 <HAL_RCC_OscConfig+0x23a>
 8009c60:	e01a      	b.n	8009c98 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009c62:	4b09      	ldr	r3, [pc, #36]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009c64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c66:	4a08      	ldr	r2, [pc, #32]	; (8009c88 <HAL_RCC_OscConfig+0x280>)
 8009c68:	f023 0301 	bic.w	r3, r3, #1
 8009c6c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c6e:	f7fd f993 	bl	8006f98 <HAL_GetTick>
 8009c72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009c74:	e00a      	b.n	8009c8c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c76:	f7fd f98f 	bl	8006f98 <HAL_GetTick>
 8009c7a:	4602      	mov	r2, r0
 8009c7c:	693b      	ldr	r3, [r7, #16]
 8009c7e:	1ad3      	subs	r3, r2, r3
 8009c80:	2b02      	cmp	r3, #2
 8009c82:	d903      	bls.n	8009c8c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009c84:	2303      	movs	r3, #3
 8009c86:	e15c      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
 8009c88:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009c8c:	4b91      	ldr	r3, [pc, #580]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009c8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c90:	f003 0302 	and.w	r3, r3, #2
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d1ee      	bne.n	8009c76 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f003 0304 	and.w	r3, r3, #4
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	f000 80a4 	beq.w	8009dee <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009ca6:	4b8b      	ldr	r3, [pc, #556]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d10d      	bne.n	8009cce <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8009cb2:	4b88      	ldr	r3, [pc, #544]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cb6:	4a87      	ldr	r2, [pc, #540]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009cb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009cbc:	6413      	str	r3, [r2, #64]	; 0x40
 8009cbe:	4b85      	ldr	r3, [pc, #532]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009cc6:	60bb      	str	r3, [r7, #8]
 8009cc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009cce:	4b82      	ldr	r3, [pc, #520]	; (8009ed8 <HAL_RCC_OscConfig+0x4d0>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d118      	bne.n	8009d0c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8009cda:	4b7f      	ldr	r3, [pc, #508]	; (8009ed8 <HAL_RCC_OscConfig+0x4d0>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	4a7e      	ldr	r2, [pc, #504]	; (8009ed8 <HAL_RCC_OscConfig+0x4d0>)
 8009ce0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ce4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009ce6:	f7fd f957 	bl	8006f98 <HAL_GetTick>
 8009cea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009cec:	e008      	b.n	8009d00 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009cee:	f7fd f953 	bl	8006f98 <HAL_GetTick>
 8009cf2:	4602      	mov	r2, r0
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	1ad3      	subs	r3, r2, r3
 8009cf8:	2b64      	cmp	r3, #100	; 0x64
 8009cfa:	d901      	bls.n	8009d00 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8009cfc:	2303      	movs	r3, #3
 8009cfe:	e120      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d00:	4b75      	ldr	r3, [pc, #468]	; (8009ed8 <HAL_RCC_OscConfig+0x4d0>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d0f0      	beq.n	8009cee <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	689b      	ldr	r3, [r3, #8]
 8009d10:	2b01      	cmp	r3, #1
 8009d12:	d106      	bne.n	8009d22 <HAL_RCC_OscConfig+0x31a>
 8009d14:	4b6f      	ldr	r3, [pc, #444]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d18:	4a6e      	ldr	r2, [pc, #440]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009d1a:	f043 0301 	orr.w	r3, r3, #1
 8009d1e:	6713      	str	r3, [r2, #112]	; 0x70
 8009d20:	e02d      	b.n	8009d7e <HAL_RCC_OscConfig+0x376>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	689b      	ldr	r3, [r3, #8]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d10c      	bne.n	8009d44 <HAL_RCC_OscConfig+0x33c>
 8009d2a:	4b6a      	ldr	r3, [pc, #424]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d2e:	4a69      	ldr	r2, [pc, #420]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009d30:	f023 0301 	bic.w	r3, r3, #1
 8009d34:	6713      	str	r3, [r2, #112]	; 0x70
 8009d36:	4b67      	ldr	r3, [pc, #412]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009d38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d3a:	4a66      	ldr	r2, [pc, #408]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009d3c:	f023 0304 	bic.w	r3, r3, #4
 8009d40:	6713      	str	r3, [r2, #112]	; 0x70
 8009d42:	e01c      	b.n	8009d7e <HAL_RCC_OscConfig+0x376>
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	689b      	ldr	r3, [r3, #8]
 8009d48:	2b05      	cmp	r3, #5
 8009d4a:	d10c      	bne.n	8009d66 <HAL_RCC_OscConfig+0x35e>
 8009d4c:	4b61      	ldr	r3, [pc, #388]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d50:	4a60      	ldr	r2, [pc, #384]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009d52:	f043 0304 	orr.w	r3, r3, #4
 8009d56:	6713      	str	r3, [r2, #112]	; 0x70
 8009d58:	4b5e      	ldr	r3, [pc, #376]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009d5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d5c:	4a5d      	ldr	r2, [pc, #372]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009d5e:	f043 0301 	orr.w	r3, r3, #1
 8009d62:	6713      	str	r3, [r2, #112]	; 0x70
 8009d64:	e00b      	b.n	8009d7e <HAL_RCC_OscConfig+0x376>
 8009d66:	4b5b      	ldr	r3, [pc, #364]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d6a:	4a5a      	ldr	r2, [pc, #360]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009d6c:	f023 0301 	bic.w	r3, r3, #1
 8009d70:	6713      	str	r3, [r2, #112]	; 0x70
 8009d72:	4b58      	ldr	r3, [pc, #352]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d76:	4a57      	ldr	r2, [pc, #348]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009d78:	f023 0304 	bic.w	r3, r3, #4
 8009d7c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	689b      	ldr	r3, [r3, #8]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d015      	beq.n	8009db2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d86:	f7fd f907 	bl	8006f98 <HAL_GetTick>
 8009d8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009d8c:	e00a      	b.n	8009da4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d8e:	f7fd f903 	bl	8006f98 <HAL_GetTick>
 8009d92:	4602      	mov	r2, r0
 8009d94:	693b      	ldr	r3, [r7, #16]
 8009d96:	1ad3      	subs	r3, r2, r3
 8009d98:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d901      	bls.n	8009da4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8009da0:	2303      	movs	r3, #3
 8009da2:	e0ce      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009da4:	4b4b      	ldr	r3, [pc, #300]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009da8:	f003 0302 	and.w	r3, r3, #2
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d0ee      	beq.n	8009d8e <HAL_RCC_OscConfig+0x386>
 8009db0:	e014      	b.n	8009ddc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009db2:	f7fd f8f1 	bl	8006f98 <HAL_GetTick>
 8009db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009db8:	e00a      	b.n	8009dd0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009dba:	f7fd f8ed 	bl	8006f98 <HAL_GetTick>
 8009dbe:	4602      	mov	r2, r0
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	1ad3      	subs	r3, r2, r3
 8009dc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8009dc8:	4293      	cmp	r3, r2
 8009dca:	d901      	bls.n	8009dd0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8009dcc:	2303      	movs	r3, #3
 8009dce:	e0b8      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009dd0:	4b40      	ldr	r3, [pc, #256]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dd4:	f003 0302 	and.w	r3, r3, #2
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d1ee      	bne.n	8009dba <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009ddc:	7dfb      	ldrb	r3, [r7, #23]
 8009dde:	2b01      	cmp	r3, #1
 8009de0:	d105      	bne.n	8009dee <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009de2:	4b3c      	ldr	r3, [pc, #240]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009de6:	4a3b      	ldr	r2, [pc, #236]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009de8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009dec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	699b      	ldr	r3, [r3, #24]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	f000 80a4 	beq.w	8009f40 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009df8:	4b36      	ldr	r3, [pc, #216]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009dfa:	689b      	ldr	r3, [r3, #8]
 8009dfc:	f003 030c 	and.w	r3, r3, #12
 8009e00:	2b08      	cmp	r3, #8
 8009e02:	d06b      	beq.n	8009edc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	699b      	ldr	r3, [r3, #24]
 8009e08:	2b02      	cmp	r3, #2
 8009e0a:	d149      	bne.n	8009ea0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009e0c:	4b31      	ldr	r3, [pc, #196]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a30      	ldr	r2, [pc, #192]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009e12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009e16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e18:	f7fd f8be 	bl	8006f98 <HAL_GetTick>
 8009e1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009e1e:	e008      	b.n	8009e32 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e20:	f7fd f8ba 	bl	8006f98 <HAL_GetTick>
 8009e24:	4602      	mov	r2, r0
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	1ad3      	subs	r3, r2, r3
 8009e2a:	2b02      	cmp	r3, #2
 8009e2c:	d901      	bls.n	8009e32 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8009e2e:	2303      	movs	r3, #3
 8009e30:	e087      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009e32:	4b28      	ldr	r3, [pc, #160]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d1f0      	bne.n	8009e20 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	69da      	ldr	r2, [r3, #28]
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6a1b      	ldr	r3, [r3, #32]
 8009e46:	431a      	orrs	r2, r3
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e4c:	019b      	lsls	r3, r3, #6
 8009e4e:	431a      	orrs	r2, r3
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e54:	085b      	lsrs	r3, r3, #1
 8009e56:	3b01      	subs	r3, #1
 8009e58:	041b      	lsls	r3, r3, #16
 8009e5a:	431a      	orrs	r2, r3
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e60:	061b      	lsls	r3, r3, #24
 8009e62:	4313      	orrs	r3, r2
 8009e64:	4a1b      	ldr	r2, [pc, #108]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009e66:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009e6a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009e6c:	4b19      	ldr	r3, [pc, #100]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4a18      	ldr	r2, [pc, #96]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009e72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009e76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e78:	f7fd f88e 	bl	8006f98 <HAL_GetTick>
 8009e7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009e7e:	e008      	b.n	8009e92 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e80:	f7fd f88a 	bl	8006f98 <HAL_GetTick>
 8009e84:	4602      	mov	r2, r0
 8009e86:	693b      	ldr	r3, [r7, #16]
 8009e88:	1ad3      	subs	r3, r2, r3
 8009e8a:	2b02      	cmp	r3, #2
 8009e8c:	d901      	bls.n	8009e92 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8009e8e:	2303      	movs	r3, #3
 8009e90:	e057      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009e92:	4b10      	ldr	r3, [pc, #64]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d0f0      	beq.n	8009e80 <HAL_RCC_OscConfig+0x478>
 8009e9e:	e04f      	b.n	8009f40 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ea0:	4b0c      	ldr	r3, [pc, #48]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	4a0b      	ldr	r2, [pc, #44]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009ea6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009eaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009eac:	f7fd f874 	bl	8006f98 <HAL_GetTick>
 8009eb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009eb2:	e008      	b.n	8009ec6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009eb4:	f7fd f870 	bl	8006f98 <HAL_GetTick>
 8009eb8:	4602      	mov	r2, r0
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	1ad3      	subs	r3, r2, r3
 8009ebe:	2b02      	cmp	r3, #2
 8009ec0:	d901      	bls.n	8009ec6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8009ec2:	2303      	movs	r3, #3
 8009ec4:	e03d      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009ec6:	4b03      	ldr	r3, [pc, #12]	; (8009ed4 <HAL_RCC_OscConfig+0x4cc>)
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d1f0      	bne.n	8009eb4 <HAL_RCC_OscConfig+0x4ac>
 8009ed2:	e035      	b.n	8009f40 <HAL_RCC_OscConfig+0x538>
 8009ed4:	40023800 	.word	0x40023800
 8009ed8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8009edc:	4b1b      	ldr	r3, [pc, #108]	; (8009f4c <HAL_RCC_OscConfig+0x544>)
 8009ede:	685b      	ldr	r3, [r3, #4]
 8009ee0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	699b      	ldr	r3, [r3, #24]
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d028      	beq.n	8009f3c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009ef4:	429a      	cmp	r2, r3
 8009ef6:	d121      	bne.n	8009f3c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d11a      	bne.n	8009f3c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009f06:	68fa      	ldr	r2, [r7, #12]
 8009f08:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009f0c:	4013      	ands	r3, r2
 8009f0e:	687a      	ldr	r2, [r7, #4]
 8009f10:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009f12:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f14:	4293      	cmp	r3, r2
 8009f16:	d111      	bne.n	8009f3c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f22:	085b      	lsrs	r3, r3, #1
 8009f24:	3b01      	subs	r3, #1
 8009f26:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	d107      	bne.n	8009f3c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f36:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d001      	beq.n	8009f40 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	e000      	b.n	8009f42 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8009f40:	2300      	movs	r3, #0
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	3718      	adds	r7, #24
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}
 8009f4a:	bf00      	nop
 8009f4c:	40023800 	.word	0x40023800

08009f50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b084      	sub	sp, #16
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
 8009f58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d101      	bne.n	8009f68 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009f64:	2301      	movs	r3, #1
 8009f66:	e0d0      	b.n	800a10a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009f68:	4b6a      	ldr	r3, [pc, #424]	; (800a114 <HAL_RCC_ClockConfig+0x1c4>)
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f003 030f 	and.w	r3, r3, #15
 8009f70:	683a      	ldr	r2, [r7, #0]
 8009f72:	429a      	cmp	r2, r3
 8009f74:	d910      	bls.n	8009f98 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009f76:	4b67      	ldr	r3, [pc, #412]	; (800a114 <HAL_RCC_ClockConfig+0x1c4>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	f023 020f 	bic.w	r2, r3, #15
 8009f7e:	4965      	ldr	r1, [pc, #404]	; (800a114 <HAL_RCC_ClockConfig+0x1c4>)
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	4313      	orrs	r3, r2
 8009f84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009f86:	4b63      	ldr	r3, [pc, #396]	; (800a114 <HAL_RCC_ClockConfig+0x1c4>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f003 030f 	and.w	r3, r3, #15
 8009f8e:	683a      	ldr	r2, [r7, #0]
 8009f90:	429a      	cmp	r2, r3
 8009f92:	d001      	beq.n	8009f98 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009f94:	2301      	movs	r3, #1
 8009f96:	e0b8      	b.n	800a10a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	f003 0302 	and.w	r3, r3, #2
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d020      	beq.n	8009fe6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	f003 0304 	and.w	r3, r3, #4
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d005      	beq.n	8009fbc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009fb0:	4b59      	ldr	r3, [pc, #356]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 8009fb2:	689b      	ldr	r3, [r3, #8]
 8009fb4:	4a58      	ldr	r2, [pc, #352]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 8009fb6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009fba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f003 0308 	and.w	r3, r3, #8
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d005      	beq.n	8009fd4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009fc8:	4b53      	ldr	r3, [pc, #332]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 8009fca:	689b      	ldr	r3, [r3, #8]
 8009fcc:	4a52      	ldr	r2, [pc, #328]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 8009fce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009fd2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009fd4:	4b50      	ldr	r3, [pc, #320]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 8009fd6:	689b      	ldr	r3, [r3, #8]
 8009fd8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	689b      	ldr	r3, [r3, #8]
 8009fe0:	494d      	ldr	r1, [pc, #308]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 8009fe2:	4313      	orrs	r3, r2
 8009fe4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f003 0301 	and.w	r3, r3, #1
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d040      	beq.n	800a074 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	685b      	ldr	r3, [r3, #4]
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d107      	bne.n	800a00a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009ffa:	4b47      	ldr	r3, [pc, #284]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a002:	2b00      	cmp	r3, #0
 800a004:	d115      	bne.n	800a032 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800a006:	2301      	movs	r3, #1
 800a008:	e07f      	b.n	800a10a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	685b      	ldr	r3, [r3, #4]
 800a00e:	2b02      	cmp	r3, #2
 800a010:	d107      	bne.n	800a022 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a012:	4b41      	ldr	r3, [pc, #260]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d109      	bne.n	800a032 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800a01e:	2301      	movs	r3, #1
 800a020:	e073      	b.n	800a10a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a022:	4b3d      	ldr	r3, [pc, #244]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f003 0302 	and.w	r3, r3, #2
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d101      	bne.n	800a032 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800a02e:	2301      	movs	r3, #1
 800a030:	e06b      	b.n	800a10a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a032:	4b39      	ldr	r3, [pc, #228]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 800a034:	689b      	ldr	r3, [r3, #8]
 800a036:	f023 0203 	bic.w	r2, r3, #3
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	685b      	ldr	r3, [r3, #4]
 800a03e:	4936      	ldr	r1, [pc, #216]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 800a040:	4313      	orrs	r3, r2
 800a042:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a044:	f7fc ffa8 	bl	8006f98 <HAL_GetTick>
 800a048:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a04a:	e00a      	b.n	800a062 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a04c:	f7fc ffa4 	bl	8006f98 <HAL_GetTick>
 800a050:	4602      	mov	r2, r0
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	1ad3      	subs	r3, r2, r3
 800a056:	f241 3288 	movw	r2, #5000	; 0x1388
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d901      	bls.n	800a062 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800a05e:	2303      	movs	r3, #3
 800a060:	e053      	b.n	800a10a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a062:	4b2d      	ldr	r3, [pc, #180]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 800a064:	689b      	ldr	r3, [r3, #8]
 800a066:	f003 020c 	and.w	r2, r3, #12
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	685b      	ldr	r3, [r3, #4]
 800a06e:	009b      	lsls	r3, r3, #2
 800a070:	429a      	cmp	r2, r3
 800a072:	d1eb      	bne.n	800a04c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a074:	4b27      	ldr	r3, [pc, #156]	; (800a114 <HAL_RCC_ClockConfig+0x1c4>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f003 030f 	and.w	r3, r3, #15
 800a07c:	683a      	ldr	r2, [r7, #0]
 800a07e:	429a      	cmp	r2, r3
 800a080:	d210      	bcs.n	800a0a4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a082:	4b24      	ldr	r3, [pc, #144]	; (800a114 <HAL_RCC_ClockConfig+0x1c4>)
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f023 020f 	bic.w	r2, r3, #15
 800a08a:	4922      	ldr	r1, [pc, #136]	; (800a114 <HAL_RCC_ClockConfig+0x1c4>)
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	4313      	orrs	r3, r2
 800a090:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a092:	4b20      	ldr	r3, [pc, #128]	; (800a114 <HAL_RCC_ClockConfig+0x1c4>)
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	f003 030f 	and.w	r3, r3, #15
 800a09a:	683a      	ldr	r2, [r7, #0]
 800a09c:	429a      	cmp	r2, r3
 800a09e:	d001      	beq.n	800a0a4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800a0a0:	2301      	movs	r3, #1
 800a0a2:	e032      	b.n	800a10a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f003 0304 	and.w	r3, r3, #4
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d008      	beq.n	800a0c2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a0b0:	4b19      	ldr	r3, [pc, #100]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 800a0b2:	689b      	ldr	r3, [r3, #8]
 800a0b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	68db      	ldr	r3, [r3, #12]
 800a0bc:	4916      	ldr	r1, [pc, #88]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 800a0be:	4313      	orrs	r3, r2
 800a0c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f003 0308 	and.w	r3, r3, #8
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d009      	beq.n	800a0e2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800a0ce:	4b12      	ldr	r3, [pc, #72]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 800a0d0:	689b      	ldr	r3, [r3, #8]
 800a0d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	691b      	ldr	r3, [r3, #16]
 800a0da:	00db      	lsls	r3, r3, #3
 800a0dc:	490e      	ldr	r1, [pc, #56]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 800a0de:	4313      	orrs	r3, r2
 800a0e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a0e2:	f000 f821 	bl	800a128 <HAL_RCC_GetSysClockFreq>
 800a0e6:	4601      	mov	r1, r0
 800a0e8:	4b0b      	ldr	r3, [pc, #44]	; (800a118 <HAL_RCC_ClockConfig+0x1c8>)
 800a0ea:	689b      	ldr	r3, [r3, #8]
 800a0ec:	091b      	lsrs	r3, r3, #4
 800a0ee:	f003 030f 	and.w	r3, r3, #15
 800a0f2:	4a0a      	ldr	r2, [pc, #40]	; (800a11c <HAL_RCC_ClockConfig+0x1cc>)
 800a0f4:	5cd3      	ldrb	r3, [r2, r3]
 800a0f6:	fa21 f303 	lsr.w	r3, r1, r3
 800a0fa:	4a09      	ldr	r2, [pc, #36]	; (800a120 <HAL_RCC_ClockConfig+0x1d0>)
 800a0fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800a0fe:	4b09      	ldr	r3, [pc, #36]	; (800a124 <HAL_RCC_ClockConfig+0x1d4>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	4618      	mov	r0, r3
 800a104:	f7fb fb88 	bl	8005818 <HAL_InitTick>

  return HAL_OK;
 800a108:	2300      	movs	r3, #0
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	3710      	adds	r7, #16
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}
 800a112:	bf00      	nop
 800a114:	40023c00 	.word	0x40023c00
 800a118:	40023800 	.word	0x40023800
 800a11c:	0801d360 	.word	0x0801d360
 800a120:	20000000 	.word	0x20000000
 800a124:	20000088 	.word	0x20000088

0800a128 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a128:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a12a:	b085      	sub	sp, #20
 800a12c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800a12e:	2300      	movs	r3, #0
 800a130:	607b      	str	r3, [r7, #4]
 800a132:	2300      	movs	r3, #0
 800a134:	60fb      	str	r3, [r7, #12]
 800a136:	2300      	movs	r3, #0
 800a138:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800a13a:	2300      	movs	r3, #0
 800a13c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a13e:	4b63      	ldr	r3, [pc, #396]	; (800a2cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a140:	689b      	ldr	r3, [r3, #8]
 800a142:	f003 030c 	and.w	r3, r3, #12
 800a146:	2b04      	cmp	r3, #4
 800a148:	d007      	beq.n	800a15a <HAL_RCC_GetSysClockFreq+0x32>
 800a14a:	2b08      	cmp	r3, #8
 800a14c:	d008      	beq.n	800a160 <HAL_RCC_GetSysClockFreq+0x38>
 800a14e:	2b00      	cmp	r3, #0
 800a150:	f040 80b4 	bne.w	800a2bc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a154:	4b5e      	ldr	r3, [pc, #376]	; (800a2d0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a156:	60bb      	str	r3, [r7, #8]
      break;
 800a158:	e0b3      	b.n	800a2c2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a15a:	4b5e      	ldr	r3, [pc, #376]	; (800a2d4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800a15c:	60bb      	str	r3, [r7, #8]
      break;
 800a15e:	e0b0      	b.n	800a2c2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a160:	4b5a      	ldr	r3, [pc, #360]	; (800a2cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a162:	685b      	ldr	r3, [r3, #4]
 800a164:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a168:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800a16a:	4b58      	ldr	r3, [pc, #352]	; (800a2cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a16c:	685b      	ldr	r3, [r3, #4]
 800a16e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a172:	2b00      	cmp	r3, #0
 800a174:	d04a      	beq.n	800a20c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a176:	4b55      	ldr	r3, [pc, #340]	; (800a2cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a178:	685b      	ldr	r3, [r3, #4]
 800a17a:	099b      	lsrs	r3, r3, #6
 800a17c:	f04f 0400 	mov.w	r4, #0
 800a180:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a184:	f04f 0200 	mov.w	r2, #0
 800a188:	ea03 0501 	and.w	r5, r3, r1
 800a18c:	ea04 0602 	and.w	r6, r4, r2
 800a190:	4629      	mov	r1, r5
 800a192:	4632      	mov	r2, r6
 800a194:	f04f 0300 	mov.w	r3, #0
 800a198:	f04f 0400 	mov.w	r4, #0
 800a19c:	0154      	lsls	r4, r2, #5
 800a19e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a1a2:	014b      	lsls	r3, r1, #5
 800a1a4:	4619      	mov	r1, r3
 800a1a6:	4622      	mov	r2, r4
 800a1a8:	1b49      	subs	r1, r1, r5
 800a1aa:	eb62 0206 	sbc.w	r2, r2, r6
 800a1ae:	f04f 0300 	mov.w	r3, #0
 800a1b2:	f04f 0400 	mov.w	r4, #0
 800a1b6:	0194      	lsls	r4, r2, #6
 800a1b8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a1bc:	018b      	lsls	r3, r1, #6
 800a1be:	1a5b      	subs	r3, r3, r1
 800a1c0:	eb64 0402 	sbc.w	r4, r4, r2
 800a1c4:	f04f 0100 	mov.w	r1, #0
 800a1c8:	f04f 0200 	mov.w	r2, #0
 800a1cc:	00e2      	lsls	r2, r4, #3
 800a1ce:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a1d2:	00d9      	lsls	r1, r3, #3
 800a1d4:	460b      	mov	r3, r1
 800a1d6:	4614      	mov	r4, r2
 800a1d8:	195b      	adds	r3, r3, r5
 800a1da:	eb44 0406 	adc.w	r4, r4, r6
 800a1de:	f04f 0100 	mov.w	r1, #0
 800a1e2:	f04f 0200 	mov.w	r2, #0
 800a1e6:	0262      	lsls	r2, r4, #9
 800a1e8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800a1ec:	0259      	lsls	r1, r3, #9
 800a1ee:	460b      	mov	r3, r1
 800a1f0:	4614      	mov	r4, r2
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	4621      	mov	r1, r4
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	f04f 0400 	mov.w	r4, #0
 800a1fc:	461a      	mov	r2, r3
 800a1fe:	4623      	mov	r3, r4
 800a200:	f7f6 fd3a 	bl	8000c78 <__aeabi_uldivmod>
 800a204:	4603      	mov	r3, r0
 800a206:	460c      	mov	r4, r1
 800a208:	60fb      	str	r3, [r7, #12]
 800a20a:	e049      	b.n	800a2a0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a20c:	4b2f      	ldr	r3, [pc, #188]	; (800a2cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a20e:	685b      	ldr	r3, [r3, #4]
 800a210:	099b      	lsrs	r3, r3, #6
 800a212:	f04f 0400 	mov.w	r4, #0
 800a216:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a21a:	f04f 0200 	mov.w	r2, #0
 800a21e:	ea03 0501 	and.w	r5, r3, r1
 800a222:	ea04 0602 	and.w	r6, r4, r2
 800a226:	4629      	mov	r1, r5
 800a228:	4632      	mov	r2, r6
 800a22a:	f04f 0300 	mov.w	r3, #0
 800a22e:	f04f 0400 	mov.w	r4, #0
 800a232:	0154      	lsls	r4, r2, #5
 800a234:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a238:	014b      	lsls	r3, r1, #5
 800a23a:	4619      	mov	r1, r3
 800a23c:	4622      	mov	r2, r4
 800a23e:	1b49      	subs	r1, r1, r5
 800a240:	eb62 0206 	sbc.w	r2, r2, r6
 800a244:	f04f 0300 	mov.w	r3, #0
 800a248:	f04f 0400 	mov.w	r4, #0
 800a24c:	0194      	lsls	r4, r2, #6
 800a24e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a252:	018b      	lsls	r3, r1, #6
 800a254:	1a5b      	subs	r3, r3, r1
 800a256:	eb64 0402 	sbc.w	r4, r4, r2
 800a25a:	f04f 0100 	mov.w	r1, #0
 800a25e:	f04f 0200 	mov.w	r2, #0
 800a262:	00e2      	lsls	r2, r4, #3
 800a264:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a268:	00d9      	lsls	r1, r3, #3
 800a26a:	460b      	mov	r3, r1
 800a26c:	4614      	mov	r4, r2
 800a26e:	195b      	adds	r3, r3, r5
 800a270:	eb44 0406 	adc.w	r4, r4, r6
 800a274:	f04f 0100 	mov.w	r1, #0
 800a278:	f04f 0200 	mov.w	r2, #0
 800a27c:	02a2      	lsls	r2, r4, #10
 800a27e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a282:	0299      	lsls	r1, r3, #10
 800a284:	460b      	mov	r3, r1
 800a286:	4614      	mov	r4, r2
 800a288:	4618      	mov	r0, r3
 800a28a:	4621      	mov	r1, r4
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f04f 0400 	mov.w	r4, #0
 800a292:	461a      	mov	r2, r3
 800a294:	4623      	mov	r3, r4
 800a296:	f7f6 fcef 	bl	8000c78 <__aeabi_uldivmod>
 800a29a:	4603      	mov	r3, r0
 800a29c:	460c      	mov	r4, r1
 800a29e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800a2a0:	4b0a      	ldr	r3, [pc, #40]	; (800a2cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a2a2:	685b      	ldr	r3, [r3, #4]
 800a2a4:	0c1b      	lsrs	r3, r3, #16
 800a2a6:	f003 0303 	and.w	r3, r3, #3
 800a2aa:	3301      	adds	r3, #1
 800a2ac:	005b      	lsls	r3, r3, #1
 800a2ae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800a2b0:	68fa      	ldr	r2, [r7, #12]
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2b8:	60bb      	str	r3, [r7, #8]
      break;
 800a2ba:	e002      	b.n	800a2c2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a2bc:	4b04      	ldr	r3, [pc, #16]	; (800a2d0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a2be:	60bb      	str	r3, [r7, #8]
      break;
 800a2c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a2c2:	68bb      	ldr	r3, [r7, #8]
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3714      	adds	r7, #20
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2cc:	40023800 	.word	0x40023800
 800a2d0:	00f42400 	.word	0x00f42400
 800a2d4:	007a1200 	.word	0x007a1200

0800a2d8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a2d8:	b480      	push	{r7}
 800a2da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a2dc:	4b03      	ldr	r3, [pc, #12]	; (800a2ec <HAL_RCC_GetHCLKFreq+0x14>)
 800a2de:	681b      	ldr	r3, [r3, #0]
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e8:	4770      	bx	lr
 800a2ea:	bf00      	nop
 800a2ec:	20000000 	.word	0x20000000

0800a2f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a2f4:	f7ff fff0 	bl	800a2d8 <HAL_RCC_GetHCLKFreq>
 800a2f8:	4601      	mov	r1, r0
 800a2fa:	4b05      	ldr	r3, [pc, #20]	; (800a310 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a2fc:	689b      	ldr	r3, [r3, #8]
 800a2fe:	0a9b      	lsrs	r3, r3, #10
 800a300:	f003 0307 	and.w	r3, r3, #7
 800a304:	4a03      	ldr	r2, [pc, #12]	; (800a314 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a306:	5cd3      	ldrb	r3, [r2, r3]
 800a308:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a30c:	4618      	mov	r0, r3
 800a30e:	bd80      	pop	{r7, pc}
 800a310:	40023800 	.word	0x40023800
 800a314:	0801d370 	.word	0x0801d370

0800a318 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a31c:	f7ff ffdc 	bl	800a2d8 <HAL_RCC_GetHCLKFreq>
 800a320:	4601      	mov	r1, r0
 800a322:	4b05      	ldr	r3, [pc, #20]	; (800a338 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a324:	689b      	ldr	r3, [r3, #8]
 800a326:	0b5b      	lsrs	r3, r3, #13
 800a328:	f003 0307 	and.w	r3, r3, #7
 800a32c:	4a03      	ldr	r2, [pc, #12]	; (800a33c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a32e:	5cd3      	ldrb	r3, [r2, r3]
 800a330:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a334:	4618      	mov	r0, r3
 800a336:	bd80      	pop	{r7, pc}
 800a338:	40023800 	.word	0x40023800
 800a33c:	0801d370 	.word	0x0801d370

0800a340 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a340:	b480      	push	{r7}
 800a342:	b083      	sub	sp, #12
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
 800a348:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	220f      	movs	r2, #15
 800a34e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a350:	4b12      	ldr	r3, [pc, #72]	; (800a39c <HAL_RCC_GetClockConfig+0x5c>)
 800a352:	689b      	ldr	r3, [r3, #8]
 800a354:	f003 0203 	and.w	r2, r3, #3
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a35c:	4b0f      	ldr	r3, [pc, #60]	; (800a39c <HAL_RCC_GetClockConfig+0x5c>)
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a368:	4b0c      	ldr	r3, [pc, #48]	; (800a39c <HAL_RCC_GetClockConfig+0x5c>)
 800a36a:	689b      	ldr	r3, [r3, #8]
 800a36c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800a374:	4b09      	ldr	r3, [pc, #36]	; (800a39c <HAL_RCC_GetClockConfig+0x5c>)
 800a376:	689b      	ldr	r3, [r3, #8]
 800a378:	08db      	lsrs	r3, r3, #3
 800a37a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a382:	4b07      	ldr	r3, [pc, #28]	; (800a3a0 <HAL_RCC_GetClockConfig+0x60>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	f003 020f 	and.w	r2, r3, #15
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	601a      	str	r2, [r3, #0]
}
 800a38e:	bf00      	nop
 800a390:	370c      	adds	r7, #12
 800a392:	46bd      	mov	sp, r7
 800a394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a398:	4770      	bx	lr
 800a39a:	bf00      	nop
 800a39c:	40023800 	.word	0x40023800
 800a3a0:	40023c00 	.word	0x40023c00

0800a3a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b088      	sub	sp, #32
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	f003 0301 	and.w	r3, r3, #1
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d012      	beq.n	800a3f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a3cc:	4b69      	ldr	r3, [pc, #420]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a3ce:	689b      	ldr	r3, [r3, #8]
 800a3d0:	4a68      	ldr	r2, [pc, #416]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a3d2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800a3d6:	6093      	str	r3, [r2, #8]
 800a3d8:	4b66      	ldr	r3, [pc, #408]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a3da:	689a      	ldr	r2, [r3, #8]
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3e0:	4964      	ldr	r1, [pc, #400]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a3e2:	4313      	orrs	r3, r2
 800a3e4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d101      	bne.n	800a3f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800a3ee:	2301      	movs	r3, #1
 800a3f0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d017      	beq.n	800a42e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a3fe:	4b5d      	ldr	r3, [pc, #372]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a400:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a404:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a40c:	4959      	ldr	r1, [pc, #356]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a40e:	4313      	orrs	r3, r2
 800a410:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a418:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a41c:	d101      	bne.n	800a422 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800a41e:	2301      	movs	r3, #1
 800a420:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a426:	2b00      	cmp	r3, #0
 800a428:	d101      	bne.n	800a42e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800a42a:	2301      	movs	r3, #1
 800a42c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a436:	2b00      	cmp	r3, #0
 800a438:	d017      	beq.n	800a46a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a43a:	4b4e      	ldr	r3, [pc, #312]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a43c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a440:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a448:	494a      	ldr	r1, [pc, #296]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a44a:	4313      	orrs	r3, r2
 800a44c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a454:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a458:	d101      	bne.n	800a45e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800a45a:	2301      	movs	r3, #1
 800a45c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a462:	2b00      	cmp	r3, #0
 800a464:	d101      	bne.n	800a46a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800a466:	2301      	movs	r3, #1
 800a468:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a472:	2b00      	cmp	r3, #0
 800a474:	d001      	beq.n	800a47a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800a476:	2301      	movs	r3, #1
 800a478:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	f003 0320 	and.w	r3, r3, #32
 800a482:	2b00      	cmp	r3, #0
 800a484:	f000 808b 	beq.w	800a59e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a488:	4b3a      	ldr	r3, [pc, #232]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a48a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a48c:	4a39      	ldr	r2, [pc, #228]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a48e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a492:	6413      	str	r3, [r2, #64]	; 0x40
 800a494:	4b37      	ldr	r3, [pc, #220]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a498:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a49c:	60bb      	str	r3, [r7, #8]
 800a49e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a4a0:	4b35      	ldr	r3, [pc, #212]	; (800a578 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	4a34      	ldr	r2, [pc, #208]	; (800a578 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800a4a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a4aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a4ac:	f7fc fd74 	bl	8006f98 <HAL_GetTick>
 800a4b0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a4b2:	e008      	b.n	800a4c6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a4b4:	f7fc fd70 	bl	8006f98 <HAL_GetTick>
 800a4b8:	4602      	mov	r2, r0
 800a4ba:	697b      	ldr	r3, [r7, #20]
 800a4bc:	1ad3      	subs	r3, r2, r3
 800a4be:	2b64      	cmp	r3, #100	; 0x64
 800a4c0:	d901      	bls.n	800a4c6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800a4c2:	2303      	movs	r3, #3
 800a4c4:	e31e      	b.n	800ab04 <HAL_RCCEx_PeriphCLKConfig+0x760>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a4c6:	4b2c      	ldr	r3, [pc, #176]	; (800a578 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d0f0      	beq.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a4d2:	4b28      	ldr	r3, [pc, #160]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a4d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a4da:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d035      	beq.n	800a54e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a4ea:	693a      	ldr	r2, [r7, #16]
 800a4ec:	429a      	cmp	r2, r3
 800a4ee:	d02e      	beq.n	800a54e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a4f0:	4b20      	ldr	r3, [pc, #128]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a4f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a4f8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a4fa:	4b1e      	ldr	r3, [pc, #120]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a4fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4fe:	4a1d      	ldr	r2, [pc, #116]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a500:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a504:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a506:	4b1b      	ldr	r3, [pc, #108]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a50a:	4a1a      	ldr	r2, [pc, #104]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a50c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a510:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800a512:	4a18      	ldr	r2, [pc, #96]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a518:	4b16      	ldr	r3, [pc, #88]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a51a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a51c:	f003 0301 	and.w	r3, r3, #1
 800a520:	2b01      	cmp	r3, #1
 800a522:	d114      	bne.n	800a54e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a524:	f7fc fd38 	bl	8006f98 <HAL_GetTick>
 800a528:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a52a:	e00a      	b.n	800a542 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a52c:	f7fc fd34 	bl	8006f98 <HAL_GetTick>
 800a530:	4602      	mov	r2, r0
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	1ad3      	subs	r3, r2, r3
 800a536:	f241 3288 	movw	r2, #5000	; 0x1388
 800a53a:	4293      	cmp	r3, r2
 800a53c:	d901      	bls.n	800a542 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800a53e:	2303      	movs	r3, #3
 800a540:	e2e0      	b.n	800ab04 <HAL_RCCEx_PeriphCLKConfig+0x760>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a542:	4b0c      	ldr	r3, [pc, #48]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a546:	f003 0302 	and.w	r3, r3, #2
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d0ee      	beq.n	800a52c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a552:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a556:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a55a:	d111      	bne.n	800a580 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800a55c:	4b05      	ldr	r3, [pc, #20]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a55e:	689b      	ldr	r3, [r3, #8]
 800a560:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800a568:	4b04      	ldr	r3, [pc, #16]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800a56a:	400b      	ands	r3, r1
 800a56c:	4901      	ldr	r1, [pc, #4]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a56e:	4313      	orrs	r3, r2
 800a570:	608b      	str	r3, [r1, #8]
 800a572:	e00b      	b.n	800a58c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800a574:	40023800 	.word	0x40023800
 800a578:	40007000 	.word	0x40007000
 800a57c:	0ffffcff 	.word	0x0ffffcff
 800a580:	4bac      	ldr	r3, [pc, #688]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a582:	689b      	ldr	r3, [r3, #8]
 800a584:	4aab      	ldr	r2, [pc, #684]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a586:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a58a:	6093      	str	r3, [r2, #8]
 800a58c:	4ba9      	ldr	r3, [pc, #676]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a58e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a594:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a598:	49a6      	ldr	r1, [pc, #664]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a59a:	4313      	orrs	r3, r2
 800a59c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f003 0310 	and.w	r3, r3, #16
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d010      	beq.n	800a5cc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a5aa:	4ba2      	ldr	r3, [pc, #648]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a5ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a5b0:	4aa0      	ldr	r2, [pc, #640]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a5b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a5b6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800a5ba:	4b9e      	ldr	r3, [pc, #632]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a5bc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5c4:	499b      	ldr	r1, [pc, #620]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a5c6:	4313      	orrs	r3, r2
 800a5c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d00a      	beq.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a5d8:	4b96      	ldr	r3, [pc, #600]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a5da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5de:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a5e6:	4993      	ldr	r1, [pc, #588]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d00a      	beq.n	800a610 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a5fa:	4b8e      	ldr	r3, [pc, #568]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a5fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a600:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a608:	498a      	ldr	r1, [pc, #552]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a60a:	4313      	orrs	r3, r2
 800a60c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d00a      	beq.n	800a632 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a61c:	4b85      	ldr	r3, [pc, #532]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a61e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a622:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a62a:	4982      	ldr	r1, [pc, #520]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a62c:	4313      	orrs	r3, r2
 800a62e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d00a      	beq.n	800a654 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a63e:	4b7d      	ldr	r3, [pc, #500]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a640:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a644:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a64c:	4979      	ldr	r1, [pc, #484]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a64e:	4313      	orrs	r3, r2
 800a650:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d00a      	beq.n	800a676 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a660:	4b74      	ldr	r3, [pc, #464]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a666:	f023 0203 	bic.w	r2, r3, #3
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a66e:	4971      	ldr	r1, [pc, #452]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a670:	4313      	orrs	r3, r2
 800a672:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d00a      	beq.n	800a698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a682:	4b6c      	ldr	r3, [pc, #432]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a688:	f023 020c 	bic.w	r2, r3, #12
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a690:	4968      	ldr	r1, [pc, #416]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a692:	4313      	orrs	r3, r2
 800a694:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d00a      	beq.n	800a6ba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a6a4:	4b63      	ldr	r3, [pc, #396]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a6a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a6aa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6b2:	4960      	ldr	r1, [pc, #384]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d00a      	beq.n	800a6dc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a6c6:	4b5b      	ldr	r3, [pc, #364]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a6c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a6cc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a6d4:	4957      	ldr	r1, [pc, #348]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d00a      	beq.n	800a6fe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a6e8:	4b52      	ldr	r3, [pc, #328]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a6ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a6ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6f6:	494f      	ldr	r1, [pc, #316]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a6f8:	4313      	orrs	r3, r2
 800a6fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a706:	2b00      	cmp	r3, #0
 800a708:	d00a      	beq.n	800a720 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800a70a:	4b4a      	ldr	r3, [pc, #296]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a70c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a710:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a718:	4946      	ldr	r1, [pc, #280]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a71a:	4313      	orrs	r3, r2
 800a71c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d00a      	beq.n	800a742 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800a72c:	4b41      	ldr	r3, [pc, #260]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a72e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a732:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a73a:	493e      	ldr	r1, [pc, #248]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a73c:	4313      	orrs	r3, r2
 800a73e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d00a      	beq.n	800a764 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800a74e:	4b39      	ldr	r3, [pc, #228]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a750:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a754:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a75c:	4935      	ldr	r1, [pc, #212]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a75e:	4313      	orrs	r3, r2
 800a760:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d00a      	beq.n	800a786 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a770:	4b30      	ldr	r3, [pc, #192]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a772:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a776:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a77e:	492d      	ldr	r1, [pc, #180]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a780:	4313      	orrs	r3, r2
 800a782:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d011      	beq.n	800a7b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800a792:	4b28      	ldr	r3, [pc, #160]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a794:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a798:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a7a0:	4924      	ldr	r1, [pc, #144]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a7a2:	4313      	orrs	r3, r2
 800a7a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a7ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a7b0:	d101      	bne.n	800a7b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d00a      	beq.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a7c2:	4b1c      	ldr	r3, [pc, #112]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a7c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7c8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a7d0:	4918      	ldr	r1, [pc, #96]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a7d2:	4313      	orrs	r3, r2
 800a7d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d00b      	beq.n	800a7fc <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800a7e4:	4b13      	ldr	r3, [pc, #76]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a7e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7ea:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a7f4:	490f      	ldr	r1, [pc, #60]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a7f6:	4313      	orrs	r3, r2
 800a7f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800a7fc:	69fb      	ldr	r3, [r7, #28]
 800a7fe:	2b01      	cmp	r3, #1
 800a800:	d005      	beq.n	800a80e <HAL_RCCEx_PeriphCLKConfig+0x46a>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a80a:	f040 80d8 	bne.w	800a9be <HAL_RCCEx_PeriphCLKConfig+0x61a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a80e:	4b09      	ldr	r3, [pc, #36]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	4a08      	ldr	r2, [pc, #32]	; (800a834 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a814:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a818:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a81a:	f7fc fbbd 	bl	8006f98 <HAL_GetTick>
 800a81e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a820:	e00a      	b.n	800a838 <HAL_RCCEx_PeriphCLKConfig+0x494>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800a822:	f7fc fbb9 	bl	8006f98 <HAL_GetTick>
 800a826:	4602      	mov	r2, r0
 800a828:	697b      	ldr	r3, [r7, #20]
 800a82a:	1ad3      	subs	r3, r2, r3
 800a82c:	2b64      	cmp	r3, #100	; 0x64
 800a82e:	d903      	bls.n	800a838 <HAL_RCCEx_PeriphCLKConfig+0x494>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a830:	2303      	movs	r3, #3
 800a832:	e167      	b.n	800ab04 <HAL_RCCEx_PeriphCLKConfig+0x760>
 800a834:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a838:	4bad      	ldr	r3, [pc, #692]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a840:	2b00      	cmp	r3, #0
 800a842:	d1ee      	bne.n	800a822 <HAL_RCCEx_PeriphCLKConfig+0x47e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f003 0301 	and.w	r3, r3, #1
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d021      	beq.n	800a894 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a854:	2b00      	cmp	r3, #0
 800a856:	d11d      	bne.n	800a894 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800a858:	4ba5      	ldr	r3, [pc, #660]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a85a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a85e:	0c1b      	lsrs	r3, r3, #16
 800a860:	f003 0303 	and.w	r3, r3, #3
 800a864:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800a866:	4ba2      	ldr	r3, [pc, #648]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a868:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a86c:	0e1b      	lsrs	r3, r3, #24
 800a86e:	f003 030f 	and.w	r3, r3, #15
 800a872:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	685b      	ldr	r3, [r3, #4]
 800a878:	019a      	lsls	r2, r3, #6
 800a87a:	693b      	ldr	r3, [r7, #16]
 800a87c:	041b      	lsls	r3, r3, #16
 800a87e:	431a      	orrs	r2, r3
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	061b      	lsls	r3, r3, #24
 800a884:	431a      	orrs	r2, r3
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	689b      	ldr	r3, [r3, #8]
 800a88a:	071b      	lsls	r3, r3, #28
 800a88c:	4998      	ldr	r1, [pc, #608]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a88e:	4313      	orrs	r3, r2
 800a890:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d004      	beq.n	800a8aa <HAL_RCCEx_PeriphCLKConfig+0x506>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a8a8:	d00a      	beq.n	800a8c0 <HAL_RCCEx_PeriphCLKConfig+0x51c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d02e      	beq.n	800a914 <HAL_RCCEx_PeriphCLKConfig+0x570>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a8be:	d129      	bne.n	800a914 <HAL_RCCEx_PeriphCLKConfig+0x570>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800a8c0:	4b8b      	ldr	r3, [pc, #556]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a8c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a8c6:	0c1b      	lsrs	r3, r3, #16
 800a8c8:	f003 0303 	and.w	r3, r3, #3
 800a8cc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a8ce:	4b88      	ldr	r3, [pc, #544]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a8d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a8d4:	0f1b      	lsrs	r3, r3, #28
 800a8d6:	f003 0307 	and.w	r3, r3, #7
 800a8da:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	685b      	ldr	r3, [r3, #4]
 800a8e0:	019a      	lsls	r2, r3, #6
 800a8e2:	693b      	ldr	r3, [r7, #16]
 800a8e4:	041b      	lsls	r3, r3, #16
 800a8e6:	431a      	orrs	r2, r3
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	68db      	ldr	r3, [r3, #12]
 800a8ec:	061b      	lsls	r3, r3, #24
 800a8ee:	431a      	orrs	r2, r3
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	071b      	lsls	r3, r3, #28
 800a8f4:	497e      	ldr	r1, [pc, #504]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a8f6:	4313      	orrs	r3, r2
 800a8f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800a8fc:	4b7c      	ldr	r3, [pc, #496]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a8fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a902:	f023 021f 	bic.w	r2, r3, #31
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a90a:	3b01      	subs	r3, #1
 800a90c:	4978      	ldr	r1, [pc, #480]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a90e:	4313      	orrs	r3, r2
 800a910:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d01d      	beq.n	800a95c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800a920:	4b73      	ldr	r3, [pc, #460]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a922:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a926:	0e1b      	lsrs	r3, r3, #24
 800a928:	f003 030f 	and.w	r3, r3, #15
 800a92c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a92e:	4b70      	ldr	r3, [pc, #448]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a930:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a934:	0f1b      	lsrs	r3, r3, #28
 800a936:	f003 0307 	and.w	r3, r3, #7
 800a93a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	685b      	ldr	r3, [r3, #4]
 800a940:	019a      	lsls	r2, r3, #6
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	691b      	ldr	r3, [r3, #16]
 800a946:	041b      	lsls	r3, r3, #16
 800a948:	431a      	orrs	r2, r3
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	061b      	lsls	r3, r3, #24
 800a94e:	431a      	orrs	r2, r3
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	071b      	lsls	r3, r3, #28
 800a954:	4966      	ldr	r1, [pc, #408]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a956:	4313      	orrs	r3, r2
 800a958:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a964:	2b00      	cmp	r3, #0
 800a966:	d011      	beq.n	800a98c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	685b      	ldr	r3, [r3, #4]
 800a96c:	019a      	lsls	r2, r3, #6
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	691b      	ldr	r3, [r3, #16]
 800a972:	041b      	lsls	r3, r3, #16
 800a974:	431a      	orrs	r2, r3
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	68db      	ldr	r3, [r3, #12]
 800a97a:	061b      	lsls	r3, r3, #24
 800a97c:	431a      	orrs	r2, r3
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	689b      	ldr	r3, [r3, #8]
 800a982:	071b      	lsls	r3, r3, #28
 800a984:	495a      	ldr	r1, [pc, #360]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a986:	4313      	orrs	r3, r2
 800a988:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a98c:	4b58      	ldr	r3, [pc, #352]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	4a57      	ldr	r2, [pc, #348]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a992:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a996:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a998:	f7fc fafe 	bl	8006f98 <HAL_GetTick>
 800a99c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a99e:	e008      	b.n	800a9b2 <HAL_RCCEx_PeriphCLKConfig+0x60e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800a9a0:	f7fc fafa 	bl	8006f98 <HAL_GetTick>
 800a9a4:	4602      	mov	r2, r0
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	1ad3      	subs	r3, r2, r3
 800a9aa:	2b64      	cmp	r3, #100	; 0x64
 800a9ac:	d901      	bls.n	800a9b2 <HAL_RCCEx_PeriphCLKConfig+0x60e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a9ae:	2303      	movs	r3, #3
 800a9b0:	e0a8      	b.n	800ab04 <HAL_RCCEx_PeriphCLKConfig+0x760>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a9b2:	4b4f      	ldr	r3, [pc, #316]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d0f0      	beq.n	800a9a0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800a9be:	69bb      	ldr	r3, [r7, #24]
 800a9c0:	2b01      	cmp	r3, #1
 800a9c2:	f040 809e 	bne.w	800ab02 <HAL_RCCEx_PeriphCLKConfig+0x75e>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800a9c6:	4b4a      	ldr	r3, [pc, #296]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	4a49      	ldr	r2, [pc, #292]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a9cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a9d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a9d2:	f7fc fae1 	bl	8006f98 <HAL_GetTick>
 800a9d6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a9d8:	e008      	b.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a9da:	f7fc fadd 	bl	8006f98 <HAL_GetTick>
 800a9de:	4602      	mov	r2, r0
 800a9e0:	697b      	ldr	r3, [r7, #20]
 800a9e2:	1ad3      	subs	r3, r2, r3
 800a9e4:	2b64      	cmp	r3, #100	; 0x64
 800a9e6:	d901      	bls.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a9e8:	2303      	movs	r3, #3
 800a9ea:	e08b      	b.n	800ab04 <HAL_RCCEx_PeriphCLKConfig+0x760>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a9ec:	4b40      	ldr	r3, [pc, #256]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a9f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a9f8:	d0ef      	beq.n	800a9da <HAL_RCCEx_PeriphCLKConfig+0x636>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d003      	beq.n	800aa0e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d009      	beq.n	800aa22 <HAL_RCCEx_PeriphCLKConfig+0x67e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d02e      	beq.n	800aa78 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d12a      	bne.n	800aa78 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800aa22:	4b33      	ldr	r3, [pc, #204]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800aa24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa28:	0c1b      	lsrs	r3, r3, #16
 800aa2a:	f003 0303 	and.w	r3, r3, #3
 800aa2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800aa30:	4b2f      	ldr	r3, [pc, #188]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800aa32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa36:	0f1b      	lsrs	r3, r3, #28
 800aa38:	f003 0307 	and.w	r3, r3, #7
 800aa3c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	695b      	ldr	r3, [r3, #20]
 800aa42:	019a      	lsls	r2, r3, #6
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	041b      	lsls	r3, r3, #16
 800aa48:	431a      	orrs	r2, r3
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	699b      	ldr	r3, [r3, #24]
 800aa4e:	061b      	lsls	r3, r3, #24
 800aa50:	431a      	orrs	r2, r3
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	071b      	lsls	r3, r3, #28
 800aa56:	4926      	ldr	r1, [pc, #152]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800aa58:	4313      	orrs	r3, r2
 800aa5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800aa5e:	4b24      	ldr	r3, [pc, #144]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800aa60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800aa64:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa6c:	3b01      	subs	r3, #1
 800aa6e:	021b      	lsls	r3, r3, #8
 800aa70:	491f      	ldr	r1, [pc, #124]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800aa72:	4313      	orrs	r3, r2
 800aa74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d022      	beq.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x726>
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aa88:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800aa8c:	d11d      	bne.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x726>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800aa8e:	4b18      	ldr	r3, [pc, #96]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800aa90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa94:	0e1b      	lsrs	r3, r3, #24
 800aa96:	f003 030f 	and.w	r3, r3, #15
 800aa9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800aa9c:	4b14      	ldr	r3, [pc, #80]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800aa9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aaa2:	0f1b      	lsrs	r3, r3, #28
 800aaa4:	f003 0307 	and.w	r3, r3, #7
 800aaa8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	695b      	ldr	r3, [r3, #20]
 800aaae:	019a      	lsls	r2, r3, #6
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6a1b      	ldr	r3, [r3, #32]
 800aab4:	041b      	lsls	r3, r3, #16
 800aab6:	431a      	orrs	r2, r3
 800aab8:	693b      	ldr	r3, [r7, #16]
 800aaba:	061b      	lsls	r3, r3, #24
 800aabc:	431a      	orrs	r2, r3
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	071b      	lsls	r3, r3, #28
 800aac2:	490b      	ldr	r1, [pc, #44]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800aac4:	4313      	orrs	r3, r2
 800aac6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800aaca:	4b09      	ldr	r3, [pc, #36]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	4a08      	ldr	r2, [pc, #32]	; (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800aad0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aad4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aad6:	f7fc fa5f 	bl	8006f98 <HAL_GetTick>
 800aada:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800aadc:	e00a      	b.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0x750>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800aade:	f7fc fa5b 	bl	8006f98 <HAL_GetTick>
 800aae2:	4602      	mov	r2, r0
 800aae4:	697b      	ldr	r3, [r7, #20]
 800aae6:	1ad3      	subs	r3, r2, r3
 800aae8:	2b64      	cmp	r3, #100	; 0x64
 800aaea:	d903      	bls.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0x750>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800aaec:	2303      	movs	r3, #3
 800aaee:	e009      	b.n	800ab04 <HAL_RCCEx_PeriphCLKConfig+0x760>
 800aaf0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800aaf4:	4b05      	ldr	r3, [pc, #20]	; (800ab0c <HAL_RCCEx_PeriphCLKConfig+0x768>)
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800aafc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ab00:	d1ed      	bne.n	800aade <HAL_RCCEx_PeriphCLKConfig+0x73a>
      }
    }
  }
  return HAL_OK;
 800ab02:	2300      	movs	r3, #0
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	3720      	adds	r7, #32
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bd80      	pop	{r7, pc}
 800ab0c:	40023800 	.word	0x40023800

0800ab10 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b082      	sub	sp, #8
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d101      	bne.n	800ab22 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800ab1e:	2301      	movs	r3, #1
 800ab20:	e022      	b.n	800ab68 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ab28:	b2db      	uxtb	r3, r3
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d105      	bne.n	800ab3a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	2200      	movs	r2, #0
 800ab32:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800ab34:	6878      	ldr	r0, [r7, #4]
 800ab36:	f7fa fa4b 	bl	8004fd0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2203      	movs	r2, #3
 800ab3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800ab42:	6878      	ldr	r0, [r7, #4]
 800ab44:	f000 f814 	bl	800ab70 <HAL_SD_InitCard>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d001      	beq.n	800ab52 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800ab4e:	2301      	movs	r3, #1
 800ab50:	e00a      	b.n	800ab68 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2200      	movs	r2, #0
 800ab56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2201      	movs	r2, #1
 800ab62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800ab66:	2300      	movs	r3, #0
}
 800ab68:	4618      	mov	r0, r3
 800ab6a:	3708      	adds	r7, #8
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}

0800ab70 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ab70:	b5b0      	push	{r4, r5, r7, lr}
 800ab72:	b08e      	sub	sp, #56	; 0x38
 800ab74:	af04      	add	r7, sp, #16
 800ab76:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800ab80:	2300      	movs	r3, #0
 800ab82:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800ab84:	2300      	movs	r3, #0
 800ab86:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800ab8c:	2376      	movs	r3, #118	; 0x76
 800ab8e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681d      	ldr	r5, [r3, #0]
 800ab94:	466c      	mov	r4, sp
 800ab96:	f107 0314 	add.w	r3, r7, #20
 800ab9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ab9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800aba2:	f107 0308 	add.w	r3, r7, #8
 800aba6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800aba8:	4628      	mov	r0, r5
 800abaa:	f003 fe91 	bl	800e8d0 <SDMMC_Init>
 800abae:	4603      	mov	r3, r0
 800abb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800abb4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d001      	beq.n	800abc0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800abbc:	2301      	movs	r3, #1
 800abbe:	e03b      	b.n	800ac38 <HAL_SD_InitCard+0xc8>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	685a      	ldr	r2, [r3, #4]
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800abce:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	4618      	mov	r0, r3
 800abd6:	f003 fec5 	bl	800e964 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	685a      	ldr	r2, [r3, #4]
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800abe8:	605a      	str	r2, [r3, #4]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f000 ffca 	bl	800bb84 <SD_PowerON>
 800abf0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800abf2:	6a3b      	ldr	r3, [r7, #32]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d00b      	beq.n	800ac10 <HAL_SD_InitCard+0xa0>
  {
    hsd->State = HAL_SD_STATE_READY;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2201      	movs	r2, #1
 800abfc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ac04:	6a3b      	ldr	r3, [r7, #32]
 800ac06:	431a      	orrs	r2, r3
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ac0c:	2301      	movs	r3, #1
 800ac0e:	e013      	b.n	800ac38 <HAL_SD_InitCard+0xc8>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800ac10:	6878      	ldr	r0, [r7, #4]
 800ac12:	f000 fee9 	bl	800b9e8 <SD_InitCard>
 800ac16:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ac18:	6a3b      	ldr	r3, [r7, #32]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d00b      	beq.n	800ac36 <HAL_SD_InitCard+0xc6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2201      	movs	r2, #1
 800ac22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ac2a:	6a3b      	ldr	r3, [r7, #32]
 800ac2c:	431a      	orrs	r2, r3
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ac32:	2301      	movs	r3, #1
 800ac34:	e000      	b.n	800ac38 <HAL_SD_InitCard+0xc8>
  }

  return HAL_OK;
 800ac36:	2300      	movs	r3, #0
}
 800ac38:	4618      	mov	r0, r3
 800ac3a:	3728      	adds	r7, #40	; 0x28
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	bdb0      	pop	{r4, r5, r7, pc}

0800ac40 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b08c      	sub	sp, #48	; 0x30
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	60f8      	str	r0, [r7, #12]
 800ac48:	60b9      	str	r1, [r7, #8]
 800ac4a:	607a      	str	r2, [r7, #4]
 800ac4c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d107      	bne.n	800ac68 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac5c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ac64:	2301      	movs	r3, #1
 800ac66:	e0cc      	b.n	800ae02 <HAL_SD_ReadBlocks_DMA+0x1c2>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ac6e:	b2db      	uxtb	r3, r3
 800ac70:	2b01      	cmp	r3, #1
 800ac72:	f040 80c5 	bne.w	800ae00 <HAL_SD_ReadBlocks_DMA+0x1c0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800ac7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	441a      	add	r2, r3
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac86:	429a      	cmp	r2, r3
 800ac88:	d907      	bls.n	800ac9a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac8e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800ac96:	2301      	movs	r3, #1
 800ac98:	e0b3      	b.n	800ae02 <HAL_SD_ReadBlocks_DMA+0x1c2>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	2203      	movs	r2, #3
 800ac9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	2200      	movs	r2, #0
 800aca8:	62da      	str	r2, [r3, #44]	; 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800acb8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acbe:	4a53      	ldr	r2, [pc, #332]	; (800ae0c <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800acc0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acc6:	4a52      	ldr	r2, [pc, #328]	; (800ae10 <HAL_SD_ReadBlocks_DMA+0x1d0>)
 800acc8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acce:	2200      	movs	r2, #0
 800acd0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	3380      	adds	r3, #128	; 0x80
 800acdc:	4619      	mov	r1, r3
 800acde:	68ba      	ldr	r2, [r7, #8]
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	025b      	lsls	r3, r3, #9
 800ace4:	089b      	lsrs	r3, r3, #2
 800ace6:	f7fc ff75 	bl	8007bd4 <HAL_DMA_Start_IT>
 800acea:	4603      	mov	r3, r0
 800acec:	2b00      	cmp	r3, #0
 800acee:	d017      	beq.n	800ad20 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800acfe:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	4a43      	ldr	r2, [pc, #268]	; (800ae14 <HAL_SD_ReadBlocks_DMA+0x1d4>)
 800ad06:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad0c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	2201      	movs	r2, #1
 800ad18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	e070      	b.n	800ae02 <HAL_SD_ReadBlocks_DMA+0x1c2>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	f042 0208 	orr.w	r2, r2, #8
 800ad2e:	62da      	str	r2, [r3, #44]	; 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad34:	2b01      	cmp	r3, #1
 800ad36:	d002      	beq.n	800ad3e <HAL_SD_ReadBlocks_DMA+0xfe>
      {
        add *= 512U;
 800ad38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad3a:	025b      	lsls	r3, r3, #9
 800ad3c:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ad46:	4618      	mov	r0, r3
 800ad48:	f003 fea0 	bl	800ea8c <SDMMC_CmdBlockLength>
 800ad4c:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800ad4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d00f      	beq.n	800ad74 <HAL_SD_ReadBlocks_DMA+0x134>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	4a2e      	ldr	r2, [pc, #184]	; (800ae14 <HAL_SD_ReadBlocks_DMA+0x1d4>)
 800ad5a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad62:	431a      	orrs	r2, r3
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	2201      	movs	r2, #1
 800ad6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800ad70:	2301      	movs	r3, #1
 800ad72:	e046      	b.n	800ae02 <HAL_SD_ReadBlocks_DMA+0x1c2>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ad74:	f04f 33ff 	mov.w	r3, #4294967295
 800ad78:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	025b      	lsls	r3, r3, #9
 800ad7e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800ad80:	2390      	movs	r3, #144	; 0x90
 800ad82:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800ad84:	2302      	movs	r3, #2
 800ad86:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800ad8c:	2301      	movs	r3, #1
 800ad8e:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	f107 0210 	add.w	r2, r7, #16
 800ad98:	4611      	mov	r1, r2
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	f003 fe4a 	bl	800ea34 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	2b01      	cmp	r3, #1
 800ada4:	d90a      	bls.n	800adbc <HAL_SD_ReadBlocks_DMA+0x17c>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	2282      	movs	r2, #130	; 0x82
 800adaa:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800adb2:	4618      	mov	r0, r3
 800adb4:	f003 feae 	bl	800eb14 <SDMMC_CmdReadMultiBlock>
 800adb8:	62f8      	str	r0, [r7, #44]	; 0x2c
 800adba:	e009      	b.n	800add0 <HAL_SD_ReadBlocks_DMA+0x190>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	2281      	movs	r2, #129	; 0x81
 800adc0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800adc8:	4618      	mov	r0, r3
 800adca:	f003 fe81 	bl	800ead0 <SDMMC_CmdReadSingleBlock>
 800adce:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800add0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800add2:	2b00      	cmp	r3, #0
 800add4:	d012      	beq.n	800adfc <HAL_SD_ReadBlocks_DMA+0x1bc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	4a0e      	ldr	r2, [pc, #56]	; (800ae14 <HAL_SD_ReadBlocks_DMA+0x1d4>)
 800addc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ade2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ade4:	431a      	orrs	r2, r3
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	2201      	movs	r2, #1
 800adee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	2200      	movs	r2, #0
 800adf6:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800adf8:	2301      	movs	r3, #1
 800adfa:	e002      	b.n	800ae02 <HAL_SD_ReadBlocks_DMA+0x1c2>
      }

      return HAL_OK;
 800adfc:	2300      	movs	r3, #0
 800adfe:	e000      	b.n	800ae02 <HAL_SD_ReadBlocks_DMA+0x1c2>
    }
  }
  else
  {
    return HAL_BUSY;
 800ae00:	2302      	movs	r3, #2
  }
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	3730      	adds	r7, #48	; 0x30
 800ae06:	46bd      	mov	sp, r7
 800ae08:	bd80      	pop	{r7, pc}
 800ae0a:	bf00      	nop
 800ae0c:	0800b7f7 	.word	0x0800b7f7
 800ae10:	0800b869 	.word	0x0800b869
 800ae14:	004005ff 	.word	0x004005ff

0800ae18 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b08c      	sub	sp, #48	; 0x30
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	60f8      	str	r0, [r7, #12]
 800ae20:	60b9      	str	r1, [r7, #8]
 800ae22:	607a      	str	r2, [r7, #4]
 800ae24:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d107      	bne.n	800ae40 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae34:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ae3c:	2301      	movs	r3, #1
 800ae3e:	e0cf      	b.n	800afe0 <HAL_SD_WriteBlocks_DMA+0x1c8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ae46:	b2db      	uxtb	r3, r3
 800ae48:	2b01      	cmp	r3, #1
 800ae4a:	f040 80c8 	bne.w	800afde <HAL_SD_WriteBlocks_DMA+0x1c6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	2200      	movs	r2, #0
 800ae52:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800ae54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	441a      	add	r2, r3
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	d907      	bls.n	800ae72 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae66:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800ae6e:	2301      	movs	r3, #1
 800ae70:	e0b6      	b.n	800afe0 <HAL_SD_WriteBlocks_DMA+0x1c8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	2203      	movs	r2, #3
 800ae76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	2200      	movs	r2, #0
 800ae80:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f042 021a 	orr.w	r2, r2, #26
 800ae90:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae96:	4a54      	ldr	r2, [pc, #336]	; (800afe8 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800ae98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae9e:	4a53      	ldr	r2, [pc, #332]	; (800afec <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800aea0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aea6:	2200      	movs	r2, #0
 800aea8:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aeae:	2b01      	cmp	r3, #1
 800aeb0:	d002      	beq.n	800aeb8 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800aeb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeb4:	025b      	lsls	r3, r3, #9
 800aeb6:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f44f 7100 	mov.w	r1, #512	; 0x200
 800aec0:	4618      	mov	r0, r3
 800aec2:	f003 fde3 	bl	800ea8c <SDMMC_CmdBlockLength>
 800aec6:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800aec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d00f      	beq.n	800aeee <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	4a47      	ldr	r2, [pc, #284]	; (800aff0 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800aed4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aeda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aedc:	431a      	orrs	r2, r3
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	2201      	movs	r2, #1
 800aee6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800aeea:	2301      	movs	r3, #1
 800aeec:	e078      	b.n	800afe0 <HAL_SD_WriteBlocks_DMA+0x1c8>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	2b01      	cmp	r3, #1
 800aef2:	d90a      	bls.n	800af0a <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	22a0      	movs	r2, #160	; 0xa0
 800aef8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800af00:	4618      	mov	r0, r3
 800af02:	f003 fe4b 	bl	800eb9c <SDMMC_CmdWriteMultiBlock>
 800af06:	62f8      	str	r0, [r7, #44]	; 0x2c
 800af08:	e009      	b.n	800af1e <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	2290      	movs	r2, #144	; 0x90
 800af0e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800af16:	4618      	mov	r0, r3
 800af18:	f003 fe1e 	bl	800eb58 <SDMMC_CmdWriteSingleBlock>
 800af1c:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800af1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af20:	2b00      	cmp	r3, #0
 800af22:	d012      	beq.n	800af4a <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	4a31      	ldr	r2, [pc, #196]	; (800aff0 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800af2a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800af30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af32:	431a      	orrs	r2, r3
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	2201      	movs	r2, #1
 800af3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	2200      	movs	r2, #0
 800af44:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800af46:	2301      	movs	r3, #1
 800af48:	e04a      	b.n	800afe0 <HAL_SD_WriteBlocks_DMA+0x1c8>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	f042 0208 	orr.w	r2, r2, #8
 800af58:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800af5e:	68b9      	ldr	r1, [r7, #8]
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	3380      	adds	r3, #128	; 0x80
 800af66:	461a      	mov	r2, r3
 800af68:	683b      	ldr	r3, [r7, #0]
 800af6a:	025b      	lsls	r3, r3, #9
 800af6c:	089b      	lsrs	r3, r3, #2
 800af6e:	f7fc fe31 	bl	8007bd4 <HAL_DMA_Start_IT>
 800af72:	4603      	mov	r3, r0
 800af74:	2b00      	cmp	r3, #0
 800af76:	d01a      	beq.n	800afae <HAL_SD_WriteBlocks_DMA+0x196>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	f022 021a 	bic.w	r2, r2, #26
 800af86:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	4a18      	ldr	r2, [pc, #96]	; (800aff0 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800af8e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af94:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	2201      	movs	r2, #1
 800afa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	2200      	movs	r2, #0
 800afa8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800afaa:	2301      	movs	r3, #1
 800afac:	e018      	b.n	800afe0 <HAL_SD_WriteBlocks_DMA+0x1c8>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800afae:	f04f 33ff 	mov.w	r3, #4294967295
 800afb2:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800afb4:	683b      	ldr	r3, [r7, #0]
 800afb6:	025b      	lsls	r3, r3, #9
 800afb8:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800afba:	2390      	movs	r3, #144	; 0x90
 800afbc:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800afbe:	2300      	movs	r3, #0
 800afc0:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800afc2:	2300      	movs	r3, #0
 800afc4:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800afc6:	2301      	movs	r3, #1
 800afc8:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	f107 0210 	add.w	r2, r7, #16
 800afd2:	4611      	mov	r1, r2
 800afd4:	4618      	mov	r0, r3
 800afd6:	f003 fd2d 	bl	800ea34 <SDMMC_ConfigData>

      return HAL_OK;
 800afda:	2300      	movs	r3, #0
 800afdc:	e000      	b.n	800afe0 <HAL_SD_WriteBlocks_DMA+0x1c8>
    }
  }
  else
  {
    return HAL_BUSY;
 800afde:	2302      	movs	r3, #2
  }
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	3730      	adds	r7, #48	; 0x30
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd80      	pop	{r7, pc}
 800afe8:	0800b7cd 	.word	0x0800b7cd
 800afec:	0800b869 	.word	0x0800b869
 800aff0:	004005ff 	.word	0x004005ff

0800aff4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b084      	sub	sp, #16
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b000:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b008:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d008      	beq.n	800b022 <HAL_SD_IRQHandler+0x2e>
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	f003 0308 	and.w	r3, r3, #8
 800b016:	2b00      	cmp	r3, #0
 800b018:	d003      	beq.n	800b022 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	f000 ffc8 	bl	800bfb0 <SD_Read_IT>
 800b020:	e153      	b.n	800b2ca <HAL_SD_IRQHandler+0x2d6>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	f000 808d 	beq.w	800b14c <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b03a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681a      	ldr	r2, [r3, #0]
 800b046:	4ba3      	ldr	r3, [pc, #652]	; (800b2d4 <HAL_SD_IRQHandler+0x2e0>)
 800b048:	400b      	ands	r3, r1
 800b04a:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f022 0201 	bic.w	r2, r2, #1
 800b05a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	f003 0308 	and.w	r3, r3, #8
 800b062:	2b00      	cmp	r3, #0
 800b064:	d039      	beq.n	800b0da <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	f003 0302 	and.w	r3, r3, #2
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d104      	bne.n	800b07a <HAL_SD_IRQHandler+0x86>
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	f003 0320 	and.w	r3, r3, #32
 800b076:	2b00      	cmp	r3, #0
 800b078:	d011      	beq.n	800b09e <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	4618      	mov	r0, r3
 800b080:	f003 fdae 	bl	800ebe0 <SDMMC_CmdStopTransfer>
 800b084:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d008      	beq.n	800b09e <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	431a      	orrs	r2, r3
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f000 f921 	bl	800b2e0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	f240 523a 	movw	r2, #1338	; 0x53a
 800b0a6:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2201      	movs	r2, #1
 800b0ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	f003 0301 	and.w	r3, r3, #1
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d104      	bne.n	800b0ca <HAL_SD_IRQHandler+0xd6>
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	f003 0302 	and.w	r3, r3, #2
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d003      	beq.n	800b0d2 <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800b0ca:	6878      	ldr	r0, [r7, #4]
 800b0cc:	f005 fd30 	bl	8010b30 <HAL_SD_RxCpltCallback>
 800b0d0:	e0fb      	b.n	800b2ca <HAL_SD_IRQHandler+0x2d6>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f005 fd22 	bl	8010b1c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b0d8:	e0f7      	b.n	800b2ca <HAL_SD_IRQHandler+0x2d6>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	f000 80f2 	beq.w	800b2ca <HAL_SD_IRQHandler+0x2d6>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	f003 0320 	and.w	r3, r3, #32
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d011      	beq.n	800b114 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f003 fd73 	bl	800ebe0 <SDMMC_CmdStopTransfer>
 800b0fa:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d008      	beq.n	800b114 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	431a      	orrs	r2, r3
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800b10e:	6878      	ldr	r0, [r7, #4]
 800b110:	f000 f8e6 	bl	800b2e0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	f003 0301 	and.w	r3, r3, #1
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	f040 80d5 	bne.w	800b2ca <HAL_SD_IRQHandler+0x2d6>
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	f003 0302 	and.w	r3, r3, #2
 800b126:	2b00      	cmp	r3, #0
 800b128:	f040 80cf 	bne.w	800b2ca <HAL_SD_IRQHandler+0x2d6>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	f022 0208 	bic.w	r2, r2, #8
 800b13a:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2201      	movs	r2, #1
 800b140:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f005 fce9 	bl	8010b1c <HAL_SD_TxCpltCallback>
}
 800b14a:	e0be      	b.n	800b2ca <HAL_SD_IRQHandler+0x2d6>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b156:	2b00      	cmp	r3, #0
 800b158:	d008      	beq.n	800b16c <HAL_SD_IRQHandler+0x178>
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	f003 0308 	and.w	r3, r3, #8
 800b160:	2b00      	cmp	r3, #0
 800b162:	d003      	beq.n	800b16c <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f000 ff74 	bl	800c052 <SD_Write_IT>
 800b16a:	e0ae      	b.n	800b2ca <HAL_SD_IRQHandler+0x2d6>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b172:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800b176:	2b00      	cmp	r3, #0
 800b178:	f000 80a7 	beq.w	800b2ca <HAL_SD_IRQHandler+0x2d6>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b182:	f003 0302 	and.w	r3, r3, #2
 800b186:	2b00      	cmp	r3, #0
 800b188:	d005      	beq.n	800b196 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b18e:	f043 0202 	orr.w	r2, r3, #2
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b19c:	f003 0308 	and.w	r3, r3, #8
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d005      	beq.n	800b1b0 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1a8:	f043 0208 	orr.w	r2, r3, #8
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1b6:	f003 0320 	and.w	r3, r3, #32
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d005      	beq.n	800b1ca <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1c2:	f043 0220 	orr.w	r2, r3, #32
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1d0:	f003 0310 	and.w	r3, r3, #16
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d005      	beq.n	800b1e4 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1dc:	f043 0210 	orr.w	r2, r3, #16
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	f240 523a 	movw	r2, #1338	; 0x53a
 800b1ec:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800b1fc:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	4618      	mov	r0, r3
 800b204:	f003 fcec 	bl	800ebe0 <SDMMC_CmdStopTransfer>
 800b208:	4602      	mov	r2, r0
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b20e:	431a      	orrs	r2, r3
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	f003 0308 	and.w	r3, r3, #8
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d00a      	beq.n	800b234 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	2201      	movs	r2, #1
 800b222:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	2200      	movs	r2, #0
 800b22a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f000 f857 	bl	800b2e0 <HAL_SD_ErrorCallback>
}
 800b232:	e04a      	b.n	800b2ca <HAL_SD_IRQHandler+0x2d6>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d045      	beq.n	800b2ca <HAL_SD_IRQHandler+0x2d6>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	f003 0310 	and.w	r3, r3, #16
 800b244:	2b00      	cmp	r3, #0
 800b246:	d104      	bne.n	800b252 <HAL_SD_IRQHandler+0x25e>
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	f003 0320 	and.w	r3, r3, #32
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d011      	beq.n	800b276 <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b256:	4a20      	ldr	r2, [pc, #128]	; (800b2d8 <HAL_SD_IRQHandler+0x2e4>)
 800b258:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b25e:	4618      	mov	r0, r3
 800b260:	f7fc fd88 	bl	8007d74 <HAL_DMA_Abort_IT>
 800b264:	4603      	mov	r3, r0
 800b266:	2b00      	cmp	r3, #0
 800b268:	d02f      	beq.n	800b2ca <HAL_SD_IRQHandler+0x2d6>
          SD_DMATxAbort(hsd->hdmatx);
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b26e:	4618      	mov	r0, r3
 800b270:	f000 fb4c 	bl	800b90c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b274:	e029      	b.n	800b2ca <HAL_SD_IRQHandler+0x2d6>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	f003 0301 	and.w	r3, r3, #1
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d104      	bne.n	800b28a <HAL_SD_IRQHandler+0x296>
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	f003 0302 	and.w	r3, r3, #2
 800b286:	2b00      	cmp	r3, #0
 800b288:	d011      	beq.n	800b2ae <HAL_SD_IRQHandler+0x2ba>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b28e:	4a13      	ldr	r2, [pc, #76]	; (800b2dc <HAL_SD_IRQHandler+0x2e8>)
 800b290:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b296:	4618      	mov	r0, r3
 800b298:	f7fc fd6c 	bl	8007d74 <HAL_DMA_Abort_IT>
 800b29c:	4603      	mov	r3, r0
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d013      	beq.n	800b2ca <HAL_SD_IRQHandler+0x2d6>
          SD_DMARxAbort(hsd->hdmarx);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2a6:	4618      	mov	r0, r3
 800b2a8:	f000 fb67 	bl	800b97a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b2ac:	e00d      	b.n	800b2ca <HAL_SD_IRQHandler+0x2d6>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	2201      	movs	r2, #1
 800b2b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	2200      	movs	r2, #0
 800b2c0:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800b2c2:	6878      	ldr	r0, [r7, #4]
 800b2c4:	f005 fc20 	bl	8010b08 <HAL_SD_AbortCallback>
}
 800b2c8:	e7ff      	b.n	800b2ca <HAL_SD_IRQHandler+0x2d6>
 800b2ca:	bf00      	nop
 800b2cc:	3710      	adds	r7, #16
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	bd80      	pop	{r7, pc}
 800b2d2:	bf00      	nop
 800b2d4:	ffff3ec5 	.word	0xffff3ec5
 800b2d8:	0800b90d 	.word	0x0800b90d
 800b2dc:	0800b97b 	.word	0x0800b97b

0800b2e0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800b2e0:	b480      	push	{r7}
 800b2e2:	b083      	sub	sp, #12
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800b2e8:	bf00      	nop
 800b2ea:	370c      	adds	r7, #12
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f2:	4770      	bx	lr

0800b2f4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b083      	sub	sp, #12
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
 800b2fc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b302:	0f9b      	lsrs	r3, r3, #30
 800b304:	b2da      	uxtb	r2, r3
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b30e:	0e9b      	lsrs	r3, r3, #26
 800b310:	b2db      	uxtb	r3, r3
 800b312:	f003 030f 	and.w	r3, r3, #15
 800b316:	b2da      	uxtb	r2, r3
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b320:	0e1b      	lsrs	r3, r3, #24
 800b322:	b2db      	uxtb	r3, r3
 800b324:	f003 0303 	and.w	r3, r3, #3
 800b328:	b2da      	uxtb	r2, r3
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b332:	0c1b      	lsrs	r3, r3, #16
 800b334:	b2da      	uxtb	r2, r3
 800b336:	683b      	ldr	r3, [r7, #0]
 800b338:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b33e:	0a1b      	lsrs	r3, r3, #8
 800b340:	b2da      	uxtb	r2, r3
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b34a:	b2da      	uxtb	r2, r3
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b354:	0d1b      	lsrs	r3, r3, #20
 800b356:	b29a      	uxth	r2, r3
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b360:	0c1b      	lsrs	r3, r3, #16
 800b362:	b2db      	uxtb	r3, r3
 800b364:	f003 030f 	and.w	r3, r3, #15
 800b368:	b2da      	uxtb	r2, r3
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b372:	0bdb      	lsrs	r3, r3, #15
 800b374:	b2db      	uxtb	r3, r3
 800b376:	f003 0301 	and.w	r3, r3, #1
 800b37a:	b2da      	uxtb	r2, r3
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b384:	0b9b      	lsrs	r3, r3, #14
 800b386:	b2db      	uxtb	r3, r3
 800b388:	f003 0301 	and.w	r3, r3, #1
 800b38c:	b2da      	uxtb	r2, r3
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b396:	0b5b      	lsrs	r3, r3, #13
 800b398:	b2db      	uxtb	r3, r3
 800b39a:	f003 0301 	and.w	r3, r3, #1
 800b39e:	b2da      	uxtb	r2, r3
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b3a8:	0b1b      	lsrs	r3, r3, #12
 800b3aa:	b2db      	uxtb	r3, r3
 800b3ac:	f003 0301 	and.w	r3, r3, #1
 800b3b0:	b2da      	uxtb	r2, r3
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d163      	bne.n	800b48c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b3c8:	009a      	lsls	r2, r3, #2
 800b3ca:	f640 73fc 	movw	r3, #4092	; 0xffc
 800b3ce:	4013      	ands	r3, r2
 800b3d0:	687a      	ldr	r2, [r7, #4]
 800b3d2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b3d4:	0f92      	lsrs	r2, r2, #30
 800b3d6:	431a      	orrs	r2, r3
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b3e0:	0edb      	lsrs	r3, r3, #27
 800b3e2:	b2db      	uxtb	r3, r3
 800b3e4:	f003 0307 	and.w	r3, r3, #7
 800b3e8:	b2da      	uxtb	r2, r3
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b3f2:	0e1b      	lsrs	r3, r3, #24
 800b3f4:	b2db      	uxtb	r3, r3
 800b3f6:	f003 0307 	and.w	r3, r3, #7
 800b3fa:	b2da      	uxtb	r2, r3
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b404:	0d5b      	lsrs	r3, r3, #21
 800b406:	b2db      	uxtb	r3, r3
 800b408:	f003 0307 	and.w	r3, r3, #7
 800b40c:	b2da      	uxtb	r2, r3
 800b40e:	683b      	ldr	r3, [r7, #0]
 800b410:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b416:	0c9b      	lsrs	r3, r3, #18
 800b418:	b2db      	uxtb	r3, r3
 800b41a:	f003 0307 	and.w	r3, r3, #7
 800b41e:	b2da      	uxtb	r2, r3
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b428:	0bdb      	lsrs	r3, r3, #15
 800b42a:	b2db      	uxtb	r3, r3
 800b42c:	f003 0307 	and.w	r3, r3, #7
 800b430:	b2da      	uxtb	r2, r3
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	691b      	ldr	r3, [r3, #16]
 800b43a:	1c5a      	adds	r2, r3, #1
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	7e1b      	ldrb	r3, [r3, #24]
 800b444:	b2db      	uxtb	r3, r3
 800b446:	f003 0307 	and.w	r3, r3, #7
 800b44a:	3302      	adds	r3, #2
 800b44c:	2201      	movs	r2, #1
 800b44e:	fa02 f303 	lsl.w	r3, r2, r3
 800b452:	687a      	ldr	r2, [r7, #4]
 800b454:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800b456:	fb02 f203 	mul.w	r2, r2, r3
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	7a1b      	ldrb	r3, [r3, #8]
 800b462:	b2db      	uxtb	r3, r3
 800b464:	f003 030f 	and.w	r3, r3, #15
 800b468:	2201      	movs	r2, #1
 800b46a:	409a      	lsls	r2, r3
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b474:	687a      	ldr	r2, [r7, #4]
 800b476:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800b478:	0a52      	lsrs	r2, r2, #9
 800b47a:	fb02 f203 	mul.w	r2, r2, r3
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b488:	661a      	str	r2, [r3, #96]	; 0x60
 800b48a:	e031      	b.n	800b4f0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b490:	2b01      	cmp	r3, #1
 800b492:	d11d      	bne.n	800b4d0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b498:	041b      	lsls	r3, r3, #16
 800b49a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b4a2:	0c1b      	lsrs	r3, r3, #16
 800b4a4:	431a      	orrs	r2, r3
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	691b      	ldr	r3, [r3, #16]
 800b4ae:	3301      	adds	r3, #1
 800b4b0:	029a      	lsls	r2, r3, #10
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b4c4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	661a      	str	r2, [r3, #96]	; 0x60
 800b4ce:	e00f      	b.n	800b4f0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	4a58      	ldr	r2, [pc, #352]	; (800b638 <HAL_SD_GetCardCSD+0x344>)
 800b4d6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4dc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b4ec:	2301      	movs	r3, #1
 800b4ee:	e09d      	b.n	800b62c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b4f4:	0b9b      	lsrs	r3, r3, #14
 800b4f6:	b2db      	uxtb	r3, r3
 800b4f8:	f003 0301 	and.w	r3, r3, #1
 800b4fc:	b2da      	uxtb	r2, r3
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b506:	09db      	lsrs	r3, r3, #7
 800b508:	b2db      	uxtb	r3, r3
 800b50a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b50e:	b2da      	uxtb	r2, r3
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b518:	b2db      	uxtb	r3, r3
 800b51a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b51e:	b2da      	uxtb	r2, r3
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b528:	0fdb      	lsrs	r3, r3, #31
 800b52a:	b2da      	uxtb	r2, r3
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b534:	0f5b      	lsrs	r3, r3, #29
 800b536:	b2db      	uxtb	r3, r3
 800b538:	f003 0303 	and.w	r3, r3, #3
 800b53c:	b2da      	uxtb	r2, r3
 800b53e:	683b      	ldr	r3, [r7, #0]
 800b540:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b546:	0e9b      	lsrs	r3, r3, #26
 800b548:	b2db      	uxtb	r3, r3
 800b54a:	f003 0307 	and.w	r3, r3, #7
 800b54e:	b2da      	uxtb	r2, r3
 800b550:	683b      	ldr	r3, [r7, #0]
 800b552:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b558:	0d9b      	lsrs	r3, r3, #22
 800b55a:	b2db      	uxtb	r3, r3
 800b55c:	f003 030f 	and.w	r3, r3, #15
 800b560:	b2da      	uxtb	r2, r3
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b56a:	0d5b      	lsrs	r3, r3, #21
 800b56c:	b2db      	uxtb	r3, r3
 800b56e:	f003 0301 	and.w	r3, r3, #1
 800b572:	b2da      	uxtb	r2, r3
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	2200      	movs	r2, #0
 800b57e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b586:	0c1b      	lsrs	r3, r3, #16
 800b588:	b2db      	uxtb	r3, r3
 800b58a:	f003 0301 	and.w	r3, r3, #1
 800b58e:	b2da      	uxtb	r2, r3
 800b590:	683b      	ldr	r3, [r7, #0]
 800b592:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b59a:	0bdb      	lsrs	r3, r3, #15
 800b59c:	b2db      	uxtb	r3, r3
 800b59e:	f003 0301 	and.w	r3, r3, #1
 800b5a2:	b2da      	uxtb	r2, r3
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b5ae:	0b9b      	lsrs	r3, r3, #14
 800b5b0:	b2db      	uxtb	r3, r3
 800b5b2:	f003 0301 	and.w	r3, r3, #1
 800b5b6:	b2da      	uxtb	r2, r3
 800b5b8:	683b      	ldr	r3, [r7, #0]
 800b5ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b5c2:	0b5b      	lsrs	r3, r3, #13
 800b5c4:	b2db      	uxtb	r3, r3
 800b5c6:	f003 0301 	and.w	r3, r3, #1
 800b5ca:	b2da      	uxtb	r2, r3
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b5d6:	0b1b      	lsrs	r3, r3, #12
 800b5d8:	b2db      	uxtb	r3, r3
 800b5da:	f003 0301 	and.w	r3, r3, #1
 800b5de:	b2da      	uxtb	r2, r3
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b5ea:	0a9b      	lsrs	r3, r3, #10
 800b5ec:	b2db      	uxtb	r3, r3
 800b5ee:	f003 0303 	and.w	r3, r3, #3
 800b5f2:	b2da      	uxtb	r2, r3
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b5fe:	0a1b      	lsrs	r3, r3, #8
 800b600:	b2db      	uxtb	r3, r3
 800b602:	f003 0303 	and.w	r3, r3, #3
 800b606:	b2da      	uxtb	r2, r3
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b612:	085b      	lsrs	r3, r3, #1
 800b614:	b2db      	uxtb	r3, r3
 800b616:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b61a:	b2da      	uxtb	r2, r3
 800b61c:	683b      	ldr	r3, [r7, #0]
 800b61e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800b622:	683b      	ldr	r3, [r7, #0]
 800b624:	2201      	movs	r2, #1
 800b626:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800b62a:	2300      	movs	r3, #0
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	370c      	adds	r7, #12
 800b630:	46bd      	mov	sp, r7
 800b632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b636:	4770      	bx	lr
 800b638:	004005ff 	.word	0x004005ff

0800b63c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800b63c:	b480      	push	{r7}
 800b63e:	b083      	sub	sp, #12
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
 800b644:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b64a:	683b      	ldr	r3, [r7, #0]
 800b64c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b67a:	683b      	ldr	r3, [r7, #0]
 800b67c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b682:	683b      	ldr	r3, [r7, #0]
 800b684:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800b686:	2300      	movs	r3, #0
}
 800b688:	4618      	mov	r0, r3
 800b68a:	370c      	adds	r7, #12
 800b68c:	46bd      	mov	sp, r7
 800b68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b692:	4770      	bx	lr

0800b694 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800b694:	b5b0      	push	{r4, r5, r7, lr}
 800b696:	b08e      	sub	sp, #56	; 0x38
 800b698:	af04      	add	r7, sp, #16
 800b69a:	6078      	str	r0, [r7, #4]
 800b69c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2203      	movs	r2, #3
 800b6a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b6aa:	2b03      	cmp	r3, #3
 800b6ac:	d02e      	beq.n	800b70c <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800b6ae:	683b      	ldr	r3, [r7, #0]
 800b6b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b6b4:	d106      	bne.n	800b6c4 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6ba:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	639a      	str	r2, [r3, #56]	; 0x38
 800b6c2:	e029      	b.n	800b718 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b6ca:	d10a      	bne.n	800b6e2 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800b6cc:	6878      	ldr	r0, [r7, #4]
 800b6ce:	f000 fb0f 	bl	800bcf0 <SD_WideBus_Enable>
 800b6d2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b6d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6da:	431a      	orrs	r2, r3
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	639a      	str	r2, [r3, #56]	; 0x38
 800b6e0:	e01a      	b.n	800b718 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d10a      	bne.n	800b6fe <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800b6e8:	6878      	ldr	r0, [r7, #4]
 800b6ea:	f000 fb4c 	bl	800bd86 <SD_WideBus_Disable>
 800b6ee:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b6f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6f6:	431a      	orrs	r2, r3
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	639a      	str	r2, [r3, #56]	; 0x38
 800b6fc:	e00c      	b.n	800b718 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b702:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	639a      	str	r2, [r3, #56]	; 0x38
 800b70a:	e005      	b.n	800b718 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b710:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d009      	beq.n	800b734 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	4a18      	ldr	r2, [pc, #96]	; (800b788 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800b726:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	2201      	movs	r2, #1
 800b72c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b730:	2301      	movs	r3, #1
 800b732:	e024      	b.n	800b77e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	685b      	ldr	r3, [r3, #4]
 800b738:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	689b      	ldr	r3, [r3, #8]
 800b73e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	68db      	ldr	r3, [r3, #12]
 800b744:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	695b      	ldr	r3, [r3, #20]
 800b74e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	699b      	ldr	r3, [r3, #24]
 800b754:	623b      	str	r3, [r7, #32]
    (void)SDMMC_Init(hsd->Instance, Init);
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681d      	ldr	r5, [r3, #0]
 800b75a:	466c      	mov	r4, sp
 800b75c:	f107 0318 	add.w	r3, r7, #24
 800b760:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b764:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b768:	f107 030c 	add.w	r3, r7, #12
 800b76c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b76e:	4628      	mov	r0, r5
 800b770:	f003 f8ae 	bl	800e8d0 <SDMMC_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	2201      	movs	r2, #1
 800b778:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b77c:	2300      	movs	r3, #0
}
 800b77e:	4618      	mov	r0, r3
 800b780:	3728      	adds	r7, #40	; 0x28
 800b782:	46bd      	mov	sp, r7
 800b784:	bdb0      	pop	{r4, r5, r7, pc}
 800b786:	bf00      	nop
 800b788:	004005ff 	.word	0x004005ff

0800b78c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b086      	sub	sp, #24
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800b794:	2300      	movs	r3, #0
 800b796:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800b798:	f107 030c 	add.w	r3, r7, #12
 800b79c:	4619      	mov	r1, r3
 800b79e:	6878      	ldr	r0, [r7, #4]
 800b7a0:	f000 fa7e 	bl	800bca0 <SD_SendStatus>
 800b7a4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b7a6:	697b      	ldr	r3, [r7, #20]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d005      	beq.n	800b7b8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b7b0:	697b      	ldr	r3, [r7, #20]
 800b7b2:	431a      	orrs	r2, r3
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	0a5b      	lsrs	r3, r3, #9
 800b7bc:	f003 030f 	and.w	r3, r3, #15
 800b7c0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800b7c2:	693b      	ldr	r3, [r7, #16]
}
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	3718      	adds	r7, #24
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	bd80      	pop	{r7, pc}

0800b7cc <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b085      	sub	sp, #20
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7d8:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b7e8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800b7ea:	bf00      	nop
 800b7ec:	3714      	adds	r7, #20
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f4:	4770      	bx	lr

0800b7f6 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b7f6:	b580      	push	{r7, lr}
 800b7f8:	b084      	sub	sp, #16
 800b7fa:	af00      	add	r7, sp, #0
 800b7fc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b802:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b808:	2b82      	cmp	r3, #130	; 0x82
 800b80a:	d111      	bne.n	800b830 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	4618      	mov	r0, r3
 800b812:	f003 f9e5 	bl	800ebe0 <SDMMC_CmdStopTransfer>
 800b816:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b818:	68bb      	ldr	r3, [r7, #8]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d008      	beq.n	800b830 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b822:	68bb      	ldr	r3, [r7, #8]
 800b824:	431a      	orrs	r2, r3
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800b82a:	68f8      	ldr	r0, [r7, #12]
 800b82c:	f7ff fd58 	bl	800b2e0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	f022 0208 	bic.w	r2, r2, #8
 800b83e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f240 523a 	movw	r2, #1338	; 0x53a
 800b848:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	2201      	movs	r2, #1
 800b84e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	2200      	movs	r2, #0
 800b856:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800b858:	68f8      	ldr	r0, [r7, #12]
 800b85a:	f005 f969 	bl	8010b30 <HAL_SD_RxCpltCallback>
#endif
}
 800b85e:	bf00      	nop
 800b860:	3710      	adds	r7, #16
 800b862:	46bd      	mov	sp, r7
 800b864:	bd80      	pop	{r7, pc}
	...

0800b868 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b086      	sub	sp, #24
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b874:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800b876:	6878      	ldr	r0, [r7, #4]
 800b878:	f7fc fc28 	bl	80080cc <HAL_DMA_GetError>
 800b87c:	4603      	mov	r3, r0
 800b87e:	2b02      	cmp	r3, #2
 800b880:	d03e      	beq.n	800b900 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800b882:	697b      	ldr	r3, [r7, #20]
 800b884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b888:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800b88a:	697b      	ldr	r3, [r7, #20]
 800b88c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b88e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b890:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800b892:	693b      	ldr	r3, [r7, #16]
 800b894:	2b01      	cmp	r3, #1
 800b896:	d002      	beq.n	800b89e <SD_DMAError+0x36>
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	2b01      	cmp	r3, #1
 800b89c:	d12d      	bne.n	800b8fa <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b89e:	697b      	ldr	r3, [r7, #20]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	4a19      	ldr	r2, [pc, #100]	; (800b908 <SD_DMAError+0xa0>)
 800b8a4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800b8a6:	697b      	ldr	r3, [r7, #20]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b8ac:	697b      	ldr	r3, [r7, #20]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800b8b4:	63da      	str	r2, [r3, #60]	; 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b8b6:	697b      	ldr	r3, [r7, #20]
 800b8b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8ba:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b8be:	697b      	ldr	r3, [r7, #20]
 800b8c0:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800b8c2:	6978      	ldr	r0, [r7, #20]
 800b8c4:	f7ff ff62 	bl	800b78c <HAL_SD_GetCardState>
 800b8c8:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	2b06      	cmp	r3, #6
 800b8ce:	d002      	beq.n	800b8d6 <SD_DMAError+0x6e>
 800b8d0:	68bb      	ldr	r3, [r7, #8]
 800b8d2:	2b05      	cmp	r3, #5
 800b8d4:	d10a      	bne.n	800b8ec <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b8d6:	697b      	ldr	r3, [r7, #20]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f003 f980 	bl	800ebe0 <SDMMC_CmdStopTransfer>
 800b8e0:	4602      	mov	r2, r0
 800b8e2:	697b      	ldr	r3, [r7, #20]
 800b8e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8e6:	431a      	orrs	r2, r3
 800b8e8:	697b      	ldr	r3, [r7, #20]
 800b8ea:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800b8ec:	697b      	ldr	r3, [r7, #20]
 800b8ee:	2201      	movs	r2, #1
 800b8f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b8f4:	697b      	ldr	r3, [r7, #20]
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800b8fa:	6978      	ldr	r0, [r7, #20]
 800b8fc:	f7ff fcf0 	bl	800b2e0 <HAL_SD_ErrorCallback>
#endif
  }
}
 800b900:	bf00      	nop
 800b902:	3718      	adds	r7, #24
 800b904:	46bd      	mov	sp, r7
 800b906:	bd80      	pop	{r7, pc}
 800b908:	004005ff 	.word	0x004005ff

0800b90c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b084      	sub	sp, #16
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b918:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	f240 523a 	movw	r2, #1338	; 0x53a
 800b922:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800b924:	68f8      	ldr	r0, [r7, #12]
 800b926:	f7ff ff31 	bl	800b78c <HAL_SD_GetCardState>
 800b92a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	2201      	movs	r2, #1
 800b930:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	2200      	movs	r2, #0
 800b938:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b93a:	68bb      	ldr	r3, [r7, #8]
 800b93c:	2b06      	cmp	r3, #6
 800b93e:	d002      	beq.n	800b946 <SD_DMATxAbort+0x3a>
 800b940:	68bb      	ldr	r3, [r7, #8]
 800b942:	2b05      	cmp	r3, #5
 800b944:	d10a      	bne.n	800b95c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	4618      	mov	r0, r3
 800b94c:	f003 f948 	bl	800ebe0 <SDMMC_CmdStopTransfer>
 800b950:	4602      	mov	r2, r0
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b956:	431a      	orrs	r2, r3
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b960:	2b00      	cmp	r3, #0
 800b962:	d103      	bne.n	800b96c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800b964:	68f8      	ldr	r0, [r7, #12]
 800b966:	f005 f8cf 	bl	8010b08 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800b96a:	e002      	b.n	800b972 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800b96c:	68f8      	ldr	r0, [r7, #12]
 800b96e:	f7ff fcb7 	bl	800b2e0 <HAL_SD_ErrorCallback>
}
 800b972:	bf00      	nop
 800b974:	3710      	adds	r7, #16
 800b976:	46bd      	mov	sp, r7
 800b978:	bd80      	pop	{r7, pc}

0800b97a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800b97a:	b580      	push	{r7, lr}
 800b97c:	b084      	sub	sp, #16
 800b97e:	af00      	add	r7, sp, #0
 800b980:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b986:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f240 523a 	movw	r2, #1338	; 0x53a
 800b990:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800b992:	68f8      	ldr	r0, [r7, #12]
 800b994:	f7ff fefa 	bl	800b78c <HAL_SD_GetCardState>
 800b998:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	2201      	movs	r2, #1
 800b99e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	2b06      	cmp	r3, #6
 800b9ac:	d002      	beq.n	800b9b4 <SD_DMARxAbort+0x3a>
 800b9ae:	68bb      	ldr	r3, [r7, #8]
 800b9b0:	2b05      	cmp	r3, #5
 800b9b2:	d10a      	bne.n	800b9ca <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	f003 f911 	bl	800ebe0 <SDMMC_CmdStopTransfer>
 800b9be:	4602      	mov	r2, r0
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9c4:	431a      	orrs	r2, r3
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d103      	bne.n	800b9da <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800b9d2:	68f8      	ldr	r0, [r7, #12]
 800b9d4:	f005 f898 	bl	8010b08 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800b9d8:	e002      	b.n	800b9e0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800b9da:	68f8      	ldr	r0, [r7, #12]
 800b9dc:	f7ff fc80 	bl	800b2e0 <HAL_SD_ErrorCallback>
}
 800b9e0:	bf00      	nop
 800b9e2:	3710      	adds	r7, #16
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	bd80      	pop	{r7, pc}

0800b9e8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800b9e8:	b5b0      	push	{r4, r5, r7, lr}
 800b9ea:	b094      	sub	sp, #80	; 0x50
 800b9ec:	af04      	add	r7, sp, #16
 800b9ee:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800b9f0:	2301      	movs	r3, #1
 800b9f2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	f002 ffc2 	bl	800e982 <SDMMC_GetPowerState>
 800b9fe:	4603      	mov	r3, r0
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d102      	bne.n	800ba0a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ba04:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800ba08:	e0b7      	b.n	800bb7a <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba0e:	2b03      	cmp	r3, #3
 800ba10:	d02f      	beq.n	800ba72 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	4618      	mov	r0, r3
 800ba18:	f003 f9ed 	bl	800edf6 <SDMMC_CmdSendCID>
 800ba1c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ba1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d001      	beq.n	800ba28 <SD_InitCard+0x40>
    {
      return errorstate;
 800ba24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba26:	e0a8      	b.n	800bb7a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	2100      	movs	r1, #0
 800ba2e:	4618      	mov	r0, r3
 800ba30:	f002 ffed 	bl	800ea0e <SDMMC_GetResponse>
 800ba34:	4602      	mov	r2, r0
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	2104      	movs	r1, #4
 800ba40:	4618      	mov	r0, r3
 800ba42:	f002 ffe4 	bl	800ea0e <SDMMC_GetResponse>
 800ba46:	4602      	mov	r2, r0
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	2108      	movs	r1, #8
 800ba52:	4618      	mov	r0, r3
 800ba54:	f002 ffdb 	bl	800ea0e <SDMMC_GetResponse>
 800ba58:	4602      	mov	r2, r0
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	210c      	movs	r1, #12
 800ba64:	4618      	mov	r0, r3
 800ba66:	f002 ffd2 	bl	800ea0e <SDMMC_GetResponse>
 800ba6a:	4602      	mov	r2, r0
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba76:	2b03      	cmp	r3, #3
 800ba78:	d00d      	beq.n	800ba96 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	f107 020e 	add.w	r2, r7, #14
 800ba82:	4611      	mov	r1, r2
 800ba84:	4618      	mov	r0, r3
 800ba86:	f003 f9f3 	bl	800ee70 <SDMMC_CmdSetRelAdd>
 800ba8a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ba8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d001      	beq.n	800ba96 <SD_InitCard+0xae>
    {
      return errorstate;
 800ba92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba94:	e071      	b.n	800bb7a <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba9a:	2b03      	cmp	r3, #3
 800ba9c:	d036      	beq.n	800bb0c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800ba9e:	89fb      	ldrh	r3, [r7, #14]
 800baa0:	461a      	mov	r2, r3
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681a      	ldr	r2, [r3, #0]
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800baae:	041b      	lsls	r3, r3, #16
 800bab0:	4619      	mov	r1, r3
 800bab2:	4610      	mov	r0, r2
 800bab4:	f003 f9bd 	bl	800ee32 <SDMMC_CmdSendCSD>
 800bab8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800baba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800babc:	2b00      	cmp	r3, #0
 800babe:	d001      	beq.n	800bac4 <SD_InitCard+0xdc>
    {
      return errorstate;
 800bac0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bac2:	e05a      	b.n	800bb7a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	2100      	movs	r1, #0
 800baca:	4618      	mov	r0, r3
 800bacc:	f002 ff9f 	bl	800ea0e <SDMMC_GetResponse>
 800bad0:	4602      	mov	r2, r0
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	2104      	movs	r1, #4
 800badc:	4618      	mov	r0, r3
 800bade:	f002 ff96 	bl	800ea0e <SDMMC_GetResponse>
 800bae2:	4602      	mov	r2, r0
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2108      	movs	r1, #8
 800baee:	4618      	mov	r0, r3
 800baf0:	f002 ff8d 	bl	800ea0e <SDMMC_GetResponse>
 800baf4:	4602      	mov	r2, r0
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	210c      	movs	r1, #12
 800bb00:	4618      	mov	r0, r3
 800bb02:	f002 ff84 	bl	800ea0e <SDMMC_GetResponse>
 800bb06:	4602      	mov	r2, r0
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	2104      	movs	r1, #4
 800bb12:	4618      	mov	r0, r3
 800bb14:	f002 ff7b 	bl	800ea0e <SDMMC_GetResponse>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	0d1a      	lsrs	r2, r3, #20
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800bb20:	f107 0310 	add.w	r3, r7, #16
 800bb24:	4619      	mov	r1, r3
 800bb26:	6878      	ldr	r0, [r7, #4]
 800bb28:	f7ff fbe4 	bl	800b2f4 <HAL_SD_GetCardCSD>
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d002      	beq.n	800bb38 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bb32:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bb36:	e020      	b.n	800bb7a <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	6819      	ldr	r1, [r3, #0]
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb40:	041b      	lsls	r3, r3, #16
 800bb42:	f04f 0400 	mov.w	r4, #0
 800bb46:	461a      	mov	r2, r3
 800bb48:	4623      	mov	r3, r4
 800bb4a:	4608      	mov	r0, r1
 800bb4c:	f003 f86a 	bl	800ec24 <SDMMC_CmdSelDesel>
 800bb50:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800bb52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d001      	beq.n	800bb5c <SD_InitCard+0x174>
  {
    return errorstate;
 800bb58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb5a:	e00e      	b.n	800bb7a <SD_InitCard+0x192>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681d      	ldr	r5, [r3, #0]
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	466c      	mov	r4, sp
 800bb64:	f103 0210 	add.w	r2, r3, #16
 800bb68:	ca07      	ldmia	r2, {r0, r1, r2}
 800bb6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800bb6e:	3304      	adds	r3, #4
 800bb70:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bb72:	4628      	mov	r0, r5
 800bb74:	f002 feac 	bl	800e8d0 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800bb78:	2300      	movs	r3, #0
}
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	3740      	adds	r7, #64	; 0x40
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800bb84 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b086      	sub	sp, #24
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800bb90:	2300      	movs	r3, #0
 800bb92:	617b      	str	r3, [r7, #20]
 800bb94:	2300      	movs	r3, #0
 800bb96:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	f003 f864 	bl	800ec6a <SDMMC_CmdGoIdleState>
 800bba2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d001      	beq.n	800bbae <SD_PowerON+0x2a>
  {
    return errorstate;
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	e072      	b.n	800bc94 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	f003 f877 	bl	800eca6 <SDMMC_CmdOperCond>
 800bbb8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d00d      	beq.n	800bbdc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	4618      	mov	r0, r3
 800bbcc:	f003 f84d 	bl	800ec6a <SDMMC_CmdGoIdleState>
 800bbd0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d004      	beq.n	800bbe2 <SD_PowerON+0x5e>
    {
      return errorstate;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	e05b      	b.n	800bc94 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2201      	movs	r2, #1
 800bbe0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bbe6:	2b01      	cmp	r3, #1
 800bbe8:	d137      	bne.n	800bc5a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	2100      	movs	r1, #0
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	f003 f877 	bl	800ece4 <SDMMC_CmdAppCommand>
 800bbf6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d02d      	beq.n	800bc5a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bbfe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bc02:	e047      	b.n	800bc94 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	2100      	movs	r1, #0
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	f003 f86a 	bl	800ece4 <SDMMC_CmdAppCommand>
 800bc10:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d001      	beq.n	800bc1c <SD_PowerON+0x98>
    {
      return errorstate;
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	e03b      	b.n	800bc94 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	491e      	ldr	r1, [pc, #120]	; (800bc9c <SD_PowerON+0x118>)
 800bc22:	4618      	mov	r0, r3
 800bc24:	f003 f880 	bl	800ed28 <SDMMC_CmdAppOperCommand>
 800bc28:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d002      	beq.n	800bc36 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bc30:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bc34:	e02e      	b.n	800bc94 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	2100      	movs	r1, #0
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	f002 fee6 	bl	800ea0e <SDMMC_GetResponse>
 800bc42:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800bc44:	697b      	ldr	r3, [r7, #20]
 800bc46:	0fdb      	lsrs	r3, r3, #31
 800bc48:	2b01      	cmp	r3, #1
 800bc4a:	d101      	bne.n	800bc50 <SD_PowerON+0xcc>
 800bc4c:	2301      	movs	r3, #1
 800bc4e:	e000      	b.n	800bc52 <SD_PowerON+0xce>
 800bc50:	2300      	movs	r3, #0
 800bc52:	613b      	str	r3, [r7, #16]

    count++;
 800bc54:	68bb      	ldr	r3, [r7, #8]
 800bc56:	3301      	adds	r3, #1
 800bc58:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800bc5a:	68bb      	ldr	r3, [r7, #8]
 800bc5c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800bc60:	4293      	cmp	r3, r2
 800bc62:	d802      	bhi.n	800bc6a <SD_PowerON+0xe6>
 800bc64:	693b      	ldr	r3, [r7, #16]
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d0cc      	beq.n	800bc04 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800bc6a:	68bb      	ldr	r3, [r7, #8]
 800bc6c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800bc70:	4293      	cmp	r3, r2
 800bc72:	d902      	bls.n	800bc7a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800bc74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bc78:	e00c      	b.n	800bc94 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800bc7a:	697b      	ldr	r3, [r7, #20]
 800bc7c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d003      	beq.n	800bc8c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	2201      	movs	r2, #1
 800bc88:	645a      	str	r2, [r3, #68]	; 0x44
 800bc8a:	e002      	b.n	800bc92 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2200      	movs	r2, #0
 800bc90:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800bc92:	2300      	movs	r3, #0
}
 800bc94:	4618      	mov	r0, r3
 800bc96:	3718      	adds	r7, #24
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	bd80      	pop	{r7, pc}
 800bc9c:	c1100000 	.word	0xc1100000

0800bca0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b084      	sub	sp, #16
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	6078      	str	r0, [r7, #4]
 800bca8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d102      	bne.n	800bcb6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800bcb0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800bcb4:	e018      	b.n	800bce8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681a      	ldr	r2, [r3, #0]
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcbe:	041b      	lsls	r3, r3, #16
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	4610      	mov	r0, r2
 800bcc4:	f003 f8f5 	bl	800eeb2 <SDMMC_CmdSendStatus>
 800bcc8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d001      	beq.n	800bcd4 <SD_SendStatus+0x34>
  {
    return errorstate;
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	e009      	b.n	800bce8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	2100      	movs	r1, #0
 800bcda:	4618      	mov	r0, r3
 800bcdc:	f002 fe97 	bl	800ea0e <SDMMC_GetResponse>
 800bce0:	4602      	mov	r2, r0
 800bce2:	683b      	ldr	r3, [r7, #0]
 800bce4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800bce6:	2300      	movs	r3, #0
}
 800bce8:	4618      	mov	r0, r3
 800bcea:	3710      	adds	r7, #16
 800bcec:	46bd      	mov	sp, r7
 800bcee:	bd80      	pop	{r7, pc}

0800bcf0 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	b086      	sub	sp, #24
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	60fb      	str	r3, [r7, #12]
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	2100      	movs	r1, #0
 800bd06:	4618      	mov	r0, r3
 800bd08:	f002 fe81 	bl	800ea0e <SDMMC_GetResponse>
 800bd0c:	4603      	mov	r3, r0
 800bd0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bd12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bd16:	d102      	bne.n	800bd1e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bd18:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bd1c:	e02f      	b.n	800bd7e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800bd1e:	f107 030c 	add.w	r3, r7, #12
 800bd22:	4619      	mov	r1, r3
 800bd24:	6878      	ldr	r0, [r7, #4]
 800bd26:	f000 f879 	bl	800be1c <SD_FindSCR>
 800bd2a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bd2c:	697b      	ldr	r3, [r7, #20]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d001      	beq.n	800bd36 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800bd32:	697b      	ldr	r3, [r7, #20]
 800bd34:	e023      	b.n	800bd7e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bd36:	693b      	ldr	r3, [r7, #16]
 800bd38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d01c      	beq.n	800bd7a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681a      	ldr	r2, [r3, #0]
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd48:	041b      	lsls	r3, r3, #16
 800bd4a:	4619      	mov	r1, r3
 800bd4c:	4610      	mov	r0, r2
 800bd4e:	f002 ffc9 	bl	800ece4 <SDMMC_CmdAppCommand>
 800bd52:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bd54:	697b      	ldr	r3, [r7, #20]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d001      	beq.n	800bd5e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	e00f      	b.n	800bd7e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	2102      	movs	r1, #2
 800bd64:	4618      	mov	r0, r3
 800bd66:	f003 f803 	bl	800ed70 <SDMMC_CmdBusWidth>
 800bd6a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bd6c:	697b      	ldr	r3, [r7, #20]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d001      	beq.n	800bd76 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800bd72:	697b      	ldr	r3, [r7, #20]
 800bd74:	e003      	b.n	800bd7e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800bd76:	2300      	movs	r3, #0
 800bd78:	e001      	b.n	800bd7e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bd7a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800bd7e:	4618      	mov	r0, r3
 800bd80:	3718      	adds	r7, #24
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}

0800bd86 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800bd86:	b580      	push	{r7, lr}
 800bd88:	b086      	sub	sp, #24
 800bd8a:	af00      	add	r7, sp, #0
 800bd8c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800bd8e:	2300      	movs	r3, #0
 800bd90:	60fb      	str	r3, [r7, #12]
 800bd92:	2300      	movs	r3, #0
 800bd94:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	2100      	movs	r1, #0
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	f002 fe36 	bl	800ea0e <SDMMC_GetResponse>
 800bda2:	4603      	mov	r3, r0
 800bda4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bda8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bdac:	d102      	bne.n	800bdb4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bdae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bdb2:	e02f      	b.n	800be14 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800bdb4:	f107 030c 	add.w	r3, r7, #12
 800bdb8:	4619      	mov	r1, r3
 800bdba:	6878      	ldr	r0, [r7, #4]
 800bdbc:	f000 f82e 	bl	800be1c <SD_FindSCR>
 800bdc0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bdc2:	697b      	ldr	r3, [r7, #20]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d001      	beq.n	800bdcc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800bdc8:	697b      	ldr	r3, [r7, #20]
 800bdca:	e023      	b.n	800be14 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bdcc:	693b      	ldr	r3, [r7, #16]
 800bdce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d01c      	beq.n	800be10 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681a      	ldr	r2, [r3, #0]
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bdde:	041b      	lsls	r3, r3, #16
 800bde0:	4619      	mov	r1, r3
 800bde2:	4610      	mov	r0, r2
 800bde4:	f002 ff7e 	bl	800ece4 <SDMMC_CmdAppCommand>
 800bde8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bdea:	697b      	ldr	r3, [r7, #20]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d001      	beq.n	800bdf4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800bdf0:	697b      	ldr	r3, [r7, #20]
 800bdf2:	e00f      	b.n	800be14 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	2100      	movs	r1, #0
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f002 ffb8 	bl	800ed70 <SDMMC_CmdBusWidth>
 800be00:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800be02:	697b      	ldr	r3, [r7, #20]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d001      	beq.n	800be0c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800be08:	697b      	ldr	r3, [r7, #20]
 800be0a:	e003      	b.n	800be14 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800be0c:	2300      	movs	r3, #0
 800be0e:	e001      	b.n	800be14 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800be10:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800be14:	4618      	mov	r0, r3
 800be16:	3718      	adds	r7, #24
 800be18:	46bd      	mov	sp, r7
 800be1a:	bd80      	pop	{r7, pc}

0800be1c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800be1c:	b590      	push	{r4, r7, lr}
 800be1e:	b08f      	sub	sp, #60	; 0x3c
 800be20:	af00      	add	r7, sp, #0
 800be22:	6078      	str	r0, [r7, #4]
 800be24:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800be26:	f7fb f8b7 	bl	8006f98 <HAL_GetTick>
 800be2a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800be2c:	2300      	movs	r3, #0
 800be2e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800be30:	2300      	movs	r3, #0
 800be32:	60bb      	str	r3, [r7, #8]
 800be34:	2300      	movs	r3, #0
 800be36:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800be38:	683b      	ldr	r3, [r7, #0]
 800be3a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	2108      	movs	r1, #8
 800be42:	4618      	mov	r0, r3
 800be44:	f002 fe22 	bl	800ea8c <SDMMC_CmdBlockLength>
 800be48:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800be4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d001      	beq.n	800be54 <SD_FindSCR+0x38>
  {
    return errorstate;
 800be50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be52:	e0a9      	b.n	800bfa8 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681a      	ldr	r2, [r3, #0]
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be5c:	041b      	lsls	r3, r3, #16
 800be5e:	4619      	mov	r1, r3
 800be60:	4610      	mov	r0, r2
 800be62:	f002 ff3f 	bl	800ece4 <SDMMC_CmdAppCommand>
 800be66:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800be68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d001      	beq.n	800be72 <SD_FindSCR+0x56>
  {
    return errorstate;
 800be6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be70:	e09a      	b.n	800bfa8 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800be72:	f04f 33ff 	mov.w	r3, #4294967295
 800be76:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800be78:	2308      	movs	r3, #8
 800be7a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800be7c:	2330      	movs	r3, #48	; 0x30
 800be7e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800be80:	2302      	movs	r3, #2
 800be82:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800be84:	2300      	movs	r3, #0
 800be86:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800be88:	2301      	movs	r3, #1
 800be8a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	f107 0210 	add.w	r2, r7, #16
 800be94:	4611      	mov	r1, r2
 800be96:	4618      	mov	r0, r3
 800be98:	f002 fdcc 	bl	800ea34 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	4618      	mov	r0, r3
 800bea2:	f002 ff87 	bl	800edb4 <SDMMC_CmdSendSCR>
 800bea6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800bea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d022      	beq.n	800bef4 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800beae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beb0:	e07a      	b.n	800bfa8 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800beb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d00e      	beq.n	800bede <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	6819      	ldr	r1, [r3, #0]
 800bec4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bec6:	009b      	lsls	r3, r3, #2
 800bec8:	f107 0208 	add.w	r2, r7, #8
 800becc:	18d4      	adds	r4, r2, r3
 800bece:	4608      	mov	r0, r1
 800bed0:	f002 fd2a 	bl	800e928 <SDMMC_ReadFIFO>
 800bed4:	4603      	mov	r3, r0
 800bed6:	6023      	str	r3, [r4, #0]
      index++;
 800bed8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800beda:	3301      	adds	r3, #1
 800bedc:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800bede:	f7fb f85b 	bl	8006f98 <HAL_GetTick>
 800bee2:	4602      	mov	r2, r0
 800bee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bee6:	1ad3      	subs	r3, r2, r3
 800bee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beec:	d102      	bne.n	800bef4 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800beee:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bef2:	e059      	b.n	800bfa8 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800befa:	f240 432a 	movw	r3, #1066	; 0x42a
 800befe:	4013      	ands	r3, r2
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d0d6      	beq.n	800beb2 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf0a:	f003 0308 	and.w	r3, r3, #8
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d005      	beq.n	800bf1e <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	2208      	movs	r2, #8
 800bf18:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800bf1a:	2308      	movs	r3, #8
 800bf1c:	e044      	b.n	800bfa8 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf24:	f003 0302 	and.w	r3, r3, #2
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d005      	beq.n	800bf38 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	2202      	movs	r2, #2
 800bf32:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800bf34:	2302      	movs	r3, #2
 800bf36:	e037      	b.n	800bfa8 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf3e:	f003 0320 	and.w	r3, r3, #32
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d005      	beq.n	800bf52 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	2220      	movs	r2, #32
 800bf4c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800bf4e:	2320      	movs	r3, #32
 800bf50:	e02a      	b.n	800bfa8 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	f240 523a 	movw	r2, #1338	; 0x53a
 800bf5a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	061a      	lsls	r2, r3, #24
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	021b      	lsls	r3, r3, #8
 800bf64:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bf68:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	0a1b      	lsrs	r3, r3, #8
 800bf6e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bf72:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	0e1b      	lsrs	r3, r3, #24
 800bf78:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bf7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf7c:	601a      	str	r2, [r3, #0]
    scr++;
 800bf7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf80:	3304      	adds	r3, #4
 800bf82:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bf84:	68bb      	ldr	r3, [r7, #8]
 800bf86:	061a      	lsls	r2, r3, #24
 800bf88:	68bb      	ldr	r3, [r7, #8]
 800bf8a:	021b      	lsls	r3, r3, #8
 800bf8c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bf90:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800bf92:	68bb      	ldr	r3, [r7, #8]
 800bf94:	0a1b      	lsrs	r3, r3, #8
 800bf96:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bf9a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800bf9c:	68bb      	ldr	r3, [r7, #8]
 800bf9e:	0e1b      	lsrs	r3, r3, #24
 800bfa0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bfa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800bfa6:	2300      	movs	r3, #0
}
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	373c      	adds	r7, #60	; 0x3c
 800bfac:	46bd      	mov	sp, r7
 800bfae:	bd90      	pop	{r4, r7, pc}

0800bfb0 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b086      	sub	sp, #24
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfbc:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfc2:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800bfc4:	693b      	ldr	r3, [r7, #16]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d03f      	beq.n	800c04a <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800bfca:	2300      	movs	r3, #0
 800bfcc:	617b      	str	r3, [r7, #20]
 800bfce:	e033      	b.n	800c038 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	f002 fca7 	bl	800e928 <SDMMC_ReadFIFO>
 800bfda:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800bfdc:	68bb      	ldr	r3, [r7, #8]
 800bfde:	b2da      	uxtb	r2, r3
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	3301      	adds	r3, #1
 800bfe8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800bfea:	693b      	ldr	r3, [r7, #16]
 800bfec:	3b01      	subs	r3, #1
 800bfee:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800bff0:	68bb      	ldr	r3, [r7, #8]
 800bff2:	0a1b      	lsrs	r3, r3, #8
 800bff4:	b2da      	uxtb	r2, r3
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	701a      	strb	r2, [r3, #0]
      tmp++;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	3301      	adds	r3, #1
 800bffe:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	3b01      	subs	r3, #1
 800c004:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800c006:	68bb      	ldr	r3, [r7, #8]
 800c008:	0c1b      	lsrs	r3, r3, #16
 800c00a:	b2da      	uxtb	r2, r3
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	3301      	adds	r3, #1
 800c014:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c016:	693b      	ldr	r3, [r7, #16]
 800c018:	3b01      	subs	r3, #1
 800c01a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800c01c:	68bb      	ldr	r3, [r7, #8]
 800c01e:	0e1b      	lsrs	r3, r3, #24
 800c020:	b2da      	uxtb	r2, r3
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	3301      	adds	r3, #1
 800c02a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c02c:	693b      	ldr	r3, [r7, #16]
 800c02e:	3b01      	subs	r3, #1
 800c030:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800c032:	697b      	ldr	r3, [r7, #20]
 800c034:	3301      	adds	r3, #1
 800c036:	617b      	str	r3, [r7, #20]
 800c038:	697b      	ldr	r3, [r7, #20]
 800c03a:	2b07      	cmp	r3, #7
 800c03c:	d9c8      	bls.n	800bfd0 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	68fa      	ldr	r2, [r7, #12]
 800c042:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	693a      	ldr	r2, [r7, #16]
 800c048:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800c04a:	bf00      	nop
 800c04c:	3718      	adds	r7, #24
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}

0800c052 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800c052:	b580      	push	{r7, lr}
 800c054:	b086      	sub	sp, #24
 800c056:	af00      	add	r7, sp, #0
 800c058:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	6a1b      	ldr	r3, [r3, #32]
 800c05e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c064:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800c066:	693b      	ldr	r3, [r7, #16]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d043      	beq.n	800c0f4 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800c06c:	2300      	movs	r3, #0
 800c06e:	617b      	str	r3, [r7, #20]
 800c070:	e037      	b.n	800c0e2 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	781b      	ldrb	r3, [r3, #0]
 800c076:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	3301      	adds	r3, #1
 800c07c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c07e:	693b      	ldr	r3, [r7, #16]
 800c080:	3b01      	subs	r3, #1
 800c082:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	781b      	ldrb	r3, [r3, #0]
 800c088:	021a      	lsls	r2, r3, #8
 800c08a:	68bb      	ldr	r3, [r7, #8]
 800c08c:	4313      	orrs	r3, r2
 800c08e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	3301      	adds	r3, #1
 800c094:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c096:	693b      	ldr	r3, [r7, #16]
 800c098:	3b01      	subs	r3, #1
 800c09a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	781b      	ldrb	r3, [r3, #0]
 800c0a0:	041a      	lsls	r2, r3, #16
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	4313      	orrs	r3, r2
 800c0a6:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	3301      	adds	r3, #1
 800c0ac:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c0ae:	693b      	ldr	r3, [r7, #16]
 800c0b0:	3b01      	subs	r3, #1
 800c0b2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	781b      	ldrb	r3, [r3, #0]
 800c0b8:	061a      	lsls	r2, r3, #24
 800c0ba:	68bb      	ldr	r3, [r7, #8]
 800c0bc:	4313      	orrs	r3, r2
 800c0be:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	3301      	adds	r3, #1
 800c0c4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c0c6:	693b      	ldr	r3, [r7, #16]
 800c0c8:	3b01      	subs	r3, #1
 800c0ca:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	f107 0208 	add.w	r2, r7, #8
 800c0d4:	4611      	mov	r1, r2
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	f002 fc33 	bl	800e942 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800c0dc:	697b      	ldr	r3, [r7, #20]
 800c0de:	3301      	adds	r3, #1
 800c0e0:	617b      	str	r3, [r7, #20]
 800c0e2:	697b      	ldr	r3, [r7, #20]
 800c0e4:	2b07      	cmp	r3, #7
 800c0e6:	d9c4      	bls.n	800c072 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	68fa      	ldr	r2, [r7, #12]
 800c0ec:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	693a      	ldr	r2, [r7, #16]
 800c0f2:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800c0f4:	bf00      	nop
 800c0f6:	3718      	adds	r7, #24
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	bd80      	pop	{r7, pc}

0800c0fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b084      	sub	sp, #16
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d101      	bne.n	800c10e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c10a:	2301      	movs	r3, #1
 800c10c:	e084      	b.n	800c218 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	2200      	movs	r2, #0
 800c112:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c11a:	b2db      	uxtb	r3, r3
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d106      	bne.n	800c12e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	2200      	movs	r2, #0
 800c124:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c128:	6878      	ldr	r0, [r7, #4]
 800c12a:	f7f9 f83b 	bl	80051a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	2202      	movs	r2, #2
 800c132:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	681a      	ldr	r2, [r3, #0]
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c144:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	68db      	ldr	r3, [r3, #12]
 800c14a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c14e:	d902      	bls.n	800c156 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c150:	2300      	movs	r3, #0
 800c152:	60fb      	str	r3, [r7, #12]
 800c154:	e002      	b.n	800c15c <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c156:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c15a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	68db      	ldr	r3, [r3, #12]
 800c160:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800c164:	d007      	beq.n	800c176 <HAL_SPI_Init+0x7a>
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	68db      	ldr	r3, [r3, #12]
 800c16a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c16e:	d002      	beq.n	800c176 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	2200      	movs	r2, #0
 800c174:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d10b      	bne.n	800c196 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	68db      	ldr	r3, [r3, #12]
 800c182:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c186:	d903      	bls.n	800c190 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2202      	movs	r2, #2
 800c18c:	631a      	str	r2, [r3, #48]	; 0x30
 800c18e:	e002      	b.n	800c196 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	2201      	movs	r2, #1
 800c194:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	685a      	ldr	r2, [r3, #4]
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	689b      	ldr	r3, [r3, #8]
 800c19e:	431a      	orrs	r2, r3
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	691b      	ldr	r3, [r3, #16]
 800c1a4:	431a      	orrs	r2, r3
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	695b      	ldr	r3, [r3, #20]
 800c1aa:	431a      	orrs	r2, r3
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	699b      	ldr	r3, [r3, #24]
 800c1b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c1b4:	431a      	orrs	r2, r3
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	69db      	ldr	r3, [r3, #28]
 800c1ba:	431a      	orrs	r2, r3
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	6a1b      	ldr	r3, [r3, #32]
 800c1c0:	ea42 0103 	orr.w	r1, r2, r3
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	430a      	orrs	r2, r1
 800c1ce:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	699b      	ldr	r3, [r3, #24]
 800c1d4:	0c1b      	lsrs	r3, r3, #16
 800c1d6:	f003 0204 	and.w	r2, r3, #4
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1de:	431a      	orrs	r2, r3
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c1e4:	431a      	orrs	r2, r3
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	68db      	ldr	r3, [r3, #12]
 800c1ea:	ea42 0103 	orr.w	r1, r2, r3
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	68fa      	ldr	r2, [r7, #12]
 800c1f4:	430a      	orrs	r2, r1
 800c1f6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	69da      	ldr	r2, [r3, #28]
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c206:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2200      	movs	r2, #0
 800c20c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	2201      	movs	r2, #1
 800c212:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800c216:	2300      	movs	r3, #0
}
 800c218:	4618      	mov	r0, r3
 800c21a:	3710      	adds	r7, #16
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}

0800c220 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800c220:	b580      	push	{r7, lr}
 800c222:	b086      	sub	sp, #24
 800c224:	af00      	add	r7, sp, #0
 800c226:	60f8      	str	r0, [r7, #12]
 800c228:	60b9      	str	r1, [r7, #8]
 800c22a:	4613      	mov	r3, r2
 800c22c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c22e:	2300      	movs	r3, #0
 800c230:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	689b      	ldr	r3, [r3, #8]
 800c236:	2b00      	cmp	r3, #0
 800c238:	d110      	bne.n	800c25c <HAL_SPI_Receive_DMA+0x3c>
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	685b      	ldr	r3, [r3, #4]
 800c23e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c242:	d10b      	bne.n	800c25c <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	2204      	movs	r2, #4
 800c248:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800c24c:	88fb      	ldrh	r3, [r7, #6]
 800c24e:	68ba      	ldr	r2, [r7, #8]
 800c250:	68b9      	ldr	r1, [r7, #8]
 800c252:	68f8      	ldr	r0, [r7, #12]
 800c254:	f000 f900 	bl	800c458 <HAL_SPI_TransmitReceive_DMA>
 800c258:	4603      	mov	r3, r0
 800c25a:	e0f3      	b.n	800c444 <HAL_SPI_Receive_DMA+0x224>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c262:	2b01      	cmp	r3, #1
 800c264:	d101      	bne.n	800c26a <HAL_SPI_Receive_DMA+0x4a>
 800c266:	2302      	movs	r3, #2
 800c268:	e0ec      	b.n	800c444 <HAL_SPI_Receive_DMA+0x224>
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	2201      	movs	r2, #1
 800c26e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c278:	b2db      	uxtb	r3, r3
 800c27a:	2b01      	cmp	r3, #1
 800c27c:	d002      	beq.n	800c284 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 800c27e:	2302      	movs	r3, #2
 800c280:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c282:	e0da      	b.n	800c43a <HAL_SPI_Receive_DMA+0x21a>
  }

  if ((pData == NULL) || (Size == 0U))
 800c284:	68bb      	ldr	r3, [r7, #8]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d002      	beq.n	800c290 <HAL_SPI_Receive_DMA+0x70>
 800c28a:	88fb      	ldrh	r3, [r7, #6]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d102      	bne.n	800c296 <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 800c290:	2301      	movs	r3, #1
 800c292:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c294:	e0d1      	b.n	800c43a <HAL_SPI_Receive_DMA+0x21a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	2204      	movs	r2, #4
 800c29a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	2200      	movs	r2, #0
 800c2a2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	68ba      	ldr	r2, [r7, #8]
 800c2a8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	88fa      	ldrh	r2, [r7, #6]
 800c2ae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	88fa      	ldrh	r2, [r7, #6]
 800c2b6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	2200      	movs	r2, #0
 800c2be:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	689b      	ldr	r3, [r3, #8]
 800c2d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c2da:	d107      	bne.n	800c2ec <HAL_SPI_Receive_DMA+0xcc>
  {
    SPI_1LINE_RX(hspi);
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	681a      	ldr	r2, [r3, #0]
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c2ea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	685a      	ldr	r2, [r3, #4]
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c2fa:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	68db      	ldr	r3, [r3, #12]
 800c300:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c304:	d908      	bls.n	800c318 <HAL_SPI_Receive_DMA+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	685a      	ldr	r2, [r3, #4]
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c314:	605a      	str	r2, [r3, #4]
 800c316:	e042      	b.n	800c39e <HAL_SPI_Receive_DMA+0x17e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	685a      	ldr	r2, [r3, #4]
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c326:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c32c:	699b      	ldr	r3, [r3, #24]
 800c32e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c332:	d134      	bne.n	800c39e <HAL_SPI_Receive_DMA+0x17e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	685a      	ldr	r2, [r3, #4]
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c342:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c34a:	b29b      	uxth	r3, r3
 800c34c:	f003 0301 	and.w	r3, r3, #1
 800c350:	2b00      	cmp	r3, #0
 800c352:	d111      	bne.n	800c378 <HAL_SPI_Receive_DMA+0x158>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	685a      	ldr	r2, [r3, #4]
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c362:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c36a:	b29b      	uxth	r3, r3
 800c36c:	085b      	lsrs	r3, r3, #1
 800c36e:	b29a      	uxth	r2, r3
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c376:	e012      	b.n	800c39e <HAL_SPI_Receive_DMA+0x17e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	685a      	ldr	r2, [r3, #4]
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c386:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c38e:	b29b      	uxth	r3, r3
 800c390:	085b      	lsrs	r3, r3, #1
 800c392:	b29b      	uxth	r3, r3
 800c394:	3301      	adds	r3, #1
 800c396:	b29a      	uxth	r2, r3
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3a2:	4a2a      	ldr	r2, [pc, #168]	; (800c44c <HAL_SPI_Receive_DMA+0x22c>)
 800c3a4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3aa:	4a29      	ldr	r2, [pc, #164]	; (800c450 <HAL_SPI_Receive_DMA+0x230>)
 800c3ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3b2:	4a28      	ldr	r2, [pc, #160]	; (800c454 <HAL_SPI_Receive_DMA+0x234>)
 800c3b4:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	330c      	adds	r3, #12
 800c3c8:	4619      	mov	r1, r3
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3ce:	461a      	mov	r2, r3
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c3d6:	b29b      	uxth	r3, r3
 800c3d8:	f7fb fbfc 	bl	8007bd4 <HAL_DMA_Start_IT>
 800c3dc:	4603      	mov	r3, r0
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d00c      	beq.n	800c3fc <HAL_SPI_Receive_DMA+0x1dc>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c3e6:	f043 0210 	orr.w	r2, r3, #16
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c3ee:	2301      	movs	r3, #1
 800c3f0:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	2201      	movs	r2, #1
 800c3f6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800c3fa:	e01e      	b.n	800c43a <HAL_SPI_Receive_DMA+0x21a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c406:	2b40      	cmp	r3, #64	; 0x40
 800c408:	d007      	beq.n	800c41a <HAL_SPI_Receive_DMA+0x1fa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	681a      	ldr	r2, [r3, #0]
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c418:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	685a      	ldr	r2, [r3, #4]
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	f042 0220 	orr.w	r2, r2, #32
 800c428:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	685a      	ldr	r2, [r3, #4]
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	f042 0201 	orr.w	r2, r2, #1
 800c438:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	2200      	movs	r2, #0
 800c43e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c442:	7dfb      	ldrb	r3, [r7, #23]
}
 800c444:	4618      	mov	r0, r3
 800c446:	3718      	adds	r7, #24
 800c448:	46bd      	mov	sp, r7
 800c44a:	bd80      	pop	{r7, pc}
 800c44c:	0800cad9 	.word	0x0800cad9
 800c450:	0800c9c1 	.word	0x0800c9c1
 800c454:	0800cb11 	.word	0x0800cb11

0800c458 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b086      	sub	sp, #24
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	60f8      	str	r0, [r7, #12]
 800c460:	60b9      	str	r1, [r7, #8]
 800c462:	607a      	str	r2, [r7, #4]
 800c464:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c466:	2300      	movs	r3, #0
 800c468:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c470:	2b01      	cmp	r3, #1
 800c472:	d101      	bne.n	800c478 <HAL_SPI_TransmitReceive_DMA+0x20>
 800c474:	2302      	movs	r3, #2
 800c476:	e16c      	b.n	800c752 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	2201      	movs	r2, #1
 800c47c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c486:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	685b      	ldr	r3, [r3, #4]
 800c48c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800c48e:	7dbb      	ldrb	r3, [r7, #22]
 800c490:	2b01      	cmp	r3, #1
 800c492:	d00d      	beq.n	800c4b0 <HAL_SPI_TransmitReceive_DMA+0x58>
 800c494:	693b      	ldr	r3, [r7, #16]
 800c496:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c49a:	d106      	bne.n	800c4aa <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	689b      	ldr	r3, [r3, #8]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d102      	bne.n	800c4aa <HAL_SPI_TransmitReceive_DMA+0x52>
 800c4a4:	7dbb      	ldrb	r3, [r7, #22]
 800c4a6:	2b04      	cmp	r3, #4
 800c4a8:	d002      	beq.n	800c4b0 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800c4aa:	2302      	movs	r3, #2
 800c4ac:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c4ae:	e14b      	b.n	800c748 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c4b0:	68bb      	ldr	r3, [r7, #8]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d005      	beq.n	800c4c2 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d002      	beq.n	800c4c2 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800c4bc:	887b      	ldrh	r3, [r7, #2]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d102      	bne.n	800c4c8 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800c4c2:	2301      	movs	r3, #1
 800c4c4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c4c6:	e13f      	b.n	800c748 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c4ce:	b2db      	uxtb	r3, r3
 800c4d0:	2b04      	cmp	r3, #4
 800c4d2:	d003      	beq.n	800c4dc <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	2205      	movs	r2, #5
 800c4d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	2200      	movs	r2, #0
 800c4e0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	68ba      	ldr	r2, [r7, #8]
 800c4e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	887a      	ldrh	r2, [r7, #2]
 800c4ec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	887a      	ldrh	r2, [r7, #2]
 800c4f2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	687a      	ldr	r2, [r7, #4]
 800c4f8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	887a      	ldrh	r2, [r7, #2]
 800c4fe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	887a      	ldrh	r2, [r7, #2]
 800c506:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	2200      	movs	r2, #0
 800c50e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	2200      	movs	r2, #0
 800c514:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	685a      	ldr	r2, [r3, #4]
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 800c524:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	68db      	ldr	r3, [r3, #12]
 800c52a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c52e:	d908      	bls.n	800c542 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	685a      	ldr	r2, [r3, #4]
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c53e:	605a      	str	r2, [r3, #4]
 800c540:	e06f      	b.n	800c622 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	685a      	ldr	r2, [r3, #4]
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c550:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c556:	699b      	ldr	r3, [r3, #24]
 800c558:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c55c:	d126      	bne.n	800c5ac <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800c562:	f003 0301 	and.w	r3, r3, #1
 800c566:	2b00      	cmp	r3, #0
 800c568:	d10f      	bne.n	800c58a <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	685a      	ldr	r2, [r3, #4]
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c578:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c57e:	b29b      	uxth	r3, r3
 800c580:	085b      	lsrs	r3, r3, #1
 800c582:	b29a      	uxth	r2, r3
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c588:	e010      	b.n	800c5ac <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	685a      	ldr	r2, [r3, #4]
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c598:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c59e:	b29b      	uxth	r3, r3
 800c5a0:	085b      	lsrs	r3, r3, #1
 800c5a2:	b29b      	uxth	r3, r3
 800c5a4:	3301      	adds	r3, #1
 800c5a6:	b29a      	uxth	r2, r3
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c5b0:	699b      	ldr	r3, [r3, #24]
 800c5b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c5b6:	d134      	bne.n	800c622 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	685a      	ldr	r2, [r3, #4]
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c5c6:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c5ce:	b29b      	uxth	r3, r3
 800c5d0:	f003 0301 	and.w	r3, r3, #1
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d111      	bne.n	800c5fc <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	685a      	ldr	r2, [r3, #4]
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c5e6:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c5ee:	b29b      	uxth	r3, r3
 800c5f0:	085b      	lsrs	r3, r3, #1
 800c5f2:	b29a      	uxth	r2, r3
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c5fa:	e012      	b.n	800c622 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	685a      	ldr	r2, [r3, #4]
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c60a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c612:	b29b      	uxth	r3, r3
 800c614:	085b      	lsrs	r3, r3, #1
 800c616:	b29b      	uxth	r3, r3
 800c618:	3301      	adds	r3, #1
 800c61a:	b29a      	uxth	r2, r3
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c628:	b2db      	uxtb	r3, r3
 800c62a:	2b04      	cmp	r3, #4
 800c62c:	d108      	bne.n	800c640 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c632:	4a4a      	ldr	r2, [pc, #296]	; (800c75c <HAL_SPI_TransmitReceive_DMA+0x304>)
 800c634:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c63a:	4a49      	ldr	r2, [pc, #292]	; (800c760 <HAL_SPI_TransmitReceive_DMA+0x308>)
 800c63c:	63da      	str	r2, [r3, #60]	; 0x3c
 800c63e:	e007      	b.n	800c650 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c644:	4a47      	ldr	r2, [pc, #284]	; (800c764 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 800c646:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c64c:	4a46      	ldr	r2, [pc, #280]	; (800c768 <HAL_SPI_TransmitReceive_DMA+0x310>)
 800c64e:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c654:	4a45      	ldr	r2, [pc, #276]	; (800c76c <HAL_SPI_TransmitReceive_DMA+0x314>)
 800c656:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c65c:	2200      	movs	r2, #0
 800c65e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	330c      	adds	r3, #12
 800c66a:	4619      	mov	r1, r3
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c670:	461a      	mov	r2, r3
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c678:	b29b      	uxth	r3, r3
 800c67a:	f7fb faab 	bl	8007bd4 <HAL_DMA_Start_IT>
 800c67e:	4603      	mov	r3, r0
 800c680:	2b00      	cmp	r3, #0
 800c682:	d00c      	beq.n	800c69e <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c688:	f043 0210 	orr.w	r2, r3, #16
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c690:	2301      	movs	r3, #1
 800c692:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	2201      	movs	r2, #1
 800c698:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800c69c:	e054      	b.n	800c748 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	685a      	ldr	r2, [r3, #4]
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	f042 0201 	orr.w	r2, r2, #1
 800c6ac:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6b2:	2200      	movs	r2, #0
 800c6b4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6ba:	2200      	movs	r2, #0
 800c6bc:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6d6:	4619      	mov	r1, r3
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	330c      	adds	r3, #12
 800c6de:	461a      	mov	r2, r3
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6e4:	b29b      	uxth	r3, r3
 800c6e6:	f7fb fa75 	bl	8007bd4 <HAL_DMA_Start_IT>
 800c6ea:	4603      	mov	r3, r0
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d00c      	beq.n	800c70a <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c6f4:	f043 0210 	orr.w	r2, r3, #16
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	2201      	movs	r2, #1
 800c704:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800c708:	e01e      	b.n	800c748 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c714:	2b40      	cmp	r3, #64	; 0x40
 800c716:	d007      	beq.n	800c728 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	681a      	ldr	r2, [r3, #0]
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c726:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	685a      	ldr	r2, [r3, #4]
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	f042 0220 	orr.w	r2, r2, #32
 800c736:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	685a      	ldr	r2, [r3, #4]
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f042 0202 	orr.w	r2, r2, #2
 800c746:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	2200      	movs	r2, #0
 800c74c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c750:	7dfb      	ldrb	r3, [r7, #23]
}
 800c752:	4618      	mov	r0, r3
 800c754:	3718      	adds	r7, #24
 800c756:	46bd      	mov	sp, r7
 800c758:	bd80      	pop	{r7, pc}
 800c75a:	bf00      	nop
 800c75c:	0800cad9 	.word	0x0800cad9
 800c760:	0800c9c1 	.word	0x0800c9c1
 800c764:	0800caf5 	.word	0x0800caf5
 800c768:	0800ca47 	.word	0x0800ca47
 800c76c:	0800cb11 	.word	0x0800cb11

0800c770 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b088      	sub	sp, #32
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	685b      	ldr	r3, [r3, #4]
 800c77e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	689b      	ldr	r3, [r3, #8]
 800c786:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c788:	69bb      	ldr	r3, [r7, #24]
 800c78a:	099b      	lsrs	r3, r3, #6
 800c78c:	f003 0301 	and.w	r3, r3, #1
 800c790:	2b00      	cmp	r3, #0
 800c792:	d10f      	bne.n	800c7b4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c794:	69bb      	ldr	r3, [r7, #24]
 800c796:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d00a      	beq.n	800c7b4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c79e:	69fb      	ldr	r3, [r7, #28]
 800c7a0:	099b      	lsrs	r3, r3, #6
 800c7a2:	f003 0301 	and.w	r3, r3, #1
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d004      	beq.n	800c7b4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c7ae:	6878      	ldr	r0, [r7, #4]
 800c7b0:	4798      	blx	r3
    return;
 800c7b2:	e0d8      	b.n	800c966 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c7b4:	69bb      	ldr	r3, [r7, #24]
 800c7b6:	085b      	lsrs	r3, r3, #1
 800c7b8:	f003 0301 	and.w	r3, r3, #1
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d00a      	beq.n	800c7d6 <HAL_SPI_IRQHandler+0x66>
 800c7c0:	69fb      	ldr	r3, [r7, #28]
 800c7c2:	09db      	lsrs	r3, r3, #7
 800c7c4:	f003 0301 	and.w	r3, r3, #1
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d004      	beq.n	800c7d6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c7d0:	6878      	ldr	r0, [r7, #4]
 800c7d2:	4798      	blx	r3
    return;
 800c7d4:	e0c7      	b.n	800c966 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c7d6:	69bb      	ldr	r3, [r7, #24]
 800c7d8:	095b      	lsrs	r3, r3, #5
 800c7da:	f003 0301 	and.w	r3, r3, #1
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d10c      	bne.n	800c7fc <HAL_SPI_IRQHandler+0x8c>
 800c7e2:	69bb      	ldr	r3, [r7, #24]
 800c7e4:	099b      	lsrs	r3, r3, #6
 800c7e6:	f003 0301 	and.w	r3, r3, #1
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d106      	bne.n	800c7fc <HAL_SPI_IRQHandler+0x8c>
 800c7ee:	69bb      	ldr	r3, [r7, #24]
 800c7f0:	0a1b      	lsrs	r3, r3, #8
 800c7f2:	f003 0301 	and.w	r3, r3, #1
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	f000 80b5 	beq.w	800c966 <HAL_SPI_IRQHandler+0x1f6>
 800c7fc:	69fb      	ldr	r3, [r7, #28]
 800c7fe:	095b      	lsrs	r3, r3, #5
 800c800:	f003 0301 	and.w	r3, r3, #1
 800c804:	2b00      	cmp	r3, #0
 800c806:	f000 80ae 	beq.w	800c966 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c80a:	69bb      	ldr	r3, [r7, #24]
 800c80c:	099b      	lsrs	r3, r3, #6
 800c80e:	f003 0301 	and.w	r3, r3, #1
 800c812:	2b00      	cmp	r3, #0
 800c814:	d023      	beq.n	800c85e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c81c:	b2db      	uxtb	r3, r3
 800c81e:	2b03      	cmp	r3, #3
 800c820:	d011      	beq.n	800c846 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c826:	f043 0204 	orr.w	r2, r3, #4
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c82e:	2300      	movs	r3, #0
 800c830:	617b      	str	r3, [r7, #20]
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	68db      	ldr	r3, [r3, #12]
 800c838:	617b      	str	r3, [r7, #20]
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	689b      	ldr	r3, [r3, #8]
 800c840:	617b      	str	r3, [r7, #20]
 800c842:	697b      	ldr	r3, [r7, #20]
 800c844:	e00b      	b.n	800c85e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c846:	2300      	movs	r3, #0
 800c848:	613b      	str	r3, [r7, #16]
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	68db      	ldr	r3, [r3, #12]
 800c850:	613b      	str	r3, [r7, #16]
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	689b      	ldr	r3, [r3, #8]
 800c858:	613b      	str	r3, [r7, #16]
 800c85a:	693b      	ldr	r3, [r7, #16]
        return;
 800c85c:	e083      	b.n	800c966 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c85e:	69bb      	ldr	r3, [r7, #24]
 800c860:	095b      	lsrs	r3, r3, #5
 800c862:	f003 0301 	and.w	r3, r3, #1
 800c866:	2b00      	cmp	r3, #0
 800c868:	d014      	beq.n	800c894 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c86e:	f043 0201 	orr.w	r2, r3, #1
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c876:	2300      	movs	r3, #0
 800c878:	60fb      	str	r3, [r7, #12]
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	689b      	ldr	r3, [r3, #8]
 800c880:	60fb      	str	r3, [r7, #12]
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	681a      	ldr	r2, [r3, #0]
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c890:	601a      	str	r2, [r3, #0]
 800c892:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c894:	69bb      	ldr	r3, [r7, #24]
 800c896:	0a1b      	lsrs	r3, r3, #8
 800c898:	f003 0301 	and.w	r3, r3, #1
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d00c      	beq.n	800c8ba <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c8a4:	f043 0208 	orr.w	r2, r3, #8
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	60bb      	str	r3, [r7, #8]
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	689b      	ldr	r3, [r3, #8]
 800c8b6:	60bb      	str	r3, [r7, #8]
 800c8b8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d050      	beq.n	800c964 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	685a      	ldr	r2, [r3, #4]
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c8d0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	2201      	movs	r2, #1
 800c8d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c8da:	69fb      	ldr	r3, [r7, #28]
 800c8dc:	f003 0302 	and.w	r3, r3, #2
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d104      	bne.n	800c8ee <HAL_SPI_IRQHandler+0x17e>
 800c8e4:	69fb      	ldr	r3, [r7, #28]
 800c8e6:	f003 0301 	and.w	r3, r3, #1
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d034      	beq.n	800c958 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	685a      	ldr	r2, [r3, #4]
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	f022 0203 	bic.w	r2, r2, #3
 800c8fc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c902:	2b00      	cmp	r3, #0
 800c904:	d011      	beq.n	800c92a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c90a:	4a18      	ldr	r2, [pc, #96]	; (800c96c <HAL_SPI_IRQHandler+0x1fc>)
 800c90c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c912:	4618      	mov	r0, r3
 800c914:	f7fb fa2e 	bl	8007d74 <HAL_DMA_Abort_IT>
 800c918:	4603      	mov	r3, r0
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d005      	beq.n	800c92a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c922:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d016      	beq.n	800c960 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c936:	4a0d      	ldr	r2, [pc, #52]	; (800c96c <HAL_SPI_IRQHandler+0x1fc>)
 800c938:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c93e:	4618      	mov	r0, r3
 800c940:	f7fb fa18 	bl	8007d74 <HAL_DMA_Abort_IT>
 800c944:	4603      	mov	r3, r0
 800c946:	2b00      	cmp	r3, #0
 800c948:	d00a      	beq.n	800c960 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c94e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800c956:	e003      	b.n	800c960 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800c958:	6878      	ldr	r0, [r7, #4]
 800c95a:	f000 f827 	bl	800c9ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c95e:	e000      	b.n	800c962 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800c960:	bf00      	nop
    return;
 800c962:	bf00      	nop
 800c964:	bf00      	nop
  }
}
 800c966:	3720      	adds	r7, #32
 800c968:	46bd      	mov	sp, r7
 800c96a:	bd80      	pop	{r7, pc}
 800c96c:	0800cb51 	.word	0x0800cb51

0800c970 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c970:	b480      	push	{r7}
 800c972:	b083      	sub	sp, #12
 800c974:	af00      	add	r7, sp, #0
 800c976:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800c978:	bf00      	nop
 800c97a:	370c      	adds	r7, #12
 800c97c:	46bd      	mov	sp, r7
 800c97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c982:	4770      	bx	lr

0800c984 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c984:	b480      	push	{r7}
 800c986:	b083      	sub	sp, #12
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800c98c:	bf00      	nop
 800c98e:	370c      	adds	r7, #12
 800c990:	46bd      	mov	sp, r7
 800c992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c996:	4770      	bx	lr

0800c998 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c998:	b480      	push	{r7}
 800c99a:	b083      	sub	sp, #12
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800c9a0:	bf00      	nop
 800c9a2:	370c      	adds	r7, #12
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9aa:	4770      	bx	lr

0800c9ac <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800c9ac:	b480      	push	{r7}
 800c9ae:	b083      	sub	sp, #12
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800c9b4:	bf00      	nop
 800c9b6:	370c      	adds	r7, #12
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9be:	4770      	bx	lr

0800c9c0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c9c0:	b580      	push	{r7, lr}
 800c9c2:	b084      	sub	sp, #16
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9cc:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c9ce:	f7fa fae3 	bl	8006f98 <HAL_GetTick>
 800c9d2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c9de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c9e2:	d02a      	beq.n	800ca3a <SPI_DMAReceiveCplt+0x7a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	685a      	ldr	r2, [r3, #4]
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	f022 0220 	bic.w	r2, r2, #32
 800c9f2:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	685a      	ldr	r2, [r3, #4]
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	f022 0203 	bic.w	r2, r2, #3
 800ca02:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ca04:	68ba      	ldr	r2, [r7, #8]
 800ca06:	2164      	movs	r1, #100	; 0x64
 800ca08:	68f8      	ldr	r0, [r7, #12]
 800ca0a:	f000 f98d 	bl	800cd28 <SPI_EndRxTransaction>
 800ca0e:	4603      	mov	r3, r0
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d002      	beq.n	800ca1a <SPI_DMAReceiveCplt+0x5a>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	2220      	movs	r2, #32
 800ca18:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	2200      	movs	r2, #0
 800ca1e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	2201      	movs	r2, #1
 800ca26:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d003      	beq.n	800ca3a <SPI_DMAReceiveCplt+0x7a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800ca32:	68f8      	ldr	r0, [r7, #12]
 800ca34:	f7ff ffba 	bl	800c9ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ca38:	e002      	b.n	800ca40 <SPI_DMAReceiveCplt+0x80>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800ca3a:	68f8      	ldr	r0, [r7, #12]
 800ca3c:	f7f9 ff78 	bl	8006930 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ca40:	3710      	adds	r7, #16
 800ca42:	46bd      	mov	sp, r7
 800ca44:	bd80      	pop	{r7, pc}

0800ca46 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ca46:	b580      	push	{r7, lr}
 800ca48:	b084      	sub	sp, #16
 800ca4a:	af00      	add	r7, sp, #0
 800ca4c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca52:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ca54:	f7fa faa0 	bl	8006f98 <HAL_GetTick>
 800ca58:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca68:	d030      	beq.n	800cacc <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	685a      	ldr	r2, [r3, #4]
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	f022 0220 	bic.w	r2, r2, #32
 800ca78:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ca7a:	68ba      	ldr	r2, [r7, #8]
 800ca7c:	2164      	movs	r1, #100	; 0x64
 800ca7e:	68f8      	ldr	r0, [r7, #12]
 800ca80:	f000 f9aa 	bl	800cdd8 <SPI_EndRxTxTransaction>
 800ca84:	4603      	mov	r3, r0
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d005      	beq.n	800ca96 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ca8e:	f043 0220 	orr.w	r2, r3, #32
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	685a      	ldr	r2, [r3, #4]
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	f022 0203 	bic.w	r2, r2, #3
 800caa4:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	2200      	movs	r2, #0
 800caaa:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	2200      	movs	r2, #0
 800cab0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	2201      	movs	r2, #1
 800cab8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d003      	beq.n	800cacc <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800cac4:	68f8      	ldr	r0, [r7, #12]
 800cac6:	f7ff ff71 	bl	800c9ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800caca:	e002      	b.n	800cad2 <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800cacc:	68f8      	ldr	r0, [r7, #12]
 800cace:	f7ff ff4f 	bl	800c970 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cad2:	3710      	adds	r7, #16
 800cad4:	46bd      	mov	sp, r7
 800cad6:	bd80      	pop	{r7, pc}

0800cad8 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b084      	sub	sp, #16
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cae4:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800cae6:	68f8      	ldr	r0, [r7, #12]
 800cae8:	f7ff ff4c 	bl	800c984 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800caec:	bf00      	nop
 800caee:	3710      	adds	r7, #16
 800caf0:	46bd      	mov	sp, r7
 800caf2:	bd80      	pop	{r7, pc}

0800caf4 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800caf4:	b580      	push	{r7, lr}
 800caf6:	b084      	sub	sp, #16
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb00:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800cb02:	68f8      	ldr	r0, [r7, #12]
 800cb04:	f7ff ff48 	bl	800c998 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cb08:	bf00      	nop
 800cb0a:	3710      	adds	r7, #16
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	bd80      	pop	{r7, pc}

0800cb10 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b084      	sub	sp, #16
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb1c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	685a      	ldr	r2, [r3, #4]
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	f022 0203 	bic.w	r2, r2, #3
 800cb2c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cb32:	f043 0210 	orr.w	r2, r3, #16
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	2201      	movs	r2, #1
 800cb3e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800cb42:	68f8      	ldr	r0, [r7, #12]
 800cb44:	f7ff ff32 	bl	800c9ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cb48:	bf00      	nop
 800cb4a:	3710      	adds	r7, #16
 800cb4c:	46bd      	mov	sp, r7
 800cb4e:	bd80      	pop	{r7, pc}

0800cb50 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b084      	sub	sp, #16
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb5c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	2200      	movs	r2, #0
 800cb62:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	2200      	movs	r2, #0
 800cb6a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800cb6c:	68f8      	ldr	r0, [r7, #12]
 800cb6e:	f7ff ff1d 	bl	800c9ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cb72:	bf00      	nop
 800cb74:	3710      	adds	r7, #16
 800cb76:	46bd      	mov	sp, r7
 800cb78:	bd80      	pop	{r7, pc}

0800cb7a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cb7a:	b580      	push	{r7, lr}
 800cb7c:	b084      	sub	sp, #16
 800cb7e:	af00      	add	r7, sp, #0
 800cb80:	60f8      	str	r0, [r7, #12]
 800cb82:	60b9      	str	r1, [r7, #8]
 800cb84:	603b      	str	r3, [r7, #0]
 800cb86:	4613      	mov	r3, r2
 800cb88:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cb8a:	e04c      	b.n	800cc26 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800cb8c:	683b      	ldr	r3, [r7, #0]
 800cb8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb92:	d048      	beq.n	800cc26 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800cb94:	f7fa fa00 	bl	8006f98 <HAL_GetTick>
 800cb98:	4602      	mov	r2, r0
 800cb9a:	69bb      	ldr	r3, [r7, #24]
 800cb9c:	1ad3      	subs	r3, r2, r3
 800cb9e:	683a      	ldr	r2, [r7, #0]
 800cba0:	429a      	cmp	r2, r3
 800cba2:	d902      	bls.n	800cbaa <SPI_WaitFlagStateUntilTimeout+0x30>
 800cba4:	683b      	ldr	r3, [r7, #0]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d13d      	bne.n	800cc26 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	685a      	ldr	r2, [r3, #4]
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800cbb8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	685b      	ldr	r3, [r3, #4]
 800cbbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cbc2:	d111      	bne.n	800cbe8 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	689b      	ldr	r3, [r3, #8]
 800cbc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cbcc:	d004      	beq.n	800cbd8 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	689b      	ldr	r3, [r3, #8]
 800cbd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cbd6:	d107      	bne.n	800cbe8 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	681a      	ldr	r2, [r3, #0]
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cbe6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cbf0:	d10f      	bne.n	800cc12 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	681a      	ldr	r2, [r3, #0]
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cc00:	601a      	str	r2, [r3, #0]
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	681a      	ldr	r2, [r3, #0]
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cc10:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	2201      	movs	r2, #1
 800cc16:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	2200      	movs	r2, #0
 800cc1e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800cc22:	2303      	movs	r3, #3
 800cc24:	e00f      	b.n	800cc46 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	689a      	ldr	r2, [r3, #8]
 800cc2c:	68bb      	ldr	r3, [r7, #8]
 800cc2e:	4013      	ands	r3, r2
 800cc30:	68ba      	ldr	r2, [r7, #8]
 800cc32:	429a      	cmp	r2, r3
 800cc34:	bf0c      	ite	eq
 800cc36:	2301      	moveq	r3, #1
 800cc38:	2300      	movne	r3, #0
 800cc3a:	b2db      	uxtb	r3, r3
 800cc3c:	461a      	mov	r2, r3
 800cc3e:	79fb      	ldrb	r3, [r7, #7]
 800cc40:	429a      	cmp	r2, r3
 800cc42:	d1a3      	bne.n	800cb8c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800cc44:	2300      	movs	r3, #0
}
 800cc46:	4618      	mov	r0, r3
 800cc48:	3710      	adds	r7, #16
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	bd80      	pop	{r7, pc}

0800cc4e <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cc4e:	b580      	push	{r7, lr}
 800cc50:	b084      	sub	sp, #16
 800cc52:	af00      	add	r7, sp, #0
 800cc54:	60f8      	str	r0, [r7, #12]
 800cc56:	60b9      	str	r1, [r7, #8]
 800cc58:	607a      	str	r2, [r7, #4]
 800cc5a:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 800cc5c:	e057      	b.n	800cd0e <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800cc5e:	68bb      	ldr	r3, [r7, #8]
 800cc60:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800cc64:	d106      	bne.n	800cc74 <SPI_WaitFifoStateUntilTimeout+0x26>
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d103      	bne.n	800cc74 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	330c      	adds	r3, #12
 800cc72:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc7a:	d048      	beq.n	800cd0e <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800cc7c:	f7fa f98c 	bl	8006f98 <HAL_GetTick>
 800cc80:	4602      	mov	r2, r0
 800cc82:	69bb      	ldr	r3, [r7, #24]
 800cc84:	1ad3      	subs	r3, r2, r3
 800cc86:	683a      	ldr	r2, [r7, #0]
 800cc88:	429a      	cmp	r2, r3
 800cc8a:	d902      	bls.n	800cc92 <SPI_WaitFifoStateUntilTimeout+0x44>
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d13d      	bne.n	800cd0e <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	685a      	ldr	r2, [r3, #4]
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800cca0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	685b      	ldr	r3, [r3, #4]
 800cca6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ccaa:	d111      	bne.n	800ccd0 <SPI_WaitFifoStateUntilTimeout+0x82>
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	689b      	ldr	r3, [r3, #8]
 800ccb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ccb4:	d004      	beq.n	800ccc0 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	689b      	ldr	r3, [r3, #8]
 800ccba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ccbe:	d107      	bne.n	800ccd0 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	681a      	ldr	r2, [r3, #0]
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ccce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ccd8:	d10f      	bne.n	800ccfa <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	681a      	ldr	r2, [r3, #0]
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cce8:	601a      	str	r2, [r3, #0]
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	681a      	ldr	r2, [r3, #0]
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ccf8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	2201      	movs	r2, #1
 800ccfe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	2200      	movs	r2, #0
 800cd06:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800cd0a:	2303      	movs	r3, #3
 800cd0c:	e008      	b.n	800cd20 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	689a      	ldr	r2, [r3, #8]
 800cd14:	68bb      	ldr	r3, [r7, #8]
 800cd16:	4013      	ands	r3, r2
 800cd18:	687a      	ldr	r2, [r7, #4]
 800cd1a:	429a      	cmp	r2, r3
 800cd1c:	d19f      	bne.n	800cc5e <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800cd1e:	2300      	movs	r3, #0
}
 800cd20:	4618      	mov	r0, r3
 800cd22:	3710      	adds	r7, #16
 800cd24:	46bd      	mov	sp, r7
 800cd26:	bd80      	pop	{r7, pc}

0800cd28 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800cd28:	b580      	push	{r7, lr}
 800cd2a:	b086      	sub	sp, #24
 800cd2c:	af02      	add	r7, sp, #8
 800cd2e:	60f8      	str	r0, [r7, #12]
 800cd30:	60b9      	str	r1, [r7, #8]
 800cd32:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	685b      	ldr	r3, [r3, #4]
 800cd38:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cd3c:	d111      	bne.n	800cd62 <SPI_EndRxTransaction+0x3a>
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	689b      	ldr	r3, [r3, #8]
 800cd42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cd46:	d004      	beq.n	800cd52 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	689b      	ldr	r3, [r3, #8]
 800cd4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cd50:	d107      	bne.n	800cd62 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	681a      	ldr	r2, [r3, #0]
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cd60:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	9300      	str	r3, [sp, #0]
 800cd66:	68bb      	ldr	r3, [r7, #8]
 800cd68:	2200      	movs	r2, #0
 800cd6a:	2180      	movs	r1, #128	; 0x80
 800cd6c:	68f8      	ldr	r0, [r7, #12]
 800cd6e:	f7ff ff04 	bl	800cb7a <SPI_WaitFlagStateUntilTimeout>
 800cd72:	4603      	mov	r3, r0
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d007      	beq.n	800cd88 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd7c:	f043 0220 	orr.w	r2, r3, #32
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cd84:	2303      	movs	r3, #3
 800cd86:	e023      	b.n	800cdd0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	685b      	ldr	r3, [r3, #4]
 800cd8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cd90:	d11d      	bne.n	800cdce <SPI_EndRxTransaction+0xa6>
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	689b      	ldr	r3, [r3, #8]
 800cd96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cd9a:	d004      	beq.n	800cda6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	689b      	ldr	r3, [r3, #8]
 800cda0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cda4:	d113      	bne.n	800cdce <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	9300      	str	r3, [sp, #0]
 800cdaa:	68bb      	ldr	r3, [r7, #8]
 800cdac:	2200      	movs	r2, #0
 800cdae:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800cdb2:	68f8      	ldr	r0, [r7, #12]
 800cdb4:	f7ff ff4b 	bl	800cc4e <SPI_WaitFifoStateUntilTimeout>
 800cdb8:	4603      	mov	r3, r0
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d007      	beq.n	800cdce <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cdc2:	f043 0220 	orr.w	r2, r3, #32
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800cdca:	2303      	movs	r3, #3
 800cdcc:	e000      	b.n	800cdd0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800cdce:	2300      	movs	r3, #0
}
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	3710      	adds	r7, #16
 800cdd4:	46bd      	mov	sp, r7
 800cdd6:	bd80      	pop	{r7, pc}

0800cdd8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cdd8:	b580      	push	{r7, lr}
 800cdda:	b086      	sub	sp, #24
 800cddc:	af02      	add	r7, sp, #8
 800cdde:	60f8      	str	r0, [r7, #12]
 800cde0:	60b9      	str	r1, [r7, #8]
 800cde2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	9300      	str	r3, [sp, #0]
 800cde8:	68bb      	ldr	r3, [r7, #8]
 800cdea:	2200      	movs	r2, #0
 800cdec:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800cdf0:	68f8      	ldr	r0, [r7, #12]
 800cdf2:	f7ff ff2c 	bl	800cc4e <SPI_WaitFifoStateUntilTimeout>
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d007      	beq.n	800ce0c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ce00:	f043 0220 	orr.w	r2, r3, #32
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800ce08:	2303      	movs	r3, #3
 800ce0a:	e027      	b.n	800ce5c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	9300      	str	r3, [sp, #0]
 800ce10:	68bb      	ldr	r3, [r7, #8]
 800ce12:	2200      	movs	r2, #0
 800ce14:	2180      	movs	r1, #128	; 0x80
 800ce16:	68f8      	ldr	r0, [r7, #12]
 800ce18:	f7ff feaf 	bl	800cb7a <SPI_WaitFlagStateUntilTimeout>
 800ce1c:	4603      	mov	r3, r0
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d007      	beq.n	800ce32 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ce26:	f043 0220 	orr.w	r2, r3, #32
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800ce2e:	2303      	movs	r3, #3
 800ce30:	e014      	b.n	800ce5c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	9300      	str	r3, [sp, #0]
 800ce36:	68bb      	ldr	r3, [r7, #8]
 800ce38:	2200      	movs	r2, #0
 800ce3a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800ce3e:	68f8      	ldr	r0, [r7, #12]
 800ce40:	f7ff ff05 	bl	800cc4e <SPI_WaitFifoStateUntilTimeout>
 800ce44:	4603      	mov	r3, r0
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d007      	beq.n	800ce5a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ce4e:	f043 0220 	orr.w	r2, r3, #32
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800ce56:	2303      	movs	r3, #3
 800ce58:	e000      	b.n	800ce5c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800ce5a:	2300      	movs	r3, #0
}
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	3710      	adds	r7, #16
 800ce60:	46bd      	mov	sp, r7
 800ce62:	bd80      	pop	{r7, pc}

0800ce64 <HAL_SPIEx_FlushRxFifo>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(SPI_HandleTypeDef *hspi)
{
 800ce64:	b480      	push	{r7}
 800ce66:	b085      	sub	sp, #20
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  uint8_t  count = 0U;
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	73fb      	strb	r3, [r7, #15]
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 800ce70:	e00c      	b.n	800ce8c <HAL_SPIEx_FlushRxFifo+0x28>
  {
    count++;
 800ce72:	7bfb      	ldrb	r3, [r7, #15]
 800ce74:	3301      	adds	r3, #1
 800ce76:	73fb      	strb	r3, [r7, #15]
    tmpreg = hspi->Instance->DR;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	68db      	ldr	r3, [r3, #12]
 800ce7e:	60bb      	str	r3, [r7, #8]
    UNUSED(tmpreg); /* To avoid GCC warning */
 800ce80:	68bb      	ldr	r3, [r7, #8]
    if (count == SPI_FIFO_SIZE)
 800ce82:	7bfb      	ldrb	r3, [r7, #15]
 800ce84:	2b04      	cmp	r3, #4
 800ce86:	d101      	bne.n	800ce8c <HAL_SPIEx_FlushRxFifo+0x28>
    {
      return HAL_TIMEOUT;
 800ce88:	2303      	movs	r3, #3
 800ce8a:	e007      	b.n	800ce9c <HAL_SPIEx_FlushRxFifo+0x38>
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	689b      	ldr	r3, [r3, #8]
 800ce92:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d1eb      	bne.n	800ce72 <HAL_SPIEx_FlushRxFifo+0xe>
    }
  }
  return HAL_OK;
 800ce9a:	2300      	movs	r3, #0
}
 800ce9c:	4618      	mov	r0, r3
 800ce9e:	3714      	adds	r7, #20
 800cea0:	46bd      	mov	sp, r7
 800cea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea6:	4770      	bx	lr

0800cea8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	b082      	sub	sp, #8
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d101      	bne.n	800ceba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ceb6:	2301      	movs	r3, #1
 800ceb8:	e01d      	b.n	800cef6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cec0:	b2db      	uxtb	r3, r3
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d106      	bne.n	800ced4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	2200      	movs	r2, #0
 800ceca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cece:	6878      	ldr	r0, [r7, #4]
 800ced0:	f000 f815 	bl	800cefe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	2202      	movs	r2, #2
 800ced8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681a      	ldr	r2, [r3, #0]
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	3304      	adds	r3, #4
 800cee4:	4619      	mov	r1, r3
 800cee6:	4610      	mov	r0, r2
 800cee8:	f000 f986 	bl	800d1f8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	2201      	movs	r2, #1
 800cef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cef4:	2300      	movs	r3, #0
}
 800cef6:	4618      	mov	r0, r3
 800cef8:	3708      	adds	r7, #8
 800cefa:	46bd      	mov	sp, r7
 800cefc:	bd80      	pop	{r7, pc}

0800cefe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800cefe:	b480      	push	{r7}
 800cf00:	b083      	sub	sp, #12
 800cf02:	af00      	add	r7, sp, #0
 800cf04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800cf06:	bf00      	nop
 800cf08:	370c      	adds	r7, #12
 800cf0a:	46bd      	mov	sp, r7
 800cf0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf10:	4770      	bx	lr
	...

0800cf14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cf14:	b480      	push	{r7}
 800cf16:	b085      	sub	sp, #20
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	68da      	ldr	r2, [r3, #12]
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	f042 0201 	orr.w	r2, r2, #1
 800cf2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	689a      	ldr	r2, [r3, #8]
 800cf32:	4b0c      	ldr	r3, [pc, #48]	; (800cf64 <HAL_TIM_Base_Start_IT+0x50>)
 800cf34:	4013      	ands	r3, r2
 800cf36:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	2b06      	cmp	r3, #6
 800cf3c:	d00b      	beq.n	800cf56 <HAL_TIM_Base_Start_IT+0x42>
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cf44:	d007      	beq.n	800cf56 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	681a      	ldr	r2, [r3, #0]
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	f042 0201 	orr.w	r2, r2, #1
 800cf54:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cf56:	2300      	movs	r3, #0
}
 800cf58:	4618      	mov	r0, r3
 800cf5a:	3714      	adds	r7, #20
 800cf5c:	46bd      	mov	sp, r7
 800cf5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf62:	4770      	bx	lr
 800cf64:	00010007 	.word	0x00010007

0800cf68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b082      	sub	sp, #8
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	691b      	ldr	r3, [r3, #16]
 800cf76:	f003 0302 	and.w	r3, r3, #2
 800cf7a:	2b02      	cmp	r3, #2
 800cf7c:	d122      	bne.n	800cfc4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	68db      	ldr	r3, [r3, #12]
 800cf84:	f003 0302 	and.w	r3, r3, #2
 800cf88:	2b02      	cmp	r3, #2
 800cf8a:	d11b      	bne.n	800cfc4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	f06f 0202 	mvn.w	r2, #2
 800cf94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	2201      	movs	r2, #1
 800cf9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	699b      	ldr	r3, [r3, #24]
 800cfa2:	f003 0303 	and.w	r3, r3, #3
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d003      	beq.n	800cfb2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cfaa:	6878      	ldr	r0, [r7, #4]
 800cfac:	f000 f905 	bl	800d1ba <HAL_TIM_IC_CaptureCallback>
 800cfb0:	e005      	b.n	800cfbe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cfb2:	6878      	ldr	r0, [r7, #4]
 800cfb4:	f000 f8f7 	bl	800d1a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cfb8:	6878      	ldr	r0, [r7, #4]
 800cfba:	f000 f908 	bl	800d1ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	2200      	movs	r2, #0
 800cfc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	691b      	ldr	r3, [r3, #16]
 800cfca:	f003 0304 	and.w	r3, r3, #4
 800cfce:	2b04      	cmp	r3, #4
 800cfd0:	d122      	bne.n	800d018 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	68db      	ldr	r3, [r3, #12]
 800cfd8:	f003 0304 	and.w	r3, r3, #4
 800cfdc:	2b04      	cmp	r3, #4
 800cfde:	d11b      	bne.n	800d018 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	f06f 0204 	mvn.w	r2, #4
 800cfe8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	2202      	movs	r2, #2
 800cfee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	699b      	ldr	r3, [r3, #24]
 800cff6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d003      	beq.n	800d006 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cffe:	6878      	ldr	r0, [r7, #4]
 800d000:	f000 f8db 	bl	800d1ba <HAL_TIM_IC_CaptureCallback>
 800d004:	e005      	b.n	800d012 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d006:	6878      	ldr	r0, [r7, #4]
 800d008:	f000 f8cd 	bl	800d1a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d00c:	6878      	ldr	r0, [r7, #4]
 800d00e:	f000 f8de 	bl	800d1ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	2200      	movs	r2, #0
 800d016:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	691b      	ldr	r3, [r3, #16]
 800d01e:	f003 0308 	and.w	r3, r3, #8
 800d022:	2b08      	cmp	r3, #8
 800d024:	d122      	bne.n	800d06c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	68db      	ldr	r3, [r3, #12]
 800d02c:	f003 0308 	and.w	r3, r3, #8
 800d030:	2b08      	cmp	r3, #8
 800d032:	d11b      	bne.n	800d06c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	f06f 0208 	mvn.w	r2, #8
 800d03c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	2204      	movs	r2, #4
 800d042:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	69db      	ldr	r3, [r3, #28]
 800d04a:	f003 0303 	and.w	r3, r3, #3
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d003      	beq.n	800d05a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d052:	6878      	ldr	r0, [r7, #4]
 800d054:	f000 f8b1 	bl	800d1ba <HAL_TIM_IC_CaptureCallback>
 800d058:	e005      	b.n	800d066 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d05a:	6878      	ldr	r0, [r7, #4]
 800d05c:	f000 f8a3 	bl	800d1a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d060:	6878      	ldr	r0, [r7, #4]
 800d062:	f000 f8b4 	bl	800d1ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	2200      	movs	r2, #0
 800d06a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	691b      	ldr	r3, [r3, #16]
 800d072:	f003 0310 	and.w	r3, r3, #16
 800d076:	2b10      	cmp	r3, #16
 800d078:	d122      	bne.n	800d0c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	68db      	ldr	r3, [r3, #12]
 800d080:	f003 0310 	and.w	r3, r3, #16
 800d084:	2b10      	cmp	r3, #16
 800d086:	d11b      	bne.n	800d0c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	f06f 0210 	mvn.w	r2, #16
 800d090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2208      	movs	r2, #8
 800d096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	69db      	ldr	r3, [r3, #28]
 800d09e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d003      	beq.n	800d0ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d0a6:	6878      	ldr	r0, [r7, #4]
 800d0a8:	f000 f887 	bl	800d1ba <HAL_TIM_IC_CaptureCallback>
 800d0ac:	e005      	b.n	800d0ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d0ae:	6878      	ldr	r0, [r7, #4]
 800d0b0:	f000 f879 	bl	800d1a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d0b4:	6878      	ldr	r0, [r7, #4]
 800d0b6:	f000 f88a 	bl	800d1ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	2200      	movs	r2, #0
 800d0be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	691b      	ldr	r3, [r3, #16]
 800d0c6:	f003 0301 	and.w	r3, r3, #1
 800d0ca:	2b01      	cmp	r3, #1
 800d0cc:	d10e      	bne.n	800d0ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	68db      	ldr	r3, [r3, #12]
 800d0d4:	f003 0301 	and.w	r3, r3, #1
 800d0d8:	2b01      	cmp	r3, #1
 800d0da:	d107      	bne.n	800d0ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	f06f 0201 	mvn.w	r2, #1
 800d0e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d0e6:	6878      	ldr	r0, [r7, #4]
 800d0e8:	f7f7 fea2 	bl	8004e30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	691b      	ldr	r3, [r3, #16]
 800d0f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d0f6:	2b80      	cmp	r3, #128	; 0x80
 800d0f8:	d10e      	bne.n	800d118 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	68db      	ldr	r3, [r3, #12]
 800d100:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d104:	2b80      	cmp	r3, #128	; 0x80
 800d106:	d107      	bne.n	800d118 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d112:	6878      	ldr	r0, [r7, #4]
 800d114:	f000 f91a 	bl	800d34c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	691b      	ldr	r3, [r3, #16]
 800d11e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d122:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d126:	d10e      	bne.n	800d146 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	68db      	ldr	r3, [r3, #12]
 800d12e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d132:	2b80      	cmp	r3, #128	; 0x80
 800d134:	d107      	bne.n	800d146 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d13e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d140:	6878      	ldr	r0, [r7, #4]
 800d142:	f000 f90d 	bl	800d360 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	691b      	ldr	r3, [r3, #16]
 800d14c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d150:	2b40      	cmp	r3, #64	; 0x40
 800d152:	d10e      	bne.n	800d172 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	68db      	ldr	r3, [r3, #12]
 800d15a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d15e:	2b40      	cmp	r3, #64	; 0x40
 800d160:	d107      	bne.n	800d172 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d16a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d16c:	6878      	ldr	r0, [r7, #4]
 800d16e:	f000 f838 	bl	800d1e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	691b      	ldr	r3, [r3, #16]
 800d178:	f003 0320 	and.w	r3, r3, #32
 800d17c:	2b20      	cmp	r3, #32
 800d17e:	d10e      	bne.n	800d19e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	68db      	ldr	r3, [r3, #12]
 800d186:	f003 0320 	and.w	r3, r3, #32
 800d18a:	2b20      	cmp	r3, #32
 800d18c:	d107      	bne.n	800d19e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	f06f 0220 	mvn.w	r2, #32
 800d196:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d198:	6878      	ldr	r0, [r7, #4]
 800d19a:	f000 f8cd 	bl	800d338 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d19e:	bf00      	nop
 800d1a0:	3708      	adds	r7, #8
 800d1a2:	46bd      	mov	sp, r7
 800d1a4:	bd80      	pop	{r7, pc}

0800d1a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d1a6:	b480      	push	{r7}
 800d1a8:	b083      	sub	sp, #12
 800d1aa:	af00      	add	r7, sp, #0
 800d1ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d1ae:	bf00      	nop
 800d1b0:	370c      	adds	r7, #12
 800d1b2:	46bd      	mov	sp, r7
 800d1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b8:	4770      	bx	lr

0800d1ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d1ba:	b480      	push	{r7}
 800d1bc:	b083      	sub	sp, #12
 800d1be:	af00      	add	r7, sp, #0
 800d1c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d1c2:	bf00      	nop
 800d1c4:	370c      	adds	r7, #12
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1cc:	4770      	bx	lr

0800d1ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d1ce:	b480      	push	{r7}
 800d1d0:	b083      	sub	sp, #12
 800d1d2:	af00      	add	r7, sp, #0
 800d1d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d1d6:	bf00      	nop
 800d1d8:	370c      	adds	r7, #12
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e0:	4770      	bx	lr

0800d1e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d1e2:	b480      	push	{r7}
 800d1e4:	b083      	sub	sp, #12
 800d1e6:	af00      	add	r7, sp, #0
 800d1e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d1ea:	bf00      	nop
 800d1ec:	370c      	adds	r7, #12
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f4:	4770      	bx	lr
	...

0800d1f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d1f8:	b480      	push	{r7}
 800d1fa:	b085      	sub	sp, #20
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	6078      	str	r0, [r7, #4]
 800d200:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	4a40      	ldr	r2, [pc, #256]	; (800d30c <TIM_Base_SetConfig+0x114>)
 800d20c:	4293      	cmp	r3, r2
 800d20e:	d013      	beq.n	800d238 <TIM_Base_SetConfig+0x40>
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d216:	d00f      	beq.n	800d238 <TIM_Base_SetConfig+0x40>
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	4a3d      	ldr	r2, [pc, #244]	; (800d310 <TIM_Base_SetConfig+0x118>)
 800d21c:	4293      	cmp	r3, r2
 800d21e:	d00b      	beq.n	800d238 <TIM_Base_SetConfig+0x40>
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	4a3c      	ldr	r2, [pc, #240]	; (800d314 <TIM_Base_SetConfig+0x11c>)
 800d224:	4293      	cmp	r3, r2
 800d226:	d007      	beq.n	800d238 <TIM_Base_SetConfig+0x40>
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	4a3b      	ldr	r2, [pc, #236]	; (800d318 <TIM_Base_SetConfig+0x120>)
 800d22c:	4293      	cmp	r3, r2
 800d22e:	d003      	beq.n	800d238 <TIM_Base_SetConfig+0x40>
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	4a3a      	ldr	r2, [pc, #232]	; (800d31c <TIM_Base_SetConfig+0x124>)
 800d234:	4293      	cmp	r3, r2
 800d236:	d108      	bne.n	800d24a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d23e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d240:	683b      	ldr	r3, [r7, #0]
 800d242:	685b      	ldr	r3, [r3, #4]
 800d244:	68fa      	ldr	r2, [r7, #12]
 800d246:	4313      	orrs	r3, r2
 800d248:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	4a2f      	ldr	r2, [pc, #188]	; (800d30c <TIM_Base_SetConfig+0x114>)
 800d24e:	4293      	cmp	r3, r2
 800d250:	d02b      	beq.n	800d2aa <TIM_Base_SetConfig+0xb2>
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d258:	d027      	beq.n	800d2aa <TIM_Base_SetConfig+0xb2>
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	4a2c      	ldr	r2, [pc, #176]	; (800d310 <TIM_Base_SetConfig+0x118>)
 800d25e:	4293      	cmp	r3, r2
 800d260:	d023      	beq.n	800d2aa <TIM_Base_SetConfig+0xb2>
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	4a2b      	ldr	r2, [pc, #172]	; (800d314 <TIM_Base_SetConfig+0x11c>)
 800d266:	4293      	cmp	r3, r2
 800d268:	d01f      	beq.n	800d2aa <TIM_Base_SetConfig+0xb2>
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	4a2a      	ldr	r2, [pc, #168]	; (800d318 <TIM_Base_SetConfig+0x120>)
 800d26e:	4293      	cmp	r3, r2
 800d270:	d01b      	beq.n	800d2aa <TIM_Base_SetConfig+0xb2>
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	4a29      	ldr	r2, [pc, #164]	; (800d31c <TIM_Base_SetConfig+0x124>)
 800d276:	4293      	cmp	r3, r2
 800d278:	d017      	beq.n	800d2aa <TIM_Base_SetConfig+0xb2>
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	4a28      	ldr	r2, [pc, #160]	; (800d320 <TIM_Base_SetConfig+0x128>)
 800d27e:	4293      	cmp	r3, r2
 800d280:	d013      	beq.n	800d2aa <TIM_Base_SetConfig+0xb2>
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	4a27      	ldr	r2, [pc, #156]	; (800d324 <TIM_Base_SetConfig+0x12c>)
 800d286:	4293      	cmp	r3, r2
 800d288:	d00f      	beq.n	800d2aa <TIM_Base_SetConfig+0xb2>
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	4a26      	ldr	r2, [pc, #152]	; (800d328 <TIM_Base_SetConfig+0x130>)
 800d28e:	4293      	cmp	r3, r2
 800d290:	d00b      	beq.n	800d2aa <TIM_Base_SetConfig+0xb2>
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	4a25      	ldr	r2, [pc, #148]	; (800d32c <TIM_Base_SetConfig+0x134>)
 800d296:	4293      	cmp	r3, r2
 800d298:	d007      	beq.n	800d2aa <TIM_Base_SetConfig+0xb2>
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	4a24      	ldr	r2, [pc, #144]	; (800d330 <TIM_Base_SetConfig+0x138>)
 800d29e:	4293      	cmp	r3, r2
 800d2a0:	d003      	beq.n	800d2aa <TIM_Base_SetConfig+0xb2>
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	4a23      	ldr	r2, [pc, #140]	; (800d334 <TIM_Base_SetConfig+0x13c>)
 800d2a6:	4293      	cmp	r3, r2
 800d2a8:	d108      	bne.n	800d2bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d2b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	68db      	ldr	r3, [r3, #12]
 800d2b6:	68fa      	ldr	r2, [r7, #12]
 800d2b8:	4313      	orrs	r3, r2
 800d2ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	695b      	ldr	r3, [r3, #20]
 800d2c6:	4313      	orrs	r3, r2
 800d2c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	68fa      	ldr	r2, [r7, #12]
 800d2ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d2d0:	683b      	ldr	r3, [r7, #0]
 800d2d2:	689a      	ldr	r2, [r3, #8]
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	681a      	ldr	r2, [r3, #0]
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	4a0a      	ldr	r2, [pc, #40]	; (800d30c <TIM_Base_SetConfig+0x114>)
 800d2e4:	4293      	cmp	r3, r2
 800d2e6:	d003      	beq.n	800d2f0 <TIM_Base_SetConfig+0xf8>
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	4a0c      	ldr	r2, [pc, #48]	; (800d31c <TIM_Base_SetConfig+0x124>)
 800d2ec:	4293      	cmp	r3, r2
 800d2ee:	d103      	bne.n	800d2f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d2f0:	683b      	ldr	r3, [r7, #0]
 800d2f2:	691a      	ldr	r2, [r3, #16]
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2201      	movs	r2, #1
 800d2fc:	615a      	str	r2, [r3, #20]
}
 800d2fe:	bf00      	nop
 800d300:	3714      	adds	r7, #20
 800d302:	46bd      	mov	sp, r7
 800d304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d308:	4770      	bx	lr
 800d30a:	bf00      	nop
 800d30c:	40010000 	.word	0x40010000
 800d310:	40000400 	.word	0x40000400
 800d314:	40000800 	.word	0x40000800
 800d318:	40000c00 	.word	0x40000c00
 800d31c:	40010400 	.word	0x40010400
 800d320:	40014000 	.word	0x40014000
 800d324:	40014400 	.word	0x40014400
 800d328:	40014800 	.word	0x40014800
 800d32c:	40001800 	.word	0x40001800
 800d330:	40001c00 	.word	0x40001c00
 800d334:	40002000 	.word	0x40002000

0800d338 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d338:	b480      	push	{r7}
 800d33a:	b083      	sub	sp, #12
 800d33c:	af00      	add	r7, sp, #0
 800d33e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d340:	bf00      	nop
 800d342:	370c      	adds	r7, #12
 800d344:	46bd      	mov	sp, r7
 800d346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d34a:	4770      	bx	lr

0800d34c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d34c:	b480      	push	{r7}
 800d34e:	b083      	sub	sp, #12
 800d350:	af00      	add	r7, sp, #0
 800d352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d354:	bf00      	nop
 800d356:	370c      	adds	r7, #12
 800d358:	46bd      	mov	sp, r7
 800d35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35e:	4770      	bx	lr

0800d360 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d360:	b480      	push	{r7}
 800d362:	b083      	sub	sp, #12
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d368:	bf00      	nop
 800d36a:	370c      	adds	r7, #12
 800d36c:	46bd      	mov	sp, r7
 800d36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d372:	4770      	bx	lr

0800d374 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d374:	b580      	push	{r7, lr}
 800d376:	b082      	sub	sp, #8
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d101      	bne.n	800d386 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d382:	2301      	movs	r3, #1
 800d384:	e040      	b.n	800d408 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d106      	bne.n	800d39c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2200      	movs	r2, #0
 800d392:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d396:	6878      	ldr	r0, [r7, #4]
 800d398:	f7f8 f88e 	bl	80054b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	2224      	movs	r2, #36	; 0x24
 800d3a0:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	681a      	ldr	r2, [r3, #0]
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	f022 0201 	bic.w	r2, r2, #1
 800d3b0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d3b2:	6878      	ldr	r0, [r7, #4]
 800d3b4:	f000 fd10 	bl	800ddd8 <UART_SetConfig>
 800d3b8:	4603      	mov	r3, r0
 800d3ba:	2b01      	cmp	r3, #1
 800d3bc:	d101      	bne.n	800d3c2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800d3be:	2301      	movs	r3, #1
 800d3c0:	e022      	b.n	800d408 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d002      	beq.n	800d3d0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800d3ca:	6878      	ldr	r0, [r7, #4]
 800d3cc:	f000 ffae 	bl	800e32c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	685a      	ldr	r2, [r3, #4]
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d3de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	689a      	ldr	r2, [r3, #8]
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d3ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	681a      	ldr	r2, [r3, #0]
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	f042 0201 	orr.w	r2, r2, #1
 800d3fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d400:	6878      	ldr	r0, [r7, #4]
 800d402:	f001 f835 	bl	800e470 <UART_CheckIdleState>
 800d406:	4603      	mov	r3, r0
}
 800d408:	4618      	mov	r0, r3
 800d40a:	3708      	adds	r7, #8
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}

0800d410 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b08a      	sub	sp, #40	; 0x28
 800d414:	af02      	add	r7, sp, #8
 800d416:	60f8      	str	r0, [r7, #12]
 800d418:	60b9      	str	r1, [r7, #8]
 800d41a:	603b      	str	r3, [r7, #0]
 800d41c:	4613      	mov	r3, r2
 800d41e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d424:	2b20      	cmp	r3, #32
 800d426:	d17f      	bne.n	800d528 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 800d428:	68bb      	ldr	r3, [r7, #8]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d002      	beq.n	800d434 <HAL_UART_Transmit+0x24>
 800d42e:	88fb      	ldrh	r3, [r7, #6]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d101      	bne.n	800d438 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800d434:	2301      	movs	r3, #1
 800d436:	e078      	b.n	800d52a <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800d43e:	2b01      	cmp	r3, #1
 800d440:	d101      	bne.n	800d446 <HAL_UART_Transmit+0x36>
 800d442:	2302      	movs	r3, #2
 800d444:	e071      	b.n	800d52a <HAL_UART_Transmit+0x11a>
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	2201      	movs	r2, #1
 800d44a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	2200      	movs	r2, #0
 800d452:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	2221      	movs	r2, #33	; 0x21
 800d458:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800d45a:	f7f9 fd9d 	bl	8006f98 <HAL_GetTick>
 800d45e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	88fa      	ldrh	r2, [r7, #6]
 800d464:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	88fa      	ldrh	r2, [r7, #6]
 800d46c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	689b      	ldr	r3, [r3, #8]
 800d474:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d478:	d108      	bne.n	800d48c <HAL_UART_Transmit+0x7c>
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	691b      	ldr	r3, [r3, #16]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d104      	bne.n	800d48c <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800d482:	2300      	movs	r3, #0
 800d484:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d486:	68bb      	ldr	r3, [r7, #8]
 800d488:	61bb      	str	r3, [r7, #24]
 800d48a:	e003      	b.n	800d494 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 800d48c:	68bb      	ldr	r3, [r7, #8]
 800d48e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d490:	2300      	movs	r3, #0
 800d492:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	2200      	movs	r2, #0
 800d498:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800d49c:	e02c      	b.n	800d4f8 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	9300      	str	r3, [sp, #0]
 800d4a2:	697b      	ldr	r3, [r7, #20]
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	2180      	movs	r1, #128	; 0x80
 800d4a8:	68f8      	ldr	r0, [r7, #12]
 800d4aa:	f001 f810 	bl	800e4ce <UART_WaitOnFlagUntilTimeout>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d001      	beq.n	800d4b8 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 800d4b4:	2303      	movs	r3, #3
 800d4b6:	e038      	b.n	800d52a <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 800d4b8:	69fb      	ldr	r3, [r7, #28]
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d10b      	bne.n	800d4d6 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d4be:	69bb      	ldr	r3, [r7, #24]
 800d4c0:	881b      	ldrh	r3, [r3, #0]
 800d4c2:	461a      	mov	r2, r3
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d4cc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800d4ce:	69bb      	ldr	r3, [r7, #24]
 800d4d0:	3302      	adds	r3, #2
 800d4d2:	61bb      	str	r3, [r7, #24]
 800d4d4:	e007      	b.n	800d4e6 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d4d6:	69fb      	ldr	r3, [r7, #28]
 800d4d8:	781a      	ldrb	r2, [r3, #0]
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800d4e0:	69fb      	ldr	r3, [r7, #28]
 800d4e2:	3301      	adds	r3, #1
 800d4e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d4ec:	b29b      	uxth	r3, r3
 800d4ee:	3b01      	subs	r3, #1
 800d4f0:	b29a      	uxth	r2, r3
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d4fe:	b29b      	uxth	r3, r3
 800d500:	2b00      	cmp	r3, #0
 800d502:	d1cc      	bne.n	800d49e <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d504:	683b      	ldr	r3, [r7, #0]
 800d506:	9300      	str	r3, [sp, #0]
 800d508:	697b      	ldr	r3, [r7, #20]
 800d50a:	2200      	movs	r2, #0
 800d50c:	2140      	movs	r1, #64	; 0x40
 800d50e:	68f8      	ldr	r0, [r7, #12]
 800d510:	f000 ffdd 	bl	800e4ce <UART_WaitOnFlagUntilTimeout>
 800d514:	4603      	mov	r3, r0
 800d516:	2b00      	cmp	r3, #0
 800d518:	d001      	beq.n	800d51e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800d51a:	2303      	movs	r3, #3
 800d51c:	e005      	b.n	800d52a <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	2220      	movs	r2, #32
 800d522:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 800d524:	2300      	movs	r3, #0
 800d526:	e000      	b.n	800d52a <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 800d528:	2302      	movs	r3, #2
  }
}
 800d52a:	4618      	mov	r0, r3
 800d52c:	3720      	adds	r7, #32
 800d52e:	46bd      	mov	sp, r7
 800d530:	bd80      	pop	{r7, pc}

0800d532 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d532:	b580      	push	{r7, lr}
 800d534:	b08a      	sub	sp, #40	; 0x28
 800d536:	af02      	add	r7, sp, #8
 800d538:	60f8      	str	r0, [r7, #12]
 800d53a:	60b9      	str	r1, [r7, #8]
 800d53c:	603b      	str	r3, [r7, #0]
 800d53e:	4613      	mov	r3, r2
 800d540:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d546:	2b20      	cmp	r3, #32
 800d548:	f040 80ba 	bne.w	800d6c0 <HAL_UART_Receive+0x18e>
  {
    if ((pData == NULL) || (Size == 0U))
 800d54c:	68bb      	ldr	r3, [r7, #8]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d002      	beq.n	800d558 <HAL_UART_Receive+0x26>
 800d552:	88fb      	ldrh	r3, [r7, #6]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d101      	bne.n	800d55c <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 800d558:	2301      	movs	r3, #1
 800d55a:	e0b2      	b.n	800d6c2 <HAL_UART_Receive+0x190>
    }

    __HAL_LOCK(huart);
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800d562:	2b01      	cmp	r3, #1
 800d564:	d101      	bne.n	800d56a <HAL_UART_Receive+0x38>
 800d566:	2302      	movs	r3, #2
 800d568:	e0ab      	b.n	800d6c2 <HAL_UART_Receive+0x190>
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	2201      	movs	r2, #1
 800d56e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	2200      	movs	r2, #0
 800d576:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	2222      	movs	r2, #34	; 0x22
 800d57c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800d57e:	f7f9 fd0b 	bl	8006f98 <HAL_GetTick>
 800d582:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	88fa      	ldrh	r2, [r7, #6]
 800d588:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	88fa      	ldrh	r2, [r7, #6]
 800d590:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	689b      	ldr	r3, [r3, #8]
 800d598:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d59c:	d10e      	bne.n	800d5bc <HAL_UART_Receive+0x8a>
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	691b      	ldr	r3, [r3, #16]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d105      	bne.n	800d5b2 <HAL_UART_Receive+0x80>
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	f240 12ff 	movw	r2, #511	; 0x1ff
 800d5ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d5b0:	e02d      	b.n	800d60e <HAL_UART_Receive+0xdc>
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	22ff      	movs	r2, #255	; 0xff
 800d5b6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d5ba:	e028      	b.n	800d60e <HAL_UART_Receive+0xdc>
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	689b      	ldr	r3, [r3, #8]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d10d      	bne.n	800d5e0 <HAL_UART_Receive+0xae>
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	691b      	ldr	r3, [r3, #16]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d104      	bne.n	800d5d6 <HAL_UART_Receive+0xa4>
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	22ff      	movs	r2, #255	; 0xff
 800d5d0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d5d4:	e01b      	b.n	800d60e <HAL_UART_Receive+0xdc>
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	227f      	movs	r2, #127	; 0x7f
 800d5da:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d5de:	e016      	b.n	800d60e <HAL_UART_Receive+0xdc>
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	689b      	ldr	r3, [r3, #8]
 800d5e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d5e8:	d10d      	bne.n	800d606 <HAL_UART_Receive+0xd4>
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	691b      	ldr	r3, [r3, #16]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d104      	bne.n	800d5fc <HAL_UART_Receive+0xca>
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	227f      	movs	r2, #127	; 0x7f
 800d5f6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d5fa:	e008      	b.n	800d60e <HAL_UART_Receive+0xdc>
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	223f      	movs	r2, #63	; 0x3f
 800d600:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d604:	e003      	b.n	800d60e <HAL_UART_Receive+0xdc>
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	2200      	movs	r2, #0
 800d60a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d614:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	689b      	ldr	r3, [r3, #8]
 800d61a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d61e:	d108      	bne.n	800d632 <HAL_UART_Receive+0x100>
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	691b      	ldr	r3, [r3, #16]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d104      	bne.n	800d632 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 800d628:	2300      	movs	r3, #0
 800d62a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	61bb      	str	r3, [r7, #24]
 800d630:	e003      	b.n	800d63a <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 800d632:	68bb      	ldr	r3, [r7, #8]
 800d634:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d636:	2300      	movs	r3, #0
 800d638:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	2200      	movs	r2, #0
 800d63e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800d642:	e032      	b.n	800d6aa <HAL_UART_Receive+0x178>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	9300      	str	r3, [sp, #0]
 800d648:	697b      	ldr	r3, [r7, #20]
 800d64a:	2200      	movs	r2, #0
 800d64c:	2120      	movs	r1, #32
 800d64e:	68f8      	ldr	r0, [r7, #12]
 800d650:	f000 ff3d 	bl	800e4ce <UART_WaitOnFlagUntilTimeout>
 800d654:	4603      	mov	r3, r0
 800d656:	2b00      	cmp	r3, #0
 800d658:	d001      	beq.n	800d65e <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 800d65a:	2303      	movs	r3, #3
 800d65c:	e031      	b.n	800d6c2 <HAL_UART_Receive+0x190>
      }
      if (pdata8bits == NULL)
 800d65e:	69fb      	ldr	r3, [r7, #28]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d10c      	bne.n	800d67e <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d66a:	b29a      	uxth	r2, r3
 800d66c:	8a7b      	ldrh	r3, [r7, #18]
 800d66e:	4013      	ands	r3, r2
 800d670:	b29a      	uxth	r2, r3
 800d672:	69bb      	ldr	r3, [r7, #24]
 800d674:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800d676:	69bb      	ldr	r3, [r7, #24]
 800d678:	3302      	adds	r3, #2
 800d67a:	61bb      	str	r3, [r7, #24]
 800d67c:	e00c      	b.n	800d698 <HAL_UART_Receive+0x166>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d684:	b2da      	uxtb	r2, r3
 800d686:	8a7b      	ldrh	r3, [r7, #18]
 800d688:	b2db      	uxtb	r3, r3
 800d68a:	4013      	ands	r3, r2
 800d68c:	b2da      	uxtb	r2, r3
 800d68e:	69fb      	ldr	r3, [r7, #28]
 800d690:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800d692:	69fb      	ldr	r3, [r7, #28]
 800d694:	3301      	adds	r3, #1
 800d696:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d69e:	b29b      	uxth	r3, r3
 800d6a0:	3b01      	subs	r3, #1
 800d6a2:	b29a      	uxth	r2, r3
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d6b0:	b29b      	uxth	r3, r3
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d1c6      	bne.n	800d644 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	2220      	movs	r2, #32
 800d6ba:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800d6bc:	2300      	movs	r3, #0
 800d6be:	e000      	b.n	800d6c2 <HAL_UART_Receive+0x190>
  }
  else
  {
    return HAL_BUSY;
 800d6c0:	2302      	movs	r3, #2
  }
}
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	3720      	adds	r7, #32
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	bd80      	pop	{r7, pc}
	...

0800d6cc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d6cc:	b480      	push	{r7}
 800d6ce:	b085      	sub	sp, #20
 800d6d0:	af00      	add	r7, sp, #0
 800d6d2:	60f8      	str	r0, [r7, #12]
 800d6d4:	60b9      	str	r1, [r7, #8]
 800d6d6:	4613      	mov	r3, r2
 800d6d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d6de:	2b20      	cmp	r3, #32
 800d6e0:	f040 808a 	bne.w	800d7f8 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d6e4:	68bb      	ldr	r3, [r7, #8]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d002      	beq.n	800d6f0 <HAL_UART_Receive_IT+0x24>
 800d6ea:	88fb      	ldrh	r3, [r7, #6]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d101      	bne.n	800d6f4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800d6f0:	2301      	movs	r3, #1
 800d6f2:	e082      	b.n	800d7fa <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800d6fa:	2b01      	cmp	r3, #1
 800d6fc:	d101      	bne.n	800d702 <HAL_UART_Receive_IT+0x36>
 800d6fe:	2302      	movs	r3, #2
 800d700:	e07b      	b.n	800d7fa <HAL_UART_Receive_IT+0x12e>
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	2201      	movs	r2, #1
 800d706:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	68ba      	ldr	r2, [r7, #8]
 800d70e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	88fa      	ldrh	r2, [r7, #6]
 800d714:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	88fa      	ldrh	r2, [r7, #6]
 800d71c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	2200      	movs	r2, #0
 800d724:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	689b      	ldr	r3, [r3, #8]
 800d72a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d72e:	d10e      	bne.n	800d74e <HAL_UART_Receive_IT+0x82>
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	691b      	ldr	r3, [r3, #16]
 800d734:	2b00      	cmp	r3, #0
 800d736:	d105      	bne.n	800d744 <HAL_UART_Receive_IT+0x78>
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800d73e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d742:	e02d      	b.n	800d7a0 <HAL_UART_Receive_IT+0xd4>
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	22ff      	movs	r2, #255	; 0xff
 800d748:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d74c:	e028      	b.n	800d7a0 <HAL_UART_Receive_IT+0xd4>
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	689b      	ldr	r3, [r3, #8]
 800d752:	2b00      	cmp	r3, #0
 800d754:	d10d      	bne.n	800d772 <HAL_UART_Receive_IT+0xa6>
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	691b      	ldr	r3, [r3, #16]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d104      	bne.n	800d768 <HAL_UART_Receive_IT+0x9c>
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	22ff      	movs	r2, #255	; 0xff
 800d762:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d766:	e01b      	b.n	800d7a0 <HAL_UART_Receive_IT+0xd4>
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	227f      	movs	r2, #127	; 0x7f
 800d76c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d770:	e016      	b.n	800d7a0 <HAL_UART_Receive_IT+0xd4>
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	689b      	ldr	r3, [r3, #8]
 800d776:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d77a:	d10d      	bne.n	800d798 <HAL_UART_Receive_IT+0xcc>
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	691b      	ldr	r3, [r3, #16]
 800d780:	2b00      	cmp	r3, #0
 800d782:	d104      	bne.n	800d78e <HAL_UART_Receive_IT+0xc2>
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	227f      	movs	r2, #127	; 0x7f
 800d788:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d78c:	e008      	b.n	800d7a0 <HAL_UART_Receive_IT+0xd4>
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	223f      	movs	r2, #63	; 0x3f
 800d792:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d796:	e003      	b.n	800d7a0 <HAL_UART_Receive_IT+0xd4>
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	2200      	movs	r2, #0
 800d79c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	2200      	movs	r2, #0
 800d7a4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	2222      	movs	r2, #34	; 0x22
 800d7aa:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	689a      	ldr	r2, [r3, #8]
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	f042 0201 	orr.w	r2, r2, #1
 800d7ba:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	689b      	ldr	r3, [r3, #8]
 800d7c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d7c4:	d107      	bne.n	800d7d6 <HAL_UART_Receive_IT+0x10a>
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	691b      	ldr	r3, [r3, #16]
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d103      	bne.n	800d7d6 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	4a0d      	ldr	r2, [pc, #52]	; (800d808 <HAL_UART_Receive_IT+0x13c>)
 800d7d2:	661a      	str	r2, [r3, #96]	; 0x60
 800d7d4:	e002      	b.n	800d7dc <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	4a0c      	ldr	r2, [pc, #48]	; (800d80c <HAL_UART_Receive_IT+0x140>)
 800d7da:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	2200      	movs	r2, #0
 800d7e0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	681a      	ldr	r2, [r3, #0]
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800d7f2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	e000      	b.n	800d7fa <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 800d7f8:	2302      	movs	r3, #2
  }
}
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	3714      	adds	r7, #20
 800d7fe:	46bd      	mov	sp, r7
 800d800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d804:	4770      	bx	lr
 800d806:	bf00      	nop
 800d808:	0800e82b 	.word	0x0800e82b
 800d80c:	0800e785 	.word	0x0800e785

0800d810 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d810:	b580      	push	{r7, lr}
 800d812:	b084      	sub	sp, #16
 800d814:	af00      	add	r7, sp, #0
 800d816:	60f8      	str	r0, [r7, #12]
 800d818:	60b9      	str	r1, [r7, #8]
 800d81a:	4613      	mov	r3, r2
 800d81c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d822:	2b20      	cmp	r3, #32
 800d824:	d16c      	bne.n	800d900 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 800d826:	68bb      	ldr	r3, [r7, #8]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d002      	beq.n	800d832 <HAL_UART_Receive_DMA+0x22>
 800d82c:	88fb      	ldrh	r3, [r7, #6]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d101      	bne.n	800d836 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 800d832:	2301      	movs	r3, #1
 800d834:	e065      	b.n	800d902 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800d83c:	2b01      	cmp	r3, #1
 800d83e:	d101      	bne.n	800d844 <HAL_UART_Receive_DMA+0x34>
 800d840:	2302      	movs	r3, #2
 800d842:	e05e      	b.n	800d902 <HAL_UART_Receive_DMA+0xf2>
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	2201      	movs	r2, #1
 800d848:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	68ba      	ldr	r2, [r7, #8]
 800d850:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	88fa      	ldrh	r2, [r7, #6]
 800d856:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	2200      	movs	r2, #0
 800d85e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	2222      	movs	r2, #34	; 0x22
 800d864:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d02a      	beq.n	800d8c4 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d872:	4a26      	ldr	r2, [pc, #152]	; (800d90c <HAL_UART_Receive_DMA+0xfc>)
 800d874:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d87a:	4a25      	ldr	r2, [pc, #148]	; (800d910 <HAL_UART_Receive_DMA+0x100>)
 800d87c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d882:	4a24      	ldr	r2, [pc, #144]	; (800d914 <HAL_UART_Receive_DMA+0x104>)
 800d884:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d88a:	2200      	movs	r2, #0
 800d88c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	3324      	adds	r3, #36	; 0x24
 800d898:	4619      	mov	r1, r3
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d89e:	461a      	mov	r2, r3
 800d8a0:	88fb      	ldrh	r3, [r7, #6]
 800d8a2:	f7fa f997 	bl	8007bd4 <HAL_DMA_Start_IT>
 800d8a6:	4603      	mov	r3, r0
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d00b      	beq.n	800d8c4 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	2210      	movs	r2, #16
 800d8b0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	2220      	movs	r2, #32
 800d8be:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 800d8c0:	2301      	movs	r3, #1
 800d8c2:	e01e      	b.n	800d902 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	2200      	movs	r2, #0
 800d8c8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	681a      	ldr	r2, [r3, #0]
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d8da:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	689a      	ldr	r2, [r3, #8]
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	f042 0201 	orr.w	r2, r2, #1
 800d8ea:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	689a      	ldr	r2, [r3, #8]
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d8fa:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	e000      	b.n	800d902 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 800d900:	2302      	movs	r3, #2
  }
}
 800d902:	4618      	mov	r0, r3
 800d904:	3710      	adds	r7, #16
 800d906:	46bd      	mov	sp, r7
 800d908:	bd80      	pop	{r7, pc}
 800d90a:	bf00      	nop
 800d90c:	0800e62f 	.word	0x0800e62f
 800d910:	0800e693 	.word	0x0800e693
 800d914:	0800e6af 	.word	0x0800e6af

0800d918 <HAL_UART_DMAPause>:
  * @brief Pause the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 800d918:	b480      	push	{r7}
 800d91a:	b085      	sub	sp, #20
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d924:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d92a:	60bb      	str	r3, [r7, #8]

  __HAL_LOCK(huart);
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800d932:	2b01      	cmp	r3, #1
 800d934:	d101      	bne.n	800d93a <HAL_UART_DMAPause+0x22>
 800d936:	2302      	movs	r3, #2
 800d938:	e03c      	b.n	800d9b4 <HAL_UART_DMAPause+0x9c>
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	2201      	movs	r2, #1
 800d93e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	689b      	ldr	r3, [r3, #8]
 800d948:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d94c:	2b80      	cmp	r3, #128	; 0x80
 800d94e:	d10a      	bne.n	800d966 <HAL_UART_DMAPause+0x4e>
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	2b21      	cmp	r3, #33	; 0x21
 800d954:	d107      	bne.n	800d966 <HAL_UART_DMAPause+0x4e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	689a      	ldr	r2, [r3, #8]
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d964:	609a      	str	r2, [r3, #8]
  }
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	689b      	ldr	r3, [r3, #8]
 800d96c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d970:	2b40      	cmp	r3, #64	; 0x40
 800d972:	d11a      	bne.n	800d9aa <HAL_UART_DMAPause+0x92>
 800d974:	68bb      	ldr	r3, [r7, #8]
 800d976:	2b22      	cmp	r3, #34	; 0x22
 800d978:	d117      	bne.n	800d9aa <HAL_UART_DMAPause+0x92>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	681a      	ldr	r2, [r3, #0]
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d988:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	689a      	ldr	r2, [r3, #8]
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	f022 0201 	bic.w	r2, r2, #1
 800d998:	609a      	str	r2, [r3, #8]

    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	689a      	ldr	r2, [r3, #8]
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d9a8:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800d9b2:	2300      	movs	r3, #0
}
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	3714      	adds	r7, #20
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9be:	4770      	bx	lr

0800d9c0 <HAL_UART_DMAResume>:
  * @brief Resume the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 800d9c0:	b480      	push	{r7}
 800d9c2:	b083      	sub	sp, #12
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800d9ce:	2b01      	cmp	r3, #1
 800d9d0:	d101      	bne.n	800d9d6 <HAL_UART_DMAResume+0x16>
 800d9d2:	2302      	movs	r3, #2
 800d9d4:	e034      	b.n	800da40 <HAL_UART_DMAResume+0x80>
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2201      	movs	r2, #1
 800d9da:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d9e2:	2b21      	cmp	r3, #33	; 0x21
 800d9e4:	d107      	bne.n	800d9f6 <HAL_UART_DMAResume+0x36>
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	689a      	ldr	r2, [r3, #8]
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d9f4:	609a      	str	r2, [r3, #8]
  }
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d9fa:	2b22      	cmp	r3, #34	; 0x22
 800d9fc:	d11b      	bne.n	800da36 <HAL_UART_DMAResume+0x76>
  {
    /* Clear the Overrun flag before resuming the Rx transfer */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	2208      	movs	r2, #8
 800da04:	621a      	str	r2, [r3, #32]

    /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	681a      	ldr	r2, [r3, #0]
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800da14:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	689a      	ldr	r2, [r3, #8]
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	f042 0201 	orr.w	r2, r2, #1
 800da24:	609a      	str	r2, [r3, #8]

    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	689a      	ldr	r2, [r3, #8]
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800da34:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	2200      	movs	r2, #0
 800da3a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800da3e:	2300      	movs	r3, #0
}
 800da40:	4618      	mov	r0, r3
 800da42:	370c      	adds	r7, #12
 800da44:	46bd      	mov	sp, r7
 800da46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da4a:	4770      	bx	lr

0800da4c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b084      	sub	sp, #16
 800da50:	af00      	add	r7, sp, #0
 800da52:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800da58:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800da5e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	689b      	ldr	r3, [r3, #8]
 800da66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800da6a:	2b80      	cmp	r3, #128	; 0x80
 800da6c:	d126      	bne.n	800dabc <HAL_UART_DMAStop+0x70>
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	2b21      	cmp	r3, #33	; 0x21
 800da72:	d123      	bne.n	800dabc <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	689a      	ldr	r2, [r3, #8]
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800da82:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d014      	beq.n	800dab6 <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da90:	4618      	mov	r0, r3
 800da92:	f7fa f8ff 	bl	8007c94 <HAL_DMA_Abort>
 800da96:	4603      	mov	r3, r0
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d00c      	beq.n	800dab6 <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800daa0:	4618      	mov	r0, r3
 800daa2:	f7fa fb13 	bl	80080cc <HAL_DMA_GetError>
 800daa6:	4603      	mov	r3, r0
 800daa8:	2b20      	cmp	r3, #32
 800daaa:	d104      	bne.n	800dab6 <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	2210      	movs	r2, #16
 800dab0:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800dab2:	2303      	movs	r3, #3
 800dab4:	e031      	b.n	800db1a <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800dab6:	6878      	ldr	r0, [r7, #4]
 800dab8:	f000 fd84 	bl	800e5c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	689b      	ldr	r3, [r3, #8]
 800dac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dac6:	2b40      	cmp	r3, #64	; 0x40
 800dac8:	d126      	bne.n	800db18 <HAL_UART_DMAStop+0xcc>
 800daca:	68bb      	ldr	r3, [r7, #8]
 800dacc:	2b22      	cmp	r3, #34	; 0x22
 800dace:	d123      	bne.n	800db18 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	689a      	ldr	r2, [r3, #8]
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800dade:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d014      	beq.n	800db12 <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800daec:	4618      	mov	r0, r3
 800daee:	f7fa f8d1 	bl	8007c94 <HAL_DMA_Abort>
 800daf2:	4603      	mov	r3, r0
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d00c      	beq.n	800db12 <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dafc:	4618      	mov	r0, r3
 800dafe:	f7fa fae5 	bl	80080cc <HAL_DMA_GetError>
 800db02:	4603      	mov	r3, r0
 800db04:	2b20      	cmp	r3, #32
 800db06:	d104      	bne.n	800db12 <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	2210      	movs	r2, #16
 800db0c:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800db0e:	2303      	movs	r3, #3
 800db10:	e003      	b.n	800db1a <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800db12:	6878      	ldr	r0, [r7, #4]
 800db14:	f000 fd6b 	bl	800e5ee <UART_EndRxTransfer>
  }

  return HAL_OK;
 800db18:	2300      	movs	r3, #0
}
 800db1a:	4618      	mov	r0, r3
 800db1c:	3710      	adds	r7, #16
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}
	...

0800db24 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800db24:	b580      	push	{r7, lr}
 800db26:	b088      	sub	sp, #32
 800db28:	af00      	add	r7, sp, #0
 800db2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	69db      	ldr	r3, [r3, #28]
 800db32:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	689b      	ldr	r3, [r3, #8]
 800db42:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800db44:	69fa      	ldr	r2, [r7, #28]
 800db46:	f640 030f 	movw	r3, #2063	; 0x80f
 800db4a:	4013      	ands	r3, r2
 800db4c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800db4e:	693b      	ldr	r3, [r7, #16]
 800db50:	2b00      	cmp	r3, #0
 800db52:	d113      	bne.n	800db7c <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800db54:	69fb      	ldr	r3, [r7, #28]
 800db56:	f003 0320 	and.w	r3, r3, #32
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d00e      	beq.n	800db7c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800db5e:	69bb      	ldr	r3, [r7, #24]
 800db60:	f003 0320 	and.w	r3, r3, #32
 800db64:	2b00      	cmp	r3, #0
 800db66:	d009      	beq.n	800db7c <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	f000 8100 	beq.w	800dd72 <HAL_UART_IRQHandler+0x24e>
      {
        huart->RxISR(huart);
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800db76:	6878      	ldr	r0, [r7, #4]
 800db78:	4798      	blx	r3
      }
      return;
 800db7a:	e0fa      	b.n	800dd72 <HAL_UART_IRQHandler+0x24e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800db7c:	693b      	ldr	r3, [r7, #16]
 800db7e:	2b00      	cmp	r3, #0
 800db80:	f000 80d5 	beq.w	800dd2e <HAL_UART_IRQHandler+0x20a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800db84:	697b      	ldr	r3, [r7, #20]
 800db86:	f003 0301 	and.w	r3, r3, #1
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d105      	bne.n	800db9a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800db8e:	69bb      	ldr	r3, [r7, #24]
 800db90:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800db94:	2b00      	cmp	r3, #0
 800db96:	f000 80ca 	beq.w	800dd2e <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800db9a:	69fb      	ldr	r3, [r7, #28]
 800db9c:	f003 0301 	and.w	r3, r3, #1
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d00e      	beq.n	800dbc2 <HAL_UART_IRQHandler+0x9e>
 800dba4:	69bb      	ldr	r3, [r7, #24]
 800dba6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d009      	beq.n	800dbc2 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	2201      	movs	r2, #1
 800dbb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dbba:	f043 0201 	orr.w	r2, r3, #1
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dbc2:	69fb      	ldr	r3, [r7, #28]
 800dbc4:	f003 0302 	and.w	r3, r3, #2
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d00e      	beq.n	800dbea <HAL_UART_IRQHandler+0xc6>
 800dbcc:	697b      	ldr	r3, [r7, #20]
 800dbce:	f003 0301 	and.w	r3, r3, #1
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d009      	beq.n	800dbea <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	2202      	movs	r2, #2
 800dbdc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dbe2:	f043 0204 	orr.w	r2, r3, #4
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dbea:	69fb      	ldr	r3, [r7, #28]
 800dbec:	f003 0304 	and.w	r3, r3, #4
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d00e      	beq.n	800dc12 <HAL_UART_IRQHandler+0xee>
 800dbf4:	697b      	ldr	r3, [r7, #20]
 800dbf6:	f003 0301 	and.w	r3, r3, #1
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d009      	beq.n	800dc12 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	2204      	movs	r2, #4
 800dc04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dc0a:	f043 0202 	orr.w	r2, r3, #2
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800dc12:	69fb      	ldr	r3, [r7, #28]
 800dc14:	f003 0308 	and.w	r3, r3, #8
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d013      	beq.n	800dc44 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800dc1c:	69bb      	ldr	r3, [r7, #24]
 800dc1e:	f003 0320 	and.w	r3, r3, #32
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d104      	bne.n	800dc30 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800dc26:	697b      	ldr	r3, [r7, #20]
 800dc28:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d009      	beq.n	800dc44 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	2208      	movs	r2, #8
 800dc36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dc3c:	f043 0208 	orr.w	r2, r3, #8
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800dc44:	69fb      	ldr	r3, [r7, #28]
 800dc46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d00f      	beq.n	800dc6e <HAL_UART_IRQHandler+0x14a>
 800dc4e:	69bb      	ldr	r3, [r7, #24]
 800dc50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d00a      	beq.n	800dc6e <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dc60:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dc66:	f043 0220 	orr.w	r2, r3, #32
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d07f      	beq.n	800dd76 <HAL_UART_IRQHandler+0x252>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800dc76:	69fb      	ldr	r3, [r7, #28]
 800dc78:	f003 0320 	and.w	r3, r3, #32
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d00c      	beq.n	800dc9a <HAL_UART_IRQHandler+0x176>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800dc80:	69bb      	ldr	r3, [r7, #24]
 800dc82:	f003 0320 	and.w	r3, r3, #32
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d007      	beq.n	800dc9a <HAL_UART_IRQHandler+0x176>
      {
        if (huart->RxISR != NULL)
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d003      	beq.n	800dc9a <HAL_UART_IRQHandler+0x176>
        {
          huart->RxISR(huart);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dc96:	6878      	ldr	r0, [r7, #4]
 800dc98:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dc9e:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	689b      	ldr	r3, [r3, #8]
 800dca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcaa:	2b40      	cmp	r3, #64	; 0x40
 800dcac:	d004      	beq.n	800dcb8 <HAL_UART_IRQHandler+0x194>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d031      	beq.n	800dd1c <HAL_UART_IRQHandler+0x1f8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dcb8:	6878      	ldr	r0, [r7, #4]
 800dcba:	f000 fc98 	bl	800e5ee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	689b      	ldr	r3, [r3, #8]
 800dcc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcc8:	2b40      	cmp	r3, #64	; 0x40
 800dcca:	d123      	bne.n	800dd14 <HAL_UART_IRQHandler+0x1f0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	689a      	ldr	r2, [r3, #8]
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800dcda:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d013      	beq.n	800dd0c <HAL_UART_IRQHandler+0x1e8>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dce8:	4a26      	ldr	r2, [pc, #152]	; (800dd84 <HAL_UART_IRQHandler+0x260>)
 800dcea:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	f7fa f83f 	bl	8007d74 <HAL_DMA_Abort_IT>
 800dcf6:	4603      	mov	r3, r0
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d016      	beq.n	800dd2a <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dd00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd02:	687a      	ldr	r2, [r7, #4]
 800dd04:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800dd06:	4610      	mov	r0, r2
 800dd08:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd0a:	e00e      	b.n	800dd2a <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800dd0c:	6878      	ldr	r0, [r7, #4]
 800dd0e:	f000 f859 	bl	800ddc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd12:	e00a      	b.n	800dd2a <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dd14:	6878      	ldr	r0, [r7, #4]
 800dd16:	f000 f855 	bl	800ddc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd1a:	e006      	b.n	800dd2a <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800dd1c:	6878      	ldr	r0, [r7, #4]
 800dd1e:	f000 f851 	bl	800ddc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	2200      	movs	r2, #0
 800dd26:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800dd28:	e025      	b.n	800dd76 <HAL_UART_IRQHandler+0x252>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd2a:	bf00      	nop
    return;
 800dd2c:	e023      	b.n	800dd76 <HAL_UART_IRQHandler+0x252>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800dd2e:	69fb      	ldr	r3, [r7, #28]
 800dd30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d00d      	beq.n	800dd54 <HAL_UART_IRQHandler+0x230>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800dd38:	69bb      	ldr	r3, [r7, #24]
 800dd3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d008      	beq.n	800dd54 <HAL_UART_IRQHandler+0x230>
  {
    if (huart->TxISR != NULL)
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d017      	beq.n	800dd7a <HAL_UART_IRQHandler+0x256>
    {
      huart->TxISR(huart);
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dd4e:	6878      	ldr	r0, [r7, #4]
 800dd50:	4798      	blx	r3
    }
    return;
 800dd52:	e012      	b.n	800dd7a <HAL_UART_IRQHandler+0x256>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800dd54:	69fb      	ldr	r3, [r7, #28]
 800dd56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d00e      	beq.n	800dd7c <HAL_UART_IRQHandler+0x258>
 800dd5e:	69bb      	ldr	r3, [r7, #24]
 800dd60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d009      	beq.n	800dd7c <HAL_UART_IRQHandler+0x258>
  {
    UART_EndTransmit_IT(huart);
 800dd68:	6878      	ldr	r0, [r7, #4]
 800dd6a:	f000 fcf2 	bl	800e752 <UART_EndTransmit_IT>
    return;
 800dd6e:	bf00      	nop
 800dd70:	e004      	b.n	800dd7c <HAL_UART_IRQHandler+0x258>
      return;
 800dd72:	bf00      	nop
 800dd74:	e002      	b.n	800dd7c <HAL_UART_IRQHandler+0x258>
    return;
 800dd76:	bf00      	nop
 800dd78:	e000      	b.n	800dd7c <HAL_UART_IRQHandler+0x258>
    return;
 800dd7a:	bf00      	nop
  }

}
 800dd7c:	3720      	adds	r7, #32
 800dd7e:	46bd      	mov	sp, r7
 800dd80:	bd80      	pop	{r7, pc}
 800dd82:	bf00      	nop
 800dd84:	0800e727 	.word	0x0800e727

0800dd88 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800dd88:	b480      	push	{r7}
 800dd8a:	b083      	sub	sp, #12
 800dd8c:	af00      	add	r7, sp, #0
 800dd8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800dd90:	bf00      	nop
 800dd92:	370c      	adds	r7, #12
 800dd94:	46bd      	mov	sp, r7
 800dd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9a:	4770      	bx	lr

0800dd9c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800dd9c:	b480      	push	{r7}
 800dd9e:	b083      	sub	sp, #12
 800dda0:	af00      	add	r7, sp, #0
 800dda2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800dda4:	bf00      	nop
 800dda6:	370c      	adds	r7, #12
 800dda8:	46bd      	mov	sp, r7
 800ddaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddae:	4770      	bx	lr

0800ddb0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ddb0:	b480      	push	{r7}
 800ddb2:	b083      	sub	sp, #12
 800ddb4:	af00      	add	r7, sp, #0
 800ddb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ddb8:	bf00      	nop
 800ddba:	370c      	adds	r7, #12
 800ddbc:	46bd      	mov	sp, r7
 800ddbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc2:	4770      	bx	lr

0800ddc4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ddc4:	b480      	push	{r7}
 800ddc6:	b083      	sub	sp, #12
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ddcc:	bf00      	nop
 800ddce:	370c      	adds	r7, #12
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd6:	4770      	bx	lr

0800ddd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ddd8:	b580      	push	{r7, lr}
 800ddda:	b088      	sub	sp, #32
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800dde0:	2300      	movs	r3, #0
 800dde2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800dde4:	2300      	movs	r3, #0
 800dde6:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	689a      	ldr	r2, [r3, #8]
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	691b      	ldr	r3, [r3, #16]
 800ddf0:	431a      	orrs	r2, r3
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	695b      	ldr	r3, [r3, #20]
 800ddf6:	431a      	orrs	r2, r3
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	69db      	ldr	r3, [r3, #28]
 800ddfc:	4313      	orrs	r3, r2
 800ddfe:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	681a      	ldr	r2, [r3, #0]
 800de06:	4bb1      	ldr	r3, [pc, #708]	; (800e0cc <UART_SetConfig+0x2f4>)
 800de08:	4013      	ands	r3, r2
 800de0a:	687a      	ldr	r2, [r7, #4]
 800de0c:	6812      	ldr	r2, [r2, #0]
 800de0e:	6939      	ldr	r1, [r7, #16]
 800de10:	430b      	orrs	r3, r1
 800de12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	685b      	ldr	r3, [r3, #4]
 800de1a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	68da      	ldr	r2, [r3, #12]
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	430a      	orrs	r2, r1
 800de28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	699b      	ldr	r3, [r3, #24]
 800de2e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	6a1b      	ldr	r3, [r3, #32]
 800de34:	693a      	ldr	r2, [r7, #16]
 800de36:	4313      	orrs	r3, r2
 800de38:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	689b      	ldr	r3, [r3, #8]
 800de40:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	693a      	ldr	r2, [r7, #16]
 800de4a:	430a      	orrs	r2, r1
 800de4c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	4a9f      	ldr	r2, [pc, #636]	; (800e0d0 <UART_SetConfig+0x2f8>)
 800de54:	4293      	cmp	r3, r2
 800de56:	d121      	bne.n	800de9c <UART_SetConfig+0xc4>
 800de58:	4b9e      	ldr	r3, [pc, #632]	; (800e0d4 <UART_SetConfig+0x2fc>)
 800de5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800de5e:	f003 0303 	and.w	r3, r3, #3
 800de62:	2b03      	cmp	r3, #3
 800de64:	d816      	bhi.n	800de94 <UART_SetConfig+0xbc>
 800de66:	a201      	add	r2, pc, #4	; (adr r2, 800de6c <UART_SetConfig+0x94>)
 800de68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de6c:	0800de7d 	.word	0x0800de7d
 800de70:	0800de89 	.word	0x0800de89
 800de74:	0800de83 	.word	0x0800de83
 800de78:	0800de8f 	.word	0x0800de8f
 800de7c:	2301      	movs	r3, #1
 800de7e:	77fb      	strb	r3, [r7, #31]
 800de80:	e151      	b.n	800e126 <UART_SetConfig+0x34e>
 800de82:	2302      	movs	r3, #2
 800de84:	77fb      	strb	r3, [r7, #31]
 800de86:	e14e      	b.n	800e126 <UART_SetConfig+0x34e>
 800de88:	2304      	movs	r3, #4
 800de8a:	77fb      	strb	r3, [r7, #31]
 800de8c:	e14b      	b.n	800e126 <UART_SetConfig+0x34e>
 800de8e:	2308      	movs	r3, #8
 800de90:	77fb      	strb	r3, [r7, #31]
 800de92:	e148      	b.n	800e126 <UART_SetConfig+0x34e>
 800de94:	2310      	movs	r3, #16
 800de96:	77fb      	strb	r3, [r7, #31]
 800de98:	bf00      	nop
 800de9a:	e144      	b.n	800e126 <UART_SetConfig+0x34e>
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	4a8d      	ldr	r2, [pc, #564]	; (800e0d8 <UART_SetConfig+0x300>)
 800dea2:	4293      	cmp	r3, r2
 800dea4:	d134      	bne.n	800df10 <UART_SetConfig+0x138>
 800dea6:	4b8b      	ldr	r3, [pc, #556]	; (800e0d4 <UART_SetConfig+0x2fc>)
 800dea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800deac:	f003 030c 	and.w	r3, r3, #12
 800deb0:	2b0c      	cmp	r3, #12
 800deb2:	d829      	bhi.n	800df08 <UART_SetConfig+0x130>
 800deb4:	a201      	add	r2, pc, #4	; (adr r2, 800debc <UART_SetConfig+0xe4>)
 800deb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800deba:	bf00      	nop
 800debc:	0800def1 	.word	0x0800def1
 800dec0:	0800df09 	.word	0x0800df09
 800dec4:	0800df09 	.word	0x0800df09
 800dec8:	0800df09 	.word	0x0800df09
 800decc:	0800defd 	.word	0x0800defd
 800ded0:	0800df09 	.word	0x0800df09
 800ded4:	0800df09 	.word	0x0800df09
 800ded8:	0800df09 	.word	0x0800df09
 800dedc:	0800def7 	.word	0x0800def7
 800dee0:	0800df09 	.word	0x0800df09
 800dee4:	0800df09 	.word	0x0800df09
 800dee8:	0800df09 	.word	0x0800df09
 800deec:	0800df03 	.word	0x0800df03
 800def0:	2300      	movs	r3, #0
 800def2:	77fb      	strb	r3, [r7, #31]
 800def4:	e117      	b.n	800e126 <UART_SetConfig+0x34e>
 800def6:	2302      	movs	r3, #2
 800def8:	77fb      	strb	r3, [r7, #31]
 800defa:	e114      	b.n	800e126 <UART_SetConfig+0x34e>
 800defc:	2304      	movs	r3, #4
 800defe:	77fb      	strb	r3, [r7, #31]
 800df00:	e111      	b.n	800e126 <UART_SetConfig+0x34e>
 800df02:	2308      	movs	r3, #8
 800df04:	77fb      	strb	r3, [r7, #31]
 800df06:	e10e      	b.n	800e126 <UART_SetConfig+0x34e>
 800df08:	2310      	movs	r3, #16
 800df0a:	77fb      	strb	r3, [r7, #31]
 800df0c:	bf00      	nop
 800df0e:	e10a      	b.n	800e126 <UART_SetConfig+0x34e>
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	4a71      	ldr	r2, [pc, #452]	; (800e0dc <UART_SetConfig+0x304>)
 800df16:	4293      	cmp	r3, r2
 800df18:	d120      	bne.n	800df5c <UART_SetConfig+0x184>
 800df1a:	4b6e      	ldr	r3, [pc, #440]	; (800e0d4 <UART_SetConfig+0x2fc>)
 800df1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800df20:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800df24:	2b10      	cmp	r3, #16
 800df26:	d00f      	beq.n	800df48 <UART_SetConfig+0x170>
 800df28:	2b10      	cmp	r3, #16
 800df2a:	d802      	bhi.n	800df32 <UART_SetConfig+0x15a>
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d005      	beq.n	800df3c <UART_SetConfig+0x164>
 800df30:	e010      	b.n	800df54 <UART_SetConfig+0x17c>
 800df32:	2b20      	cmp	r3, #32
 800df34:	d005      	beq.n	800df42 <UART_SetConfig+0x16a>
 800df36:	2b30      	cmp	r3, #48	; 0x30
 800df38:	d009      	beq.n	800df4e <UART_SetConfig+0x176>
 800df3a:	e00b      	b.n	800df54 <UART_SetConfig+0x17c>
 800df3c:	2300      	movs	r3, #0
 800df3e:	77fb      	strb	r3, [r7, #31]
 800df40:	e0f1      	b.n	800e126 <UART_SetConfig+0x34e>
 800df42:	2302      	movs	r3, #2
 800df44:	77fb      	strb	r3, [r7, #31]
 800df46:	e0ee      	b.n	800e126 <UART_SetConfig+0x34e>
 800df48:	2304      	movs	r3, #4
 800df4a:	77fb      	strb	r3, [r7, #31]
 800df4c:	e0eb      	b.n	800e126 <UART_SetConfig+0x34e>
 800df4e:	2308      	movs	r3, #8
 800df50:	77fb      	strb	r3, [r7, #31]
 800df52:	e0e8      	b.n	800e126 <UART_SetConfig+0x34e>
 800df54:	2310      	movs	r3, #16
 800df56:	77fb      	strb	r3, [r7, #31]
 800df58:	bf00      	nop
 800df5a:	e0e4      	b.n	800e126 <UART_SetConfig+0x34e>
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	4a5f      	ldr	r2, [pc, #380]	; (800e0e0 <UART_SetConfig+0x308>)
 800df62:	4293      	cmp	r3, r2
 800df64:	d120      	bne.n	800dfa8 <UART_SetConfig+0x1d0>
 800df66:	4b5b      	ldr	r3, [pc, #364]	; (800e0d4 <UART_SetConfig+0x2fc>)
 800df68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800df6c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800df70:	2b40      	cmp	r3, #64	; 0x40
 800df72:	d00f      	beq.n	800df94 <UART_SetConfig+0x1bc>
 800df74:	2b40      	cmp	r3, #64	; 0x40
 800df76:	d802      	bhi.n	800df7e <UART_SetConfig+0x1a6>
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d005      	beq.n	800df88 <UART_SetConfig+0x1b0>
 800df7c:	e010      	b.n	800dfa0 <UART_SetConfig+0x1c8>
 800df7e:	2b80      	cmp	r3, #128	; 0x80
 800df80:	d005      	beq.n	800df8e <UART_SetConfig+0x1b6>
 800df82:	2bc0      	cmp	r3, #192	; 0xc0
 800df84:	d009      	beq.n	800df9a <UART_SetConfig+0x1c2>
 800df86:	e00b      	b.n	800dfa0 <UART_SetConfig+0x1c8>
 800df88:	2300      	movs	r3, #0
 800df8a:	77fb      	strb	r3, [r7, #31]
 800df8c:	e0cb      	b.n	800e126 <UART_SetConfig+0x34e>
 800df8e:	2302      	movs	r3, #2
 800df90:	77fb      	strb	r3, [r7, #31]
 800df92:	e0c8      	b.n	800e126 <UART_SetConfig+0x34e>
 800df94:	2304      	movs	r3, #4
 800df96:	77fb      	strb	r3, [r7, #31]
 800df98:	e0c5      	b.n	800e126 <UART_SetConfig+0x34e>
 800df9a:	2308      	movs	r3, #8
 800df9c:	77fb      	strb	r3, [r7, #31]
 800df9e:	e0c2      	b.n	800e126 <UART_SetConfig+0x34e>
 800dfa0:	2310      	movs	r3, #16
 800dfa2:	77fb      	strb	r3, [r7, #31]
 800dfa4:	bf00      	nop
 800dfa6:	e0be      	b.n	800e126 <UART_SetConfig+0x34e>
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	4a4d      	ldr	r2, [pc, #308]	; (800e0e4 <UART_SetConfig+0x30c>)
 800dfae:	4293      	cmp	r3, r2
 800dfb0:	d124      	bne.n	800dffc <UART_SetConfig+0x224>
 800dfb2:	4b48      	ldr	r3, [pc, #288]	; (800e0d4 <UART_SetConfig+0x2fc>)
 800dfb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dfb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dfbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dfc0:	d012      	beq.n	800dfe8 <UART_SetConfig+0x210>
 800dfc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dfc6:	d802      	bhi.n	800dfce <UART_SetConfig+0x1f6>
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d007      	beq.n	800dfdc <UART_SetConfig+0x204>
 800dfcc:	e012      	b.n	800dff4 <UART_SetConfig+0x21c>
 800dfce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dfd2:	d006      	beq.n	800dfe2 <UART_SetConfig+0x20a>
 800dfd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dfd8:	d009      	beq.n	800dfee <UART_SetConfig+0x216>
 800dfda:	e00b      	b.n	800dff4 <UART_SetConfig+0x21c>
 800dfdc:	2300      	movs	r3, #0
 800dfde:	77fb      	strb	r3, [r7, #31]
 800dfe0:	e0a1      	b.n	800e126 <UART_SetConfig+0x34e>
 800dfe2:	2302      	movs	r3, #2
 800dfe4:	77fb      	strb	r3, [r7, #31]
 800dfe6:	e09e      	b.n	800e126 <UART_SetConfig+0x34e>
 800dfe8:	2304      	movs	r3, #4
 800dfea:	77fb      	strb	r3, [r7, #31]
 800dfec:	e09b      	b.n	800e126 <UART_SetConfig+0x34e>
 800dfee:	2308      	movs	r3, #8
 800dff0:	77fb      	strb	r3, [r7, #31]
 800dff2:	e098      	b.n	800e126 <UART_SetConfig+0x34e>
 800dff4:	2310      	movs	r3, #16
 800dff6:	77fb      	strb	r3, [r7, #31]
 800dff8:	bf00      	nop
 800dffa:	e094      	b.n	800e126 <UART_SetConfig+0x34e>
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	4a39      	ldr	r2, [pc, #228]	; (800e0e8 <UART_SetConfig+0x310>)
 800e002:	4293      	cmp	r3, r2
 800e004:	d124      	bne.n	800e050 <UART_SetConfig+0x278>
 800e006:	4b33      	ldr	r3, [pc, #204]	; (800e0d4 <UART_SetConfig+0x2fc>)
 800e008:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e00c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e010:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e014:	d012      	beq.n	800e03c <UART_SetConfig+0x264>
 800e016:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e01a:	d802      	bhi.n	800e022 <UART_SetConfig+0x24a>
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d007      	beq.n	800e030 <UART_SetConfig+0x258>
 800e020:	e012      	b.n	800e048 <UART_SetConfig+0x270>
 800e022:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e026:	d006      	beq.n	800e036 <UART_SetConfig+0x25e>
 800e028:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e02c:	d009      	beq.n	800e042 <UART_SetConfig+0x26a>
 800e02e:	e00b      	b.n	800e048 <UART_SetConfig+0x270>
 800e030:	2301      	movs	r3, #1
 800e032:	77fb      	strb	r3, [r7, #31]
 800e034:	e077      	b.n	800e126 <UART_SetConfig+0x34e>
 800e036:	2302      	movs	r3, #2
 800e038:	77fb      	strb	r3, [r7, #31]
 800e03a:	e074      	b.n	800e126 <UART_SetConfig+0x34e>
 800e03c:	2304      	movs	r3, #4
 800e03e:	77fb      	strb	r3, [r7, #31]
 800e040:	e071      	b.n	800e126 <UART_SetConfig+0x34e>
 800e042:	2308      	movs	r3, #8
 800e044:	77fb      	strb	r3, [r7, #31]
 800e046:	e06e      	b.n	800e126 <UART_SetConfig+0x34e>
 800e048:	2310      	movs	r3, #16
 800e04a:	77fb      	strb	r3, [r7, #31]
 800e04c:	bf00      	nop
 800e04e:	e06a      	b.n	800e126 <UART_SetConfig+0x34e>
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	4a25      	ldr	r2, [pc, #148]	; (800e0ec <UART_SetConfig+0x314>)
 800e056:	4293      	cmp	r3, r2
 800e058:	d124      	bne.n	800e0a4 <UART_SetConfig+0x2cc>
 800e05a:	4b1e      	ldr	r3, [pc, #120]	; (800e0d4 <UART_SetConfig+0x2fc>)
 800e05c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e060:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800e064:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e068:	d012      	beq.n	800e090 <UART_SetConfig+0x2b8>
 800e06a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e06e:	d802      	bhi.n	800e076 <UART_SetConfig+0x29e>
 800e070:	2b00      	cmp	r3, #0
 800e072:	d007      	beq.n	800e084 <UART_SetConfig+0x2ac>
 800e074:	e012      	b.n	800e09c <UART_SetConfig+0x2c4>
 800e076:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e07a:	d006      	beq.n	800e08a <UART_SetConfig+0x2b2>
 800e07c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800e080:	d009      	beq.n	800e096 <UART_SetConfig+0x2be>
 800e082:	e00b      	b.n	800e09c <UART_SetConfig+0x2c4>
 800e084:	2300      	movs	r3, #0
 800e086:	77fb      	strb	r3, [r7, #31]
 800e088:	e04d      	b.n	800e126 <UART_SetConfig+0x34e>
 800e08a:	2302      	movs	r3, #2
 800e08c:	77fb      	strb	r3, [r7, #31]
 800e08e:	e04a      	b.n	800e126 <UART_SetConfig+0x34e>
 800e090:	2304      	movs	r3, #4
 800e092:	77fb      	strb	r3, [r7, #31]
 800e094:	e047      	b.n	800e126 <UART_SetConfig+0x34e>
 800e096:	2308      	movs	r3, #8
 800e098:	77fb      	strb	r3, [r7, #31]
 800e09a:	e044      	b.n	800e126 <UART_SetConfig+0x34e>
 800e09c:	2310      	movs	r3, #16
 800e09e:	77fb      	strb	r3, [r7, #31]
 800e0a0:	bf00      	nop
 800e0a2:	e040      	b.n	800e126 <UART_SetConfig+0x34e>
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	4a11      	ldr	r2, [pc, #68]	; (800e0f0 <UART_SetConfig+0x318>)
 800e0aa:	4293      	cmp	r3, r2
 800e0ac:	d139      	bne.n	800e122 <UART_SetConfig+0x34a>
 800e0ae:	4b09      	ldr	r3, [pc, #36]	; (800e0d4 <UART_SetConfig+0x2fc>)
 800e0b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e0b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800e0b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e0bc:	d027      	beq.n	800e10e <UART_SetConfig+0x336>
 800e0be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e0c2:	d817      	bhi.n	800e0f4 <UART_SetConfig+0x31c>
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d01c      	beq.n	800e102 <UART_SetConfig+0x32a>
 800e0c8:	e027      	b.n	800e11a <UART_SetConfig+0x342>
 800e0ca:	bf00      	nop
 800e0cc:	efff69f3 	.word	0xefff69f3
 800e0d0:	40011000 	.word	0x40011000
 800e0d4:	40023800 	.word	0x40023800
 800e0d8:	40004400 	.word	0x40004400
 800e0dc:	40004800 	.word	0x40004800
 800e0e0:	40004c00 	.word	0x40004c00
 800e0e4:	40005000 	.word	0x40005000
 800e0e8:	40011400 	.word	0x40011400
 800e0ec:	40007800 	.word	0x40007800
 800e0f0:	40007c00 	.word	0x40007c00
 800e0f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e0f8:	d006      	beq.n	800e108 <UART_SetConfig+0x330>
 800e0fa:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800e0fe:	d009      	beq.n	800e114 <UART_SetConfig+0x33c>
 800e100:	e00b      	b.n	800e11a <UART_SetConfig+0x342>
 800e102:	2300      	movs	r3, #0
 800e104:	77fb      	strb	r3, [r7, #31]
 800e106:	e00e      	b.n	800e126 <UART_SetConfig+0x34e>
 800e108:	2302      	movs	r3, #2
 800e10a:	77fb      	strb	r3, [r7, #31]
 800e10c:	e00b      	b.n	800e126 <UART_SetConfig+0x34e>
 800e10e:	2304      	movs	r3, #4
 800e110:	77fb      	strb	r3, [r7, #31]
 800e112:	e008      	b.n	800e126 <UART_SetConfig+0x34e>
 800e114:	2308      	movs	r3, #8
 800e116:	77fb      	strb	r3, [r7, #31]
 800e118:	e005      	b.n	800e126 <UART_SetConfig+0x34e>
 800e11a:	2310      	movs	r3, #16
 800e11c:	77fb      	strb	r3, [r7, #31]
 800e11e:	bf00      	nop
 800e120:	e001      	b.n	800e126 <UART_SetConfig+0x34e>
 800e122:	2310      	movs	r3, #16
 800e124:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	69db      	ldr	r3, [r3, #28]
 800e12a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e12e:	d17f      	bne.n	800e230 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800e130:	7ffb      	ldrb	r3, [r7, #31]
 800e132:	2b08      	cmp	r3, #8
 800e134:	d85c      	bhi.n	800e1f0 <UART_SetConfig+0x418>
 800e136:	a201      	add	r2, pc, #4	; (adr r2, 800e13c <UART_SetConfig+0x364>)
 800e138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e13c:	0800e161 	.word	0x0800e161
 800e140:	0800e181 	.word	0x0800e181
 800e144:	0800e1a1 	.word	0x0800e1a1
 800e148:	0800e1f1 	.word	0x0800e1f1
 800e14c:	0800e1b9 	.word	0x0800e1b9
 800e150:	0800e1f1 	.word	0x0800e1f1
 800e154:	0800e1f1 	.word	0x0800e1f1
 800e158:	0800e1f1 	.word	0x0800e1f1
 800e15c:	0800e1d9 	.word	0x0800e1d9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e160:	f7fc f8c6 	bl	800a2f0 <HAL_RCC_GetPCLK1Freq>
 800e164:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	005a      	lsls	r2, r3, #1
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	685b      	ldr	r3, [r3, #4]
 800e16e:	085b      	lsrs	r3, r3, #1
 800e170:	441a      	add	r2, r3
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	685b      	ldr	r3, [r3, #4]
 800e176:	fbb2 f3f3 	udiv	r3, r2, r3
 800e17a:	b29b      	uxth	r3, r3
 800e17c:	61bb      	str	r3, [r7, #24]
        break;
 800e17e:	e03a      	b.n	800e1f6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e180:	f7fc f8ca 	bl	800a318 <HAL_RCC_GetPCLK2Freq>
 800e184:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	005a      	lsls	r2, r3, #1
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	685b      	ldr	r3, [r3, #4]
 800e18e:	085b      	lsrs	r3, r3, #1
 800e190:	441a      	add	r2, r3
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	685b      	ldr	r3, [r3, #4]
 800e196:	fbb2 f3f3 	udiv	r3, r2, r3
 800e19a:	b29b      	uxth	r3, r3
 800e19c:	61bb      	str	r3, [r7, #24]
        break;
 800e19e:	e02a      	b.n	800e1f6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	685b      	ldr	r3, [r3, #4]
 800e1a4:	085a      	lsrs	r2, r3, #1
 800e1a6:	4b5f      	ldr	r3, [pc, #380]	; (800e324 <UART_SetConfig+0x54c>)
 800e1a8:	4413      	add	r3, r2
 800e1aa:	687a      	ldr	r2, [r7, #4]
 800e1ac:	6852      	ldr	r2, [r2, #4]
 800e1ae:	fbb3 f3f2 	udiv	r3, r3, r2
 800e1b2:	b29b      	uxth	r3, r3
 800e1b4:	61bb      	str	r3, [r7, #24]
        break;
 800e1b6:	e01e      	b.n	800e1f6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e1b8:	f7fb ffb6 	bl	800a128 <HAL_RCC_GetSysClockFreq>
 800e1bc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	005a      	lsls	r2, r3, #1
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	685b      	ldr	r3, [r3, #4]
 800e1c6:	085b      	lsrs	r3, r3, #1
 800e1c8:	441a      	add	r2, r3
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	685b      	ldr	r3, [r3, #4]
 800e1ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1d2:	b29b      	uxth	r3, r3
 800e1d4:	61bb      	str	r3, [r7, #24]
        break;
 800e1d6:	e00e      	b.n	800e1f6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	685b      	ldr	r3, [r3, #4]
 800e1dc:	085b      	lsrs	r3, r3, #1
 800e1de:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	685b      	ldr	r3, [r3, #4]
 800e1e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1ea:	b29b      	uxth	r3, r3
 800e1ec:	61bb      	str	r3, [r7, #24]
        break;
 800e1ee:	e002      	b.n	800e1f6 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 800e1f0:	2301      	movs	r3, #1
 800e1f2:	75fb      	strb	r3, [r7, #23]
        break;
 800e1f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e1f6:	69bb      	ldr	r3, [r7, #24]
 800e1f8:	2b0f      	cmp	r3, #15
 800e1fa:	d916      	bls.n	800e22a <UART_SetConfig+0x452>
 800e1fc:	69bb      	ldr	r3, [r7, #24]
 800e1fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e202:	d212      	bcs.n	800e22a <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e204:	69bb      	ldr	r3, [r7, #24]
 800e206:	b29b      	uxth	r3, r3
 800e208:	f023 030f 	bic.w	r3, r3, #15
 800e20c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e20e:	69bb      	ldr	r3, [r7, #24]
 800e210:	085b      	lsrs	r3, r3, #1
 800e212:	b29b      	uxth	r3, r3
 800e214:	f003 0307 	and.w	r3, r3, #7
 800e218:	b29a      	uxth	r2, r3
 800e21a:	897b      	ldrh	r3, [r7, #10]
 800e21c:	4313      	orrs	r3, r2
 800e21e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	897a      	ldrh	r2, [r7, #10]
 800e226:	60da      	str	r2, [r3, #12]
 800e228:	e070      	b.n	800e30c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800e22a:	2301      	movs	r3, #1
 800e22c:	75fb      	strb	r3, [r7, #23]
 800e22e:	e06d      	b.n	800e30c <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 800e230:	7ffb      	ldrb	r3, [r7, #31]
 800e232:	2b08      	cmp	r3, #8
 800e234:	d859      	bhi.n	800e2ea <UART_SetConfig+0x512>
 800e236:	a201      	add	r2, pc, #4	; (adr r2, 800e23c <UART_SetConfig+0x464>)
 800e238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e23c:	0800e261 	.word	0x0800e261
 800e240:	0800e27f 	.word	0x0800e27f
 800e244:	0800e29d 	.word	0x0800e29d
 800e248:	0800e2eb 	.word	0x0800e2eb
 800e24c:	0800e2b5 	.word	0x0800e2b5
 800e250:	0800e2eb 	.word	0x0800e2eb
 800e254:	0800e2eb 	.word	0x0800e2eb
 800e258:	0800e2eb 	.word	0x0800e2eb
 800e25c:	0800e2d3 	.word	0x0800e2d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e260:	f7fc f846 	bl	800a2f0 <HAL_RCC_GetPCLK1Freq>
 800e264:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	685b      	ldr	r3, [r3, #4]
 800e26a:	085a      	lsrs	r2, r3, #1
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	441a      	add	r2, r3
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	685b      	ldr	r3, [r3, #4]
 800e274:	fbb2 f3f3 	udiv	r3, r2, r3
 800e278:	b29b      	uxth	r3, r3
 800e27a:	61bb      	str	r3, [r7, #24]
        break;
 800e27c:	e038      	b.n	800e2f0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e27e:	f7fc f84b 	bl	800a318 <HAL_RCC_GetPCLK2Freq>
 800e282:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	685b      	ldr	r3, [r3, #4]
 800e288:	085a      	lsrs	r2, r3, #1
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	441a      	add	r2, r3
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	685b      	ldr	r3, [r3, #4]
 800e292:	fbb2 f3f3 	udiv	r3, r2, r3
 800e296:	b29b      	uxth	r3, r3
 800e298:	61bb      	str	r3, [r7, #24]
        break;
 800e29a:	e029      	b.n	800e2f0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	685b      	ldr	r3, [r3, #4]
 800e2a0:	085a      	lsrs	r2, r3, #1
 800e2a2:	4b21      	ldr	r3, [pc, #132]	; (800e328 <UART_SetConfig+0x550>)
 800e2a4:	4413      	add	r3, r2
 800e2a6:	687a      	ldr	r2, [r7, #4]
 800e2a8:	6852      	ldr	r2, [r2, #4]
 800e2aa:	fbb3 f3f2 	udiv	r3, r3, r2
 800e2ae:	b29b      	uxth	r3, r3
 800e2b0:	61bb      	str	r3, [r7, #24]
        break;
 800e2b2:	e01d      	b.n	800e2f0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e2b4:	f7fb ff38 	bl	800a128 <HAL_RCC_GetSysClockFreq>
 800e2b8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	685b      	ldr	r3, [r3, #4]
 800e2be:	085a      	lsrs	r2, r3, #1
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	441a      	add	r2, r3
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	685b      	ldr	r3, [r3, #4]
 800e2c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e2cc:	b29b      	uxth	r3, r3
 800e2ce:	61bb      	str	r3, [r7, #24]
        break;
 800e2d0:	e00e      	b.n	800e2f0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	685b      	ldr	r3, [r3, #4]
 800e2d6:	085b      	lsrs	r3, r3, #1
 800e2d8:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	685b      	ldr	r3, [r3, #4]
 800e2e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800e2e4:	b29b      	uxth	r3, r3
 800e2e6:	61bb      	str	r3, [r7, #24]
        break;
 800e2e8:	e002      	b.n	800e2f0 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800e2ea:	2301      	movs	r3, #1
 800e2ec:	75fb      	strb	r3, [r7, #23]
        break;
 800e2ee:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e2f0:	69bb      	ldr	r3, [r7, #24]
 800e2f2:	2b0f      	cmp	r3, #15
 800e2f4:	d908      	bls.n	800e308 <UART_SetConfig+0x530>
 800e2f6:	69bb      	ldr	r3, [r7, #24]
 800e2f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e2fc:	d204      	bcs.n	800e308 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	69ba      	ldr	r2, [r7, #24]
 800e304:	60da      	str	r2, [r3, #12]
 800e306:	e001      	b.n	800e30c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800e308:	2301      	movs	r3, #1
 800e30a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	2200      	movs	r2, #0
 800e310:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	2200      	movs	r2, #0
 800e316:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800e318:	7dfb      	ldrb	r3, [r7, #23]
}
 800e31a:	4618      	mov	r0, r3
 800e31c:	3720      	adds	r7, #32
 800e31e:	46bd      	mov	sp, r7
 800e320:	bd80      	pop	{r7, pc}
 800e322:	bf00      	nop
 800e324:	01e84800 	.word	0x01e84800
 800e328:	00f42400 	.word	0x00f42400

0800e32c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e32c:	b480      	push	{r7}
 800e32e:	b083      	sub	sp, #12
 800e330:	af00      	add	r7, sp, #0
 800e332:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e338:	f003 0301 	and.w	r3, r3, #1
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d00a      	beq.n	800e356 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	685b      	ldr	r3, [r3, #4]
 800e346:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	430a      	orrs	r2, r1
 800e354:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e35a:	f003 0302 	and.w	r3, r3, #2
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d00a      	beq.n	800e378 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	685b      	ldr	r3, [r3, #4]
 800e368:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	430a      	orrs	r2, r1
 800e376:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e37c:	f003 0304 	and.w	r3, r3, #4
 800e380:	2b00      	cmp	r3, #0
 800e382:	d00a      	beq.n	800e39a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	685b      	ldr	r3, [r3, #4]
 800e38a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	430a      	orrs	r2, r1
 800e398:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e39e:	f003 0308 	and.w	r3, r3, #8
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d00a      	beq.n	800e3bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	685b      	ldr	r3, [r3, #4]
 800e3ac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	430a      	orrs	r2, r1
 800e3ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3c0:	f003 0310 	and.w	r3, r3, #16
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d00a      	beq.n	800e3de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	689b      	ldr	r3, [r3, #8]
 800e3ce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	430a      	orrs	r2, r1
 800e3dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3e2:	f003 0320 	and.w	r3, r3, #32
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d00a      	beq.n	800e400 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	689b      	ldr	r3, [r3, #8]
 800e3f0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	430a      	orrs	r2, r1
 800e3fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d01a      	beq.n	800e442 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	685b      	ldr	r3, [r3, #4]
 800e412:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	430a      	orrs	r2, r1
 800e420:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e426:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e42a:	d10a      	bne.n	800e442 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	685b      	ldr	r3, [r3, #4]
 800e432:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	430a      	orrs	r2, r1
 800e440:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e446:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d00a      	beq.n	800e464 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	685b      	ldr	r3, [r3, #4]
 800e454:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	430a      	orrs	r2, r1
 800e462:	605a      	str	r2, [r3, #4]
  }
}
 800e464:	bf00      	nop
 800e466:	370c      	adds	r7, #12
 800e468:	46bd      	mov	sp, r7
 800e46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e46e:	4770      	bx	lr

0800e470 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e470:	b580      	push	{r7, lr}
 800e472:	b086      	sub	sp, #24
 800e474:	af02      	add	r7, sp, #8
 800e476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	2200      	movs	r2, #0
 800e47c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800e47e:	f7f8 fd8b 	bl	8006f98 <HAL_GetTick>
 800e482:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	f003 0308 	and.w	r3, r3, #8
 800e48e:	2b08      	cmp	r3, #8
 800e490:	d10e      	bne.n	800e4b0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e492:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e496:	9300      	str	r3, [sp, #0]
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	2200      	movs	r2, #0
 800e49c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e4a0:	6878      	ldr	r0, [r7, #4]
 800e4a2:	f000 f814 	bl	800e4ce <UART_WaitOnFlagUntilTimeout>
 800e4a6:	4603      	mov	r3, r0
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d001      	beq.n	800e4b0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e4ac:	2303      	movs	r3, #3
 800e4ae:	e00a      	b.n	800e4c6 <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	2220      	movs	r2, #32
 800e4b4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	2220      	movs	r2, #32
 800e4ba:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	2200      	movs	r2, #0
 800e4c0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800e4c4:	2300      	movs	r3, #0
}
 800e4c6:	4618      	mov	r0, r3
 800e4c8:	3710      	adds	r7, #16
 800e4ca:	46bd      	mov	sp, r7
 800e4cc:	bd80      	pop	{r7, pc}

0800e4ce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e4ce:	b580      	push	{r7, lr}
 800e4d0:	b084      	sub	sp, #16
 800e4d2:	af00      	add	r7, sp, #0
 800e4d4:	60f8      	str	r0, [r7, #12]
 800e4d6:	60b9      	str	r1, [r7, #8]
 800e4d8:	603b      	str	r3, [r7, #0]
 800e4da:	4613      	mov	r3, r2
 800e4dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e4de:	e05d      	b.n	800e59c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e4e0:	69bb      	ldr	r3, [r7, #24]
 800e4e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4e6:	d059      	beq.n	800e59c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e4e8:	f7f8 fd56 	bl	8006f98 <HAL_GetTick>
 800e4ec:	4602      	mov	r2, r0
 800e4ee:	683b      	ldr	r3, [r7, #0]
 800e4f0:	1ad3      	subs	r3, r2, r3
 800e4f2:	69ba      	ldr	r2, [r7, #24]
 800e4f4:	429a      	cmp	r2, r3
 800e4f6:	d302      	bcc.n	800e4fe <UART_WaitOnFlagUntilTimeout+0x30>
 800e4f8:	69bb      	ldr	r3, [r7, #24]
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d11b      	bne.n	800e536 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	681a      	ldr	r2, [r3, #0]
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800e50c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	689a      	ldr	r2, [r3, #8]
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	f022 0201 	bic.w	r2, r2, #1
 800e51c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	2220      	movs	r2, #32
 800e522:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	2220      	movs	r2, #32
 800e528:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	2200      	movs	r2, #0
 800e52e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800e532:	2303      	movs	r3, #3
 800e534:	e042      	b.n	800e5bc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	f003 0304 	and.w	r3, r3, #4
 800e540:	2b00      	cmp	r3, #0
 800e542:	d02b      	beq.n	800e59c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	69db      	ldr	r3, [r3, #28]
 800e54a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e54e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e552:	d123      	bne.n	800e59c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e55c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	681a      	ldr	r2, [r3, #0]
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800e56c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	689a      	ldr	r2, [r3, #8]
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	f022 0201 	bic.w	r2, r2, #1
 800e57c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	2220      	movs	r2, #32
 800e582:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	2220      	movs	r2, #32
 800e588:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	2220      	movs	r2, #32
 800e58e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	2200      	movs	r2, #0
 800e594:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800e598:	2303      	movs	r3, #3
 800e59a:	e00f      	b.n	800e5bc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	69da      	ldr	r2, [r3, #28]
 800e5a2:	68bb      	ldr	r3, [r7, #8]
 800e5a4:	4013      	ands	r3, r2
 800e5a6:	68ba      	ldr	r2, [r7, #8]
 800e5a8:	429a      	cmp	r2, r3
 800e5aa:	bf0c      	ite	eq
 800e5ac:	2301      	moveq	r3, #1
 800e5ae:	2300      	movne	r3, #0
 800e5b0:	b2db      	uxtb	r3, r3
 800e5b2:	461a      	mov	r2, r3
 800e5b4:	79fb      	ldrb	r3, [r7, #7]
 800e5b6:	429a      	cmp	r2, r3
 800e5b8:	d092      	beq.n	800e4e0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e5ba:	2300      	movs	r3, #0
}
 800e5bc:	4618      	mov	r0, r3
 800e5be:	3710      	adds	r7, #16
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	bd80      	pop	{r7, pc}

0800e5c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e5c4:	b480      	push	{r7}
 800e5c6:	b083      	sub	sp, #12
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	681a      	ldr	r2, [r3, #0]
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800e5da:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	2220      	movs	r2, #32
 800e5e0:	675a      	str	r2, [r3, #116]	; 0x74
}
 800e5e2:	bf00      	nop
 800e5e4:	370c      	adds	r7, #12
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ec:	4770      	bx	lr

0800e5ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e5ee:	b480      	push	{r7}
 800e5f0:	b083      	sub	sp, #12
 800e5f2:	af00      	add	r7, sp, #0
 800e5f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	681a      	ldr	r2, [r3, #0]
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e604:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	689a      	ldr	r2, [r3, #8]
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	f022 0201 	bic.w	r2, r2, #1
 800e614:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	2220      	movs	r2, #32
 800e61a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	2200      	movs	r2, #0
 800e620:	661a      	str	r2, [r3, #96]	; 0x60
}
 800e622:	bf00      	nop
 800e624:	370c      	adds	r7, #12
 800e626:	46bd      	mov	sp, r7
 800e628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e62c:	4770      	bx	lr

0800e62e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e62e:	b580      	push	{r7, lr}
 800e630:	b084      	sub	sp, #16
 800e632:	af00      	add	r7, sp, #0
 800e634:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e63a:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	69db      	ldr	r3, [r3, #28]
 800e640:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e644:	d01e      	beq.n	800e684 <UART_DMAReceiveCplt+0x56>
  {
    huart->RxXferCount = 0U;
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	2200      	movs	r2, #0
 800e64a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	681a      	ldr	r2, [r3, #0]
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e65c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	689a      	ldr	r2, [r3, #8]
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	f022 0201 	bic.w	r2, r2, #1
 800e66c:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	689a      	ldr	r2, [r3, #8]
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e67c:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	2220      	movs	r2, #32
 800e682:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800e684:	68f8      	ldr	r0, [r7, #12]
 800e686:	f7ff fb89 	bl	800dd9c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e68a:	bf00      	nop
 800e68c:	3710      	adds	r7, #16
 800e68e:	46bd      	mov	sp, r7
 800e690:	bd80      	pop	{r7, pc}

0800e692 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e692:	b580      	push	{r7, lr}
 800e694:	b084      	sub	sp, #16
 800e696:	af00      	add	r7, sp, #0
 800e698:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e69e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800e6a0:	68f8      	ldr	r0, [r7, #12]
 800e6a2:	f7ff fb85 	bl	800ddb0 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e6a6:	bf00      	nop
 800e6a8:	3710      	adds	r7, #16
 800e6aa:	46bd      	mov	sp, r7
 800e6ac:	bd80      	pop	{r7, pc}

0800e6ae <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e6ae:	b580      	push	{r7, lr}
 800e6b0:	b086      	sub	sp, #24
 800e6b2:	af00      	add	r7, sp, #0
 800e6b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6ba:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e6bc:	697b      	ldr	r3, [r7, #20]
 800e6be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e6c0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e6c2:	697b      	ldr	r3, [r7, #20]
 800e6c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e6c6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e6c8:	697b      	ldr	r3, [r7, #20]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	689b      	ldr	r3, [r3, #8]
 800e6ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e6d2:	2b80      	cmp	r3, #128	; 0x80
 800e6d4:	d109      	bne.n	800e6ea <UART_DMAError+0x3c>
 800e6d6:	693b      	ldr	r3, [r7, #16]
 800e6d8:	2b21      	cmp	r3, #33	; 0x21
 800e6da:	d106      	bne.n	800e6ea <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e6dc:	697b      	ldr	r3, [r7, #20]
 800e6de:	2200      	movs	r2, #0
 800e6e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800e6e4:	6978      	ldr	r0, [r7, #20]
 800e6e6:	f7ff ff6d 	bl	800e5c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e6ea:	697b      	ldr	r3, [r7, #20]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	689b      	ldr	r3, [r3, #8]
 800e6f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e6f4:	2b40      	cmp	r3, #64	; 0x40
 800e6f6:	d109      	bne.n	800e70c <UART_DMAError+0x5e>
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	2b22      	cmp	r3, #34	; 0x22
 800e6fc:	d106      	bne.n	800e70c <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e6fe:	697b      	ldr	r3, [r7, #20]
 800e700:	2200      	movs	r2, #0
 800e702:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800e706:	6978      	ldr	r0, [r7, #20]
 800e708:	f7ff ff71 	bl	800e5ee <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e70c:	697b      	ldr	r3, [r7, #20]
 800e70e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e710:	f043 0210 	orr.w	r2, r3, #16
 800e714:	697b      	ldr	r3, [r7, #20]
 800e716:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e718:	6978      	ldr	r0, [r7, #20]
 800e71a:	f7ff fb53 	bl	800ddc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e71e:	bf00      	nop
 800e720:	3718      	adds	r7, #24
 800e722:	46bd      	mov	sp, r7
 800e724:	bd80      	pop	{r7, pc}

0800e726 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e726:	b580      	push	{r7, lr}
 800e728:	b084      	sub	sp, #16
 800e72a:	af00      	add	r7, sp, #0
 800e72c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e732:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	2200      	movs	r2, #0
 800e738:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	2200      	movs	r2, #0
 800e740:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e744:	68f8      	ldr	r0, [r7, #12]
 800e746:	f7ff fb3d 	bl	800ddc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e74a:	bf00      	nop
 800e74c:	3710      	adds	r7, #16
 800e74e:	46bd      	mov	sp, r7
 800e750:	bd80      	pop	{r7, pc}

0800e752 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e752:	b580      	push	{r7, lr}
 800e754:	b082      	sub	sp, #8
 800e756:	af00      	add	r7, sp, #0
 800e758:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	681a      	ldr	r2, [r3, #0]
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e768:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	2220      	movs	r2, #32
 800e76e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	2200      	movs	r2, #0
 800e774:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e776:	6878      	ldr	r0, [r7, #4]
 800e778:	f7ff fb06 	bl	800dd88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e77c:	bf00      	nop
 800e77e:	3708      	adds	r7, #8
 800e780:	46bd      	mov	sp, r7
 800e782:	bd80      	pop	{r7, pc}

0800e784 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e784:	b580      	push	{r7, lr}
 800e786:	b084      	sub	sp, #16
 800e788:	af00      	add	r7, sp, #0
 800e78a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e792:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e798:	2b22      	cmp	r3, #34	; 0x22
 800e79a:	d13a      	bne.n	800e812 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7a2:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e7a4:	89bb      	ldrh	r3, [r7, #12]
 800e7a6:	b2d9      	uxtb	r1, r3
 800e7a8:	89fb      	ldrh	r3, [r7, #14]
 800e7aa:	b2da      	uxtb	r2, r3
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e7b0:	400a      	ands	r2, r1
 800e7b2:	b2d2      	uxtb	r2, r2
 800e7b4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e7ba:	1c5a      	adds	r2, r3, #1
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e7c6:	b29b      	uxth	r3, r3
 800e7c8:	3b01      	subs	r3, #1
 800e7ca:	b29a      	uxth	r2, r3
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e7d8:	b29b      	uxth	r3, r3
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d121      	bne.n	800e822 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	681a      	ldr	r2, [r3, #0]
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e7ec:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	689a      	ldr	r2, [r3, #8]
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	f022 0201 	bic.w	r2, r2, #1
 800e7fc:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	2220      	movs	r2, #32
 800e802:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	2200      	movs	r2, #0
 800e808:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800e80a:	6878      	ldr	r0, [r7, #4]
 800e80c:	f7ff fac6 	bl	800dd9c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e810:	e007      	b.n	800e822 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	699a      	ldr	r2, [r3, #24]
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	f042 0208 	orr.w	r2, r2, #8
 800e820:	619a      	str	r2, [r3, #24]
}
 800e822:	bf00      	nop
 800e824:	3710      	adds	r7, #16
 800e826:	46bd      	mov	sp, r7
 800e828:	bd80      	pop	{r7, pc}

0800e82a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e82a:	b580      	push	{r7, lr}
 800e82c:	b084      	sub	sp, #16
 800e82e:	af00      	add	r7, sp, #0
 800e830:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e838:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e83e:	2b22      	cmp	r3, #34	; 0x22
 800e840:	d13a      	bne.n	800e8b8 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e848:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e84e:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800e850:	89ba      	ldrh	r2, [r7, #12]
 800e852:	89fb      	ldrh	r3, [r7, #14]
 800e854:	4013      	ands	r3, r2
 800e856:	b29a      	uxth	r2, r3
 800e858:	68bb      	ldr	r3, [r7, #8]
 800e85a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e860:	1c9a      	adds	r2, r3, #2
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e86c:	b29b      	uxth	r3, r3
 800e86e:	3b01      	subs	r3, #1
 800e870:	b29a      	uxth	r2, r3
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e87e:	b29b      	uxth	r3, r3
 800e880:	2b00      	cmp	r3, #0
 800e882:	d121      	bne.n	800e8c8 <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	681a      	ldr	r2, [r3, #0]
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e892:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	689a      	ldr	r2, [r3, #8]
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	f022 0201 	bic.w	r2, r2, #1
 800e8a2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	2220      	movs	r2, #32
 800e8a8:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	2200      	movs	r2, #0
 800e8ae:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800e8b0:	6878      	ldr	r0, [r7, #4]
 800e8b2:	f7ff fa73 	bl	800dd9c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e8b6:	e007      	b.n	800e8c8 <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	699a      	ldr	r2, [r3, #24]
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	f042 0208 	orr.w	r2, r2, #8
 800e8c6:	619a      	str	r2, [r3, #24]
}
 800e8c8:	bf00      	nop
 800e8ca:	3710      	adds	r7, #16
 800e8cc:	46bd      	mov	sp, r7
 800e8ce:	bd80      	pop	{r7, pc}

0800e8d0 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800e8d0:	b084      	sub	sp, #16
 800e8d2:	b480      	push	{r7}
 800e8d4:	b085      	sub	sp, #20
 800e8d6:	af00      	add	r7, sp, #0
 800e8d8:	6078      	str	r0, [r7, #4]
 800e8da:	f107 001c 	add.w	r0, r7, #28
 800e8de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800e8e2:	2300      	movs	r3, #0
 800e8e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800e8e6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800e8e8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800e8ea:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800e8ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800e8ee:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800e8f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800e8f2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800e8f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800e8f6:	431a      	orrs	r2, r3
             Init.ClockDiv
 800e8f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800e8fa:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800e8fc:	68fa      	ldr	r2, [r7, #12]
 800e8fe:	4313      	orrs	r3, r2
 800e900:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	685a      	ldr	r2, [r3, #4]
 800e906:	4b07      	ldr	r3, [pc, #28]	; (800e924 <SDMMC_Init+0x54>)
 800e908:	4013      	ands	r3, r2
 800e90a:	68fa      	ldr	r2, [r7, #12]
 800e90c:	431a      	orrs	r2, r3
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800e912:	2300      	movs	r3, #0
}
 800e914:	4618      	mov	r0, r3
 800e916:	3714      	adds	r7, #20
 800e918:	46bd      	mov	sp, r7
 800e91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e91e:	b004      	add	sp, #16
 800e920:	4770      	bx	lr
 800e922:	bf00      	nop
 800e924:	ffff8100 	.word	0xffff8100

0800e928 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800e928:	b480      	push	{r7}
 800e92a:	b083      	sub	sp, #12
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800e936:	4618      	mov	r0, r3
 800e938:	370c      	adds	r7, #12
 800e93a:	46bd      	mov	sp, r7
 800e93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e940:	4770      	bx	lr

0800e942 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 800e942:	b480      	push	{r7}
 800e944:	b083      	sub	sp, #12
 800e946:	af00      	add	r7, sp, #0
 800e948:	6078      	str	r0, [r7, #4]
 800e94a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800e94c:	683b      	ldr	r3, [r7, #0]
 800e94e:	681a      	ldr	r2, [r3, #0]
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e956:	2300      	movs	r3, #0
}
 800e958:	4618      	mov	r0, r3
 800e95a:	370c      	adds	r7, #12
 800e95c:	46bd      	mov	sp, r7
 800e95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e962:	4770      	bx	lr

0800e964 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800e964:	b580      	push	{r7, lr}
 800e966:	b082      	sub	sp, #8
 800e968:	af00      	add	r7, sp, #0
 800e96a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	2203      	movs	r2, #3
 800e970:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800e972:	2002      	movs	r0, #2
 800e974:	f7f8 fb1c 	bl	8006fb0 <HAL_Delay>
  
  return HAL_OK;
 800e978:	2300      	movs	r3, #0
}
 800e97a:	4618      	mov	r0, r3
 800e97c:	3708      	adds	r7, #8
 800e97e:	46bd      	mov	sp, r7
 800e980:	bd80      	pop	{r7, pc}

0800e982 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800e982:	b480      	push	{r7}
 800e984:	b083      	sub	sp, #12
 800e986:	af00      	add	r7, sp, #0
 800e988:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	f003 0303 	and.w	r3, r3, #3
}
 800e992:	4618      	mov	r0, r3
 800e994:	370c      	adds	r7, #12
 800e996:	46bd      	mov	sp, r7
 800e998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99c:	4770      	bx	lr
	...

0800e9a0 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800e9a0:	b480      	push	{r7}
 800e9a2:	b085      	sub	sp, #20
 800e9a4:	af00      	add	r7, sp, #0
 800e9a6:	6078      	str	r0, [r7, #4]
 800e9a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800e9ae:	683b      	ldr	r3, [r7, #0]
 800e9b0:	681a      	ldr	r2, [r3, #0]
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e9b6:	683b      	ldr	r3, [r7, #0]
 800e9b8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800e9ba:	683b      	ldr	r3, [r7, #0]
 800e9bc:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e9be:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800e9c0:	683b      	ldr	r3, [r7, #0]
 800e9c2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800e9c4:	431a      	orrs	r2, r3
                       Command->CPSM);
 800e9c6:	683b      	ldr	r3, [r7, #0]
 800e9c8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800e9ca:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e9cc:	68fa      	ldr	r2, [r7, #12]
 800e9ce:	4313      	orrs	r3, r2
 800e9d0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	68da      	ldr	r2, [r3, #12]
 800e9d6:	4b06      	ldr	r3, [pc, #24]	; (800e9f0 <SDMMC_SendCommand+0x50>)
 800e9d8:	4013      	ands	r3, r2
 800e9da:	68fa      	ldr	r2, [r7, #12]
 800e9dc:	431a      	orrs	r2, r3
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800e9e2:	2300      	movs	r3, #0
}
 800e9e4:	4618      	mov	r0, r3
 800e9e6:	3714      	adds	r7, #20
 800e9e8:	46bd      	mov	sp, r7
 800e9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ee:	4770      	bx	lr
 800e9f0:	fffff000 	.word	0xfffff000

0800e9f4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800e9f4:	b480      	push	{r7}
 800e9f6:	b083      	sub	sp, #12
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	691b      	ldr	r3, [r3, #16]
 800ea00:	b2db      	uxtb	r3, r3
}
 800ea02:	4618      	mov	r0, r3
 800ea04:	370c      	adds	r7, #12
 800ea06:	46bd      	mov	sp, r7
 800ea08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea0c:	4770      	bx	lr

0800ea0e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800ea0e:	b480      	push	{r7}
 800ea10:	b085      	sub	sp, #20
 800ea12:	af00      	add	r7, sp, #0
 800ea14:	6078      	str	r0, [r7, #4]
 800ea16:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	3314      	adds	r3, #20
 800ea1c:	461a      	mov	r2, r3
 800ea1e:	683b      	ldr	r3, [r7, #0]
 800ea20:	4413      	add	r3, r2
 800ea22:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	681b      	ldr	r3, [r3, #0]
}  
 800ea28:	4618      	mov	r0, r3
 800ea2a:	3714      	adds	r7, #20
 800ea2c:	46bd      	mov	sp, r7
 800ea2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea32:	4770      	bx	lr

0800ea34 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800ea34:	b480      	push	{r7}
 800ea36:	b085      	sub	sp, #20
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	6078      	str	r0, [r7, #4]
 800ea3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ea3e:	2300      	movs	r3, #0
 800ea40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800ea42:	683b      	ldr	r3, [r7, #0]
 800ea44:	681a      	ldr	r2, [r3, #0]
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800ea4a:	683b      	ldr	r3, [r7, #0]
 800ea4c:	685a      	ldr	r2, [r3, #4]
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ea52:	683b      	ldr	r3, [r7, #0]
 800ea54:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800ea56:	683b      	ldr	r3, [r7, #0]
 800ea58:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ea5a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800ea5c:	683b      	ldr	r3, [r7, #0]
 800ea5e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800ea60:	431a      	orrs	r2, r3
                       Data->DPSM);
 800ea62:	683b      	ldr	r3, [r7, #0]
 800ea64:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800ea66:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ea68:	68fa      	ldr	r2, [r7, #12]
 800ea6a:	4313      	orrs	r3, r2
 800ea6c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea72:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	431a      	orrs	r2, r3
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800ea7e:	2300      	movs	r3, #0

}
 800ea80:	4618      	mov	r0, r3
 800ea82:	3714      	adds	r7, #20
 800ea84:	46bd      	mov	sp, r7
 800ea86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea8a:	4770      	bx	lr

0800ea8c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b088      	sub	sp, #32
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
 800ea94:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800ea96:	683b      	ldr	r3, [r7, #0]
 800ea98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800ea9a:	2310      	movs	r3, #16
 800ea9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ea9e:	2340      	movs	r3, #64	; 0x40
 800eaa0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800eaa6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eaaa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800eaac:	f107 0308 	add.w	r3, r7, #8
 800eab0:	4619      	mov	r1, r3
 800eab2:	6878      	ldr	r0, [r7, #4]
 800eab4:	f7ff ff74 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800eab8:	f241 3288 	movw	r2, #5000	; 0x1388
 800eabc:	2110      	movs	r1, #16
 800eabe:	6878      	ldr	r0, [r7, #4]
 800eac0:	f000 fa42 	bl	800ef48 <SDMMC_GetCmdResp1>
 800eac4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eac6:	69fb      	ldr	r3, [r7, #28]
}
 800eac8:	4618      	mov	r0, r3
 800eaca:	3720      	adds	r7, #32
 800eacc:	46bd      	mov	sp, r7
 800eace:	bd80      	pop	{r7, pc}

0800ead0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800ead0:	b580      	push	{r7, lr}
 800ead2:	b088      	sub	sp, #32
 800ead4:	af00      	add	r7, sp, #0
 800ead6:	6078      	str	r0, [r7, #4]
 800ead8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800eada:	683b      	ldr	r3, [r7, #0]
 800eadc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800eade:	2311      	movs	r3, #17
 800eae0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800eae2:	2340      	movs	r3, #64	; 0x40
 800eae4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800eae6:	2300      	movs	r3, #0
 800eae8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800eaea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eaee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800eaf0:	f107 0308 	add.w	r3, r7, #8
 800eaf4:	4619      	mov	r1, r3
 800eaf6:	6878      	ldr	r0, [r7, #4]
 800eaf8:	f7ff ff52 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800eafc:	f241 3288 	movw	r2, #5000	; 0x1388
 800eb00:	2111      	movs	r1, #17
 800eb02:	6878      	ldr	r0, [r7, #4]
 800eb04:	f000 fa20 	bl	800ef48 <SDMMC_GetCmdResp1>
 800eb08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eb0a:	69fb      	ldr	r3, [r7, #28]
}
 800eb0c:	4618      	mov	r0, r3
 800eb0e:	3720      	adds	r7, #32
 800eb10:	46bd      	mov	sp, r7
 800eb12:	bd80      	pop	{r7, pc}

0800eb14 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800eb14:	b580      	push	{r7, lr}
 800eb16:	b088      	sub	sp, #32
 800eb18:	af00      	add	r7, sp, #0
 800eb1a:	6078      	str	r0, [r7, #4]
 800eb1c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800eb1e:	683b      	ldr	r3, [r7, #0]
 800eb20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800eb22:	2312      	movs	r3, #18
 800eb24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800eb26:	2340      	movs	r3, #64	; 0x40
 800eb28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800eb2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eb32:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800eb34:	f107 0308 	add.w	r3, r7, #8
 800eb38:	4619      	mov	r1, r3
 800eb3a:	6878      	ldr	r0, [r7, #4]
 800eb3c:	f7ff ff30 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800eb40:	f241 3288 	movw	r2, #5000	; 0x1388
 800eb44:	2112      	movs	r1, #18
 800eb46:	6878      	ldr	r0, [r7, #4]
 800eb48:	f000 f9fe 	bl	800ef48 <SDMMC_GetCmdResp1>
 800eb4c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eb4e:	69fb      	ldr	r3, [r7, #28]
}
 800eb50:	4618      	mov	r0, r3
 800eb52:	3720      	adds	r7, #32
 800eb54:	46bd      	mov	sp, r7
 800eb56:	bd80      	pop	{r7, pc}

0800eb58 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800eb58:	b580      	push	{r7, lr}
 800eb5a:	b088      	sub	sp, #32
 800eb5c:	af00      	add	r7, sp, #0
 800eb5e:	6078      	str	r0, [r7, #4]
 800eb60:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800eb62:	683b      	ldr	r3, [r7, #0]
 800eb64:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800eb66:	2318      	movs	r3, #24
 800eb68:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800eb6a:	2340      	movs	r3, #64	; 0x40
 800eb6c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800eb6e:	2300      	movs	r3, #0
 800eb70:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800eb72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eb76:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800eb78:	f107 0308 	add.w	r3, r7, #8
 800eb7c:	4619      	mov	r1, r3
 800eb7e:	6878      	ldr	r0, [r7, #4]
 800eb80:	f7ff ff0e 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800eb84:	f241 3288 	movw	r2, #5000	; 0x1388
 800eb88:	2118      	movs	r1, #24
 800eb8a:	6878      	ldr	r0, [r7, #4]
 800eb8c:	f000 f9dc 	bl	800ef48 <SDMMC_GetCmdResp1>
 800eb90:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eb92:	69fb      	ldr	r3, [r7, #28]
}
 800eb94:	4618      	mov	r0, r3
 800eb96:	3720      	adds	r7, #32
 800eb98:	46bd      	mov	sp, r7
 800eb9a:	bd80      	pop	{r7, pc}

0800eb9c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800eb9c:	b580      	push	{r7, lr}
 800eb9e:	b088      	sub	sp, #32
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	6078      	str	r0, [r7, #4]
 800eba4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800eba6:	683b      	ldr	r3, [r7, #0]
 800eba8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800ebaa:	2319      	movs	r3, #25
 800ebac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ebae:	2340      	movs	r3, #64	; 0x40
 800ebb0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ebb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ebba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ebbc:	f107 0308 	add.w	r3, r7, #8
 800ebc0:	4619      	mov	r1, r3
 800ebc2:	6878      	ldr	r0, [r7, #4]
 800ebc4:	f7ff feec 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800ebc8:	f241 3288 	movw	r2, #5000	; 0x1388
 800ebcc:	2119      	movs	r1, #25
 800ebce:	6878      	ldr	r0, [r7, #4]
 800ebd0:	f000 f9ba 	bl	800ef48 <SDMMC_GetCmdResp1>
 800ebd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ebd6:	69fb      	ldr	r3, [r7, #28]
}
 800ebd8:	4618      	mov	r0, r3
 800ebda:	3720      	adds	r7, #32
 800ebdc:	46bd      	mov	sp, r7
 800ebde:	bd80      	pop	{r7, pc}

0800ebe0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800ebe0:	b580      	push	{r7, lr}
 800ebe2:	b088      	sub	sp, #32
 800ebe4:	af00      	add	r7, sp, #0
 800ebe6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800ebe8:	2300      	movs	r3, #0
 800ebea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800ebec:	230c      	movs	r3, #12
 800ebee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ebf0:	2340      	movs	r3, #64	; 0x40
 800ebf2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ebf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ebfc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ebfe:	f107 0308 	add.w	r3, r7, #8
 800ec02:	4619      	mov	r1, r3
 800ec04:	6878      	ldr	r0, [r7, #4]
 800ec06:	f7ff fecb 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800ec0a:	4a05      	ldr	r2, [pc, #20]	; (800ec20 <SDMMC_CmdStopTransfer+0x40>)
 800ec0c:	210c      	movs	r1, #12
 800ec0e:	6878      	ldr	r0, [r7, #4]
 800ec10:	f000 f99a 	bl	800ef48 <SDMMC_GetCmdResp1>
 800ec14:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ec16:	69fb      	ldr	r3, [r7, #28]
}
 800ec18:	4618      	mov	r0, r3
 800ec1a:	3720      	adds	r7, #32
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	bd80      	pop	{r7, pc}
 800ec20:	05f5e100 	.word	0x05f5e100

0800ec24 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800ec24:	b580      	push	{r7, lr}
 800ec26:	b08a      	sub	sp, #40	; 0x28
 800ec28:	af00      	add	r7, sp, #0
 800ec2a:	60f8      	str	r0, [r7, #12]
 800ec2c:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800ec30:	683b      	ldr	r3, [r7, #0]
 800ec32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800ec34:	2307      	movs	r3, #7
 800ec36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ec38:	2340      	movs	r3, #64	; 0x40
 800ec3a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ec40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ec44:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ec46:	f107 0310 	add.w	r3, r7, #16
 800ec4a:	4619      	mov	r1, r3
 800ec4c:	68f8      	ldr	r0, [r7, #12]
 800ec4e:	f7ff fea7 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800ec52:	f241 3288 	movw	r2, #5000	; 0x1388
 800ec56:	2107      	movs	r1, #7
 800ec58:	68f8      	ldr	r0, [r7, #12]
 800ec5a:	f000 f975 	bl	800ef48 <SDMMC_GetCmdResp1>
 800ec5e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800ec60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ec62:	4618      	mov	r0, r3
 800ec64:	3728      	adds	r7, #40	; 0x28
 800ec66:	46bd      	mov	sp, r7
 800ec68:	bd80      	pop	{r7, pc}

0800ec6a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800ec6a:	b580      	push	{r7, lr}
 800ec6c:	b088      	sub	sp, #32
 800ec6e:	af00      	add	r7, sp, #0
 800ec70:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800ec72:	2300      	movs	r3, #0
 800ec74:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800ec76:	2300      	movs	r3, #0
 800ec78:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ec7e:	2300      	movs	r3, #0
 800ec80:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ec82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ec86:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ec88:	f107 0308 	add.w	r3, r7, #8
 800ec8c:	4619      	mov	r1, r3
 800ec8e:	6878      	ldr	r0, [r7, #4]
 800ec90:	f7ff fe86 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800ec94:	6878      	ldr	r0, [r7, #4]
 800ec96:	f000 f92f 	bl	800eef8 <SDMMC_GetCmdError>
 800ec9a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ec9c:	69fb      	ldr	r3, [r7, #28]
}
 800ec9e:	4618      	mov	r0, r3
 800eca0:	3720      	adds	r7, #32
 800eca2:	46bd      	mov	sp, r7
 800eca4:	bd80      	pop	{r7, pc}

0800eca6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800eca6:	b580      	push	{r7, lr}
 800eca8:	b088      	sub	sp, #32
 800ecaa:	af00      	add	r7, sp, #0
 800ecac:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800ecae:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800ecb2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ecb4:	2308      	movs	r3, #8
 800ecb6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ecb8:	2340      	movs	r3, #64	; 0x40
 800ecba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ecbc:	2300      	movs	r3, #0
 800ecbe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ecc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ecc4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ecc6:	f107 0308 	add.w	r3, r7, #8
 800ecca:	4619      	mov	r1, r3
 800eccc:	6878      	ldr	r0, [r7, #4]
 800ecce:	f7ff fe67 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800ecd2:	6878      	ldr	r0, [r7, #4]
 800ecd4:	f000 fb18 	bl	800f308 <SDMMC_GetCmdResp7>
 800ecd8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ecda:	69fb      	ldr	r3, [r7, #28]
}
 800ecdc:	4618      	mov	r0, r3
 800ecde:	3720      	adds	r7, #32
 800ece0:	46bd      	mov	sp, r7
 800ece2:	bd80      	pop	{r7, pc}

0800ece4 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ece4:	b580      	push	{r7, lr}
 800ece6:	b088      	sub	sp, #32
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	6078      	str	r0, [r7, #4]
 800ecec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800ecee:	683b      	ldr	r3, [r7, #0]
 800ecf0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800ecf2:	2337      	movs	r3, #55	; 0x37
 800ecf4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ecf6:	2340      	movs	r3, #64	; 0x40
 800ecf8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ecfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ed02:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ed04:	f107 0308 	add.w	r3, r7, #8
 800ed08:	4619      	mov	r1, r3
 800ed0a:	6878      	ldr	r0, [r7, #4]
 800ed0c:	f7ff fe48 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800ed10:	f241 3288 	movw	r2, #5000	; 0x1388
 800ed14:	2137      	movs	r1, #55	; 0x37
 800ed16:	6878      	ldr	r0, [r7, #4]
 800ed18:	f000 f916 	bl	800ef48 <SDMMC_GetCmdResp1>
 800ed1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ed1e:	69fb      	ldr	r3, [r7, #28]
}
 800ed20:	4618      	mov	r0, r3
 800ed22:	3720      	adds	r7, #32
 800ed24:	46bd      	mov	sp, r7
 800ed26:	bd80      	pop	{r7, pc}

0800ed28 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ed28:	b580      	push	{r7, lr}
 800ed2a:	b088      	sub	sp, #32
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	6078      	str	r0, [r7, #4]
 800ed30:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800ed32:	683a      	ldr	r2, [r7, #0]
 800ed34:	4b0d      	ldr	r3, [pc, #52]	; (800ed6c <SDMMC_CmdAppOperCommand+0x44>)
 800ed36:	4313      	orrs	r3, r2
 800ed38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800ed3a:	2329      	movs	r3, #41	; 0x29
 800ed3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ed3e:	2340      	movs	r3, #64	; 0x40
 800ed40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ed42:	2300      	movs	r3, #0
 800ed44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ed46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ed4a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ed4c:	f107 0308 	add.w	r3, r7, #8
 800ed50:	4619      	mov	r1, r3
 800ed52:	6878      	ldr	r0, [r7, #4]
 800ed54:	f7ff fe24 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800ed58:	6878      	ldr	r0, [r7, #4]
 800ed5a:	f000 fa27 	bl	800f1ac <SDMMC_GetCmdResp3>
 800ed5e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ed60:	69fb      	ldr	r3, [r7, #28]
}
 800ed62:	4618      	mov	r0, r3
 800ed64:	3720      	adds	r7, #32
 800ed66:	46bd      	mov	sp, r7
 800ed68:	bd80      	pop	{r7, pc}
 800ed6a:	bf00      	nop
 800ed6c:	80100000 	.word	0x80100000

0800ed70 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800ed70:	b580      	push	{r7, lr}
 800ed72:	b088      	sub	sp, #32
 800ed74:	af00      	add	r7, sp, #0
 800ed76:	6078      	str	r0, [r7, #4]
 800ed78:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800ed7a:	683b      	ldr	r3, [r7, #0]
 800ed7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800ed7e:	2306      	movs	r3, #6
 800ed80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ed82:	2340      	movs	r3, #64	; 0x40
 800ed84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ed86:	2300      	movs	r3, #0
 800ed88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ed8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ed8e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ed90:	f107 0308 	add.w	r3, r7, #8
 800ed94:	4619      	mov	r1, r3
 800ed96:	6878      	ldr	r0, [r7, #4]
 800ed98:	f7ff fe02 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800ed9c:	f241 3288 	movw	r2, #5000	; 0x1388
 800eda0:	2106      	movs	r1, #6
 800eda2:	6878      	ldr	r0, [r7, #4]
 800eda4:	f000 f8d0 	bl	800ef48 <SDMMC_GetCmdResp1>
 800eda8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800edaa:	69fb      	ldr	r3, [r7, #28]
}
 800edac:	4618      	mov	r0, r3
 800edae:	3720      	adds	r7, #32
 800edb0:	46bd      	mov	sp, r7
 800edb2:	bd80      	pop	{r7, pc}

0800edb4 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800edb4:	b580      	push	{r7, lr}
 800edb6:	b088      	sub	sp, #32
 800edb8:	af00      	add	r7, sp, #0
 800edba:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800edbc:	2300      	movs	r3, #0
 800edbe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800edc0:	2333      	movs	r3, #51	; 0x33
 800edc2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800edc4:	2340      	movs	r3, #64	; 0x40
 800edc6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800edc8:	2300      	movs	r3, #0
 800edca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800edcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800edd0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800edd2:	f107 0308 	add.w	r3, r7, #8
 800edd6:	4619      	mov	r1, r3
 800edd8:	6878      	ldr	r0, [r7, #4]
 800edda:	f7ff fde1 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800edde:	f241 3288 	movw	r2, #5000	; 0x1388
 800ede2:	2133      	movs	r1, #51	; 0x33
 800ede4:	6878      	ldr	r0, [r7, #4]
 800ede6:	f000 f8af 	bl	800ef48 <SDMMC_GetCmdResp1>
 800edea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800edec:	69fb      	ldr	r3, [r7, #28]
}
 800edee:	4618      	mov	r0, r3
 800edf0:	3720      	adds	r7, #32
 800edf2:	46bd      	mov	sp, r7
 800edf4:	bd80      	pop	{r7, pc}

0800edf6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800edf6:	b580      	push	{r7, lr}
 800edf8:	b088      	sub	sp, #32
 800edfa:	af00      	add	r7, sp, #0
 800edfc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800edfe:	2300      	movs	r3, #0
 800ee00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800ee02:	2302      	movs	r3, #2
 800ee04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800ee06:	23c0      	movs	r3, #192	; 0xc0
 800ee08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ee0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ee12:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ee14:	f107 0308 	add.w	r3, r7, #8
 800ee18:	4619      	mov	r1, r3
 800ee1a:	6878      	ldr	r0, [r7, #4]
 800ee1c:	f7ff fdc0 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800ee20:	6878      	ldr	r0, [r7, #4]
 800ee22:	f000 f97d 	bl	800f120 <SDMMC_GetCmdResp2>
 800ee26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ee28:	69fb      	ldr	r3, [r7, #28]
}
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	3720      	adds	r7, #32
 800ee2e:	46bd      	mov	sp, r7
 800ee30:	bd80      	pop	{r7, pc}

0800ee32 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ee32:	b580      	push	{r7, lr}
 800ee34:	b088      	sub	sp, #32
 800ee36:	af00      	add	r7, sp, #0
 800ee38:	6078      	str	r0, [r7, #4]
 800ee3a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800ee3c:	683b      	ldr	r3, [r7, #0]
 800ee3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800ee40:	2309      	movs	r3, #9
 800ee42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800ee44:	23c0      	movs	r3, #192	; 0xc0
 800ee46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ee48:	2300      	movs	r3, #0
 800ee4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ee4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ee50:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ee52:	f107 0308 	add.w	r3, r7, #8
 800ee56:	4619      	mov	r1, r3
 800ee58:	6878      	ldr	r0, [r7, #4]
 800ee5a:	f7ff fda1 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800ee5e:	6878      	ldr	r0, [r7, #4]
 800ee60:	f000 f95e 	bl	800f120 <SDMMC_GetCmdResp2>
 800ee64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ee66:	69fb      	ldr	r3, [r7, #28]
}
 800ee68:	4618      	mov	r0, r3
 800ee6a:	3720      	adds	r7, #32
 800ee6c:	46bd      	mov	sp, r7
 800ee6e:	bd80      	pop	{r7, pc}

0800ee70 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800ee70:	b580      	push	{r7, lr}
 800ee72:	b088      	sub	sp, #32
 800ee74:	af00      	add	r7, sp, #0
 800ee76:	6078      	str	r0, [r7, #4]
 800ee78:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800ee7e:	2303      	movs	r3, #3
 800ee80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ee82:	2340      	movs	r3, #64	; 0x40
 800ee84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ee86:	2300      	movs	r3, #0
 800ee88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ee8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ee8e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ee90:	f107 0308 	add.w	r3, r7, #8
 800ee94:	4619      	mov	r1, r3
 800ee96:	6878      	ldr	r0, [r7, #4]
 800ee98:	f7ff fd82 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800ee9c:	683a      	ldr	r2, [r7, #0]
 800ee9e:	2103      	movs	r1, #3
 800eea0:	6878      	ldr	r0, [r7, #4]
 800eea2:	f000 f9bd 	bl	800f220 <SDMMC_GetCmdResp6>
 800eea6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eea8:	69fb      	ldr	r3, [r7, #28]
}
 800eeaa:	4618      	mov	r0, r3
 800eeac:	3720      	adds	r7, #32
 800eeae:	46bd      	mov	sp, r7
 800eeb0:	bd80      	pop	{r7, pc}

0800eeb2 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800eeb2:	b580      	push	{r7, lr}
 800eeb4:	b088      	sub	sp, #32
 800eeb6:	af00      	add	r7, sp, #0
 800eeb8:	6078      	str	r0, [r7, #4]
 800eeba:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800eebc:	683b      	ldr	r3, [r7, #0]
 800eebe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800eec0:	230d      	movs	r3, #13
 800eec2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800eec4:	2340      	movs	r3, #64	; 0x40
 800eec6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800eec8:	2300      	movs	r3, #0
 800eeca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800eecc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eed0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800eed2:	f107 0308 	add.w	r3, r7, #8
 800eed6:	4619      	mov	r1, r3
 800eed8:	6878      	ldr	r0, [r7, #4]
 800eeda:	f7ff fd61 	bl	800e9a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800eede:	f241 3288 	movw	r2, #5000	; 0x1388
 800eee2:	210d      	movs	r1, #13
 800eee4:	6878      	ldr	r0, [r7, #4]
 800eee6:	f000 f82f 	bl	800ef48 <SDMMC_GetCmdResp1>
 800eeea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eeec:	69fb      	ldr	r3, [r7, #28]
}
 800eeee:	4618      	mov	r0, r3
 800eef0:	3720      	adds	r7, #32
 800eef2:	46bd      	mov	sp, r7
 800eef4:	bd80      	pop	{r7, pc}
	...

0800eef8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800eef8:	b490      	push	{r4, r7}
 800eefa:	b082      	sub	sp, #8
 800eefc:	af00      	add	r7, sp, #0
 800eefe:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ef00:	4b0f      	ldr	r3, [pc, #60]	; (800ef40 <SDMMC_GetCmdError+0x48>)
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	4a0f      	ldr	r2, [pc, #60]	; (800ef44 <SDMMC_GetCmdError+0x4c>)
 800ef06:	fba2 2303 	umull	r2, r3, r2, r3
 800ef0a:	0a5b      	lsrs	r3, r3, #9
 800ef0c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ef10:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ef14:	4623      	mov	r3, r4
 800ef16:	1e5c      	subs	r4, r3, #1
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d102      	bne.n	800ef22 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ef1c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ef20:	e009      	b.n	800ef36 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ef26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d0f2      	beq.n	800ef14 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	22c5      	movs	r2, #197	; 0xc5
 800ef32:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800ef34:	2300      	movs	r3, #0
}
 800ef36:	4618      	mov	r0, r3
 800ef38:	3708      	adds	r7, #8
 800ef3a:	46bd      	mov	sp, r7
 800ef3c:	bc90      	pop	{r4, r7}
 800ef3e:	4770      	bx	lr
 800ef40:	20000000 	.word	0x20000000
 800ef44:	10624dd3 	.word	0x10624dd3

0800ef48 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800ef48:	b590      	push	{r4, r7, lr}
 800ef4a:	b087      	sub	sp, #28
 800ef4c:	af00      	add	r7, sp, #0
 800ef4e:	60f8      	str	r0, [r7, #12]
 800ef50:	460b      	mov	r3, r1
 800ef52:	607a      	str	r2, [r7, #4]
 800ef54:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800ef56:	4b6f      	ldr	r3, [pc, #444]	; (800f114 <SDMMC_GetCmdResp1+0x1cc>)
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	4a6f      	ldr	r2, [pc, #444]	; (800f118 <SDMMC_GetCmdResp1+0x1d0>)
 800ef5c:	fba2 2303 	umull	r2, r3, r2, r3
 800ef60:	0a5b      	lsrs	r3, r3, #9
 800ef62:	687a      	ldr	r2, [r7, #4]
 800ef64:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ef68:	4623      	mov	r3, r4
 800ef6a:	1e5c      	subs	r4, r3, #1
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d102      	bne.n	800ef76 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ef70:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ef74:	e0c9      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDMMCx->STA;
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ef7a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ef7c:	697b      	ldr	r3, [r7, #20]
 800ef7e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d0f0      	beq.n	800ef68 <SDMMC_GetCmdResp1+0x20>
 800ef86:	697b      	ldr	r3, [r7, #20]
 800ef88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d1eb      	bne.n	800ef68 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ef94:	f003 0304 	and.w	r3, r3, #4
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d004      	beq.n	800efa6 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	2204      	movs	r2, #4
 800efa0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800efa2:	2304      	movs	r3, #4
 800efa4:	e0b1      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800efaa:	f003 0301 	and.w	r3, r3, #1
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d004      	beq.n	800efbc <SDMMC_GetCmdResp1+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	2201      	movs	r2, #1
 800efb6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800efb8:	2301      	movs	r3, #1
 800efba:	e0a6      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	22c5      	movs	r2, #197	; 0xc5
 800efc0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800efc2:	68f8      	ldr	r0, [r7, #12]
 800efc4:	f7ff fd16 	bl	800e9f4 <SDMMC_GetCommandResponse>
 800efc8:	4603      	mov	r3, r0
 800efca:	461a      	mov	r2, r3
 800efcc:	7afb      	ldrb	r3, [r7, #11]
 800efce:	4293      	cmp	r3, r2
 800efd0:	d001      	beq.n	800efd6 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800efd2:	2301      	movs	r3, #1
 800efd4:	e099      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800efd6:	2100      	movs	r1, #0
 800efd8:	68f8      	ldr	r0, [r7, #12]
 800efda:	f7ff fd18 	bl	800ea0e <SDMMC_GetResponse>
 800efde:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800efe0:	693a      	ldr	r2, [r7, #16]
 800efe2:	4b4e      	ldr	r3, [pc, #312]	; (800f11c <SDMMC_GetCmdResp1+0x1d4>)
 800efe4:	4013      	ands	r3, r2
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d101      	bne.n	800efee <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800efea:	2300      	movs	r3, #0
 800efec:	e08d      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800efee:	693b      	ldr	r3, [r7, #16]
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	da02      	bge.n	800effa <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800eff4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800eff8:	e087      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800effa:	693b      	ldr	r3, [r7, #16]
 800effc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f000:	2b00      	cmp	r3, #0
 800f002:	d001      	beq.n	800f008 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800f004:	2340      	movs	r3, #64	; 0x40
 800f006:	e080      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800f008:	693b      	ldr	r3, [r7, #16]
 800f00a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d001      	beq.n	800f016 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800f012:	2380      	movs	r3, #128	; 0x80
 800f014:	e079      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800f016:	693b      	ldr	r3, [r7, #16]
 800f018:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d002      	beq.n	800f026 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800f020:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f024:	e071      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800f026:	693b      	ldr	r3, [r7, #16]
 800f028:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d002      	beq.n	800f036 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800f030:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f034:	e069      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800f036:	693b      	ldr	r3, [r7, #16]
 800f038:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d002      	beq.n	800f046 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800f040:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f044:	e061      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800f046:	693b      	ldr	r3, [r7, #16]
 800f048:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d002      	beq.n	800f056 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800f050:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f054:	e059      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800f056:	693b      	ldr	r3, [r7, #16]
 800f058:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d002      	beq.n	800f066 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800f060:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f064:	e051      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800f066:	693b      	ldr	r3, [r7, #16]
 800f068:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d002      	beq.n	800f076 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800f070:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f074:	e049      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800f076:	693b      	ldr	r3, [r7, #16]
 800f078:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d002      	beq.n	800f086 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800f080:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f084:	e041      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800f086:	693b      	ldr	r3, [r7, #16]
 800f088:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d002      	beq.n	800f096 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800f090:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f094:	e039      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800f096:	693b      	ldr	r3, [r7, #16]
 800f098:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d002      	beq.n	800f0a6 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800f0a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800f0a4:	e031      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800f0a6:	693b      	ldr	r3, [r7, #16]
 800f0a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d002      	beq.n	800f0b6 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800f0b0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800f0b4:	e029      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800f0b6:	693b      	ldr	r3, [r7, #16]
 800f0b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d002      	beq.n	800f0c6 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800f0c0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f0c4:	e021      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800f0c6:	693b      	ldr	r3, [r7, #16]
 800f0c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d002      	beq.n	800f0d6 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800f0d0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800f0d4:	e019      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800f0d6:	693b      	ldr	r3, [r7, #16]
 800f0d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d002      	beq.n	800f0e6 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800f0e0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800f0e4:	e011      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800f0e6:	693b      	ldr	r3, [r7, #16]
 800f0e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d002      	beq.n	800f0f6 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800f0f0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800f0f4:	e009      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800f0f6:	693b      	ldr	r3, [r7, #16]
 800f0f8:	f003 0308 	and.w	r3, r3, #8
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d002      	beq.n	800f106 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800f100:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800f104:	e001      	b.n	800f10a <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800f106:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800f10a:	4618      	mov	r0, r3
 800f10c:	371c      	adds	r7, #28
 800f10e:	46bd      	mov	sp, r7
 800f110:	bd90      	pop	{r4, r7, pc}
 800f112:	bf00      	nop
 800f114:	20000000 	.word	0x20000000
 800f118:	10624dd3 	.word	0x10624dd3
 800f11c:	fdffe008 	.word	0xfdffe008

0800f120 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800f120:	b490      	push	{r4, r7}
 800f122:	b084      	sub	sp, #16
 800f124:	af00      	add	r7, sp, #0
 800f126:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f128:	4b1e      	ldr	r3, [pc, #120]	; (800f1a4 <SDMMC_GetCmdResp2+0x84>)
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	4a1e      	ldr	r2, [pc, #120]	; (800f1a8 <SDMMC_GetCmdResp2+0x88>)
 800f12e:	fba2 2303 	umull	r2, r3, r2, r3
 800f132:	0a5b      	lsrs	r3, r3, #9
 800f134:	f241 3288 	movw	r2, #5000	; 0x1388
 800f138:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800f13c:	4623      	mov	r3, r4
 800f13e:	1e5c      	subs	r4, r3, #1
 800f140:	2b00      	cmp	r3, #0
 800f142:	d102      	bne.n	800f14a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f144:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f148:	e026      	b.n	800f198 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDMMCx->STA;
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f14e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800f156:	2b00      	cmp	r3, #0
 800f158:	d0f0      	beq.n	800f13c <SDMMC_GetCmdResp2+0x1c>
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f160:	2b00      	cmp	r3, #0
 800f162:	d1eb      	bne.n	800f13c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f168:	f003 0304 	and.w	r3, r3, #4
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d004      	beq.n	800f17a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	2204      	movs	r2, #4
 800f174:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f176:	2304      	movs	r3, #4
 800f178:	e00e      	b.n	800f198 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f17e:	f003 0301 	and.w	r3, r3, #1
 800f182:	2b00      	cmp	r3, #0
 800f184:	d004      	beq.n	800f190 <SDMMC_GetCmdResp2+0x70>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	2201      	movs	r2, #1
 800f18a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f18c:	2301      	movs	r3, #1
 800f18e:	e003      	b.n	800f198 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	22c5      	movs	r2, #197	; 0xc5
 800f194:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800f196:	2300      	movs	r3, #0
}
 800f198:	4618      	mov	r0, r3
 800f19a:	3710      	adds	r7, #16
 800f19c:	46bd      	mov	sp, r7
 800f19e:	bc90      	pop	{r4, r7}
 800f1a0:	4770      	bx	lr
 800f1a2:	bf00      	nop
 800f1a4:	20000000 	.word	0x20000000
 800f1a8:	10624dd3 	.word	0x10624dd3

0800f1ac <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800f1ac:	b490      	push	{r4, r7}
 800f1ae:	b084      	sub	sp, #16
 800f1b0:	af00      	add	r7, sp, #0
 800f1b2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f1b4:	4b18      	ldr	r3, [pc, #96]	; (800f218 <SDMMC_GetCmdResp3+0x6c>)
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	4a18      	ldr	r2, [pc, #96]	; (800f21c <SDMMC_GetCmdResp3+0x70>)
 800f1ba:	fba2 2303 	umull	r2, r3, r2, r3
 800f1be:	0a5b      	lsrs	r3, r3, #9
 800f1c0:	f241 3288 	movw	r2, #5000	; 0x1388
 800f1c4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800f1c8:	4623      	mov	r3, r4
 800f1ca:	1e5c      	subs	r4, r3, #1
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d102      	bne.n	800f1d6 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f1d0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f1d4:	e01b      	b.n	800f20e <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDMMCx->STA;
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f1da:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d0f0      	beq.n	800f1c8 <SDMMC_GetCmdResp3+0x1c>
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d1eb      	bne.n	800f1c8 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f1f4:	f003 0304 	and.w	r3, r3, #4
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d004      	beq.n	800f206 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	2204      	movs	r2, #4
 800f200:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f202:	2304      	movs	r3, #4
 800f204:	e003      	b.n	800f20e <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	22c5      	movs	r2, #197	; 0xc5
 800f20a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800f20c:	2300      	movs	r3, #0
}
 800f20e:	4618      	mov	r0, r3
 800f210:	3710      	adds	r7, #16
 800f212:	46bd      	mov	sp, r7
 800f214:	bc90      	pop	{r4, r7}
 800f216:	4770      	bx	lr
 800f218:	20000000 	.word	0x20000000
 800f21c:	10624dd3 	.word	0x10624dd3

0800f220 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800f220:	b590      	push	{r4, r7, lr}
 800f222:	b087      	sub	sp, #28
 800f224:	af00      	add	r7, sp, #0
 800f226:	60f8      	str	r0, [r7, #12]
 800f228:	460b      	mov	r3, r1
 800f22a:	607a      	str	r2, [r7, #4]
 800f22c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f22e:	4b34      	ldr	r3, [pc, #208]	; (800f300 <SDMMC_GetCmdResp6+0xe0>)
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	4a34      	ldr	r2, [pc, #208]	; (800f304 <SDMMC_GetCmdResp6+0xe4>)
 800f234:	fba2 2303 	umull	r2, r3, r2, r3
 800f238:	0a5b      	lsrs	r3, r3, #9
 800f23a:	f241 3288 	movw	r2, #5000	; 0x1388
 800f23e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800f242:	4623      	mov	r3, r4
 800f244:	1e5c      	subs	r4, r3, #1
 800f246:	2b00      	cmp	r3, #0
 800f248:	d102      	bne.n	800f250 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f24a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f24e:	e052      	b.n	800f2f6 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDMMCx->STA;
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f254:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f256:	697b      	ldr	r3, [r7, #20]
 800f258:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d0f0      	beq.n	800f242 <SDMMC_GetCmdResp6+0x22>
 800f260:	697b      	ldr	r3, [r7, #20]
 800f262:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f266:	2b00      	cmp	r3, #0
 800f268:	d1eb      	bne.n	800f242 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f26e:	f003 0304 	and.w	r3, r3, #4
 800f272:	2b00      	cmp	r3, #0
 800f274:	d004      	beq.n	800f280 <SDMMC_GetCmdResp6+0x60>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	2204      	movs	r2, #4
 800f27a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f27c:	2304      	movs	r3, #4
 800f27e:	e03a      	b.n	800f2f6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f284:	f003 0301 	and.w	r3, r3, #1
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d004      	beq.n	800f296 <SDMMC_GetCmdResp6+0x76>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	2201      	movs	r2, #1
 800f290:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f292:	2301      	movs	r3, #1
 800f294:	e02f      	b.n	800f2f6 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800f296:	68f8      	ldr	r0, [r7, #12]
 800f298:	f7ff fbac 	bl	800e9f4 <SDMMC_GetCommandResponse>
 800f29c:	4603      	mov	r3, r0
 800f29e:	461a      	mov	r2, r3
 800f2a0:	7afb      	ldrb	r3, [r7, #11]
 800f2a2:	4293      	cmp	r3, r2
 800f2a4:	d001      	beq.n	800f2aa <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f2a6:	2301      	movs	r3, #1
 800f2a8:	e025      	b.n	800f2f6 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	22c5      	movs	r2, #197	; 0xc5
 800f2ae:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800f2b0:	2100      	movs	r1, #0
 800f2b2:	68f8      	ldr	r0, [r7, #12]
 800f2b4:	f7ff fbab 	bl	800ea0e <SDMMC_GetResponse>
 800f2b8:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800f2ba:	693b      	ldr	r3, [r7, #16]
 800f2bc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d106      	bne.n	800f2d2 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800f2c4:	693b      	ldr	r3, [r7, #16]
 800f2c6:	0c1b      	lsrs	r3, r3, #16
 800f2c8:	b29a      	uxth	r2, r3
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	e011      	b.n	800f2f6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800f2d2:	693b      	ldr	r3, [r7, #16]
 800f2d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d002      	beq.n	800f2e2 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800f2dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f2e0:	e009      	b.n	800f2f6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800f2e2:	693b      	ldr	r3, [r7, #16]
 800f2e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d002      	beq.n	800f2f2 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800f2ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f2f0:	e001      	b.n	800f2f6 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800f2f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800f2f6:	4618      	mov	r0, r3
 800f2f8:	371c      	adds	r7, #28
 800f2fa:	46bd      	mov	sp, r7
 800f2fc:	bd90      	pop	{r4, r7, pc}
 800f2fe:	bf00      	nop
 800f300:	20000000 	.word	0x20000000
 800f304:	10624dd3 	.word	0x10624dd3

0800f308 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800f308:	b490      	push	{r4, r7}
 800f30a:	b084      	sub	sp, #16
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f310:	4b21      	ldr	r3, [pc, #132]	; (800f398 <SDMMC_GetCmdResp7+0x90>)
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	4a21      	ldr	r2, [pc, #132]	; (800f39c <SDMMC_GetCmdResp7+0x94>)
 800f316:	fba2 2303 	umull	r2, r3, r2, r3
 800f31a:	0a5b      	lsrs	r3, r3, #9
 800f31c:	f241 3288 	movw	r2, #5000	; 0x1388
 800f320:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800f324:	4623      	mov	r3, r4
 800f326:	1e5c      	subs	r4, r3, #1
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d102      	bne.n	800f332 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f32c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f330:	e02c      	b.n	800f38c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDMMCx->STA;
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f336:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d0f0      	beq.n	800f324 <SDMMC_GetCmdResp7+0x1c>
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d1eb      	bne.n	800f324 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f350:	f003 0304 	and.w	r3, r3, #4
 800f354:	2b00      	cmp	r3, #0
 800f356:	d004      	beq.n	800f362 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	2204      	movs	r2, #4
 800f35c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f35e:	2304      	movs	r3, #4
 800f360:	e014      	b.n	800f38c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f366:	f003 0301 	and.w	r3, r3, #1
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d004      	beq.n	800f378 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	2201      	movs	r2, #1
 800f372:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f374:	2301      	movs	r3, #1
 800f376:	e009      	b.n	800f38c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f37c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f380:	2b00      	cmp	r3, #0
 800f382:	d002      	beq.n	800f38a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	2240      	movs	r2, #64	; 0x40
 800f388:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800f38a:	2300      	movs	r3, #0
  
}
 800f38c:	4618      	mov	r0, r3
 800f38e:	3710      	adds	r7, #16
 800f390:	46bd      	mov	sp, r7
 800f392:	bc90      	pop	{r4, r7}
 800f394:	4770      	bx	lr
 800f396:	bf00      	nop
 800f398:	20000000 	.word	0x20000000
 800f39c:	10624dd3 	.word	0x10624dd3

0800f3a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f3a0:	b084      	sub	sp, #16
 800f3a2:	b580      	push	{r7, lr}
 800f3a4:	b084      	sub	sp, #16
 800f3a6:	af00      	add	r7, sp, #0
 800f3a8:	6078      	str	r0, [r7, #4]
 800f3aa:	f107 001c 	add.w	r0, r7, #28
 800f3ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f3b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3b4:	2b01      	cmp	r3, #1
 800f3b6:	d120      	bne.n	800f3fa <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f3bc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	68da      	ldr	r2, [r3, #12]
 800f3c8:	4b20      	ldr	r3, [pc, #128]	; (800f44c <USB_CoreInit+0xac>)
 800f3ca:	4013      	ands	r3, r2
 800f3cc:	687a      	ldr	r2, [r7, #4]
 800f3ce:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	68db      	ldr	r3, [r3, #12]
 800f3d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800f3dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f3de:	2b01      	cmp	r3, #1
 800f3e0:	d105      	bne.n	800f3ee <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	68db      	ldr	r3, [r3, #12]
 800f3e6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800f3ee:	6878      	ldr	r0, [r7, #4]
 800f3f0:	f001 fac4 	bl	801097c <USB_CoreReset>
 800f3f4:	4603      	mov	r3, r0
 800f3f6:	73fb      	strb	r3, [r7, #15]
 800f3f8:	e010      	b.n	800f41c <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	68db      	ldr	r3, [r3, #12]
 800f3fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800f406:	6878      	ldr	r0, [r7, #4]
 800f408:	f001 fab8 	bl	801097c <USB_CoreReset>
 800f40c:	4603      	mov	r3, r0
 800f40e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f414:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800f41c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f41e:	2b01      	cmp	r3, #1
 800f420:	d10b      	bne.n	800f43a <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	689b      	ldr	r3, [r3, #8]
 800f426:	f043 0206 	orr.w	r2, r3, #6
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	689b      	ldr	r3, [r3, #8]
 800f432:	f043 0220 	orr.w	r2, r3, #32
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800f43a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f43c:	4618      	mov	r0, r3
 800f43e:	3710      	adds	r7, #16
 800f440:	46bd      	mov	sp, r7
 800f442:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f446:	b004      	add	sp, #16
 800f448:	4770      	bx	lr
 800f44a:	bf00      	nop
 800f44c:	ffbdffbf 	.word	0xffbdffbf

0800f450 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800f450:	b480      	push	{r7}
 800f452:	b087      	sub	sp, #28
 800f454:	af00      	add	r7, sp, #0
 800f456:	60f8      	str	r0, [r7, #12]
 800f458:	60b9      	str	r1, [r7, #8]
 800f45a:	4613      	mov	r3, r2
 800f45c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800f45e:	79fb      	ldrb	r3, [r7, #7]
 800f460:	2b02      	cmp	r3, #2
 800f462:	d165      	bne.n	800f530 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800f464:	68bb      	ldr	r3, [r7, #8]
 800f466:	4a41      	ldr	r2, [pc, #260]	; (800f56c <USB_SetTurnaroundTime+0x11c>)
 800f468:	4293      	cmp	r3, r2
 800f46a:	d906      	bls.n	800f47a <USB_SetTurnaroundTime+0x2a>
 800f46c:	68bb      	ldr	r3, [r7, #8]
 800f46e:	4a40      	ldr	r2, [pc, #256]	; (800f570 <USB_SetTurnaroundTime+0x120>)
 800f470:	4293      	cmp	r3, r2
 800f472:	d802      	bhi.n	800f47a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800f474:	230f      	movs	r3, #15
 800f476:	617b      	str	r3, [r7, #20]
 800f478:	e062      	b.n	800f540 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800f47a:	68bb      	ldr	r3, [r7, #8]
 800f47c:	4a3c      	ldr	r2, [pc, #240]	; (800f570 <USB_SetTurnaroundTime+0x120>)
 800f47e:	4293      	cmp	r3, r2
 800f480:	d906      	bls.n	800f490 <USB_SetTurnaroundTime+0x40>
 800f482:	68bb      	ldr	r3, [r7, #8]
 800f484:	4a3b      	ldr	r2, [pc, #236]	; (800f574 <USB_SetTurnaroundTime+0x124>)
 800f486:	4293      	cmp	r3, r2
 800f488:	d802      	bhi.n	800f490 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800f48a:	230e      	movs	r3, #14
 800f48c:	617b      	str	r3, [r7, #20]
 800f48e:	e057      	b.n	800f540 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800f490:	68bb      	ldr	r3, [r7, #8]
 800f492:	4a38      	ldr	r2, [pc, #224]	; (800f574 <USB_SetTurnaroundTime+0x124>)
 800f494:	4293      	cmp	r3, r2
 800f496:	d906      	bls.n	800f4a6 <USB_SetTurnaroundTime+0x56>
 800f498:	68bb      	ldr	r3, [r7, #8]
 800f49a:	4a37      	ldr	r2, [pc, #220]	; (800f578 <USB_SetTurnaroundTime+0x128>)
 800f49c:	4293      	cmp	r3, r2
 800f49e:	d802      	bhi.n	800f4a6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800f4a0:	230d      	movs	r3, #13
 800f4a2:	617b      	str	r3, [r7, #20]
 800f4a4:	e04c      	b.n	800f540 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800f4a6:	68bb      	ldr	r3, [r7, #8]
 800f4a8:	4a33      	ldr	r2, [pc, #204]	; (800f578 <USB_SetTurnaroundTime+0x128>)
 800f4aa:	4293      	cmp	r3, r2
 800f4ac:	d906      	bls.n	800f4bc <USB_SetTurnaroundTime+0x6c>
 800f4ae:	68bb      	ldr	r3, [r7, #8]
 800f4b0:	4a32      	ldr	r2, [pc, #200]	; (800f57c <USB_SetTurnaroundTime+0x12c>)
 800f4b2:	4293      	cmp	r3, r2
 800f4b4:	d802      	bhi.n	800f4bc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800f4b6:	230c      	movs	r3, #12
 800f4b8:	617b      	str	r3, [r7, #20]
 800f4ba:	e041      	b.n	800f540 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800f4bc:	68bb      	ldr	r3, [r7, #8]
 800f4be:	4a2f      	ldr	r2, [pc, #188]	; (800f57c <USB_SetTurnaroundTime+0x12c>)
 800f4c0:	4293      	cmp	r3, r2
 800f4c2:	d906      	bls.n	800f4d2 <USB_SetTurnaroundTime+0x82>
 800f4c4:	68bb      	ldr	r3, [r7, #8]
 800f4c6:	4a2e      	ldr	r2, [pc, #184]	; (800f580 <USB_SetTurnaroundTime+0x130>)
 800f4c8:	4293      	cmp	r3, r2
 800f4ca:	d802      	bhi.n	800f4d2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800f4cc:	230b      	movs	r3, #11
 800f4ce:	617b      	str	r3, [r7, #20]
 800f4d0:	e036      	b.n	800f540 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800f4d2:	68bb      	ldr	r3, [r7, #8]
 800f4d4:	4a2a      	ldr	r2, [pc, #168]	; (800f580 <USB_SetTurnaroundTime+0x130>)
 800f4d6:	4293      	cmp	r3, r2
 800f4d8:	d906      	bls.n	800f4e8 <USB_SetTurnaroundTime+0x98>
 800f4da:	68bb      	ldr	r3, [r7, #8]
 800f4dc:	4a29      	ldr	r2, [pc, #164]	; (800f584 <USB_SetTurnaroundTime+0x134>)
 800f4de:	4293      	cmp	r3, r2
 800f4e0:	d802      	bhi.n	800f4e8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800f4e2:	230a      	movs	r3, #10
 800f4e4:	617b      	str	r3, [r7, #20]
 800f4e6:	e02b      	b.n	800f540 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800f4e8:	68bb      	ldr	r3, [r7, #8]
 800f4ea:	4a26      	ldr	r2, [pc, #152]	; (800f584 <USB_SetTurnaroundTime+0x134>)
 800f4ec:	4293      	cmp	r3, r2
 800f4ee:	d906      	bls.n	800f4fe <USB_SetTurnaroundTime+0xae>
 800f4f0:	68bb      	ldr	r3, [r7, #8]
 800f4f2:	4a25      	ldr	r2, [pc, #148]	; (800f588 <USB_SetTurnaroundTime+0x138>)
 800f4f4:	4293      	cmp	r3, r2
 800f4f6:	d802      	bhi.n	800f4fe <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800f4f8:	2309      	movs	r3, #9
 800f4fa:	617b      	str	r3, [r7, #20]
 800f4fc:	e020      	b.n	800f540 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800f4fe:	68bb      	ldr	r3, [r7, #8]
 800f500:	4a21      	ldr	r2, [pc, #132]	; (800f588 <USB_SetTurnaroundTime+0x138>)
 800f502:	4293      	cmp	r3, r2
 800f504:	d906      	bls.n	800f514 <USB_SetTurnaroundTime+0xc4>
 800f506:	68bb      	ldr	r3, [r7, #8]
 800f508:	4a20      	ldr	r2, [pc, #128]	; (800f58c <USB_SetTurnaroundTime+0x13c>)
 800f50a:	4293      	cmp	r3, r2
 800f50c:	d802      	bhi.n	800f514 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800f50e:	2308      	movs	r3, #8
 800f510:	617b      	str	r3, [r7, #20]
 800f512:	e015      	b.n	800f540 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800f514:	68bb      	ldr	r3, [r7, #8]
 800f516:	4a1d      	ldr	r2, [pc, #116]	; (800f58c <USB_SetTurnaroundTime+0x13c>)
 800f518:	4293      	cmp	r3, r2
 800f51a:	d906      	bls.n	800f52a <USB_SetTurnaroundTime+0xda>
 800f51c:	68bb      	ldr	r3, [r7, #8]
 800f51e:	4a1c      	ldr	r2, [pc, #112]	; (800f590 <USB_SetTurnaroundTime+0x140>)
 800f520:	4293      	cmp	r3, r2
 800f522:	d802      	bhi.n	800f52a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800f524:	2307      	movs	r3, #7
 800f526:	617b      	str	r3, [r7, #20]
 800f528:	e00a      	b.n	800f540 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800f52a:	2306      	movs	r3, #6
 800f52c:	617b      	str	r3, [r7, #20]
 800f52e:	e007      	b.n	800f540 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800f530:	79fb      	ldrb	r3, [r7, #7]
 800f532:	2b00      	cmp	r3, #0
 800f534:	d102      	bne.n	800f53c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800f536:	2309      	movs	r3, #9
 800f538:	617b      	str	r3, [r7, #20]
 800f53a:	e001      	b.n	800f540 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800f53c:	2309      	movs	r3, #9
 800f53e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	68db      	ldr	r3, [r3, #12]
 800f544:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	68da      	ldr	r2, [r3, #12]
 800f550:	697b      	ldr	r3, [r7, #20]
 800f552:	029b      	lsls	r3, r3, #10
 800f554:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800f558:	431a      	orrs	r2, r3
 800f55a:	68fb      	ldr	r3, [r7, #12]
 800f55c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800f55e:	2300      	movs	r3, #0
}
 800f560:	4618      	mov	r0, r3
 800f562:	371c      	adds	r7, #28
 800f564:	46bd      	mov	sp, r7
 800f566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f56a:	4770      	bx	lr
 800f56c:	00d8acbf 	.word	0x00d8acbf
 800f570:	00e4e1bf 	.word	0x00e4e1bf
 800f574:	00f423ff 	.word	0x00f423ff
 800f578:	0106737f 	.word	0x0106737f
 800f57c:	011a499f 	.word	0x011a499f
 800f580:	01312cff 	.word	0x01312cff
 800f584:	014ca43f 	.word	0x014ca43f
 800f588:	016e35ff 	.word	0x016e35ff
 800f58c:	01a6ab1f 	.word	0x01a6ab1f
 800f590:	01e847ff 	.word	0x01e847ff

0800f594 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f594:	b480      	push	{r7}
 800f596:	b083      	sub	sp, #12
 800f598:	af00      	add	r7, sp, #0
 800f59a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	689b      	ldr	r3, [r3, #8]
 800f5a0:	f043 0201 	orr.w	r2, r3, #1
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f5a8:	2300      	movs	r3, #0
}
 800f5aa:	4618      	mov	r0, r3
 800f5ac:	370c      	adds	r7, #12
 800f5ae:	46bd      	mov	sp, r7
 800f5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b4:	4770      	bx	lr

0800f5b6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f5b6:	b480      	push	{r7}
 800f5b8:	b083      	sub	sp, #12
 800f5ba:	af00      	add	r7, sp, #0
 800f5bc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	689b      	ldr	r3, [r3, #8]
 800f5c2:	f023 0201 	bic.w	r2, r3, #1
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f5ca:	2300      	movs	r3, #0
}
 800f5cc:	4618      	mov	r0, r3
 800f5ce:	370c      	adds	r7, #12
 800f5d0:	46bd      	mov	sp, r7
 800f5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5d6:	4770      	bx	lr

0800f5d8 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800f5d8:	b580      	push	{r7, lr}
 800f5da:	b082      	sub	sp, #8
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	6078      	str	r0, [r7, #4]
 800f5e0:	460b      	mov	r3, r1
 800f5e2:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	68db      	ldr	r3, [r3, #12]
 800f5e8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f5f0:	78fb      	ldrb	r3, [r7, #3]
 800f5f2:	2b01      	cmp	r3, #1
 800f5f4:	d106      	bne.n	800f604 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	68db      	ldr	r3, [r3, #12]
 800f5fa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	60da      	str	r2, [r3, #12]
 800f602:	e00b      	b.n	800f61c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800f604:	78fb      	ldrb	r3, [r7, #3]
 800f606:	2b00      	cmp	r3, #0
 800f608:	d106      	bne.n	800f618 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	68db      	ldr	r3, [r3, #12]
 800f60e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	60da      	str	r2, [r3, #12]
 800f616:	e001      	b.n	800f61c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800f618:	2301      	movs	r3, #1
 800f61a:	e003      	b.n	800f624 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800f61c:	2032      	movs	r0, #50	; 0x32
 800f61e:	f7f7 fcc7 	bl	8006fb0 <HAL_Delay>

  return HAL_OK;
 800f622:	2300      	movs	r3, #0
}
 800f624:	4618      	mov	r0, r3
 800f626:	3708      	adds	r7, #8
 800f628:	46bd      	mov	sp, r7
 800f62a:	bd80      	pop	{r7, pc}

0800f62c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f62c:	b084      	sub	sp, #16
 800f62e:	b580      	push	{r7, lr}
 800f630:	b086      	sub	sp, #24
 800f632:	af00      	add	r7, sp, #0
 800f634:	6078      	str	r0, [r7, #4]
 800f636:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800f63a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f63e:	2300      	movs	r3, #0
 800f640:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800f646:	2300      	movs	r3, #0
 800f648:	613b      	str	r3, [r7, #16]
 800f64a:	e009      	b.n	800f660 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800f64c:	687a      	ldr	r2, [r7, #4]
 800f64e:	693b      	ldr	r3, [r7, #16]
 800f650:	3340      	adds	r3, #64	; 0x40
 800f652:	009b      	lsls	r3, r3, #2
 800f654:	4413      	add	r3, r2
 800f656:	2200      	movs	r2, #0
 800f658:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f65a:	693b      	ldr	r3, [r7, #16]
 800f65c:	3301      	adds	r3, #1
 800f65e:	613b      	str	r3, [r7, #16]
 800f660:	693b      	ldr	r3, [r7, #16]
 800f662:	2b0e      	cmp	r3, #14
 800f664:	d9f2      	bls.n	800f64c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800f666:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d11c      	bne.n	800f6a6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f672:	685b      	ldr	r3, [r3, #4]
 800f674:	68fa      	ldr	r2, [r7, #12]
 800f676:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f67a:	f043 0302 	orr.w	r3, r3, #2
 800f67e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f684:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	601a      	str	r2, [r3, #0]
 800f6a4:	e005      	b.n	800f6b2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f6aa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f6b8:	461a      	mov	r2, r3
 800f6ba:	2300      	movs	r3, #0
 800f6bc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800f6be:	68fb      	ldr	r3, [r7, #12]
 800f6c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f6c4:	4619      	mov	r1, r3
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f6cc:	461a      	mov	r2, r3
 800f6ce:	680b      	ldr	r3, [r1, #0]
 800f6d0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f6d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6d4:	2b01      	cmp	r3, #1
 800f6d6:	d10c      	bne.n	800f6f2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800f6d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d104      	bne.n	800f6e8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800f6de:	2100      	movs	r1, #0
 800f6e0:	6878      	ldr	r0, [r7, #4]
 800f6e2:	f000 f959 	bl	800f998 <USB_SetDevSpeed>
 800f6e6:	e018      	b.n	800f71a <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800f6e8:	2101      	movs	r1, #1
 800f6ea:	6878      	ldr	r0, [r7, #4]
 800f6ec:	f000 f954 	bl	800f998 <USB_SetDevSpeed>
 800f6f0:	e013      	b.n	800f71a <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800f6f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6f4:	2b03      	cmp	r3, #3
 800f6f6:	d10c      	bne.n	800f712 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800f6f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d104      	bne.n	800f708 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800f6fe:	2100      	movs	r1, #0
 800f700:	6878      	ldr	r0, [r7, #4]
 800f702:	f000 f949 	bl	800f998 <USB_SetDevSpeed>
 800f706:	e008      	b.n	800f71a <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800f708:	2101      	movs	r1, #1
 800f70a:	6878      	ldr	r0, [r7, #4]
 800f70c:	f000 f944 	bl	800f998 <USB_SetDevSpeed>
 800f710:	e003      	b.n	800f71a <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800f712:	2103      	movs	r1, #3
 800f714:	6878      	ldr	r0, [r7, #4]
 800f716:	f000 f93f 	bl	800f998 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f71a:	2110      	movs	r1, #16
 800f71c:	6878      	ldr	r0, [r7, #4]
 800f71e:	f000 f8f3 	bl	800f908 <USB_FlushTxFifo>
 800f722:	4603      	mov	r3, r0
 800f724:	2b00      	cmp	r3, #0
 800f726:	d001      	beq.n	800f72c <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 800f728:	2301      	movs	r3, #1
 800f72a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f72c:	6878      	ldr	r0, [r7, #4]
 800f72e:	f000 f911 	bl	800f954 <USB_FlushRxFifo>
 800f732:	4603      	mov	r3, r0
 800f734:	2b00      	cmp	r3, #0
 800f736:	d001      	beq.n	800f73c <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 800f738:	2301      	movs	r3, #1
 800f73a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800f73c:	68fb      	ldr	r3, [r7, #12]
 800f73e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f742:	461a      	mov	r2, r3
 800f744:	2300      	movs	r3, #0
 800f746:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800f748:	68fb      	ldr	r3, [r7, #12]
 800f74a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f74e:	461a      	mov	r2, r3
 800f750:	2300      	movs	r3, #0
 800f752:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f75a:	461a      	mov	r2, r3
 800f75c:	2300      	movs	r3, #0
 800f75e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f760:	2300      	movs	r3, #0
 800f762:	613b      	str	r3, [r7, #16]
 800f764:	e043      	b.n	800f7ee <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f766:	693b      	ldr	r3, [r7, #16]
 800f768:	015a      	lsls	r2, r3, #5
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	4413      	add	r3, r2
 800f76e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f778:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f77c:	d118      	bne.n	800f7b0 <USB_DevInit+0x184>
    {
      if (i == 0U)
 800f77e:	693b      	ldr	r3, [r7, #16]
 800f780:	2b00      	cmp	r3, #0
 800f782:	d10a      	bne.n	800f79a <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f784:	693b      	ldr	r3, [r7, #16]
 800f786:	015a      	lsls	r2, r3, #5
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	4413      	add	r3, r2
 800f78c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f790:	461a      	mov	r2, r3
 800f792:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f796:	6013      	str	r3, [r2, #0]
 800f798:	e013      	b.n	800f7c2 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f79a:	693b      	ldr	r3, [r7, #16]
 800f79c:	015a      	lsls	r2, r3, #5
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	4413      	add	r3, r2
 800f7a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f7a6:	461a      	mov	r2, r3
 800f7a8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f7ac:	6013      	str	r3, [r2, #0]
 800f7ae:	e008      	b.n	800f7c2 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800f7b0:	693b      	ldr	r3, [r7, #16]
 800f7b2:	015a      	lsls	r2, r3, #5
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	4413      	add	r3, r2
 800f7b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f7bc:	461a      	mov	r2, r3
 800f7be:	2300      	movs	r3, #0
 800f7c0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f7c2:	693b      	ldr	r3, [r7, #16]
 800f7c4:	015a      	lsls	r2, r3, #5
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	4413      	add	r3, r2
 800f7ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f7ce:	461a      	mov	r2, r3
 800f7d0:	2300      	movs	r3, #0
 800f7d2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f7d4:	693b      	ldr	r3, [r7, #16]
 800f7d6:	015a      	lsls	r2, r3, #5
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	4413      	add	r3, r2
 800f7dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f7e0:	461a      	mov	r2, r3
 800f7e2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f7e6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f7e8:	693b      	ldr	r3, [r7, #16]
 800f7ea:	3301      	adds	r3, #1
 800f7ec:	613b      	str	r3, [r7, #16]
 800f7ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7f0:	693a      	ldr	r2, [r7, #16]
 800f7f2:	429a      	cmp	r2, r3
 800f7f4:	d3b7      	bcc.n	800f766 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f7f6:	2300      	movs	r3, #0
 800f7f8:	613b      	str	r3, [r7, #16]
 800f7fa:	e043      	b.n	800f884 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f7fc:	693b      	ldr	r3, [r7, #16]
 800f7fe:	015a      	lsls	r2, r3, #5
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	4413      	add	r3, r2
 800f804:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f80e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f812:	d118      	bne.n	800f846 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 800f814:	693b      	ldr	r3, [r7, #16]
 800f816:	2b00      	cmp	r3, #0
 800f818:	d10a      	bne.n	800f830 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f81a:	693b      	ldr	r3, [r7, #16]
 800f81c:	015a      	lsls	r2, r3, #5
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	4413      	add	r3, r2
 800f822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f826:	461a      	mov	r2, r3
 800f828:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f82c:	6013      	str	r3, [r2, #0]
 800f82e:	e013      	b.n	800f858 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f830:	693b      	ldr	r3, [r7, #16]
 800f832:	015a      	lsls	r2, r3, #5
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	4413      	add	r3, r2
 800f838:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f83c:	461a      	mov	r2, r3
 800f83e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f842:	6013      	str	r3, [r2, #0]
 800f844:	e008      	b.n	800f858 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f846:	693b      	ldr	r3, [r7, #16]
 800f848:	015a      	lsls	r2, r3, #5
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	4413      	add	r3, r2
 800f84e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f852:	461a      	mov	r2, r3
 800f854:	2300      	movs	r3, #0
 800f856:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f858:	693b      	ldr	r3, [r7, #16]
 800f85a:	015a      	lsls	r2, r3, #5
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	4413      	add	r3, r2
 800f860:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f864:	461a      	mov	r2, r3
 800f866:	2300      	movs	r3, #0
 800f868:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f86a:	693b      	ldr	r3, [r7, #16]
 800f86c:	015a      	lsls	r2, r3, #5
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	4413      	add	r3, r2
 800f872:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f876:	461a      	mov	r2, r3
 800f878:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f87c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f87e:	693b      	ldr	r3, [r7, #16]
 800f880:	3301      	adds	r3, #1
 800f882:	613b      	str	r3, [r7, #16]
 800f884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f886:	693a      	ldr	r2, [r7, #16]
 800f888:	429a      	cmp	r2, r3
 800f88a:	d3b7      	bcc.n	800f7fc <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f88c:	68fb      	ldr	r3, [r7, #12]
 800f88e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f892:	691b      	ldr	r3, [r3, #16]
 800f894:	68fa      	ldr	r2, [r7, #12]
 800f896:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f89a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f89e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	2200      	movs	r2, #0
 800f8a4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800f8ac:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800f8ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d105      	bne.n	800f8c0 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	699b      	ldr	r3, [r3, #24]
 800f8b8:	f043 0210 	orr.w	r2, r3, #16
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	699a      	ldr	r2, [r3, #24]
 800f8c4:	4b0e      	ldr	r3, [pc, #56]	; (800f900 <USB_DevInit+0x2d4>)
 800f8c6:	4313      	orrs	r3, r2
 800f8c8:	687a      	ldr	r2, [r7, #4]
 800f8ca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800f8cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d005      	beq.n	800f8de <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	699b      	ldr	r3, [r3, #24]
 800f8d6:	f043 0208 	orr.w	r2, r3, #8
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800f8de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f8e0:	2b01      	cmp	r3, #1
 800f8e2:	d105      	bne.n	800f8f0 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	699a      	ldr	r2, [r3, #24]
 800f8e8:	4b06      	ldr	r3, [pc, #24]	; (800f904 <USB_DevInit+0x2d8>)
 800f8ea:	4313      	orrs	r3, r2
 800f8ec:	687a      	ldr	r2, [r7, #4]
 800f8ee:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800f8f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f8f2:	4618      	mov	r0, r3
 800f8f4:	3718      	adds	r7, #24
 800f8f6:	46bd      	mov	sp, r7
 800f8f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f8fc:	b004      	add	sp, #16
 800f8fe:	4770      	bx	lr
 800f900:	803c3800 	.word	0x803c3800
 800f904:	40000004 	.word	0x40000004

0800f908 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800f908:	b480      	push	{r7}
 800f90a:	b085      	sub	sp, #20
 800f90c:	af00      	add	r7, sp, #0
 800f90e:	6078      	str	r0, [r7, #4]
 800f910:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800f912:	2300      	movs	r3, #0
 800f914:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f916:	683b      	ldr	r3, [r7, #0]
 800f918:	019b      	lsls	r3, r3, #6
 800f91a:	f043 0220 	orr.w	r2, r3, #32
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	3301      	adds	r3, #1
 800f926:	60fb      	str	r3, [r7, #12]
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	4a09      	ldr	r2, [pc, #36]	; (800f950 <USB_FlushTxFifo+0x48>)
 800f92c:	4293      	cmp	r3, r2
 800f92e:	d901      	bls.n	800f934 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800f930:	2303      	movs	r3, #3
 800f932:	e006      	b.n	800f942 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	691b      	ldr	r3, [r3, #16]
 800f938:	f003 0320 	and.w	r3, r3, #32
 800f93c:	2b20      	cmp	r3, #32
 800f93e:	d0f0      	beq.n	800f922 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800f940:	2300      	movs	r3, #0
}
 800f942:	4618      	mov	r0, r3
 800f944:	3714      	adds	r7, #20
 800f946:	46bd      	mov	sp, r7
 800f948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f94c:	4770      	bx	lr
 800f94e:	bf00      	nop
 800f950:	00030d40 	.word	0x00030d40

0800f954 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800f954:	b480      	push	{r7}
 800f956:	b085      	sub	sp, #20
 800f958:	af00      	add	r7, sp, #0
 800f95a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800f95c:	2300      	movs	r3, #0
 800f95e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	2210      	movs	r2, #16
 800f964:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	3301      	adds	r3, #1
 800f96a:	60fb      	str	r3, [r7, #12]
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	4a09      	ldr	r2, [pc, #36]	; (800f994 <USB_FlushRxFifo+0x40>)
 800f970:	4293      	cmp	r3, r2
 800f972:	d901      	bls.n	800f978 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800f974:	2303      	movs	r3, #3
 800f976:	e006      	b.n	800f986 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	691b      	ldr	r3, [r3, #16]
 800f97c:	f003 0310 	and.w	r3, r3, #16
 800f980:	2b10      	cmp	r3, #16
 800f982:	d0f0      	beq.n	800f966 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800f984:	2300      	movs	r3, #0
}
 800f986:	4618      	mov	r0, r3
 800f988:	3714      	adds	r7, #20
 800f98a:	46bd      	mov	sp, r7
 800f98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f990:	4770      	bx	lr
 800f992:	bf00      	nop
 800f994:	00030d40 	.word	0x00030d40

0800f998 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800f998:	b480      	push	{r7}
 800f99a:	b085      	sub	sp, #20
 800f99c:	af00      	add	r7, sp, #0
 800f99e:	6078      	str	r0, [r7, #4]
 800f9a0:	460b      	mov	r3, r1
 800f9a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9ae:	681a      	ldr	r2, [r3, #0]
 800f9b0:	78fb      	ldrb	r3, [r7, #3]
 800f9b2:	68f9      	ldr	r1, [r7, #12]
 800f9b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f9b8:	4313      	orrs	r3, r2
 800f9ba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800f9bc:	2300      	movs	r3, #0
}
 800f9be:	4618      	mov	r0, r3
 800f9c0:	3714      	adds	r7, #20
 800f9c2:	46bd      	mov	sp, r7
 800f9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c8:	4770      	bx	lr

0800f9ca <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800f9ca:	b480      	push	{r7}
 800f9cc:	b087      	sub	sp, #28
 800f9ce:	af00      	add	r7, sp, #0
 800f9d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800f9d6:	693b      	ldr	r3, [r7, #16]
 800f9d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9dc:	689b      	ldr	r3, [r3, #8]
 800f9de:	f003 0306 	and.w	r3, r3, #6
 800f9e2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d102      	bne.n	800f9f0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800f9ea:	2300      	movs	r3, #0
 800f9ec:	75fb      	strb	r3, [r7, #23]
 800f9ee:	e00a      	b.n	800fa06 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	2b02      	cmp	r3, #2
 800f9f4:	d002      	beq.n	800f9fc <USB_GetDevSpeed+0x32>
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	2b06      	cmp	r3, #6
 800f9fa:	d102      	bne.n	800fa02 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800f9fc:	2302      	movs	r3, #2
 800f9fe:	75fb      	strb	r3, [r7, #23]
 800fa00:	e001      	b.n	800fa06 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800fa02:	230f      	movs	r3, #15
 800fa04:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800fa06:	7dfb      	ldrb	r3, [r7, #23]
}
 800fa08:	4618      	mov	r0, r3
 800fa0a:	371c      	adds	r7, #28
 800fa0c:	46bd      	mov	sp, r7
 800fa0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa12:	4770      	bx	lr

0800fa14 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fa14:	b480      	push	{r7}
 800fa16:	b085      	sub	sp, #20
 800fa18:	af00      	add	r7, sp, #0
 800fa1a:	6078      	str	r0, [r7, #4]
 800fa1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fa22:	683b      	ldr	r3, [r7, #0]
 800fa24:	781b      	ldrb	r3, [r3, #0]
 800fa26:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800fa28:	683b      	ldr	r3, [r7, #0]
 800fa2a:	785b      	ldrb	r3, [r3, #1]
 800fa2c:	2b01      	cmp	r3, #1
 800fa2e:	d139      	bne.n	800faa4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa36:	69da      	ldr	r2, [r3, #28]
 800fa38:	683b      	ldr	r3, [r7, #0]
 800fa3a:	781b      	ldrb	r3, [r3, #0]
 800fa3c:	f003 030f 	and.w	r3, r3, #15
 800fa40:	2101      	movs	r1, #1
 800fa42:	fa01 f303 	lsl.w	r3, r1, r3
 800fa46:	b29b      	uxth	r3, r3
 800fa48:	68f9      	ldr	r1, [r7, #12]
 800fa4a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fa4e:	4313      	orrs	r3, r2
 800fa50:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800fa52:	68bb      	ldr	r3, [r7, #8]
 800fa54:	015a      	lsls	r2, r3, #5
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	4413      	add	r3, r2
 800fa5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d153      	bne.n	800fb10 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fa68:	68bb      	ldr	r3, [r7, #8]
 800fa6a:	015a      	lsls	r2, r3, #5
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	4413      	add	r3, r2
 800fa70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa74:	681a      	ldr	r2, [r3, #0]
 800fa76:	683b      	ldr	r3, [r7, #0]
 800fa78:	689b      	ldr	r3, [r3, #8]
 800fa7a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fa7e:	683b      	ldr	r3, [r7, #0]
 800fa80:	78db      	ldrb	r3, [r3, #3]
 800fa82:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fa84:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fa86:	68bb      	ldr	r3, [r7, #8]
 800fa88:	059b      	lsls	r3, r3, #22
 800fa8a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fa8c:	431a      	orrs	r2, r3
 800fa8e:	68bb      	ldr	r3, [r7, #8]
 800fa90:	0159      	lsls	r1, r3, #5
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	440b      	add	r3, r1
 800fa96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa9a:	4619      	mov	r1, r3
 800fa9c:	4b20      	ldr	r3, [pc, #128]	; (800fb20 <USB_ActivateEndpoint+0x10c>)
 800fa9e:	4313      	orrs	r3, r2
 800faa0:	600b      	str	r3, [r1, #0]
 800faa2:	e035      	b.n	800fb10 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800faa4:	68fb      	ldr	r3, [r7, #12]
 800faa6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800faaa:	69da      	ldr	r2, [r3, #28]
 800faac:	683b      	ldr	r3, [r7, #0]
 800faae:	781b      	ldrb	r3, [r3, #0]
 800fab0:	f003 030f 	and.w	r3, r3, #15
 800fab4:	2101      	movs	r1, #1
 800fab6:	fa01 f303 	lsl.w	r3, r1, r3
 800faba:	041b      	lsls	r3, r3, #16
 800fabc:	68f9      	ldr	r1, [r7, #12]
 800fabe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fac2:	4313      	orrs	r3, r2
 800fac4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800fac6:	68bb      	ldr	r3, [r7, #8]
 800fac8:	015a      	lsls	r2, r3, #5
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	4413      	add	r3, r2
 800face:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d119      	bne.n	800fb10 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800fadc:	68bb      	ldr	r3, [r7, #8]
 800fade:	015a      	lsls	r2, r3, #5
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	4413      	add	r3, r2
 800fae4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fae8:	681a      	ldr	r2, [r3, #0]
 800faea:	683b      	ldr	r3, [r7, #0]
 800faec:	689b      	ldr	r3, [r3, #8]
 800faee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800faf2:	683b      	ldr	r3, [r7, #0]
 800faf4:	78db      	ldrb	r3, [r3, #3]
 800faf6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800faf8:	430b      	orrs	r3, r1
 800fafa:	431a      	orrs	r2, r3
 800fafc:	68bb      	ldr	r3, [r7, #8]
 800fafe:	0159      	lsls	r1, r3, #5
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	440b      	add	r3, r1
 800fb04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb08:	4619      	mov	r1, r3
 800fb0a:	4b05      	ldr	r3, [pc, #20]	; (800fb20 <USB_ActivateEndpoint+0x10c>)
 800fb0c:	4313      	orrs	r3, r2
 800fb0e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800fb10:	2300      	movs	r3, #0
}
 800fb12:	4618      	mov	r0, r3
 800fb14:	3714      	adds	r7, #20
 800fb16:	46bd      	mov	sp, r7
 800fb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb1c:	4770      	bx	lr
 800fb1e:	bf00      	nop
 800fb20:	10008000 	.word	0x10008000

0800fb24 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fb24:	b480      	push	{r7}
 800fb26:	b085      	sub	sp, #20
 800fb28:	af00      	add	r7, sp, #0
 800fb2a:	6078      	str	r0, [r7, #4]
 800fb2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fb32:	683b      	ldr	r3, [r7, #0]
 800fb34:	781b      	ldrb	r3, [r3, #0]
 800fb36:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800fb38:	683b      	ldr	r3, [r7, #0]
 800fb3a:	785b      	ldrb	r3, [r3, #1]
 800fb3c:	2b01      	cmp	r3, #1
 800fb3e:	d161      	bne.n	800fc04 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800fb40:	68bb      	ldr	r3, [r7, #8]
 800fb42:	015a      	lsls	r2, r3, #5
 800fb44:	68fb      	ldr	r3, [r7, #12]
 800fb46:	4413      	add	r3, r2
 800fb48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fb52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fb56:	d11f      	bne.n	800fb98 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800fb58:	68bb      	ldr	r3, [r7, #8]
 800fb5a:	015a      	lsls	r2, r3, #5
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	4413      	add	r3, r2
 800fb60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb64:	681b      	ldr	r3, [r3, #0]
 800fb66:	68ba      	ldr	r2, [r7, #8]
 800fb68:	0151      	lsls	r1, r2, #5
 800fb6a:	68fa      	ldr	r2, [r7, #12]
 800fb6c:	440a      	add	r2, r1
 800fb6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fb72:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800fb76:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800fb78:	68bb      	ldr	r3, [r7, #8]
 800fb7a:	015a      	lsls	r2, r3, #5
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	4413      	add	r3, r2
 800fb80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	68ba      	ldr	r2, [r7, #8]
 800fb88:	0151      	lsls	r1, r2, #5
 800fb8a:	68fa      	ldr	r2, [r7, #12]
 800fb8c:	440a      	add	r2, r1
 800fb8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fb92:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fb96:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fba0:	683b      	ldr	r3, [r7, #0]
 800fba2:	781b      	ldrb	r3, [r3, #0]
 800fba4:	f003 030f 	and.w	r3, r3, #15
 800fba8:	2101      	movs	r1, #1
 800fbaa:	fa01 f303 	lsl.w	r3, r1, r3
 800fbae:	b29b      	uxth	r3, r3
 800fbb0:	43db      	mvns	r3, r3
 800fbb2:	68f9      	ldr	r1, [r7, #12]
 800fbb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fbb8:	4013      	ands	r3, r2
 800fbba:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800fbbc:	68fb      	ldr	r3, [r7, #12]
 800fbbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fbc2:	69da      	ldr	r2, [r3, #28]
 800fbc4:	683b      	ldr	r3, [r7, #0]
 800fbc6:	781b      	ldrb	r3, [r3, #0]
 800fbc8:	f003 030f 	and.w	r3, r3, #15
 800fbcc:	2101      	movs	r1, #1
 800fbce:	fa01 f303 	lsl.w	r3, r1, r3
 800fbd2:	b29b      	uxth	r3, r3
 800fbd4:	43db      	mvns	r3, r3
 800fbd6:	68f9      	ldr	r1, [r7, #12]
 800fbd8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fbdc:	4013      	ands	r3, r2
 800fbde:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800fbe0:	68bb      	ldr	r3, [r7, #8]
 800fbe2:	015a      	lsls	r2, r3, #5
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	4413      	add	r3, r2
 800fbe8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fbec:	681a      	ldr	r2, [r3, #0]
 800fbee:	68bb      	ldr	r3, [r7, #8]
 800fbf0:	0159      	lsls	r1, r3, #5
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	440b      	add	r3, r1
 800fbf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fbfa:	4619      	mov	r1, r3
 800fbfc:	4b35      	ldr	r3, [pc, #212]	; (800fcd4 <USB_DeactivateEndpoint+0x1b0>)
 800fbfe:	4013      	ands	r3, r2
 800fc00:	600b      	str	r3, [r1, #0]
 800fc02:	e060      	b.n	800fcc6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fc04:	68bb      	ldr	r3, [r7, #8]
 800fc06:	015a      	lsls	r2, r3, #5
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	4413      	add	r3, r2
 800fc0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fc16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fc1a:	d11f      	bne.n	800fc5c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800fc1c:	68bb      	ldr	r3, [r7, #8]
 800fc1e:	015a      	lsls	r2, r3, #5
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	4413      	add	r3, r2
 800fc24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	68ba      	ldr	r2, [r7, #8]
 800fc2c:	0151      	lsls	r1, r2, #5
 800fc2e:	68fa      	ldr	r2, [r7, #12]
 800fc30:	440a      	add	r2, r1
 800fc32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc36:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800fc3a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800fc3c:	68bb      	ldr	r3, [r7, #8]
 800fc3e:	015a      	lsls	r2, r3, #5
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	4413      	add	r3, r2
 800fc44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc48:	681b      	ldr	r3, [r3, #0]
 800fc4a:	68ba      	ldr	r2, [r7, #8]
 800fc4c:	0151      	lsls	r1, r2, #5
 800fc4e:	68fa      	ldr	r2, [r7, #12]
 800fc50:	440a      	add	r2, r1
 800fc52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc56:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fc5a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fc64:	683b      	ldr	r3, [r7, #0]
 800fc66:	781b      	ldrb	r3, [r3, #0]
 800fc68:	f003 030f 	and.w	r3, r3, #15
 800fc6c:	2101      	movs	r1, #1
 800fc6e:	fa01 f303 	lsl.w	r3, r1, r3
 800fc72:	041b      	lsls	r3, r3, #16
 800fc74:	43db      	mvns	r3, r3
 800fc76:	68f9      	ldr	r1, [r7, #12]
 800fc78:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fc7c:	4013      	ands	r3, r2
 800fc7e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc86:	69da      	ldr	r2, [r3, #28]
 800fc88:	683b      	ldr	r3, [r7, #0]
 800fc8a:	781b      	ldrb	r3, [r3, #0]
 800fc8c:	f003 030f 	and.w	r3, r3, #15
 800fc90:	2101      	movs	r1, #1
 800fc92:	fa01 f303 	lsl.w	r3, r1, r3
 800fc96:	041b      	lsls	r3, r3, #16
 800fc98:	43db      	mvns	r3, r3
 800fc9a:	68f9      	ldr	r1, [r7, #12]
 800fc9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fca0:	4013      	ands	r3, r2
 800fca2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800fca4:	68bb      	ldr	r3, [r7, #8]
 800fca6:	015a      	lsls	r2, r3, #5
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	4413      	add	r3, r2
 800fcac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fcb0:	681a      	ldr	r2, [r3, #0]
 800fcb2:	68bb      	ldr	r3, [r7, #8]
 800fcb4:	0159      	lsls	r1, r3, #5
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	440b      	add	r3, r1
 800fcba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fcbe:	4619      	mov	r1, r3
 800fcc0:	4b05      	ldr	r3, [pc, #20]	; (800fcd8 <USB_DeactivateEndpoint+0x1b4>)
 800fcc2:	4013      	ands	r3, r2
 800fcc4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800fcc6:	2300      	movs	r3, #0
}
 800fcc8:	4618      	mov	r0, r3
 800fcca:	3714      	adds	r7, #20
 800fccc:	46bd      	mov	sp, r7
 800fcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcd2:	4770      	bx	lr
 800fcd4:	ec337800 	.word	0xec337800
 800fcd8:	eff37800 	.word	0xeff37800

0800fcdc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800fcdc:	b580      	push	{r7, lr}
 800fcde:	b08a      	sub	sp, #40	; 0x28
 800fce0:	af02      	add	r7, sp, #8
 800fce2:	60f8      	str	r0, [r7, #12]
 800fce4:	60b9      	str	r1, [r7, #8]
 800fce6:	4613      	mov	r3, r2
 800fce8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800fcee:	68bb      	ldr	r3, [r7, #8]
 800fcf0:	781b      	ldrb	r3, [r3, #0]
 800fcf2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800fcf4:	68bb      	ldr	r3, [r7, #8]
 800fcf6:	785b      	ldrb	r3, [r3, #1]
 800fcf8:	2b01      	cmp	r3, #1
 800fcfa:	f040 8163 	bne.w	800ffc4 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800fcfe:	68bb      	ldr	r3, [r7, #8]
 800fd00:	695b      	ldr	r3, [r3, #20]
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d132      	bne.n	800fd6c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800fd06:	69bb      	ldr	r3, [r7, #24]
 800fd08:	015a      	lsls	r2, r3, #5
 800fd0a:	69fb      	ldr	r3, [r7, #28]
 800fd0c:	4413      	add	r3, r2
 800fd0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd12:	691a      	ldr	r2, [r3, #16]
 800fd14:	69bb      	ldr	r3, [r7, #24]
 800fd16:	0159      	lsls	r1, r3, #5
 800fd18:	69fb      	ldr	r3, [r7, #28]
 800fd1a:	440b      	add	r3, r1
 800fd1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd20:	4619      	mov	r1, r3
 800fd22:	4ba5      	ldr	r3, [pc, #660]	; (800ffb8 <USB_EPStartXfer+0x2dc>)
 800fd24:	4013      	ands	r3, r2
 800fd26:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800fd28:	69bb      	ldr	r3, [r7, #24]
 800fd2a:	015a      	lsls	r2, r3, #5
 800fd2c:	69fb      	ldr	r3, [r7, #28]
 800fd2e:	4413      	add	r3, r2
 800fd30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd34:	691b      	ldr	r3, [r3, #16]
 800fd36:	69ba      	ldr	r2, [r7, #24]
 800fd38:	0151      	lsls	r1, r2, #5
 800fd3a:	69fa      	ldr	r2, [r7, #28]
 800fd3c:	440a      	add	r2, r1
 800fd3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd42:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fd46:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800fd48:	69bb      	ldr	r3, [r7, #24]
 800fd4a:	015a      	lsls	r2, r3, #5
 800fd4c:	69fb      	ldr	r3, [r7, #28]
 800fd4e:	4413      	add	r3, r2
 800fd50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd54:	691a      	ldr	r2, [r3, #16]
 800fd56:	69bb      	ldr	r3, [r7, #24]
 800fd58:	0159      	lsls	r1, r3, #5
 800fd5a:	69fb      	ldr	r3, [r7, #28]
 800fd5c:	440b      	add	r3, r1
 800fd5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd62:	4619      	mov	r1, r3
 800fd64:	4b95      	ldr	r3, [pc, #596]	; (800ffbc <USB_EPStartXfer+0x2e0>)
 800fd66:	4013      	ands	r3, r2
 800fd68:	610b      	str	r3, [r1, #16]
 800fd6a:	e074      	b.n	800fe56 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800fd6c:	69bb      	ldr	r3, [r7, #24]
 800fd6e:	015a      	lsls	r2, r3, #5
 800fd70:	69fb      	ldr	r3, [r7, #28]
 800fd72:	4413      	add	r3, r2
 800fd74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd78:	691a      	ldr	r2, [r3, #16]
 800fd7a:	69bb      	ldr	r3, [r7, #24]
 800fd7c:	0159      	lsls	r1, r3, #5
 800fd7e:	69fb      	ldr	r3, [r7, #28]
 800fd80:	440b      	add	r3, r1
 800fd82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd86:	4619      	mov	r1, r3
 800fd88:	4b8c      	ldr	r3, [pc, #560]	; (800ffbc <USB_EPStartXfer+0x2e0>)
 800fd8a:	4013      	ands	r3, r2
 800fd8c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800fd8e:	69bb      	ldr	r3, [r7, #24]
 800fd90:	015a      	lsls	r2, r3, #5
 800fd92:	69fb      	ldr	r3, [r7, #28]
 800fd94:	4413      	add	r3, r2
 800fd96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd9a:	691a      	ldr	r2, [r3, #16]
 800fd9c:	69bb      	ldr	r3, [r7, #24]
 800fd9e:	0159      	lsls	r1, r3, #5
 800fda0:	69fb      	ldr	r3, [r7, #28]
 800fda2:	440b      	add	r3, r1
 800fda4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fda8:	4619      	mov	r1, r3
 800fdaa:	4b83      	ldr	r3, [pc, #524]	; (800ffb8 <USB_EPStartXfer+0x2dc>)
 800fdac:	4013      	ands	r3, r2
 800fdae:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800fdb0:	69bb      	ldr	r3, [r7, #24]
 800fdb2:	015a      	lsls	r2, r3, #5
 800fdb4:	69fb      	ldr	r3, [r7, #28]
 800fdb6:	4413      	add	r3, r2
 800fdb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdbc:	691a      	ldr	r2, [r3, #16]
 800fdbe:	68bb      	ldr	r3, [r7, #8]
 800fdc0:	6959      	ldr	r1, [r3, #20]
 800fdc2:	68bb      	ldr	r3, [r7, #8]
 800fdc4:	689b      	ldr	r3, [r3, #8]
 800fdc6:	440b      	add	r3, r1
 800fdc8:	1e59      	subs	r1, r3, #1
 800fdca:	68bb      	ldr	r3, [r7, #8]
 800fdcc:	689b      	ldr	r3, [r3, #8]
 800fdce:	fbb1 f3f3 	udiv	r3, r1, r3
 800fdd2:	04d9      	lsls	r1, r3, #19
 800fdd4:	4b7a      	ldr	r3, [pc, #488]	; (800ffc0 <USB_EPStartXfer+0x2e4>)
 800fdd6:	400b      	ands	r3, r1
 800fdd8:	69b9      	ldr	r1, [r7, #24]
 800fdda:	0148      	lsls	r0, r1, #5
 800fddc:	69f9      	ldr	r1, [r7, #28]
 800fdde:	4401      	add	r1, r0
 800fde0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800fde4:	4313      	orrs	r3, r2
 800fde6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800fde8:	69bb      	ldr	r3, [r7, #24]
 800fdea:	015a      	lsls	r2, r3, #5
 800fdec:	69fb      	ldr	r3, [r7, #28]
 800fdee:	4413      	add	r3, r2
 800fdf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdf4:	691a      	ldr	r2, [r3, #16]
 800fdf6:	68bb      	ldr	r3, [r7, #8]
 800fdf8:	695b      	ldr	r3, [r3, #20]
 800fdfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fdfe:	69b9      	ldr	r1, [r7, #24]
 800fe00:	0148      	lsls	r0, r1, #5
 800fe02:	69f9      	ldr	r1, [r7, #28]
 800fe04:	4401      	add	r1, r0
 800fe06:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800fe0a:	4313      	orrs	r3, r2
 800fe0c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800fe0e:	68bb      	ldr	r3, [r7, #8]
 800fe10:	78db      	ldrb	r3, [r3, #3]
 800fe12:	2b01      	cmp	r3, #1
 800fe14:	d11f      	bne.n	800fe56 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800fe16:	69bb      	ldr	r3, [r7, #24]
 800fe18:	015a      	lsls	r2, r3, #5
 800fe1a:	69fb      	ldr	r3, [r7, #28]
 800fe1c:	4413      	add	r3, r2
 800fe1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe22:	691b      	ldr	r3, [r3, #16]
 800fe24:	69ba      	ldr	r2, [r7, #24]
 800fe26:	0151      	lsls	r1, r2, #5
 800fe28:	69fa      	ldr	r2, [r7, #28]
 800fe2a:	440a      	add	r2, r1
 800fe2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe30:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800fe34:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800fe36:	69bb      	ldr	r3, [r7, #24]
 800fe38:	015a      	lsls	r2, r3, #5
 800fe3a:	69fb      	ldr	r3, [r7, #28]
 800fe3c:	4413      	add	r3, r2
 800fe3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe42:	691b      	ldr	r3, [r3, #16]
 800fe44:	69ba      	ldr	r2, [r7, #24]
 800fe46:	0151      	lsls	r1, r2, #5
 800fe48:	69fa      	ldr	r2, [r7, #28]
 800fe4a:	440a      	add	r2, r1
 800fe4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe50:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800fe54:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800fe56:	79fb      	ldrb	r3, [r7, #7]
 800fe58:	2b01      	cmp	r3, #1
 800fe5a:	d14b      	bne.n	800fef4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800fe5c:	68bb      	ldr	r3, [r7, #8]
 800fe5e:	691b      	ldr	r3, [r3, #16]
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	d009      	beq.n	800fe78 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800fe64:	69bb      	ldr	r3, [r7, #24]
 800fe66:	015a      	lsls	r2, r3, #5
 800fe68:	69fb      	ldr	r3, [r7, #28]
 800fe6a:	4413      	add	r3, r2
 800fe6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe70:	461a      	mov	r2, r3
 800fe72:	68bb      	ldr	r3, [r7, #8]
 800fe74:	691b      	ldr	r3, [r3, #16]
 800fe76:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800fe78:	68bb      	ldr	r3, [r7, #8]
 800fe7a:	78db      	ldrb	r3, [r3, #3]
 800fe7c:	2b01      	cmp	r3, #1
 800fe7e:	d128      	bne.n	800fed2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800fe80:	69fb      	ldr	r3, [r7, #28]
 800fe82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fe86:	689b      	ldr	r3, [r3, #8]
 800fe88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d110      	bne.n	800feb2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800fe90:	69bb      	ldr	r3, [r7, #24]
 800fe92:	015a      	lsls	r2, r3, #5
 800fe94:	69fb      	ldr	r3, [r7, #28]
 800fe96:	4413      	add	r3, r2
 800fe98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	69ba      	ldr	r2, [r7, #24]
 800fea0:	0151      	lsls	r1, r2, #5
 800fea2:	69fa      	ldr	r2, [r7, #28]
 800fea4:	440a      	add	r2, r1
 800fea6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800feaa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800feae:	6013      	str	r3, [r2, #0]
 800feb0:	e00f      	b.n	800fed2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800feb2:	69bb      	ldr	r3, [r7, #24]
 800feb4:	015a      	lsls	r2, r3, #5
 800feb6:	69fb      	ldr	r3, [r7, #28]
 800feb8:	4413      	add	r3, r2
 800feba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	69ba      	ldr	r2, [r7, #24]
 800fec2:	0151      	lsls	r1, r2, #5
 800fec4:	69fa      	ldr	r2, [r7, #28]
 800fec6:	440a      	add	r2, r1
 800fec8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fecc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fed0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800fed2:	69bb      	ldr	r3, [r7, #24]
 800fed4:	015a      	lsls	r2, r3, #5
 800fed6:	69fb      	ldr	r3, [r7, #28]
 800fed8:	4413      	add	r3, r2
 800feda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	69ba      	ldr	r2, [r7, #24]
 800fee2:	0151      	lsls	r1, r2, #5
 800fee4:	69fa      	ldr	r2, [r7, #28]
 800fee6:	440a      	add	r2, r1
 800fee8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800feec:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800fef0:	6013      	str	r3, [r2, #0]
 800fef2:	e133      	b.n	801015c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800fef4:	69bb      	ldr	r3, [r7, #24]
 800fef6:	015a      	lsls	r2, r3, #5
 800fef8:	69fb      	ldr	r3, [r7, #28]
 800fefa:	4413      	add	r3, r2
 800fefc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	69ba      	ldr	r2, [r7, #24]
 800ff04:	0151      	lsls	r1, r2, #5
 800ff06:	69fa      	ldr	r2, [r7, #28]
 800ff08:	440a      	add	r2, r1
 800ff0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ff0e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ff12:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ff14:	68bb      	ldr	r3, [r7, #8]
 800ff16:	78db      	ldrb	r3, [r3, #3]
 800ff18:	2b01      	cmp	r3, #1
 800ff1a:	d015      	beq.n	800ff48 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ff1c:	68bb      	ldr	r3, [r7, #8]
 800ff1e:	695b      	ldr	r3, [r3, #20]
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	f000 811b 	beq.w	801015c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ff26:	69fb      	ldr	r3, [r7, #28]
 800ff28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ff2e:	68bb      	ldr	r3, [r7, #8]
 800ff30:	781b      	ldrb	r3, [r3, #0]
 800ff32:	f003 030f 	and.w	r3, r3, #15
 800ff36:	2101      	movs	r1, #1
 800ff38:	fa01 f303 	lsl.w	r3, r1, r3
 800ff3c:	69f9      	ldr	r1, [r7, #28]
 800ff3e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ff42:	4313      	orrs	r3, r2
 800ff44:	634b      	str	r3, [r1, #52]	; 0x34
 800ff46:	e109      	b.n	801015c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ff48:	69fb      	ldr	r3, [r7, #28]
 800ff4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff4e:	689b      	ldr	r3, [r3, #8]
 800ff50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d110      	bne.n	800ff7a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ff58:	69bb      	ldr	r3, [r7, #24]
 800ff5a:	015a      	lsls	r2, r3, #5
 800ff5c:	69fb      	ldr	r3, [r7, #28]
 800ff5e:	4413      	add	r3, r2
 800ff60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	69ba      	ldr	r2, [r7, #24]
 800ff68:	0151      	lsls	r1, r2, #5
 800ff6a:	69fa      	ldr	r2, [r7, #28]
 800ff6c:	440a      	add	r2, r1
 800ff6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ff72:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ff76:	6013      	str	r3, [r2, #0]
 800ff78:	e00f      	b.n	800ff9a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ff7a:	69bb      	ldr	r3, [r7, #24]
 800ff7c:	015a      	lsls	r2, r3, #5
 800ff7e:	69fb      	ldr	r3, [r7, #28]
 800ff80:	4413      	add	r3, r2
 800ff82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	69ba      	ldr	r2, [r7, #24]
 800ff8a:	0151      	lsls	r1, r2, #5
 800ff8c:	69fa      	ldr	r2, [r7, #28]
 800ff8e:	440a      	add	r2, r1
 800ff90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ff94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ff98:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ff9a:	68bb      	ldr	r3, [r7, #8]
 800ff9c:	68d9      	ldr	r1, [r3, #12]
 800ff9e:	68bb      	ldr	r3, [r7, #8]
 800ffa0:	781a      	ldrb	r2, [r3, #0]
 800ffa2:	68bb      	ldr	r3, [r7, #8]
 800ffa4:	695b      	ldr	r3, [r3, #20]
 800ffa6:	b298      	uxth	r0, r3
 800ffa8:	79fb      	ldrb	r3, [r7, #7]
 800ffaa:	9300      	str	r3, [sp, #0]
 800ffac:	4603      	mov	r3, r0
 800ffae:	68f8      	ldr	r0, [r7, #12]
 800ffb0:	f000 fa38 	bl	8010424 <USB_WritePacket>
 800ffb4:	e0d2      	b.n	801015c <USB_EPStartXfer+0x480>
 800ffb6:	bf00      	nop
 800ffb8:	e007ffff 	.word	0xe007ffff
 800ffbc:	fff80000 	.word	0xfff80000
 800ffc0:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ffc4:	69bb      	ldr	r3, [r7, #24]
 800ffc6:	015a      	lsls	r2, r3, #5
 800ffc8:	69fb      	ldr	r3, [r7, #28]
 800ffca:	4413      	add	r3, r2
 800ffcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ffd0:	691a      	ldr	r2, [r3, #16]
 800ffd2:	69bb      	ldr	r3, [r7, #24]
 800ffd4:	0159      	lsls	r1, r3, #5
 800ffd6:	69fb      	ldr	r3, [r7, #28]
 800ffd8:	440b      	add	r3, r1
 800ffda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ffde:	4619      	mov	r1, r3
 800ffe0:	4b61      	ldr	r3, [pc, #388]	; (8010168 <USB_EPStartXfer+0x48c>)
 800ffe2:	4013      	ands	r3, r2
 800ffe4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ffe6:	69bb      	ldr	r3, [r7, #24]
 800ffe8:	015a      	lsls	r2, r3, #5
 800ffea:	69fb      	ldr	r3, [r7, #28]
 800ffec:	4413      	add	r3, r2
 800ffee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fff2:	691a      	ldr	r2, [r3, #16]
 800fff4:	69bb      	ldr	r3, [r7, #24]
 800fff6:	0159      	lsls	r1, r3, #5
 800fff8:	69fb      	ldr	r3, [r7, #28]
 800fffa:	440b      	add	r3, r1
 800fffc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010000:	4619      	mov	r1, r3
 8010002:	4b5a      	ldr	r3, [pc, #360]	; (801016c <USB_EPStartXfer+0x490>)
 8010004:	4013      	ands	r3, r2
 8010006:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 8010008:	68bb      	ldr	r3, [r7, #8]
 801000a:	695b      	ldr	r3, [r3, #20]
 801000c:	2b00      	cmp	r3, #0
 801000e:	d123      	bne.n	8010058 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8010010:	69bb      	ldr	r3, [r7, #24]
 8010012:	015a      	lsls	r2, r3, #5
 8010014:	69fb      	ldr	r3, [r7, #28]
 8010016:	4413      	add	r3, r2
 8010018:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801001c:	691a      	ldr	r2, [r3, #16]
 801001e:	68bb      	ldr	r3, [r7, #8]
 8010020:	689b      	ldr	r3, [r3, #8]
 8010022:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010026:	69b9      	ldr	r1, [r7, #24]
 8010028:	0148      	lsls	r0, r1, #5
 801002a:	69f9      	ldr	r1, [r7, #28]
 801002c:	4401      	add	r1, r0
 801002e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010032:	4313      	orrs	r3, r2
 8010034:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010036:	69bb      	ldr	r3, [r7, #24]
 8010038:	015a      	lsls	r2, r3, #5
 801003a:	69fb      	ldr	r3, [r7, #28]
 801003c:	4413      	add	r3, r2
 801003e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010042:	691b      	ldr	r3, [r3, #16]
 8010044:	69ba      	ldr	r2, [r7, #24]
 8010046:	0151      	lsls	r1, r2, #5
 8010048:	69fa      	ldr	r2, [r7, #28]
 801004a:	440a      	add	r2, r1
 801004c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010050:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010054:	6113      	str	r3, [r2, #16]
 8010056:	e033      	b.n	80100c0 <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8010058:	68bb      	ldr	r3, [r7, #8]
 801005a:	695a      	ldr	r2, [r3, #20]
 801005c:	68bb      	ldr	r3, [r7, #8]
 801005e:	689b      	ldr	r3, [r3, #8]
 8010060:	4413      	add	r3, r2
 8010062:	1e5a      	subs	r2, r3, #1
 8010064:	68bb      	ldr	r3, [r7, #8]
 8010066:	689b      	ldr	r3, [r3, #8]
 8010068:	fbb2 f3f3 	udiv	r3, r2, r3
 801006c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 801006e:	69bb      	ldr	r3, [r7, #24]
 8010070:	015a      	lsls	r2, r3, #5
 8010072:	69fb      	ldr	r3, [r7, #28]
 8010074:	4413      	add	r3, r2
 8010076:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801007a:	691a      	ldr	r2, [r3, #16]
 801007c:	8afb      	ldrh	r3, [r7, #22]
 801007e:	04d9      	lsls	r1, r3, #19
 8010080:	4b3b      	ldr	r3, [pc, #236]	; (8010170 <USB_EPStartXfer+0x494>)
 8010082:	400b      	ands	r3, r1
 8010084:	69b9      	ldr	r1, [r7, #24]
 8010086:	0148      	lsls	r0, r1, #5
 8010088:	69f9      	ldr	r1, [r7, #28]
 801008a:	4401      	add	r1, r0
 801008c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010090:	4313      	orrs	r3, r2
 8010092:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8010094:	69bb      	ldr	r3, [r7, #24]
 8010096:	015a      	lsls	r2, r3, #5
 8010098:	69fb      	ldr	r3, [r7, #28]
 801009a:	4413      	add	r3, r2
 801009c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80100a0:	691a      	ldr	r2, [r3, #16]
 80100a2:	68bb      	ldr	r3, [r7, #8]
 80100a4:	689b      	ldr	r3, [r3, #8]
 80100a6:	8af9      	ldrh	r1, [r7, #22]
 80100a8:	fb01 f303 	mul.w	r3, r1, r3
 80100ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80100b0:	69b9      	ldr	r1, [r7, #24]
 80100b2:	0148      	lsls	r0, r1, #5
 80100b4:	69f9      	ldr	r1, [r7, #28]
 80100b6:	4401      	add	r1, r0
 80100b8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80100bc:	4313      	orrs	r3, r2
 80100be:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80100c0:	79fb      	ldrb	r3, [r7, #7]
 80100c2:	2b01      	cmp	r3, #1
 80100c4:	d10d      	bne.n	80100e2 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80100c6:	68bb      	ldr	r3, [r7, #8]
 80100c8:	68db      	ldr	r3, [r3, #12]
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d009      	beq.n	80100e2 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80100ce:	68bb      	ldr	r3, [r7, #8]
 80100d0:	68d9      	ldr	r1, [r3, #12]
 80100d2:	69bb      	ldr	r3, [r7, #24]
 80100d4:	015a      	lsls	r2, r3, #5
 80100d6:	69fb      	ldr	r3, [r7, #28]
 80100d8:	4413      	add	r3, r2
 80100da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80100de:	460a      	mov	r2, r1
 80100e0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80100e2:	68bb      	ldr	r3, [r7, #8]
 80100e4:	78db      	ldrb	r3, [r3, #3]
 80100e6:	2b01      	cmp	r3, #1
 80100e8:	d128      	bne.n	801013c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80100ea:	69fb      	ldr	r3, [r7, #28]
 80100ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80100f0:	689b      	ldr	r3, [r3, #8]
 80100f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d110      	bne.n	801011c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80100fa:	69bb      	ldr	r3, [r7, #24]
 80100fc:	015a      	lsls	r2, r3, #5
 80100fe:	69fb      	ldr	r3, [r7, #28]
 8010100:	4413      	add	r3, r2
 8010102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	69ba      	ldr	r2, [r7, #24]
 801010a:	0151      	lsls	r1, r2, #5
 801010c:	69fa      	ldr	r2, [r7, #28]
 801010e:	440a      	add	r2, r1
 8010110:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010114:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010118:	6013      	str	r3, [r2, #0]
 801011a:	e00f      	b.n	801013c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801011c:	69bb      	ldr	r3, [r7, #24]
 801011e:	015a      	lsls	r2, r3, #5
 8010120:	69fb      	ldr	r3, [r7, #28]
 8010122:	4413      	add	r3, r2
 8010124:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	69ba      	ldr	r2, [r7, #24]
 801012c:	0151      	lsls	r1, r2, #5
 801012e:	69fa      	ldr	r2, [r7, #28]
 8010130:	440a      	add	r2, r1
 8010132:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010136:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801013a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801013c:	69bb      	ldr	r3, [r7, #24]
 801013e:	015a      	lsls	r2, r3, #5
 8010140:	69fb      	ldr	r3, [r7, #28]
 8010142:	4413      	add	r3, r2
 8010144:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010148:	681b      	ldr	r3, [r3, #0]
 801014a:	69ba      	ldr	r2, [r7, #24]
 801014c:	0151      	lsls	r1, r2, #5
 801014e:	69fa      	ldr	r2, [r7, #28]
 8010150:	440a      	add	r2, r1
 8010152:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010156:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801015a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801015c:	2300      	movs	r3, #0
}
 801015e:	4618      	mov	r0, r3
 8010160:	3720      	adds	r7, #32
 8010162:	46bd      	mov	sp, r7
 8010164:	bd80      	pop	{r7, pc}
 8010166:	bf00      	nop
 8010168:	fff80000 	.word	0xfff80000
 801016c:	e007ffff 	.word	0xe007ffff
 8010170:	1ff80000 	.word	0x1ff80000

08010174 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8010174:	b480      	push	{r7}
 8010176:	b087      	sub	sp, #28
 8010178:	af00      	add	r7, sp, #0
 801017a:	60f8      	str	r0, [r7, #12]
 801017c:	60b9      	str	r1, [r7, #8]
 801017e:	4613      	mov	r3, r2
 8010180:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8010186:	68bb      	ldr	r3, [r7, #8]
 8010188:	781b      	ldrb	r3, [r3, #0]
 801018a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801018c:	68bb      	ldr	r3, [r7, #8]
 801018e:	785b      	ldrb	r3, [r3, #1]
 8010190:	2b01      	cmp	r3, #1
 8010192:	f040 80cd 	bne.w	8010330 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8010196:	68bb      	ldr	r3, [r7, #8]
 8010198:	695b      	ldr	r3, [r3, #20]
 801019a:	2b00      	cmp	r3, #0
 801019c:	d132      	bne.n	8010204 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801019e:	693b      	ldr	r3, [r7, #16]
 80101a0:	015a      	lsls	r2, r3, #5
 80101a2:	697b      	ldr	r3, [r7, #20]
 80101a4:	4413      	add	r3, r2
 80101a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101aa:	691a      	ldr	r2, [r3, #16]
 80101ac:	693b      	ldr	r3, [r7, #16]
 80101ae:	0159      	lsls	r1, r3, #5
 80101b0:	697b      	ldr	r3, [r7, #20]
 80101b2:	440b      	add	r3, r1
 80101b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101b8:	4619      	mov	r1, r3
 80101ba:	4b98      	ldr	r3, [pc, #608]	; (801041c <USB_EP0StartXfer+0x2a8>)
 80101bc:	4013      	ands	r3, r2
 80101be:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80101c0:	693b      	ldr	r3, [r7, #16]
 80101c2:	015a      	lsls	r2, r3, #5
 80101c4:	697b      	ldr	r3, [r7, #20]
 80101c6:	4413      	add	r3, r2
 80101c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101cc:	691b      	ldr	r3, [r3, #16]
 80101ce:	693a      	ldr	r2, [r7, #16]
 80101d0:	0151      	lsls	r1, r2, #5
 80101d2:	697a      	ldr	r2, [r7, #20]
 80101d4:	440a      	add	r2, r1
 80101d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80101da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80101de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80101e0:	693b      	ldr	r3, [r7, #16]
 80101e2:	015a      	lsls	r2, r3, #5
 80101e4:	697b      	ldr	r3, [r7, #20]
 80101e6:	4413      	add	r3, r2
 80101e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101ec:	691a      	ldr	r2, [r3, #16]
 80101ee:	693b      	ldr	r3, [r7, #16]
 80101f0:	0159      	lsls	r1, r3, #5
 80101f2:	697b      	ldr	r3, [r7, #20]
 80101f4:	440b      	add	r3, r1
 80101f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101fa:	4619      	mov	r1, r3
 80101fc:	4b88      	ldr	r3, [pc, #544]	; (8010420 <USB_EP0StartXfer+0x2ac>)
 80101fe:	4013      	ands	r3, r2
 8010200:	610b      	str	r3, [r1, #16]
 8010202:	e04e      	b.n	80102a2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010204:	693b      	ldr	r3, [r7, #16]
 8010206:	015a      	lsls	r2, r3, #5
 8010208:	697b      	ldr	r3, [r7, #20]
 801020a:	4413      	add	r3, r2
 801020c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010210:	691a      	ldr	r2, [r3, #16]
 8010212:	693b      	ldr	r3, [r7, #16]
 8010214:	0159      	lsls	r1, r3, #5
 8010216:	697b      	ldr	r3, [r7, #20]
 8010218:	440b      	add	r3, r1
 801021a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801021e:	4619      	mov	r1, r3
 8010220:	4b7f      	ldr	r3, [pc, #508]	; (8010420 <USB_EP0StartXfer+0x2ac>)
 8010222:	4013      	ands	r3, r2
 8010224:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010226:	693b      	ldr	r3, [r7, #16]
 8010228:	015a      	lsls	r2, r3, #5
 801022a:	697b      	ldr	r3, [r7, #20]
 801022c:	4413      	add	r3, r2
 801022e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010232:	691a      	ldr	r2, [r3, #16]
 8010234:	693b      	ldr	r3, [r7, #16]
 8010236:	0159      	lsls	r1, r3, #5
 8010238:	697b      	ldr	r3, [r7, #20]
 801023a:	440b      	add	r3, r1
 801023c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010240:	4619      	mov	r1, r3
 8010242:	4b76      	ldr	r3, [pc, #472]	; (801041c <USB_EP0StartXfer+0x2a8>)
 8010244:	4013      	ands	r3, r2
 8010246:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8010248:	68bb      	ldr	r3, [r7, #8]
 801024a:	695a      	ldr	r2, [r3, #20]
 801024c:	68bb      	ldr	r3, [r7, #8]
 801024e:	689b      	ldr	r3, [r3, #8]
 8010250:	429a      	cmp	r2, r3
 8010252:	d903      	bls.n	801025c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8010254:	68bb      	ldr	r3, [r7, #8]
 8010256:	689a      	ldr	r2, [r3, #8]
 8010258:	68bb      	ldr	r3, [r7, #8]
 801025a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801025c:	693b      	ldr	r3, [r7, #16]
 801025e:	015a      	lsls	r2, r3, #5
 8010260:	697b      	ldr	r3, [r7, #20]
 8010262:	4413      	add	r3, r2
 8010264:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010268:	691b      	ldr	r3, [r3, #16]
 801026a:	693a      	ldr	r2, [r7, #16]
 801026c:	0151      	lsls	r1, r2, #5
 801026e:	697a      	ldr	r2, [r7, #20]
 8010270:	440a      	add	r2, r1
 8010272:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010276:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801027a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801027c:	693b      	ldr	r3, [r7, #16]
 801027e:	015a      	lsls	r2, r3, #5
 8010280:	697b      	ldr	r3, [r7, #20]
 8010282:	4413      	add	r3, r2
 8010284:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010288:	691a      	ldr	r2, [r3, #16]
 801028a:	68bb      	ldr	r3, [r7, #8]
 801028c:	695b      	ldr	r3, [r3, #20]
 801028e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010292:	6939      	ldr	r1, [r7, #16]
 8010294:	0148      	lsls	r0, r1, #5
 8010296:	6979      	ldr	r1, [r7, #20]
 8010298:	4401      	add	r1, r0
 801029a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801029e:	4313      	orrs	r3, r2
 80102a0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80102a2:	79fb      	ldrb	r3, [r7, #7]
 80102a4:	2b01      	cmp	r3, #1
 80102a6:	d11e      	bne.n	80102e6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80102a8:	68bb      	ldr	r3, [r7, #8]
 80102aa:	691b      	ldr	r3, [r3, #16]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d009      	beq.n	80102c4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80102b0:	693b      	ldr	r3, [r7, #16]
 80102b2:	015a      	lsls	r2, r3, #5
 80102b4:	697b      	ldr	r3, [r7, #20]
 80102b6:	4413      	add	r3, r2
 80102b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80102bc:	461a      	mov	r2, r3
 80102be:	68bb      	ldr	r3, [r7, #8]
 80102c0:	691b      	ldr	r3, [r3, #16]
 80102c2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80102c4:	693b      	ldr	r3, [r7, #16]
 80102c6:	015a      	lsls	r2, r3, #5
 80102c8:	697b      	ldr	r3, [r7, #20]
 80102ca:	4413      	add	r3, r2
 80102cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	693a      	ldr	r2, [r7, #16]
 80102d4:	0151      	lsls	r1, r2, #5
 80102d6:	697a      	ldr	r2, [r7, #20]
 80102d8:	440a      	add	r2, r1
 80102da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80102de:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80102e2:	6013      	str	r3, [r2, #0]
 80102e4:	e092      	b.n	801040c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80102e6:	693b      	ldr	r3, [r7, #16]
 80102e8:	015a      	lsls	r2, r3, #5
 80102ea:	697b      	ldr	r3, [r7, #20]
 80102ec:	4413      	add	r3, r2
 80102ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	693a      	ldr	r2, [r7, #16]
 80102f6:	0151      	lsls	r1, r2, #5
 80102f8:	697a      	ldr	r2, [r7, #20]
 80102fa:	440a      	add	r2, r1
 80102fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010300:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010304:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8010306:	68bb      	ldr	r3, [r7, #8]
 8010308:	695b      	ldr	r3, [r3, #20]
 801030a:	2b00      	cmp	r3, #0
 801030c:	d07e      	beq.n	801040c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801030e:	697b      	ldr	r3, [r7, #20]
 8010310:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010314:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010316:	68bb      	ldr	r3, [r7, #8]
 8010318:	781b      	ldrb	r3, [r3, #0]
 801031a:	f003 030f 	and.w	r3, r3, #15
 801031e:	2101      	movs	r1, #1
 8010320:	fa01 f303 	lsl.w	r3, r1, r3
 8010324:	6979      	ldr	r1, [r7, #20]
 8010326:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801032a:	4313      	orrs	r3, r2
 801032c:	634b      	str	r3, [r1, #52]	; 0x34
 801032e:	e06d      	b.n	801040c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8010330:	693b      	ldr	r3, [r7, #16]
 8010332:	015a      	lsls	r2, r3, #5
 8010334:	697b      	ldr	r3, [r7, #20]
 8010336:	4413      	add	r3, r2
 8010338:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801033c:	691a      	ldr	r2, [r3, #16]
 801033e:	693b      	ldr	r3, [r7, #16]
 8010340:	0159      	lsls	r1, r3, #5
 8010342:	697b      	ldr	r3, [r7, #20]
 8010344:	440b      	add	r3, r1
 8010346:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801034a:	4619      	mov	r1, r3
 801034c:	4b34      	ldr	r3, [pc, #208]	; (8010420 <USB_EP0StartXfer+0x2ac>)
 801034e:	4013      	ands	r3, r2
 8010350:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8010352:	693b      	ldr	r3, [r7, #16]
 8010354:	015a      	lsls	r2, r3, #5
 8010356:	697b      	ldr	r3, [r7, #20]
 8010358:	4413      	add	r3, r2
 801035a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801035e:	691a      	ldr	r2, [r3, #16]
 8010360:	693b      	ldr	r3, [r7, #16]
 8010362:	0159      	lsls	r1, r3, #5
 8010364:	697b      	ldr	r3, [r7, #20]
 8010366:	440b      	add	r3, r1
 8010368:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801036c:	4619      	mov	r1, r3
 801036e:	4b2b      	ldr	r3, [pc, #172]	; (801041c <USB_EP0StartXfer+0x2a8>)
 8010370:	4013      	ands	r3, r2
 8010372:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 8010374:	68bb      	ldr	r3, [r7, #8]
 8010376:	695b      	ldr	r3, [r3, #20]
 8010378:	2b00      	cmp	r3, #0
 801037a:	d003      	beq.n	8010384 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 801037c:	68bb      	ldr	r3, [r7, #8]
 801037e:	689a      	ldr	r2, [r3, #8]
 8010380:	68bb      	ldr	r3, [r7, #8]
 8010382:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010384:	693b      	ldr	r3, [r7, #16]
 8010386:	015a      	lsls	r2, r3, #5
 8010388:	697b      	ldr	r3, [r7, #20]
 801038a:	4413      	add	r3, r2
 801038c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010390:	691b      	ldr	r3, [r3, #16]
 8010392:	693a      	ldr	r2, [r7, #16]
 8010394:	0151      	lsls	r1, r2, #5
 8010396:	697a      	ldr	r2, [r7, #20]
 8010398:	440a      	add	r2, r1
 801039a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801039e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80103a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80103a4:	693b      	ldr	r3, [r7, #16]
 80103a6:	015a      	lsls	r2, r3, #5
 80103a8:	697b      	ldr	r3, [r7, #20]
 80103aa:	4413      	add	r3, r2
 80103ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80103b0:	691a      	ldr	r2, [r3, #16]
 80103b2:	68bb      	ldr	r3, [r7, #8]
 80103b4:	689b      	ldr	r3, [r3, #8]
 80103b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80103ba:	6939      	ldr	r1, [r7, #16]
 80103bc:	0148      	lsls	r0, r1, #5
 80103be:	6979      	ldr	r1, [r7, #20]
 80103c0:	4401      	add	r1, r0
 80103c2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80103c6:	4313      	orrs	r3, r2
 80103c8:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80103ca:	79fb      	ldrb	r3, [r7, #7]
 80103cc:	2b01      	cmp	r3, #1
 80103ce:	d10d      	bne.n	80103ec <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80103d0:	68bb      	ldr	r3, [r7, #8]
 80103d2:	68db      	ldr	r3, [r3, #12]
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d009      	beq.n	80103ec <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80103d8:	68bb      	ldr	r3, [r7, #8]
 80103da:	68d9      	ldr	r1, [r3, #12]
 80103dc:	693b      	ldr	r3, [r7, #16]
 80103de:	015a      	lsls	r2, r3, #5
 80103e0:	697b      	ldr	r3, [r7, #20]
 80103e2:	4413      	add	r3, r2
 80103e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80103e8:	460a      	mov	r2, r1
 80103ea:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80103ec:	693b      	ldr	r3, [r7, #16]
 80103ee:	015a      	lsls	r2, r3, #5
 80103f0:	697b      	ldr	r3, [r7, #20]
 80103f2:	4413      	add	r3, r2
 80103f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80103f8:	681b      	ldr	r3, [r3, #0]
 80103fa:	693a      	ldr	r2, [r7, #16]
 80103fc:	0151      	lsls	r1, r2, #5
 80103fe:	697a      	ldr	r2, [r7, #20]
 8010400:	440a      	add	r2, r1
 8010402:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010406:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801040a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801040c:	2300      	movs	r3, #0
}
 801040e:	4618      	mov	r0, r3
 8010410:	371c      	adds	r7, #28
 8010412:	46bd      	mov	sp, r7
 8010414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010418:	4770      	bx	lr
 801041a:	bf00      	nop
 801041c:	e007ffff 	.word	0xe007ffff
 8010420:	fff80000 	.word	0xfff80000

08010424 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8010424:	b480      	push	{r7}
 8010426:	b089      	sub	sp, #36	; 0x24
 8010428:	af00      	add	r7, sp, #0
 801042a:	60f8      	str	r0, [r7, #12]
 801042c:	60b9      	str	r1, [r7, #8]
 801042e:	4611      	mov	r1, r2
 8010430:	461a      	mov	r2, r3
 8010432:	460b      	mov	r3, r1
 8010434:	71fb      	strb	r3, [r7, #7]
 8010436:	4613      	mov	r3, r2
 8010438:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801043a:	68fb      	ldr	r3, [r7, #12]
 801043c:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 801043e:	68bb      	ldr	r3, [r7, #8]
 8010440:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8010442:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8010446:	2b00      	cmp	r3, #0
 8010448:	d11a      	bne.n	8010480 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 801044a:	88bb      	ldrh	r3, [r7, #4]
 801044c:	3303      	adds	r3, #3
 801044e:	089b      	lsrs	r3, r3, #2
 8010450:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8010452:	2300      	movs	r3, #0
 8010454:	61bb      	str	r3, [r7, #24]
 8010456:	e00f      	b.n	8010478 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8010458:	79fb      	ldrb	r3, [r7, #7]
 801045a:	031a      	lsls	r2, r3, #12
 801045c:	697b      	ldr	r3, [r7, #20]
 801045e:	4413      	add	r3, r2
 8010460:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010464:	461a      	mov	r2, r3
 8010466:	69fb      	ldr	r3, [r7, #28]
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	6013      	str	r3, [r2, #0]
      pSrc++;
 801046c:	69fb      	ldr	r3, [r7, #28]
 801046e:	3304      	adds	r3, #4
 8010470:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8010472:	69bb      	ldr	r3, [r7, #24]
 8010474:	3301      	adds	r3, #1
 8010476:	61bb      	str	r3, [r7, #24]
 8010478:	69ba      	ldr	r2, [r7, #24]
 801047a:	693b      	ldr	r3, [r7, #16]
 801047c:	429a      	cmp	r2, r3
 801047e:	d3eb      	bcc.n	8010458 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8010480:	2300      	movs	r3, #0
}
 8010482:	4618      	mov	r0, r3
 8010484:	3724      	adds	r7, #36	; 0x24
 8010486:	46bd      	mov	sp, r7
 8010488:	f85d 7b04 	ldr.w	r7, [sp], #4
 801048c:	4770      	bx	lr

0801048e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 801048e:	b480      	push	{r7}
 8010490:	b089      	sub	sp, #36	; 0x24
 8010492:	af00      	add	r7, sp, #0
 8010494:	60f8      	str	r0, [r7, #12]
 8010496:	60b9      	str	r1, [r7, #8]
 8010498:	4613      	mov	r3, r2
 801049a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80104a0:	68bb      	ldr	r3, [r7, #8]
 80104a2:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80104a4:	88fb      	ldrh	r3, [r7, #6]
 80104a6:	3303      	adds	r3, #3
 80104a8:	089b      	lsrs	r3, r3, #2
 80104aa:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80104ac:	2300      	movs	r3, #0
 80104ae:	61bb      	str	r3, [r7, #24]
 80104b0:	e00b      	b.n	80104ca <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80104b2:	697b      	ldr	r3, [r7, #20]
 80104b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80104b8:	681a      	ldr	r2, [r3, #0]
 80104ba:	69fb      	ldr	r3, [r7, #28]
 80104bc:	601a      	str	r2, [r3, #0]
    pDest++;
 80104be:	69fb      	ldr	r3, [r7, #28]
 80104c0:	3304      	adds	r3, #4
 80104c2:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80104c4:	69bb      	ldr	r3, [r7, #24]
 80104c6:	3301      	adds	r3, #1
 80104c8:	61bb      	str	r3, [r7, #24]
 80104ca:	69ba      	ldr	r2, [r7, #24]
 80104cc:	693b      	ldr	r3, [r7, #16]
 80104ce:	429a      	cmp	r2, r3
 80104d0:	d3ef      	bcc.n	80104b2 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80104d2:	69fb      	ldr	r3, [r7, #28]
}
 80104d4:	4618      	mov	r0, r3
 80104d6:	3724      	adds	r7, #36	; 0x24
 80104d8:	46bd      	mov	sp, r7
 80104da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104de:	4770      	bx	lr

080104e0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80104e0:	b480      	push	{r7}
 80104e2:	b085      	sub	sp, #20
 80104e4:	af00      	add	r7, sp, #0
 80104e6:	6078      	str	r0, [r7, #4]
 80104e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80104ee:	683b      	ldr	r3, [r7, #0]
 80104f0:	781b      	ldrb	r3, [r3, #0]
 80104f2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80104f4:	683b      	ldr	r3, [r7, #0]
 80104f6:	785b      	ldrb	r3, [r3, #1]
 80104f8:	2b01      	cmp	r3, #1
 80104fa:	d12c      	bne.n	8010556 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80104fc:	68bb      	ldr	r3, [r7, #8]
 80104fe:	015a      	lsls	r2, r3, #5
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	4413      	add	r3, r2
 8010504:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	2b00      	cmp	r3, #0
 801050c:	db12      	blt.n	8010534 <USB_EPSetStall+0x54>
 801050e:	68bb      	ldr	r3, [r7, #8]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d00f      	beq.n	8010534 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8010514:	68bb      	ldr	r3, [r7, #8]
 8010516:	015a      	lsls	r2, r3, #5
 8010518:	68fb      	ldr	r3, [r7, #12]
 801051a:	4413      	add	r3, r2
 801051c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	68ba      	ldr	r2, [r7, #8]
 8010524:	0151      	lsls	r1, r2, #5
 8010526:	68fa      	ldr	r2, [r7, #12]
 8010528:	440a      	add	r2, r1
 801052a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801052e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8010532:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8010534:	68bb      	ldr	r3, [r7, #8]
 8010536:	015a      	lsls	r2, r3, #5
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	4413      	add	r3, r2
 801053c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	68ba      	ldr	r2, [r7, #8]
 8010544:	0151      	lsls	r1, r2, #5
 8010546:	68fa      	ldr	r2, [r7, #12]
 8010548:	440a      	add	r2, r1
 801054a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801054e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010552:	6013      	str	r3, [r2, #0]
 8010554:	e02b      	b.n	80105ae <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8010556:	68bb      	ldr	r3, [r7, #8]
 8010558:	015a      	lsls	r2, r3, #5
 801055a:	68fb      	ldr	r3, [r7, #12]
 801055c:	4413      	add	r3, r2
 801055e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	2b00      	cmp	r3, #0
 8010566:	db12      	blt.n	801058e <USB_EPSetStall+0xae>
 8010568:	68bb      	ldr	r3, [r7, #8]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d00f      	beq.n	801058e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 801056e:	68bb      	ldr	r3, [r7, #8]
 8010570:	015a      	lsls	r2, r3, #5
 8010572:	68fb      	ldr	r3, [r7, #12]
 8010574:	4413      	add	r3, r2
 8010576:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	68ba      	ldr	r2, [r7, #8]
 801057e:	0151      	lsls	r1, r2, #5
 8010580:	68fa      	ldr	r2, [r7, #12]
 8010582:	440a      	add	r2, r1
 8010584:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010588:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801058c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 801058e:	68bb      	ldr	r3, [r7, #8]
 8010590:	015a      	lsls	r2, r3, #5
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	4413      	add	r3, r2
 8010596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801059a:	681b      	ldr	r3, [r3, #0]
 801059c:	68ba      	ldr	r2, [r7, #8]
 801059e:	0151      	lsls	r1, r2, #5
 80105a0:	68fa      	ldr	r2, [r7, #12]
 80105a2:	440a      	add	r2, r1
 80105a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80105a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80105ac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80105ae:	2300      	movs	r3, #0
}
 80105b0:	4618      	mov	r0, r3
 80105b2:	3714      	adds	r7, #20
 80105b4:	46bd      	mov	sp, r7
 80105b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105ba:	4770      	bx	lr

080105bc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80105bc:	b480      	push	{r7}
 80105be:	b085      	sub	sp, #20
 80105c0:	af00      	add	r7, sp, #0
 80105c2:	6078      	str	r0, [r7, #4]
 80105c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80105ca:	683b      	ldr	r3, [r7, #0]
 80105cc:	781b      	ldrb	r3, [r3, #0]
 80105ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80105d0:	683b      	ldr	r3, [r7, #0]
 80105d2:	785b      	ldrb	r3, [r3, #1]
 80105d4:	2b01      	cmp	r3, #1
 80105d6:	d128      	bne.n	801062a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80105d8:	68bb      	ldr	r3, [r7, #8]
 80105da:	015a      	lsls	r2, r3, #5
 80105dc:	68fb      	ldr	r3, [r7, #12]
 80105de:	4413      	add	r3, r2
 80105e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	68ba      	ldr	r2, [r7, #8]
 80105e8:	0151      	lsls	r1, r2, #5
 80105ea:	68fa      	ldr	r2, [r7, #12]
 80105ec:	440a      	add	r2, r1
 80105ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80105f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80105f6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80105f8:	683b      	ldr	r3, [r7, #0]
 80105fa:	78db      	ldrb	r3, [r3, #3]
 80105fc:	2b03      	cmp	r3, #3
 80105fe:	d003      	beq.n	8010608 <USB_EPClearStall+0x4c>
 8010600:	683b      	ldr	r3, [r7, #0]
 8010602:	78db      	ldrb	r3, [r3, #3]
 8010604:	2b02      	cmp	r3, #2
 8010606:	d138      	bne.n	801067a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010608:	68bb      	ldr	r3, [r7, #8]
 801060a:	015a      	lsls	r2, r3, #5
 801060c:	68fb      	ldr	r3, [r7, #12]
 801060e:	4413      	add	r3, r2
 8010610:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	68ba      	ldr	r2, [r7, #8]
 8010618:	0151      	lsls	r1, r2, #5
 801061a:	68fa      	ldr	r2, [r7, #12]
 801061c:	440a      	add	r2, r1
 801061e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010622:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010626:	6013      	str	r3, [r2, #0]
 8010628:	e027      	b.n	801067a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801062a:	68bb      	ldr	r3, [r7, #8]
 801062c:	015a      	lsls	r2, r3, #5
 801062e:	68fb      	ldr	r3, [r7, #12]
 8010630:	4413      	add	r3, r2
 8010632:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	68ba      	ldr	r2, [r7, #8]
 801063a:	0151      	lsls	r1, r2, #5
 801063c:	68fa      	ldr	r2, [r7, #12]
 801063e:	440a      	add	r2, r1
 8010640:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010644:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010648:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801064a:	683b      	ldr	r3, [r7, #0]
 801064c:	78db      	ldrb	r3, [r3, #3]
 801064e:	2b03      	cmp	r3, #3
 8010650:	d003      	beq.n	801065a <USB_EPClearStall+0x9e>
 8010652:	683b      	ldr	r3, [r7, #0]
 8010654:	78db      	ldrb	r3, [r3, #3]
 8010656:	2b02      	cmp	r3, #2
 8010658:	d10f      	bne.n	801067a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801065a:	68bb      	ldr	r3, [r7, #8]
 801065c:	015a      	lsls	r2, r3, #5
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	4413      	add	r3, r2
 8010662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	68ba      	ldr	r2, [r7, #8]
 801066a:	0151      	lsls	r1, r2, #5
 801066c:	68fa      	ldr	r2, [r7, #12]
 801066e:	440a      	add	r2, r1
 8010670:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010674:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010678:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801067a:	2300      	movs	r3, #0
}
 801067c:	4618      	mov	r0, r3
 801067e:	3714      	adds	r7, #20
 8010680:	46bd      	mov	sp, r7
 8010682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010686:	4770      	bx	lr

08010688 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8010688:	b480      	push	{r7}
 801068a:	b085      	sub	sp, #20
 801068c:	af00      	add	r7, sp, #0
 801068e:	6078      	str	r0, [r7, #4]
 8010690:	460b      	mov	r3, r1
 8010692:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	68fa      	ldr	r2, [r7, #12]
 80106a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80106a6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80106aa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80106b2:	681a      	ldr	r2, [r3, #0]
 80106b4:	78fb      	ldrb	r3, [r7, #3]
 80106b6:	011b      	lsls	r3, r3, #4
 80106b8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80106bc:	68f9      	ldr	r1, [r7, #12]
 80106be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80106c2:	4313      	orrs	r3, r2
 80106c4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80106c6:	2300      	movs	r3, #0
}
 80106c8:	4618      	mov	r0, r3
 80106ca:	3714      	adds	r7, #20
 80106cc:	46bd      	mov	sp, r7
 80106ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d2:	4770      	bx	lr

080106d4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80106d4:	b580      	push	{r7, lr}
 80106d6:	b084      	sub	sp, #16
 80106d8:	af00      	add	r7, sp, #0
 80106da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80106e6:	685b      	ldr	r3, [r3, #4]
 80106e8:	68fa      	ldr	r2, [r7, #12]
 80106ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80106ee:	f023 0302 	bic.w	r3, r3, #2
 80106f2:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80106f4:	2003      	movs	r0, #3
 80106f6:	f7f6 fc5b 	bl	8006fb0 <HAL_Delay>

  return HAL_OK;
 80106fa:	2300      	movs	r3, #0
}
 80106fc:	4618      	mov	r0, r3
 80106fe:	3710      	adds	r7, #16
 8010700:	46bd      	mov	sp, r7
 8010702:	bd80      	pop	{r7, pc}

08010704 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8010704:	b580      	push	{r7, lr}
 8010706:	b084      	sub	sp, #16
 8010708:	af00      	add	r7, sp, #0
 801070a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010710:	68fb      	ldr	r3, [r7, #12]
 8010712:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010716:	685b      	ldr	r3, [r3, #4]
 8010718:	68fa      	ldr	r2, [r7, #12]
 801071a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801071e:	f043 0302 	orr.w	r3, r3, #2
 8010722:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8010724:	2003      	movs	r0, #3
 8010726:	f7f6 fc43 	bl	8006fb0 <HAL_Delay>

  return HAL_OK;
 801072a:	2300      	movs	r3, #0
}
 801072c:	4618      	mov	r0, r3
 801072e:	3710      	adds	r7, #16
 8010730:	46bd      	mov	sp, r7
 8010732:	bd80      	pop	{r7, pc}

08010734 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8010734:	b480      	push	{r7}
 8010736:	b085      	sub	sp, #20
 8010738:	af00      	add	r7, sp, #0
 801073a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	695b      	ldr	r3, [r3, #20]
 8010740:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	699b      	ldr	r3, [r3, #24]
 8010746:	68fa      	ldr	r2, [r7, #12]
 8010748:	4013      	ands	r3, r2
 801074a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 801074c:	68fb      	ldr	r3, [r7, #12]
}
 801074e:	4618      	mov	r0, r3
 8010750:	3714      	adds	r7, #20
 8010752:	46bd      	mov	sp, r7
 8010754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010758:	4770      	bx	lr

0801075a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 801075a:	b480      	push	{r7}
 801075c:	b085      	sub	sp, #20
 801075e:	af00      	add	r7, sp, #0
 8010760:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010766:	68fb      	ldr	r3, [r7, #12]
 8010768:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801076c:	699b      	ldr	r3, [r3, #24]
 801076e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010776:	69db      	ldr	r3, [r3, #28]
 8010778:	68ba      	ldr	r2, [r7, #8]
 801077a:	4013      	ands	r3, r2
 801077c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 801077e:	68bb      	ldr	r3, [r7, #8]
 8010780:	0c1b      	lsrs	r3, r3, #16
}
 8010782:	4618      	mov	r0, r3
 8010784:	3714      	adds	r7, #20
 8010786:	46bd      	mov	sp, r7
 8010788:	f85d 7b04 	ldr.w	r7, [sp], #4
 801078c:	4770      	bx	lr

0801078e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 801078e:	b480      	push	{r7}
 8010790:	b085      	sub	sp, #20
 8010792:	af00      	add	r7, sp, #0
 8010794:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801079a:	68fb      	ldr	r3, [r7, #12]
 801079c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80107a0:	699b      	ldr	r3, [r3, #24]
 80107a2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80107a4:	68fb      	ldr	r3, [r7, #12]
 80107a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80107aa:	69db      	ldr	r3, [r3, #28]
 80107ac:	68ba      	ldr	r2, [r7, #8]
 80107ae:	4013      	ands	r3, r2
 80107b0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80107b2:	68bb      	ldr	r3, [r7, #8]
 80107b4:	b29b      	uxth	r3, r3
}
 80107b6:	4618      	mov	r0, r3
 80107b8:	3714      	adds	r7, #20
 80107ba:	46bd      	mov	sp, r7
 80107bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107c0:	4770      	bx	lr

080107c2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80107c2:	b480      	push	{r7}
 80107c4:	b085      	sub	sp, #20
 80107c6:	af00      	add	r7, sp, #0
 80107c8:	6078      	str	r0, [r7, #4]
 80107ca:	460b      	mov	r3, r1
 80107cc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80107d2:	78fb      	ldrb	r3, [r7, #3]
 80107d4:	015a      	lsls	r2, r3, #5
 80107d6:	68fb      	ldr	r3, [r7, #12]
 80107d8:	4413      	add	r3, r2
 80107da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80107de:	689b      	ldr	r3, [r3, #8]
 80107e0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80107e2:	68fb      	ldr	r3, [r7, #12]
 80107e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80107e8:	695b      	ldr	r3, [r3, #20]
 80107ea:	68ba      	ldr	r2, [r7, #8]
 80107ec:	4013      	ands	r3, r2
 80107ee:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80107f0:	68bb      	ldr	r3, [r7, #8]
}
 80107f2:	4618      	mov	r0, r3
 80107f4:	3714      	adds	r7, #20
 80107f6:	46bd      	mov	sp, r7
 80107f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107fc:	4770      	bx	lr

080107fe <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80107fe:	b480      	push	{r7}
 8010800:	b087      	sub	sp, #28
 8010802:	af00      	add	r7, sp, #0
 8010804:	6078      	str	r0, [r7, #4]
 8010806:	460b      	mov	r3, r1
 8010808:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 801080e:	697b      	ldr	r3, [r7, #20]
 8010810:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010814:	691b      	ldr	r3, [r3, #16]
 8010816:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8010818:	697b      	ldr	r3, [r7, #20]
 801081a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801081e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010820:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8010822:	78fb      	ldrb	r3, [r7, #3]
 8010824:	f003 030f 	and.w	r3, r3, #15
 8010828:	68fa      	ldr	r2, [r7, #12]
 801082a:	fa22 f303 	lsr.w	r3, r2, r3
 801082e:	01db      	lsls	r3, r3, #7
 8010830:	b2db      	uxtb	r3, r3
 8010832:	693a      	ldr	r2, [r7, #16]
 8010834:	4313      	orrs	r3, r2
 8010836:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8010838:	78fb      	ldrb	r3, [r7, #3]
 801083a:	015a      	lsls	r2, r3, #5
 801083c:	697b      	ldr	r3, [r7, #20]
 801083e:	4413      	add	r3, r2
 8010840:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010844:	689b      	ldr	r3, [r3, #8]
 8010846:	693a      	ldr	r2, [r7, #16]
 8010848:	4013      	ands	r3, r2
 801084a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801084c:	68bb      	ldr	r3, [r7, #8]
}
 801084e:	4618      	mov	r0, r3
 8010850:	371c      	adds	r7, #28
 8010852:	46bd      	mov	sp, r7
 8010854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010858:	4770      	bx	lr

0801085a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 801085a:	b480      	push	{r7}
 801085c:	b083      	sub	sp, #12
 801085e:	af00      	add	r7, sp, #0
 8010860:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	695b      	ldr	r3, [r3, #20]
 8010866:	f003 0301 	and.w	r3, r3, #1
}
 801086a:	4618      	mov	r0, r3
 801086c:	370c      	adds	r7, #12
 801086e:	46bd      	mov	sp, r7
 8010870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010874:	4770      	bx	lr
	...

08010878 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8010878:	b480      	push	{r7}
 801087a:	b085      	sub	sp, #20
 801087c:	af00      	add	r7, sp, #0
 801087e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801088a:	681a      	ldr	r2, [r3, #0]
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010892:	4619      	mov	r1, r3
 8010894:	4b09      	ldr	r3, [pc, #36]	; (80108bc <USB_ActivateSetup+0x44>)
 8010896:	4013      	ands	r3, r2
 8010898:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80108a0:	685b      	ldr	r3, [r3, #4]
 80108a2:	68fa      	ldr	r2, [r7, #12]
 80108a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80108a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80108ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80108ae:	2300      	movs	r3, #0
}
 80108b0:	4618      	mov	r0, r3
 80108b2:	3714      	adds	r7, #20
 80108b4:	46bd      	mov	sp, r7
 80108b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ba:	4770      	bx	lr
 80108bc:	fffff800 	.word	0xfffff800

080108c0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80108c0:	b480      	push	{r7}
 80108c2:	b087      	sub	sp, #28
 80108c4:	af00      	add	r7, sp, #0
 80108c6:	60f8      	str	r0, [r7, #12]
 80108c8:	460b      	mov	r3, r1
 80108ca:	607a      	str	r2, [r7, #4]
 80108cc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80108ce:	68fb      	ldr	r3, [r7, #12]
 80108d0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	333c      	adds	r3, #60	; 0x3c
 80108d6:	3304      	adds	r3, #4
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80108dc:	693b      	ldr	r3, [r7, #16]
 80108de:	4a26      	ldr	r2, [pc, #152]	; (8010978 <USB_EP0_OutStart+0xb8>)
 80108e0:	4293      	cmp	r3, r2
 80108e2:	d90a      	bls.n	80108fa <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80108e4:	697b      	ldr	r3, [r7, #20]
 80108e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80108f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80108f4:	d101      	bne.n	80108fa <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80108f6:	2300      	movs	r3, #0
 80108f8:	e037      	b.n	801096a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80108fa:	697b      	ldr	r3, [r7, #20]
 80108fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010900:	461a      	mov	r2, r3
 8010902:	2300      	movs	r3, #0
 8010904:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010906:	697b      	ldr	r3, [r7, #20]
 8010908:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801090c:	691b      	ldr	r3, [r3, #16]
 801090e:	697a      	ldr	r2, [r7, #20]
 8010910:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010914:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010918:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801091a:	697b      	ldr	r3, [r7, #20]
 801091c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010920:	691b      	ldr	r3, [r3, #16]
 8010922:	697a      	ldr	r2, [r7, #20]
 8010924:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010928:	f043 0318 	orr.w	r3, r3, #24
 801092c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 801092e:	697b      	ldr	r3, [r7, #20]
 8010930:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010934:	691b      	ldr	r3, [r3, #16]
 8010936:	697a      	ldr	r2, [r7, #20]
 8010938:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801093c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8010940:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8010942:	7afb      	ldrb	r3, [r7, #11]
 8010944:	2b01      	cmp	r3, #1
 8010946:	d10f      	bne.n	8010968 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8010948:	697b      	ldr	r3, [r7, #20]
 801094a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801094e:	461a      	mov	r2, r3
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8010954:	697b      	ldr	r3, [r7, #20]
 8010956:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801095a:	681b      	ldr	r3, [r3, #0]
 801095c:	697a      	ldr	r2, [r7, #20]
 801095e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010962:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8010966:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010968:	2300      	movs	r3, #0
}
 801096a:	4618      	mov	r0, r3
 801096c:	371c      	adds	r7, #28
 801096e:	46bd      	mov	sp, r7
 8010970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010974:	4770      	bx	lr
 8010976:	bf00      	nop
 8010978:	4f54300a 	.word	0x4f54300a

0801097c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 801097c:	b480      	push	{r7}
 801097e:	b085      	sub	sp, #20
 8010980:	af00      	add	r7, sp, #0
 8010982:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8010984:	2300      	movs	r3, #0
 8010986:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	3301      	adds	r3, #1
 801098c:	60fb      	str	r3, [r7, #12]
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	4a13      	ldr	r2, [pc, #76]	; (80109e0 <USB_CoreReset+0x64>)
 8010992:	4293      	cmp	r3, r2
 8010994:	d901      	bls.n	801099a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8010996:	2303      	movs	r3, #3
 8010998:	e01b      	b.n	80109d2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	691b      	ldr	r3, [r3, #16]
 801099e:	2b00      	cmp	r3, #0
 80109a0:	daf2      	bge.n	8010988 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80109a2:	2300      	movs	r3, #0
 80109a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	691b      	ldr	r3, [r3, #16]
 80109aa:	f043 0201 	orr.w	r2, r3, #1
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	3301      	adds	r3, #1
 80109b6:	60fb      	str	r3, [r7, #12]
 80109b8:	68fb      	ldr	r3, [r7, #12]
 80109ba:	4a09      	ldr	r2, [pc, #36]	; (80109e0 <USB_CoreReset+0x64>)
 80109bc:	4293      	cmp	r3, r2
 80109be:	d901      	bls.n	80109c4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80109c0:	2303      	movs	r3, #3
 80109c2:	e006      	b.n	80109d2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	691b      	ldr	r3, [r3, #16]
 80109c8:	f003 0301 	and.w	r3, r3, #1
 80109cc:	2b01      	cmp	r3, #1
 80109ce:	d0f0      	beq.n	80109b2 <USB_CoreReset+0x36>

  return HAL_OK;
 80109d0:	2300      	movs	r3, #0
}
 80109d2:	4618      	mov	r0, r3
 80109d4:	3714      	adds	r7, #20
 80109d6:	46bd      	mov	sp, r7
 80109d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109dc:	4770      	bx	lr
 80109de:	bf00      	nop
 80109e0:	00030d40 	.word	0x00030d40

080109e4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 80109e4:	b580      	push	{r7, lr}
 80109e6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80109e8:	4904      	ldr	r1, [pc, #16]	; (80109fc <MX_FATFS_Init+0x18>)
 80109ea:	4805      	ldr	r0, [pc, #20]	; (8010a00 <MX_FATFS_Init+0x1c>)
 80109ec:	f004 fdaa 	bl	8015544 <FATFS_LinkDriver>
 80109f0:	4603      	mov	r3, r0
 80109f2:	461a      	mov	r2, r3
 80109f4:	4b03      	ldr	r3, [pc, #12]	; (8010a04 <MX_FATFS_Init+0x20>)
 80109f6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 80109f8:	bf00      	nop
 80109fa:	bd80      	pop	{r7, pc}
 80109fc:	2001a950 	.word	0x2001a950
 8010a00:	0801d384 	.word	0x0801d384
 8010a04:	2001a94c 	.word	0x2001a94c

08010a08 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8010a08:	b480      	push	{r7}
 8010a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8010a0c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 8010a0e:	4618      	mov	r0, r3
 8010a10:	46bd      	mov	sp, r7
 8010a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a16:	4770      	bx	lr

08010a18 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8010a18:	b580      	push	{r7, lr}
 8010a1a:	b082      	sub	sp, #8
 8010a1c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8010a1e:	2300      	movs	r3, #0
 8010a20:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8010a22:	f000 f896 	bl	8010b52 <BSP_SD_IsDetected>
 8010a26:	4603      	mov	r3, r0
 8010a28:	2b01      	cmp	r3, #1
 8010a2a:	d001      	beq.n	8010a30 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8010a2c:	2302      	movs	r3, #2
 8010a2e:	e012      	b.n	8010a56 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8010a30:	480b      	ldr	r0, [pc, #44]	; (8010a60 <BSP_SD_Init+0x48>)
 8010a32:	f7fa f86d 	bl	800ab10 <HAL_SD_Init>
 8010a36:	4603      	mov	r3, r0
 8010a38:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8010a3a:	79fb      	ldrb	r3, [r7, #7]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d109      	bne.n	8010a54 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8010a40:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8010a44:	4806      	ldr	r0, [pc, #24]	; (8010a60 <BSP_SD_Init+0x48>)
 8010a46:	f7fa fe25 	bl	800b694 <HAL_SD_ConfigWideBusOperation>
 8010a4a:	4603      	mov	r3, r0
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d001      	beq.n	8010a54 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8010a50:	2301      	movs	r3, #1
 8010a52:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8010a54:	79fb      	ldrb	r3, [r7, #7]
}
 8010a56:	4618      	mov	r0, r3
 8010a58:	3708      	adds	r7, #8
 8010a5a:	46bd      	mov	sp, r7
 8010a5c:	bd80      	pop	{r7, pc}
 8010a5e:	bf00      	nop
 8010a60:	2000ba14 	.word	0x2000ba14

08010a64 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8010a64:	b580      	push	{r7, lr}
 8010a66:	b086      	sub	sp, #24
 8010a68:	af00      	add	r7, sp, #0
 8010a6a:	60f8      	str	r0, [r7, #12]
 8010a6c:	60b9      	str	r1, [r7, #8]
 8010a6e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010a70:	2300      	movs	r3, #0
 8010a72:	75fb      	strb	r3, [r7, #23]
  
  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	68ba      	ldr	r2, [r7, #8]
 8010a78:	68f9      	ldr	r1, [r7, #12]
 8010a7a:	4806      	ldr	r0, [pc, #24]	; (8010a94 <BSP_SD_ReadBlocks_DMA+0x30>)
 8010a7c:	f7fa f8e0 	bl	800ac40 <HAL_SD_ReadBlocks_DMA>
 8010a80:	4603      	mov	r3, r0
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d001      	beq.n	8010a8a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010a86:	2301      	movs	r3, #1
 8010a88:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 8010a8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a8c:	4618      	mov	r0, r3
 8010a8e:	3718      	adds	r7, #24
 8010a90:	46bd      	mov	sp, r7
 8010a92:	bd80      	pop	{r7, pc}
 8010a94:	2000ba14 	.word	0x2000ba14

08010a98 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write 
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8010a98:	b580      	push	{r7, lr}
 8010a9a:	b086      	sub	sp, #24
 8010a9c:	af00      	add	r7, sp, #0
 8010a9e:	60f8      	str	r0, [r7, #12]
 8010aa0:	60b9      	str	r1, [r7, #8]
 8010aa2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010aa4:	2300      	movs	r3, #0
 8010aa6:	75fb      	strb	r3, [r7, #23]
  
  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	68ba      	ldr	r2, [r7, #8]
 8010aac:	68f9      	ldr	r1, [r7, #12]
 8010aae:	4806      	ldr	r0, [pc, #24]	; (8010ac8 <BSP_SD_WriteBlocks_DMA+0x30>)
 8010ab0:	f7fa f9b2 	bl	800ae18 <HAL_SD_WriteBlocks_DMA>
 8010ab4:	4603      	mov	r3, r0
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d001      	beq.n	8010abe <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010aba:	2301      	movs	r3, #1
 8010abc:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 8010abe:	7dfb      	ldrb	r3, [r7, #23]
}
 8010ac0:	4618      	mov	r0, r3
 8010ac2:	3718      	adds	r7, #24
 8010ac4:	46bd      	mov	sp, r7
 8010ac6:	bd80      	pop	{r7, pc}
 8010ac8:	2000ba14 	.word	0x2000ba14

08010acc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8010acc:	b580      	push	{r7, lr}
 8010ace:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8010ad0:	4805      	ldr	r0, [pc, #20]	; (8010ae8 <BSP_SD_GetCardState+0x1c>)
 8010ad2:	f7fa fe5b 	bl	800b78c <HAL_SD_GetCardState>
 8010ad6:	4603      	mov	r3, r0
 8010ad8:	2b04      	cmp	r3, #4
 8010ada:	bf14      	ite	ne
 8010adc:	2301      	movne	r3, #1
 8010ade:	2300      	moveq	r3, #0
 8010ae0:	b2db      	uxtb	r3, r3
}
 8010ae2:	4618      	mov	r0, r3
 8010ae4:	bd80      	pop	{r7, pc}
 8010ae6:	bf00      	nop
 8010ae8:	2000ba14 	.word	0x2000ba14

08010aec <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8010aec:	b580      	push	{r7, lr}
 8010aee:	b082      	sub	sp, #8
 8010af0:	af00      	add	r7, sp, #0
 8010af2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8010af4:	6879      	ldr	r1, [r7, #4]
 8010af6:	4803      	ldr	r0, [pc, #12]	; (8010b04 <BSP_SD_GetCardInfo+0x18>)
 8010af8:	f7fa fda0 	bl	800b63c <HAL_SD_GetCardInfo>
}
 8010afc:	bf00      	nop
 8010afe:	3708      	adds	r7, #8
 8010b00:	46bd      	mov	sp, r7
 8010b02:	bd80      	pop	{r7, pc}
 8010b04:	2000ba14 	.word	0x2000ba14

08010b08 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8010b08:	b580      	push	{r7, lr}
 8010b0a:	b082      	sub	sp, #8
 8010b0c:	af00      	add	r7, sp, #0
 8010b0e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8010b10:	f000 f818 	bl	8010b44 <BSP_SD_AbortCallback>
}
 8010b14:	bf00      	nop
 8010b16:	3708      	adds	r7, #8
 8010b18:	46bd      	mov	sp, r7
 8010b1a:	bd80      	pop	{r7, pc}

08010b1c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010b1c:	b580      	push	{r7, lr}
 8010b1e:	b082      	sub	sp, #8
 8010b20:	af00      	add	r7, sp, #0
 8010b22:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8010b24:	f000 f9b4 	bl	8010e90 <BSP_SD_WriteCpltCallback>
}
 8010b28:	bf00      	nop
 8010b2a:	3708      	adds	r7, #8
 8010b2c:	46bd      	mov	sp, r7
 8010b2e:	bd80      	pop	{r7, pc}

08010b30 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010b30:	b580      	push	{r7, lr}
 8010b32:	b082      	sub	sp, #8
 8010b34:	af00      	add	r7, sp, #0
 8010b36:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8010b38:	f000 f9bc 	bl	8010eb4 <BSP_SD_ReadCpltCallback>
}
 8010b3c:	bf00      	nop
 8010b3e:	3708      	adds	r7, #8
 8010b40:	46bd      	mov	sp, r7
 8010b42:	bd80      	pop	{r7, pc}

08010b44 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8010b44:	b480      	push	{r7}
 8010b46:	af00      	add	r7, sp, #0

}
 8010b48:	bf00      	nop
 8010b4a:	46bd      	mov	sp, r7
 8010b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b50:	4770      	bx	lr

08010b52 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8010b52:	b580      	push	{r7, lr}
 8010b54:	b082      	sub	sp, #8
 8010b56:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8010b58:	2301      	movs	r3, #1
 8010b5a:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 8010b5c:	f000 f80c 	bl	8010b78 <BSP_PlatformIsDetected>
 8010b60:	4603      	mov	r3, r0
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d101      	bne.n	8010b6a <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8010b66:	2300      	movs	r3, #0
 8010b68:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8010b6a:	79fb      	ldrb	r3, [r7, #7]
 8010b6c:	b2db      	uxtb	r3, r3
}
 8010b6e:	4618      	mov	r0, r3
 8010b70:	3708      	adds	r7, #8
 8010b72:	46bd      	mov	sp, r7
 8010b74:	bd80      	pop	{r7, pc}
	...

08010b78 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8010b78:	b580      	push	{r7, lr}
 8010b7a:	b082      	sub	sp, #8
 8010b7c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8010b7e:	2301      	movs	r3, #1
 8010b80:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8010b82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010b86:	4806      	ldr	r0, [pc, #24]	; (8010ba0 <BSP_PlatformIsDetected+0x28>)
 8010b88:	f7f7 fd34 	bl	80085f4 <HAL_GPIO_ReadPin>
 8010b8c:	4603      	mov	r3, r0
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d001      	beq.n	8010b96 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8010b92:	2300      	movs	r3, #0
 8010b94:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
 8010b96:	79fb      	ldrb	r3, [r7, #7]
}  
 8010b98:	4618      	mov	r0, r3
 8010b9a:	3708      	adds	r7, #8
 8010b9c:	46bd      	mov	sp, r7
 8010b9e:	bd80      	pop	{r7, pc}
 8010ba0:	40020800 	.word	0x40020800

08010ba4 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8010ba4:	b580      	push	{r7, lr}
 8010ba6:	b084      	sub	sp, #16
 8010ba8:	af00      	add	r7, sp, #0
 8010baa:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripherial is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 8010bac:	f004 fdb4 	bl	8015718 <osKernelGetTickCount>
 8010bb0:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 8010bb2:	e006      	b.n	8010bc2 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010bb4:	f7ff ff8a 	bl	8010acc <BSP_SD_GetCardState>
 8010bb8:	4603      	mov	r3, r0
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d101      	bne.n	8010bc2 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8010bbe:	2300      	movs	r3, #0
 8010bc0:	e009      	b.n	8010bd6 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 8010bc2:	f004 fda9 	bl	8015718 <osKernelGetTickCount>
 8010bc6:	4602      	mov	r2, r0
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	1ad3      	subs	r3, r2, r3
 8010bcc:	687a      	ldr	r2, [r7, #4]
 8010bce:	429a      	cmp	r2, r3
 8010bd0:	d8f0      	bhi.n	8010bb4 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8010bd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010bd6:	4618      	mov	r0, r3
 8010bd8:	3710      	adds	r7, #16
 8010bda:	46bd      	mov	sp, r7
 8010bdc:	bd80      	pop	{r7, pc}
	...

08010be0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8010be0:	b580      	push	{r7, lr}
 8010be2:	b082      	sub	sp, #8
 8010be4:	af00      	add	r7, sp, #0
 8010be6:	4603      	mov	r3, r0
 8010be8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8010bea:	4b0b      	ldr	r3, [pc, #44]	; (8010c18 <SD_CheckStatus+0x38>)
 8010bec:	2201      	movs	r2, #1
 8010bee:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010bf0:	f7ff ff6c 	bl	8010acc <BSP_SD_GetCardState>
 8010bf4:	4603      	mov	r3, r0
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d107      	bne.n	8010c0a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8010bfa:	4b07      	ldr	r3, [pc, #28]	; (8010c18 <SD_CheckStatus+0x38>)
 8010bfc:	781b      	ldrb	r3, [r3, #0]
 8010bfe:	b2db      	uxtb	r3, r3
 8010c00:	f023 0301 	bic.w	r3, r3, #1
 8010c04:	b2da      	uxtb	r2, r3
 8010c06:	4b04      	ldr	r3, [pc, #16]	; (8010c18 <SD_CheckStatus+0x38>)
 8010c08:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8010c0a:	4b03      	ldr	r3, [pc, #12]	; (8010c18 <SD_CheckStatus+0x38>)
 8010c0c:	781b      	ldrb	r3, [r3, #0]
 8010c0e:	b2db      	uxtb	r3, r3
}
 8010c10:	4618      	mov	r0, r3
 8010c12:	3708      	adds	r7, #8
 8010c14:	46bd      	mov	sp, r7
 8010c16:	bd80      	pop	{r7, pc}
 8010c18:	2000008d 	.word	0x2000008d

08010c1c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8010c1c:	b580      	push	{r7, lr}
 8010c1e:	b082      	sub	sp, #8
 8010c20:	af00      	add	r7, sp, #0
 8010c22:	4603      	mov	r3, r0
 8010c24:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT; 
 8010c26:	4b1c      	ldr	r3, [pc, #112]	; (8010c98 <SD_initialize+0x7c>)
 8010c28:	2201      	movs	r2, #1
 8010c2a:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 8010c2c:	f004 fd1c 	bl	8015668 <osKernelGetState>
 8010c30:	4603      	mov	r3, r0
 8010c32:	2b02      	cmp	r3, #2
 8010c34:	d129      	bne.n	8010c8a <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8010c36:	f7ff feef 	bl	8010a18 <BSP_SD_Init>
 8010c3a:	4603      	mov	r3, r0
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d107      	bne.n	8010c50 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8010c40:	79fb      	ldrb	r3, [r7, #7]
 8010c42:	4618      	mov	r0, r3
 8010c44:	f7ff ffcc 	bl	8010be0 <SD_CheckStatus>
 8010c48:	4603      	mov	r3, r0
 8010c4a:	461a      	mov	r2, r3
 8010c4c:	4b12      	ldr	r3, [pc, #72]	; (8010c98 <SD_initialize+0x7c>)
 8010c4e:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8010c50:	4b11      	ldr	r3, [pc, #68]	; (8010c98 <SD_initialize+0x7c>)
 8010c52:	781b      	ldrb	r3, [r3, #0]
 8010c54:	b2db      	uxtb	r3, r3
 8010c56:	2b01      	cmp	r3, #1
 8010c58:	d017      	beq.n	8010c8a <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 8010c5a:	4b10      	ldr	r3, [pc, #64]	; (8010c9c <SD_initialize+0x80>)
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d107      	bne.n	8010c72 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 8010c62:	2200      	movs	r2, #0
 8010c64:	2102      	movs	r1, #2
 8010c66:	200a      	movs	r0, #10
 8010c68:	f005 f976 	bl	8015f58 <osMessageQueueNew>
 8010c6c:	4602      	mov	r2, r0
 8010c6e:	4b0b      	ldr	r3, [pc, #44]	; (8010c9c <SD_initialize+0x80>)
 8010c70:	601a      	str	r2, [r3, #0]
#endif
      }

      if (SDQueueID == NULL)
 8010c72:	4b0a      	ldr	r3, [pc, #40]	; (8010c9c <SD_initialize+0x80>)
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d107      	bne.n	8010c8a <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 8010c7a:	4b07      	ldr	r3, [pc, #28]	; (8010c98 <SD_initialize+0x7c>)
 8010c7c:	781b      	ldrb	r3, [r3, #0]
 8010c7e:	b2db      	uxtb	r3, r3
 8010c80:	f043 0301 	orr.w	r3, r3, #1
 8010c84:	b2da      	uxtb	r2, r3
 8010c86:	4b04      	ldr	r3, [pc, #16]	; (8010c98 <SD_initialize+0x7c>)
 8010c88:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8010c8a:	4b03      	ldr	r3, [pc, #12]	; (8010c98 <SD_initialize+0x7c>)
 8010c8c:	781b      	ldrb	r3, [r3, #0]
 8010c8e:	b2db      	uxtb	r3, r3
}
 8010c90:	4618      	mov	r0, r3
 8010c92:	3708      	adds	r7, #8
 8010c94:	46bd      	mov	sp, r7
 8010c96:	bd80      	pop	{r7, pc}
 8010c98:	2000008d 	.word	0x2000008d
 8010c9c:	200003b4 	.word	0x200003b4

08010ca0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8010ca0:	b580      	push	{r7, lr}
 8010ca2:	b082      	sub	sp, #8
 8010ca4:	af00      	add	r7, sp, #0
 8010ca6:	4603      	mov	r3, r0
 8010ca8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8010caa:	79fb      	ldrb	r3, [r7, #7]
 8010cac:	4618      	mov	r0, r3
 8010cae:	f7ff ff97 	bl	8010be0 <SD_CheckStatus>
 8010cb2:	4603      	mov	r3, r0
}
 8010cb4:	4618      	mov	r0, r3
 8010cb6:	3708      	adds	r7, #8
 8010cb8:	46bd      	mov	sp, r7
 8010cba:	bd80      	pop	{r7, pc}

08010cbc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
   
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8010cbc:	b580      	push	{r7, lr}
 8010cbe:	b088      	sub	sp, #32
 8010cc0:	af00      	add	r7, sp, #0
 8010cc2:	60b9      	str	r1, [r7, #8]
 8010cc4:	607a      	str	r2, [r7, #4]
 8010cc6:	603b      	str	r3, [r7, #0]
 8010cc8:	4603      	mov	r3, r0
 8010cca:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010ccc:	2301      	movs	r3, #1
 8010cce:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010cd0:	f247 5030 	movw	r0, #30000	; 0x7530
 8010cd4:	f7ff ff66 	bl	8010ba4 <SD_CheckStatusWithTimeout>
 8010cd8:	4603      	mov	r3, r0
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	da01      	bge.n	8010ce2 <SD_read+0x26>
  {
    return res;
 8010cde:	7ffb      	ldrb	r3, [r7, #31]
 8010ce0:	e02f      	b.n	8010d42 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    uint8_t ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8010ce2:	683a      	ldr	r2, [r7, #0]
 8010ce4:	6879      	ldr	r1, [r7, #4]
 8010ce6:	68b8      	ldr	r0, [r7, #8]
 8010ce8:	f7ff febc 	bl	8010a64 <BSP_SD_ReadBlocks_DMA>
 8010cec:	4603      	mov	r3, r0
 8010cee:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 8010cf0:	7fbb      	ldrb	r3, [r7, #30]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d124      	bne.n	8010d40 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 8010cf6:	4b15      	ldr	r3, [pc, #84]	; (8010d4c <SD_read+0x90>)
 8010cf8:	6818      	ldr	r0, [r3, #0]
 8010cfa:	f107 0112 	add.w	r1, r7, #18
 8010cfe:	f247 5330 	movw	r3, #30000	; 0x7530
 8010d02:	2200      	movs	r2, #0
 8010d04:	f005 fa22 	bl	801614c <osMessageQueueGet>
 8010d08:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 8010d0a:	69bb      	ldr	r3, [r7, #24]
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d117      	bne.n	8010d40 <SD_read+0x84>
 8010d10:	8a7b      	ldrh	r3, [r7, #18]
 8010d12:	2b01      	cmp	r3, #1
 8010d14:	d114      	bne.n	8010d40 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 8010d16:	f004 fcff 	bl	8015718 <osKernelGetTickCount>
 8010d1a:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 8010d1c:	e007      	b.n	8010d2e <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010d1e:	f7ff fed5 	bl	8010acc <BSP_SD_GetCardState>
 8010d22:	4603      	mov	r3, r0
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d102      	bne.n	8010d2e <SD_read+0x72>
              {
                res = RES_OK;
 8010d28:	2300      	movs	r3, #0
 8010d2a:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 8010d2c:	e008      	b.n	8010d40 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 8010d2e:	f004 fcf3 	bl	8015718 <osKernelGetTickCount>
 8010d32:	4602      	mov	r2, r0
 8010d34:	697b      	ldr	r3, [r7, #20]
 8010d36:	1ad3      	subs	r3, r2, r3
 8010d38:	f247 522f 	movw	r2, #29999	; 0x752f
 8010d3c:	4293      	cmp	r3, r2
 8010d3e:	d9ee      	bls.n	8010d1e <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 8010d40:	7ffb      	ldrb	r3, [r7, #31]
}
 8010d42:	4618      	mov	r0, r3
 8010d44:	3720      	adds	r7, #32
 8010d46:	46bd      	mov	sp, r7
 8010d48:	bd80      	pop	{r7, pc}
 8010d4a:	bf00      	nop
 8010d4c:	200003b4 	.word	0x200003b4

08010d50 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
   
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8010d50:	b580      	push	{r7, lr}
 8010d52:	b088      	sub	sp, #32
 8010d54:	af00      	add	r7, sp, #0
 8010d56:	60b9      	str	r1, [r7, #8]
 8010d58:	607a      	str	r2, [r7, #4]
 8010d5a:	603b      	str	r3, [r7, #0]
 8010d5c:	4603      	mov	r3, r0
 8010d5e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010d60:	2301      	movs	r3, #1
 8010d62:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010d64:	f247 5030 	movw	r0, #30000	; 0x7530
 8010d68:	f7ff ff1c 	bl	8010ba4 <SD_CheckStatusWithTimeout>
 8010d6c:	4603      	mov	r3, r0
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	da01      	bge.n	8010d76 <SD_write+0x26>
  {
    return res;
 8010d72:	7ffb      	ldrb	r3, [r7, #31]
 8010d74:	e02d      	b.n	8010dd2 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8010d76:	683a      	ldr	r2, [r7, #0]
 8010d78:	6879      	ldr	r1, [r7, #4]
 8010d7a:	68b8      	ldr	r0, [r7, #8]
 8010d7c:	f7ff fe8c 	bl	8010a98 <BSP_SD_WriteBlocks_DMA>
 8010d80:	4603      	mov	r3, r0
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d124      	bne.n	8010dd0 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 8010d86:	4b15      	ldr	r3, [pc, #84]	; (8010ddc <SD_write+0x8c>)
 8010d88:	6818      	ldr	r0, [r3, #0]
 8010d8a:	f107 0112 	add.w	r1, r7, #18
 8010d8e:	f247 5330 	movw	r3, #30000	; 0x7530
 8010d92:	2200      	movs	r2, #0
 8010d94:	f005 f9da 	bl	801614c <osMessageQueueGet>
 8010d98:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 8010d9a:	69bb      	ldr	r3, [r7, #24]
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d117      	bne.n	8010dd0 <SD_write+0x80>
 8010da0:	8a7b      	ldrh	r3, [r7, #18]
 8010da2:	2b02      	cmp	r3, #2
 8010da4:	d114      	bne.n	8010dd0 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 8010da6:	f004 fcb7 	bl	8015718 <osKernelGetTickCount>
 8010daa:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 8010dac:	e007      	b.n	8010dbe <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010dae:	f7ff fe8d 	bl	8010acc <BSP_SD_GetCardState>
 8010db2:	4603      	mov	r3, r0
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d102      	bne.n	8010dbe <SD_write+0x6e>
          {
            res = RES_OK;
 8010db8:	2300      	movs	r3, #0
 8010dba:	77fb      	strb	r3, [r7, #31]
            break;
 8010dbc:	e008      	b.n	8010dd0 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 8010dbe:	f004 fcab 	bl	8015718 <osKernelGetTickCount>
 8010dc2:	4602      	mov	r2, r0
 8010dc4:	697b      	ldr	r3, [r7, #20]
 8010dc6:	1ad3      	subs	r3, r2, r3
 8010dc8:	f247 522f 	movw	r2, #29999	; 0x752f
 8010dcc:	4293      	cmp	r3, r2
 8010dce:	d9ee      	bls.n	8010dae <SD_write+0x5e>
    }

  }
#endif

  return res;
 8010dd0:	7ffb      	ldrb	r3, [r7, #31]
}
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	3720      	adds	r7, #32
 8010dd6:	46bd      	mov	sp, r7
 8010dd8:	bd80      	pop	{r7, pc}
 8010dda:	bf00      	nop
 8010ddc:	200003b4 	.word	0x200003b4

08010de0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8010de0:	b580      	push	{r7, lr}
 8010de2:	b08c      	sub	sp, #48	; 0x30
 8010de4:	af00      	add	r7, sp, #0
 8010de6:	4603      	mov	r3, r0
 8010de8:	603a      	str	r2, [r7, #0]
 8010dea:	71fb      	strb	r3, [r7, #7]
 8010dec:	460b      	mov	r3, r1
 8010dee:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8010df0:	2301      	movs	r3, #1
 8010df2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8010df6:	4b25      	ldr	r3, [pc, #148]	; (8010e8c <SD_ioctl+0xac>)
 8010df8:	781b      	ldrb	r3, [r3, #0]
 8010dfa:	b2db      	uxtb	r3, r3
 8010dfc:	f003 0301 	and.w	r3, r3, #1
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	d001      	beq.n	8010e08 <SD_ioctl+0x28>
 8010e04:	2303      	movs	r3, #3
 8010e06:	e03c      	b.n	8010e82 <SD_ioctl+0xa2>

  switch (cmd)
 8010e08:	79bb      	ldrb	r3, [r7, #6]
 8010e0a:	2b03      	cmp	r3, #3
 8010e0c:	d834      	bhi.n	8010e78 <SD_ioctl+0x98>
 8010e0e:	a201      	add	r2, pc, #4	; (adr r2, 8010e14 <SD_ioctl+0x34>)
 8010e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e14:	08010e25 	.word	0x08010e25
 8010e18:	08010e2d 	.word	0x08010e2d
 8010e1c:	08010e45 	.word	0x08010e45
 8010e20:	08010e5f 	.word	0x08010e5f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8010e24:	2300      	movs	r3, #0
 8010e26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010e2a:	e028      	b.n	8010e7e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8010e2c:	f107 030c 	add.w	r3, r7, #12
 8010e30:	4618      	mov	r0, r3
 8010e32:	f7ff fe5b 	bl	8010aec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8010e36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010e38:	683b      	ldr	r3, [r7, #0]
 8010e3a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010e3c:	2300      	movs	r3, #0
 8010e3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010e42:	e01c      	b.n	8010e7e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010e44:	f107 030c 	add.w	r3, r7, #12
 8010e48:	4618      	mov	r0, r3
 8010e4a:	f7ff fe4f 	bl	8010aec <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8010e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e50:	b29a      	uxth	r2, r3
 8010e52:	683b      	ldr	r3, [r7, #0]
 8010e54:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8010e56:	2300      	movs	r3, #0
 8010e58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010e5c:	e00f      	b.n	8010e7e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010e5e:	f107 030c 	add.w	r3, r7, #12
 8010e62:	4618      	mov	r0, r3
 8010e64:	f7ff fe42 	bl	8010aec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8010e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e6a:	0a5a      	lsrs	r2, r3, #9
 8010e6c:	683b      	ldr	r3, [r7, #0]
 8010e6e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010e70:	2300      	movs	r3, #0
 8010e72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010e76:	e002      	b.n	8010e7e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8010e78:	2304      	movs	r3, #4
 8010e7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8010e7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8010e82:	4618      	mov	r0, r3
 8010e84:	3730      	adds	r7, #48	; 0x30
 8010e86:	46bd      	mov	sp, r7
 8010e88:	bd80      	pop	{r7, pc}
 8010e8a:	bf00      	nop
 8010e8c:	2000008d 	.word	0x2000008d

08010e90 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8010e90:	b580      	push	{r7, lr}
 8010e92:	b082      	sub	sp, #8
 8010e94:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 8010e96:	2302      	movs	r3, #2
 8010e98:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 8010e9a:	4b05      	ldr	r3, [pc, #20]	; (8010eb0 <BSP_SD_WriteCpltCallback+0x20>)
 8010e9c:	6818      	ldr	r0, [r3, #0]
 8010e9e:	1db9      	adds	r1, r7, #6
 8010ea0:	2300      	movs	r3, #0
 8010ea2:	2200      	movs	r2, #0
 8010ea4:	f005 f8de 	bl	8016064 <osMessageQueuePut>
#endif
}
 8010ea8:	bf00      	nop
 8010eaa:	3708      	adds	r7, #8
 8010eac:	46bd      	mov	sp, r7
 8010eae:	bd80      	pop	{r7, pc}
 8010eb0:	200003b4 	.word	0x200003b4

08010eb4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8010eb4:	b580      	push	{r7, lr}
 8010eb6:	b082      	sub	sp, #8
 8010eb8:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 8010eba:	2301      	movs	r3, #1
 8010ebc:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 8010ebe:	4b05      	ldr	r3, [pc, #20]	; (8010ed4 <BSP_SD_ReadCpltCallback+0x20>)
 8010ec0:	6818      	ldr	r0, [r3, #0]
 8010ec2:	1db9      	adds	r1, r7, #6
 8010ec4:	2300      	movs	r3, #0
 8010ec6:	2200      	movs	r2, #0
 8010ec8:	f005 f8cc 	bl	8016064 <osMessageQueuePut>
#endif
}
 8010ecc:	bf00      	nop
 8010ece:	3708      	adds	r7, #8
 8010ed0:	46bd      	mov	sp, r7
 8010ed2:	bd80      	pop	{r7, pc}
 8010ed4:	200003b4 	.word	0x200003b4

08010ed8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010ed8:	b580      	push	{r7, lr}
 8010eda:	b084      	sub	sp, #16
 8010edc:	af00      	add	r7, sp, #0
 8010ede:	6078      	str	r0, [r7, #4]
 8010ee0:	460b      	mov	r3, r1
 8010ee2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8010ee4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8010ee8:	f009 f912 	bl	801a110 <malloc>
 8010eec:	4603      	mov	r3, r0
 8010eee:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d105      	bne.n	8010f02 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	2200      	movs	r2, #0
 8010efa:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8010efe:	2302      	movs	r3, #2
 8010f00:	e066      	b.n	8010fd0 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	68fa      	ldr	r2, [r7, #12]
 8010f06:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	7c1b      	ldrb	r3, [r3, #16]
 8010f0e:	2b00      	cmp	r3, #0
 8010f10:	d119      	bne.n	8010f46 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8010f12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010f16:	2202      	movs	r2, #2
 8010f18:	2181      	movs	r1, #129	; 0x81
 8010f1a:	6878      	ldr	r0, [r7, #4]
 8010f1c:	f008 ff2b 	bl	8019d76 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	2201      	movs	r2, #1
 8010f24:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010f26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010f2a:	2202      	movs	r2, #2
 8010f2c:	2101      	movs	r1, #1
 8010f2e:	6878      	ldr	r0, [r7, #4]
 8010f30:	f008 ff21 	bl	8019d76 <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	2201      	movs	r2, #1
 8010f38:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	2210      	movs	r2, #16
 8010f40:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8010f44:	e016      	b.n	8010f74 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8010f46:	2340      	movs	r3, #64	; 0x40
 8010f48:	2202      	movs	r2, #2
 8010f4a:	2181      	movs	r1, #129	; 0x81
 8010f4c:	6878      	ldr	r0, [r7, #4]
 8010f4e:	f008 ff12 	bl	8019d76 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	2201      	movs	r2, #1
 8010f56:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010f58:	2340      	movs	r3, #64	; 0x40
 8010f5a:	2202      	movs	r2, #2
 8010f5c:	2101      	movs	r1, #1
 8010f5e:	6878      	ldr	r0, [r7, #4]
 8010f60:	f008 ff09 	bl	8019d76 <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	2201      	movs	r2, #1
 8010f68:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	2210      	movs	r2, #16
 8010f70:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8010f74:	2308      	movs	r3, #8
 8010f76:	2203      	movs	r2, #3
 8010f78:	2182      	movs	r1, #130	; 0x82
 8010f7a:	6878      	ldr	r0, [r7, #4]
 8010f7c:	f008 fefb 	bl	8019d76 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	2201      	movs	r2, #1
 8010f84:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	2200      	movs	r2, #0
 8010f96:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	2200      	movs	r2, #0
 8010f9e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	7c1b      	ldrb	r3, [r3, #16]
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d109      	bne.n	8010fbe <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010fb0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010fb4:	2101      	movs	r1, #1
 8010fb6:	6878      	ldr	r0, [r7, #4]
 8010fb8:	f008 ffcc 	bl	8019f54 <USBD_LL_PrepareReceive>
 8010fbc:	e007      	b.n	8010fce <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010fbe:	68fb      	ldr	r3, [r7, #12]
 8010fc0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010fc4:	2340      	movs	r3, #64	; 0x40
 8010fc6:	2101      	movs	r1, #1
 8010fc8:	6878      	ldr	r0, [r7, #4]
 8010fca:	f008 ffc3 	bl	8019f54 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010fce:	2300      	movs	r3, #0
}
 8010fd0:	4618      	mov	r0, r3
 8010fd2:	3710      	adds	r7, #16
 8010fd4:	46bd      	mov	sp, r7
 8010fd6:	bd80      	pop	{r7, pc}

08010fd8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010fd8:	b580      	push	{r7, lr}
 8010fda:	b084      	sub	sp, #16
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	6078      	str	r0, [r7, #4]
 8010fe0:	460b      	mov	r3, r1
 8010fe2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8010fe4:	2300      	movs	r3, #0
 8010fe6:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8010fe8:	2181      	movs	r1, #129	; 0x81
 8010fea:	6878      	ldr	r0, [r7, #4]
 8010fec:	f008 fee9 	bl	8019dc2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	2200      	movs	r2, #0
 8010ff4:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8010ff6:	2101      	movs	r1, #1
 8010ff8:	6878      	ldr	r0, [r7, #4]
 8010ffa:	f008 fee2 	bl	8019dc2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	2200      	movs	r2, #0
 8011002:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8011006:	2182      	movs	r1, #130	; 0x82
 8011008:	6878      	ldr	r0, [r7, #4]
 801100a:	f008 feda 	bl	8019dc2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	2200      	movs	r2, #0
 8011012:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	2200      	movs	r2, #0
 801101a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011024:	2b00      	cmp	r3, #0
 8011026:	d00e      	beq.n	8011046 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801102e:	685b      	ldr	r3, [r3, #4]
 8011030:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011038:	4618      	mov	r0, r3
 801103a:	f009 f871 	bl	801a120 <free>
    pdev->pClassData = NULL;
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	2200      	movs	r2, #0
 8011042:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 8011046:	7bfb      	ldrb	r3, [r7, #15]
}
 8011048:	4618      	mov	r0, r3
 801104a:	3710      	adds	r7, #16
 801104c:	46bd      	mov	sp, r7
 801104e:	bd80      	pop	{r7, pc}

08011050 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8011050:	b580      	push	{r7, lr}
 8011052:	b086      	sub	sp, #24
 8011054:	af00      	add	r7, sp, #0
 8011056:	6078      	str	r0, [r7, #4]
 8011058:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011060:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8011062:	2300      	movs	r3, #0
 8011064:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8011066:	2300      	movs	r3, #0
 8011068:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 801106a:	2300      	movs	r3, #0
 801106c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801106e:	683b      	ldr	r3, [r7, #0]
 8011070:	781b      	ldrb	r3, [r3, #0]
 8011072:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011076:	2b00      	cmp	r3, #0
 8011078:	d03a      	beq.n	80110f0 <USBD_CDC_Setup+0xa0>
 801107a:	2b20      	cmp	r3, #32
 801107c:	f040 8097 	bne.w	80111ae <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8011080:	683b      	ldr	r3, [r7, #0]
 8011082:	88db      	ldrh	r3, [r3, #6]
 8011084:	2b00      	cmp	r3, #0
 8011086:	d029      	beq.n	80110dc <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8011088:	683b      	ldr	r3, [r7, #0]
 801108a:	781b      	ldrb	r3, [r3, #0]
 801108c:	b25b      	sxtb	r3, r3
 801108e:	2b00      	cmp	r3, #0
 8011090:	da11      	bge.n	80110b6 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011098:	689b      	ldr	r3, [r3, #8]
 801109a:	683a      	ldr	r2, [r7, #0]
 801109c:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 801109e:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80110a0:	683a      	ldr	r2, [r7, #0]
 80110a2:	88d2      	ldrh	r2, [r2, #6]
 80110a4:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 80110a6:	6939      	ldr	r1, [r7, #16]
 80110a8:	683b      	ldr	r3, [r7, #0]
 80110aa:	88db      	ldrh	r3, [r3, #6]
 80110ac:	461a      	mov	r2, r3
 80110ae:	6878      	ldr	r0, [r7, #4]
 80110b0:	f001 fac7 	bl	8012642 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 80110b4:	e082      	b.n	80111bc <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 80110b6:	683b      	ldr	r3, [r7, #0]
 80110b8:	785a      	ldrb	r2, [r3, #1]
 80110ba:	693b      	ldr	r3, [r7, #16]
 80110bc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 80110c0:	683b      	ldr	r3, [r7, #0]
 80110c2:	88db      	ldrh	r3, [r3, #6]
 80110c4:	b2da      	uxtb	r2, r3
 80110c6:	693b      	ldr	r3, [r7, #16]
 80110c8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80110cc:	6939      	ldr	r1, [r7, #16]
 80110ce:	683b      	ldr	r3, [r7, #0]
 80110d0:	88db      	ldrh	r3, [r3, #6]
 80110d2:	461a      	mov	r2, r3
 80110d4:	6878      	ldr	r0, [r7, #4]
 80110d6:	f001 fae0 	bl	801269a <USBD_CtlPrepareRx>
    break;
 80110da:	e06f      	b.n	80111bc <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80110e2:	689b      	ldr	r3, [r3, #8]
 80110e4:	683a      	ldr	r2, [r7, #0]
 80110e6:	7850      	ldrb	r0, [r2, #1]
 80110e8:	2200      	movs	r2, #0
 80110ea:	6839      	ldr	r1, [r7, #0]
 80110ec:	4798      	blx	r3
    break;
 80110ee:	e065      	b.n	80111bc <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80110f0:	683b      	ldr	r3, [r7, #0]
 80110f2:	785b      	ldrb	r3, [r3, #1]
 80110f4:	2b0b      	cmp	r3, #11
 80110f6:	d84f      	bhi.n	8011198 <USBD_CDC_Setup+0x148>
 80110f8:	a201      	add	r2, pc, #4	; (adr r2, 8011100 <USBD_CDC_Setup+0xb0>)
 80110fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110fe:	bf00      	nop
 8011100:	08011131 	.word	0x08011131
 8011104:	080111a7 	.word	0x080111a7
 8011108:	08011199 	.word	0x08011199
 801110c:	08011199 	.word	0x08011199
 8011110:	08011199 	.word	0x08011199
 8011114:	08011199 	.word	0x08011199
 8011118:	08011199 	.word	0x08011199
 801111c:	08011199 	.word	0x08011199
 8011120:	08011199 	.word	0x08011199
 8011124:	08011199 	.word	0x08011199
 8011128:	08011159 	.word	0x08011159
 801112c:	08011181 	.word	0x08011181
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011136:	2b03      	cmp	r3, #3
 8011138:	d107      	bne.n	801114a <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 801113a:	f107 030c 	add.w	r3, r7, #12
 801113e:	2202      	movs	r2, #2
 8011140:	4619      	mov	r1, r3
 8011142:	6878      	ldr	r0, [r7, #4]
 8011144:	f001 fa7d 	bl	8012642 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8011148:	e030      	b.n	80111ac <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 801114a:	6839      	ldr	r1, [r7, #0]
 801114c:	6878      	ldr	r0, [r7, #4]
 801114e:	f001 fa07 	bl	8012560 <USBD_CtlError>
        ret = USBD_FAIL;
 8011152:	2303      	movs	r3, #3
 8011154:	75fb      	strb	r3, [r7, #23]
      break;
 8011156:	e029      	b.n	80111ac <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801115e:	2b03      	cmp	r3, #3
 8011160:	d107      	bne.n	8011172 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8011162:	f107 030f 	add.w	r3, r7, #15
 8011166:	2201      	movs	r2, #1
 8011168:	4619      	mov	r1, r3
 801116a:	6878      	ldr	r0, [r7, #4]
 801116c:	f001 fa69 	bl	8012642 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8011170:	e01c      	b.n	80111ac <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8011172:	6839      	ldr	r1, [r7, #0]
 8011174:	6878      	ldr	r0, [r7, #4]
 8011176:	f001 f9f3 	bl	8012560 <USBD_CtlError>
        ret = USBD_FAIL;
 801117a:	2303      	movs	r3, #3
 801117c:	75fb      	strb	r3, [r7, #23]
      break;
 801117e:	e015      	b.n	80111ac <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011186:	2b03      	cmp	r3, #3
 8011188:	d00f      	beq.n	80111aa <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 801118a:	6839      	ldr	r1, [r7, #0]
 801118c:	6878      	ldr	r0, [r7, #4]
 801118e:	f001 f9e7 	bl	8012560 <USBD_CtlError>
        ret = USBD_FAIL;
 8011192:	2303      	movs	r3, #3
 8011194:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8011196:	e008      	b.n	80111aa <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8011198:	6839      	ldr	r1, [r7, #0]
 801119a:	6878      	ldr	r0, [r7, #4]
 801119c:	f001 f9e0 	bl	8012560 <USBD_CtlError>
      ret = USBD_FAIL;
 80111a0:	2303      	movs	r3, #3
 80111a2:	75fb      	strb	r3, [r7, #23]
      break;
 80111a4:	e002      	b.n	80111ac <USBD_CDC_Setup+0x15c>
      break;
 80111a6:	bf00      	nop
 80111a8:	e008      	b.n	80111bc <USBD_CDC_Setup+0x16c>
      break;
 80111aa:	bf00      	nop
    }
    break;
 80111ac:	e006      	b.n	80111bc <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 80111ae:	6839      	ldr	r1, [r7, #0]
 80111b0:	6878      	ldr	r0, [r7, #4]
 80111b2:	f001 f9d5 	bl	8012560 <USBD_CtlError>
    ret = USBD_FAIL;
 80111b6:	2303      	movs	r3, #3
 80111b8:	75fb      	strb	r3, [r7, #23]
    break;
 80111ba:	bf00      	nop
  }

  return (uint8_t)ret;
 80111bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80111be:	4618      	mov	r0, r3
 80111c0:	3718      	adds	r7, #24
 80111c2:	46bd      	mov	sp, r7
 80111c4:	bd80      	pop	{r7, pc}
 80111c6:	bf00      	nop

080111c8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80111c8:	b580      	push	{r7, lr}
 80111ca:	b084      	sub	sp, #16
 80111cc:	af00      	add	r7, sp, #0
 80111ce:	6078      	str	r0, [r7, #4]
 80111d0:	460b      	mov	r3, r1
 80111d2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80111da:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d101      	bne.n	80111ea <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80111e6:	2303      	movs	r3, #3
 80111e8:	e049      	b.n	801127e <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80111f0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80111f2:	78fa      	ldrb	r2, [r7, #3]
 80111f4:	6879      	ldr	r1, [r7, #4]
 80111f6:	4613      	mov	r3, r2
 80111f8:	009b      	lsls	r3, r3, #2
 80111fa:	4413      	add	r3, r2
 80111fc:	009b      	lsls	r3, r3, #2
 80111fe:	440b      	add	r3, r1
 8011200:	3318      	adds	r3, #24
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	2b00      	cmp	r3, #0
 8011206:	d029      	beq.n	801125c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8011208:	78fa      	ldrb	r2, [r7, #3]
 801120a:	6879      	ldr	r1, [r7, #4]
 801120c:	4613      	mov	r3, r2
 801120e:	009b      	lsls	r3, r3, #2
 8011210:	4413      	add	r3, r2
 8011212:	009b      	lsls	r3, r3, #2
 8011214:	440b      	add	r3, r1
 8011216:	3318      	adds	r3, #24
 8011218:	681a      	ldr	r2, [r3, #0]
 801121a:	78f9      	ldrb	r1, [r7, #3]
 801121c:	68f8      	ldr	r0, [r7, #12]
 801121e:	460b      	mov	r3, r1
 8011220:	00db      	lsls	r3, r3, #3
 8011222:	1a5b      	subs	r3, r3, r1
 8011224:	009b      	lsls	r3, r3, #2
 8011226:	4403      	add	r3, r0
 8011228:	3344      	adds	r3, #68	; 0x44
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	fbb2 f1f3 	udiv	r1, r2, r3
 8011230:	fb03 f301 	mul.w	r3, r3, r1
 8011234:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8011236:	2b00      	cmp	r3, #0
 8011238:	d110      	bne.n	801125c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 801123a:	78fa      	ldrb	r2, [r7, #3]
 801123c:	6879      	ldr	r1, [r7, #4]
 801123e:	4613      	mov	r3, r2
 8011240:	009b      	lsls	r3, r3, #2
 8011242:	4413      	add	r3, r2
 8011244:	009b      	lsls	r3, r3, #2
 8011246:	440b      	add	r3, r1
 8011248:	3318      	adds	r3, #24
 801124a:	2200      	movs	r2, #0
 801124c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801124e:	78f9      	ldrb	r1, [r7, #3]
 8011250:	2300      	movs	r3, #0
 8011252:	2200      	movs	r2, #0
 8011254:	6878      	ldr	r0, [r7, #4]
 8011256:	f008 fe5c 	bl	8019f12 <USBD_LL_Transmit>
 801125a:	e00f      	b.n	801127c <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 801125c:	68bb      	ldr	r3, [r7, #8]
 801125e:	2200      	movs	r2, #0
 8011260:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801126a:	691b      	ldr	r3, [r3, #16]
 801126c:	68ba      	ldr	r2, [r7, #8]
 801126e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8011272:	68ba      	ldr	r2, [r7, #8]
 8011274:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8011278:	78fa      	ldrb	r2, [r7, #3]
 801127a:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 801127c:	2300      	movs	r3, #0
}
 801127e:	4618      	mov	r0, r3
 8011280:	3710      	adds	r7, #16
 8011282:	46bd      	mov	sp, r7
 8011284:	bd80      	pop	{r7, pc}

08011286 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011286:	b580      	push	{r7, lr}
 8011288:	b084      	sub	sp, #16
 801128a:	af00      	add	r7, sp, #0
 801128c:	6078      	str	r0, [r7, #4]
 801128e:	460b      	mov	r3, r1
 8011290:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011298:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d101      	bne.n	80112a8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80112a4:	2303      	movs	r3, #3
 80112a6:	e015      	b.n	80112d4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80112a8:	78fb      	ldrb	r3, [r7, #3]
 80112aa:	4619      	mov	r1, r3
 80112ac:	6878      	ldr	r0, [r7, #4]
 80112ae:	f008 fe72 	bl	8019f96 <USBD_LL_GetRxDataSize>
 80112b2:	4602      	mov	r2, r0
 80112b4:	68fb      	ldr	r3, [r7, #12]
 80112b6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80112c0:	68db      	ldr	r3, [r3, #12]
 80112c2:	68fa      	ldr	r2, [r7, #12]
 80112c4:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80112c8:	68fa      	ldr	r2, [r7, #12]
 80112ca:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80112ce:	4611      	mov	r1, r2
 80112d0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80112d2:	2300      	movs	r3, #0
}
 80112d4:	4618      	mov	r0, r3
 80112d6:	3710      	adds	r7, #16
 80112d8:	46bd      	mov	sp, r7
 80112da:	bd80      	pop	{r7, pc}

080112dc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80112dc:	b580      	push	{r7, lr}
 80112de:	b084      	sub	sp, #16
 80112e0:	af00      	add	r7, sp, #0
 80112e2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80112ea:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d015      	beq.n	8011322 <USBD_CDC_EP0_RxReady+0x46>
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80112fc:	2bff      	cmp	r3, #255	; 0xff
 80112fe:	d010      	beq.n	8011322 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011306:	689b      	ldr	r3, [r3, #8]
 8011308:	68fa      	ldr	r2, [r7, #12]
 801130a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 801130e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8011310:	68fa      	ldr	r2, [r7, #12]
 8011312:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8011316:	b292      	uxth	r2, r2
 8011318:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801131a:	68fb      	ldr	r3, [r7, #12]
 801131c:	22ff      	movs	r2, #255	; 0xff
 801131e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 8011322:	2300      	movs	r3, #0
}
 8011324:	4618      	mov	r0, r3
 8011326:	3710      	adds	r7, #16
 8011328:	46bd      	mov	sp, r7
 801132a:	bd80      	pop	{r7, pc}

0801132c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801132c:	b480      	push	{r7}
 801132e:	b083      	sub	sp, #12
 8011330:	af00      	add	r7, sp, #0
 8011332:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	2243      	movs	r2, #67	; 0x43
 8011338:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801133a:	4b03      	ldr	r3, [pc, #12]	; (8011348 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 801133c:	4618      	mov	r0, r3
 801133e:	370c      	adds	r7, #12
 8011340:	46bd      	mov	sp, r7
 8011342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011346:	4770      	bx	lr
 8011348:	20000118 	.word	0x20000118

0801134c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801134c:	b480      	push	{r7}
 801134e:	b083      	sub	sp, #12
 8011350:	af00      	add	r7, sp, #0
 8011352:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	2243      	movs	r2, #67	; 0x43
 8011358:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801135a:	4b03      	ldr	r3, [pc, #12]	; (8011368 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 801135c:	4618      	mov	r0, r3
 801135e:	370c      	adds	r7, #12
 8011360:	46bd      	mov	sp, r7
 8011362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011366:	4770      	bx	lr
 8011368:	200000d4 	.word	0x200000d4

0801136c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801136c:	b480      	push	{r7}
 801136e:	b083      	sub	sp, #12
 8011370:	af00      	add	r7, sp, #0
 8011372:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	2243      	movs	r2, #67	; 0x43
 8011378:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801137a:	4b03      	ldr	r3, [pc, #12]	; (8011388 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 801137c:	4618      	mov	r0, r3
 801137e:	370c      	adds	r7, #12
 8011380:	46bd      	mov	sp, r7
 8011382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011386:	4770      	bx	lr
 8011388:	2000015c 	.word	0x2000015c

0801138c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801138c:	b480      	push	{r7}
 801138e:	b083      	sub	sp, #12
 8011390:	af00      	add	r7, sp, #0
 8011392:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	220a      	movs	r2, #10
 8011398:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801139a:	4b03      	ldr	r3, [pc, #12]	; (80113a8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801139c:	4618      	mov	r0, r3
 801139e:	370c      	adds	r7, #12
 80113a0:	46bd      	mov	sp, r7
 80113a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113a6:	4770      	bx	lr
 80113a8:	20000090 	.word	0x20000090

080113ac <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80113ac:	b480      	push	{r7}
 80113ae:	b083      	sub	sp, #12
 80113b0:	af00      	add	r7, sp, #0
 80113b2:	6078      	str	r0, [r7, #4]
 80113b4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80113b6:	683b      	ldr	r3, [r7, #0]
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d101      	bne.n	80113c0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80113bc:	2303      	movs	r3, #3
 80113be:	e004      	b.n	80113ca <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	683a      	ldr	r2, [r7, #0]
 80113c4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80113c8:	2300      	movs	r3, #0
}
 80113ca:	4618      	mov	r0, r3
 80113cc:	370c      	adds	r7, #12
 80113ce:	46bd      	mov	sp, r7
 80113d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113d4:	4770      	bx	lr

080113d6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80113d6:	b480      	push	{r7}
 80113d8:	b087      	sub	sp, #28
 80113da:	af00      	add	r7, sp, #0
 80113dc:	60f8      	str	r0, [r7, #12]
 80113de:	60b9      	str	r1, [r7, #8]
 80113e0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80113e2:	68fb      	ldr	r3, [r7, #12]
 80113e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80113e8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80113ea:	697b      	ldr	r3, [r7, #20]
 80113ec:	68ba      	ldr	r2, [r7, #8]
 80113ee:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80113f2:	697b      	ldr	r3, [r7, #20]
 80113f4:	687a      	ldr	r2, [r7, #4]
 80113f6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80113fa:	2300      	movs	r3, #0
}
 80113fc:	4618      	mov	r0, r3
 80113fe:	371c      	adds	r7, #28
 8011400:	46bd      	mov	sp, r7
 8011402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011406:	4770      	bx	lr

08011408 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8011408:	b480      	push	{r7}
 801140a:	b085      	sub	sp, #20
 801140c:	af00      	add	r7, sp, #0
 801140e:	6078      	str	r0, [r7, #4]
 8011410:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011418:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 801141a:	68fb      	ldr	r3, [r7, #12]
 801141c:	683a      	ldr	r2, [r7, #0]
 801141e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8011422:	2300      	movs	r3, #0
}
 8011424:	4618      	mov	r0, r3
 8011426:	3714      	adds	r7, #20
 8011428:	46bd      	mov	sp, r7
 801142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801142e:	4770      	bx	lr

08011430 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8011430:	b580      	push	{r7, lr}
 8011432:	b084      	sub	sp, #16
 8011434:	af00      	add	r7, sp, #0
 8011436:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801143e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8011440:	2301      	movs	r3, #1
 8011442:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801144a:	2b00      	cmp	r3, #0
 801144c:	d101      	bne.n	8011452 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801144e:	2303      	movs	r3, #3
 8011450:	e01a      	b.n	8011488 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8011452:	68bb      	ldr	r3, [r7, #8]
 8011454:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011458:	2b00      	cmp	r3, #0
 801145a:	d114      	bne.n	8011486 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 801145c:	68bb      	ldr	r3, [r7, #8]
 801145e:	2201      	movs	r2, #1
 8011460:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8011464:	68bb      	ldr	r3, [r7, #8]
 8011466:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 801146e:	68bb      	ldr	r3, [r7, #8]
 8011470:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011474:	68bb      	ldr	r3, [r7, #8]
 8011476:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801147a:	2181      	movs	r1, #129	; 0x81
 801147c:	6878      	ldr	r0, [r7, #4]
 801147e:	f008 fd48 	bl	8019f12 <USBD_LL_Transmit>

    ret = USBD_OK;
 8011482:	2300      	movs	r3, #0
 8011484:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8011486:	7bfb      	ldrb	r3, [r7, #15]
}
 8011488:	4618      	mov	r0, r3
 801148a:	3710      	adds	r7, #16
 801148c:	46bd      	mov	sp, r7
 801148e:	bd80      	pop	{r7, pc}

08011490 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8011490:	b580      	push	{r7, lr}
 8011492:	b084      	sub	sp, #16
 8011494:	af00      	add	r7, sp, #0
 8011496:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801149e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d101      	bne.n	80114ae <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80114aa:	2303      	movs	r3, #3
 80114ac:	e016      	b.n	80114dc <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	7c1b      	ldrb	r3, [r3, #16]
 80114b2:	2b00      	cmp	r3, #0
 80114b4:	d109      	bne.n	80114ca <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80114bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80114c0:	2101      	movs	r1, #1
 80114c2:	6878      	ldr	r0, [r7, #4]
 80114c4:	f008 fd46 	bl	8019f54 <USBD_LL_PrepareReceive>
 80114c8:	e007      	b.n	80114da <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80114ca:	68fb      	ldr	r3, [r7, #12]
 80114cc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80114d0:	2340      	movs	r3, #64	; 0x40
 80114d2:	2101      	movs	r1, #1
 80114d4:	6878      	ldr	r0, [r7, #4]
 80114d6:	f008 fd3d 	bl	8019f54 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80114da:	2300      	movs	r3, #0
}
 80114dc:	4618      	mov	r0, r3
 80114de:	3710      	adds	r7, #16
 80114e0:	46bd      	mov	sp, r7
 80114e2:	bd80      	pop	{r7, pc}

080114e4 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80114e4:	b580      	push	{r7, lr}
 80114e6:	b086      	sub	sp, #24
 80114e8:	af00      	add	r7, sp, #0
 80114ea:	60f8      	str	r0, [r7, #12]
 80114ec:	60b9      	str	r1, [r7, #8]
 80114ee:	4613      	mov	r3, r2
 80114f0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80114f2:	68fb      	ldr	r3, [r7, #12]
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d101      	bne.n	80114fc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80114f8:	2303      	movs	r3, #3
 80114fa:	e025      	b.n	8011548 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 80114fc:	68fb      	ldr	r3, [r7, #12]
 80114fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011502:	2b00      	cmp	r3, #0
 8011504:	d003      	beq.n	801150e <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8011506:	68fb      	ldr	r3, [r7, #12]
 8011508:	2200      	movs	r2, #0
 801150a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8011514:	2b00      	cmp	r3, #0
 8011516:	d003      	beq.n	8011520 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	2200      	movs	r2, #0
 801151c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011520:	68bb      	ldr	r3, [r7, #8]
 8011522:	2b00      	cmp	r3, #0
 8011524:	d003      	beq.n	801152e <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	68ba      	ldr	r2, [r7, #8]
 801152a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	2201      	movs	r2, #1
 8011532:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8011536:	68fb      	ldr	r3, [r7, #12]
 8011538:	79fa      	ldrb	r2, [r7, #7]
 801153a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801153c:	68f8      	ldr	r0, [r7, #12]
 801153e:	f008 fbb3 	bl	8019ca8 <USBD_LL_Init>
 8011542:	4603      	mov	r3, r0
 8011544:	75fb      	strb	r3, [r7, #23]

  return ret;
 8011546:	7dfb      	ldrb	r3, [r7, #23]
}
 8011548:	4618      	mov	r0, r3
 801154a:	3718      	adds	r7, #24
 801154c:	46bd      	mov	sp, r7
 801154e:	bd80      	pop	{r7, pc}

08011550 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011550:	b580      	push	{r7, lr}
 8011552:	b084      	sub	sp, #16
 8011554:	af00      	add	r7, sp, #0
 8011556:	6078      	str	r0, [r7, #4]
 8011558:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801155a:	2300      	movs	r3, #0
 801155c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801155e:	683b      	ldr	r3, [r7, #0]
 8011560:	2b00      	cmp	r3, #0
 8011562:	d101      	bne.n	8011568 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8011564:	2303      	movs	r3, #3
 8011566:	e010      	b.n	801158a <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	683a      	ldr	r2, [r7, #0]
 801156c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011578:	f107 020e 	add.w	r2, r7, #14
 801157c:	4610      	mov	r0, r2
 801157e:	4798      	blx	r3
 8011580:	4602      	mov	r2, r0
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 8011588:	2300      	movs	r3, #0
}
 801158a:	4618      	mov	r0, r3
 801158c:	3710      	adds	r7, #16
 801158e:	46bd      	mov	sp, r7
 8011590:	bd80      	pop	{r7, pc}

08011592 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8011592:	b580      	push	{r7, lr}
 8011594:	b082      	sub	sp, #8
 8011596:	af00      	add	r7, sp, #0
 8011598:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801159a:	6878      	ldr	r0, [r7, #4]
 801159c:	f008 fbd0 	bl	8019d40 <USBD_LL_Start>
 80115a0:	4603      	mov	r3, r0
}
 80115a2:	4618      	mov	r0, r3
 80115a4:	3708      	adds	r7, #8
 80115a6:	46bd      	mov	sp, r7
 80115a8:	bd80      	pop	{r7, pc}

080115aa <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80115aa:	b480      	push	{r7}
 80115ac:	b083      	sub	sp, #12
 80115ae:	af00      	add	r7, sp, #0
 80115b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80115b2:	2300      	movs	r3, #0
}
 80115b4:	4618      	mov	r0, r3
 80115b6:	370c      	adds	r7, #12
 80115b8:	46bd      	mov	sp, r7
 80115ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115be:	4770      	bx	lr

080115c0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80115c0:	b580      	push	{r7, lr}
 80115c2:	b084      	sub	sp, #16
 80115c4:	af00      	add	r7, sp, #0
 80115c6:	6078      	str	r0, [r7, #4]
 80115c8:	460b      	mov	r3, r1
 80115ca:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80115cc:	2303      	movs	r3, #3
 80115ce:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80115d6:	2b00      	cmp	r3, #0
 80115d8:	d009      	beq.n	80115ee <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	78fa      	ldrb	r2, [r7, #3]
 80115e4:	4611      	mov	r1, r2
 80115e6:	6878      	ldr	r0, [r7, #4]
 80115e8:	4798      	blx	r3
 80115ea:	4603      	mov	r3, r0
 80115ec:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80115ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80115f0:	4618      	mov	r0, r3
 80115f2:	3710      	adds	r7, #16
 80115f4:	46bd      	mov	sp, r7
 80115f6:	bd80      	pop	{r7, pc}

080115f8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80115f8:	b580      	push	{r7, lr}
 80115fa:	b082      	sub	sp, #8
 80115fc:	af00      	add	r7, sp, #0
 80115fe:	6078      	str	r0, [r7, #4]
 8011600:	460b      	mov	r3, r1
 8011602:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801160a:	2b00      	cmp	r3, #0
 801160c:	d007      	beq.n	801161e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011614:	685b      	ldr	r3, [r3, #4]
 8011616:	78fa      	ldrb	r2, [r7, #3]
 8011618:	4611      	mov	r1, r2
 801161a:	6878      	ldr	r0, [r7, #4]
 801161c:	4798      	blx	r3
  }

  return USBD_OK;
 801161e:	2300      	movs	r3, #0
}
 8011620:	4618      	mov	r0, r3
 8011622:	3708      	adds	r7, #8
 8011624:	46bd      	mov	sp, r7
 8011626:	bd80      	pop	{r7, pc}

08011628 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8011628:	b580      	push	{r7, lr}
 801162a:	b084      	sub	sp, #16
 801162c:	af00      	add	r7, sp, #0
 801162e:	6078      	str	r0, [r7, #4]
 8011630:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011638:	6839      	ldr	r1, [r7, #0]
 801163a:	4618      	mov	r0, r3
 801163c:	f000 ff56 	bl	80124ec <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	2201      	movs	r2, #1
 8011644:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 801164e:	461a      	mov	r2, r3
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 801165c:	f003 031f 	and.w	r3, r3, #31
 8011660:	2b01      	cmp	r3, #1
 8011662:	d00e      	beq.n	8011682 <USBD_LL_SetupStage+0x5a>
 8011664:	2b01      	cmp	r3, #1
 8011666:	d302      	bcc.n	801166e <USBD_LL_SetupStage+0x46>
 8011668:	2b02      	cmp	r3, #2
 801166a:	d014      	beq.n	8011696 <USBD_LL_SetupStage+0x6e>
 801166c:	e01d      	b.n	80116aa <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011674:	4619      	mov	r1, r3
 8011676:	6878      	ldr	r0, [r7, #4]
 8011678:	f000 fa18 	bl	8011aac <USBD_StdDevReq>
 801167c:	4603      	mov	r3, r0
 801167e:	73fb      	strb	r3, [r7, #15]
      break;
 8011680:	e020      	b.n	80116c4 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011688:	4619      	mov	r1, r3
 801168a:	6878      	ldr	r0, [r7, #4]
 801168c:	f000 fa7c 	bl	8011b88 <USBD_StdItfReq>
 8011690:	4603      	mov	r3, r0
 8011692:	73fb      	strb	r3, [r7, #15]
      break;
 8011694:	e016      	b.n	80116c4 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801169c:	4619      	mov	r1, r3
 801169e:	6878      	ldr	r0, [r7, #4]
 80116a0:	f000 fab8 	bl	8011c14 <USBD_StdEPReq>
 80116a4:	4603      	mov	r3, r0
 80116a6:	73fb      	strb	r3, [r7, #15]
      break;
 80116a8:	e00c      	b.n	80116c4 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80116b0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80116b4:	b2db      	uxtb	r3, r3
 80116b6:	4619      	mov	r1, r3
 80116b8:	6878      	ldr	r0, [r7, #4]
 80116ba:	f008 fba1 	bl	8019e00 <USBD_LL_StallEP>
 80116be:	4603      	mov	r3, r0
 80116c0:	73fb      	strb	r3, [r7, #15]
      break;
 80116c2:	bf00      	nop
  }

  return ret;
 80116c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80116c6:	4618      	mov	r0, r3
 80116c8:	3710      	adds	r7, #16
 80116ca:	46bd      	mov	sp, r7
 80116cc:	bd80      	pop	{r7, pc}

080116ce <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80116ce:	b580      	push	{r7, lr}
 80116d0:	b086      	sub	sp, #24
 80116d2:	af00      	add	r7, sp, #0
 80116d4:	60f8      	str	r0, [r7, #12]
 80116d6:	460b      	mov	r3, r1
 80116d8:	607a      	str	r2, [r7, #4]
 80116da:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80116dc:	7afb      	ldrb	r3, [r7, #11]
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d137      	bne.n	8011752 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80116e8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80116f0:	2b03      	cmp	r3, #3
 80116f2:	d14a      	bne.n	801178a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80116f4:	693b      	ldr	r3, [r7, #16]
 80116f6:	689a      	ldr	r2, [r3, #8]
 80116f8:	693b      	ldr	r3, [r7, #16]
 80116fa:	68db      	ldr	r3, [r3, #12]
 80116fc:	429a      	cmp	r2, r3
 80116fe:	d913      	bls.n	8011728 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011700:	693b      	ldr	r3, [r7, #16]
 8011702:	689a      	ldr	r2, [r3, #8]
 8011704:	693b      	ldr	r3, [r7, #16]
 8011706:	68db      	ldr	r3, [r3, #12]
 8011708:	1ad2      	subs	r2, r2, r3
 801170a:	693b      	ldr	r3, [r7, #16]
 801170c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801170e:	693b      	ldr	r3, [r7, #16]
 8011710:	68da      	ldr	r2, [r3, #12]
 8011712:	693b      	ldr	r3, [r7, #16]
 8011714:	689b      	ldr	r3, [r3, #8]
 8011716:	4293      	cmp	r3, r2
 8011718:	bf28      	it	cs
 801171a:	4613      	movcs	r3, r2
 801171c:	461a      	mov	r2, r3
 801171e:	6879      	ldr	r1, [r7, #4]
 8011720:	68f8      	ldr	r0, [r7, #12]
 8011722:	f000 ffd7 	bl	80126d4 <USBD_CtlContinueRx>
 8011726:	e030      	b.n	801178a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801172e:	691b      	ldr	r3, [r3, #16]
 8011730:	2b00      	cmp	r3, #0
 8011732:	d00a      	beq.n	801174a <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8011734:	68fb      	ldr	r3, [r7, #12]
 8011736:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 801173a:	2b03      	cmp	r3, #3
 801173c:	d105      	bne.n	801174a <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 801173e:	68fb      	ldr	r3, [r7, #12]
 8011740:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011744:	691b      	ldr	r3, [r3, #16]
 8011746:	68f8      	ldr	r0, [r7, #12]
 8011748:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 801174a:	68f8      	ldr	r0, [r7, #12]
 801174c:	f000 ffd3 	bl	80126f6 <USBD_CtlSendStatus>
 8011750:	e01b      	b.n	801178a <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8011752:	68fb      	ldr	r3, [r7, #12]
 8011754:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011758:	699b      	ldr	r3, [r3, #24]
 801175a:	2b00      	cmp	r3, #0
 801175c:	d013      	beq.n	8011786 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8011764:	2b03      	cmp	r3, #3
 8011766:	d10e      	bne.n	8011786 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8011768:	68fb      	ldr	r3, [r7, #12]
 801176a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801176e:	699b      	ldr	r3, [r3, #24]
 8011770:	7afa      	ldrb	r2, [r7, #11]
 8011772:	4611      	mov	r1, r2
 8011774:	68f8      	ldr	r0, [r7, #12]
 8011776:	4798      	blx	r3
 8011778:	4603      	mov	r3, r0
 801177a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 801177c:	7dfb      	ldrb	r3, [r7, #23]
 801177e:	2b00      	cmp	r3, #0
 8011780:	d003      	beq.n	801178a <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 8011782:	7dfb      	ldrb	r3, [r7, #23]
 8011784:	e002      	b.n	801178c <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8011786:	2303      	movs	r3, #3
 8011788:	e000      	b.n	801178c <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 801178a:	2300      	movs	r3, #0
}
 801178c:	4618      	mov	r0, r3
 801178e:	3718      	adds	r7, #24
 8011790:	46bd      	mov	sp, r7
 8011792:	bd80      	pop	{r7, pc}

08011794 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8011794:	b580      	push	{r7, lr}
 8011796:	b086      	sub	sp, #24
 8011798:	af00      	add	r7, sp, #0
 801179a:	60f8      	str	r0, [r7, #12]
 801179c:	460b      	mov	r3, r1
 801179e:	607a      	str	r2, [r7, #4]
 80117a0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80117a2:	7afb      	ldrb	r3, [r7, #11]
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d16a      	bne.n	801187e <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 80117a8:	68fb      	ldr	r3, [r7, #12]
 80117aa:	3314      	adds	r3, #20
 80117ac:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80117b4:	2b02      	cmp	r3, #2
 80117b6:	d155      	bne.n	8011864 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 80117b8:	693b      	ldr	r3, [r7, #16]
 80117ba:	689a      	ldr	r2, [r3, #8]
 80117bc:	693b      	ldr	r3, [r7, #16]
 80117be:	68db      	ldr	r3, [r3, #12]
 80117c0:	429a      	cmp	r2, r3
 80117c2:	d914      	bls.n	80117ee <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80117c4:	693b      	ldr	r3, [r7, #16]
 80117c6:	689a      	ldr	r2, [r3, #8]
 80117c8:	693b      	ldr	r3, [r7, #16]
 80117ca:	68db      	ldr	r3, [r3, #12]
 80117cc:	1ad2      	subs	r2, r2, r3
 80117ce:	693b      	ldr	r3, [r7, #16]
 80117d0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80117d2:	693b      	ldr	r3, [r7, #16]
 80117d4:	689b      	ldr	r3, [r3, #8]
 80117d6:	461a      	mov	r2, r3
 80117d8:	6879      	ldr	r1, [r7, #4]
 80117da:	68f8      	ldr	r0, [r7, #12]
 80117dc:	f000 ff4c 	bl	8012678 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80117e0:	2300      	movs	r3, #0
 80117e2:	2200      	movs	r2, #0
 80117e4:	2100      	movs	r1, #0
 80117e6:	68f8      	ldr	r0, [r7, #12]
 80117e8:	f008 fbb4 	bl	8019f54 <USBD_LL_PrepareReceive>
 80117ec:	e03a      	b.n	8011864 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80117ee:	693b      	ldr	r3, [r7, #16]
 80117f0:	68da      	ldr	r2, [r3, #12]
 80117f2:	693b      	ldr	r3, [r7, #16]
 80117f4:	689b      	ldr	r3, [r3, #8]
 80117f6:	429a      	cmp	r2, r3
 80117f8:	d11c      	bne.n	8011834 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80117fa:	693b      	ldr	r3, [r7, #16]
 80117fc:	685a      	ldr	r2, [r3, #4]
 80117fe:	693b      	ldr	r3, [r7, #16]
 8011800:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8011802:	429a      	cmp	r2, r3
 8011804:	d316      	bcc.n	8011834 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8011806:	693b      	ldr	r3, [r7, #16]
 8011808:	685a      	ldr	r2, [r3, #4]
 801180a:	68fb      	ldr	r3, [r7, #12]
 801180c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011810:	429a      	cmp	r2, r3
 8011812:	d20f      	bcs.n	8011834 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8011814:	2200      	movs	r2, #0
 8011816:	2100      	movs	r1, #0
 8011818:	68f8      	ldr	r0, [r7, #12]
 801181a:	f000 ff2d 	bl	8012678 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	2200      	movs	r2, #0
 8011822:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011826:	2300      	movs	r3, #0
 8011828:	2200      	movs	r2, #0
 801182a:	2100      	movs	r1, #0
 801182c:	68f8      	ldr	r0, [r7, #12]
 801182e:	f008 fb91 	bl	8019f54 <USBD_LL_PrepareReceive>
 8011832:	e017      	b.n	8011864 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801183a:	68db      	ldr	r3, [r3, #12]
 801183c:	2b00      	cmp	r3, #0
 801183e:	d00a      	beq.n	8011856 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8011840:	68fb      	ldr	r3, [r7, #12]
 8011842:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8011846:	2b03      	cmp	r3, #3
 8011848:	d105      	bne.n	8011856 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011850:	68db      	ldr	r3, [r3, #12]
 8011852:	68f8      	ldr	r0, [r7, #12]
 8011854:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011856:	2180      	movs	r1, #128	; 0x80
 8011858:	68f8      	ldr	r0, [r7, #12]
 801185a:	f008 fad1 	bl	8019e00 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801185e:	68f8      	ldr	r0, [r7, #12]
 8011860:	f000 ff5c 	bl	801271c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 801186a:	2b01      	cmp	r3, #1
 801186c:	d123      	bne.n	80118b6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 801186e:	68f8      	ldr	r0, [r7, #12]
 8011870:	f7ff fe9b 	bl	80115aa <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	2200      	movs	r2, #0
 8011878:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 801187c:	e01b      	b.n	80118b6 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 801187e:	68fb      	ldr	r3, [r7, #12]
 8011880:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011884:	695b      	ldr	r3, [r3, #20]
 8011886:	2b00      	cmp	r3, #0
 8011888:	d013      	beq.n	80118b2 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8011890:	2b03      	cmp	r3, #3
 8011892:	d10e      	bne.n	80118b2 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801189a:	695b      	ldr	r3, [r3, #20]
 801189c:	7afa      	ldrb	r2, [r7, #11]
 801189e:	4611      	mov	r1, r2
 80118a0:	68f8      	ldr	r0, [r7, #12]
 80118a2:	4798      	blx	r3
 80118a4:	4603      	mov	r3, r0
 80118a6:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80118a8:	7dfb      	ldrb	r3, [r7, #23]
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	d003      	beq.n	80118b6 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 80118ae:	7dfb      	ldrb	r3, [r7, #23]
 80118b0:	e002      	b.n	80118b8 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80118b2:	2303      	movs	r3, #3
 80118b4:	e000      	b.n	80118b8 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 80118b6:	2300      	movs	r3, #0
}
 80118b8:	4618      	mov	r0, r3
 80118ba:	3718      	adds	r7, #24
 80118bc:	46bd      	mov	sp, r7
 80118be:	bd80      	pop	{r7, pc}

080118c0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80118c0:	b580      	push	{r7, lr}
 80118c2:	b082      	sub	sp, #8
 80118c4:	af00      	add	r7, sp, #0
 80118c6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	2201      	movs	r2, #1
 80118cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	2200      	movs	r2, #0
 80118d4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	2200      	movs	r2, #0
 80118dc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	2200      	movs	r2, #0
 80118e2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d009      	beq.n	8011904 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118f6:	685b      	ldr	r3, [r3, #4]
 80118f8:	687a      	ldr	r2, [r7, #4]
 80118fa:	6852      	ldr	r2, [r2, #4]
 80118fc:	b2d2      	uxtb	r2, r2
 80118fe:	4611      	mov	r1, r2
 8011900:	6878      	ldr	r0, [r7, #4]
 8011902:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011904:	2340      	movs	r3, #64	; 0x40
 8011906:	2200      	movs	r2, #0
 8011908:	2100      	movs	r1, #0
 801190a:	6878      	ldr	r0, [r7, #4]
 801190c:	f008 fa33 	bl	8019d76 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	2201      	movs	r2, #1
 8011914:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8011918:	687b      	ldr	r3, [r7, #4]
 801191a:	2240      	movs	r2, #64	; 0x40
 801191c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011920:	2340      	movs	r3, #64	; 0x40
 8011922:	2200      	movs	r2, #0
 8011924:	2180      	movs	r1, #128	; 0x80
 8011926:	6878      	ldr	r0, [r7, #4]
 8011928:	f008 fa25 	bl	8019d76 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	2201      	movs	r2, #1
 8011930:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	2240      	movs	r2, #64	; 0x40
 8011936:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8011938:	2300      	movs	r3, #0
}
 801193a:	4618      	mov	r0, r3
 801193c:	3708      	adds	r7, #8
 801193e:	46bd      	mov	sp, r7
 8011940:	bd80      	pop	{r7, pc}

08011942 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8011942:	b480      	push	{r7}
 8011944:	b083      	sub	sp, #12
 8011946:	af00      	add	r7, sp, #0
 8011948:	6078      	str	r0, [r7, #4]
 801194a:	460b      	mov	r3, r1
 801194c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	78fa      	ldrb	r2, [r7, #3]
 8011952:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8011954:	2300      	movs	r3, #0
}
 8011956:	4618      	mov	r0, r3
 8011958:	370c      	adds	r7, #12
 801195a:	46bd      	mov	sp, r7
 801195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011960:	4770      	bx	lr

08011962 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8011962:	b480      	push	{r7}
 8011964:	b083      	sub	sp, #12
 8011966:	af00      	add	r7, sp, #0
 8011968:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	2204      	movs	r2, #4
 801197a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 801197e:	2300      	movs	r3, #0
}
 8011980:	4618      	mov	r0, r3
 8011982:	370c      	adds	r7, #12
 8011984:	46bd      	mov	sp, r7
 8011986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801198a:	4770      	bx	lr

0801198c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801198c:	b480      	push	{r7}
 801198e:	b083      	sub	sp, #12
 8011990:	af00      	add	r7, sp, #0
 8011992:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801199a:	2b04      	cmp	r3, #4
 801199c:	d105      	bne.n	80119aa <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80119aa:	2300      	movs	r3, #0
}
 80119ac:	4618      	mov	r0, r3
 80119ae:	370c      	adds	r7, #12
 80119b0:	46bd      	mov	sp, r7
 80119b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119b6:	4770      	bx	lr

080119b8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80119b8:	b580      	push	{r7, lr}
 80119ba:	b082      	sub	sp, #8
 80119bc:	af00      	add	r7, sp, #0
 80119be:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80119c6:	2b03      	cmp	r3, #3
 80119c8:	d10b      	bne.n	80119e2 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119d0:	69db      	ldr	r3, [r3, #28]
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	d005      	beq.n	80119e2 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119dc:	69db      	ldr	r3, [r3, #28]
 80119de:	6878      	ldr	r0, [r7, #4]
 80119e0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80119e2:	2300      	movs	r3, #0
}
 80119e4:	4618      	mov	r0, r3
 80119e6:	3708      	adds	r7, #8
 80119e8:	46bd      	mov	sp, r7
 80119ea:	bd80      	pop	{r7, pc}

080119ec <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80119ec:	b480      	push	{r7}
 80119ee:	b083      	sub	sp, #12
 80119f0:	af00      	add	r7, sp, #0
 80119f2:	6078      	str	r0, [r7, #4]
 80119f4:	460b      	mov	r3, r1
 80119f6:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80119f8:	2300      	movs	r3, #0
}
 80119fa:	4618      	mov	r0, r3
 80119fc:	370c      	adds	r7, #12
 80119fe:	46bd      	mov	sp, r7
 8011a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a04:	4770      	bx	lr

08011a06 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8011a06:	b480      	push	{r7}
 8011a08:	b083      	sub	sp, #12
 8011a0a:	af00      	add	r7, sp, #0
 8011a0c:	6078      	str	r0, [r7, #4]
 8011a0e:	460b      	mov	r3, r1
 8011a10:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8011a12:	2300      	movs	r3, #0
}
 8011a14:	4618      	mov	r0, r3
 8011a16:	370c      	adds	r7, #12
 8011a18:	46bd      	mov	sp, r7
 8011a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a1e:	4770      	bx	lr

08011a20 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8011a20:	b480      	push	{r7}
 8011a22:	b083      	sub	sp, #12
 8011a24:	af00      	add	r7, sp, #0
 8011a26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011a28:	2300      	movs	r3, #0
}
 8011a2a:	4618      	mov	r0, r3
 8011a2c:	370c      	adds	r7, #12
 8011a2e:	46bd      	mov	sp, r7
 8011a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a34:	4770      	bx	lr

08011a36 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8011a36:	b580      	push	{r7, lr}
 8011a38:	b082      	sub	sp, #8
 8011a3a:	af00      	add	r7, sp, #0
 8011a3c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	2201      	movs	r2, #1
 8011a42:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d009      	beq.n	8011a64 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a56:	685b      	ldr	r3, [r3, #4]
 8011a58:	687a      	ldr	r2, [r7, #4]
 8011a5a:	6852      	ldr	r2, [r2, #4]
 8011a5c:	b2d2      	uxtb	r2, r2
 8011a5e:	4611      	mov	r1, r2
 8011a60:	6878      	ldr	r0, [r7, #4]
 8011a62:	4798      	blx	r3
  }

  return USBD_OK;
 8011a64:	2300      	movs	r3, #0
}
 8011a66:	4618      	mov	r0, r3
 8011a68:	3708      	adds	r7, #8
 8011a6a:	46bd      	mov	sp, r7
 8011a6c:	bd80      	pop	{r7, pc}

08011a6e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8011a6e:	b480      	push	{r7}
 8011a70:	b087      	sub	sp, #28
 8011a72:	af00      	add	r7, sp, #0
 8011a74:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8011a7a:	697b      	ldr	r3, [r7, #20]
 8011a7c:	781b      	ldrb	r3, [r3, #0]
 8011a7e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8011a80:	697b      	ldr	r3, [r7, #20]
 8011a82:	3301      	adds	r3, #1
 8011a84:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8011a86:	697b      	ldr	r3, [r7, #20]
 8011a88:	781b      	ldrb	r3, [r3, #0]
 8011a8a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8011a8c:	8a3b      	ldrh	r3, [r7, #16]
 8011a8e:	021b      	lsls	r3, r3, #8
 8011a90:	b21a      	sxth	r2, r3
 8011a92:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011a96:	4313      	orrs	r3, r2
 8011a98:	b21b      	sxth	r3, r3
 8011a9a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8011a9c:	89fb      	ldrh	r3, [r7, #14]
}
 8011a9e:	4618      	mov	r0, r3
 8011aa0:	371c      	adds	r7, #28
 8011aa2:	46bd      	mov	sp, r7
 8011aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aa8:	4770      	bx	lr
	...

08011aac <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011aac:	b580      	push	{r7, lr}
 8011aae:	b084      	sub	sp, #16
 8011ab0:	af00      	add	r7, sp, #0
 8011ab2:	6078      	str	r0, [r7, #4]
 8011ab4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011aba:	683b      	ldr	r3, [r7, #0]
 8011abc:	781b      	ldrb	r3, [r3, #0]
 8011abe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011ac2:	2b20      	cmp	r3, #32
 8011ac4:	d004      	beq.n	8011ad0 <USBD_StdDevReq+0x24>
 8011ac6:	2b40      	cmp	r3, #64	; 0x40
 8011ac8:	d002      	beq.n	8011ad0 <USBD_StdDevReq+0x24>
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d00a      	beq.n	8011ae4 <USBD_StdDevReq+0x38>
 8011ace:	e050      	b.n	8011b72 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011ad6:	689b      	ldr	r3, [r3, #8]
 8011ad8:	6839      	ldr	r1, [r7, #0]
 8011ada:	6878      	ldr	r0, [r7, #4]
 8011adc:	4798      	blx	r3
 8011ade:	4603      	mov	r3, r0
 8011ae0:	73fb      	strb	r3, [r7, #15]
    break;
 8011ae2:	e04b      	b.n	8011b7c <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8011ae4:	683b      	ldr	r3, [r7, #0]
 8011ae6:	785b      	ldrb	r3, [r3, #1]
 8011ae8:	2b09      	cmp	r3, #9
 8011aea:	d83c      	bhi.n	8011b66 <USBD_StdDevReq+0xba>
 8011aec:	a201      	add	r2, pc, #4	; (adr r2, 8011af4 <USBD_StdDevReq+0x48>)
 8011aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011af2:	bf00      	nop
 8011af4:	08011b49 	.word	0x08011b49
 8011af8:	08011b5d 	.word	0x08011b5d
 8011afc:	08011b67 	.word	0x08011b67
 8011b00:	08011b53 	.word	0x08011b53
 8011b04:	08011b67 	.word	0x08011b67
 8011b08:	08011b27 	.word	0x08011b27
 8011b0c:	08011b1d 	.word	0x08011b1d
 8011b10:	08011b67 	.word	0x08011b67
 8011b14:	08011b3f 	.word	0x08011b3f
 8011b18:	08011b31 	.word	0x08011b31
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8011b1c:	6839      	ldr	r1, [r7, #0]
 8011b1e:	6878      	ldr	r0, [r7, #4]
 8011b20:	f000 f9ce 	bl	8011ec0 <USBD_GetDescriptor>
      break;
 8011b24:	e024      	b.n	8011b70 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8011b26:	6839      	ldr	r1, [r7, #0]
 8011b28:	6878      	ldr	r0, [r7, #4]
 8011b2a:	f000 fb5d 	bl	80121e8 <USBD_SetAddress>
      break;
 8011b2e:	e01f      	b.n	8011b70 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8011b30:	6839      	ldr	r1, [r7, #0]
 8011b32:	6878      	ldr	r0, [r7, #4]
 8011b34:	f000 fb9a 	bl	801226c <USBD_SetConfig>
 8011b38:	4603      	mov	r3, r0
 8011b3a:	73fb      	strb	r3, [r7, #15]
      break;
 8011b3c:	e018      	b.n	8011b70 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8011b3e:	6839      	ldr	r1, [r7, #0]
 8011b40:	6878      	ldr	r0, [r7, #4]
 8011b42:	f000 fc37 	bl	80123b4 <USBD_GetConfig>
      break;
 8011b46:	e013      	b.n	8011b70 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8011b48:	6839      	ldr	r1, [r7, #0]
 8011b4a:	6878      	ldr	r0, [r7, #4]
 8011b4c:	f000 fc66 	bl	801241c <USBD_GetStatus>
      break;
 8011b50:	e00e      	b.n	8011b70 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8011b52:	6839      	ldr	r1, [r7, #0]
 8011b54:	6878      	ldr	r0, [r7, #4]
 8011b56:	f000 fc94 	bl	8012482 <USBD_SetFeature>
      break;
 8011b5a:	e009      	b.n	8011b70 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8011b5c:	6839      	ldr	r1, [r7, #0]
 8011b5e:	6878      	ldr	r0, [r7, #4]
 8011b60:	f000 fca3 	bl	80124aa <USBD_ClrFeature>
      break;
 8011b64:	e004      	b.n	8011b70 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8011b66:	6839      	ldr	r1, [r7, #0]
 8011b68:	6878      	ldr	r0, [r7, #4]
 8011b6a:	f000 fcf9 	bl	8012560 <USBD_CtlError>
      break;
 8011b6e:	bf00      	nop
    }
    break;
 8011b70:	e004      	b.n	8011b7c <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8011b72:	6839      	ldr	r1, [r7, #0]
 8011b74:	6878      	ldr	r0, [r7, #4]
 8011b76:	f000 fcf3 	bl	8012560 <USBD_CtlError>
    break;
 8011b7a:	bf00      	nop
  }

  return ret;
 8011b7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b7e:	4618      	mov	r0, r3
 8011b80:	3710      	adds	r7, #16
 8011b82:	46bd      	mov	sp, r7
 8011b84:	bd80      	pop	{r7, pc}
 8011b86:	bf00      	nop

08011b88 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011b88:	b580      	push	{r7, lr}
 8011b8a:	b084      	sub	sp, #16
 8011b8c:	af00      	add	r7, sp, #0
 8011b8e:	6078      	str	r0, [r7, #4]
 8011b90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011b92:	2300      	movs	r3, #0
 8011b94:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011b96:	683b      	ldr	r3, [r7, #0]
 8011b98:	781b      	ldrb	r3, [r3, #0]
 8011b9a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011b9e:	2b20      	cmp	r3, #32
 8011ba0:	d003      	beq.n	8011baa <USBD_StdItfReq+0x22>
 8011ba2:	2b40      	cmp	r3, #64	; 0x40
 8011ba4:	d001      	beq.n	8011baa <USBD_StdItfReq+0x22>
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d12a      	bne.n	8011c00 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011bb0:	3b01      	subs	r3, #1
 8011bb2:	2b02      	cmp	r3, #2
 8011bb4:	d81d      	bhi.n	8011bf2 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8011bb6:	683b      	ldr	r3, [r7, #0]
 8011bb8:	889b      	ldrh	r3, [r3, #4]
 8011bba:	b2db      	uxtb	r3, r3
 8011bbc:	2b01      	cmp	r3, #1
 8011bbe:	d813      	bhi.n	8011be8 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011bc6:	689b      	ldr	r3, [r3, #8]
 8011bc8:	6839      	ldr	r1, [r7, #0]
 8011bca:	6878      	ldr	r0, [r7, #4]
 8011bcc:	4798      	blx	r3
 8011bce:	4603      	mov	r3, r0
 8011bd0:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8011bd2:	683b      	ldr	r3, [r7, #0]
 8011bd4:	88db      	ldrh	r3, [r3, #6]
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d110      	bne.n	8011bfc <USBD_StdItfReq+0x74>
 8011bda:	7bfb      	ldrb	r3, [r7, #15]
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d10d      	bne.n	8011bfc <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8011be0:	6878      	ldr	r0, [r7, #4]
 8011be2:	f000 fd88 	bl	80126f6 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8011be6:	e009      	b.n	8011bfc <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8011be8:	6839      	ldr	r1, [r7, #0]
 8011bea:	6878      	ldr	r0, [r7, #4]
 8011bec:	f000 fcb8 	bl	8012560 <USBD_CtlError>
      break;
 8011bf0:	e004      	b.n	8011bfc <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8011bf2:	6839      	ldr	r1, [r7, #0]
 8011bf4:	6878      	ldr	r0, [r7, #4]
 8011bf6:	f000 fcb3 	bl	8012560 <USBD_CtlError>
      break;
 8011bfa:	e000      	b.n	8011bfe <USBD_StdItfReq+0x76>
      break;
 8011bfc:	bf00      	nop
    }
    break;
 8011bfe:	e004      	b.n	8011c0a <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8011c00:	6839      	ldr	r1, [r7, #0]
 8011c02:	6878      	ldr	r0, [r7, #4]
 8011c04:	f000 fcac 	bl	8012560 <USBD_CtlError>
    break;
 8011c08:	bf00      	nop
  }

  return ret;
 8011c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c0c:	4618      	mov	r0, r3
 8011c0e:	3710      	adds	r7, #16
 8011c10:	46bd      	mov	sp, r7
 8011c12:	bd80      	pop	{r7, pc}

08011c14 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011c14:	b580      	push	{r7, lr}
 8011c16:	b084      	sub	sp, #16
 8011c18:	af00      	add	r7, sp, #0
 8011c1a:	6078      	str	r0, [r7, #4]
 8011c1c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8011c1e:	2300      	movs	r3, #0
 8011c20:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8011c22:	683b      	ldr	r3, [r7, #0]
 8011c24:	889b      	ldrh	r3, [r3, #4]
 8011c26:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011c28:	683b      	ldr	r3, [r7, #0]
 8011c2a:	781b      	ldrb	r3, [r3, #0]
 8011c2c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011c30:	2b20      	cmp	r3, #32
 8011c32:	d004      	beq.n	8011c3e <USBD_StdEPReq+0x2a>
 8011c34:	2b40      	cmp	r3, #64	; 0x40
 8011c36:	d002      	beq.n	8011c3e <USBD_StdEPReq+0x2a>
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d00a      	beq.n	8011c52 <USBD_StdEPReq+0x3e>
 8011c3c:	e135      	b.n	8011eaa <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c44:	689b      	ldr	r3, [r3, #8]
 8011c46:	6839      	ldr	r1, [r7, #0]
 8011c48:	6878      	ldr	r0, [r7, #4]
 8011c4a:	4798      	blx	r3
 8011c4c:	4603      	mov	r3, r0
 8011c4e:	73fb      	strb	r3, [r7, #15]
    break;
 8011c50:	e130      	b.n	8011eb4 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8011c52:	683b      	ldr	r3, [r7, #0]
 8011c54:	785b      	ldrb	r3, [r3, #1]
 8011c56:	2b01      	cmp	r3, #1
 8011c58:	d03e      	beq.n	8011cd8 <USBD_StdEPReq+0xc4>
 8011c5a:	2b03      	cmp	r3, #3
 8011c5c:	d002      	beq.n	8011c64 <USBD_StdEPReq+0x50>
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d077      	beq.n	8011d52 <USBD_StdEPReq+0x13e>
 8011c62:	e11c      	b.n	8011e9e <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011c6a:	2b02      	cmp	r3, #2
 8011c6c:	d002      	beq.n	8011c74 <USBD_StdEPReq+0x60>
 8011c6e:	2b03      	cmp	r3, #3
 8011c70:	d015      	beq.n	8011c9e <USBD_StdEPReq+0x8a>
 8011c72:	e02b      	b.n	8011ccc <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011c74:	7bbb      	ldrb	r3, [r7, #14]
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d00c      	beq.n	8011c94 <USBD_StdEPReq+0x80>
 8011c7a:	7bbb      	ldrb	r3, [r7, #14]
 8011c7c:	2b80      	cmp	r3, #128	; 0x80
 8011c7e:	d009      	beq.n	8011c94 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8011c80:	7bbb      	ldrb	r3, [r7, #14]
 8011c82:	4619      	mov	r1, r3
 8011c84:	6878      	ldr	r0, [r7, #4]
 8011c86:	f008 f8bb 	bl	8019e00 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011c8a:	2180      	movs	r1, #128	; 0x80
 8011c8c:	6878      	ldr	r0, [r7, #4]
 8011c8e:	f008 f8b7 	bl	8019e00 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8011c92:	e020      	b.n	8011cd6 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8011c94:	6839      	ldr	r1, [r7, #0]
 8011c96:	6878      	ldr	r0, [r7, #4]
 8011c98:	f000 fc62 	bl	8012560 <USBD_CtlError>
        break;
 8011c9c:	e01b      	b.n	8011cd6 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8011c9e:	683b      	ldr	r3, [r7, #0]
 8011ca0:	885b      	ldrh	r3, [r3, #2]
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d10e      	bne.n	8011cc4 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8011ca6:	7bbb      	ldrb	r3, [r7, #14]
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d00b      	beq.n	8011cc4 <USBD_StdEPReq+0xb0>
 8011cac:	7bbb      	ldrb	r3, [r7, #14]
 8011cae:	2b80      	cmp	r3, #128	; 0x80
 8011cb0:	d008      	beq.n	8011cc4 <USBD_StdEPReq+0xb0>
 8011cb2:	683b      	ldr	r3, [r7, #0]
 8011cb4:	88db      	ldrh	r3, [r3, #6]
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	d104      	bne.n	8011cc4 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8011cba:	7bbb      	ldrb	r3, [r7, #14]
 8011cbc:	4619      	mov	r1, r3
 8011cbe:	6878      	ldr	r0, [r7, #4]
 8011cc0:	f008 f89e 	bl	8019e00 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8011cc4:	6878      	ldr	r0, [r7, #4]
 8011cc6:	f000 fd16 	bl	80126f6 <USBD_CtlSendStatus>

        break;
 8011cca:	e004      	b.n	8011cd6 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8011ccc:	6839      	ldr	r1, [r7, #0]
 8011cce:	6878      	ldr	r0, [r7, #4]
 8011cd0:	f000 fc46 	bl	8012560 <USBD_CtlError>
        break;
 8011cd4:	bf00      	nop
      }
      break;
 8011cd6:	e0e7      	b.n	8011ea8 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011cde:	2b02      	cmp	r3, #2
 8011ce0:	d002      	beq.n	8011ce8 <USBD_StdEPReq+0xd4>
 8011ce2:	2b03      	cmp	r3, #3
 8011ce4:	d015      	beq.n	8011d12 <USBD_StdEPReq+0xfe>
 8011ce6:	e02d      	b.n	8011d44 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011ce8:	7bbb      	ldrb	r3, [r7, #14]
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d00c      	beq.n	8011d08 <USBD_StdEPReq+0xf4>
 8011cee:	7bbb      	ldrb	r3, [r7, #14]
 8011cf0:	2b80      	cmp	r3, #128	; 0x80
 8011cf2:	d009      	beq.n	8011d08 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8011cf4:	7bbb      	ldrb	r3, [r7, #14]
 8011cf6:	4619      	mov	r1, r3
 8011cf8:	6878      	ldr	r0, [r7, #4]
 8011cfa:	f008 f881 	bl	8019e00 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011cfe:	2180      	movs	r1, #128	; 0x80
 8011d00:	6878      	ldr	r0, [r7, #4]
 8011d02:	f008 f87d 	bl	8019e00 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8011d06:	e023      	b.n	8011d50 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8011d08:	6839      	ldr	r1, [r7, #0]
 8011d0a:	6878      	ldr	r0, [r7, #4]
 8011d0c:	f000 fc28 	bl	8012560 <USBD_CtlError>
        break;
 8011d10:	e01e      	b.n	8011d50 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8011d12:	683b      	ldr	r3, [r7, #0]
 8011d14:	885b      	ldrh	r3, [r3, #2]
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d119      	bne.n	8011d4e <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8011d1a:	7bbb      	ldrb	r3, [r7, #14]
 8011d1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011d20:	2b00      	cmp	r3, #0
 8011d22:	d004      	beq.n	8011d2e <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011d24:	7bbb      	ldrb	r3, [r7, #14]
 8011d26:	4619      	mov	r1, r3
 8011d28:	6878      	ldr	r0, [r7, #4]
 8011d2a:	f008 f888 	bl	8019e3e <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8011d2e:	6878      	ldr	r0, [r7, #4]
 8011d30:	f000 fce1 	bl	80126f6 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d3a:	689b      	ldr	r3, [r3, #8]
 8011d3c:	6839      	ldr	r1, [r7, #0]
 8011d3e:	6878      	ldr	r0, [r7, #4]
 8011d40:	4798      	blx	r3
        }
        break;
 8011d42:	e004      	b.n	8011d4e <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 8011d44:	6839      	ldr	r1, [r7, #0]
 8011d46:	6878      	ldr	r0, [r7, #4]
 8011d48:	f000 fc0a 	bl	8012560 <USBD_CtlError>
        break;
 8011d4c:	e000      	b.n	8011d50 <USBD_StdEPReq+0x13c>
        break;
 8011d4e:	bf00      	nop
      }
      break;
 8011d50:	e0aa      	b.n	8011ea8 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011d58:	2b02      	cmp	r3, #2
 8011d5a:	d002      	beq.n	8011d62 <USBD_StdEPReq+0x14e>
 8011d5c:	2b03      	cmp	r3, #3
 8011d5e:	d032      	beq.n	8011dc6 <USBD_StdEPReq+0x1b2>
 8011d60:	e097      	b.n	8011e92 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011d62:	7bbb      	ldrb	r3, [r7, #14]
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d007      	beq.n	8011d78 <USBD_StdEPReq+0x164>
 8011d68:	7bbb      	ldrb	r3, [r7, #14]
 8011d6a:	2b80      	cmp	r3, #128	; 0x80
 8011d6c:	d004      	beq.n	8011d78 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8011d6e:	6839      	ldr	r1, [r7, #0]
 8011d70:	6878      	ldr	r0, [r7, #4]
 8011d72:	f000 fbf5 	bl	8012560 <USBD_CtlError>
          break;
 8011d76:	e091      	b.n	8011e9c <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011d78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	da0b      	bge.n	8011d98 <USBD_StdEPReq+0x184>
 8011d80:	7bbb      	ldrb	r3, [r7, #14]
 8011d82:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011d86:	4613      	mov	r3, r2
 8011d88:	009b      	lsls	r3, r3, #2
 8011d8a:	4413      	add	r3, r2
 8011d8c:	009b      	lsls	r3, r3, #2
 8011d8e:	3310      	adds	r3, #16
 8011d90:	687a      	ldr	r2, [r7, #4]
 8011d92:	4413      	add	r3, r2
 8011d94:	3304      	adds	r3, #4
 8011d96:	e00b      	b.n	8011db0 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8011d98:	7bbb      	ldrb	r3, [r7, #14]
 8011d9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011d9e:	4613      	mov	r3, r2
 8011da0:	009b      	lsls	r3, r3, #2
 8011da2:	4413      	add	r3, r2
 8011da4:	009b      	lsls	r3, r3, #2
 8011da6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011daa:	687a      	ldr	r2, [r7, #4]
 8011dac:	4413      	add	r3, r2
 8011dae:	3304      	adds	r3, #4
 8011db0:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8011db2:	68bb      	ldr	r3, [r7, #8]
 8011db4:	2200      	movs	r2, #0
 8011db6:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011db8:	68bb      	ldr	r3, [r7, #8]
 8011dba:	2202      	movs	r2, #2
 8011dbc:	4619      	mov	r1, r3
 8011dbe:	6878      	ldr	r0, [r7, #4]
 8011dc0:	f000 fc3f 	bl	8012642 <USBD_CtlSendData>
        break;
 8011dc4:	e06a      	b.n	8011e9c <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8011dc6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011dca:	2b00      	cmp	r3, #0
 8011dcc:	da11      	bge.n	8011df2 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8011dce:	7bbb      	ldrb	r3, [r7, #14]
 8011dd0:	f003 020f 	and.w	r2, r3, #15
 8011dd4:	6879      	ldr	r1, [r7, #4]
 8011dd6:	4613      	mov	r3, r2
 8011dd8:	009b      	lsls	r3, r3, #2
 8011dda:	4413      	add	r3, r2
 8011ddc:	009b      	lsls	r3, r3, #2
 8011dde:	440b      	add	r3, r1
 8011de0:	3324      	adds	r3, #36	; 0x24
 8011de2:	881b      	ldrh	r3, [r3, #0]
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d117      	bne.n	8011e18 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8011de8:	6839      	ldr	r1, [r7, #0]
 8011dea:	6878      	ldr	r0, [r7, #4]
 8011dec:	f000 fbb8 	bl	8012560 <USBD_CtlError>
            break;
 8011df0:	e054      	b.n	8011e9c <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8011df2:	7bbb      	ldrb	r3, [r7, #14]
 8011df4:	f003 020f 	and.w	r2, r3, #15
 8011df8:	6879      	ldr	r1, [r7, #4]
 8011dfa:	4613      	mov	r3, r2
 8011dfc:	009b      	lsls	r3, r3, #2
 8011dfe:	4413      	add	r3, r2
 8011e00:	009b      	lsls	r3, r3, #2
 8011e02:	440b      	add	r3, r1
 8011e04:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8011e08:	881b      	ldrh	r3, [r3, #0]
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d104      	bne.n	8011e18 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8011e0e:	6839      	ldr	r1, [r7, #0]
 8011e10:	6878      	ldr	r0, [r7, #4]
 8011e12:	f000 fba5 	bl	8012560 <USBD_CtlError>
            break;
 8011e16:	e041      	b.n	8011e9c <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011e18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011e1c:	2b00      	cmp	r3, #0
 8011e1e:	da0b      	bge.n	8011e38 <USBD_StdEPReq+0x224>
 8011e20:	7bbb      	ldrb	r3, [r7, #14]
 8011e22:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011e26:	4613      	mov	r3, r2
 8011e28:	009b      	lsls	r3, r3, #2
 8011e2a:	4413      	add	r3, r2
 8011e2c:	009b      	lsls	r3, r3, #2
 8011e2e:	3310      	adds	r3, #16
 8011e30:	687a      	ldr	r2, [r7, #4]
 8011e32:	4413      	add	r3, r2
 8011e34:	3304      	adds	r3, #4
 8011e36:	e00b      	b.n	8011e50 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8011e38:	7bbb      	ldrb	r3, [r7, #14]
 8011e3a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011e3e:	4613      	mov	r3, r2
 8011e40:	009b      	lsls	r3, r3, #2
 8011e42:	4413      	add	r3, r2
 8011e44:	009b      	lsls	r3, r3, #2
 8011e46:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011e4a:	687a      	ldr	r2, [r7, #4]
 8011e4c:	4413      	add	r3, r2
 8011e4e:	3304      	adds	r3, #4
 8011e50:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8011e52:	7bbb      	ldrb	r3, [r7, #14]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d002      	beq.n	8011e5e <USBD_StdEPReq+0x24a>
 8011e58:	7bbb      	ldrb	r3, [r7, #14]
 8011e5a:	2b80      	cmp	r3, #128	; 0x80
 8011e5c:	d103      	bne.n	8011e66 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8011e5e:	68bb      	ldr	r3, [r7, #8]
 8011e60:	2200      	movs	r2, #0
 8011e62:	601a      	str	r2, [r3, #0]
 8011e64:	e00e      	b.n	8011e84 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8011e66:	7bbb      	ldrb	r3, [r7, #14]
 8011e68:	4619      	mov	r1, r3
 8011e6a:	6878      	ldr	r0, [r7, #4]
 8011e6c:	f008 f806 	bl	8019e7c <USBD_LL_IsStallEP>
 8011e70:	4603      	mov	r3, r0
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d003      	beq.n	8011e7e <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 8011e76:	68bb      	ldr	r3, [r7, #8]
 8011e78:	2201      	movs	r2, #1
 8011e7a:	601a      	str	r2, [r3, #0]
 8011e7c:	e002      	b.n	8011e84 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8011e7e:	68bb      	ldr	r3, [r7, #8]
 8011e80:	2200      	movs	r2, #0
 8011e82:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011e84:	68bb      	ldr	r3, [r7, #8]
 8011e86:	2202      	movs	r2, #2
 8011e88:	4619      	mov	r1, r3
 8011e8a:	6878      	ldr	r0, [r7, #4]
 8011e8c:	f000 fbd9 	bl	8012642 <USBD_CtlSendData>
          break;
 8011e90:	e004      	b.n	8011e9c <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 8011e92:	6839      	ldr	r1, [r7, #0]
 8011e94:	6878      	ldr	r0, [r7, #4]
 8011e96:	f000 fb63 	bl	8012560 <USBD_CtlError>
        break;
 8011e9a:	bf00      	nop
      }
      break;
 8011e9c:	e004      	b.n	8011ea8 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8011e9e:	6839      	ldr	r1, [r7, #0]
 8011ea0:	6878      	ldr	r0, [r7, #4]
 8011ea2:	f000 fb5d 	bl	8012560 <USBD_CtlError>
      break;
 8011ea6:	bf00      	nop
    }
    break;
 8011ea8:	e004      	b.n	8011eb4 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 8011eaa:	6839      	ldr	r1, [r7, #0]
 8011eac:	6878      	ldr	r0, [r7, #4]
 8011eae:	f000 fb57 	bl	8012560 <USBD_CtlError>
    break;
 8011eb2:	bf00      	nop
  }

  return ret;
 8011eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8011eb6:	4618      	mov	r0, r3
 8011eb8:	3710      	adds	r7, #16
 8011eba:	46bd      	mov	sp, r7
 8011ebc:	bd80      	pop	{r7, pc}
	...

08011ec0 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011ec0:	b580      	push	{r7, lr}
 8011ec2:	b084      	sub	sp, #16
 8011ec4:	af00      	add	r7, sp, #0
 8011ec6:	6078      	str	r0, [r7, #4]
 8011ec8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011eca:	2300      	movs	r3, #0
 8011ecc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8011ece:	2300      	movs	r3, #0
 8011ed0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8011ed2:	2300      	movs	r3, #0
 8011ed4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8011ed6:	683b      	ldr	r3, [r7, #0]
 8011ed8:	885b      	ldrh	r3, [r3, #2]
 8011eda:	0a1b      	lsrs	r3, r3, #8
 8011edc:	b29b      	uxth	r3, r3
 8011ede:	3b01      	subs	r3, #1
 8011ee0:	2b0e      	cmp	r3, #14
 8011ee2:	f200 8152 	bhi.w	801218a <USBD_GetDescriptor+0x2ca>
 8011ee6:	a201      	add	r2, pc, #4	; (adr r2, 8011eec <USBD_GetDescriptor+0x2c>)
 8011ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011eec:	08011f5d 	.word	0x08011f5d
 8011ef0:	08011f75 	.word	0x08011f75
 8011ef4:	08011fb5 	.word	0x08011fb5
 8011ef8:	0801218b 	.word	0x0801218b
 8011efc:	0801218b 	.word	0x0801218b
 8011f00:	0801212b 	.word	0x0801212b
 8011f04:	08012157 	.word	0x08012157
 8011f08:	0801218b 	.word	0x0801218b
 8011f0c:	0801218b 	.word	0x0801218b
 8011f10:	0801218b 	.word	0x0801218b
 8011f14:	0801218b 	.word	0x0801218b
 8011f18:	0801218b 	.word	0x0801218b
 8011f1c:	0801218b 	.word	0x0801218b
 8011f20:	0801218b 	.word	0x0801218b
 8011f24:	08011f29 	.word	0x08011f29
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011f2e:	69db      	ldr	r3, [r3, #28]
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d00b      	beq.n	8011f4c <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011f3a:	69db      	ldr	r3, [r3, #28]
 8011f3c:	687a      	ldr	r2, [r7, #4]
 8011f3e:	7c12      	ldrb	r2, [r2, #16]
 8011f40:	f107 0108 	add.w	r1, r7, #8
 8011f44:	4610      	mov	r0, r2
 8011f46:	4798      	blx	r3
 8011f48:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8011f4a:	e126      	b.n	801219a <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8011f4c:	6839      	ldr	r1, [r7, #0]
 8011f4e:	6878      	ldr	r0, [r7, #4]
 8011f50:	f000 fb06 	bl	8012560 <USBD_CtlError>
      err++;
 8011f54:	7afb      	ldrb	r3, [r7, #11]
 8011f56:	3301      	adds	r3, #1
 8011f58:	72fb      	strb	r3, [r7, #11]
    break;
 8011f5a:	e11e      	b.n	801219a <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	687a      	ldr	r2, [r7, #4]
 8011f66:	7c12      	ldrb	r2, [r2, #16]
 8011f68:	f107 0108 	add.w	r1, r7, #8
 8011f6c:	4610      	mov	r0, r2
 8011f6e:	4798      	blx	r3
 8011f70:	60f8      	str	r0, [r7, #12]
    break;
 8011f72:	e112      	b.n	801219a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	7c1b      	ldrb	r3, [r3, #16]
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d10d      	bne.n	8011f98 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011f84:	f107 0208 	add.w	r2, r7, #8
 8011f88:	4610      	mov	r0, r2
 8011f8a:	4798      	blx	r3
 8011f8c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011f8e:	68fb      	ldr	r3, [r7, #12]
 8011f90:	3301      	adds	r3, #1
 8011f92:	2202      	movs	r2, #2
 8011f94:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8011f96:	e100      	b.n	801219a <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011fa0:	f107 0208 	add.w	r2, r7, #8
 8011fa4:	4610      	mov	r0, r2
 8011fa6:	4798      	blx	r3
 8011fa8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011faa:	68fb      	ldr	r3, [r7, #12]
 8011fac:	3301      	adds	r3, #1
 8011fae:	2202      	movs	r2, #2
 8011fb0:	701a      	strb	r2, [r3, #0]
    break;
 8011fb2:	e0f2      	b.n	801219a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8011fb4:	683b      	ldr	r3, [r7, #0]
 8011fb6:	885b      	ldrh	r3, [r3, #2]
 8011fb8:	b2db      	uxtb	r3, r3
 8011fba:	2b05      	cmp	r3, #5
 8011fbc:	f200 80ac 	bhi.w	8012118 <USBD_GetDescriptor+0x258>
 8011fc0:	a201      	add	r2, pc, #4	; (adr r2, 8011fc8 <USBD_GetDescriptor+0x108>)
 8011fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fc6:	bf00      	nop
 8011fc8:	08011fe1 	.word	0x08011fe1
 8011fcc:	08012015 	.word	0x08012015
 8011fd0:	08012049 	.word	0x08012049
 8011fd4:	0801207d 	.word	0x0801207d
 8011fd8:	080120b1 	.word	0x080120b1
 8011fdc:	080120e5 	.word	0x080120e5
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011fe6:	685b      	ldr	r3, [r3, #4]
 8011fe8:	2b00      	cmp	r3, #0
 8011fea:	d00b      	beq.n	8012004 <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011ff2:	685b      	ldr	r3, [r3, #4]
 8011ff4:	687a      	ldr	r2, [r7, #4]
 8011ff6:	7c12      	ldrb	r2, [r2, #16]
 8011ff8:	f107 0108 	add.w	r1, r7, #8
 8011ffc:	4610      	mov	r0, r2
 8011ffe:	4798      	blx	r3
 8012000:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012002:	e091      	b.n	8012128 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8012004:	6839      	ldr	r1, [r7, #0]
 8012006:	6878      	ldr	r0, [r7, #4]
 8012008:	f000 faaa 	bl	8012560 <USBD_CtlError>
        err++;
 801200c:	7afb      	ldrb	r3, [r7, #11]
 801200e:	3301      	adds	r3, #1
 8012010:	72fb      	strb	r3, [r7, #11]
      break;
 8012012:	e089      	b.n	8012128 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801201a:	689b      	ldr	r3, [r3, #8]
 801201c:	2b00      	cmp	r3, #0
 801201e:	d00b      	beq.n	8012038 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012026:	689b      	ldr	r3, [r3, #8]
 8012028:	687a      	ldr	r2, [r7, #4]
 801202a:	7c12      	ldrb	r2, [r2, #16]
 801202c:	f107 0108 	add.w	r1, r7, #8
 8012030:	4610      	mov	r0, r2
 8012032:	4798      	blx	r3
 8012034:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012036:	e077      	b.n	8012128 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8012038:	6839      	ldr	r1, [r7, #0]
 801203a:	6878      	ldr	r0, [r7, #4]
 801203c:	f000 fa90 	bl	8012560 <USBD_CtlError>
        err++;
 8012040:	7afb      	ldrb	r3, [r7, #11]
 8012042:	3301      	adds	r3, #1
 8012044:	72fb      	strb	r3, [r7, #11]
      break;
 8012046:	e06f      	b.n	8012128 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801204e:	68db      	ldr	r3, [r3, #12]
 8012050:	2b00      	cmp	r3, #0
 8012052:	d00b      	beq.n	801206c <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801205a:	68db      	ldr	r3, [r3, #12]
 801205c:	687a      	ldr	r2, [r7, #4]
 801205e:	7c12      	ldrb	r2, [r2, #16]
 8012060:	f107 0108 	add.w	r1, r7, #8
 8012064:	4610      	mov	r0, r2
 8012066:	4798      	blx	r3
 8012068:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801206a:	e05d      	b.n	8012128 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 801206c:	6839      	ldr	r1, [r7, #0]
 801206e:	6878      	ldr	r0, [r7, #4]
 8012070:	f000 fa76 	bl	8012560 <USBD_CtlError>
        err++;
 8012074:	7afb      	ldrb	r3, [r7, #11]
 8012076:	3301      	adds	r3, #1
 8012078:	72fb      	strb	r3, [r7, #11]
      break;
 801207a:	e055      	b.n	8012128 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012082:	691b      	ldr	r3, [r3, #16]
 8012084:	2b00      	cmp	r3, #0
 8012086:	d00b      	beq.n	80120a0 <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801208e:	691b      	ldr	r3, [r3, #16]
 8012090:	687a      	ldr	r2, [r7, #4]
 8012092:	7c12      	ldrb	r2, [r2, #16]
 8012094:	f107 0108 	add.w	r1, r7, #8
 8012098:	4610      	mov	r0, r2
 801209a:	4798      	blx	r3
 801209c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801209e:	e043      	b.n	8012128 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 80120a0:	6839      	ldr	r1, [r7, #0]
 80120a2:	6878      	ldr	r0, [r7, #4]
 80120a4:	f000 fa5c 	bl	8012560 <USBD_CtlError>
        err++;
 80120a8:	7afb      	ldrb	r3, [r7, #11]
 80120aa:	3301      	adds	r3, #1
 80120ac:	72fb      	strb	r3, [r7, #11]
      break;
 80120ae:	e03b      	b.n	8012128 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80120b6:	695b      	ldr	r3, [r3, #20]
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	d00b      	beq.n	80120d4 <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80120c2:	695b      	ldr	r3, [r3, #20]
 80120c4:	687a      	ldr	r2, [r7, #4]
 80120c6:	7c12      	ldrb	r2, [r2, #16]
 80120c8:	f107 0108 	add.w	r1, r7, #8
 80120cc:	4610      	mov	r0, r2
 80120ce:	4798      	blx	r3
 80120d0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80120d2:	e029      	b.n	8012128 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 80120d4:	6839      	ldr	r1, [r7, #0]
 80120d6:	6878      	ldr	r0, [r7, #4]
 80120d8:	f000 fa42 	bl	8012560 <USBD_CtlError>
        err++;
 80120dc:	7afb      	ldrb	r3, [r7, #11]
 80120de:	3301      	adds	r3, #1
 80120e0:	72fb      	strb	r3, [r7, #11]
      break;
 80120e2:	e021      	b.n	8012128 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80120ea:	699b      	ldr	r3, [r3, #24]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d00b      	beq.n	8012108 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80120f6:	699b      	ldr	r3, [r3, #24]
 80120f8:	687a      	ldr	r2, [r7, #4]
 80120fa:	7c12      	ldrb	r2, [r2, #16]
 80120fc:	f107 0108 	add.w	r1, r7, #8
 8012100:	4610      	mov	r0, r2
 8012102:	4798      	blx	r3
 8012104:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012106:	e00f      	b.n	8012128 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8012108:	6839      	ldr	r1, [r7, #0]
 801210a:	6878      	ldr	r0, [r7, #4]
 801210c:	f000 fa28 	bl	8012560 <USBD_CtlError>
        err++;
 8012110:	7afb      	ldrb	r3, [r7, #11]
 8012112:	3301      	adds	r3, #1
 8012114:	72fb      	strb	r3, [r7, #11]
      break;
 8012116:	e007      	b.n	8012128 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8012118:	6839      	ldr	r1, [r7, #0]
 801211a:	6878      	ldr	r0, [r7, #4]
 801211c:	f000 fa20 	bl	8012560 <USBD_CtlError>
      err++;
 8012120:	7afb      	ldrb	r3, [r7, #11]
 8012122:	3301      	adds	r3, #1
 8012124:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8012126:	bf00      	nop
    }
    break;
 8012128:	e037      	b.n	801219a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	7c1b      	ldrb	r3, [r3, #16]
 801212e:	2b00      	cmp	r3, #0
 8012130:	d109      	bne.n	8012146 <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012138:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801213a:	f107 0208 	add.w	r2, r7, #8
 801213e:	4610      	mov	r0, r2
 8012140:	4798      	blx	r3
 8012142:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8012144:	e029      	b.n	801219a <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8012146:	6839      	ldr	r1, [r7, #0]
 8012148:	6878      	ldr	r0, [r7, #4]
 801214a:	f000 fa09 	bl	8012560 <USBD_CtlError>
      err++;
 801214e:	7afb      	ldrb	r3, [r7, #11]
 8012150:	3301      	adds	r3, #1
 8012152:	72fb      	strb	r3, [r7, #11]
    break;
 8012154:	e021      	b.n	801219a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	7c1b      	ldrb	r3, [r3, #16]
 801215a:	2b00      	cmp	r3, #0
 801215c:	d10d      	bne.n	801217a <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012166:	f107 0208 	add.w	r2, r7, #8
 801216a:	4610      	mov	r0, r2
 801216c:	4798      	blx	r3
 801216e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8012170:	68fb      	ldr	r3, [r7, #12]
 8012172:	3301      	adds	r3, #1
 8012174:	2207      	movs	r2, #7
 8012176:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8012178:	e00f      	b.n	801219a <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 801217a:	6839      	ldr	r1, [r7, #0]
 801217c:	6878      	ldr	r0, [r7, #4]
 801217e:	f000 f9ef 	bl	8012560 <USBD_CtlError>
      err++;
 8012182:	7afb      	ldrb	r3, [r7, #11]
 8012184:	3301      	adds	r3, #1
 8012186:	72fb      	strb	r3, [r7, #11]
    break;
 8012188:	e007      	b.n	801219a <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 801218a:	6839      	ldr	r1, [r7, #0]
 801218c:	6878      	ldr	r0, [r7, #4]
 801218e:	f000 f9e7 	bl	8012560 <USBD_CtlError>
    err++;
 8012192:	7afb      	ldrb	r3, [r7, #11]
 8012194:	3301      	adds	r3, #1
 8012196:	72fb      	strb	r3, [r7, #11]
    break;
 8012198:	bf00      	nop
  }

  if (err != 0U)
 801219a:	7afb      	ldrb	r3, [r7, #11]
 801219c:	2b00      	cmp	r3, #0
 801219e:	d11e      	bne.n	80121de <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 80121a0:	683b      	ldr	r3, [r7, #0]
 80121a2:	88db      	ldrh	r3, [r3, #6]
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d016      	beq.n	80121d6 <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 80121a8:	893b      	ldrh	r3, [r7, #8]
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d00e      	beq.n	80121cc <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 80121ae:	683b      	ldr	r3, [r7, #0]
 80121b0:	88da      	ldrh	r2, [r3, #6]
 80121b2:	893b      	ldrh	r3, [r7, #8]
 80121b4:	4293      	cmp	r3, r2
 80121b6:	bf28      	it	cs
 80121b8:	4613      	movcs	r3, r2
 80121ba:	b29b      	uxth	r3, r3
 80121bc:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 80121be:	893b      	ldrh	r3, [r7, #8]
 80121c0:	461a      	mov	r2, r3
 80121c2:	68f9      	ldr	r1, [r7, #12]
 80121c4:	6878      	ldr	r0, [r7, #4]
 80121c6:	f000 fa3c 	bl	8012642 <USBD_CtlSendData>
 80121ca:	e009      	b.n	80121e0 <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 80121cc:	6839      	ldr	r1, [r7, #0]
 80121ce:	6878      	ldr	r0, [r7, #4]
 80121d0:	f000 f9c6 	bl	8012560 <USBD_CtlError>
 80121d4:	e004      	b.n	80121e0 <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 80121d6:	6878      	ldr	r0, [r7, #4]
 80121d8:	f000 fa8d 	bl	80126f6 <USBD_CtlSendStatus>
 80121dc:	e000      	b.n	80121e0 <USBD_GetDescriptor+0x320>
    return;
 80121de:	bf00      	nop
    }
  }
}
 80121e0:	3710      	adds	r7, #16
 80121e2:	46bd      	mov	sp, r7
 80121e4:	bd80      	pop	{r7, pc}
 80121e6:	bf00      	nop

080121e8 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80121e8:	b580      	push	{r7, lr}
 80121ea:	b084      	sub	sp, #16
 80121ec:	af00      	add	r7, sp, #0
 80121ee:	6078      	str	r0, [r7, #4]
 80121f0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80121f2:	683b      	ldr	r3, [r7, #0]
 80121f4:	889b      	ldrh	r3, [r3, #4]
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d130      	bne.n	801225c <USBD_SetAddress+0x74>
 80121fa:	683b      	ldr	r3, [r7, #0]
 80121fc:	88db      	ldrh	r3, [r3, #6]
 80121fe:	2b00      	cmp	r3, #0
 8012200:	d12c      	bne.n	801225c <USBD_SetAddress+0x74>
 8012202:	683b      	ldr	r3, [r7, #0]
 8012204:	885b      	ldrh	r3, [r3, #2]
 8012206:	2b7f      	cmp	r3, #127	; 0x7f
 8012208:	d828      	bhi.n	801225c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801220a:	683b      	ldr	r3, [r7, #0]
 801220c:	885b      	ldrh	r3, [r3, #2]
 801220e:	b2db      	uxtb	r3, r3
 8012210:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012214:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801221c:	2b03      	cmp	r3, #3
 801221e:	d104      	bne.n	801222a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8012220:	6839      	ldr	r1, [r7, #0]
 8012222:	6878      	ldr	r0, [r7, #4]
 8012224:	f000 f99c 	bl	8012560 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012228:	e01c      	b.n	8012264 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	7bfa      	ldrb	r2, [r7, #15]
 801222e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012232:	7bfb      	ldrb	r3, [r7, #15]
 8012234:	4619      	mov	r1, r3
 8012236:	6878      	ldr	r0, [r7, #4]
 8012238:	f007 fe4c 	bl	8019ed4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801223c:	6878      	ldr	r0, [r7, #4]
 801223e:	f000 fa5a 	bl	80126f6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012242:	7bfb      	ldrb	r3, [r7, #15]
 8012244:	2b00      	cmp	r3, #0
 8012246:	d004      	beq.n	8012252 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	2202      	movs	r2, #2
 801224c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012250:	e008      	b.n	8012264 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	2201      	movs	r2, #1
 8012256:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801225a:	e003      	b.n	8012264 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801225c:	6839      	ldr	r1, [r7, #0]
 801225e:	6878      	ldr	r0, [r7, #4]
 8012260:	f000 f97e 	bl	8012560 <USBD_CtlError>
  }
}
 8012264:	bf00      	nop
 8012266:	3710      	adds	r7, #16
 8012268:	46bd      	mov	sp, r7
 801226a:	bd80      	pop	{r7, pc}

0801226c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801226c:	b580      	push	{r7, lr}
 801226e:	b084      	sub	sp, #16
 8012270:	af00      	add	r7, sp, #0
 8012272:	6078      	str	r0, [r7, #4]
 8012274:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012276:	2300      	movs	r3, #0
 8012278:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801227a:	683b      	ldr	r3, [r7, #0]
 801227c:	885b      	ldrh	r3, [r3, #2]
 801227e:	b2da      	uxtb	r2, r3
 8012280:	4b4b      	ldr	r3, [pc, #300]	; (80123b0 <USBD_SetConfig+0x144>)
 8012282:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012284:	4b4a      	ldr	r3, [pc, #296]	; (80123b0 <USBD_SetConfig+0x144>)
 8012286:	781b      	ldrb	r3, [r3, #0]
 8012288:	2b01      	cmp	r3, #1
 801228a:	d905      	bls.n	8012298 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801228c:	6839      	ldr	r1, [r7, #0]
 801228e:	6878      	ldr	r0, [r7, #4]
 8012290:	f000 f966 	bl	8012560 <USBD_CtlError>
    return USBD_FAIL;
 8012294:	2303      	movs	r3, #3
 8012296:	e087      	b.n	80123a8 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801229e:	2b02      	cmp	r3, #2
 80122a0:	d002      	beq.n	80122a8 <USBD_SetConfig+0x3c>
 80122a2:	2b03      	cmp	r3, #3
 80122a4:	d025      	beq.n	80122f2 <USBD_SetConfig+0x86>
 80122a6:	e071      	b.n	801238c <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 80122a8:	4b41      	ldr	r3, [pc, #260]	; (80123b0 <USBD_SetConfig+0x144>)
 80122aa:	781b      	ldrb	r3, [r3, #0]
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d01c      	beq.n	80122ea <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 80122b0:	4b3f      	ldr	r3, [pc, #252]	; (80123b0 <USBD_SetConfig+0x144>)
 80122b2:	781b      	ldrb	r3, [r3, #0]
 80122b4:	461a      	mov	r2, r3
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 80122ba:	4b3d      	ldr	r3, [pc, #244]	; (80123b0 <USBD_SetConfig+0x144>)
 80122bc:	781b      	ldrb	r3, [r3, #0]
 80122be:	4619      	mov	r1, r3
 80122c0:	6878      	ldr	r0, [r7, #4]
 80122c2:	f7ff f97d 	bl	80115c0 <USBD_SetClassConfig>
 80122c6:	4603      	mov	r3, r0
 80122c8:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 80122ca:	7bfb      	ldrb	r3, [r7, #15]
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d004      	beq.n	80122da <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 80122d0:	6839      	ldr	r1, [r7, #0]
 80122d2:	6878      	ldr	r0, [r7, #4]
 80122d4:	f000 f944 	bl	8012560 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80122d8:	e065      	b.n	80123a6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80122da:	6878      	ldr	r0, [r7, #4]
 80122dc:	f000 fa0b 	bl	80126f6 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	2203      	movs	r2, #3
 80122e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80122e8:	e05d      	b.n	80123a6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80122ea:	6878      	ldr	r0, [r7, #4]
 80122ec:	f000 fa03 	bl	80126f6 <USBD_CtlSendStatus>
    break;
 80122f0:	e059      	b.n	80123a6 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 80122f2:	4b2f      	ldr	r3, [pc, #188]	; (80123b0 <USBD_SetConfig+0x144>)
 80122f4:	781b      	ldrb	r3, [r3, #0]
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	d112      	bne.n	8012320 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	2202      	movs	r2, #2
 80122fe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8012302:	4b2b      	ldr	r3, [pc, #172]	; (80123b0 <USBD_SetConfig+0x144>)
 8012304:	781b      	ldrb	r3, [r3, #0]
 8012306:	461a      	mov	r2, r3
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801230c:	4b28      	ldr	r3, [pc, #160]	; (80123b0 <USBD_SetConfig+0x144>)
 801230e:	781b      	ldrb	r3, [r3, #0]
 8012310:	4619      	mov	r1, r3
 8012312:	6878      	ldr	r0, [r7, #4]
 8012314:	f7ff f970 	bl	80115f8 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8012318:	6878      	ldr	r0, [r7, #4]
 801231a:	f000 f9ec 	bl	80126f6 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 801231e:	e042      	b.n	80123a6 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8012320:	4b23      	ldr	r3, [pc, #140]	; (80123b0 <USBD_SetConfig+0x144>)
 8012322:	781b      	ldrb	r3, [r3, #0]
 8012324:	461a      	mov	r2, r3
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	685b      	ldr	r3, [r3, #4]
 801232a:	429a      	cmp	r2, r3
 801232c:	d02a      	beq.n	8012384 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	685b      	ldr	r3, [r3, #4]
 8012332:	b2db      	uxtb	r3, r3
 8012334:	4619      	mov	r1, r3
 8012336:	6878      	ldr	r0, [r7, #4]
 8012338:	f7ff f95e 	bl	80115f8 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 801233c:	4b1c      	ldr	r3, [pc, #112]	; (80123b0 <USBD_SetConfig+0x144>)
 801233e:	781b      	ldrb	r3, [r3, #0]
 8012340:	461a      	mov	r2, r3
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8012346:	4b1a      	ldr	r3, [pc, #104]	; (80123b0 <USBD_SetConfig+0x144>)
 8012348:	781b      	ldrb	r3, [r3, #0]
 801234a:	4619      	mov	r1, r3
 801234c:	6878      	ldr	r0, [r7, #4]
 801234e:	f7ff f937 	bl	80115c0 <USBD_SetClassConfig>
 8012352:	4603      	mov	r3, r0
 8012354:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8012356:	7bfb      	ldrb	r3, [r7, #15]
 8012358:	2b00      	cmp	r3, #0
 801235a:	d00f      	beq.n	801237c <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 801235c:	6839      	ldr	r1, [r7, #0]
 801235e:	6878      	ldr	r0, [r7, #4]
 8012360:	f000 f8fe 	bl	8012560 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	685b      	ldr	r3, [r3, #4]
 8012368:	b2db      	uxtb	r3, r3
 801236a:	4619      	mov	r1, r3
 801236c:	6878      	ldr	r0, [r7, #4]
 801236e:	f7ff f943 	bl	80115f8 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	2202      	movs	r2, #2
 8012376:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 801237a:	e014      	b.n	80123a6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 801237c:	6878      	ldr	r0, [r7, #4]
 801237e:	f000 f9ba 	bl	80126f6 <USBD_CtlSendStatus>
    break;
 8012382:	e010      	b.n	80123a6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8012384:	6878      	ldr	r0, [r7, #4]
 8012386:	f000 f9b6 	bl	80126f6 <USBD_CtlSendStatus>
    break;
 801238a:	e00c      	b.n	80123a6 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 801238c:	6839      	ldr	r1, [r7, #0]
 801238e:	6878      	ldr	r0, [r7, #4]
 8012390:	f000 f8e6 	bl	8012560 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012394:	4b06      	ldr	r3, [pc, #24]	; (80123b0 <USBD_SetConfig+0x144>)
 8012396:	781b      	ldrb	r3, [r3, #0]
 8012398:	4619      	mov	r1, r3
 801239a:	6878      	ldr	r0, [r7, #4]
 801239c:	f7ff f92c 	bl	80115f8 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 80123a0:	2303      	movs	r3, #3
 80123a2:	73fb      	strb	r3, [r7, #15]
    break;
 80123a4:	bf00      	nop
  }

  return ret;
 80123a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80123a8:	4618      	mov	r0, r3
 80123aa:	3710      	adds	r7, #16
 80123ac:	46bd      	mov	sp, r7
 80123ae:	bd80      	pop	{r7, pc}
 80123b0:	200003b8 	.word	0x200003b8

080123b4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80123b4:	b580      	push	{r7, lr}
 80123b6:	b082      	sub	sp, #8
 80123b8:	af00      	add	r7, sp, #0
 80123ba:	6078      	str	r0, [r7, #4]
 80123bc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80123be:	683b      	ldr	r3, [r7, #0]
 80123c0:	88db      	ldrh	r3, [r3, #6]
 80123c2:	2b01      	cmp	r3, #1
 80123c4:	d004      	beq.n	80123d0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80123c6:	6839      	ldr	r1, [r7, #0]
 80123c8:	6878      	ldr	r0, [r7, #4]
 80123ca:	f000 f8c9 	bl	8012560 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 80123ce:	e021      	b.n	8012414 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80123d6:	2b01      	cmp	r3, #1
 80123d8:	db17      	blt.n	801240a <USBD_GetConfig+0x56>
 80123da:	2b02      	cmp	r3, #2
 80123dc:	dd02      	ble.n	80123e4 <USBD_GetConfig+0x30>
 80123de:	2b03      	cmp	r3, #3
 80123e0:	d00b      	beq.n	80123fa <USBD_GetConfig+0x46>
 80123e2:	e012      	b.n	801240a <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	2200      	movs	r2, #0
 80123e8:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	3308      	adds	r3, #8
 80123ee:	2201      	movs	r2, #1
 80123f0:	4619      	mov	r1, r3
 80123f2:	6878      	ldr	r0, [r7, #4]
 80123f4:	f000 f925 	bl	8012642 <USBD_CtlSendData>
      break;
 80123f8:	e00c      	b.n	8012414 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	3304      	adds	r3, #4
 80123fe:	2201      	movs	r2, #1
 8012400:	4619      	mov	r1, r3
 8012402:	6878      	ldr	r0, [r7, #4]
 8012404:	f000 f91d 	bl	8012642 <USBD_CtlSendData>
      break;
 8012408:	e004      	b.n	8012414 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 801240a:	6839      	ldr	r1, [r7, #0]
 801240c:	6878      	ldr	r0, [r7, #4]
 801240e:	f000 f8a7 	bl	8012560 <USBD_CtlError>
      break;
 8012412:	bf00      	nop
}
 8012414:	bf00      	nop
 8012416:	3708      	adds	r7, #8
 8012418:	46bd      	mov	sp, r7
 801241a:	bd80      	pop	{r7, pc}

0801241c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801241c:	b580      	push	{r7, lr}
 801241e:	b082      	sub	sp, #8
 8012420:	af00      	add	r7, sp, #0
 8012422:	6078      	str	r0, [r7, #4]
 8012424:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801242c:	3b01      	subs	r3, #1
 801242e:	2b02      	cmp	r3, #2
 8012430:	d81e      	bhi.n	8012470 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8012432:	683b      	ldr	r3, [r7, #0]
 8012434:	88db      	ldrh	r3, [r3, #6]
 8012436:	2b02      	cmp	r3, #2
 8012438:	d004      	beq.n	8012444 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 801243a:	6839      	ldr	r1, [r7, #0]
 801243c:	6878      	ldr	r0, [r7, #4]
 801243e:	f000 f88f 	bl	8012560 <USBD_CtlError>
      break;
 8012442:	e01a      	b.n	801247a <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	2201      	movs	r2, #1
 8012448:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8012450:	2b00      	cmp	r3, #0
 8012452:	d005      	beq.n	8012460 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	68db      	ldr	r3, [r3, #12]
 8012458:	f043 0202 	orr.w	r2, r3, #2
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012460:	687b      	ldr	r3, [r7, #4]
 8012462:	330c      	adds	r3, #12
 8012464:	2202      	movs	r2, #2
 8012466:	4619      	mov	r1, r3
 8012468:	6878      	ldr	r0, [r7, #4]
 801246a:	f000 f8ea 	bl	8012642 <USBD_CtlSendData>
    break;
 801246e:	e004      	b.n	801247a <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8012470:	6839      	ldr	r1, [r7, #0]
 8012472:	6878      	ldr	r0, [r7, #4]
 8012474:	f000 f874 	bl	8012560 <USBD_CtlError>
    break;
 8012478:	bf00      	nop
  }
}
 801247a:	bf00      	nop
 801247c:	3708      	adds	r7, #8
 801247e:	46bd      	mov	sp, r7
 8012480:	bd80      	pop	{r7, pc}

08012482 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012482:	b580      	push	{r7, lr}
 8012484:	b082      	sub	sp, #8
 8012486:	af00      	add	r7, sp, #0
 8012488:	6078      	str	r0, [r7, #4]
 801248a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801248c:	683b      	ldr	r3, [r7, #0]
 801248e:	885b      	ldrh	r3, [r3, #2]
 8012490:	2b01      	cmp	r3, #1
 8012492:	d106      	bne.n	80124a2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	2201      	movs	r2, #1
 8012498:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801249c:	6878      	ldr	r0, [r7, #4]
 801249e:	f000 f92a 	bl	80126f6 <USBD_CtlSendStatus>
  }
}
 80124a2:	bf00      	nop
 80124a4:	3708      	adds	r7, #8
 80124a6:	46bd      	mov	sp, r7
 80124a8:	bd80      	pop	{r7, pc}

080124aa <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80124aa:	b580      	push	{r7, lr}
 80124ac:	b082      	sub	sp, #8
 80124ae:	af00      	add	r7, sp, #0
 80124b0:	6078      	str	r0, [r7, #4]
 80124b2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80124ba:	3b01      	subs	r3, #1
 80124bc:	2b02      	cmp	r3, #2
 80124be:	d80b      	bhi.n	80124d8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80124c0:	683b      	ldr	r3, [r7, #0]
 80124c2:	885b      	ldrh	r3, [r3, #2]
 80124c4:	2b01      	cmp	r3, #1
 80124c6:	d10c      	bne.n	80124e2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	2200      	movs	r2, #0
 80124cc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80124d0:	6878      	ldr	r0, [r7, #4]
 80124d2:	f000 f910 	bl	80126f6 <USBD_CtlSendStatus>
      }
      break;
 80124d6:	e004      	b.n	80124e2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80124d8:	6839      	ldr	r1, [r7, #0]
 80124da:	6878      	ldr	r0, [r7, #4]
 80124dc:	f000 f840 	bl	8012560 <USBD_CtlError>
      break;
 80124e0:	e000      	b.n	80124e4 <USBD_ClrFeature+0x3a>
      break;
 80124e2:	bf00      	nop
  }
}
 80124e4:	bf00      	nop
 80124e6:	3708      	adds	r7, #8
 80124e8:	46bd      	mov	sp, r7
 80124ea:	bd80      	pop	{r7, pc}

080124ec <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80124ec:	b580      	push	{r7, lr}
 80124ee:	b084      	sub	sp, #16
 80124f0:	af00      	add	r7, sp, #0
 80124f2:	6078      	str	r0, [r7, #4]
 80124f4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80124f6:	683b      	ldr	r3, [r7, #0]
 80124f8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80124fa:	68fb      	ldr	r3, [r7, #12]
 80124fc:	781a      	ldrb	r2, [r3, #0]
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8012502:	68fb      	ldr	r3, [r7, #12]
 8012504:	3301      	adds	r3, #1
 8012506:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8012508:	68fb      	ldr	r3, [r7, #12]
 801250a:	781a      	ldrb	r2, [r3, #0]
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8012510:	68fb      	ldr	r3, [r7, #12]
 8012512:	3301      	adds	r3, #1
 8012514:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8012516:	68f8      	ldr	r0, [r7, #12]
 8012518:	f7ff faa9 	bl	8011a6e <SWAPBYTE>
 801251c:	4603      	mov	r3, r0
 801251e:	461a      	mov	r2, r3
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012524:	68fb      	ldr	r3, [r7, #12]
 8012526:	3301      	adds	r3, #1
 8012528:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801252a:	68fb      	ldr	r3, [r7, #12]
 801252c:	3301      	adds	r3, #1
 801252e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012530:	68f8      	ldr	r0, [r7, #12]
 8012532:	f7ff fa9c 	bl	8011a6e <SWAPBYTE>
 8012536:	4603      	mov	r3, r0
 8012538:	461a      	mov	r2, r3
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801253e:	68fb      	ldr	r3, [r7, #12]
 8012540:	3301      	adds	r3, #1
 8012542:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	3301      	adds	r3, #1
 8012548:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801254a:	68f8      	ldr	r0, [r7, #12]
 801254c:	f7ff fa8f 	bl	8011a6e <SWAPBYTE>
 8012550:	4603      	mov	r3, r0
 8012552:	461a      	mov	r2, r3
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	80da      	strh	r2, [r3, #6]
}
 8012558:	bf00      	nop
 801255a:	3710      	adds	r7, #16
 801255c:	46bd      	mov	sp, r7
 801255e:	bd80      	pop	{r7, pc}

08012560 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012560:	b580      	push	{r7, lr}
 8012562:	b082      	sub	sp, #8
 8012564:	af00      	add	r7, sp, #0
 8012566:	6078      	str	r0, [r7, #4]
 8012568:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801256a:	2180      	movs	r1, #128	; 0x80
 801256c:	6878      	ldr	r0, [r7, #4]
 801256e:	f007 fc47 	bl	8019e00 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012572:	2100      	movs	r1, #0
 8012574:	6878      	ldr	r0, [r7, #4]
 8012576:	f007 fc43 	bl	8019e00 <USBD_LL_StallEP>
}
 801257a:	bf00      	nop
 801257c:	3708      	adds	r7, #8
 801257e:	46bd      	mov	sp, r7
 8012580:	bd80      	pop	{r7, pc}

08012582 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012582:	b580      	push	{r7, lr}
 8012584:	b086      	sub	sp, #24
 8012586:	af00      	add	r7, sp, #0
 8012588:	60f8      	str	r0, [r7, #12]
 801258a:	60b9      	str	r1, [r7, #8]
 801258c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801258e:	2300      	movs	r3, #0
 8012590:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8012592:	68fb      	ldr	r3, [r7, #12]
 8012594:	2b00      	cmp	r3, #0
 8012596:	d036      	beq.n	8012606 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801259c:	6938      	ldr	r0, [r7, #16]
 801259e:	f000 f836 	bl	801260e <USBD_GetLen>
 80125a2:	4603      	mov	r3, r0
 80125a4:	3301      	adds	r3, #1
 80125a6:	b29b      	uxth	r3, r3
 80125a8:	005b      	lsls	r3, r3, #1
 80125aa:	b29a      	uxth	r2, r3
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80125b0:	7dfb      	ldrb	r3, [r7, #23]
 80125b2:	68ba      	ldr	r2, [r7, #8]
 80125b4:	4413      	add	r3, r2
 80125b6:	687a      	ldr	r2, [r7, #4]
 80125b8:	7812      	ldrb	r2, [r2, #0]
 80125ba:	701a      	strb	r2, [r3, #0]
  idx++;
 80125bc:	7dfb      	ldrb	r3, [r7, #23]
 80125be:	3301      	adds	r3, #1
 80125c0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80125c2:	7dfb      	ldrb	r3, [r7, #23]
 80125c4:	68ba      	ldr	r2, [r7, #8]
 80125c6:	4413      	add	r3, r2
 80125c8:	2203      	movs	r2, #3
 80125ca:	701a      	strb	r2, [r3, #0]
  idx++;
 80125cc:	7dfb      	ldrb	r3, [r7, #23]
 80125ce:	3301      	adds	r3, #1
 80125d0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80125d2:	e013      	b.n	80125fc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80125d4:	7dfb      	ldrb	r3, [r7, #23]
 80125d6:	68ba      	ldr	r2, [r7, #8]
 80125d8:	4413      	add	r3, r2
 80125da:	693a      	ldr	r2, [r7, #16]
 80125dc:	7812      	ldrb	r2, [r2, #0]
 80125de:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80125e0:	693b      	ldr	r3, [r7, #16]
 80125e2:	3301      	adds	r3, #1
 80125e4:	613b      	str	r3, [r7, #16]
    idx++;
 80125e6:	7dfb      	ldrb	r3, [r7, #23]
 80125e8:	3301      	adds	r3, #1
 80125ea:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80125ec:	7dfb      	ldrb	r3, [r7, #23]
 80125ee:	68ba      	ldr	r2, [r7, #8]
 80125f0:	4413      	add	r3, r2
 80125f2:	2200      	movs	r2, #0
 80125f4:	701a      	strb	r2, [r3, #0]
    idx++;
 80125f6:	7dfb      	ldrb	r3, [r7, #23]
 80125f8:	3301      	adds	r3, #1
 80125fa:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80125fc:	693b      	ldr	r3, [r7, #16]
 80125fe:	781b      	ldrb	r3, [r3, #0]
 8012600:	2b00      	cmp	r3, #0
 8012602:	d1e7      	bne.n	80125d4 <USBD_GetString+0x52>
 8012604:	e000      	b.n	8012608 <USBD_GetString+0x86>
    return;
 8012606:	bf00      	nop
  }
}
 8012608:	3718      	adds	r7, #24
 801260a:	46bd      	mov	sp, r7
 801260c:	bd80      	pop	{r7, pc}

0801260e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801260e:	b480      	push	{r7}
 8012610:	b085      	sub	sp, #20
 8012612:	af00      	add	r7, sp, #0
 8012614:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8012616:	2300      	movs	r3, #0
 8012618:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801261e:	e005      	b.n	801262c <USBD_GetLen+0x1e>
  {
    len++;
 8012620:	7bfb      	ldrb	r3, [r7, #15]
 8012622:	3301      	adds	r3, #1
 8012624:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8012626:	68bb      	ldr	r3, [r7, #8]
 8012628:	3301      	adds	r3, #1
 801262a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801262c:	68bb      	ldr	r3, [r7, #8]
 801262e:	781b      	ldrb	r3, [r3, #0]
 8012630:	2b00      	cmp	r3, #0
 8012632:	d1f5      	bne.n	8012620 <USBD_GetLen+0x12>
  }

  return len;
 8012634:	7bfb      	ldrb	r3, [r7, #15]
}
 8012636:	4618      	mov	r0, r3
 8012638:	3714      	adds	r7, #20
 801263a:	46bd      	mov	sp, r7
 801263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012640:	4770      	bx	lr

08012642 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012642:	b580      	push	{r7, lr}
 8012644:	b084      	sub	sp, #16
 8012646:	af00      	add	r7, sp, #0
 8012648:	60f8      	str	r0, [r7, #12]
 801264a:	60b9      	str	r1, [r7, #8]
 801264c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801264e:	68fb      	ldr	r3, [r7, #12]
 8012650:	2202      	movs	r2, #2
 8012652:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8012656:	68fb      	ldr	r3, [r7, #12]
 8012658:	687a      	ldr	r2, [r7, #4]
 801265a:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 801265c:	68fb      	ldr	r3, [r7, #12]
 801265e:	687a      	ldr	r2, [r7, #4]
 8012660:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	68ba      	ldr	r2, [r7, #8]
 8012666:	2100      	movs	r1, #0
 8012668:	68f8      	ldr	r0, [r7, #12]
 801266a:	f007 fc52 	bl	8019f12 <USBD_LL_Transmit>

  return USBD_OK;
 801266e:	2300      	movs	r3, #0
}
 8012670:	4618      	mov	r0, r3
 8012672:	3710      	adds	r7, #16
 8012674:	46bd      	mov	sp, r7
 8012676:	bd80      	pop	{r7, pc}

08012678 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8012678:	b580      	push	{r7, lr}
 801267a:	b084      	sub	sp, #16
 801267c:	af00      	add	r7, sp, #0
 801267e:	60f8      	str	r0, [r7, #12]
 8012680:	60b9      	str	r1, [r7, #8]
 8012682:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	68ba      	ldr	r2, [r7, #8]
 8012688:	2100      	movs	r1, #0
 801268a:	68f8      	ldr	r0, [r7, #12]
 801268c:	f007 fc41 	bl	8019f12 <USBD_LL_Transmit>

  return USBD_OK;
 8012690:	2300      	movs	r3, #0
}
 8012692:	4618      	mov	r0, r3
 8012694:	3710      	adds	r7, #16
 8012696:	46bd      	mov	sp, r7
 8012698:	bd80      	pop	{r7, pc}

0801269a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801269a:	b580      	push	{r7, lr}
 801269c:	b084      	sub	sp, #16
 801269e:	af00      	add	r7, sp, #0
 80126a0:	60f8      	str	r0, [r7, #12]
 80126a2:	60b9      	str	r1, [r7, #8]
 80126a4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80126a6:	68fb      	ldr	r3, [r7, #12]
 80126a8:	2203      	movs	r2, #3
 80126aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80126ae:	68fb      	ldr	r3, [r7, #12]
 80126b0:	687a      	ldr	r2, [r7, #4]
 80126b2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 80126b6:	68fb      	ldr	r3, [r7, #12]
 80126b8:	687a      	ldr	r2, [r7, #4]
 80126ba:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	68ba      	ldr	r2, [r7, #8]
 80126c2:	2100      	movs	r1, #0
 80126c4:	68f8      	ldr	r0, [r7, #12]
 80126c6:	f007 fc45 	bl	8019f54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80126ca:	2300      	movs	r3, #0
}
 80126cc:	4618      	mov	r0, r3
 80126ce:	3710      	adds	r7, #16
 80126d0:	46bd      	mov	sp, r7
 80126d2:	bd80      	pop	{r7, pc}

080126d4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80126d4:	b580      	push	{r7, lr}
 80126d6:	b084      	sub	sp, #16
 80126d8:	af00      	add	r7, sp, #0
 80126da:	60f8      	str	r0, [r7, #12]
 80126dc:	60b9      	str	r1, [r7, #8]
 80126de:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	68ba      	ldr	r2, [r7, #8]
 80126e4:	2100      	movs	r1, #0
 80126e6:	68f8      	ldr	r0, [r7, #12]
 80126e8:	f007 fc34 	bl	8019f54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80126ec:	2300      	movs	r3, #0
}
 80126ee:	4618      	mov	r0, r3
 80126f0:	3710      	adds	r7, #16
 80126f2:	46bd      	mov	sp, r7
 80126f4:	bd80      	pop	{r7, pc}

080126f6 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80126f6:	b580      	push	{r7, lr}
 80126f8:	b082      	sub	sp, #8
 80126fa:	af00      	add	r7, sp, #0
 80126fc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	2204      	movs	r2, #4
 8012702:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8012706:	2300      	movs	r3, #0
 8012708:	2200      	movs	r2, #0
 801270a:	2100      	movs	r1, #0
 801270c:	6878      	ldr	r0, [r7, #4]
 801270e:	f007 fc00 	bl	8019f12 <USBD_LL_Transmit>

  return USBD_OK;
 8012712:	2300      	movs	r3, #0
}
 8012714:	4618      	mov	r0, r3
 8012716:	3708      	adds	r7, #8
 8012718:	46bd      	mov	sp, r7
 801271a:	bd80      	pop	{r7, pc}

0801271c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801271c:	b580      	push	{r7, lr}
 801271e:	b082      	sub	sp, #8
 8012720:	af00      	add	r7, sp, #0
 8012722:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	2205      	movs	r2, #5
 8012728:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801272c:	2300      	movs	r3, #0
 801272e:	2200      	movs	r2, #0
 8012730:	2100      	movs	r1, #0
 8012732:	6878      	ldr	r0, [r7, #4]
 8012734:	f007 fc0e 	bl	8019f54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012738:	2300      	movs	r3, #0
}
 801273a:	4618      	mov	r0, r3
 801273c:	3708      	adds	r7, #8
 801273e:	46bd      	mov	sp, r7
 8012740:	bd80      	pop	{r7, pc}
	...

08012744 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8012744:	b580      	push	{r7, lr}
 8012746:	b084      	sub	sp, #16
 8012748:	af00      	add	r7, sp, #0
 801274a:	4603      	mov	r3, r0
 801274c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801274e:	79fb      	ldrb	r3, [r7, #7]
 8012750:	4a08      	ldr	r2, [pc, #32]	; (8012774 <disk_status+0x30>)
 8012752:	009b      	lsls	r3, r3, #2
 8012754:	4413      	add	r3, r2
 8012756:	685b      	ldr	r3, [r3, #4]
 8012758:	685b      	ldr	r3, [r3, #4]
 801275a:	79fa      	ldrb	r2, [r7, #7]
 801275c:	4905      	ldr	r1, [pc, #20]	; (8012774 <disk_status+0x30>)
 801275e:	440a      	add	r2, r1
 8012760:	7a12      	ldrb	r2, [r2, #8]
 8012762:	4610      	mov	r0, r2
 8012764:	4798      	blx	r3
 8012766:	4603      	mov	r3, r0
 8012768:	73fb      	strb	r3, [r7, #15]
  return stat;
 801276a:	7bfb      	ldrb	r3, [r7, #15]
}
 801276c:	4618      	mov	r0, r3
 801276e:	3710      	adds	r7, #16
 8012770:	46bd      	mov	sp, r7
 8012772:	bd80      	pop	{r7, pc}
 8012774:	200003e4 	.word	0x200003e4

08012778 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8012778:	b580      	push	{r7, lr}
 801277a:	b084      	sub	sp, #16
 801277c:	af00      	add	r7, sp, #0
 801277e:	4603      	mov	r3, r0
 8012780:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8012782:	2300      	movs	r3, #0
 8012784:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8012786:	79fb      	ldrb	r3, [r7, #7]
 8012788:	4a0d      	ldr	r2, [pc, #52]	; (80127c0 <disk_initialize+0x48>)
 801278a:	5cd3      	ldrb	r3, [r2, r3]
 801278c:	2b00      	cmp	r3, #0
 801278e:	d111      	bne.n	80127b4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8012790:	79fb      	ldrb	r3, [r7, #7]
 8012792:	4a0b      	ldr	r2, [pc, #44]	; (80127c0 <disk_initialize+0x48>)
 8012794:	2101      	movs	r1, #1
 8012796:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8012798:	79fb      	ldrb	r3, [r7, #7]
 801279a:	4a09      	ldr	r2, [pc, #36]	; (80127c0 <disk_initialize+0x48>)
 801279c:	009b      	lsls	r3, r3, #2
 801279e:	4413      	add	r3, r2
 80127a0:	685b      	ldr	r3, [r3, #4]
 80127a2:	681b      	ldr	r3, [r3, #0]
 80127a4:	79fa      	ldrb	r2, [r7, #7]
 80127a6:	4906      	ldr	r1, [pc, #24]	; (80127c0 <disk_initialize+0x48>)
 80127a8:	440a      	add	r2, r1
 80127aa:	7a12      	ldrb	r2, [r2, #8]
 80127ac:	4610      	mov	r0, r2
 80127ae:	4798      	blx	r3
 80127b0:	4603      	mov	r3, r0
 80127b2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80127b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80127b6:	4618      	mov	r0, r3
 80127b8:	3710      	adds	r7, #16
 80127ba:	46bd      	mov	sp, r7
 80127bc:	bd80      	pop	{r7, pc}
 80127be:	bf00      	nop
 80127c0:	200003e4 	.word	0x200003e4

080127c4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80127c4:	b590      	push	{r4, r7, lr}
 80127c6:	b087      	sub	sp, #28
 80127c8:	af00      	add	r7, sp, #0
 80127ca:	60b9      	str	r1, [r7, #8]
 80127cc:	607a      	str	r2, [r7, #4]
 80127ce:	603b      	str	r3, [r7, #0]
 80127d0:	4603      	mov	r3, r0
 80127d2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80127d4:	7bfb      	ldrb	r3, [r7, #15]
 80127d6:	4a0a      	ldr	r2, [pc, #40]	; (8012800 <disk_read+0x3c>)
 80127d8:	009b      	lsls	r3, r3, #2
 80127da:	4413      	add	r3, r2
 80127dc:	685b      	ldr	r3, [r3, #4]
 80127de:	689c      	ldr	r4, [r3, #8]
 80127e0:	7bfb      	ldrb	r3, [r7, #15]
 80127e2:	4a07      	ldr	r2, [pc, #28]	; (8012800 <disk_read+0x3c>)
 80127e4:	4413      	add	r3, r2
 80127e6:	7a18      	ldrb	r0, [r3, #8]
 80127e8:	683b      	ldr	r3, [r7, #0]
 80127ea:	687a      	ldr	r2, [r7, #4]
 80127ec:	68b9      	ldr	r1, [r7, #8]
 80127ee:	47a0      	blx	r4
 80127f0:	4603      	mov	r3, r0
 80127f2:	75fb      	strb	r3, [r7, #23]
  return res;
 80127f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80127f6:	4618      	mov	r0, r3
 80127f8:	371c      	adds	r7, #28
 80127fa:	46bd      	mov	sp, r7
 80127fc:	bd90      	pop	{r4, r7, pc}
 80127fe:	bf00      	nop
 8012800:	200003e4 	.word	0x200003e4

08012804 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8012804:	b590      	push	{r4, r7, lr}
 8012806:	b087      	sub	sp, #28
 8012808:	af00      	add	r7, sp, #0
 801280a:	60b9      	str	r1, [r7, #8]
 801280c:	607a      	str	r2, [r7, #4]
 801280e:	603b      	str	r3, [r7, #0]
 8012810:	4603      	mov	r3, r0
 8012812:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8012814:	7bfb      	ldrb	r3, [r7, #15]
 8012816:	4a0a      	ldr	r2, [pc, #40]	; (8012840 <disk_write+0x3c>)
 8012818:	009b      	lsls	r3, r3, #2
 801281a:	4413      	add	r3, r2
 801281c:	685b      	ldr	r3, [r3, #4]
 801281e:	68dc      	ldr	r4, [r3, #12]
 8012820:	7bfb      	ldrb	r3, [r7, #15]
 8012822:	4a07      	ldr	r2, [pc, #28]	; (8012840 <disk_write+0x3c>)
 8012824:	4413      	add	r3, r2
 8012826:	7a18      	ldrb	r0, [r3, #8]
 8012828:	683b      	ldr	r3, [r7, #0]
 801282a:	687a      	ldr	r2, [r7, #4]
 801282c:	68b9      	ldr	r1, [r7, #8]
 801282e:	47a0      	blx	r4
 8012830:	4603      	mov	r3, r0
 8012832:	75fb      	strb	r3, [r7, #23]
  return res;
 8012834:	7dfb      	ldrb	r3, [r7, #23]
}
 8012836:	4618      	mov	r0, r3
 8012838:	371c      	adds	r7, #28
 801283a:	46bd      	mov	sp, r7
 801283c:	bd90      	pop	{r4, r7, pc}
 801283e:	bf00      	nop
 8012840:	200003e4 	.word	0x200003e4

08012844 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8012844:	b580      	push	{r7, lr}
 8012846:	b084      	sub	sp, #16
 8012848:	af00      	add	r7, sp, #0
 801284a:	4603      	mov	r3, r0
 801284c:	603a      	str	r2, [r7, #0]
 801284e:	71fb      	strb	r3, [r7, #7]
 8012850:	460b      	mov	r3, r1
 8012852:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8012854:	79fb      	ldrb	r3, [r7, #7]
 8012856:	4a09      	ldr	r2, [pc, #36]	; (801287c <disk_ioctl+0x38>)
 8012858:	009b      	lsls	r3, r3, #2
 801285a:	4413      	add	r3, r2
 801285c:	685b      	ldr	r3, [r3, #4]
 801285e:	691b      	ldr	r3, [r3, #16]
 8012860:	79fa      	ldrb	r2, [r7, #7]
 8012862:	4906      	ldr	r1, [pc, #24]	; (801287c <disk_ioctl+0x38>)
 8012864:	440a      	add	r2, r1
 8012866:	7a10      	ldrb	r0, [r2, #8]
 8012868:	79b9      	ldrb	r1, [r7, #6]
 801286a:	683a      	ldr	r2, [r7, #0]
 801286c:	4798      	blx	r3
 801286e:	4603      	mov	r3, r0
 8012870:	73fb      	strb	r3, [r7, #15]
  return res;
 8012872:	7bfb      	ldrb	r3, [r7, #15]
}
 8012874:	4618      	mov	r0, r3
 8012876:	3710      	adds	r7, #16
 8012878:	46bd      	mov	sp, r7
 801287a:	bd80      	pop	{r7, pc}
 801287c:	200003e4 	.word	0x200003e4

08012880 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8012880:	b480      	push	{r7}
 8012882:	b085      	sub	sp, #20
 8012884:	af00      	add	r7, sp, #0
 8012886:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	3301      	adds	r3, #1
 801288c:	781b      	ldrb	r3, [r3, #0]
 801288e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8012890:	89fb      	ldrh	r3, [r7, #14]
 8012892:	021b      	lsls	r3, r3, #8
 8012894:	b21a      	sxth	r2, r3
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	781b      	ldrb	r3, [r3, #0]
 801289a:	b21b      	sxth	r3, r3
 801289c:	4313      	orrs	r3, r2
 801289e:	b21b      	sxth	r3, r3
 80128a0:	81fb      	strh	r3, [r7, #14]
	return rv;
 80128a2:	89fb      	ldrh	r3, [r7, #14]
}
 80128a4:	4618      	mov	r0, r3
 80128a6:	3714      	adds	r7, #20
 80128a8:	46bd      	mov	sp, r7
 80128aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ae:	4770      	bx	lr

080128b0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80128b0:	b480      	push	{r7}
 80128b2:	b085      	sub	sp, #20
 80128b4:	af00      	add	r7, sp, #0
 80128b6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	3303      	adds	r3, #3
 80128bc:	781b      	ldrb	r3, [r3, #0]
 80128be:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80128c0:	68fb      	ldr	r3, [r7, #12]
 80128c2:	021b      	lsls	r3, r3, #8
 80128c4:	687a      	ldr	r2, [r7, #4]
 80128c6:	3202      	adds	r2, #2
 80128c8:	7812      	ldrb	r2, [r2, #0]
 80128ca:	4313      	orrs	r3, r2
 80128cc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	021b      	lsls	r3, r3, #8
 80128d2:	687a      	ldr	r2, [r7, #4]
 80128d4:	3201      	adds	r2, #1
 80128d6:	7812      	ldrb	r2, [r2, #0]
 80128d8:	4313      	orrs	r3, r2
 80128da:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80128dc:	68fb      	ldr	r3, [r7, #12]
 80128de:	021b      	lsls	r3, r3, #8
 80128e0:	687a      	ldr	r2, [r7, #4]
 80128e2:	7812      	ldrb	r2, [r2, #0]
 80128e4:	4313      	orrs	r3, r2
 80128e6:	60fb      	str	r3, [r7, #12]
	return rv;
 80128e8:	68fb      	ldr	r3, [r7, #12]
}
 80128ea:	4618      	mov	r0, r3
 80128ec:	3714      	adds	r7, #20
 80128ee:	46bd      	mov	sp, r7
 80128f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128f4:	4770      	bx	lr

080128f6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80128f6:	b480      	push	{r7}
 80128f8:	b083      	sub	sp, #12
 80128fa:	af00      	add	r7, sp, #0
 80128fc:	6078      	str	r0, [r7, #4]
 80128fe:	460b      	mov	r3, r1
 8012900:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	1c5a      	adds	r2, r3, #1
 8012906:	607a      	str	r2, [r7, #4]
 8012908:	887a      	ldrh	r2, [r7, #2]
 801290a:	b2d2      	uxtb	r2, r2
 801290c:	701a      	strb	r2, [r3, #0]
 801290e:	887b      	ldrh	r3, [r7, #2]
 8012910:	0a1b      	lsrs	r3, r3, #8
 8012912:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	1c5a      	adds	r2, r3, #1
 8012918:	607a      	str	r2, [r7, #4]
 801291a:	887a      	ldrh	r2, [r7, #2]
 801291c:	b2d2      	uxtb	r2, r2
 801291e:	701a      	strb	r2, [r3, #0]
}
 8012920:	bf00      	nop
 8012922:	370c      	adds	r7, #12
 8012924:	46bd      	mov	sp, r7
 8012926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801292a:	4770      	bx	lr

0801292c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801292c:	b480      	push	{r7}
 801292e:	b083      	sub	sp, #12
 8012930:	af00      	add	r7, sp, #0
 8012932:	6078      	str	r0, [r7, #4]
 8012934:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	1c5a      	adds	r2, r3, #1
 801293a:	607a      	str	r2, [r7, #4]
 801293c:	683a      	ldr	r2, [r7, #0]
 801293e:	b2d2      	uxtb	r2, r2
 8012940:	701a      	strb	r2, [r3, #0]
 8012942:	683b      	ldr	r3, [r7, #0]
 8012944:	0a1b      	lsrs	r3, r3, #8
 8012946:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	1c5a      	adds	r2, r3, #1
 801294c:	607a      	str	r2, [r7, #4]
 801294e:	683a      	ldr	r2, [r7, #0]
 8012950:	b2d2      	uxtb	r2, r2
 8012952:	701a      	strb	r2, [r3, #0]
 8012954:	683b      	ldr	r3, [r7, #0]
 8012956:	0a1b      	lsrs	r3, r3, #8
 8012958:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	1c5a      	adds	r2, r3, #1
 801295e:	607a      	str	r2, [r7, #4]
 8012960:	683a      	ldr	r2, [r7, #0]
 8012962:	b2d2      	uxtb	r2, r2
 8012964:	701a      	strb	r2, [r3, #0]
 8012966:	683b      	ldr	r3, [r7, #0]
 8012968:	0a1b      	lsrs	r3, r3, #8
 801296a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	1c5a      	adds	r2, r3, #1
 8012970:	607a      	str	r2, [r7, #4]
 8012972:	683a      	ldr	r2, [r7, #0]
 8012974:	b2d2      	uxtb	r2, r2
 8012976:	701a      	strb	r2, [r3, #0]
}
 8012978:	bf00      	nop
 801297a:	370c      	adds	r7, #12
 801297c:	46bd      	mov	sp, r7
 801297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012982:	4770      	bx	lr

08012984 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8012984:	b480      	push	{r7}
 8012986:	b087      	sub	sp, #28
 8012988:	af00      	add	r7, sp, #0
 801298a:	60f8      	str	r0, [r7, #12]
 801298c:	60b9      	str	r1, [r7, #8]
 801298e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8012990:	68fb      	ldr	r3, [r7, #12]
 8012992:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8012994:	68bb      	ldr	r3, [r7, #8]
 8012996:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	2b00      	cmp	r3, #0
 801299c:	d00d      	beq.n	80129ba <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801299e:	693a      	ldr	r2, [r7, #16]
 80129a0:	1c53      	adds	r3, r2, #1
 80129a2:	613b      	str	r3, [r7, #16]
 80129a4:	697b      	ldr	r3, [r7, #20]
 80129a6:	1c59      	adds	r1, r3, #1
 80129a8:	6179      	str	r1, [r7, #20]
 80129aa:	7812      	ldrb	r2, [r2, #0]
 80129ac:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	3b01      	subs	r3, #1
 80129b2:	607b      	str	r3, [r7, #4]
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d1f1      	bne.n	801299e <mem_cpy+0x1a>
	}
}
 80129ba:	bf00      	nop
 80129bc:	371c      	adds	r7, #28
 80129be:	46bd      	mov	sp, r7
 80129c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129c4:	4770      	bx	lr

080129c6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80129c6:	b480      	push	{r7}
 80129c8:	b087      	sub	sp, #28
 80129ca:	af00      	add	r7, sp, #0
 80129cc:	60f8      	str	r0, [r7, #12]
 80129ce:	60b9      	str	r1, [r7, #8]
 80129d0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80129d2:	68fb      	ldr	r3, [r7, #12]
 80129d4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80129d6:	697b      	ldr	r3, [r7, #20]
 80129d8:	1c5a      	adds	r2, r3, #1
 80129da:	617a      	str	r2, [r7, #20]
 80129dc:	68ba      	ldr	r2, [r7, #8]
 80129de:	b2d2      	uxtb	r2, r2
 80129e0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	3b01      	subs	r3, #1
 80129e6:	607b      	str	r3, [r7, #4]
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	2b00      	cmp	r3, #0
 80129ec:	d1f3      	bne.n	80129d6 <mem_set+0x10>
}
 80129ee:	bf00      	nop
 80129f0:	371c      	adds	r7, #28
 80129f2:	46bd      	mov	sp, r7
 80129f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129f8:	4770      	bx	lr

080129fa <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80129fa:	b480      	push	{r7}
 80129fc:	b089      	sub	sp, #36	; 0x24
 80129fe:	af00      	add	r7, sp, #0
 8012a00:	60f8      	str	r0, [r7, #12]
 8012a02:	60b9      	str	r1, [r7, #8]
 8012a04:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8012a06:	68fb      	ldr	r3, [r7, #12]
 8012a08:	61fb      	str	r3, [r7, #28]
 8012a0a:	68bb      	ldr	r3, [r7, #8]
 8012a0c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8012a0e:	2300      	movs	r3, #0
 8012a10:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8012a12:	69fb      	ldr	r3, [r7, #28]
 8012a14:	1c5a      	adds	r2, r3, #1
 8012a16:	61fa      	str	r2, [r7, #28]
 8012a18:	781b      	ldrb	r3, [r3, #0]
 8012a1a:	4619      	mov	r1, r3
 8012a1c:	69bb      	ldr	r3, [r7, #24]
 8012a1e:	1c5a      	adds	r2, r3, #1
 8012a20:	61ba      	str	r2, [r7, #24]
 8012a22:	781b      	ldrb	r3, [r3, #0]
 8012a24:	1acb      	subs	r3, r1, r3
 8012a26:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	3b01      	subs	r3, #1
 8012a2c:	607b      	str	r3, [r7, #4]
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	d002      	beq.n	8012a3a <mem_cmp+0x40>
 8012a34:	697b      	ldr	r3, [r7, #20]
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d0eb      	beq.n	8012a12 <mem_cmp+0x18>

	return r;
 8012a3a:	697b      	ldr	r3, [r7, #20]
}
 8012a3c:	4618      	mov	r0, r3
 8012a3e:	3724      	adds	r7, #36	; 0x24
 8012a40:	46bd      	mov	sp, r7
 8012a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a46:	4770      	bx	lr

08012a48 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8012a48:	b480      	push	{r7}
 8012a4a:	b083      	sub	sp, #12
 8012a4c:	af00      	add	r7, sp, #0
 8012a4e:	6078      	str	r0, [r7, #4]
 8012a50:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8012a52:	e002      	b.n	8012a5a <chk_chr+0x12>
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	3301      	adds	r3, #1
 8012a58:	607b      	str	r3, [r7, #4]
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	781b      	ldrb	r3, [r3, #0]
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	d005      	beq.n	8012a6e <chk_chr+0x26>
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	781b      	ldrb	r3, [r3, #0]
 8012a66:	461a      	mov	r2, r3
 8012a68:	683b      	ldr	r3, [r7, #0]
 8012a6a:	4293      	cmp	r3, r2
 8012a6c:	d1f2      	bne.n	8012a54 <chk_chr+0xc>
	return *str;
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	781b      	ldrb	r3, [r3, #0]
}
 8012a72:	4618      	mov	r0, r3
 8012a74:	370c      	adds	r7, #12
 8012a76:	46bd      	mov	sp, r7
 8012a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a7c:	4770      	bx	lr

08012a7e <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8012a7e:	b580      	push	{r7, lr}
 8012a80:	b082      	sub	sp, #8
 8012a82:	af00      	add	r7, sp, #0
 8012a84:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d009      	beq.n	8012aa0 <lock_fs+0x22>
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	68db      	ldr	r3, [r3, #12]
 8012a90:	4618      	mov	r0, r3
 8012a92:	f002 fd8d 	bl	80155b0 <ff_req_grant>
 8012a96:	4603      	mov	r3, r0
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	d001      	beq.n	8012aa0 <lock_fs+0x22>
 8012a9c:	2301      	movs	r3, #1
 8012a9e:	e000      	b.n	8012aa2 <lock_fs+0x24>
 8012aa0:	2300      	movs	r3, #0
}
 8012aa2:	4618      	mov	r0, r3
 8012aa4:	3708      	adds	r7, #8
 8012aa6:	46bd      	mov	sp, r7
 8012aa8:	bd80      	pop	{r7, pc}

08012aaa <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8012aaa:	b580      	push	{r7, lr}
 8012aac:	b082      	sub	sp, #8
 8012aae:	af00      	add	r7, sp, #0
 8012ab0:	6078      	str	r0, [r7, #4]
 8012ab2:	460b      	mov	r3, r1
 8012ab4:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	d00d      	beq.n	8012ad8 <unlock_fs+0x2e>
 8012abc:	78fb      	ldrb	r3, [r7, #3]
 8012abe:	2b0c      	cmp	r3, #12
 8012ac0:	d00a      	beq.n	8012ad8 <unlock_fs+0x2e>
 8012ac2:	78fb      	ldrb	r3, [r7, #3]
 8012ac4:	2b0b      	cmp	r3, #11
 8012ac6:	d007      	beq.n	8012ad8 <unlock_fs+0x2e>
 8012ac8:	78fb      	ldrb	r3, [r7, #3]
 8012aca:	2b0f      	cmp	r3, #15
 8012acc:	d004      	beq.n	8012ad8 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	68db      	ldr	r3, [r3, #12]
 8012ad2:	4618      	mov	r0, r3
 8012ad4:	f002 fd81 	bl	80155da <ff_rel_grant>
	}
}
 8012ad8:	bf00      	nop
 8012ada:	3708      	adds	r7, #8
 8012adc:	46bd      	mov	sp, r7
 8012ade:	bd80      	pop	{r7, pc}

08012ae0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8012ae0:	b480      	push	{r7}
 8012ae2:	b085      	sub	sp, #20
 8012ae4:	af00      	add	r7, sp, #0
 8012ae6:	6078      	str	r0, [r7, #4]
 8012ae8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8012aea:	2300      	movs	r3, #0
 8012aec:	60bb      	str	r3, [r7, #8]
 8012aee:	68bb      	ldr	r3, [r7, #8]
 8012af0:	60fb      	str	r3, [r7, #12]
 8012af2:	e029      	b.n	8012b48 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8012af4:	4a27      	ldr	r2, [pc, #156]	; (8012b94 <chk_lock+0xb4>)
 8012af6:	68fb      	ldr	r3, [r7, #12]
 8012af8:	011b      	lsls	r3, r3, #4
 8012afa:	4413      	add	r3, r2
 8012afc:	681b      	ldr	r3, [r3, #0]
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	d01d      	beq.n	8012b3e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8012b02:	4a24      	ldr	r2, [pc, #144]	; (8012b94 <chk_lock+0xb4>)
 8012b04:	68fb      	ldr	r3, [r7, #12]
 8012b06:	011b      	lsls	r3, r3, #4
 8012b08:	4413      	add	r3, r2
 8012b0a:	681a      	ldr	r2, [r3, #0]
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	681b      	ldr	r3, [r3, #0]
 8012b10:	429a      	cmp	r2, r3
 8012b12:	d116      	bne.n	8012b42 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8012b14:	4a1f      	ldr	r2, [pc, #124]	; (8012b94 <chk_lock+0xb4>)
 8012b16:	68fb      	ldr	r3, [r7, #12]
 8012b18:	011b      	lsls	r3, r3, #4
 8012b1a:	4413      	add	r3, r2
 8012b1c:	3304      	adds	r3, #4
 8012b1e:	681a      	ldr	r2, [r3, #0]
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8012b24:	429a      	cmp	r2, r3
 8012b26:	d10c      	bne.n	8012b42 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8012b28:	4a1a      	ldr	r2, [pc, #104]	; (8012b94 <chk_lock+0xb4>)
 8012b2a:	68fb      	ldr	r3, [r7, #12]
 8012b2c:	011b      	lsls	r3, r3, #4
 8012b2e:	4413      	add	r3, r2
 8012b30:	3308      	adds	r3, #8
 8012b32:	681a      	ldr	r2, [r3, #0]
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8012b38:	429a      	cmp	r2, r3
 8012b3a:	d102      	bne.n	8012b42 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8012b3c:	e007      	b.n	8012b4e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8012b3e:	2301      	movs	r3, #1
 8012b40:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8012b42:	68fb      	ldr	r3, [r7, #12]
 8012b44:	3301      	adds	r3, #1
 8012b46:	60fb      	str	r3, [r7, #12]
 8012b48:	68fb      	ldr	r3, [r7, #12]
 8012b4a:	2b01      	cmp	r3, #1
 8012b4c:	d9d2      	bls.n	8012af4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8012b4e:	68fb      	ldr	r3, [r7, #12]
 8012b50:	2b02      	cmp	r3, #2
 8012b52:	d109      	bne.n	8012b68 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8012b54:	68bb      	ldr	r3, [r7, #8]
 8012b56:	2b00      	cmp	r3, #0
 8012b58:	d102      	bne.n	8012b60 <chk_lock+0x80>
 8012b5a:	683b      	ldr	r3, [r7, #0]
 8012b5c:	2b02      	cmp	r3, #2
 8012b5e:	d101      	bne.n	8012b64 <chk_lock+0x84>
 8012b60:	2300      	movs	r3, #0
 8012b62:	e010      	b.n	8012b86 <chk_lock+0xa6>
 8012b64:	2312      	movs	r3, #18
 8012b66:	e00e      	b.n	8012b86 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8012b68:	683b      	ldr	r3, [r7, #0]
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	d108      	bne.n	8012b80 <chk_lock+0xa0>
 8012b6e:	4a09      	ldr	r2, [pc, #36]	; (8012b94 <chk_lock+0xb4>)
 8012b70:	68fb      	ldr	r3, [r7, #12]
 8012b72:	011b      	lsls	r3, r3, #4
 8012b74:	4413      	add	r3, r2
 8012b76:	330c      	adds	r3, #12
 8012b78:	881b      	ldrh	r3, [r3, #0]
 8012b7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012b7e:	d101      	bne.n	8012b84 <chk_lock+0xa4>
 8012b80:	2310      	movs	r3, #16
 8012b82:	e000      	b.n	8012b86 <chk_lock+0xa6>
 8012b84:	2300      	movs	r3, #0
}
 8012b86:	4618      	mov	r0, r3
 8012b88:	3714      	adds	r7, #20
 8012b8a:	46bd      	mov	sp, r7
 8012b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b90:	4770      	bx	lr
 8012b92:	bf00      	nop
 8012b94:	200003c4 	.word	0x200003c4

08012b98 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8012b98:	b480      	push	{r7}
 8012b9a:	b083      	sub	sp, #12
 8012b9c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8012b9e:	2300      	movs	r3, #0
 8012ba0:	607b      	str	r3, [r7, #4]
 8012ba2:	e002      	b.n	8012baa <enq_lock+0x12>
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	3301      	adds	r3, #1
 8012ba8:	607b      	str	r3, [r7, #4]
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	2b01      	cmp	r3, #1
 8012bae:	d806      	bhi.n	8012bbe <enq_lock+0x26>
 8012bb0:	4a09      	ldr	r2, [pc, #36]	; (8012bd8 <enq_lock+0x40>)
 8012bb2:	687b      	ldr	r3, [r7, #4]
 8012bb4:	011b      	lsls	r3, r3, #4
 8012bb6:	4413      	add	r3, r2
 8012bb8:	681b      	ldr	r3, [r3, #0]
 8012bba:	2b00      	cmp	r3, #0
 8012bbc:	d1f2      	bne.n	8012ba4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8012bbe:	687b      	ldr	r3, [r7, #4]
 8012bc0:	2b02      	cmp	r3, #2
 8012bc2:	bf14      	ite	ne
 8012bc4:	2301      	movne	r3, #1
 8012bc6:	2300      	moveq	r3, #0
 8012bc8:	b2db      	uxtb	r3, r3
}
 8012bca:	4618      	mov	r0, r3
 8012bcc:	370c      	adds	r7, #12
 8012bce:	46bd      	mov	sp, r7
 8012bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bd4:	4770      	bx	lr
 8012bd6:	bf00      	nop
 8012bd8:	200003c4 	.word	0x200003c4

08012bdc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8012bdc:	b480      	push	{r7}
 8012bde:	b085      	sub	sp, #20
 8012be0:	af00      	add	r7, sp, #0
 8012be2:	6078      	str	r0, [r7, #4]
 8012be4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8012be6:	2300      	movs	r3, #0
 8012be8:	60fb      	str	r3, [r7, #12]
 8012bea:	e01f      	b.n	8012c2c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8012bec:	4a41      	ldr	r2, [pc, #260]	; (8012cf4 <inc_lock+0x118>)
 8012bee:	68fb      	ldr	r3, [r7, #12]
 8012bf0:	011b      	lsls	r3, r3, #4
 8012bf2:	4413      	add	r3, r2
 8012bf4:	681a      	ldr	r2, [r3, #0]
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	681b      	ldr	r3, [r3, #0]
 8012bfa:	429a      	cmp	r2, r3
 8012bfc:	d113      	bne.n	8012c26 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8012bfe:	4a3d      	ldr	r2, [pc, #244]	; (8012cf4 <inc_lock+0x118>)
 8012c00:	68fb      	ldr	r3, [r7, #12]
 8012c02:	011b      	lsls	r3, r3, #4
 8012c04:	4413      	add	r3, r2
 8012c06:	3304      	adds	r3, #4
 8012c08:	681a      	ldr	r2, [r3, #0]
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8012c0e:	429a      	cmp	r2, r3
 8012c10:	d109      	bne.n	8012c26 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8012c12:	4a38      	ldr	r2, [pc, #224]	; (8012cf4 <inc_lock+0x118>)
 8012c14:	68fb      	ldr	r3, [r7, #12]
 8012c16:	011b      	lsls	r3, r3, #4
 8012c18:	4413      	add	r3, r2
 8012c1a:	3308      	adds	r3, #8
 8012c1c:	681a      	ldr	r2, [r3, #0]
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8012c22:	429a      	cmp	r2, r3
 8012c24:	d006      	beq.n	8012c34 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8012c26:	68fb      	ldr	r3, [r7, #12]
 8012c28:	3301      	adds	r3, #1
 8012c2a:	60fb      	str	r3, [r7, #12]
 8012c2c:	68fb      	ldr	r3, [r7, #12]
 8012c2e:	2b01      	cmp	r3, #1
 8012c30:	d9dc      	bls.n	8012bec <inc_lock+0x10>
 8012c32:	e000      	b.n	8012c36 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8012c34:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8012c36:	68fb      	ldr	r3, [r7, #12]
 8012c38:	2b02      	cmp	r3, #2
 8012c3a:	d132      	bne.n	8012ca2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8012c3c:	2300      	movs	r3, #0
 8012c3e:	60fb      	str	r3, [r7, #12]
 8012c40:	e002      	b.n	8012c48 <inc_lock+0x6c>
 8012c42:	68fb      	ldr	r3, [r7, #12]
 8012c44:	3301      	adds	r3, #1
 8012c46:	60fb      	str	r3, [r7, #12]
 8012c48:	68fb      	ldr	r3, [r7, #12]
 8012c4a:	2b01      	cmp	r3, #1
 8012c4c:	d806      	bhi.n	8012c5c <inc_lock+0x80>
 8012c4e:	4a29      	ldr	r2, [pc, #164]	; (8012cf4 <inc_lock+0x118>)
 8012c50:	68fb      	ldr	r3, [r7, #12]
 8012c52:	011b      	lsls	r3, r3, #4
 8012c54:	4413      	add	r3, r2
 8012c56:	681b      	ldr	r3, [r3, #0]
 8012c58:	2b00      	cmp	r3, #0
 8012c5a:	d1f2      	bne.n	8012c42 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8012c5c:	68fb      	ldr	r3, [r7, #12]
 8012c5e:	2b02      	cmp	r3, #2
 8012c60:	d101      	bne.n	8012c66 <inc_lock+0x8a>
 8012c62:	2300      	movs	r3, #0
 8012c64:	e040      	b.n	8012ce8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	681a      	ldr	r2, [r3, #0]
 8012c6a:	4922      	ldr	r1, [pc, #136]	; (8012cf4 <inc_lock+0x118>)
 8012c6c:	68fb      	ldr	r3, [r7, #12]
 8012c6e:	011b      	lsls	r3, r3, #4
 8012c70:	440b      	add	r3, r1
 8012c72:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	689a      	ldr	r2, [r3, #8]
 8012c78:	491e      	ldr	r1, [pc, #120]	; (8012cf4 <inc_lock+0x118>)
 8012c7a:	68fb      	ldr	r3, [r7, #12]
 8012c7c:	011b      	lsls	r3, r3, #4
 8012c7e:	440b      	add	r3, r1
 8012c80:	3304      	adds	r3, #4
 8012c82:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	695a      	ldr	r2, [r3, #20]
 8012c88:	491a      	ldr	r1, [pc, #104]	; (8012cf4 <inc_lock+0x118>)
 8012c8a:	68fb      	ldr	r3, [r7, #12]
 8012c8c:	011b      	lsls	r3, r3, #4
 8012c8e:	440b      	add	r3, r1
 8012c90:	3308      	adds	r3, #8
 8012c92:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8012c94:	4a17      	ldr	r2, [pc, #92]	; (8012cf4 <inc_lock+0x118>)
 8012c96:	68fb      	ldr	r3, [r7, #12]
 8012c98:	011b      	lsls	r3, r3, #4
 8012c9a:	4413      	add	r3, r2
 8012c9c:	330c      	adds	r3, #12
 8012c9e:	2200      	movs	r2, #0
 8012ca0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8012ca2:	683b      	ldr	r3, [r7, #0]
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	d009      	beq.n	8012cbc <inc_lock+0xe0>
 8012ca8:	4a12      	ldr	r2, [pc, #72]	; (8012cf4 <inc_lock+0x118>)
 8012caa:	68fb      	ldr	r3, [r7, #12]
 8012cac:	011b      	lsls	r3, r3, #4
 8012cae:	4413      	add	r3, r2
 8012cb0:	330c      	adds	r3, #12
 8012cb2:	881b      	ldrh	r3, [r3, #0]
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d001      	beq.n	8012cbc <inc_lock+0xe0>
 8012cb8:	2300      	movs	r3, #0
 8012cba:	e015      	b.n	8012ce8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8012cbc:	683b      	ldr	r3, [r7, #0]
 8012cbe:	2b00      	cmp	r3, #0
 8012cc0:	d108      	bne.n	8012cd4 <inc_lock+0xf8>
 8012cc2:	4a0c      	ldr	r2, [pc, #48]	; (8012cf4 <inc_lock+0x118>)
 8012cc4:	68fb      	ldr	r3, [r7, #12]
 8012cc6:	011b      	lsls	r3, r3, #4
 8012cc8:	4413      	add	r3, r2
 8012cca:	330c      	adds	r3, #12
 8012ccc:	881b      	ldrh	r3, [r3, #0]
 8012cce:	3301      	adds	r3, #1
 8012cd0:	b29a      	uxth	r2, r3
 8012cd2:	e001      	b.n	8012cd8 <inc_lock+0xfc>
 8012cd4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012cd8:	4906      	ldr	r1, [pc, #24]	; (8012cf4 <inc_lock+0x118>)
 8012cda:	68fb      	ldr	r3, [r7, #12]
 8012cdc:	011b      	lsls	r3, r3, #4
 8012cde:	440b      	add	r3, r1
 8012ce0:	330c      	adds	r3, #12
 8012ce2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8012ce4:	68fb      	ldr	r3, [r7, #12]
 8012ce6:	3301      	adds	r3, #1
}
 8012ce8:	4618      	mov	r0, r3
 8012cea:	3714      	adds	r7, #20
 8012cec:	46bd      	mov	sp, r7
 8012cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cf2:	4770      	bx	lr
 8012cf4:	200003c4 	.word	0x200003c4

08012cf8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8012cf8:	b480      	push	{r7}
 8012cfa:	b085      	sub	sp, #20
 8012cfc:	af00      	add	r7, sp, #0
 8012cfe:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	3b01      	subs	r3, #1
 8012d04:	607b      	str	r3, [r7, #4]
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	2b01      	cmp	r3, #1
 8012d0a:	d825      	bhi.n	8012d58 <dec_lock+0x60>
		n = Files[i].ctr;
 8012d0c:	4a17      	ldr	r2, [pc, #92]	; (8012d6c <dec_lock+0x74>)
 8012d0e:	687b      	ldr	r3, [r7, #4]
 8012d10:	011b      	lsls	r3, r3, #4
 8012d12:	4413      	add	r3, r2
 8012d14:	330c      	adds	r3, #12
 8012d16:	881b      	ldrh	r3, [r3, #0]
 8012d18:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8012d1a:	89fb      	ldrh	r3, [r7, #14]
 8012d1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012d20:	d101      	bne.n	8012d26 <dec_lock+0x2e>
 8012d22:	2300      	movs	r3, #0
 8012d24:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8012d26:	89fb      	ldrh	r3, [r7, #14]
 8012d28:	2b00      	cmp	r3, #0
 8012d2a:	d002      	beq.n	8012d32 <dec_lock+0x3a>
 8012d2c:	89fb      	ldrh	r3, [r7, #14]
 8012d2e:	3b01      	subs	r3, #1
 8012d30:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8012d32:	4a0e      	ldr	r2, [pc, #56]	; (8012d6c <dec_lock+0x74>)
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	011b      	lsls	r3, r3, #4
 8012d38:	4413      	add	r3, r2
 8012d3a:	330c      	adds	r3, #12
 8012d3c:	89fa      	ldrh	r2, [r7, #14]
 8012d3e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8012d40:	89fb      	ldrh	r3, [r7, #14]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d105      	bne.n	8012d52 <dec_lock+0x5a>
 8012d46:	4a09      	ldr	r2, [pc, #36]	; (8012d6c <dec_lock+0x74>)
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	011b      	lsls	r3, r3, #4
 8012d4c:	4413      	add	r3, r2
 8012d4e:	2200      	movs	r2, #0
 8012d50:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8012d52:	2300      	movs	r3, #0
 8012d54:	737b      	strb	r3, [r7, #13]
 8012d56:	e001      	b.n	8012d5c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8012d58:	2302      	movs	r3, #2
 8012d5a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8012d5c:	7b7b      	ldrb	r3, [r7, #13]
}
 8012d5e:	4618      	mov	r0, r3
 8012d60:	3714      	adds	r7, #20
 8012d62:	46bd      	mov	sp, r7
 8012d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d68:	4770      	bx	lr
 8012d6a:	bf00      	nop
 8012d6c:	200003c4 	.word	0x200003c4

08012d70 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8012d70:	b480      	push	{r7}
 8012d72:	b085      	sub	sp, #20
 8012d74:	af00      	add	r7, sp, #0
 8012d76:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8012d78:	2300      	movs	r3, #0
 8012d7a:	60fb      	str	r3, [r7, #12]
 8012d7c:	e010      	b.n	8012da0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8012d7e:	4a0d      	ldr	r2, [pc, #52]	; (8012db4 <clear_lock+0x44>)
 8012d80:	68fb      	ldr	r3, [r7, #12]
 8012d82:	011b      	lsls	r3, r3, #4
 8012d84:	4413      	add	r3, r2
 8012d86:	681b      	ldr	r3, [r3, #0]
 8012d88:	687a      	ldr	r2, [r7, #4]
 8012d8a:	429a      	cmp	r2, r3
 8012d8c:	d105      	bne.n	8012d9a <clear_lock+0x2a>
 8012d8e:	4a09      	ldr	r2, [pc, #36]	; (8012db4 <clear_lock+0x44>)
 8012d90:	68fb      	ldr	r3, [r7, #12]
 8012d92:	011b      	lsls	r3, r3, #4
 8012d94:	4413      	add	r3, r2
 8012d96:	2200      	movs	r2, #0
 8012d98:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8012d9a:	68fb      	ldr	r3, [r7, #12]
 8012d9c:	3301      	adds	r3, #1
 8012d9e:	60fb      	str	r3, [r7, #12]
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	2b01      	cmp	r3, #1
 8012da4:	d9eb      	bls.n	8012d7e <clear_lock+0xe>
	}
}
 8012da6:	bf00      	nop
 8012da8:	3714      	adds	r7, #20
 8012daa:	46bd      	mov	sp, r7
 8012dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012db0:	4770      	bx	lr
 8012db2:	bf00      	nop
 8012db4:	200003c4 	.word	0x200003c4

08012db8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8012db8:	b580      	push	{r7, lr}
 8012dba:	b086      	sub	sp, #24
 8012dbc:	af00      	add	r7, sp, #0
 8012dbe:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8012dc0:	2300      	movs	r3, #0
 8012dc2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	78db      	ldrb	r3, [r3, #3]
 8012dc8:	2b00      	cmp	r3, #0
 8012dca:	d034      	beq.n	8012e36 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012dd0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	7858      	ldrb	r0, [r3, #1]
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8012ddc:	2301      	movs	r3, #1
 8012dde:	697a      	ldr	r2, [r7, #20]
 8012de0:	f7ff fd10 	bl	8012804 <disk_write>
 8012de4:	4603      	mov	r3, r0
 8012de6:	2b00      	cmp	r3, #0
 8012de8:	d002      	beq.n	8012df0 <sync_window+0x38>
			res = FR_DISK_ERR;
 8012dea:	2301      	movs	r3, #1
 8012dec:	73fb      	strb	r3, [r7, #15]
 8012dee:	e022      	b.n	8012e36 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	2200      	movs	r2, #0
 8012df4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012dfa:	697a      	ldr	r2, [r7, #20]
 8012dfc:	1ad2      	subs	r2, r2, r3
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	69db      	ldr	r3, [r3, #28]
 8012e02:	429a      	cmp	r2, r3
 8012e04:	d217      	bcs.n	8012e36 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	789b      	ldrb	r3, [r3, #2]
 8012e0a:	613b      	str	r3, [r7, #16]
 8012e0c:	e010      	b.n	8012e30 <sync_window+0x78>
					wsect += fs->fsize;
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	69db      	ldr	r3, [r3, #28]
 8012e12:	697a      	ldr	r2, [r7, #20]
 8012e14:	4413      	add	r3, r2
 8012e16:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	7858      	ldrb	r0, [r3, #1]
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8012e22:	2301      	movs	r3, #1
 8012e24:	697a      	ldr	r2, [r7, #20]
 8012e26:	f7ff fced 	bl	8012804 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8012e2a:	693b      	ldr	r3, [r7, #16]
 8012e2c:	3b01      	subs	r3, #1
 8012e2e:	613b      	str	r3, [r7, #16]
 8012e30:	693b      	ldr	r3, [r7, #16]
 8012e32:	2b01      	cmp	r3, #1
 8012e34:	d8eb      	bhi.n	8012e0e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8012e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e38:	4618      	mov	r0, r3
 8012e3a:	3718      	adds	r7, #24
 8012e3c:	46bd      	mov	sp, r7
 8012e3e:	bd80      	pop	{r7, pc}

08012e40 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8012e40:	b580      	push	{r7, lr}
 8012e42:	b084      	sub	sp, #16
 8012e44:	af00      	add	r7, sp, #0
 8012e46:	6078      	str	r0, [r7, #4]
 8012e48:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8012e4a:	2300      	movs	r3, #0
 8012e4c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012e52:	683a      	ldr	r2, [r7, #0]
 8012e54:	429a      	cmp	r2, r3
 8012e56:	d01b      	beq.n	8012e90 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8012e58:	6878      	ldr	r0, [r7, #4]
 8012e5a:	f7ff ffad 	bl	8012db8 <sync_window>
 8012e5e:	4603      	mov	r3, r0
 8012e60:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8012e62:	7bfb      	ldrb	r3, [r7, #15]
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d113      	bne.n	8012e90 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	7858      	ldrb	r0, [r3, #1]
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8012e72:	2301      	movs	r3, #1
 8012e74:	683a      	ldr	r2, [r7, #0]
 8012e76:	f7ff fca5 	bl	80127c4 <disk_read>
 8012e7a:	4603      	mov	r3, r0
 8012e7c:	2b00      	cmp	r3, #0
 8012e7e:	d004      	beq.n	8012e8a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8012e80:	f04f 33ff 	mov.w	r3, #4294967295
 8012e84:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8012e86:	2301      	movs	r3, #1
 8012e88:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8012e8a:	687b      	ldr	r3, [r7, #4]
 8012e8c:	683a      	ldr	r2, [r7, #0]
 8012e8e:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8012e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e92:	4618      	mov	r0, r3
 8012e94:	3710      	adds	r7, #16
 8012e96:	46bd      	mov	sp, r7
 8012e98:	bd80      	pop	{r7, pc}
	...

08012e9c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8012e9c:	b580      	push	{r7, lr}
 8012e9e:	b084      	sub	sp, #16
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8012ea4:	6878      	ldr	r0, [r7, #4]
 8012ea6:	f7ff ff87 	bl	8012db8 <sync_window>
 8012eaa:	4603      	mov	r3, r0
 8012eac:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8012eae:	7bfb      	ldrb	r3, [r7, #15]
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	d158      	bne.n	8012f66 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	781b      	ldrb	r3, [r3, #0]
 8012eb8:	2b03      	cmp	r3, #3
 8012eba:	d148      	bne.n	8012f4e <sync_fs+0xb2>
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	791b      	ldrb	r3, [r3, #4]
 8012ec0:	2b01      	cmp	r3, #1
 8012ec2:	d144      	bne.n	8012f4e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	3334      	adds	r3, #52	; 0x34
 8012ec8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012ecc:	2100      	movs	r1, #0
 8012ece:	4618      	mov	r0, r3
 8012ed0:	f7ff fd79 	bl	80129c6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	3334      	adds	r3, #52	; 0x34
 8012ed8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012edc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8012ee0:	4618      	mov	r0, r3
 8012ee2:	f7ff fd08 	bl	80128f6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	3334      	adds	r3, #52	; 0x34
 8012eea:	4921      	ldr	r1, [pc, #132]	; (8012f70 <sync_fs+0xd4>)
 8012eec:	4618      	mov	r0, r3
 8012eee:	f7ff fd1d 	bl	801292c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	3334      	adds	r3, #52	; 0x34
 8012ef6:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8012efa:	491e      	ldr	r1, [pc, #120]	; (8012f74 <sync_fs+0xd8>)
 8012efc:	4618      	mov	r0, r3
 8012efe:	f7ff fd15 	bl	801292c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	3334      	adds	r3, #52	; 0x34
 8012f06:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	695b      	ldr	r3, [r3, #20]
 8012f0e:	4619      	mov	r1, r3
 8012f10:	4610      	mov	r0, r2
 8012f12:	f7ff fd0b 	bl	801292c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	3334      	adds	r3, #52	; 0x34
 8012f1a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	691b      	ldr	r3, [r3, #16]
 8012f22:	4619      	mov	r1, r3
 8012f24:	4610      	mov	r0, r2
 8012f26:	f7ff fd01 	bl	801292c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	6a1b      	ldr	r3, [r3, #32]
 8012f2e:	1c5a      	adds	r2, r3, #1
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	7858      	ldrb	r0, [r3, #1]
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012f42:	2301      	movs	r3, #1
 8012f44:	f7ff fc5e 	bl	8012804 <disk_write>
			fs->fsi_flag = 0;
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	2200      	movs	r2, #0
 8012f4c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	785b      	ldrb	r3, [r3, #1]
 8012f52:	2200      	movs	r2, #0
 8012f54:	2100      	movs	r1, #0
 8012f56:	4618      	mov	r0, r3
 8012f58:	f7ff fc74 	bl	8012844 <disk_ioctl>
 8012f5c:	4603      	mov	r3, r0
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d001      	beq.n	8012f66 <sync_fs+0xca>
 8012f62:	2301      	movs	r3, #1
 8012f64:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8012f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f68:	4618      	mov	r0, r3
 8012f6a:	3710      	adds	r7, #16
 8012f6c:	46bd      	mov	sp, r7
 8012f6e:	bd80      	pop	{r7, pc}
 8012f70:	41615252 	.word	0x41615252
 8012f74:	61417272 	.word	0x61417272

08012f78 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8012f78:	b480      	push	{r7}
 8012f7a:	b083      	sub	sp, #12
 8012f7c:	af00      	add	r7, sp, #0
 8012f7e:	6078      	str	r0, [r7, #4]
 8012f80:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8012f82:	683b      	ldr	r3, [r7, #0]
 8012f84:	3b02      	subs	r3, #2
 8012f86:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	699b      	ldr	r3, [r3, #24]
 8012f8c:	3b02      	subs	r3, #2
 8012f8e:	683a      	ldr	r2, [r7, #0]
 8012f90:	429a      	cmp	r2, r3
 8012f92:	d301      	bcc.n	8012f98 <clust2sect+0x20>
 8012f94:	2300      	movs	r3, #0
 8012f96:	e008      	b.n	8012faa <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	895b      	ldrh	r3, [r3, #10]
 8012f9c:	461a      	mov	r2, r3
 8012f9e:	683b      	ldr	r3, [r7, #0]
 8012fa0:	fb03 f202 	mul.w	r2, r3, r2
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012fa8:	4413      	add	r3, r2
}
 8012faa:	4618      	mov	r0, r3
 8012fac:	370c      	adds	r7, #12
 8012fae:	46bd      	mov	sp, r7
 8012fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fb4:	4770      	bx	lr

08012fb6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8012fb6:	b580      	push	{r7, lr}
 8012fb8:	b086      	sub	sp, #24
 8012fba:	af00      	add	r7, sp, #0
 8012fbc:	6078      	str	r0, [r7, #4]
 8012fbe:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	681b      	ldr	r3, [r3, #0]
 8012fc4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8012fc6:	683b      	ldr	r3, [r7, #0]
 8012fc8:	2b01      	cmp	r3, #1
 8012fca:	d904      	bls.n	8012fd6 <get_fat+0x20>
 8012fcc:	693b      	ldr	r3, [r7, #16]
 8012fce:	699b      	ldr	r3, [r3, #24]
 8012fd0:	683a      	ldr	r2, [r7, #0]
 8012fd2:	429a      	cmp	r2, r3
 8012fd4:	d302      	bcc.n	8012fdc <get_fat+0x26>
		val = 1;	/* Internal error */
 8012fd6:	2301      	movs	r3, #1
 8012fd8:	617b      	str	r3, [r7, #20]
 8012fda:	e08c      	b.n	80130f6 <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8012fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8012fe0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8012fe2:	693b      	ldr	r3, [r7, #16]
 8012fe4:	781b      	ldrb	r3, [r3, #0]
 8012fe6:	2b02      	cmp	r3, #2
 8012fe8:	d045      	beq.n	8013076 <get_fat+0xc0>
 8012fea:	2b03      	cmp	r3, #3
 8012fec:	d05d      	beq.n	80130aa <get_fat+0xf4>
 8012fee:	2b01      	cmp	r3, #1
 8012ff0:	d177      	bne.n	80130e2 <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8012ff2:	683b      	ldr	r3, [r7, #0]
 8012ff4:	60fb      	str	r3, [r7, #12]
 8012ff6:	68fb      	ldr	r3, [r7, #12]
 8012ff8:	085b      	lsrs	r3, r3, #1
 8012ffa:	68fa      	ldr	r2, [r7, #12]
 8012ffc:	4413      	add	r3, r2
 8012ffe:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013000:	693b      	ldr	r3, [r7, #16]
 8013002:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013004:	68fb      	ldr	r3, [r7, #12]
 8013006:	0a5b      	lsrs	r3, r3, #9
 8013008:	4413      	add	r3, r2
 801300a:	4619      	mov	r1, r3
 801300c:	6938      	ldr	r0, [r7, #16]
 801300e:	f7ff ff17 	bl	8012e40 <move_window>
 8013012:	4603      	mov	r3, r0
 8013014:	2b00      	cmp	r3, #0
 8013016:	d167      	bne.n	80130e8 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	1c5a      	adds	r2, r3, #1
 801301c:	60fa      	str	r2, [r7, #12]
 801301e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013022:	693a      	ldr	r2, [r7, #16]
 8013024:	4413      	add	r3, r2
 8013026:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801302a:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801302c:	693b      	ldr	r3, [r7, #16]
 801302e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013030:	68fb      	ldr	r3, [r7, #12]
 8013032:	0a5b      	lsrs	r3, r3, #9
 8013034:	4413      	add	r3, r2
 8013036:	4619      	mov	r1, r3
 8013038:	6938      	ldr	r0, [r7, #16]
 801303a:	f7ff ff01 	bl	8012e40 <move_window>
 801303e:	4603      	mov	r3, r0
 8013040:	2b00      	cmp	r3, #0
 8013042:	d153      	bne.n	80130ec <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801304a:	693a      	ldr	r2, [r7, #16]
 801304c:	4413      	add	r3, r2
 801304e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013052:	021b      	lsls	r3, r3, #8
 8013054:	461a      	mov	r2, r3
 8013056:	68bb      	ldr	r3, [r7, #8]
 8013058:	4313      	orrs	r3, r2
 801305a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801305c:	683b      	ldr	r3, [r7, #0]
 801305e:	f003 0301 	and.w	r3, r3, #1
 8013062:	2b00      	cmp	r3, #0
 8013064:	d002      	beq.n	801306c <get_fat+0xb6>
 8013066:	68bb      	ldr	r3, [r7, #8]
 8013068:	091b      	lsrs	r3, r3, #4
 801306a:	e002      	b.n	8013072 <get_fat+0xbc>
 801306c:	68bb      	ldr	r3, [r7, #8]
 801306e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013072:	617b      	str	r3, [r7, #20]
			break;
 8013074:	e03f      	b.n	80130f6 <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8013076:	693b      	ldr	r3, [r7, #16]
 8013078:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801307a:	683b      	ldr	r3, [r7, #0]
 801307c:	0a1b      	lsrs	r3, r3, #8
 801307e:	4413      	add	r3, r2
 8013080:	4619      	mov	r1, r3
 8013082:	6938      	ldr	r0, [r7, #16]
 8013084:	f7ff fedc 	bl	8012e40 <move_window>
 8013088:	4603      	mov	r3, r0
 801308a:	2b00      	cmp	r3, #0
 801308c:	d130      	bne.n	80130f0 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 801308e:	693b      	ldr	r3, [r7, #16]
 8013090:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013094:	683b      	ldr	r3, [r7, #0]
 8013096:	005b      	lsls	r3, r3, #1
 8013098:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 801309c:	4413      	add	r3, r2
 801309e:	4618      	mov	r0, r3
 80130a0:	f7ff fbee 	bl	8012880 <ld_word>
 80130a4:	4603      	mov	r3, r0
 80130a6:	617b      	str	r3, [r7, #20]
			break;
 80130a8:	e025      	b.n	80130f6 <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80130aa:	693b      	ldr	r3, [r7, #16]
 80130ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80130ae:	683b      	ldr	r3, [r7, #0]
 80130b0:	09db      	lsrs	r3, r3, #7
 80130b2:	4413      	add	r3, r2
 80130b4:	4619      	mov	r1, r3
 80130b6:	6938      	ldr	r0, [r7, #16]
 80130b8:	f7ff fec2 	bl	8012e40 <move_window>
 80130bc:	4603      	mov	r3, r0
 80130be:	2b00      	cmp	r3, #0
 80130c0:	d118      	bne.n	80130f4 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80130c2:	693b      	ldr	r3, [r7, #16]
 80130c4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80130c8:	683b      	ldr	r3, [r7, #0]
 80130ca:	009b      	lsls	r3, r3, #2
 80130cc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80130d0:	4413      	add	r3, r2
 80130d2:	4618      	mov	r0, r3
 80130d4:	f7ff fbec 	bl	80128b0 <ld_dword>
 80130d8:	4603      	mov	r3, r0
 80130da:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80130de:	617b      	str	r3, [r7, #20]
			break;
 80130e0:	e009      	b.n	80130f6 <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80130e2:	2301      	movs	r3, #1
 80130e4:	617b      	str	r3, [r7, #20]
 80130e6:	e006      	b.n	80130f6 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80130e8:	bf00      	nop
 80130ea:	e004      	b.n	80130f6 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80130ec:	bf00      	nop
 80130ee:	e002      	b.n	80130f6 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80130f0:	bf00      	nop
 80130f2:	e000      	b.n	80130f6 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80130f4:	bf00      	nop
		}
	}

	return val;
 80130f6:	697b      	ldr	r3, [r7, #20]
}
 80130f8:	4618      	mov	r0, r3
 80130fa:	3718      	adds	r7, #24
 80130fc:	46bd      	mov	sp, r7
 80130fe:	bd80      	pop	{r7, pc}

08013100 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8013100:	b590      	push	{r4, r7, lr}
 8013102:	b089      	sub	sp, #36	; 0x24
 8013104:	af00      	add	r7, sp, #0
 8013106:	60f8      	str	r0, [r7, #12]
 8013108:	60b9      	str	r1, [r7, #8]
 801310a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 801310c:	2302      	movs	r3, #2
 801310e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8013110:	68bb      	ldr	r3, [r7, #8]
 8013112:	2b01      	cmp	r3, #1
 8013114:	f240 80d6 	bls.w	80132c4 <put_fat+0x1c4>
 8013118:	68fb      	ldr	r3, [r7, #12]
 801311a:	699b      	ldr	r3, [r3, #24]
 801311c:	68ba      	ldr	r2, [r7, #8]
 801311e:	429a      	cmp	r2, r3
 8013120:	f080 80d0 	bcs.w	80132c4 <put_fat+0x1c4>
		switch (fs->fs_type) {
 8013124:	68fb      	ldr	r3, [r7, #12]
 8013126:	781b      	ldrb	r3, [r3, #0]
 8013128:	2b02      	cmp	r3, #2
 801312a:	d073      	beq.n	8013214 <put_fat+0x114>
 801312c:	2b03      	cmp	r3, #3
 801312e:	f000 8091 	beq.w	8013254 <put_fat+0x154>
 8013132:	2b01      	cmp	r3, #1
 8013134:	f040 80c6 	bne.w	80132c4 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8013138:	68bb      	ldr	r3, [r7, #8]
 801313a:	61bb      	str	r3, [r7, #24]
 801313c:	69bb      	ldr	r3, [r7, #24]
 801313e:	085b      	lsrs	r3, r3, #1
 8013140:	69ba      	ldr	r2, [r7, #24]
 8013142:	4413      	add	r3, r2
 8013144:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8013146:	68fb      	ldr	r3, [r7, #12]
 8013148:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801314a:	69bb      	ldr	r3, [r7, #24]
 801314c:	0a5b      	lsrs	r3, r3, #9
 801314e:	4413      	add	r3, r2
 8013150:	4619      	mov	r1, r3
 8013152:	68f8      	ldr	r0, [r7, #12]
 8013154:	f7ff fe74 	bl	8012e40 <move_window>
 8013158:	4603      	mov	r3, r0
 801315a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801315c:	7ffb      	ldrb	r3, [r7, #31]
 801315e:	2b00      	cmp	r3, #0
 8013160:	f040 80a9 	bne.w	80132b6 <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 8013164:	68fb      	ldr	r3, [r7, #12]
 8013166:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801316a:	69bb      	ldr	r3, [r7, #24]
 801316c:	1c59      	adds	r1, r3, #1
 801316e:	61b9      	str	r1, [r7, #24]
 8013170:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013174:	4413      	add	r3, r2
 8013176:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8013178:	68bb      	ldr	r3, [r7, #8]
 801317a:	f003 0301 	and.w	r3, r3, #1
 801317e:	2b00      	cmp	r3, #0
 8013180:	d00d      	beq.n	801319e <put_fat+0x9e>
 8013182:	697b      	ldr	r3, [r7, #20]
 8013184:	781b      	ldrb	r3, [r3, #0]
 8013186:	b25b      	sxtb	r3, r3
 8013188:	f003 030f 	and.w	r3, r3, #15
 801318c:	b25a      	sxtb	r2, r3
 801318e:	687b      	ldr	r3, [r7, #4]
 8013190:	b2db      	uxtb	r3, r3
 8013192:	011b      	lsls	r3, r3, #4
 8013194:	b25b      	sxtb	r3, r3
 8013196:	4313      	orrs	r3, r2
 8013198:	b25b      	sxtb	r3, r3
 801319a:	b2db      	uxtb	r3, r3
 801319c:	e001      	b.n	80131a2 <put_fat+0xa2>
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	b2db      	uxtb	r3, r3
 80131a2:	697a      	ldr	r2, [r7, #20]
 80131a4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80131a6:	68fb      	ldr	r3, [r7, #12]
 80131a8:	2201      	movs	r2, #1
 80131aa:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80131ac:	68fb      	ldr	r3, [r7, #12]
 80131ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80131b0:	69bb      	ldr	r3, [r7, #24]
 80131b2:	0a5b      	lsrs	r3, r3, #9
 80131b4:	4413      	add	r3, r2
 80131b6:	4619      	mov	r1, r3
 80131b8:	68f8      	ldr	r0, [r7, #12]
 80131ba:	f7ff fe41 	bl	8012e40 <move_window>
 80131be:	4603      	mov	r3, r0
 80131c0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80131c2:	7ffb      	ldrb	r3, [r7, #31]
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d178      	bne.n	80132ba <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 80131c8:	68fb      	ldr	r3, [r7, #12]
 80131ca:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80131ce:	69bb      	ldr	r3, [r7, #24]
 80131d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80131d4:	4413      	add	r3, r2
 80131d6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80131d8:	68bb      	ldr	r3, [r7, #8]
 80131da:	f003 0301 	and.w	r3, r3, #1
 80131de:	2b00      	cmp	r3, #0
 80131e0:	d003      	beq.n	80131ea <put_fat+0xea>
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	091b      	lsrs	r3, r3, #4
 80131e6:	b2db      	uxtb	r3, r3
 80131e8:	e00e      	b.n	8013208 <put_fat+0x108>
 80131ea:	697b      	ldr	r3, [r7, #20]
 80131ec:	781b      	ldrb	r3, [r3, #0]
 80131ee:	b25b      	sxtb	r3, r3
 80131f0:	f023 030f 	bic.w	r3, r3, #15
 80131f4:	b25a      	sxtb	r2, r3
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	0a1b      	lsrs	r3, r3, #8
 80131fa:	b25b      	sxtb	r3, r3
 80131fc:	f003 030f 	and.w	r3, r3, #15
 8013200:	b25b      	sxtb	r3, r3
 8013202:	4313      	orrs	r3, r2
 8013204:	b25b      	sxtb	r3, r3
 8013206:	b2db      	uxtb	r3, r3
 8013208:	697a      	ldr	r2, [r7, #20]
 801320a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801320c:	68fb      	ldr	r3, [r7, #12]
 801320e:	2201      	movs	r2, #1
 8013210:	70da      	strb	r2, [r3, #3]
			break;
 8013212:	e057      	b.n	80132c4 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8013214:	68fb      	ldr	r3, [r7, #12]
 8013216:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013218:	68bb      	ldr	r3, [r7, #8]
 801321a:	0a1b      	lsrs	r3, r3, #8
 801321c:	4413      	add	r3, r2
 801321e:	4619      	mov	r1, r3
 8013220:	68f8      	ldr	r0, [r7, #12]
 8013222:	f7ff fe0d 	bl	8012e40 <move_window>
 8013226:	4603      	mov	r3, r0
 8013228:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801322a:	7ffb      	ldrb	r3, [r7, #31]
 801322c:	2b00      	cmp	r3, #0
 801322e:	d146      	bne.n	80132be <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8013230:	68fb      	ldr	r3, [r7, #12]
 8013232:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013236:	68bb      	ldr	r3, [r7, #8]
 8013238:	005b      	lsls	r3, r3, #1
 801323a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 801323e:	4413      	add	r3, r2
 8013240:	687a      	ldr	r2, [r7, #4]
 8013242:	b292      	uxth	r2, r2
 8013244:	4611      	mov	r1, r2
 8013246:	4618      	mov	r0, r3
 8013248:	f7ff fb55 	bl	80128f6 <st_word>
			fs->wflag = 1;
 801324c:	68fb      	ldr	r3, [r7, #12]
 801324e:	2201      	movs	r2, #1
 8013250:	70da      	strb	r2, [r3, #3]
			break;
 8013252:	e037      	b.n	80132c4 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8013254:	68fb      	ldr	r3, [r7, #12]
 8013256:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013258:	68bb      	ldr	r3, [r7, #8]
 801325a:	09db      	lsrs	r3, r3, #7
 801325c:	4413      	add	r3, r2
 801325e:	4619      	mov	r1, r3
 8013260:	68f8      	ldr	r0, [r7, #12]
 8013262:	f7ff fded 	bl	8012e40 <move_window>
 8013266:	4603      	mov	r3, r0
 8013268:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801326a:	7ffb      	ldrb	r3, [r7, #31]
 801326c:	2b00      	cmp	r3, #0
 801326e:	d128      	bne.n	80132c2 <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8013270:	687b      	ldr	r3, [r7, #4]
 8013272:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8013276:	68fb      	ldr	r3, [r7, #12]
 8013278:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801327c:	68bb      	ldr	r3, [r7, #8]
 801327e:	009b      	lsls	r3, r3, #2
 8013280:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8013284:	4413      	add	r3, r2
 8013286:	4618      	mov	r0, r3
 8013288:	f7ff fb12 	bl	80128b0 <ld_dword>
 801328c:	4603      	mov	r3, r0
 801328e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8013292:	4323      	orrs	r3, r4
 8013294:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8013296:	68fb      	ldr	r3, [r7, #12]
 8013298:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801329c:	68bb      	ldr	r3, [r7, #8]
 801329e:	009b      	lsls	r3, r3, #2
 80132a0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80132a4:	4413      	add	r3, r2
 80132a6:	6879      	ldr	r1, [r7, #4]
 80132a8:	4618      	mov	r0, r3
 80132aa:	f7ff fb3f 	bl	801292c <st_dword>
			fs->wflag = 1;
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	2201      	movs	r2, #1
 80132b2:	70da      	strb	r2, [r3, #3]
			break;
 80132b4:	e006      	b.n	80132c4 <put_fat+0x1c4>
			if (res != FR_OK) break;
 80132b6:	bf00      	nop
 80132b8:	e004      	b.n	80132c4 <put_fat+0x1c4>
			if (res != FR_OK) break;
 80132ba:	bf00      	nop
 80132bc:	e002      	b.n	80132c4 <put_fat+0x1c4>
			if (res != FR_OK) break;
 80132be:	bf00      	nop
 80132c0:	e000      	b.n	80132c4 <put_fat+0x1c4>
			if (res != FR_OK) break;
 80132c2:	bf00      	nop
		}
	}
	return res;
 80132c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80132c6:	4618      	mov	r0, r3
 80132c8:	3724      	adds	r7, #36	; 0x24
 80132ca:	46bd      	mov	sp, r7
 80132cc:	bd90      	pop	{r4, r7, pc}

080132ce <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80132ce:	b580      	push	{r7, lr}
 80132d0:	b088      	sub	sp, #32
 80132d2:	af00      	add	r7, sp, #0
 80132d4:	60f8      	str	r0, [r7, #12]
 80132d6:	60b9      	str	r1, [r7, #8]
 80132d8:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80132da:	2300      	movs	r3, #0
 80132dc:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80132de:	68fb      	ldr	r3, [r7, #12]
 80132e0:	681b      	ldr	r3, [r3, #0]
 80132e2:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80132e4:	68bb      	ldr	r3, [r7, #8]
 80132e6:	2b01      	cmp	r3, #1
 80132e8:	d904      	bls.n	80132f4 <remove_chain+0x26>
 80132ea:	69bb      	ldr	r3, [r7, #24]
 80132ec:	699b      	ldr	r3, [r3, #24]
 80132ee:	68ba      	ldr	r2, [r7, #8]
 80132f0:	429a      	cmp	r2, r3
 80132f2:	d301      	bcc.n	80132f8 <remove_chain+0x2a>
 80132f4:	2302      	movs	r3, #2
 80132f6:	e04b      	b.n	8013390 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80132f8:	687b      	ldr	r3, [r7, #4]
 80132fa:	2b00      	cmp	r3, #0
 80132fc:	d00c      	beq.n	8013318 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80132fe:	f04f 32ff 	mov.w	r2, #4294967295
 8013302:	6879      	ldr	r1, [r7, #4]
 8013304:	69b8      	ldr	r0, [r7, #24]
 8013306:	f7ff fefb 	bl	8013100 <put_fat>
 801330a:	4603      	mov	r3, r0
 801330c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 801330e:	7ffb      	ldrb	r3, [r7, #31]
 8013310:	2b00      	cmp	r3, #0
 8013312:	d001      	beq.n	8013318 <remove_chain+0x4a>
 8013314:	7ffb      	ldrb	r3, [r7, #31]
 8013316:	e03b      	b.n	8013390 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8013318:	68b9      	ldr	r1, [r7, #8]
 801331a:	68f8      	ldr	r0, [r7, #12]
 801331c:	f7ff fe4b 	bl	8012fb6 <get_fat>
 8013320:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8013322:	697b      	ldr	r3, [r7, #20]
 8013324:	2b00      	cmp	r3, #0
 8013326:	d031      	beq.n	801338c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8013328:	697b      	ldr	r3, [r7, #20]
 801332a:	2b01      	cmp	r3, #1
 801332c:	d101      	bne.n	8013332 <remove_chain+0x64>
 801332e:	2302      	movs	r3, #2
 8013330:	e02e      	b.n	8013390 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8013332:	697b      	ldr	r3, [r7, #20]
 8013334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013338:	d101      	bne.n	801333e <remove_chain+0x70>
 801333a:	2301      	movs	r3, #1
 801333c:	e028      	b.n	8013390 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 801333e:	2200      	movs	r2, #0
 8013340:	68b9      	ldr	r1, [r7, #8]
 8013342:	69b8      	ldr	r0, [r7, #24]
 8013344:	f7ff fedc 	bl	8013100 <put_fat>
 8013348:	4603      	mov	r3, r0
 801334a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 801334c:	7ffb      	ldrb	r3, [r7, #31]
 801334e:	2b00      	cmp	r3, #0
 8013350:	d001      	beq.n	8013356 <remove_chain+0x88>
 8013352:	7ffb      	ldrb	r3, [r7, #31]
 8013354:	e01c      	b.n	8013390 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8013356:	69bb      	ldr	r3, [r7, #24]
 8013358:	695a      	ldr	r2, [r3, #20]
 801335a:	69bb      	ldr	r3, [r7, #24]
 801335c:	699b      	ldr	r3, [r3, #24]
 801335e:	3b02      	subs	r3, #2
 8013360:	429a      	cmp	r2, r3
 8013362:	d20b      	bcs.n	801337c <remove_chain+0xae>
			fs->free_clst++;
 8013364:	69bb      	ldr	r3, [r7, #24]
 8013366:	695b      	ldr	r3, [r3, #20]
 8013368:	1c5a      	adds	r2, r3, #1
 801336a:	69bb      	ldr	r3, [r7, #24]
 801336c:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 801336e:	69bb      	ldr	r3, [r7, #24]
 8013370:	791b      	ldrb	r3, [r3, #4]
 8013372:	f043 0301 	orr.w	r3, r3, #1
 8013376:	b2da      	uxtb	r2, r3
 8013378:	69bb      	ldr	r3, [r7, #24]
 801337a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 801337c:	697b      	ldr	r3, [r7, #20]
 801337e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8013380:	69bb      	ldr	r3, [r7, #24]
 8013382:	699b      	ldr	r3, [r3, #24]
 8013384:	68ba      	ldr	r2, [r7, #8]
 8013386:	429a      	cmp	r2, r3
 8013388:	d3c6      	bcc.n	8013318 <remove_chain+0x4a>
 801338a:	e000      	b.n	801338e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 801338c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 801338e:	2300      	movs	r3, #0
}
 8013390:	4618      	mov	r0, r3
 8013392:	3720      	adds	r7, #32
 8013394:	46bd      	mov	sp, r7
 8013396:	bd80      	pop	{r7, pc}

08013398 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8013398:	b580      	push	{r7, lr}
 801339a:	b088      	sub	sp, #32
 801339c:	af00      	add	r7, sp, #0
 801339e:	6078      	str	r0, [r7, #4]
 80133a0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	681b      	ldr	r3, [r3, #0]
 80133a6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80133a8:	683b      	ldr	r3, [r7, #0]
 80133aa:	2b00      	cmp	r3, #0
 80133ac:	d10d      	bne.n	80133ca <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80133ae:	693b      	ldr	r3, [r7, #16]
 80133b0:	691b      	ldr	r3, [r3, #16]
 80133b2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80133b4:	69bb      	ldr	r3, [r7, #24]
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	d004      	beq.n	80133c4 <create_chain+0x2c>
 80133ba:	693b      	ldr	r3, [r7, #16]
 80133bc:	699b      	ldr	r3, [r3, #24]
 80133be:	69ba      	ldr	r2, [r7, #24]
 80133c0:	429a      	cmp	r2, r3
 80133c2:	d31b      	bcc.n	80133fc <create_chain+0x64>
 80133c4:	2301      	movs	r3, #1
 80133c6:	61bb      	str	r3, [r7, #24]
 80133c8:	e018      	b.n	80133fc <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80133ca:	6839      	ldr	r1, [r7, #0]
 80133cc:	6878      	ldr	r0, [r7, #4]
 80133ce:	f7ff fdf2 	bl	8012fb6 <get_fat>
 80133d2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80133d4:	68fb      	ldr	r3, [r7, #12]
 80133d6:	2b01      	cmp	r3, #1
 80133d8:	d801      	bhi.n	80133de <create_chain+0x46>
 80133da:	2301      	movs	r3, #1
 80133dc:	e070      	b.n	80134c0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80133e4:	d101      	bne.n	80133ea <create_chain+0x52>
 80133e6:	68fb      	ldr	r3, [r7, #12]
 80133e8:	e06a      	b.n	80134c0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80133ea:	693b      	ldr	r3, [r7, #16]
 80133ec:	699b      	ldr	r3, [r3, #24]
 80133ee:	68fa      	ldr	r2, [r7, #12]
 80133f0:	429a      	cmp	r2, r3
 80133f2:	d201      	bcs.n	80133f8 <create_chain+0x60>
 80133f4:	68fb      	ldr	r3, [r7, #12]
 80133f6:	e063      	b.n	80134c0 <create_chain+0x128>
		scl = clst;
 80133f8:	683b      	ldr	r3, [r7, #0]
 80133fa:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80133fc:	69bb      	ldr	r3, [r7, #24]
 80133fe:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8013400:	69fb      	ldr	r3, [r7, #28]
 8013402:	3301      	adds	r3, #1
 8013404:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8013406:	693b      	ldr	r3, [r7, #16]
 8013408:	699b      	ldr	r3, [r3, #24]
 801340a:	69fa      	ldr	r2, [r7, #28]
 801340c:	429a      	cmp	r2, r3
 801340e:	d307      	bcc.n	8013420 <create_chain+0x88>
				ncl = 2;
 8013410:	2302      	movs	r3, #2
 8013412:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8013414:	69fa      	ldr	r2, [r7, #28]
 8013416:	69bb      	ldr	r3, [r7, #24]
 8013418:	429a      	cmp	r2, r3
 801341a:	d901      	bls.n	8013420 <create_chain+0x88>
 801341c:	2300      	movs	r3, #0
 801341e:	e04f      	b.n	80134c0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8013420:	69f9      	ldr	r1, [r7, #28]
 8013422:	6878      	ldr	r0, [r7, #4]
 8013424:	f7ff fdc7 	bl	8012fb6 <get_fat>
 8013428:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 801342a:	68fb      	ldr	r3, [r7, #12]
 801342c:	2b00      	cmp	r3, #0
 801342e:	d00e      	beq.n	801344e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8013430:	68fb      	ldr	r3, [r7, #12]
 8013432:	2b01      	cmp	r3, #1
 8013434:	d003      	beq.n	801343e <create_chain+0xa6>
 8013436:	68fb      	ldr	r3, [r7, #12]
 8013438:	f1b3 3fff 	cmp.w	r3, #4294967295
 801343c:	d101      	bne.n	8013442 <create_chain+0xaa>
 801343e:	68fb      	ldr	r3, [r7, #12]
 8013440:	e03e      	b.n	80134c0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8013442:	69fa      	ldr	r2, [r7, #28]
 8013444:	69bb      	ldr	r3, [r7, #24]
 8013446:	429a      	cmp	r2, r3
 8013448:	d1da      	bne.n	8013400 <create_chain+0x68>
 801344a:	2300      	movs	r3, #0
 801344c:	e038      	b.n	80134c0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 801344e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8013450:	f04f 32ff 	mov.w	r2, #4294967295
 8013454:	69f9      	ldr	r1, [r7, #28]
 8013456:	6938      	ldr	r0, [r7, #16]
 8013458:	f7ff fe52 	bl	8013100 <put_fat>
 801345c:	4603      	mov	r3, r0
 801345e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8013460:	7dfb      	ldrb	r3, [r7, #23]
 8013462:	2b00      	cmp	r3, #0
 8013464:	d109      	bne.n	801347a <create_chain+0xe2>
 8013466:	683b      	ldr	r3, [r7, #0]
 8013468:	2b00      	cmp	r3, #0
 801346a:	d006      	beq.n	801347a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 801346c:	69fa      	ldr	r2, [r7, #28]
 801346e:	6839      	ldr	r1, [r7, #0]
 8013470:	6938      	ldr	r0, [r7, #16]
 8013472:	f7ff fe45 	bl	8013100 <put_fat>
 8013476:	4603      	mov	r3, r0
 8013478:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 801347a:	7dfb      	ldrb	r3, [r7, #23]
 801347c:	2b00      	cmp	r3, #0
 801347e:	d116      	bne.n	80134ae <create_chain+0x116>
		fs->last_clst = ncl;
 8013480:	693b      	ldr	r3, [r7, #16]
 8013482:	69fa      	ldr	r2, [r7, #28]
 8013484:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8013486:	693b      	ldr	r3, [r7, #16]
 8013488:	695a      	ldr	r2, [r3, #20]
 801348a:	693b      	ldr	r3, [r7, #16]
 801348c:	699b      	ldr	r3, [r3, #24]
 801348e:	3b02      	subs	r3, #2
 8013490:	429a      	cmp	r2, r3
 8013492:	d804      	bhi.n	801349e <create_chain+0x106>
 8013494:	693b      	ldr	r3, [r7, #16]
 8013496:	695b      	ldr	r3, [r3, #20]
 8013498:	1e5a      	subs	r2, r3, #1
 801349a:	693b      	ldr	r3, [r7, #16]
 801349c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 801349e:	693b      	ldr	r3, [r7, #16]
 80134a0:	791b      	ldrb	r3, [r3, #4]
 80134a2:	f043 0301 	orr.w	r3, r3, #1
 80134a6:	b2da      	uxtb	r2, r3
 80134a8:	693b      	ldr	r3, [r7, #16]
 80134aa:	711a      	strb	r2, [r3, #4]
 80134ac:	e007      	b.n	80134be <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80134ae:	7dfb      	ldrb	r3, [r7, #23]
 80134b0:	2b01      	cmp	r3, #1
 80134b2:	d102      	bne.n	80134ba <create_chain+0x122>
 80134b4:	f04f 33ff 	mov.w	r3, #4294967295
 80134b8:	e000      	b.n	80134bc <create_chain+0x124>
 80134ba:	2301      	movs	r3, #1
 80134bc:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80134be:	69fb      	ldr	r3, [r7, #28]
}
 80134c0:	4618      	mov	r0, r3
 80134c2:	3720      	adds	r7, #32
 80134c4:	46bd      	mov	sp, r7
 80134c6:	bd80      	pop	{r7, pc}

080134c8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80134c8:	b480      	push	{r7}
 80134ca:	b087      	sub	sp, #28
 80134cc:	af00      	add	r7, sp, #0
 80134ce:	6078      	str	r0, [r7, #4]
 80134d0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134dc:	3304      	adds	r3, #4
 80134de:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80134e0:	683b      	ldr	r3, [r7, #0]
 80134e2:	0a5b      	lsrs	r3, r3, #9
 80134e4:	68fa      	ldr	r2, [r7, #12]
 80134e6:	8952      	ldrh	r2, [r2, #10]
 80134e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80134ec:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80134ee:	693b      	ldr	r3, [r7, #16]
 80134f0:	1d1a      	adds	r2, r3, #4
 80134f2:	613a      	str	r2, [r7, #16]
 80134f4:	681b      	ldr	r3, [r3, #0]
 80134f6:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80134f8:	68bb      	ldr	r3, [r7, #8]
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d101      	bne.n	8013502 <clmt_clust+0x3a>
 80134fe:	2300      	movs	r3, #0
 8013500:	e010      	b.n	8013524 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8013502:	697a      	ldr	r2, [r7, #20]
 8013504:	68bb      	ldr	r3, [r7, #8]
 8013506:	429a      	cmp	r2, r3
 8013508:	d307      	bcc.n	801351a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 801350a:	697a      	ldr	r2, [r7, #20]
 801350c:	68bb      	ldr	r3, [r7, #8]
 801350e:	1ad3      	subs	r3, r2, r3
 8013510:	617b      	str	r3, [r7, #20]
 8013512:	693b      	ldr	r3, [r7, #16]
 8013514:	3304      	adds	r3, #4
 8013516:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013518:	e7e9      	b.n	80134ee <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 801351a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 801351c:	693b      	ldr	r3, [r7, #16]
 801351e:	681a      	ldr	r2, [r3, #0]
 8013520:	697b      	ldr	r3, [r7, #20]
 8013522:	4413      	add	r3, r2
}
 8013524:	4618      	mov	r0, r3
 8013526:	371c      	adds	r7, #28
 8013528:	46bd      	mov	sp, r7
 801352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801352e:	4770      	bx	lr

08013530 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8013530:	b580      	push	{r7, lr}
 8013532:	b086      	sub	sp, #24
 8013534:	af00      	add	r7, sp, #0
 8013536:	6078      	str	r0, [r7, #4]
 8013538:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	681b      	ldr	r3, [r3, #0]
 801353e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8013540:	683b      	ldr	r3, [r7, #0]
 8013542:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8013546:	d204      	bcs.n	8013552 <dir_sdi+0x22>
 8013548:	683b      	ldr	r3, [r7, #0]
 801354a:	f003 031f 	and.w	r3, r3, #31
 801354e:	2b00      	cmp	r3, #0
 8013550:	d001      	beq.n	8013556 <dir_sdi+0x26>
		return FR_INT_ERR;
 8013552:	2302      	movs	r3, #2
 8013554:	e063      	b.n	801361e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	683a      	ldr	r2, [r7, #0]
 801355a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	689b      	ldr	r3, [r3, #8]
 8013560:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8013562:	697b      	ldr	r3, [r7, #20]
 8013564:	2b00      	cmp	r3, #0
 8013566:	d106      	bne.n	8013576 <dir_sdi+0x46>
 8013568:	693b      	ldr	r3, [r7, #16]
 801356a:	781b      	ldrb	r3, [r3, #0]
 801356c:	2b02      	cmp	r3, #2
 801356e:	d902      	bls.n	8013576 <dir_sdi+0x46>
		clst = fs->dirbase;
 8013570:	693b      	ldr	r3, [r7, #16]
 8013572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013574:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8013576:	697b      	ldr	r3, [r7, #20]
 8013578:	2b00      	cmp	r3, #0
 801357a:	d10c      	bne.n	8013596 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 801357c:	683b      	ldr	r3, [r7, #0]
 801357e:	095b      	lsrs	r3, r3, #5
 8013580:	693a      	ldr	r2, [r7, #16]
 8013582:	8912      	ldrh	r2, [r2, #8]
 8013584:	4293      	cmp	r3, r2
 8013586:	d301      	bcc.n	801358c <dir_sdi+0x5c>
 8013588:	2302      	movs	r3, #2
 801358a:	e048      	b.n	801361e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 801358c:	693b      	ldr	r3, [r7, #16]
 801358e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	61da      	str	r2, [r3, #28]
 8013594:	e029      	b.n	80135ea <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8013596:	693b      	ldr	r3, [r7, #16]
 8013598:	895b      	ldrh	r3, [r3, #10]
 801359a:	025b      	lsls	r3, r3, #9
 801359c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801359e:	e019      	b.n	80135d4 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80135a0:	687b      	ldr	r3, [r7, #4]
 80135a2:	6979      	ldr	r1, [r7, #20]
 80135a4:	4618      	mov	r0, r3
 80135a6:	f7ff fd06 	bl	8012fb6 <get_fat>
 80135aa:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80135ac:	697b      	ldr	r3, [r7, #20]
 80135ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80135b2:	d101      	bne.n	80135b8 <dir_sdi+0x88>
 80135b4:	2301      	movs	r3, #1
 80135b6:	e032      	b.n	801361e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80135b8:	697b      	ldr	r3, [r7, #20]
 80135ba:	2b01      	cmp	r3, #1
 80135bc:	d904      	bls.n	80135c8 <dir_sdi+0x98>
 80135be:	693b      	ldr	r3, [r7, #16]
 80135c0:	699b      	ldr	r3, [r3, #24]
 80135c2:	697a      	ldr	r2, [r7, #20]
 80135c4:	429a      	cmp	r2, r3
 80135c6:	d301      	bcc.n	80135cc <dir_sdi+0x9c>
 80135c8:	2302      	movs	r3, #2
 80135ca:	e028      	b.n	801361e <dir_sdi+0xee>
			ofs -= csz;
 80135cc:	683a      	ldr	r2, [r7, #0]
 80135ce:	68fb      	ldr	r3, [r7, #12]
 80135d0:	1ad3      	subs	r3, r2, r3
 80135d2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80135d4:	683a      	ldr	r2, [r7, #0]
 80135d6:	68fb      	ldr	r3, [r7, #12]
 80135d8:	429a      	cmp	r2, r3
 80135da:	d2e1      	bcs.n	80135a0 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80135dc:	6979      	ldr	r1, [r7, #20]
 80135de:	6938      	ldr	r0, [r7, #16]
 80135e0:	f7ff fcca 	bl	8012f78 <clust2sect>
 80135e4:	4602      	mov	r2, r0
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	697a      	ldr	r2, [r7, #20]
 80135ee:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	69db      	ldr	r3, [r3, #28]
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d101      	bne.n	80135fc <dir_sdi+0xcc>
 80135f8:	2302      	movs	r3, #2
 80135fa:	e010      	b.n	801361e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	69da      	ldr	r2, [r3, #28]
 8013600:	683b      	ldr	r3, [r7, #0]
 8013602:	0a5b      	lsrs	r3, r3, #9
 8013604:	441a      	add	r2, r3
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801360a:	693b      	ldr	r3, [r7, #16]
 801360c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013610:	683b      	ldr	r3, [r7, #0]
 8013612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013616:	441a      	add	r2, r3
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801361c:	2300      	movs	r3, #0
}
 801361e:	4618      	mov	r0, r3
 8013620:	3718      	adds	r7, #24
 8013622:	46bd      	mov	sp, r7
 8013624:	bd80      	pop	{r7, pc}

08013626 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8013626:	b580      	push	{r7, lr}
 8013628:	b086      	sub	sp, #24
 801362a:	af00      	add	r7, sp, #0
 801362c:	6078      	str	r0, [r7, #4]
 801362e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8013630:	687b      	ldr	r3, [r7, #4]
 8013632:	681b      	ldr	r3, [r3, #0]
 8013634:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	695b      	ldr	r3, [r3, #20]
 801363a:	3320      	adds	r3, #32
 801363c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	69db      	ldr	r3, [r3, #28]
 8013642:	2b00      	cmp	r3, #0
 8013644:	d003      	beq.n	801364e <dir_next+0x28>
 8013646:	68bb      	ldr	r3, [r7, #8]
 8013648:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801364c:	d301      	bcc.n	8013652 <dir_next+0x2c>
 801364e:	2304      	movs	r3, #4
 8013650:	e0aa      	b.n	80137a8 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8013652:	68bb      	ldr	r3, [r7, #8]
 8013654:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013658:	2b00      	cmp	r3, #0
 801365a:	f040 8098 	bne.w	801378e <dir_next+0x168>
		dp->sect++;				/* Next sector */
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	69db      	ldr	r3, [r3, #28]
 8013662:	1c5a      	adds	r2, r3, #1
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8013668:	687b      	ldr	r3, [r7, #4]
 801366a:	699b      	ldr	r3, [r3, #24]
 801366c:	2b00      	cmp	r3, #0
 801366e:	d10b      	bne.n	8013688 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8013670:	68bb      	ldr	r3, [r7, #8]
 8013672:	095b      	lsrs	r3, r3, #5
 8013674:	68fa      	ldr	r2, [r7, #12]
 8013676:	8912      	ldrh	r2, [r2, #8]
 8013678:	4293      	cmp	r3, r2
 801367a:	f0c0 8088 	bcc.w	801378e <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	2200      	movs	r2, #0
 8013682:	61da      	str	r2, [r3, #28]
 8013684:	2304      	movs	r3, #4
 8013686:	e08f      	b.n	80137a8 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8013688:	68bb      	ldr	r3, [r7, #8]
 801368a:	0a5b      	lsrs	r3, r3, #9
 801368c:	68fa      	ldr	r2, [r7, #12]
 801368e:	8952      	ldrh	r2, [r2, #10]
 8013690:	3a01      	subs	r2, #1
 8013692:	4013      	ands	r3, r2
 8013694:	2b00      	cmp	r3, #0
 8013696:	d17a      	bne.n	801378e <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8013698:	687a      	ldr	r2, [r7, #4]
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	699b      	ldr	r3, [r3, #24]
 801369e:	4619      	mov	r1, r3
 80136a0:	4610      	mov	r0, r2
 80136a2:	f7ff fc88 	bl	8012fb6 <get_fat>
 80136a6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80136a8:	697b      	ldr	r3, [r7, #20]
 80136aa:	2b01      	cmp	r3, #1
 80136ac:	d801      	bhi.n	80136b2 <dir_next+0x8c>
 80136ae:	2302      	movs	r3, #2
 80136b0:	e07a      	b.n	80137a8 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80136b2:	697b      	ldr	r3, [r7, #20]
 80136b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136b8:	d101      	bne.n	80136be <dir_next+0x98>
 80136ba:	2301      	movs	r3, #1
 80136bc:	e074      	b.n	80137a8 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80136be:	68fb      	ldr	r3, [r7, #12]
 80136c0:	699b      	ldr	r3, [r3, #24]
 80136c2:	697a      	ldr	r2, [r7, #20]
 80136c4:	429a      	cmp	r2, r3
 80136c6:	d358      	bcc.n	801377a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80136c8:	683b      	ldr	r3, [r7, #0]
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d104      	bne.n	80136d8 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	2200      	movs	r2, #0
 80136d2:	61da      	str	r2, [r3, #28]
 80136d4:	2304      	movs	r3, #4
 80136d6:	e067      	b.n	80137a8 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80136d8:	687a      	ldr	r2, [r7, #4]
 80136da:	687b      	ldr	r3, [r7, #4]
 80136dc:	699b      	ldr	r3, [r3, #24]
 80136de:	4619      	mov	r1, r3
 80136e0:	4610      	mov	r0, r2
 80136e2:	f7ff fe59 	bl	8013398 <create_chain>
 80136e6:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80136e8:	697b      	ldr	r3, [r7, #20]
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	d101      	bne.n	80136f2 <dir_next+0xcc>
 80136ee:	2307      	movs	r3, #7
 80136f0:	e05a      	b.n	80137a8 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80136f2:	697b      	ldr	r3, [r7, #20]
 80136f4:	2b01      	cmp	r3, #1
 80136f6:	d101      	bne.n	80136fc <dir_next+0xd6>
 80136f8:	2302      	movs	r3, #2
 80136fa:	e055      	b.n	80137a8 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80136fc:	697b      	ldr	r3, [r7, #20]
 80136fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013702:	d101      	bne.n	8013708 <dir_next+0xe2>
 8013704:	2301      	movs	r3, #1
 8013706:	e04f      	b.n	80137a8 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8013708:	68f8      	ldr	r0, [r7, #12]
 801370a:	f7ff fb55 	bl	8012db8 <sync_window>
 801370e:	4603      	mov	r3, r0
 8013710:	2b00      	cmp	r3, #0
 8013712:	d001      	beq.n	8013718 <dir_next+0xf2>
 8013714:	2301      	movs	r3, #1
 8013716:	e047      	b.n	80137a8 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8013718:	68fb      	ldr	r3, [r7, #12]
 801371a:	3334      	adds	r3, #52	; 0x34
 801371c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013720:	2100      	movs	r1, #0
 8013722:	4618      	mov	r0, r3
 8013724:	f7ff f94f 	bl	80129c6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8013728:	2300      	movs	r3, #0
 801372a:	613b      	str	r3, [r7, #16]
 801372c:	6979      	ldr	r1, [r7, #20]
 801372e:	68f8      	ldr	r0, [r7, #12]
 8013730:	f7ff fc22 	bl	8012f78 <clust2sect>
 8013734:	4602      	mov	r2, r0
 8013736:	68fb      	ldr	r3, [r7, #12]
 8013738:	631a      	str	r2, [r3, #48]	; 0x30
 801373a:	e012      	b.n	8013762 <dir_next+0x13c>
						fs->wflag = 1;
 801373c:	68fb      	ldr	r3, [r7, #12]
 801373e:	2201      	movs	r2, #1
 8013740:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8013742:	68f8      	ldr	r0, [r7, #12]
 8013744:	f7ff fb38 	bl	8012db8 <sync_window>
 8013748:	4603      	mov	r3, r0
 801374a:	2b00      	cmp	r3, #0
 801374c:	d001      	beq.n	8013752 <dir_next+0x12c>
 801374e:	2301      	movs	r3, #1
 8013750:	e02a      	b.n	80137a8 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8013752:	693b      	ldr	r3, [r7, #16]
 8013754:	3301      	adds	r3, #1
 8013756:	613b      	str	r3, [r7, #16]
 8013758:	68fb      	ldr	r3, [r7, #12]
 801375a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801375c:	1c5a      	adds	r2, r3, #1
 801375e:	68fb      	ldr	r3, [r7, #12]
 8013760:	631a      	str	r2, [r3, #48]	; 0x30
 8013762:	68fb      	ldr	r3, [r7, #12]
 8013764:	895b      	ldrh	r3, [r3, #10]
 8013766:	461a      	mov	r2, r3
 8013768:	693b      	ldr	r3, [r7, #16]
 801376a:	4293      	cmp	r3, r2
 801376c:	d3e6      	bcc.n	801373c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 801376e:	68fb      	ldr	r3, [r7, #12]
 8013770:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8013772:	693b      	ldr	r3, [r7, #16]
 8013774:	1ad2      	subs	r2, r2, r3
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	697a      	ldr	r2, [r7, #20]
 801377e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8013780:	6979      	ldr	r1, [r7, #20]
 8013782:	68f8      	ldr	r0, [r7, #12]
 8013784:	f7ff fbf8 	bl	8012f78 <clust2sect>
 8013788:	4602      	mov	r2, r0
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	68ba      	ldr	r2, [r7, #8]
 8013792:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8013794:	68fb      	ldr	r3, [r7, #12]
 8013796:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801379a:	68bb      	ldr	r3, [r7, #8]
 801379c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80137a0:	441a      	add	r2, r3
 80137a2:	687b      	ldr	r3, [r7, #4]
 80137a4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80137a6:	2300      	movs	r3, #0
}
 80137a8:	4618      	mov	r0, r3
 80137aa:	3718      	adds	r7, #24
 80137ac:	46bd      	mov	sp, r7
 80137ae:	bd80      	pop	{r7, pc}

080137b0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80137b0:	b580      	push	{r7, lr}
 80137b2:	b086      	sub	sp, #24
 80137b4:	af00      	add	r7, sp, #0
 80137b6:	6078      	str	r0, [r7, #4]
 80137b8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	681b      	ldr	r3, [r3, #0]
 80137be:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80137c0:	2100      	movs	r1, #0
 80137c2:	6878      	ldr	r0, [r7, #4]
 80137c4:	f7ff feb4 	bl	8013530 <dir_sdi>
 80137c8:	4603      	mov	r3, r0
 80137ca:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80137cc:	7dfb      	ldrb	r3, [r7, #23]
 80137ce:	2b00      	cmp	r3, #0
 80137d0:	d12b      	bne.n	801382a <dir_alloc+0x7a>
		n = 0;
 80137d2:	2300      	movs	r3, #0
 80137d4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	69db      	ldr	r3, [r3, #28]
 80137da:	4619      	mov	r1, r3
 80137dc:	68f8      	ldr	r0, [r7, #12]
 80137de:	f7ff fb2f 	bl	8012e40 <move_window>
 80137e2:	4603      	mov	r3, r0
 80137e4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80137e6:	7dfb      	ldrb	r3, [r7, #23]
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d11d      	bne.n	8013828 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	6a1b      	ldr	r3, [r3, #32]
 80137f0:	781b      	ldrb	r3, [r3, #0]
 80137f2:	2be5      	cmp	r3, #229	; 0xe5
 80137f4:	d004      	beq.n	8013800 <dir_alloc+0x50>
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	6a1b      	ldr	r3, [r3, #32]
 80137fa:	781b      	ldrb	r3, [r3, #0]
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	d107      	bne.n	8013810 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8013800:	693b      	ldr	r3, [r7, #16]
 8013802:	3301      	adds	r3, #1
 8013804:	613b      	str	r3, [r7, #16]
 8013806:	693a      	ldr	r2, [r7, #16]
 8013808:	683b      	ldr	r3, [r7, #0]
 801380a:	429a      	cmp	r2, r3
 801380c:	d102      	bne.n	8013814 <dir_alloc+0x64>
 801380e:	e00c      	b.n	801382a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8013810:	2300      	movs	r3, #0
 8013812:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8013814:	2101      	movs	r1, #1
 8013816:	6878      	ldr	r0, [r7, #4]
 8013818:	f7ff ff05 	bl	8013626 <dir_next>
 801381c:	4603      	mov	r3, r0
 801381e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8013820:	7dfb      	ldrb	r3, [r7, #23]
 8013822:	2b00      	cmp	r3, #0
 8013824:	d0d7      	beq.n	80137d6 <dir_alloc+0x26>
 8013826:	e000      	b.n	801382a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8013828:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801382a:	7dfb      	ldrb	r3, [r7, #23]
 801382c:	2b04      	cmp	r3, #4
 801382e:	d101      	bne.n	8013834 <dir_alloc+0x84>
 8013830:	2307      	movs	r3, #7
 8013832:	75fb      	strb	r3, [r7, #23]
	return res;
 8013834:	7dfb      	ldrb	r3, [r7, #23]
}
 8013836:	4618      	mov	r0, r3
 8013838:	3718      	adds	r7, #24
 801383a:	46bd      	mov	sp, r7
 801383c:	bd80      	pop	{r7, pc}

0801383e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801383e:	b580      	push	{r7, lr}
 8013840:	b084      	sub	sp, #16
 8013842:	af00      	add	r7, sp, #0
 8013844:	6078      	str	r0, [r7, #4]
 8013846:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8013848:	683b      	ldr	r3, [r7, #0]
 801384a:	331a      	adds	r3, #26
 801384c:	4618      	mov	r0, r3
 801384e:	f7ff f817 	bl	8012880 <ld_word>
 8013852:	4603      	mov	r3, r0
 8013854:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8013856:	687b      	ldr	r3, [r7, #4]
 8013858:	781b      	ldrb	r3, [r3, #0]
 801385a:	2b03      	cmp	r3, #3
 801385c:	d109      	bne.n	8013872 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801385e:	683b      	ldr	r3, [r7, #0]
 8013860:	3314      	adds	r3, #20
 8013862:	4618      	mov	r0, r3
 8013864:	f7ff f80c 	bl	8012880 <ld_word>
 8013868:	4603      	mov	r3, r0
 801386a:	041b      	lsls	r3, r3, #16
 801386c:	68fa      	ldr	r2, [r7, #12]
 801386e:	4313      	orrs	r3, r2
 8013870:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8013872:	68fb      	ldr	r3, [r7, #12]
}
 8013874:	4618      	mov	r0, r3
 8013876:	3710      	adds	r7, #16
 8013878:	46bd      	mov	sp, r7
 801387a:	bd80      	pop	{r7, pc}

0801387c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801387c:	b580      	push	{r7, lr}
 801387e:	b084      	sub	sp, #16
 8013880:	af00      	add	r7, sp, #0
 8013882:	60f8      	str	r0, [r7, #12]
 8013884:	60b9      	str	r1, [r7, #8]
 8013886:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8013888:	68bb      	ldr	r3, [r7, #8]
 801388a:	331a      	adds	r3, #26
 801388c:	687a      	ldr	r2, [r7, #4]
 801388e:	b292      	uxth	r2, r2
 8013890:	4611      	mov	r1, r2
 8013892:	4618      	mov	r0, r3
 8013894:	f7ff f82f 	bl	80128f6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8013898:	68fb      	ldr	r3, [r7, #12]
 801389a:	781b      	ldrb	r3, [r3, #0]
 801389c:	2b03      	cmp	r3, #3
 801389e:	d109      	bne.n	80138b4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80138a0:	68bb      	ldr	r3, [r7, #8]
 80138a2:	f103 0214 	add.w	r2, r3, #20
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	0c1b      	lsrs	r3, r3, #16
 80138aa:	b29b      	uxth	r3, r3
 80138ac:	4619      	mov	r1, r3
 80138ae:	4610      	mov	r0, r2
 80138b0:	f7ff f821 	bl	80128f6 <st_word>
	}
}
 80138b4:	bf00      	nop
 80138b6:	3710      	adds	r7, #16
 80138b8:	46bd      	mov	sp, r7
 80138ba:	bd80      	pop	{r7, pc}

080138bc <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80138bc:	b580      	push	{r7, lr}
 80138be:	b086      	sub	sp, #24
 80138c0:	af00      	add	r7, sp, #0
 80138c2:	6078      	str	r0, [r7, #4]
 80138c4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 80138c6:	2304      	movs	r3, #4
 80138c8:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	681b      	ldr	r3, [r3, #0]
 80138ce:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 80138d0:	e03c      	b.n	801394c <dir_read+0x90>
		res = move_window(fs, dp->sect);
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	69db      	ldr	r3, [r3, #28]
 80138d6:	4619      	mov	r1, r3
 80138d8:	6938      	ldr	r0, [r7, #16]
 80138da:	f7ff fab1 	bl	8012e40 <move_window>
 80138de:	4603      	mov	r3, r0
 80138e0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80138e2:	7dfb      	ldrb	r3, [r7, #23]
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	d136      	bne.n	8013956 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	6a1b      	ldr	r3, [r3, #32]
 80138ec:	781b      	ldrb	r3, [r3, #0]
 80138ee:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 80138f0:	7bfb      	ldrb	r3, [r7, #15]
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d102      	bne.n	80138fc <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80138f6:	2304      	movs	r3, #4
 80138f8:	75fb      	strb	r3, [r7, #23]
 80138fa:	e031      	b.n	8013960 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	6a1b      	ldr	r3, [r3, #32]
 8013900:	330b      	adds	r3, #11
 8013902:	781b      	ldrb	r3, [r3, #0]
 8013904:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8013908:	73bb      	strb	r3, [r7, #14]
 801390a:	687b      	ldr	r3, [r7, #4]
 801390c:	7bba      	ldrb	r2, [r7, #14]
 801390e:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8013910:	7bfb      	ldrb	r3, [r7, #15]
 8013912:	2be5      	cmp	r3, #229	; 0xe5
 8013914:	d011      	beq.n	801393a <dir_read+0x7e>
 8013916:	7bfb      	ldrb	r3, [r7, #15]
 8013918:	2b2e      	cmp	r3, #46	; 0x2e
 801391a:	d00e      	beq.n	801393a <dir_read+0x7e>
 801391c:	7bbb      	ldrb	r3, [r7, #14]
 801391e:	2b0f      	cmp	r3, #15
 8013920:	d00b      	beq.n	801393a <dir_read+0x7e>
 8013922:	7bbb      	ldrb	r3, [r7, #14]
 8013924:	f023 0320 	bic.w	r3, r3, #32
 8013928:	2b08      	cmp	r3, #8
 801392a:	bf0c      	ite	eq
 801392c:	2301      	moveq	r3, #1
 801392e:	2300      	movne	r3, #0
 8013930:	b2db      	uxtb	r3, r3
 8013932:	461a      	mov	r2, r3
 8013934:	683b      	ldr	r3, [r7, #0]
 8013936:	4293      	cmp	r3, r2
 8013938:	d00f      	beq.n	801395a <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 801393a:	2100      	movs	r1, #0
 801393c:	6878      	ldr	r0, [r7, #4]
 801393e:	f7ff fe72 	bl	8013626 <dir_next>
 8013942:	4603      	mov	r3, r0
 8013944:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8013946:	7dfb      	ldrb	r3, [r7, #23]
 8013948:	2b00      	cmp	r3, #0
 801394a:	d108      	bne.n	801395e <dir_read+0xa2>
	while (dp->sect) {
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	69db      	ldr	r3, [r3, #28]
 8013950:	2b00      	cmp	r3, #0
 8013952:	d1be      	bne.n	80138d2 <dir_read+0x16>
 8013954:	e004      	b.n	8013960 <dir_read+0xa4>
		if (res != FR_OK) break;
 8013956:	bf00      	nop
 8013958:	e002      	b.n	8013960 <dir_read+0xa4>
				break;
 801395a:	bf00      	nop
 801395c:	e000      	b.n	8013960 <dir_read+0xa4>
		if (res != FR_OK) break;
 801395e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8013960:	7dfb      	ldrb	r3, [r7, #23]
 8013962:	2b00      	cmp	r3, #0
 8013964:	d002      	beq.n	801396c <dir_read+0xb0>
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	2200      	movs	r2, #0
 801396a:	61da      	str	r2, [r3, #28]
	return res;
 801396c:	7dfb      	ldrb	r3, [r7, #23]
}
 801396e:	4618      	mov	r0, r3
 8013970:	3718      	adds	r7, #24
 8013972:	46bd      	mov	sp, r7
 8013974:	bd80      	pop	{r7, pc}

08013976 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8013976:	b580      	push	{r7, lr}
 8013978:	b086      	sub	sp, #24
 801397a:	af00      	add	r7, sp, #0
 801397c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	681b      	ldr	r3, [r3, #0]
 8013982:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8013984:	2100      	movs	r1, #0
 8013986:	6878      	ldr	r0, [r7, #4]
 8013988:	f7ff fdd2 	bl	8013530 <dir_sdi>
 801398c:	4603      	mov	r3, r0
 801398e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8013990:	7dfb      	ldrb	r3, [r7, #23]
 8013992:	2b00      	cmp	r3, #0
 8013994:	d001      	beq.n	801399a <dir_find+0x24>
 8013996:	7dfb      	ldrb	r3, [r7, #23]
 8013998:	e03e      	b.n	8013a18 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	69db      	ldr	r3, [r3, #28]
 801399e:	4619      	mov	r1, r3
 80139a0:	6938      	ldr	r0, [r7, #16]
 80139a2:	f7ff fa4d 	bl	8012e40 <move_window>
 80139a6:	4603      	mov	r3, r0
 80139a8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80139aa:	7dfb      	ldrb	r3, [r7, #23]
 80139ac:	2b00      	cmp	r3, #0
 80139ae:	d12f      	bne.n	8013a10 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	6a1b      	ldr	r3, [r3, #32]
 80139b4:	781b      	ldrb	r3, [r3, #0]
 80139b6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80139b8:	7bfb      	ldrb	r3, [r7, #15]
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	d102      	bne.n	80139c4 <dir_find+0x4e>
 80139be:	2304      	movs	r3, #4
 80139c0:	75fb      	strb	r3, [r7, #23]
 80139c2:	e028      	b.n	8013a16 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	6a1b      	ldr	r3, [r3, #32]
 80139c8:	330b      	adds	r3, #11
 80139ca:	781b      	ldrb	r3, [r3, #0]
 80139cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80139d0:	b2da      	uxtb	r2, r3
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	6a1b      	ldr	r3, [r3, #32]
 80139da:	330b      	adds	r3, #11
 80139dc:	781b      	ldrb	r3, [r3, #0]
 80139de:	f003 0308 	and.w	r3, r3, #8
 80139e2:	2b00      	cmp	r3, #0
 80139e4:	d10a      	bne.n	80139fc <dir_find+0x86>
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	6a18      	ldr	r0, [r3, #32]
 80139ea:	687b      	ldr	r3, [r7, #4]
 80139ec:	3324      	adds	r3, #36	; 0x24
 80139ee:	220b      	movs	r2, #11
 80139f0:	4619      	mov	r1, r3
 80139f2:	f7ff f802 	bl	80129fa <mem_cmp>
 80139f6:	4603      	mov	r3, r0
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	d00b      	beq.n	8013a14 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80139fc:	2100      	movs	r1, #0
 80139fe:	6878      	ldr	r0, [r7, #4]
 8013a00:	f7ff fe11 	bl	8013626 <dir_next>
 8013a04:	4603      	mov	r3, r0
 8013a06:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8013a08:	7dfb      	ldrb	r3, [r7, #23]
 8013a0a:	2b00      	cmp	r3, #0
 8013a0c:	d0c5      	beq.n	801399a <dir_find+0x24>
 8013a0e:	e002      	b.n	8013a16 <dir_find+0xa0>
		if (res != FR_OK) break;
 8013a10:	bf00      	nop
 8013a12:	e000      	b.n	8013a16 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8013a14:	bf00      	nop

	return res;
 8013a16:	7dfb      	ldrb	r3, [r7, #23]
}
 8013a18:	4618      	mov	r0, r3
 8013a1a:	3718      	adds	r7, #24
 8013a1c:	46bd      	mov	sp, r7
 8013a1e:	bd80      	pop	{r7, pc}

08013a20 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8013a20:	b580      	push	{r7, lr}
 8013a22:	b084      	sub	sp, #16
 8013a24:	af00      	add	r7, sp, #0
 8013a26:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	681b      	ldr	r3, [r3, #0]
 8013a2c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8013a2e:	2101      	movs	r1, #1
 8013a30:	6878      	ldr	r0, [r7, #4]
 8013a32:	f7ff febd 	bl	80137b0 <dir_alloc>
 8013a36:	4603      	mov	r3, r0
 8013a38:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8013a3a:	7bfb      	ldrb	r3, [r7, #15]
 8013a3c:	2b00      	cmp	r3, #0
 8013a3e:	d11c      	bne.n	8013a7a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	69db      	ldr	r3, [r3, #28]
 8013a44:	4619      	mov	r1, r3
 8013a46:	68b8      	ldr	r0, [r7, #8]
 8013a48:	f7ff f9fa 	bl	8012e40 <move_window>
 8013a4c:	4603      	mov	r3, r0
 8013a4e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013a50:	7bfb      	ldrb	r3, [r7, #15]
 8013a52:	2b00      	cmp	r3, #0
 8013a54:	d111      	bne.n	8013a7a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8013a56:	687b      	ldr	r3, [r7, #4]
 8013a58:	6a1b      	ldr	r3, [r3, #32]
 8013a5a:	2220      	movs	r2, #32
 8013a5c:	2100      	movs	r1, #0
 8013a5e:	4618      	mov	r0, r3
 8013a60:	f7fe ffb1 	bl	80129c6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8013a64:	687b      	ldr	r3, [r7, #4]
 8013a66:	6a18      	ldr	r0, [r3, #32]
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	3324      	adds	r3, #36	; 0x24
 8013a6c:	220b      	movs	r2, #11
 8013a6e:	4619      	mov	r1, r3
 8013a70:	f7fe ff88 	bl	8012984 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8013a74:	68bb      	ldr	r3, [r7, #8]
 8013a76:	2201      	movs	r2, #1
 8013a78:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8013a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a7c:	4618      	mov	r0, r3
 8013a7e:	3710      	adds	r7, #16
 8013a80:	46bd      	mov	sp, r7
 8013a82:	bd80      	pop	{r7, pc}

08013a84 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8013a84:	b580      	push	{r7, lr}
 8013a86:	b086      	sub	sp, #24
 8013a88:	af00      	add	r7, sp, #0
 8013a8a:	6078      	str	r0, [r7, #4]
 8013a8c:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8013a8e:	683b      	ldr	r3, [r7, #0]
 8013a90:	2200      	movs	r2, #0
 8013a92:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8013a94:	687b      	ldr	r3, [r7, #4]
 8013a96:	69db      	ldr	r3, [r3, #28]
 8013a98:	2b00      	cmp	r3, #0
 8013a9a:	d04e      	beq.n	8013b3a <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8013a9c:	2300      	movs	r3, #0
 8013a9e:	613b      	str	r3, [r7, #16]
 8013aa0:	693b      	ldr	r3, [r7, #16]
 8013aa2:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8013aa4:	e021      	b.n	8013aea <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	6a1a      	ldr	r2, [r3, #32]
 8013aaa:	697b      	ldr	r3, [r7, #20]
 8013aac:	1c59      	adds	r1, r3, #1
 8013aae:	6179      	str	r1, [r7, #20]
 8013ab0:	4413      	add	r3, r2
 8013ab2:	781b      	ldrb	r3, [r3, #0]
 8013ab4:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 8013ab6:	7bfb      	ldrb	r3, [r7, #15]
 8013ab8:	2b20      	cmp	r3, #32
 8013aba:	d100      	bne.n	8013abe <get_fileinfo+0x3a>
 8013abc:	e015      	b.n	8013aea <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8013abe:	7bfb      	ldrb	r3, [r7, #15]
 8013ac0:	2b05      	cmp	r3, #5
 8013ac2:	d101      	bne.n	8013ac8 <get_fileinfo+0x44>
 8013ac4:	23e5      	movs	r3, #229	; 0xe5
 8013ac6:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8013ac8:	697b      	ldr	r3, [r7, #20]
 8013aca:	2b09      	cmp	r3, #9
 8013acc:	d106      	bne.n	8013adc <get_fileinfo+0x58>
 8013ace:	693b      	ldr	r3, [r7, #16]
 8013ad0:	1c5a      	adds	r2, r3, #1
 8013ad2:	613a      	str	r2, [r7, #16]
 8013ad4:	683a      	ldr	r2, [r7, #0]
 8013ad6:	4413      	add	r3, r2
 8013ad8:	222e      	movs	r2, #46	; 0x2e
 8013ada:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8013adc:	693b      	ldr	r3, [r7, #16]
 8013ade:	1c5a      	adds	r2, r3, #1
 8013ae0:	613a      	str	r2, [r7, #16]
 8013ae2:	683a      	ldr	r2, [r7, #0]
 8013ae4:	4413      	add	r3, r2
 8013ae6:	7bfa      	ldrb	r2, [r7, #15]
 8013ae8:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 8013aea:	697b      	ldr	r3, [r7, #20]
 8013aec:	2b0a      	cmp	r3, #10
 8013aee:	d9da      	bls.n	8013aa6 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8013af0:	683a      	ldr	r2, [r7, #0]
 8013af2:	693b      	ldr	r3, [r7, #16]
 8013af4:	4413      	add	r3, r2
 8013af6:	3309      	adds	r3, #9
 8013af8:	2200      	movs	r2, #0
 8013afa:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8013afc:	687b      	ldr	r3, [r7, #4]
 8013afe:	6a1b      	ldr	r3, [r3, #32]
 8013b00:	7ada      	ldrb	r2, [r3, #11]
 8013b02:	683b      	ldr	r3, [r7, #0]
 8013b04:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	6a1b      	ldr	r3, [r3, #32]
 8013b0a:	331c      	adds	r3, #28
 8013b0c:	4618      	mov	r0, r3
 8013b0e:	f7fe fecf 	bl	80128b0 <ld_dword>
 8013b12:	4602      	mov	r2, r0
 8013b14:	683b      	ldr	r3, [r7, #0]
 8013b16:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	6a1b      	ldr	r3, [r3, #32]
 8013b1c:	3316      	adds	r3, #22
 8013b1e:	4618      	mov	r0, r3
 8013b20:	f7fe fec6 	bl	80128b0 <ld_dword>
 8013b24:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8013b26:	68bb      	ldr	r3, [r7, #8]
 8013b28:	b29a      	uxth	r2, r3
 8013b2a:	683b      	ldr	r3, [r7, #0]
 8013b2c:	80da      	strh	r2, [r3, #6]
 8013b2e:	68bb      	ldr	r3, [r7, #8]
 8013b30:	0c1b      	lsrs	r3, r3, #16
 8013b32:	b29a      	uxth	r2, r3
 8013b34:	683b      	ldr	r3, [r7, #0]
 8013b36:	809a      	strh	r2, [r3, #4]
 8013b38:	e000      	b.n	8013b3c <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8013b3a:	bf00      	nop
}
 8013b3c:	3718      	adds	r7, #24
 8013b3e:	46bd      	mov	sp, r7
 8013b40:	bd80      	pop	{r7, pc}
	...

08013b44 <get_achar>:

static
WCHAR get_achar (		/* Get a character and advances ptr 1 or 2 */
	const TCHAR** ptr	/* Pointer to pointer to the SBCS/DBCS/Unicode string */
)
{
 8013b44:	b480      	push	{r7}
 8013b46:	b085      	sub	sp, #20
 8013b48:	af00      	add	r7, sp, #0
 8013b4a:	6078      	str	r0, [r7, #4]
#if !_LFN_UNICODE
	WCHAR chr;

	chr = (BYTE)*(*ptr)++;					/* Get a byte */
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	1c59      	adds	r1, r3, #1
 8013b52:	687a      	ldr	r2, [r7, #4]
 8013b54:	6011      	str	r1, [r2, #0]
 8013b56:	781b      	ldrb	r3, [r3, #0]
 8013b58:	81fb      	strh	r3, [r7, #14]
	if (IsLower(chr)) chr -= 0x20;			/* To upper ASCII char */
 8013b5a:	89fb      	ldrh	r3, [r7, #14]
 8013b5c:	2b60      	cmp	r3, #96	; 0x60
 8013b5e:	d905      	bls.n	8013b6c <get_achar+0x28>
 8013b60:	89fb      	ldrh	r3, [r7, #14]
 8013b62:	2b7a      	cmp	r3, #122	; 0x7a
 8013b64:	d802      	bhi.n	8013b6c <get_achar+0x28>
 8013b66:	89fb      	ldrh	r3, [r7, #14]
 8013b68:	3b20      	subs	r3, #32
 8013b6a:	81fb      	strh	r3, [r7, #14]
#ifdef _EXCVT
	if (chr >= 0x80) chr = ExCvt[chr - 0x80];	/* To upper SBCS extended char */
 8013b6c:	89fb      	ldrh	r3, [r7, #14]
 8013b6e:	2b7f      	cmp	r3, #127	; 0x7f
 8013b70:	d904      	bls.n	8013b7c <get_achar+0x38>
 8013b72:	89fb      	ldrh	r3, [r7, #14]
 8013b74:	3b80      	subs	r3, #128	; 0x80
 8013b76:	4a05      	ldr	r2, [pc, #20]	; (8013b8c <get_achar+0x48>)
 8013b78:	5cd3      	ldrb	r3, [r2, r3]
 8013b7a:	81fb      	strh	r3, [r7, #14]
#else
	if (IsDBCS1(chr) && IsDBCS2(**ptr)) {		/* Get DBC 2nd byte if needed */
		chr = chr << 8 | (BYTE)*(*ptr)++;
	}
#endif
	return chr;
 8013b7c:	89fb      	ldrh	r3, [r7, #14]
#else
	return ff_wtoupper(*(*ptr)++);			/* Get a word and to upper */
#endif
}
 8013b7e:	4618      	mov	r0, r3
 8013b80:	3714      	adds	r7, #20
 8013b82:	46bd      	mov	sp, r7
 8013b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b88:	4770      	bx	lr
 8013b8a:	bf00      	nop
 8013b8c:	0801d398 	.word	0x0801d398

08013b90 <pattern_matching>:
	const TCHAR* pat,	/* Matching pattern */
	const TCHAR* nam,	/* String to be tested */
	int skip,			/* Number of pre-skip chars (number of ?s) */
	int inf				/* Infinite search (* specified) */
)
{
 8013b90:	b580      	push	{r7, lr}
 8013b92:	b08a      	sub	sp, #40	; 0x28
 8013b94:	af00      	add	r7, sp, #0
 8013b96:	60f8      	str	r0, [r7, #12]
 8013b98:	60b9      	str	r1, [r7, #8]
 8013b9a:	607a      	str	r2, [r7, #4]
 8013b9c:	603b      	str	r3, [r7, #0]
	const TCHAR *pp, *np;
	WCHAR pc, nc;
	int nm, nx;


	while (skip--) {				/* Pre-skip name chars */
 8013b9e:	e009      	b.n	8013bb4 <pattern_matching+0x24>
		if (!get_achar(&nam)) return 0;	/* Branch mismatched if less name chars */
 8013ba0:	f107 0308 	add.w	r3, r7, #8
 8013ba4:	4618      	mov	r0, r3
 8013ba6:	f7ff ffcd 	bl	8013b44 <get_achar>
 8013baa:	4603      	mov	r3, r0
 8013bac:	2b00      	cmp	r3, #0
 8013bae:	d101      	bne.n	8013bb4 <pattern_matching+0x24>
 8013bb0:	2300      	movs	r3, #0
 8013bb2:	e064      	b.n	8013c7e <pattern_matching+0xee>
	while (skip--) {				/* Pre-skip name chars */
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	1e5a      	subs	r2, r3, #1
 8013bb8:	607a      	str	r2, [r7, #4]
 8013bba:	2b00      	cmp	r3, #0
 8013bbc:	d1f0      	bne.n	8013ba0 <pattern_matching+0x10>
	}
	if (!*pat && inf) return 1;		/* (short circuit) */
 8013bbe:	68fb      	ldr	r3, [r7, #12]
 8013bc0:	781b      	ldrb	r3, [r3, #0]
 8013bc2:	2b00      	cmp	r3, #0
 8013bc4:	d104      	bne.n	8013bd0 <pattern_matching+0x40>
 8013bc6:	683b      	ldr	r3, [r7, #0]
 8013bc8:	2b00      	cmp	r3, #0
 8013bca:	d001      	beq.n	8013bd0 <pattern_matching+0x40>
 8013bcc:	2301      	movs	r3, #1
 8013bce:	e056      	b.n	8013c7e <pattern_matching+0xee>

	do {
		pp = pat; np = nam;			/* Top of pattern and name to match */
 8013bd0:	68fb      	ldr	r3, [r7, #12]
 8013bd2:	617b      	str	r3, [r7, #20]
 8013bd4:	68bb      	ldr	r3, [r7, #8]
 8013bd6:	613b      	str	r3, [r7, #16]
		for (;;) {
			if (*pp == '?' || *pp == '*') {	/* Wildcard? */
 8013bd8:	697b      	ldr	r3, [r7, #20]
 8013bda:	781b      	ldrb	r3, [r3, #0]
 8013bdc:	2b3f      	cmp	r3, #63	; 0x3f
 8013bde:	d003      	beq.n	8013be8 <pattern_matching+0x58>
 8013be0:	697b      	ldr	r3, [r7, #20]
 8013be2:	781b      	ldrb	r3, [r3, #0]
 8013be4:	2b2a      	cmp	r3, #42	; 0x2a
 8013be6:	d126      	bne.n	8013c36 <pattern_matching+0xa6>
				nm = nx = 0;
 8013be8:	2300      	movs	r3, #0
 8013bea:	61fb      	str	r3, [r7, #28]
 8013bec:	69fb      	ldr	r3, [r7, #28]
 8013bee:	623b      	str	r3, [r7, #32]
				do {				/* Analyze the wildcard chars */
					if (*pp++ == '?') nm++; else nx = 1;
 8013bf0:	697b      	ldr	r3, [r7, #20]
 8013bf2:	1c5a      	adds	r2, r3, #1
 8013bf4:	617a      	str	r2, [r7, #20]
 8013bf6:	781b      	ldrb	r3, [r3, #0]
 8013bf8:	2b3f      	cmp	r3, #63	; 0x3f
 8013bfa:	d103      	bne.n	8013c04 <pattern_matching+0x74>
 8013bfc:	6a3b      	ldr	r3, [r7, #32]
 8013bfe:	3301      	adds	r3, #1
 8013c00:	623b      	str	r3, [r7, #32]
 8013c02:	e001      	b.n	8013c08 <pattern_matching+0x78>
 8013c04:	2301      	movs	r3, #1
 8013c06:	61fb      	str	r3, [r7, #28]
				} while (*pp == '?' || *pp == '*');
 8013c08:	697b      	ldr	r3, [r7, #20]
 8013c0a:	781b      	ldrb	r3, [r3, #0]
 8013c0c:	2b3f      	cmp	r3, #63	; 0x3f
 8013c0e:	d0ef      	beq.n	8013bf0 <pattern_matching+0x60>
 8013c10:	697b      	ldr	r3, [r7, #20]
 8013c12:	781b      	ldrb	r3, [r3, #0]
 8013c14:	2b2a      	cmp	r3, #42	; 0x2a
 8013c16:	d0eb      	beq.n	8013bf0 <pattern_matching+0x60>
				if (pattern_matching(pp, np, nm, nx)) return 1;	/* Test new branch (recurs upto number of wildcard blocks in the pattern) */
 8013c18:	6978      	ldr	r0, [r7, #20]
 8013c1a:	6939      	ldr	r1, [r7, #16]
 8013c1c:	69fb      	ldr	r3, [r7, #28]
 8013c1e:	6a3a      	ldr	r2, [r7, #32]
 8013c20:	f7ff ffb6 	bl	8013b90 <pattern_matching>
 8013c24:	4603      	mov	r3, r0
 8013c26:	2b00      	cmp	r3, #0
 8013c28:	d001      	beq.n	8013c2e <pattern_matching+0x9e>
 8013c2a:	2301      	movs	r3, #1
 8013c2c:	e027      	b.n	8013c7e <pattern_matching+0xee>
				nc = *np; break;	/* Branch mismatched */
 8013c2e:	693b      	ldr	r3, [r7, #16]
 8013c30:	781b      	ldrb	r3, [r3, #0]
 8013c32:	84fb      	strh	r3, [r7, #38]	; 0x26
 8013c34:	e017      	b.n	8013c66 <pattern_matching+0xd6>
			}
			pc = get_achar(&pp);	/* Get a pattern char */
 8013c36:	f107 0314 	add.w	r3, r7, #20
 8013c3a:	4618      	mov	r0, r3
 8013c3c:	f7ff ff82 	bl	8013b44 <get_achar>
 8013c40:	4603      	mov	r3, r0
 8013c42:	837b      	strh	r3, [r7, #26]
			nc = get_achar(&np);	/* Get a name char */
 8013c44:	f107 0310 	add.w	r3, r7, #16
 8013c48:	4618      	mov	r0, r3
 8013c4a:	f7ff ff7b 	bl	8013b44 <get_achar>
 8013c4e:	4603      	mov	r3, r0
 8013c50:	84fb      	strh	r3, [r7, #38]	; 0x26
			if (pc != nc) break;	/* Branch mismatched? */
 8013c52:	8b7a      	ldrh	r2, [r7, #26]
 8013c54:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8013c56:	429a      	cmp	r2, r3
 8013c58:	d104      	bne.n	8013c64 <pattern_matching+0xd4>
			if (pc == 0) return 1;	/* Branch matched? (matched at end of both strings) */
 8013c5a:	8b7b      	ldrh	r3, [r7, #26]
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	d1bb      	bne.n	8013bd8 <pattern_matching+0x48>
 8013c60:	2301      	movs	r3, #1
 8013c62:	e00c      	b.n	8013c7e <pattern_matching+0xee>
			if (pc != nc) break;	/* Branch mismatched? */
 8013c64:	bf00      	nop
		}
		get_achar(&nam);			/* nam++ */
 8013c66:	f107 0308 	add.w	r3, r7, #8
 8013c6a:	4618      	mov	r0, r3
 8013c6c:	f7ff ff6a 	bl	8013b44 <get_achar>
	} while (inf && nc);			/* Retry until end of name if infinite search is specified */
 8013c70:	683b      	ldr	r3, [r7, #0]
 8013c72:	2b00      	cmp	r3, #0
 8013c74:	d002      	beq.n	8013c7c <pattern_matching+0xec>
 8013c76:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	d1a9      	bne.n	8013bd0 <pattern_matching+0x40>

	return 0;
 8013c7c:	2300      	movs	r3, #0
}
 8013c7e:	4618      	mov	r0, r3
 8013c80:	3728      	adds	r7, #40	; 0x28
 8013c82:	46bd      	mov	sp, r7
 8013c84:	bd80      	pop	{r7, pc}
	...

08013c88 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8013c88:	b580      	push	{r7, lr}
 8013c8a:	b088      	sub	sp, #32
 8013c8c:	af00      	add	r7, sp, #0
 8013c8e:	6078      	str	r0, [r7, #4]
 8013c90:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8013c92:	683b      	ldr	r3, [r7, #0]
 8013c94:	681b      	ldr	r3, [r3, #0]
 8013c96:	60fb      	str	r3, [r7, #12]
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	3324      	adds	r3, #36	; 0x24
 8013c9c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8013c9e:	220b      	movs	r2, #11
 8013ca0:	2120      	movs	r1, #32
 8013ca2:	68b8      	ldr	r0, [r7, #8]
 8013ca4:	f7fe fe8f 	bl	80129c6 <mem_set>
	si = i = 0; ni = 8;
 8013ca8:	2300      	movs	r3, #0
 8013caa:	613b      	str	r3, [r7, #16]
 8013cac:	693b      	ldr	r3, [r7, #16]
 8013cae:	617b      	str	r3, [r7, #20]
 8013cb0:	2308      	movs	r3, #8
 8013cb2:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8013cb4:	697b      	ldr	r3, [r7, #20]
 8013cb6:	1c5a      	adds	r2, r3, #1
 8013cb8:	617a      	str	r2, [r7, #20]
 8013cba:	68fa      	ldr	r2, [r7, #12]
 8013cbc:	4413      	add	r3, r2
 8013cbe:	781b      	ldrb	r3, [r3, #0]
 8013cc0:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8013cc2:	7ffb      	ldrb	r3, [r7, #31]
 8013cc4:	2b20      	cmp	r3, #32
 8013cc6:	d94e      	bls.n	8013d66 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8013cc8:	7ffb      	ldrb	r3, [r7, #31]
 8013cca:	2b2f      	cmp	r3, #47	; 0x2f
 8013ccc:	d006      	beq.n	8013cdc <create_name+0x54>
 8013cce:	7ffb      	ldrb	r3, [r7, #31]
 8013cd0:	2b5c      	cmp	r3, #92	; 0x5c
 8013cd2:	d110      	bne.n	8013cf6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8013cd4:	e002      	b.n	8013cdc <create_name+0x54>
 8013cd6:	697b      	ldr	r3, [r7, #20]
 8013cd8:	3301      	adds	r3, #1
 8013cda:	617b      	str	r3, [r7, #20]
 8013cdc:	68fa      	ldr	r2, [r7, #12]
 8013cde:	697b      	ldr	r3, [r7, #20]
 8013ce0:	4413      	add	r3, r2
 8013ce2:	781b      	ldrb	r3, [r3, #0]
 8013ce4:	2b2f      	cmp	r3, #47	; 0x2f
 8013ce6:	d0f6      	beq.n	8013cd6 <create_name+0x4e>
 8013ce8:	68fa      	ldr	r2, [r7, #12]
 8013cea:	697b      	ldr	r3, [r7, #20]
 8013cec:	4413      	add	r3, r2
 8013cee:	781b      	ldrb	r3, [r3, #0]
 8013cf0:	2b5c      	cmp	r3, #92	; 0x5c
 8013cf2:	d0f0      	beq.n	8013cd6 <create_name+0x4e>
			break;
 8013cf4:	e038      	b.n	8013d68 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8013cf6:	7ffb      	ldrb	r3, [r7, #31]
 8013cf8:	2b2e      	cmp	r3, #46	; 0x2e
 8013cfa:	d003      	beq.n	8013d04 <create_name+0x7c>
 8013cfc:	693a      	ldr	r2, [r7, #16]
 8013cfe:	69bb      	ldr	r3, [r7, #24]
 8013d00:	429a      	cmp	r2, r3
 8013d02:	d30c      	bcc.n	8013d1e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8013d04:	69bb      	ldr	r3, [r7, #24]
 8013d06:	2b0b      	cmp	r3, #11
 8013d08:	d002      	beq.n	8013d10 <create_name+0x88>
 8013d0a:	7ffb      	ldrb	r3, [r7, #31]
 8013d0c:	2b2e      	cmp	r3, #46	; 0x2e
 8013d0e:	d001      	beq.n	8013d14 <create_name+0x8c>
 8013d10:	2306      	movs	r3, #6
 8013d12:	e044      	b.n	8013d9e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8013d14:	2308      	movs	r3, #8
 8013d16:	613b      	str	r3, [r7, #16]
 8013d18:	230b      	movs	r3, #11
 8013d1a:	61bb      	str	r3, [r7, #24]
			continue;
 8013d1c:	e022      	b.n	8013d64 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8013d1e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	da04      	bge.n	8013d30 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8013d26:	7ffb      	ldrb	r3, [r7, #31]
 8013d28:	3b80      	subs	r3, #128	; 0x80
 8013d2a:	4a1f      	ldr	r2, [pc, #124]	; (8013da8 <create_name+0x120>)
 8013d2c:	5cd3      	ldrb	r3, [r2, r3]
 8013d2e:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8013d30:	7ffb      	ldrb	r3, [r7, #31]
 8013d32:	4619      	mov	r1, r3
 8013d34:	481d      	ldr	r0, [pc, #116]	; (8013dac <create_name+0x124>)
 8013d36:	f7fe fe87 	bl	8012a48 <chk_chr>
 8013d3a:	4603      	mov	r3, r0
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	d001      	beq.n	8013d44 <create_name+0xbc>
 8013d40:	2306      	movs	r3, #6
 8013d42:	e02c      	b.n	8013d9e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8013d44:	7ffb      	ldrb	r3, [r7, #31]
 8013d46:	2b60      	cmp	r3, #96	; 0x60
 8013d48:	d905      	bls.n	8013d56 <create_name+0xce>
 8013d4a:	7ffb      	ldrb	r3, [r7, #31]
 8013d4c:	2b7a      	cmp	r3, #122	; 0x7a
 8013d4e:	d802      	bhi.n	8013d56 <create_name+0xce>
 8013d50:	7ffb      	ldrb	r3, [r7, #31]
 8013d52:	3b20      	subs	r3, #32
 8013d54:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8013d56:	693b      	ldr	r3, [r7, #16]
 8013d58:	1c5a      	adds	r2, r3, #1
 8013d5a:	613a      	str	r2, [r7, #16]
 8013d5c:	68ba      	ldr	r2, [r7, #8]
 8013d5e:	4413      	add	r3, r2
 8013d60:	7ffa      	ldrb	r2, [r7, #31]
 8013d62:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8013d64:	e7a6      	b.n	8013cb4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8013d66:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8013d68:	68fa      	ldr	r2, [r7, #12]
 8013d6a:	697b      	ldr	r3, [r7, #20]
 8013d6c:	441a      	add	r2, r3
 8013d6e:	683b      	ldr	r3, [r7, #0]
 8013d70:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8013d72:	693b      	ldr	r3, [r7, #16]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d101      	bne.n	8013d7c <create_name+0xf4>
 8013d78:	2306      	movs	r3, #6
 8013d7a:	e010      	b.n	8013d9e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8013d7c:	68bb      	ldr	r3, [r7, #8]
 8013d7e:	781b      	ldrb	r3, [r3, #0]
 8013d80:	2be5      	cmp	r3, #229	; 0xe5
 8013d82:	d102      	bne.n	8013d8a <create_name+0x102>
 8013d84:	68bb      	ldr	r3, [r7, #8]
 8013d86:	2205      	movs	r2, #5
 8013d88:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8013d8a:	7ffb      	ldrb	r3, [r7, #31]
 8013d8c:	2b20      	cmp	r3, #32
 8013d8e:	d801      	bhi.n	8013d94 <create_name+0x10c>
 8013d90:	2204      	movs	r2, #4
 8013d92:	e000      	b.n	8013d96 <create_name+0x10e>
 8013d94:	2200      	movs	r2, #0
 8013d96:	68bb      	ldr	r3, [r7, #8]
 8013d98:	330b      	adds	r3, #11
 8013d9a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8013d9c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8013d9e:	4618      	mov	r0, r3
 8013da0:	3720      	adds	r7, #32
 8013da2:	46bd      	mov	sp, r7
 8013da4:	bd80      	pop	{r7, pc}
 8013da6:	bf00      	nop
 8013da8:	0801d398 	.word	0x0801d398
 8013dac:	0801d154 	.word	0x0801d154

08013db0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8013db0:	b580      	push	{r7, lr}
 8013db2:	b086      	sub	sp, #24
 8013db4:	af00      	add	r7, sp, #0
 8013db6:	6078      	str	r0, [r7, #4]
 8013db8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8013dbe:	693b      	ldr	r3, [r7, #16]
 8013dc0:	681b      	ldr	r3, [r3, #0]
 8013dc2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8013dc4:	e002      	b.n	8013dcc <follow_path+0x1c>
 8013dc6:	683b      	ldr	r3, [r7, #0]
 8013dc8:	3301      	adds	r3, #1
 8013dca:	603b      	str	r3, [r7, #0]
 8013dcc:	683b      	ldr	r3, [r7, #0]
 8013dce:	781b      	ldrb	r3, [r3, #0]
 8013dd0:	2b2f      	cmp	r3, #47	; 0x2f
 8013dd2:	d0f8      	beq.n	8013dc6 <follow_path+0x16>
 8013dd4:	683b      	ldr	r3, [r7, #0]
 8013dd6:	781b      	ldrb	r3, [r3, #0]
 8013dd8:	2b5c      	cmp	r3, #92	; 0x5c
 8013dda:	d0f4      	beq.n	8013dc6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8013ddc:	693b      	ldr	r3, [r7, #16]
 8013dde:	2200      	movs	r2, #0
 8013de0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8013de2:	683b      	ldr	r3, [r7, #0]
 8013de4:	781b      	ldrb	r3, [r3, #0]
 8013de6:	2b1f      	cmp	r3, #31
 8013de8:	d80a      	bhi.n	8013e00 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	2280      	movs	r2, #128	; 0x80
 8013dee:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8013df2:	2100      	movs	r1, #0
 8013df4:	6878      	ldr	r0, [r7, #4]
 8013df6:	f7ff fb9b 	bl	8013530 <dir_sdi>
 8013dfa:	4603      	mov	r3, r0
 8013dfc:	75fb      	strb	r3, [r7, #23]
 8013dfe:	e043      	b.n	8013e88 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8013e00:	463b      	mov	r3, r7
 8013e02:	4619      	mov	r1, r3
 8013e04:	6878      	ldr	r0, [r7, #4]
 8013e06:	f7ff ff3f 	bl	8013c88 <create_name>
 8013e0a:	4603      	mov	r3, r0
 8013e0c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8013e0e:	7dfb      	ldrb	r3, [r7, #23]
 8013e10:	2b00      	cmp	r3, #0
 8013e12:	d134      	bne.n	8013e7e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8013e14:	6878      	ldr	r0, [r7, #4]
 8013e16:	f7ff fdae 	bl	8013976 <dir_find>
 8013e1a:	4603      	mov	r3, r0
 8013e1c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013e24:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8013e26:	7dfb      	ldrb	r3, [r7, #23]
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d00a      	beq.n	8013e42 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8013e2c:	7dfb      	ldrb	r3, [r7, #23]
 8013e2e:	2b04      	cmp	r3, #4
 8013e30:	d127      	bne.n	8013e82 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8013e32:	7afb      	ldrb	r3, [r7, #11]
 8013e34:	f003 0304 	and.w	r3, r3, #4
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d122      	bne.n	8013e82 <follow_path+0xd2>
 8013e3c:	2305      	movs	r3, #5
 8013e3e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8013e40:	e01f      	b.n	8013e82 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8013e42:	7afb      	ldrb	r3, [r7, #11]
 8013e44:	f003 0304 	and.w	r3, r3, #4
 8013e48:	2b00      	cmp	r3, #0
 8013e4a:	d11c      	bne.n	8013e86 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8013e4c:	693b      	ldr	r3, [r7, #16]
 8013e4e:	799b      	ldrb	r3, [r3, #6]
 8013e50:	f003 0310 	and.w	r3, r3, #16
 8013e54:	2b00      	cmp	r3, #0
 8013e56:	d102      	bne.n	8013e5e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8013e58:	2305      	movs	r3, #5
 8013e5a:	75fb      	strb	r3, [r7, #23]
 8013e5c:	e014      	b.n	8013e88 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8013e5e:	68fb      	ldr	r3, [r7, #12]
 8013e60:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	695b      	ldr	r3, [r3, #20]
 8013e68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013e6c:	4413      	add	r3, r2
 8013e6e:	4619      	mov	r1, r3
 8013e70:	68f8      	ldr	r0, [r7, #12]
 8013e72:	f7ff fce4 	bl	801383e <ld_clust>
 8013e76:	4602      	mov	r2, r0
 8013e78:	693b      	ldr	r3, [r7, #16]
 8013e7a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8013e7c:	e7c0      	b.n	8013e00 <follow_path+0x50>
			if (res != FR_OK) break;
 8013e7e:	bf00      	nop
 8013e80:	e002      	b.n	8013e88 <follow_path+0xd8>
				break;
 8013e82:	bf00      	nop
 8013e84:	e000      	b.n	8013e88 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8013e86:	bf00      	nop
			}
		}
	}

	return res;
 8013e88:	7dfb      	ldrb	r3, [r7, #23]
}
 8013e8a:	4618      	mov	r0, r3
 8013e8c:	3718      	adds	r7, #24
 8013e8e:	46bd      	mov	sp, r7
 8013e90:	bd80      	pop	{r7, pc}

08013e92 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8013e92:	b480      	push	{r7}
 8013e94:	b087      	sub	sp, #28
 8013e96:	af00      	add	r7, sp, #0
 8013e98:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8013e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8013e9e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8013ea0:	687b      	ldr	r3, [r7, #4]
 8013ea2:	681b      	ldr	r3, [r3, #0]
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	d031      	beq.n	8013f0c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	681b      	ldr	r3, [r3, #0]
 8013eac:	617b      	str	r3, [r7, #20]
 8013eae:	e002      	b.n	8013eb6 <get_ldnumber+0x24>
 8013eb0:	697b      	ldr	r3, [r7, #20]
 8013eb2:	3301      	adds	r3, #1
 8013eb4:	617b      	str	r3, [r7, #20]
 8013eb6:	697b      	ldr	r3, [r7, #20]
 8013eb8:	781b      	ldrb	r3, [r3, #0]
 8013eba:	2b20      	cmp	r3, #32
 8013ebc:	d903      	bls.n	8013ec6 <get_ldnumber+0x34>
 8013ebe:	697b      	ldr	r3, [r7, #20]
 8013ec0:	781b      	ldrb	r3, [r3, #0]
 8013ec2:	2b3a      	cmp	r3, #58	; 0x3a
 8013ec4:	d1f4      	bne.n	8013eb0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8013ec6:	697b      	ldr	r3, [r7, #20]
 8013ec8:	781b      	ldrb	r3, [r3, #0]
 8013eca:	2b3a      	cmp	r3, #58	; 0x3a
 8013ecc:	d11c      	bne.n	8013f08 <get_ldnumber+0x76>
			tp = *path;
 8013ece:	687b      	ldr	r3, [r7, #4]
 8013ed0:	681b      	ldr	r3, [r3, #0]
 8013ed2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8013ed4:	68fb      	ldr	r3, [r7, #12]
 8013ed6:	1c5a      	adds	r2, r3, #1
 8013ed8:	60fa      	str	r2, [r7, #12]
 8013eda:	781b      	ldrb	r3, [r3, #0]
 8013edc:	3b30      	subs	r3, #48	; 0x30
 8013ede:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8013ee0:	68bb      	ldr	r3, [r7, #8]
 8013ee2:	2b09      	cmp	r3, #9
 8013ee4:	d80e      	bhi.n	8013f04 <get_ldnumber+0x72>
 8013ee6:	68fa      	ldr	r2, [r7, #12]
 8013ee8:	697b      	ldr	r3, [r7, #20]
 8013eea:	429a      	cmp	r2, r3
 8013eec:	d10a      	bne.n	8013f04 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8013eee:	68bb      	ldr	r3, [r7, #8]
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d107      	bne.n	8013f04 <get_ldnumber+0x72>
					vol = (int)i;
 8013ef4:	68bb      	ldr	r3, [r7, #8]
 8013ef6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8013ef8:	697b      	ldr	r3, [r7, #20]
 8013efa:	3301      	adds	r3, #1
 8013efc:	617b      	str	r3, [r7, #20]
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	697a      	ldr	r2, [r7, #20]
 8013f02:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8013f04:	693b      	ldr	r3, [r7, #16]
 8013f06:	e002      	b.n	8013f0e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8013f08:	2300      	movs	r3, #0
 8013f0a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8013f0c:	693b      	ldr	r3, [r7, #16]
}
 8013f0e:	4618      	mov	r0, r3
 8013f10:	371c      	adds	r7, #28
 8013f12:	46bd      	mov	sp, r7
 8013f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f18:	4770      	bx	lr
	...

08013f1c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8013f1c:	b580      	push	{r7, lr}
 8013f1e:	b082      	sub	sp, #8
 8013f20:	af00      	add	r7, sp, #0
 8013f22:	6078      	str	r0, [r7, #4]
 8013f24:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	2200      	movs	r2, #0
 8013f2a:	70da      	strb	r2, [r3, #3]
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8013f32:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8013f34:	6839      	ldr	r1, [r7, #0]
 8013f36:	6878      	ldr	r0, [r7, #4]
 8013f38:	f7fe ff82 	bl	8012e40 <move_window>
 8013f3c:	4603      	mov	r3, r0
 8013f3e:	2b00      	cmp	r3, #0
 8013f40:	d001      	beq.n	8013f46 <check_fs+0x2a>
 8013f42:	2304      	movs	r3, #4
 8013f44:	e038      	b.n	8013fb8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	3334      	adds	r3, #52	; 0x34
 8013f4a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8013f4e:	4618      	mov	r0, r3
 8013f50:	f7fe fc96 	bl	8012880 <ld_word>
 8013f54:	4603      	mov	r3, r0
 8013f56:	461a      	mov	r2, r3
 8013f58:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8013f5c:	429a      	cmp	r2, r3
 8013f5e:	d001      	beq.n	8013f64 <check_fs+0x48>
 8013f60:	2303      	movs	r3, #3
 8013f62:	e029      	b.n	8013fb8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013f6a:	2be9      	cmp	r3, #233	; 0xe9
 8013f6c:	d009      	beq.n	8013f82 <check_fs+0x66>
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013f74:	2beb      	cmp	r3, #235	; 0xeb
 8013f76:	d11e      	bne.n	8013fb6 <check_fs+0x9a>
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8013f7e:	2b90      	cmp	r3, #144	; 0x90
 8013f80:	d119      	bne.n	8013fb6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8013f82:	687b      	ldr	r3, [r7, #4]
 8013f84:	3334      	adds	r3, #52	; 0x34
 8013f86:	3336      	adds	r3, #54	; 0x36
 8013f88:	4618      	mov	r0, r3
 8013f8a:	f7fe fc91 	bl	80128b0 <ld_dword>
 8013f8e:	4603      	mov	r3, r0
 8013f90:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8013f94:	4a0a      	ldr	r2, [pc, #40]	; (8013fc0 <check_fs+0xa4>)
 8013f96:	4293      	cmp	r3, r2
 8013f98:	d101      	bne.n	8013f9e <check_fs+0x82>
 8013f9a:	2300      	movs	r3, #0
 8013f9c:	e00c      	b.n	8013fb8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	3334      	adds	r3, #52	; 0x34
 8013fa2:	3352      	adds	r3, #82	; 0x52
 8013fa4:	4618      	mov	r0, r3
 8013fa6:	f7fe fc83 	bl	80128b0 <ld_dword>
 8013faa:	4602      	mov	r2, r0
 8013fac:	4b05      	ldr	r3, [pc, #20]	; (8013fc4 <check_fs+0xa8>)
 8013fae:	429a      	cmp	r2, r3
 8013fb0:	d101      	bne.n	8013fb6 <check_fs+0x9a>
 8013fb2:	2300      	movs	r3, #0
 8013fb4:	e000      	b.n	8013fb8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8013fb6:	2302      	movs	r3, #2
}
 8013fb8:	4618      	mov	r0, r3
 8013fba:	3708      	adds	r7, #8
 8013fbc:	46bd      	mov	sp, r7
 8013fbe:	bd80      	pop	{r7, pc}
 8013fc0:	00544146 	.word	0x00544146
 8013fc4:	33544146 	.word	0x33544146

08013fc8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8013fc8:	b580      	push	{r7, lr}
 8013fca:	b096      	sub	sp, #88	; 0x58
 8013fcc:	af00      	add	r7, sp, #0
 8013fce:	60f8      	str	r0, [r7, #12]
 8013fd0:	60b9      	str	r1, [r7, #8]
 8013fd2:	4613      	mov	r3, r2
 8013fd4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8013fd6:	68bb      	ldr	r3, [r7, #8]
 8013fd8:	2200      	movs	r2, #0
 8013fda:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8013fdc:	68f8      	ldr	r0, [r7, #12]
 8013fde:	f7ff ff58 	bl	8013e92 <get_ldnumber>
 8013fe2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8013fe4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	da01      	bge.n	8013fee <find_volume+0x26>
 8013fea:	230b      	movs	r3, #11
 8013fec:	e236      	b.n	801445c <find_volume+0x494>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8013fee:	4aac      	ldr	r2, [pc, #688]	; (80142a0 <find_volume+0x2d8>)
 8013ff0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013ff2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013ff6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8013ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	d101      	bne.n	8014002 <find_volume+0x3a>
 8013ffe:	230c      	movs	r3, #12
 8014000:	e22c      	b.n	801445c <find_volume+0x494>

	ENTER_FF(fs);						/* Lock the volume */
 8014002:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014004:	f7fe fd3b 	bl	8012a7e <lock_fs>
 8014008:	4603      	mov	r3, r0
 801400a:	2b00      	cmp	r3, #0
 801400c:	d101      	bne.n	8014012 <find_volume+0x4a>
 801400e:	230f      	movs	r3, #15
 8014010:	e224      	b.n	801445c <find_volume+0x494>
	*rfs = fs;							/* Return pointer to the file system object */
 8014012:	68bb      	ldr	r3, [r7, #8]
 8014014:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014016:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8014018:	79fb      	ldrb	r3, [r7, #7]
 801401a:	f023 0301 	bic.w	r3, r3, #1
 801401e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8014020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014022:	781b      	ldrb	r3, [r3, #0]
 8014024:	2b00      	cmp	r3, #0
 8014026:	d01a      	beq.n	801405e <find_volume+0x96>
		stat = disk_status(fs->drv);
 8014028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801402a:	785b      	ldrb	r3, [r3, #1]
 801402c:	4618      	mov	r0, r3
 801402e:	f7fe fb89 	bl	8012744 <disk_status>
 8014032:	4603      	mov	r3, r0
 8014034:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8014038:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801403c:	f003 0301 	and.w	r3, r3, #1
 8014040:	2b00      	cmp	r3, #0
 8014042:	d10c      	bne.n	801405e <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8014044:	79fb      	ldrb	r3, [r7, #7]
 8014046:	2b00      	cmp	r3, #0
 8014048:	d007      	beq.n	801405a <find_volume+0x92>
 801404a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801404e:	f003 0304 	and.w	r3, r3, #4
 8014052:	2b00      	cmp	r3, #0
 8014054:	d001      	beq.n	801405a <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8014056:	230a      	movs	r3, #10
 8014058:	e200      	b.n	801445c <find_volume+0x494>
			}
			return FR_OK;				/* The file system object is valid */
 801405a:	2300      	movs	r3, #0
 801405c:	e1fe      	b.n	801445c <find_volume+0x494>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801405e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014060:	2200      	movs	r2, #0
 8014062:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8014064:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014066:	b2da      	uxtb	r2, r3
 8014068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801406a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801406c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801406e:	785b      	ldrb	r3, [r3, #1]
 8014070:	4618      	mov	r0, r3
 8014072:	f7fe fb81 	bl	8012778 <disk_initialize>
 8014076:	4603      	mov	r3, r0
 8014078:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801407c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014080:	f003 0301 	and.w	r3, r3, #1
 8014084:	2b00      	cmp	r3, #0
 8014086:	d001      	beq.n	801408c <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8014088:	2303      	movs	r3, #3
 801408a:	e1e7      	b.n	801445c <find_volume+0x494>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801408c:	79fb      	ldrb	r3, [r7, #7]
 801408e:	2b00      	cmp	r3, #0
 8014090:	d007      	beq.n	80140a2 <find_volume+0xda>
 8014092:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014096:	f003 0304 	and.w	r3, r3, #4
 801409a:	2b00      	cmp	r3, #0
 801409c:	d001      	beq.n	80140a2 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 801409e:	230a      	movs	r3, #10
 80140a0:	e1dc      	b.n	801445c <find_volume+0x494>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80140a2:	2300      	movs	r3, #0
 80140a4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80140a6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80140a8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80140aa:	f7ff ff37 	bl	8013f1c <check_fs>
 80140ae:	4603      	mov	r3, r0
 80140b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80140b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80140b8:	2b02      	cmp	r3, #2
 80140ba:	d14b      	bne.n	8014154 <find_volume+0x18c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80140bc:	2300      	movs	r3, #0
 80140be:	643b      	str	r3, [r7, #64]	; 0x40
 80140c0:	e01f      	b.n	8014102 <find_volume+0x13a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80140c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140c4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80140c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80140ca:	011b      	lsls	r3, r3, #4
 80140cc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80140d0:	4413      	add	r3, r2
 80140d2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80140d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80140d6:	3304      	adds	r3, #4
 80140d8:	781b      	ldrb	r3, [r3, #0]
 80140da:	2b00      	cmp	r3, #0
 80140dc:	d006      	beq.n	80140ec <find_volume+0x124>
 80140de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80140e0:	3308      	adds	r3, #8
 80140e2:	4618      	mov	r0, r3
 80140e4:	f7fe fbe4 	bl	80128b0 <ld_dword>
 80140e8:	4602      	mov	r2, r0
 80140ea:	e000      	b.n	80140ee <find_volume+0x126>
 80140ec:	2200      	movs	r2, #0
 80140ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80140f0:	009b      	lsls	r3, r3, #2
 80140f2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80140f6:	440b      	add	r3, r1
 80140f8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80140fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80140fe:	3301      	adds	r3, #1
 8014100:	643b      	str	r3, [r7, #64]	; 0x40
 8014102:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014104:	2b03      	cmp	r3, #3
 8014106:	d9dc      	bls.n	80140c2 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8014108:	2300      	movs	r3, #0
 801410a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 801410c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801410e:	2b00      	cmp	r3, #0
 8014110:	d002      	beq.n	8014118 <find_volume+0x150>
 8014112:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014114:	3b01      	subs	r3, #1
 8014116:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8014118:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801411a:	009b      	lsls	r3, r3, #2
 801411c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8014120:	4413      	add	r3, r2
 8014122:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8014126:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8014128:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801412a:	2b00      	cmp	r3, #0
 801412c:	d005      	beq.n	801413a <find_volume+0x172>
 801412e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014130:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014132:	f7ff fef3 	bl	8013f1c <check_fs>
 8014136:	4603      	mov	r3, r0
 8014138:	e000      	b.n	801413c <find_volume+0x174>
 801413a:	2303      	movs	r3, #3
 801413c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8014140:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014144:	2b01      	cmp	r3, #1
 8014146:	d905      	bls.n	8014154 <find_volume+0x18c>
 8014148:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801414a:	3301      	adds	r3, #1
 801414c:	643b      	str	r3, [r7, #64]	; 0x40
 801414e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014150:	2b03      	cmp	r3, #3
 8014152:	d9e1      	bls.n	8014118 <find_volume+0x150>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8014154:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014158:	2b04      	cmp	r3, #4
 801415a:	d101      	bne.n	8014160 <find_volume+0x198>
 801415c:	2301      	movs	r3, #1
 801415e:	e17d      	b.n	801445c <find_volume+0x494>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8014160:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014164:	2b01      	cmp	r3, #1
 8014166:	d901      	bls.n	801416c <find_volume+0x1a4>
 8014168:	230d      	movs	r3, #13
 801416a:	e177      	b.n	801445c <find_volume+0x494>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 801416c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801416e:	3334      	adds	r3, #52	; 0x34
 8014170:	330b      	adds	r3, #11
 8014172:	4618      	mov	r0, r3
 8014174:	f7fe fb84 	bl	8012880 <ld_word>
 8014178:	4603      	mov	r3, r0
 801417a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801417e:	d001      	beq.n	8014184 <find_volume+0x1bc>
 8014180:	230d      	movs	r3, #13
 8014182:	e16b      	b.n	801445c <find_volume+0x494>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8014184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014186:	3334      	adds	r3, #52	; 0x34
 8014188:	3316      	adds	r3, #22
 801418a:	4618      	mov	r0, r3
 801418c:	f7fe fb78 	bl	8012880 <ld_word>
 8014190:	4603      	mov	r3, r0
 8014192:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8014194:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014196:	2b00      	cmp	r3, #0
 8014198:	d106      	bne.n	80141a8 <find_volume+0x1e0>
 801419a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801419c:	3334      	adds	r3, #52	; 0x34
 801419e:	3324      	adds	r3, #36	; 0x24
 80141a0:	4618      	mov	r0, r3
 80141a2:	f7fe fb85 	bl	80128b0 <ld_dword>
 80141a6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80141a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141aa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80141ac:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80141ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141b0:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80141b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141b6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80141b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141ba:	789b      	ldrb	r3, [r3, #2]
 80141bc:	2b01      	cmp	r3, #1
 80141be:	d005      	beq.n	80141cc <find_volume+0x204>
 80141c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141c2:	789b      	ldrb	r3, [r3, #2]
 80141c4:	2b02      	cmp	r3, #2
 80141c6:	d001      	beq.n	80141cc <find_volume+0x204>
 80141c8:	230d      	movs	r3, #13
 80141ca:	e147      	b.n	801445c <find_volume+0x494>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80141cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141ce:	789b      	ldrb	r3, [r3, #2]
 80141d0:	461a      	mov	r2, r3
 80141d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80141d4:	fb02 f303 	mul.w	r3, r2, r3
 80141d8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80141da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80141e0:	b29a      	uxth	r2, r3
 80141e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141e4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80141e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141e8:	895b      	ldrh	r3, [r3, #10]
 80141ea:	2b00      	cmp	r3, #0
 80141ec:	d008      	beq.n	8014200 <find_volume+0x238>
 80141ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141f0:	895b      	ldrh	r3, [r3, #10]
 80141f2:	461a      	mov	r2, r3
 80141f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141f6:	895b      	ldrh	r3, [r3, #10]
 80141f8:	3b01      	subs	r3, #1
 80141fa:	4013      	ands	r3, r2
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d001      	beq.n	8014204 <find_volume+0x23c>
 8014200:	230d      	movs	r3, #13
 8014202:	e12b      	b.n	801445c <find_volume+0x494>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8014204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014206:	3334      	adds	r3, #52	; 0x34
 8014208:	3311      	adds	r3, #17
 801420a:	4618      	mov	r0, r3
 801420c:	f7fe fb38 	bl	8012880 <ld_word>
 8014210:	4603      	mov	r3, r0
 8014212:	461a      	mov	r2, r3
 8014214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014216:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8014218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801421a:	891b      	ldrh	r3, [r3, #8]
 801421c:	f003 030f 	and.w	r3, r3, #15
 8014220:	b29b      	uxth	r3, r3
 8014222:	2b00      	cmp	r3, #0
 8014224:	d001      	beq.n	801422a <find_volume+0x262>
 8014226:	230d      	movs	r3, #13
 8014228:	e118      	b.n	801445c <find_volume+0x494>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801422a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801422c:	3334      	adds	r3, #52	; 0x34
 801422e:	3313      	adds	r3, #19
 8014230:	4618      	mov	r0, r3
 8014232:	f7fe fb25 	bl	8012880 <ld_word>
 8014236:	4603      	mov	r3, r0
 8014238:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801423a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801423c:	2b00      	cmp	r3, #0
 801423e:	d106      	bne.n	801424e <find_volume+0x286>
 8014240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014242:	3334      	adds	r3, #52	; 0x34
 8014244:	3320      	adds	r3, #32
 8014246:	4618      	mov	r0, r3
 8014248:	f7fe fb32 	bl	80128b0 <ld_dword>
 801424c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801424e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014250:	3334      	adds	r3, #52	; 0x34
 8014252:	330e      	adds	r3, #14
 8014254:	4618      	mov	r0, r3
 8014256:	f7fe fb13 	bl	8012880 <ld_word>
 801425a:	4603      	mov	r3, r0
 801425c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801425e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8014260:	2b00      	cmp	r3, #0
 8014262:	d101      	bne.n	8014268 <find_volume+0x2a0>
 8014264:	230d      	movs	r3, #13
 8014266:	e0f9      	b.n	801445c <find_volume+0x494>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8014268:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801426a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801426c:	4413      	add	r3, r2
 801426e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014270:	8912      	ldrh	r2, [r2, #8]
 8014272:	0912      	lsrs	r2, r2, #4
 8014274:	b292      	uxth	r2, r2
 8014276:	4413      	add	r3, r2
 8014278:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801427a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801427c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801427e:	429a      	cmp	r2, r3
 8014280:	d201      	bcs.n	8014286 <find_volume+0x2be>
 8014282:	230d      	movs	r3, #13
 8014284:	e0ea      	b.n	801445c <find_volume+0x494>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8014286:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801428a:	1ad3      	subs	r3, r2, r3
 801428c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801428e:	8952      	ldrh	r2, [r2, #10]
 8014290:	fbb3 f3f2 	udiv	r3, r3, r2
 8014294:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8014296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014298:	2b00      	cmp	r3, #0
 801429a:	d103      	bne.n	80142a4 <find_volume+0x2dc>
 801429c:	230d      	movs	r3, #13
 801429e:	e0dd      	b.n	801445c <find_volume+0x494>
 80142a0:	200003bc 	.word	0x200003bc
		fmt = FS_FAT32;
 80142a4:	2303      	movs	r3, #3
 80142a6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80142aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80142ac:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80142b0:	4293      	cmp	r3, r2
 80142b2:	d802      	bhi.n	80142ba <find_volume+0x2f2>
 80142b4:	2302      	movs	r3, #2
 80142b6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80142ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80142bc:	f640 72f5 	movw	r2, #4085	; 0xff5
 80142c0:	4293      	cmp	r3, r2
 80142c2:	d802      	bhi.n	80142ca <find_volume+0x302>
 80142c4:	2301      	movs	r3, #1
 80142c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80142ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80142cc:	1c9a      	adds	r2, r3, #2
 80142ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142d0:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 80142d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142d4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80142d6:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80142d8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80142da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80142dc:	441a      	add	r2, r3
 80142de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142e0:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 80142e2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80142e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142e6:	441a      	add	r2, r3
 80142e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142ea:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 80142ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80142f0:	2b03      	cmp	r3, #3
 80142f2:	d11e      	bne.n	8014332 <find_volume+0x36a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80142f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142f6:	3334      	adds	r3, #52	; 0x34
 80142f8:	332a      	adds	r3, #42	; 0x2a
 80142fa:	4618      	mov	r0, r3
 80142fc:	f7fe fac0 	bl	8012880 <ld_word>
 8014300:	4603      	mov	r3, r0
 8014302:	2b00      	cmp	r3, #0
 8014304:	d001      	beq.n	801430a <find_volume+0x342>
 8014306:	230d      	movs	r3, #13
 8014308:	e0a8      	b.n	801445c <find_volume+0x494>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 801430a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801430c:	891b      	ldrh	r3, [r3, #8]
 801430e:	2b00      	cmp	r3, #0
 8014310:	d001      	beq.n	8014316 <find_volume+0x34e>
 8014312:	230d      	movs	r3, #13
 8014314:	e0a2      	b.n	801445c <find_volume+0x494>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8014316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014318:	3334      	adds	r3, #52	; 0x34
 801431a:	332c      	adds	r3, #44	; 0x2c
 801431c:	4618      	mov	r0, r3
 801431e:	f7fe fac7 	bl	80128b0 <ld_dword>
 8014322:	4602      	mov	r2, r0
 8014324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014326:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8014328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801432a:	699b      	ldr	r3, [r3, #24]
 801432c:	009b      	lsls	r3, r3, #2
 801432e:	647b      	str	r3, [r7, #68]	; 0x44
 8014330:	e01f      	b.n	8014372 <find_volume+0x3aa>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8014332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014334:	891b      	ldrh	r3, [r3, #8]
 8014336:	2b00      	cmp	r3, #0
 8014338:	d101      	bne.n	801433e <find_volume+0x376>
 801433a:	230d      	movs	r3, #13
 801433c:	e08e      	b.n	801445c <find_volume+0x494>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801433e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014340:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014342:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014344:	441a      	add	r2, r3
 8014346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014348:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801434a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801434e:	2b02      	cmp	r3, #2
 8014350:	d103      	bne.n	801435a <find_volume+0x392>
 8014352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014354:	699b      	ldr	r3, [r3, #24]
 8014356:	005b      	lsls	r3, r3, #1
 8014358:	e00a      	b.n	8014370 <find_volume+0x3a8>
 801435a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801435c:	699a      	ldr	r2, [r3, #24]
 801435e:	4613      	mov	r3, r2
 8014360:	005b      	lsls	r3, r3, #1
 8014362:	4413      	add	r3, r2
 8014364:	085a      	lsrs	r2, r3, #1
 8014366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014368:	699b      	ldr	r3, [r3, #24]
 801436a:	f003 0301 	and.w	r3, r3, #1
 801436e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8014370:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8014372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014374:	69da      	ldr	r2, [r3, #28]
 8014376:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014378:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 801437c:	0a5b      	lsrs	r3, r3, #9
 801437e:	429a      	cmp	r2, r3
 8014380:	d201      	bcs.n	8014386 <find_volume+0x3be>
 8014382:	230d      	movs	r3, #13
 8014384:	e06a      	b.n	801445c <find_volume+0x494>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8014386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014388:	f04f 32ff 	mov.w	r2, #4294967295
 801438c:	615a      	str	r2, [r3, #20]
 801438e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014390:	695a      	ldr	r2, [r3, #20]
 8014392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014394:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8014396:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014398:	2280      	movs	r2, #128	; 0x80
 801439a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801439c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80143a0:	2b03      	cmp	r3, #3
 80143a2:	d149      	bne.n	8014438 <find_volume+0x470>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80143a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80143a6:	3334      	adds	r3, #52	; 0x34
 80143a8:	3330      	adds	r3, #48	; 0x30
 80143aa:	4618      	mov	r0, r3
 80143ac:	f7fe fa68 	bl	8012880 <ld_word>
 80143b0:	4603      	mov	r3, r0
 80143b2:	2b01      	cmp	r3, #1
 80143b4:	d140      	bne.n	8014438 <find_volume+0x470>
			&& move_window(fs, bsect + 1) == FR_OK)
 80143b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80143b8:	3301      	adds	r3, #1
 80143ba:	4619      	mov	r1, r3
 80143bc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80143be:	f7fe fd3f 	bl	8012e40 <move_window>
 80143c2:	4603      	mov	r3, r0
 80143c4:	2b00      	cmp	r3, #0
 80143c6:	d137      	bne.n	8014438 <find_volume+0x470>
		{
			fs->fsi_flag = 0;
 80143c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80143ca:	2200      	movs	r2, #0
 80143cc:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80143ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80143d0:	3334      	adds	r3, #52	; 0x34
 80143d2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80143d6:	4618      	mov	r0, r3
 80143d8:	f7fe fa52 	bl	8012880 <ld_word>
 80143dc:	4603      	mov	r3, r0
 80143de:	461a      	mov	r2, r3
 80143e0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80143e4:	429a      	cmp	r2, r3
 80143e6:	d127      	bne.n	8014438 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80143e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80143ea:	3334      	adds	r3, #52	; 0x34
 80143ec:	4618      	mov	r0, r3
 80143ee:	f7fe fa5f 	bl	80128b0 <ld_dword>
 80143f2:	4602      	mov	r2, r0
 80143f4:	4b1b      	ldr	r3, [pc, #108]	; (8014464 <find_volume+0x49c>)
 80143f6:	429a      	cmp	r2, r3
 80143f8:	d11e      	bne.n	8014438 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80143fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80143fc:	3334      	adds	r3, #52	; 0x34
 80143fe:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8014402:	4618      	mov	r0, r3
 8014404:	f7fe fa54 	bl	80128b0 <ld_dword>
 8014408:	4602      	mov	r2, r0
 801440a:	4b17      	ldr	r3, [pc, #92]	; (8014468 <find_volume+0x4a0>)
 801440c:	429a      	cmp	r2, r3
 801440e:	d113      	bne.n	8014438 <find_volume+0x470>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8014410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014412:	3334      	adds	r3, #52	; 0x34
 8014414:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8014418:	4618      	mov	r0, r3
 801441a:	f7fe fa49 	bl	80128b0 <ld_dword>
 801441e:	4602      	mov	r2, r0
 8014420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014422:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8014424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014426:	3334      	adds	r3, #52	; 0x34
 8014428:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801442c:	4618      	mov	r0, r3
 801442e:	f7fe fa3f 	bl	80128b0 <ld_dword>
 8014432:	4602      	mov	r2, r0
 8014434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014436:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8014438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801443a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801443e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8014440:	4b0a      	ldr	r3, [pc, #40]	; (801446c <find_volume+0x4a4>)
 8014442:	881b      	ldrh	r3, [r3, #0]
 8014444:	3301      	adds	r3, #1
 8014446:	b29a      	uxth	r2, r3
 8014448:	4b08      	ldr	r3, [pc, #32]	; (801446c <find_volume+0x4a4>)
 801444a:	801a      	strh	r2, [r3, #0]
 801444c:	4b07      	ldr	r3, [pc, #28]	; (801446c <find_volume+0x4a4>)
 801444e:	881a      	ldrh	r2, [r3, #0]
 8014450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014452:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8014454:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014456:	f7fe fc8b 	bl	8012d70 <clear_lock>
#endif
	return FR_OK;
 801445a:	2300      	movs	r3, #0
}
 801445c:	4618      	mov	r0, r3
 801445e:	3758      	adds	r7, #88	; 0x58
 8014460:	46bd      	mov	sp, r7
 8014462:	bd80      	pop	{r7, pc}
 8014464:	41615252 	.word	0x41615252
 8014468:	61417272 	.word	0x61417272
 801446c:	200003c0 	.word	0x200003c0

08014470 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8014470:	b580      	push	{r7, lr}
 8014472:	b084      	sub	sp, #16
 8014474:	af00      	add	r7, sp, #0
 8014476:	6078      	str	r0, [r7, #4]
 8014478:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801447a:	2309      	movs	r3, #9
 801447c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801447e:	687b      	ldr	r3, [r7, #4]
 8014480:	2b00      	cmp	r3, #0
 8014482:	d02e      	beq.n	80144e2 <validate+0x72>
 8014484:	687b      	ldr	r3, [r7, #4]
 8014486:	681b      	ldr	r3, [r3, #0]
 8014488:	2b00      	cmp	r3, #0
 801448a:	d02a      	beq.n	80144e2 <validate+0x72>
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	681b      	ldr	r3, [r3, #0]
 8014490:	781b      	ldrb	r3, [r3, #0]
 8014492:	2b00      	cmp	r3, #0
 8014494:	d025      	beq.n	80144e2 <validate+0x72>
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	889a      	ldrh	r2, [r3, #4]
 801449a:	687b      	ldr	r3, [r7, #4]
 801449c:	681b      	ldr	r3, [r3, #0]
 801449e:	88db      	ldrh	r3, [r3, #6]
 80144a0:	429a      	cmp	r2, r3
 80144a2:	d11e      	bne.n	80144e2 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 80144a4:	687b      	ldr	r3, [r7, #4]
 80144a6:	681b      	ldr	r3, [r3, #0]
 80144a8:	4618      	mov	r0, r3
 80144aa:	f7fe fae8 	bl	8012a7e <lock_fs>
 80144ae:	4603      	mov	r3, r0
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	d014      	beq.n	80144de <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80144b4:	687b      	ldr	r3, [r7, #4]
 80144b6:	681b      	ldr	r3, [r3, #0]
 80144b8:	785b      	ldrb	r3, [r3, #1]
 80144ba:	4618      	mov	r0, r3
 80144bc:	f7fe f942 	bl	8012744 <disk_status>
 80144c0:	4603      	mov	r3, r0
 80144c2:	f003 0301 	and.w	r3, r3, #1
 80144c6:	2b00      	cmp	r3, #0
 80144c8:	d102      	bne.n	80144d0 <validate+0x60>
				res = FR_OK;
 80144ca:	2300      	movs	r3, #0
 80144cc:	73fb      	strb	r3, [r7, #15]
 80144ce:	e008      	b.n	80144e2 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 80144d0:	687b      	ldr	r3, [r7, #4]
 80144d2:	681b      	ldr	r3, [r3, #0]
 80144d4:	2100      	movs	r1, #0
 80144d6:	4618      	mov	r0, r3
 80144d8:	f7fe fae7 	bl	8012aaa <unlock_fs>
 80144dc:	e001      	b.n	80144e2 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 80144de:	230f      	movs	r3, #15
 80144e0:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80144e2:	7bfb      	ldrb	r3, [r7, #15]
 80144e4:	2b00      	cmp	r3, #0
 80144e6:	d102      	bne.n	80144ee <validate+0x7e>
 80144e8:	687b      	ldr	r3, [r7, #4]
 80144ea:	681b      	ldr	r3, [r3, #0]
 80144ec:	e000      	b.n	80144f0 <validate+0x80>
 80144ee:	2300      	movs	r3, #0
 80144f0:	683a      	ldr	r2, [r7, #0]
 80144f2:	6013      	str	r3, [r2, #0]
	return res;
 80144f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80144f6:	4618      	mov	r0, r3
 80144f8:	3710      	adds	r7, #16
 80144fa:	46bd      	mov	sp, r7
 80144fc:	bd80      	pop	{r7, pc}
	...

08014500 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8014500:	b580      	push	{r7, lr}
 8014502:	b088      	sub	sp, #32
 8014504:	af00      	add	r7, sp, #0
 8014506:	60f8      	str	r0, [r7, #12]
 8014508:	60b9      	str	r1, [r7, #8]
 801450a:	4613      	mov	r3, r2
 801450c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801450e:	68bb      	ldr	r3, [r7, #8]
 8014510:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8014512:	f107 0310 	add.w	r3, r7, #16
 8014516:	4618      	mov	r0, r3
 8014518:	f7ff fcbb 	bl	8013e92 <get_ldnumber>
 801451c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801451e:	69fb      	ldr	r3, [r7, #28]
 8014520:	2b00      	cmp	r3, #0
 8014522:	da01      	bge.n	8014528 <f_mount+0x28>
 8014524:	230b      	movs	r3, #11
 8014526:	e048      	b.n	80145ba <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8014528:	4a26      	ldr	r2, [pc, #152]	; (80145c4 <f_mount+0xc4>)
 801452a:	69fb      	ldr	r3, [r7, #28]
 801452c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014530:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8014532:	69bb      	ldr	r3, [r7, #24]
 8014534:	2b00      	cmp	r3, #0
 8014536:	d00f      	beq.n	8014558 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8014538:	69b8      	ldr	r0, [r7, #24]
 801453a:	f7fe fc19 	bl	8012d70 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 801453e:	69bb      	ldr	r3, [r7, #24]
 8014540:	68db      	ldr	r3, [r3, #12]
 8014542:	4618      	mov	r0, r3
 8014544:	f001 f828 	bl	8015598 <ff_del_syncobj>
 8014548:	4603      	mov	r3, r0
 801454a:	2b00      	cmp	r3, #0
 801454c:	d101      	bne.n	8014552 <f_mount+0x52>
 801454e:	2302      	movs	r3, #2
 8014550:	e033      	b.n	80145ba <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8014552:	69bb      	ldr	r3, [r7, #24]
 8014554:	2200      	movs	r2, #0
 8014556:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8014558:	68fb      	ldr	r3, [r7, #12]
 801455a:	2b00      	cmp	r3, #0
 801455c:	d00f      	beq.n	801457e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	2200      	movs	r2, #0
 8014562:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8014564:	69fb      	ldr	r3, [r7, #28]
 8014566:	b2da      	uxtb	r2, r3
 8014568:	68fb      	ldr	r3, [r7, #12]
 801456a:	330c      	adds	r3, #12
 801456c:	4619      	mov	r1, r3
 801456e:	4610      	mov	r0, r2
 8014570:	f000 fff7 	bl	8015562 <ff_cre_syncobj>
 8014574:	4603      	mov	r3, r0
 8014576:	2b00      	cmp	r3, #0
 8014578:	d101      	bne.n	801457e <f_mount+0x7e>
 801457a:	2302      	movs	r3, #2
 801457c:	e01d      	b.n	80145ba <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801457e:	68fa      	ldr	r2, [r7, #12]
 8014580:	4910      	ldr	r1, [pc, #64]	; (80145c4 <f_mount+0xc4>)
 8014582:	69fb      	ldr	r3, [r7, #28]
 8014584:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8014588:	68fb      	ldr	r3, [r7, #12]
 801458a:	2b00      	cmp	r3, #0
 801458c:	d002      	beq.n	8014594 <f_mount+0x94>
 801458e:	79fb      	ldrb	r3, [r7, #7]
 8014590:	2b01      	cmp	r3, #1
 8014592:	d001      	beq.n	8014598 <f_mount+0x98>
 8014594:	2300      	movs	r3, #0
 8014596:	e010      	b.n	80145ba <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8014598:	f107 010c 	add.w	r1, r7, #12
 801459c:	f107 0308 	add.w	r3, r7, #8
 80145a0:	2200      	movs	r2, #0
 80145a2:	4618      	mov	r0, r3
 80145a4:	f7ff fd10 	bl	8013fc8 <find_volume>
 80145a8:	4603      	mov	r3, r0
 80145aa:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80145ac:	68fb      	ldr	r3, [r7, #12]
 80145ae:	7dfa      	ldrb	r2, [r7, #23]
 80145b0:	4611      	mov	r1, r2
 80145b2:	4618      	mov	r0, r3
 80145b4:	f7fe fa79 	bl	8012aaa <unlock_fs>
 80145b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80145ba:	4618      	mov	r0, r3
 80145bc:	3720      	adds	r7, #32
 80145be:	46bd      	mov	sp, r7
 80145c0:	bd80      	pop	{r7, pc}
 80145c2:	bf00      	nop
 80145c4:	200003bc 	.word	0x200003bc

080145c8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80145c8:	b580      	push	{r7, lr}
 80145ca:	b09a      	sub	sp, #104	; 0x68
 80145cc:	af00      	add	r7, sp, #0
 80145ce:	60f8      	str	r0, [r7, #12]
 80145d0:	60b9      	str	r1, [r7, #8]
 80145d2:	4613      	mov	r3, r2
 80145d4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80145d6:	68fb      	ldr	r3, [r7, #12]
 80145d8:	2b00      	cmp	r3, #0
 80145da:	d101      	bne.n	80145e0 <f_open+0x18>
 80145dc:	2309      	movs	r3, #9
 80145de:	e1b4      	b.n	801494a <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80145e0:	79fb      	ldrb	r3, [r7, #7]
 80145e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80145e6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80145e8:	79fa      	ldrb	r2, [r7, #7]
 80145ea:	f107 0114 	add.w	r1, r7, #20
 80145ee:	f107 0308 	add.w	r3, r7, #8
 80145f2:	4618      	mov	r0, r3
 80145f4:	f7ff fce8 	bl	8013fc8 <find_volume>
 80145f8:	4603      	mov	r3, r0
 80145fa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 80145fe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8014602:	2b00      	cmp	r3, #0
 8014604:	f040 8191 	bne.w	801492a <f_open+0x362>
		dj.obj.fs = fs;
 8014608:	697b      	ldr	r3, [r7, #20]
 801460a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 801460c:	68ba      	ldr	r2, [r7, #8]
 801460e:	f107 0318 	add.w	r3, r7, #24
 8014612:	4611      	mov	r1, r2
 8014614:	4618      	mov	r0, r3
 8014616:	f7ff fbcb 	bl	8013db0 <follow_path>
 801461a:	4603      	mov	r3, r0
 801461c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8014620:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8014624:	2b00      	cmp	r3, #0
 8014626:	d11a      	bne.n	801465e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8014628:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801462c:	b25b      	sxtb	r3, r3
 801462e:	2b00      	cmp	r3, #0
 8014630:	da03      	bge.n	801463a <f_open+0x72>
				res = FR_INVALID_NAME;
 8014632:	2306      	movs	r3, #6
 8014634:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8014638:	e011      	b.n	801465e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801463a:	79fb      	ldrb	r3, [r7, #7]
 801463c:	f023 0301 	bic.w	r3, r3, #1
 8014640:	2b00      	cmp	r3, #0
 8014642:	bf14      	ite	ne
 8014644:	2301      	movne	r3, #1
 8014646:	2300      	moveq	r3, #0
 8014648:	b2db      	uxtb	r3, r3
 801464a:	461a      	mov	r2, r3
 801464c:	f107 0318 	add.w	r3, r7, #24
 8014650:	4611      	mov	r1, r2
 8014652:	4618      	mov	r0, r3
 8014654:	f7fe fa44 	bl	8012ae0 <chk_lock>
 8014658:	4603      	mov	r3, r0
 801465a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801465e:	79fb      	ldrb	r3, [r7, #7]
 8014660:	f003 031c 	and.w	r3, r3, #28
 8014664:	2b00      	cmp	r3, #0
 8014666:	d07f      	beq.n	8014768 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8014668:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801466c:	2b00      	cmp	r3, #0
 801466e:	d017      	beq.n	80146a0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8014670:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8014674:	2b04      	cmp	r3, #4
 8014676:	d10e      	bne.n	8014696 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8014678:	f7fe fa8e 	bl	8012b98 <enq_lock>
 801467c:	4603      	mov	r3, r0
 801467e:	2b00      	cmp	r3, #0
 8014680:	d006      	beq.n	8014690 <f_open+0xc8>
 8014682:	f107 0318 	add.w	r3, r7, #24
 8014686:	4618      	mov	r0, r3
 8014688:	f7ff f9ca 	bl	8013a20 <dir_register>
 801468c:	4603      	mov	r3, r0
 801468e:	e000      	b.n	8014692 <f_open+0xca>
 8014690:	2312      	movs	r3, #18
 8014692:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8014696:	79fb      	ldrb	r3, [r7, #7]
 8014698:	f043 0308 	orr.w	r3, r3, #8
 801469c:	71fb      	strb	r3, [r7, #7]
 801469e:	e010      	b.n	80146c2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80146a0:	7fbb      	ldrb	r3, [r7, #30]
 80146a2:	f003 0311 	and.w	r3, r3, #17
 80146a6:	2b00      	cmp	r3, #0
 80146a8:	d003      	beq.n	80146b2 <f_open+0xea>
					res = FR_DENIED;
 80146aa:	2307      	movs	r3, #7
 80146ac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80146b0:	e007      	b.n	80146c2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80146b2:	79fb      	ldrb	r3, [r7, #7]
 80146b4:	f003 0304 	and.w	r3, r3, #4
 80146b8:	2b00      	cmp	r3, #0
 80146ba:	d002      	beq.n	80146c2 <f_open+0xfa>
 80146bc:	2308      	movs	r3, #8
 80146be:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80146c2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80146c6:	2b00      	cmp	r3, #0
 80146c8:	d168      	bne.n	801479c <f_open+0x1d4>
 80146ca:	79fb      	ldrb	r3, [r7, #7]
 80146cc:	f003 0308 	and.w	r3, r3, #8
 80146d0:	2b00      	cmp	r3, #0
 80146d2:	d063      	beq.n	801479c <f_open+0x1d4>
				dw = GET_FATTIME();
 80146d4:	f7fc f998 	bl	8010a08 <get_fattime>
 80146d8:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80146da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146dc:	330e      	adds	r3, #14
 80146de:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80146e0:	4618      	mov	r0, r3
 80146e2:	f7fe f923 	bl	801292c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80146e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146e8:	3316      	adds	r3, #22
 80146ea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80146ec:	4618      	mov	r0, r3
 80146ee:	f7fe f91d 	bl	801292c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80146f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146f4:	330b      	adds	r3, #11
 80146f6:	2220      	movs	r2, #32
 80146f8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80146fa:	697b      	ldr	r3, [r7, #20]
 80146fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80146fe:	4611      	mov	r1, r2
 8014700:	4618      	mov	r0, r3
 8014702:	f7ff f89c 	bl	801383e <ld_clust>
 8014706:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8014708:	697b      	ldr	r3, [r7, #20]
 801470a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801470c:	2200      	movs	r2, #0
 801470e:	4618      	mov	r0, r3
 8014710:	f7ff f8b4 	bl	801387c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8014714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014716:	331c      	adds	r3, #28
 8014718:	2100      	movs	r1, #0
 801471a:	4618      	mov	r0, r3
 801471c:	f7fe f906 	bl	801292c <st_dword>
					fs->wflag = 1;
 8014720:	697b      	ldr	r3, [r7, #20]
 8014722:	2201      	movs	r2, #1
 8014724:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8014726:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014728:	2b00      	cmp	r3, #0
 801472a:	d037      	beq.n	801479c <f_open+0x1d4>
						dw = fs->winsect;
 801472c:	697b      	ldr	r3, [r7, #20]
 801472e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014730:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8014732:	f107 0318 	add.w	r3, r7, #24
 8014736:	2200      	movs	r2, #0
 8014738:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801473a:	4618      	mov	r0, r3
 801473c:	f7fe fdc7 	bl	80132ce <remove_chain>
 8014740:	4603      	mov	r3, r0
 8014742:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8014746:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801474a:	2b00      	cmp	r3, #0
 801474c:	d126      	bne.n	801479c <f_open+0x1d4>
							res = move_window(fs, dw);
 801474e:	697b      	ldr	r3, [r7, #20]
 8014750:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8014752:	4618      	mov	r0, r3
 8014754:	f7fe fb74 	bl	8012e40 <move_window>
 8014758:	4603      	mov	r3, r0
 801475a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801475e:	697b      	ldr	r3, [r7, #20]
 8014760:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8014762:	3a01      	subs	r2, #1
 8014764:	611a      	str	r2, [r3, #16]
 8014766:	e019      	b.n	801479c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8014768:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801476c:	2b00      	cmp	r3, #0
 801476e:	d115      	bne.n	801479c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8014770:	7fbb      	ldrb	r3, [r7, #30]
 8014772:	f003 0310 	and.w	r3, r3, #16
 8014776:	2b00      	cmp	r3, #0
 8014778:	d003      	beq.n	8014782 <f_open+0x1ba>
					res = FR_NO_FILE;
 801477a:	2304      	movs	r3, #4
 801477c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8014780:	e00c      	b.n	801479c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8014782:	79fb      	ldrb	r3, [r7, #7]
 8014784:	f003 0302 	and.w	r3, r3, #2
 8014788:	2b00      	cmp	r3, #0
 801478a:	d007      	beq.n	801479c <f_open+0x1d4>
 801478c:	7fbb      	ldrb	r3, [r7, #30]
 801478e:	f003 0301 	and.w	r3, r3, #1
 8014792:	2b00      	cmp	r3, #0
 8014794:	d002      	beq.n	801479c <f_open+0x1d4>
						res = FR_DENIED;
 8014796:	2307      	movs	r3, #7
 8014798:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 801479c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80147a0:	2b00      	cmp	r3, #0
 80147a2:	d128      	bne.n	80147f6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80147a4:	79fb      	ldrb	r3, [r7, #7]
 80147a6:	f003 0308 	and.w	r3, r3, #8
 80147aa:	2b00      	cmp	r3, #0
 80147ac:	d003      	beq.n	80147b6 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80147ae:	79fb      	ldrb	r3, [r7, #7]
 80147b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80147b4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80147b6:	697b      	ldr	r3, [r7, #20]
 80147b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80147ba:	68fb      	ldr	r3, [r7, #12]
 80147bc:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80147be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80147c0:	68fb      	ldr	r3, [r7, #12]
 80147c2:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80147c4:	79fb      	ldrb	r3, [r7, #7]
 80147c6:	f023 0301 	bic.w	r3, r3, #1
 80147ca:	2b00      	cmp	r3, #0
 80147cc:	bf14      	ite	ne
 80147ce:	2301      	movne	r3, #1
 80147d0:	2300      	moveq	r3, #0
 80147d2:	b2db      	uxtb	r3, r3
 80147d4:	461a      	mov	r2, r3
 80147d6:	f107 0318 	add.w	r3, r7, #24
 80147da:	4611      	mov	r1, r2
 80147dc:	4618      	mov	r0, r3
 80147de:	f7fe f9fd 	bl	8012bdc <inc_lock>
 80147e2:	4602      	mov	r2, r0
 80147e4:	68fb      	ldr	r3, [r7, #12]
 80147e6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80147e8:	68fb      	ldr	r3, [r7, #12]
 80147ea:	691b      	ldr	r3, [r3, #16]
 80147ec:	2b00      	cmp	r3, #0
 80147ee:	d102      	bne.n	80147f6 <f_open+0x22e>
 80147f0:	2302      	movs	r3, #2
 80147f2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80147f6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	f040 8095 	bne.w	801492a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8014800:	697b      	ldr	r3, [r7, #20]
 8014802:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014804:	4611      	mov	r1, r2
 8014806:	4618      	mov	r0, r3
 8014808:	f7ff f819 	bl	801383e <ld_clust>
 801480c:	4602      	mov	r2, r0
 801480e:	68fb      	ldr	r3, [r7, #12]
 8014810:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8014812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014814:	331c      	adds	r3, #28
 8014816:	4618      	mov	r0, r3
 8014818:	f7fe f84a 	bl	80128b0 <ld_dword>
 801481c:	4602      	mov	r2, r0
 801481e:	68fb      	ldr	r3, [r7, #12]
 8014820:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8014822:	68fb      	ldr	r3, [r7, #12]
 8014824:	2200      	movs	r2, #0
 8014826:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8014828:	697a      	ldr	r2, [r7, #20]
 801482a:	68fb      	ldr	r3, [r7, #12]
 801482c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801482e:	697b      	ldr	r3, [r7, #20]
 8014830:	88da      	ldrh	r2, [r3, #6]
 8014832:	68fb      	ldr	r3, [r7, #12]
 8014834:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8014836:	68fb      	ldr	r3, [r7, #12]
 8014838:	79fa      	ldrb	r2, [r7, #7]
 801483a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801483c:	68fb      	ldr	r3, [r7, #12]
 801483e:	2200      	movs	r2, #0
 8014840:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8014842:	68fb      	ldr	r3, [r7, #12]
 8014844:	2200      	movs	r2, #0
 8014846:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8014848:	68fb      	ldr	r3, [r7, #12]
 801484a:	2200      	movs	r2, #0
 801484c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801484e:	68fb      	ldr	r3, [r7, #12]
 8014850:	3330      	adds	r3, #48	; 0x30
 8014852:	f44f 7200 	mov.w	r2, #512	; 0x200
 8014856:	2100      	movs	r1, #0
 8014858:	4618      	mov	r0, r3
 801485a:	f7fe f8b4 	bl	80129c6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801485e:	79fb      	ldrb	r3, [r7, #7]
 8014860:	f003 0320 	and.w	r3, r3, #32
 8014864:	2b00      	cmp	r3, #0
 8014866:	d060      	beq.n	801492a <f_open+0x362>
 8014868:	68fb      	ldr	r3, [r7, #12]
 801486a:	68db      	ldr	r3, [r3, #12]
 801486c:	2b00      	cmp	r3, #0
 801486e:	d05c      	beq.n	801492a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8014870:	68fb      	ldr	r3, [r7, #12]
 8014872:	68da      	ldr	r2, [r3, #12]
 8014874:	68fb      	ldr	r3, [r7, #12]
 8014876:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8014878:	697b      	ldr	r3, [r7, #20]
 801487a:	895b      	ldrh	r3, [r3, #10]
 801487c:	025b      	lsls	r3, r3, #9
 801487e:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8014880:	68fb      	ldr	r3, [r7, #12]
 8014882:	689b      	ldr	r3, [r3, #8]
 8014884:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8014886:	68fb      	ldr	r3, [r7, #12]
 8014888:	68db      	ldr	r3, [r3, #12]
 801488a:	65fb      	str	r3, [r7, #92]	; 0x5c
 801488c:	e016      	b.n	80148bc <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 801488e:	68fb      	ldr	r3, [r7, #12]
 8014890:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8014892:	4618      	mov	r0, r3
 8014894:	f7fe fb8f 	bl	8012fb6 <get_fat>
 8014898:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 801489a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801489c:	2b01      	cmp	r3, #1
 801489e:	d802      	bhi.n	80148a6 <f_open+0x2de>
 80148a0:	2302      	movs	r3, #2
 80148a2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80148a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80148a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80148ac:	d102      	bne.n	80148b4 <f_open+0x2ec>
 80148ae:	2301      	movs	r3, #1
 80148b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80148b4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80148b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80148b8:	1ad3      	subs	r3, r2, r3
 80148ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 80148bc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	d103      	bne.n	80148cc <f_open+0x304>
 80148c4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80148c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80148c8:	429a      	cmp	r2, r3
 80148ca:	d8e0      	bhi.n	801488e <f_open+0x2c6>
				}
				fp->clust = clst;
 80148cc:	68fb      	ldr	r3, [r7, #12]
 80148ce:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80148d0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80148d2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	d127      	bne.n	801492a <f_open+0x362>
 80148da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80148dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80148e0:	2b00      	cmp	r3, #0
 80148e2:	d022      	beq.n	801492a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80148e4:	697b      	ldr	r3, [r7, #20]
 80148e6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80148e8:	4618      	mov	r0, r3
 80148ea:	f7fe fb45 	bl	8012f78 <clust2sect>
 80148ee:	64f8      	str	r0, [r7, #76]	; 0x4c
 80148f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80148f2:	2b00      	cmp	r3, #0
 80148f4:	d103      	bne.n	80148fe <f_open+0x336>
						res = FR_INT_ERR;
 80148f6:	2302      	movs	r3, #2
 80148f8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80148fc:	e015      	b.n	801492a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80148fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8014900:	0a5a      	lsrs	r2, r3, #9
 8014902:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014904:	441a      	add	r2, r3
 8014906:	68fb      	ldr	r3, [r7, #12]
 8014908:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801490a:	697b      	ldr	r3, [r7, #20]
 801490c:	7858      	ldrb	r0, [r3, #1]
 801490e:	68fb      	ldr	r3, [r7, #12]
 8014910:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014914:	68fb      	ldr	r3, [r7, #12]
 8014916:	6a1a      	ldr	r2, [r3, #32]
 8014918:	2301      	movs	r3, #1
 801491a:	f7fd ff53 	bl	80127c4 <disk_read>
 801491e:	4603      	mov	r3, r0
 8014920:	2b00      	cmp	r3, #0
 8014922:	d002      	beq.n	801492a <f_open+0x362>
 8014924:	2301      	movs	r3, #1
 8014926:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801492a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801492e:	2b00      	cmp	r3, #0
 8014930:	d002      	beq.n	8014938 <f_open+0x370>
 8014932:	68fb      	ldr	r3, [r7, #12]
 8014934:	2200      	movs	r2, #0
 8014936:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8014938:	697b      	ldr	r3, [r7, #20]
 801493a:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 801493e:	4611      	mov	r1, r2
 8014940:	4618      	mov	r0, r3
 8014942:	f7fe f8b2 	bl	8012aaa <unlock_fs>
 8014946:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 801494a:	4618      	mov	r0, r3
 801494c:	3768      	adds	r7, #104	; 0x68
 801494e:	46bd      	mov	sp, r7
 8014950:	bd80      	pop	{r7, pc}

08014952 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8014952:	b580      	push	{r7, lr}
 8014954:	b08c      	sub	sp, #48	; 0x30
 8014956:	af00      	add	r7, sp, #0
 8014958:	60f8      	str	r0, [r7, #12]
 801495a:	60b9      	str	r1, [r7, #8]
 801495c:	607a      	str	r2, [r7, #4]
 801495e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8014960:	68bb      	ldr	r3, [r7, #8]
 8014962:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8014964:	683b      	ldr	r3, [r7, #0]
 8014966:	2200      	movs	r2, #0
 8014968:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801496a:	68fb      	ldr	r3, [r7, #12]
 801496c:	f107 0210 	add.w	r2, r7, #16
 8014970:	4611      	mov	r1, r2
 8014972:	4618      	mov	r0, r3
 8014974:	f7ff fd7c 	bl	8014470 <validate>
 8014978:	4603      	mov	r3, r0
 801497a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801497e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014982:	2b00      	cmp	r3, #0
 8014984:	d107      	bne.n	8014996 <f_write+0x44>
 8014986:	68fb      	ldr	r3, [r7, #12]
 8014988:	7d5b      	ldrb	r3, [r3, #21]
 801498a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801498e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014992:	2b00      	cmp	r3, #0
 8014994:	d009      	beq.n	80149aa <f_write+0x58>
 8014996:	693b      	ldr	r3, [r7, #16]
 8014998:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 801499c:	4611      	mov	r1, r2
 801499e:	4618      	mov	r0, r3
 80149a0:	f7fe f883 	bl	8012aaa <unlock_fs>
 80149a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80149a8:	e173      	b.n	8014c92 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80149aa:	68fb      	ldr	r3, [r7, #12]
 80149ac:	7d1b      	ldrb	r3, [r3, #20]
 80149ae:	f003 0302 	and.w	r3, r3, #2
 80149b2:	2b00      	cmp	r3, #0
 80149b4:	d106      	bne.n	80149c4 <f_write+0x72>
 80149b6:	693b      	ldr	r3, [r7, #16]
 80149b8:	2107      	movs	r1, #7
 80149ba:	4618      	mov	r0, r3
 80149bc:	f7fe f875 	bl	8012aaa <unlock_fs>
 80149c0:	2307      	movs	r3, #7
 80149c2:	e166      	b.n	8014c92 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80149c4:	68fb      	ldr	r3, [r7, #12]
 80149c6:	699a      	ldr	r2, [r3, #24]
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	441a      	add	r2, r3
 80149cc:	68fb      	ldr	r3, [r7, #12]
 80149ce:	699b      	ldr	r3, [r3, #24]
 80149d0:	429a      	cmp	r2, r3
 80149d2:	f080 814b 	bcs.w	8014c6c <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80149d6:	68fb      	ldr	r3, [r7, #12]
 80149d8:	699b      	ldr	r3, [r3, #24]
 80149da:	43db      	mvns	r3, r3
 80149dc:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80149de:	e145      	b.n	8014c6c <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80149e0:	68fb      	ldr	r3, [r7, #12]
 80149e2:	699b      	ldr	r3, [r3, #24]
 80149e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80149e8:	2b00      	cmp	r3, #0
 80149ea:	f040 8101 	bne.w	8014bf0 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80149ee:	68fb      	ldr	r3, [r7, #12]
 80149f0:	699b      	ldr	r3, [r3, #24]
 80149f2:	0a5b      	lsrs	r3, r3, #9
 80149f4:	693a      	ldr	r2, [r7, #16]
 80149f6:	8952      	ldrh	r2, [r2, #10]
 80149f8:	3a01      	subs	r2, #1
 80149fa:	4013      	ands	r3, r2
 80149fc:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80149fe:	69bb      	ldr	r3, [r7, #24]
 8014a00:	2b00      	cmp	r3, #0
 8014a02:	d14d      	bne.n	8014aa0 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8014a04:	68fb      	ldr	r3, [r7, #12]
 8014a06:	699b      	ldr	r3, [r3, #24]
 8014a08:	2b00      	cmp	r3, #0
 8014a0a:	d10c      	bne.n	8014a26 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8014a0c:	68fb      	ldr	r3, [r7, #12]
 8014a0e:	689b      	ldr	r3, [r3, #8]
 8014a10:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8014a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a14:	2b00      	cmp	r3, #0
 8014a16:	d11a      	bne.n	8014a4e <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8014a18:	68fb      	ldr	r3, [r7, #12]
 8014a1a:	2100      	movs	r1, #0
 8014a1c:	4618      	mov	r0, r3
 8014a1e:	f7fe fcbb 	bl	8013398 <create_chain>
 8014a22:	62b8      	str	r0, [r7, #40]	; 0x28
 8014a24:	e013      	b.n	8014a4e <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8014a26:	68fb      	ldr	r3, [r7, #12]
 8014a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	d007      	beq.n	8014a3e <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8014a2e:	68fb      	ldr	r3, [r7, #12]
 8014a30:	699b      	ldr	r3, [r3, #24]
 8014a32:	4619      	mov	r1, r3
 8014a34:	68f8      	ldr	r0, [r7, #12]
 8014a36:	f7fe fd47 	bl	80134c8 <clmt_clust>
 8014a3a:	62b8      	str	r0, [r7, #40]	; 0x28
 8014a3c:	e007      	b.n	8014a4e <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8014a3e:	68fa      	ldr	r2, [r7, #12]
 8014a40:	68fb      	ldr	r3, [r7, #12]
 8014a42:	69db      	ldr	r3, [r3, #28]
 8014a44:	4619      	mov	r1, r3
 8014a46:	4610      	mov	r0, r2
 8014a48:	f7fe fca6 	bl	8013398 <create_chain>
 8014a4c:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8014a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	f000 8110 	beq.w	8014c76 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8014a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a58:	2b01      	cmp	r3, #1
 8014a5a:	d109      	bne.n	8014a70 <f_write+0x11e>
 8014a5c:	68fb      	ldr	r3, [r7, #12]
 8014a5e:	2202      	movs	r2, #2
 8014a60:	755a      	strb	r2, [r3, #21]
 8014a62:	693b      	ldr	r3, [r7, #16]
 8014a64:	2102      	movs	r1, #2
 8014a66:	4618      	mov	r0, r3
 8014a68:	f7fe f81f 	bl	8012aaa <unlock_fs>
 8014a6c:	2302      	movs	r3, #2
 8014a6e:	e110      	b.n	8014c92 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014a76:	d109      	bne.n	8014a8c <f_write+0x13a>
 8014a78:	68fb      	ldr	r3, [r7, #12]
 8014a7a:	2201      	movs	r2, #1
 8014a7c:	755a      	strb	r2, [r3, #21]
 8014a7e:	693b      	ldr	r3, [r7, #16]
 8014a80:	2101      	movs	r1, #1
 8014a82:	4618      	mov	r0, r3
 8014a84:	f7fe f811 	bl	8012aaa <unlock_fs>
 8014a88:	2301      	movs	r3, #1
 8014a8a:	e102      	b.n	8014c92 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8014a8c:	68fb      	ldr	r3, [r7, #12]
 8014a8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014a90:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8014a92:	68fb      	ldr	r3, [r7, #12]
 8014a94:	689b      	ldr	r3, [r3, #8]
 8014a96:	2b00      	cmp	r3, #0
 8014a98:	d102      	bne.n	8014aa0 <f_write+0x14e>
 8014a9a:	68fb      	ldr	r3, [r7, #12]
 8014a9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014a9e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8014aa0:	68fb      	ldr	r3, [r7, #12]
 8014aa2:	7d1b      	ldrb	r3, [r3, #20]
 8014aa4:	b25b      	sxtb	r3, r3
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	da1d      	bge.n	8014ae6 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014aaa:	693b      	ldr	r3, [r7, #16]
 8014aac:	7858      	ldrb	r0, [r3, #1]
 8014aae:	68fb      	ldr	r3, [r7, #12]
 8014ab0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014ab4:	68fb      	ldr	r3, [r7, #12]
 8014ab6:	6a1a      	ldr	r2, [r3, #32]
 8014ab8:	2301      	movs	r3, #1
 8014aba:	f7fd fea3 	bl	8012804 <disk_write>
 8014abe:	4603      	mov	r3, r0
 8014ac0:	2b00      	cmp	r3, #0
 8014ac2:	d009      	beq.n	8014ad8 <f_write+0x186>
 8014ac4:	68fb      	ldr	r3, [r7, #12]
 8014ac6:	2201      	movs	r2, #1
 8014ac8:	755a      	strb	r2, [r3, #21]
 8014aca:	693b      	ldr	r3, [r7, #16]
 8014acc:	2101      	movs	r1, #1
 8014ace:	4618      	mov	r0, r3
 8014ad0:	f7fd ffeb 	bl	8012aaa <unlock_fs>
 8014ad4:	2301      	movs	r3, #1
 8014ad6:	e0dc      	b.n	8014c92 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 8014ad8:	68fb      	ldr	r3, [r7, #12]
 8014ada:	7d1b      	ldrb	r3, [r3, #20]
 8014adc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014ae0:	b2da      	uxtb	r2, r3
 8014ae2:	68fb      	ldr	r3, [r7, #12]
 8014ae4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8014ae6:	693a      	ldr	r2, [r7, #16]
 8014ae8:	68fb      	ldr	r3, [r7, #12]
 8014aea:	69db      	ldr	r3, [r3, #28]
 8014aec:	4619      	mov	r1, r3
 8014aee:	4610      	mov	r0, r2
 8014af0:	f7fe fa42 	bl	8012f78 <clust2sect>
 8014af4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8014af6:	697b      	ldr	r3, [r7, #20]
 8014af8:	2b00      	cmp	r3, #0
 8014afa:	d109      	bne.n	8014b10 <f_write+0x1be>
 8014afc:	68fb      	ldr	r3, [r7, #12]
 8014afe:	2202      	movs	r2, #2
 8014b00:	755a      	strb	r2, [r3, #21]
 8014b02:	693b      	ldr	r3, [r7, #16]
 8014b04:	2102      	movs	r1, #2
 8014b06:	4618      	mov	r0, r3
 8014b08:	f7fd ffcf 	bl	8012aaa <unlock_fs>
 8014b0c:	2302      	movs	r3, #2
 8014b0e:	e0c0      	b.n	8014c92 <f_write+0x340>
			sect += csect;
 8014b10:	697a      	ldr	r2, [r7, #20]
 8014b12:	69bb      	ldr	r3, [r7, #24]
 8014b14:	4413      	add	r3, r2
 8014b16:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8014b18:	687b      	ldr	r3, [r7, #4]
 8014b1a:	0a5b      	lsrs	r3, r3, #9
 8014b1c:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8014b1e:	6a3b      	ldr	r3, [r7, #32]
 8014b20:	2b00      	cmp	r3, #0
 8014b22:	d041      	beq.n	8014ba8 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8014b24:	69ba      	ldr	r2, [r7, #24]
 8014b26:	6a3b      	ldr	r3, [r7, #32]
 8014b28:	4413      	add	r3, r2
 8014b2a:	693a      	ldr	r2, [r7, #16]
 8014b2c:	8952      	ldrh	r2, [r2, #10]
 8014b2e:	4293      	cmp	r3, r2
 8014b30:	d905      	bls.n	8014b3e <f_write+0x1ec>
					cc = fs->csize - csect;
 8014b32:	693b      	ldr	r3, [r7, #16]
 8014b34:	895b      	ldrh	r3, [r3, #10]
 8014b36:	461a      	mov	r2, r3
 8014b38:	69bb      	ldr	r3, [r7, #24]
 8014b3a:	1ad3      	subs	r3, r2, r3
 8014b3c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014b3e:	693b      	ldr	r3, [r7, #16]
 8014b40:	7858      	ldrb	r0, [r3, #1]
 8014b42:	6a3b      	ldr	r3, [r7, #32]
 8014b44:	697a      	ldr	r2, [r7, #20]
 8014b46:	69f9      	ldr	r1, [r7, #28]
 8014b48:	f7fd fe5c 	bl	8012804 <disk_write>
 8014b4c:	4603      	mov	r3, r0
 8014b4e:	2b00      	cmp	r3, #0
 8014b50:	d009      	beq.n	8014b66 <f_write+0x214>
 8014b52:	68fb      	ldr	r3, [r7, #12]
 8014b54:	2201      	movs	r2, #1
 8014b56:	755a      	strb	r2, [r3, #21]
 8014b58:	693b      	ldr	r3, [r7, #16]
 8014b5a:	2101      	movs	r1, #1
 8014b5c:	4618      	mov	r0, r3
 8014b5e:	f7fd ffa4 	bl	8012aaa <unlock_fs>
 8014b62:	2301      	movs	r3, #1
 8014b64:	e095      	b.n	8014c92 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8014b66:	68fb      	ldr	r3, [r7, #12]
 8014b68:	6a1a      	ldr	r2, [r3, #32]
 8014b6a:	697b      	ldr	r3, [r7, #20]
 8014b6c:	1ad3      	subs	r3, r2, r3
 8014b6e:	6a3a      	ldr	r2, [r7, #32]
 8014b70:	429a      	cmp	r2, r3
 8014b72:	d915      	bls.n	8014ba0 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8014b74:	68fb      	ldr	r3, [r7, #12]
 8014b76:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8014b7a:	68fb      	ldr	r3, [r7, #12]
 8014b7c:	6a1a      	ldr	r2, [r3, #32]
 8014b7e:	697b      	ldr	r3, [r7, #20]
 8014b80:	1ad3      	subs	r3, r2, r3
 8014b82:	025b      	lsls	r3, r3, #9
 8014b84:	69fa      	ldr	r2, [r7, #28]
 8014b86:	4413      	add	r3, r2
 8014b88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8014b8c:	4619      	mov	r1, r3
 8014b8e:	f7fd fef9 	bl	8012984 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8014b92:	68fb      	ldr	r3, [r7, #12]
 8014b94:	7d1b      	ldrb	r3, [r3, #20]
 8014b96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014b9a:	b2da      	uxtb	r2, r3
 8014b9c:	68fb      	ldr	r3, [r7, #12]
 8014b9e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8014ba0:	6a3b      	ldr	r3, [r7, #32]
 8014ba2:	025b      	lsls	r3, r3, #9
 8014ba4:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8014ba6:	e044      	b.n	8014c32 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8014ba8:	68fb      	ldr	r3, [r7, #12]
 8014baa:	6a1b      	ldr	r3, [r3, #32]
 8014bac:	697a      	ldr	r2, [r7, #20]
 8014bae:	429a      	cmp	r2, r3
 8014bb0:	d01b      	beq.n	8014bea <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 8014bb2:	68fb      	ldr	r3, [r7, #12]
 8014bb4:	699a      	ldr	r2, [r3, #24]
 8014bb6:	68fb      	ldr	r3, [r7, #12]
 8014bb8:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8014bba:	429a      	cmp	r2, r3
 8014bbc:	d215      	bcs.n	8014bea <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8014bbe:	693b      	ldr	r3, [r7, #16]
 8014bc0:	7858      	ldrb	r0, [r3, #1]
 8014bc2:	68fb      	ldr	r3, [r7, #12]
 8014bc4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014bc8:	2301      	movs	r3, #1
 8014bca:	697a      	ldr	r2, [r7, #20]
 8014bcc:	f7fd fdfa 	bl	80127c4 <disk_read>
 8014bd0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	d009      	beq.n	8014bea <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 8014bd6:	68fb      	ldr	r3, [r7, #12]
 8014bd8:	2201      	movs	r2, #1
 8014bda:	755a      	strb	r2, [r3, #21]
 8014bdc:	693b      	ldr	r3, [r7, #16]
 8014bde:	2101      	movs	r1, #1
 8014be0:	4618      	mov	r0, r3
 8014be2:	f7fd ff62 	bl	8012aaa <unlock_fs>
 8014be6:	2301      	movs	r3, #1
 8014be8:	e053      	b.n	8014c92 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 8014bea:	68fb      	ldr	r3, [r7, #12]
 8014bec:	697a      	ldr	r2, [r7, #20]
 8014bee:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8014bf0:	68fb      	ldr	r3, [r7, #12]
 8014bf2:	699b      	ldr	r3, [r3, #24]
 8014bf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014bf8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8014bfc:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8014bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014c00:	687b      	ldr	r3, [r7, #4]
 8014c02:	429a      	cmp	r2, r3
 8014c04:	d901      	bls.n	8014c0a <f_write+0x2b8>
 8014c06:	687b      	ldr	r3, [r7, #4]
 8014c08:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8014c0a:	68fb      	ldr	r3, [r7, #12]
 8014c0c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8014c10:	68fb      	ldr	r3, [r7, #12]
 8014c12:	699b      	ldr	r3, [r3, #24]
 8014c14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014c18:	4413      	add	r3, r2
 8014c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014c1c:	69f9      	ldr	r1, [r7, #28]
 8014c1e:	4618      	mov	r0, r3
 8014c20:	f7fd feb0 	bl	8012984 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8014c24:	68fb      	ldr	r3, [r7, #12]
 8014c26:	7d1b      	ldrb	r3, [r3, #20]
 8014c28:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8014c2c:	b2da      	uxtb	r2, r3
 8014c2e:	68fb      	ldr	r3, [r7, #12]
 8014c30:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8014c32:	69fa      	ldr	r2, [r7, #28]
 8014c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c36:	4413      	add	r3, r2
 8014c38:	61fb      	str	r3, [r7, #28]
 8014c3a:	68fb      	ldr	r3, [r7, #12]
 8014c3c:	699a      	ldr	r2, [r3, #24]
 8014c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c40:	441a      	add	r2, r3
 8014c42:	68fb      	ldr	r3, [r7, #12]
 8014c44:	619a      	str	r2, [r3, #24]
 8014c46:	68fb      	ldr	r3, [r7, #12]
 8014c48:	68da      	ldr	r2, [r3, #12]
 8014c4a:	68fb      	ldr	r3, [r7, #12]
 8014c4c:	699b      	ldr	r3, [r3, #24]
 8014c4e:	429a      	cmp	r2, r3
 8014c50:	bf38      	it	cc
 8014c52:	461a      	movcc	r2, r3
 8014c54:	68fb      	ldr	r3, [r7, #12]
 8014c56:	60da      	str	r2, [r3, #12]
 8014c58:	683b      	ldr	r3, [r7, #0]
 8014c5a:	681a      	ldr	r2, [r3, #0]
 8014c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c5e:	441a      	add	r2, r3
 8014c60:	683b      	ldr	r3, [r7, #0]
 8014c62:	601a      	str	r2, [r3, #0]
 8014c64:	687a      	ldr	r2, [r7, #4]
 8014c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c68:	1ad3      	subs	r3, r2, r3
 8014c6a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	2b00      	cmp	r3, #0
 8014c70:	f47f aeb6 	bne.w	80149e0 <f_write+0x8e>
 8014c74:	e000      	b.n	8014c78 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8014c76:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8014c78:	68fb      	ldr	r3, [r7, #12]
 8014c7a:	7d1b      	ldrb	r3, [r3, #20]
 8014c7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014c80:	b2da      	uxtb	r2, r3
 8014c82:	68fb      	ldr	r3, [r7, #12]
 8014c84:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8014c86:	693b      	ldr	r3, [r7, #16]
 8014c88:	2100      	movs	r1, #0
 8014c8a:	4618      	mov	r0, r3
 8014c8c:	f7fd ff0d 	bl	8012aaa <unlock_fs>
 8014c90:	2300      	movs	r3, #0
}
 8014c92:	4618      	mov	r0, r3
 8014c94:	3730      	adds	r7, #48	; 0x30
 8014c96:	46bd      	mov	sp, r7
 8014c98:	bd80      	pop	{r7, pc}

08014c9a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8014c9a:	b580      	push	{r7, lr}
 8014c9c:	b086      	sub	sp, #24
 8014c9e:	af00      	add	r7, sp, #0
 8014ca0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	f107 0208 	add.w	r2, r7, #8
 8014ca8:	4611      	mov	r1, r2
 8014caa:	4618      	mov	r0, r3
 8014cac:	f7ff fbe0 	bl	8014470 <validate>
 8014cb0:	4603      	mov	r3, r0
 8014cb2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8014cb4:	7dfb      	ldrb	r3, [r7, #23]
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d16d      	bne.n	8014d96 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8014cba:	687b      	ldr	r3, [r7, #4]
 8014cbc:	7d1b      	ldrb	r3, [r3, #20]
 8014cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014cc2:	2b00      	cmp	r3, #0
 8014cc4:	d067      	beq.n	8014d96 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	7d1b      	ldrb	r3, [r3, #20]
 8014cca:	b25b      	sxtb	r3, r3
 8014ccc:	2b00      	cmp	r3, #0
 8014cce:	da1a      	bge.n	8014d06 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8014cd0:	68bb      	ldr	r3, [r7, #8]
 8014cd2:	7858      	ldrb	r0, [r3, #1]
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014cda:	687b      	ldr	r3, [r7, #4]
 8014cdc:	6a1a      	ldr	r2, [r3, #32]
 8014cde:	2301      	movs	r3, #1
 8014ce0:	f7fd fd90 	bl	8012804 <disk_write>
 8014ce4:	4603      	mov	r3, r0
 8014ce6:	2b00      	cmp	r3, #0
 8014ce8:	d006      	beq.n	8014cf8 <f_sync+0x5e>
 8014cea:	68bb      	ldr	r3, [r7, #8]
 8014cec:	2101      	movs	r1, #1
 8014cee:	4618      	mov	r0, r3
 8014cf0:	f7fd fedb 	bl	8012aaa <unlock_fs>
 8014cf4:	2301      	movs	r3, #1
 8014cf6:	e055      	b.n	8014da4 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	7d1b      	ldrb	r3, [r3, #20]
 8014cfc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014d00:	b2da      	uxtb	r2, r3
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8014d06:	f7fb fe7f 	bl	8010a08 <get_fattime>
 8014d0a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8014d0c:	68ba      	ldr	r2, [r7, #8]
 8014d0e:	687b      	ldr	r3, [r7, #4]
 8014d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014d12:	4619      	mov	r1, r3
 8014d14:	4610      	mov	r0, r2
 8014d16:	f7fe f893 	bl	8012e40 <move_window>
 8014d1a:	4603      	mov	r3, r0
 8014d1c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8014d1e:	7dfb      	ldrb	r3, [r7, #23]
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	d138      	bne.n	8014d96 <f_sync+0xfc>
					dir = fp->dir_ptr;
 8014d24:	687b      	ldr	r3, [r7, #4]
 8014d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014d28:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8014d2a:	68fb      	ldr	r3, [r7, #12]
 8014d2c:	330b      	adds	r3, #11
 8014d2e:	781a      	ldrb	r2, [r3, #0]
 8014d30:	68fb      	ldr	r3, [r7, #12]
 8014d32:	330b      	adds	r3, #11
 8014d34:	f042 0220 	orr.w	r2, r2, #32
 8014d38:	b2d2      	uxtb	r2, r2
 8014d3a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8014d3c:	687b      	ldr	r3, [r7, #4]
 8014d3e:	6818      	ldr	r0, [r3, #0]
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	689b      	ldr	r3, [r3, #8]
 8014d44:	461a      	mov	r2, r3
 8014d46:	68f9      	ldr	r1, [r7, #12]
 8014d48:	f7fe fd98 	bl	801387c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8014d4c:	68fb      	ldr	r3, [r7, #12]
 8014d4e:	f103 021c 	add.w	r2, r3, #28
 8014d52:	687b      	ldr	r3, [r7, #4]
 8014d54:	68db      	ldr	r3, [r3, #12]
 8014d56:	4619      	mov	r1, r3
 8014d58:	4610      	mov	r0, r2
 8014d5a:	f7fd fde7 	bl	801292c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8014d5e:	68fb      	ldr	r3, [r7, #12]
 8014d60:	3316      	adds	r3, #22
 8014d62:	6939      	ldr	r1, [r7, #16]
 8014d64:	4618      	mov	r0, r3
 8014d66:	f7fd fde1 	bl	801292c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8014d6a:	68fb      	ldr	r3, [r7, #12]
 8014d6c:	3312      	adds	r3, #18
 8014d6e:	2100      	movs	r1, #0
 8014d70:	4618      	mov	r0, r3
 8014d72:	f7fd fdc0 	bl	80128f6 <st_word>
					fs->wflag = 1;
 8014d76:	68bb      	ldr	r3, [r7, #8]
 8014d78:	2201      	movs	r2, #1
 8014d7a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8014d7c:	68bb      	ldr	r3, [r7, #8]
 8014d7e:	4618      	mov	r0, r3
 8014d80:	f7fe f88c 	bl	8012e9c <sync_fs>
 8014d84:	4603      	mov	r3, r0
 8014d86:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	7d1b      	ldrb	r3, [r3, #20]
 8014d8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8014d90:	b2da      	uxtb	r2, r3
 8014d92:	687b      	ldr	r3, [r7, #4]
 8014d94:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8014d96:	68bb      	ldr	r3, [r7, #8]
 8014d98:	7dfa      	ldrb	r2, [r7, #23]
 8014d9a:	4611      	mov	r1, r2
 8014d9c:	4618      	mov	r0, r3
 8014d9e:	f7fd fe84 	bl	8012aaa <unlock_fs>
 8014da2:	7dfb      	ldrb	r3, [r7, #23]
}
 8014da4:	4618      	mov	r0, r3
 8014da6:	3718      	adds	r7, #24
 8014da8:	46bd      	mov	sp, r7
 8014daa:	bd80      	pop	{r7, pc}

08014dac <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8014dac:	b580      	push	{r7, lr}
 8014dae:	b090      	sub	sp, #64	; 0x40
 8014db0:	af00      	add	r7, sp, #0
 8014db2:	6078      	str	r0, [r7, #4]
 8014db4:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8014db6:	687b      	ldr	r3, [r7, #4]
 8014db8:	f107 0208 	add.w	r2, r7, #8
 8014dbc:	4611      	mov	r1, r2
 8014dbe:	4618      	mov	r0, r3
 8014dc0:	f7ff fb56 	bl	8014470 <validate>
 8014dc4:	4603      	mov	r3, r0
 8014dc6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8014dca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014dce:	2b00      	cmp	r3, #0
 8014dd0:	d103      	bne.n	8014dda <f_lseek+0x2e>
 8014dd2:	687b      	ldr	r3, [r7, #4]
 8014dd4:	7d5b      	ldrb	r3, [r3, #21]
 8014dd6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8014dda:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014dde:	2b00      	cmp	r3, #0
 8014de0:	d009      	beq.n	8014df6 <f_lseek+0x4a>
 8014de2:	68bb      	ldr	r3, [r7, #8]
 8014de4:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8014de8:	4611      	mov	r1, r2
 8014dea:	4618      	mov	r0, r3
 8014dec:	f7fd fe5d 	bl	8012aaa <unlock_fs>
 8014df0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014df4:	e229      	b.n	801524a <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8014df6:	687b      	ldr	r3, [r7, #4]
 8014df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014dfa:	2b00      	cmp	r3, #0
 8014dfc:	f000 80ea 	beq.w	8014fd4 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8014e00:	683b      	ldr	r3, [r7, #0]
 8014e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e06:	d164      	bne.n	8014ed2 <f_lseek+0x126>
			tbl = fp->cltbl;
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014e0c:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8014e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e10:	1d1a      	adds	r2, r3, #4
 8014e12:	627a      	str	r2, [r7, #36]	; 0x24
 8014e14:	681b      	ldr	r3, [r3, #0]
 8014e16:	617b      	str	r3, [r7, #20]
 8014e18:	2302      	movs	r3, #2
 8014e1a:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	689b      	ldr	r3, [r3, #8]
 8014e20:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8014e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e24:	2b00      	cmp	r3, #0
 8014e26:	d044      	beq.n	8014eb2 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8014e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e2a:	613b      	str	r3, [r7, #16]
 8014e2c:	2300      	movs	r3, #0
 8014e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014e32:	3302      	adds	r3, #2
 8014e34:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8014e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e38:	60fb      	str	r3, [r7, #12]
 8014e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e3c:	3301      	adds	r3, #1
 8014e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8014e40:	687b      	ldr	r3, [r7, #4]
 8014e42:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8014e44:	4618      	mov	r0, r3
 8014e46:	f7fe f8b6 	bl	8012fb6 <get_fat>
 8014e4a:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8014e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e4e:	2b01      	cmp	r3, #1
 8014e50:	d809      	bhi.n	8014e66 <f_lseek+0xba>
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	2202      	movs	r2, #2
 8014e56:	755a      	strb	r2, [r3, #21]
 8014e58:	68bb      	ldr	r3, [r7, #8]
 8014e5a:	2102      	movs	r1, #2
 8014e5c:	4618      	mov	r0, r3
 8014e5e:	f7fd fe24 	bl	8012aaa <unlock_fs>
 8014e62:	2302      	movs	r3, #2
 8014e64:	e1f1      	b.n	801524a <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e6c:	d109      	bne.n	8014e82 <f_lseek+0xd6>
 8014e6e:	687b      	ldr	r3, [r7, #4]
 8014e70:	2201      	movs	r2, #1
 8014e72:	755a      	strb	r2, [r3, #21]
 8014e74:	68bb      	ldr	r3, [r7, #8]
 8014e76:	2101      	movs	r1, #1
 8014e78:	4618      	mov	r0, r3
 8014e7a:	f7fd fe16 	bl	8012aaa <unlock_fs>
 8014e7e:	2301      	movs	r3, #1
 8014e80:	e1e3      	b.n	801524a <f_lseek+0x49e>
					} while (cl == pcl + 1);
 8014e82:	68fb      	ldr	r3, [r7, #12]
 8014e84:	3301      	adds	r3, #1
 8014e86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014e88:	429a      	cmp	r2, r3
 8014e8a:	d0d4      	beq.n	8014e36 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8014e8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014e8e:	697b      	ldr	r3, [r7, #20]
 8014e90:	429a      	cmp	r2, r3
 8014e92:	d809      	bhi.n	8014ea8 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 8014e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e96:	1d1a      	adds	r2, r3, #4
 8014e98:	627a      	str	r2, [r7, #36]	; 0x24
 8014e9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014e9c:	601a      	str	r2, [r3, #0]
 8014e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ea0:	1d1a      	adds	r2, r3, #4
 8014ea2:	627a      	str	r2, [r7, #36]	; 0x24
 8014ea4:	693a      	ldr	r2, [r7, #16]
 8014ea6:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8014ea8:	68bb      	ldr	r3, [r7, #8]
 8014eaa:	699b      	ldr	r3, [r3, #24]
 8014eac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014eae:	429a      	cmp	r2, r3
 8014eb0:	d3ba      	bcc.n	8014e28 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8014eb2:	687b      	ldr	r3, [r7, #4]
 8014eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014eb6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014eb8:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8014eba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014ebc:	697b      	ldr	r3, [r7, #20]
 8014ebe:	429a      	cmp	r2, r3
 8014ec0:	d803      	bhi.n	8014eca <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 8014ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ec4:	2200      	movs	r2, #0
 8014ec6:	601a      	str	r2, [r3, #0]
 8014ec8:	e1b6      	b.n	8015238 <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8014eca:	2311      	movs	r3, #17
 8014ecc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8014ed0:	e1b2      	b.n	8015238 <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	68db      	ldr	r3, [r3, #12]
 8014ed6:	683a      	ldr	r2, [r7, #0]
 8014ed8:	429a      	cmp	r2, r3
 8014eda:	d902      	bls.n	8014ee2 <f_lseek+0x136>
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	68db      	ldr	r3, [r3, #12]
 8014ee0:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8014ee2:	687b      	ldr	r3, [r7, #4]
 8014ee4:	683a      	ldr	r2, [r7, #0]
 8014ee6:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8014ee8:	683b      	ldr	r3, [r7, #0]
 8014eea:	2b00      	cmp	r3, #0
 8014eec:	f000 81a4 	beq.w	8015238 <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8014ef0:	683b      	ldr	r3, [r7, #0]
 8014ef2:	3b01      	subs	r3, #1
 8014ef4:	4619      	mov	r1, r3
 8014ef6:	6878      	ldr	r0, [r7, #4]
 8014ef8:	f7fe fae6 	bl	80134c8 <clmt_clust>
 8014efc:	4602      	mov	r2, r0
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8014f02:	68ba      	ldr	r2, [r7, #8]
 8014f04:	687b      	ldr	r3, [r7, #4]
 8014f06:	69db      	ldr	r3, [r3, #28]
 8014f08:	4619      	mov	r1, r3
 8014f0a:	4610      	mov	r0, r2
 8014f0c:	f7fe f834 	bl	8012f78 <clust2sect>
 8014f10:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8014f12:	69bb      	ldr	r3, [r7, #24]
 8014f14:	2b00      	cmp	r3, #0
 8014f16:	d109      	bne.n	8014f2c <f_lseek+0x180>
 8014f18:	687b      	ldr	r3, [r7, #4]
 8014f1a:	2202      	movs	r2, #2
 8014f1c:	755a      	strb	r2, [r3, #21]
 8014f1e:	68bb      	ldr	r3, [r7, #8]
 8014f20:	2102      	movs	r1, #2
 8014f22:	4618      	mov	r0, r3
 8014f24:	f7fd fdc1 	bl	8012aaa <unlock_fs>
 8014f28:	2302      	movs	r3, #2
 8014f2a:	e18e      	b.n	801524a <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8014f2c:	683b      	ldr	r3, [r7, #0]
 8014f2e:	3b01      	subs	r3, #1
 8014f30:	0a5b      	lsrs	r3, r3, #9
 8014f32:	68ba      	ldr	r2, [r7, #8]
 8014f34:	8952      	ldrh	r2, [r2, #10]
 8014f36:	3a01      	subs	r2, #1
 8014f38:	4013      	ands	r3, r2
 8014f3a:	69ba      	ldr	r2, [r7, #24]
 8014f3c:	4413      	add	r3, r2
 8014f3e:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8014f40:	687b      	ldr	r3, [r7, #4]
 8014f42:	699b      	ldr	r3, [r3, #24]
 8014f44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014f48:	2b00      	cmp	r3, #0
 8014f4a:	f000 8175 	beq.w	8015238 <f_lseek+0x48c>
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	6a1b      	ldr	r3, [r3, #32]
 8014f52:	69ba      	ldr	r2, [r7, #24]
 8014f54:	429a      	cmp	r2, r3
 8014f56:	f000 816f 	beq.w	8015238 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8014f5a:	687b      	ldr	r3, [r7, #4]
 8014f5c:	7d1b      	ldrb	r3, [r3, #20]
 8014f5e:	b25b      	sxtb	r3, r3
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	da1d      	bge.n	8014fa0 <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014f64:	68bb      	ldr	r3, [r7, #8]
 8014f66:	7858      	ldrb	r0, [r3, #1]
 8014f68:	687b      	ldr	r3, [r7, #4]
 8014f6a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	6a1a      	ldr	r2, [r3, #32]
 8014f72:	2301      	movs	r3, #1
 8014f74:	f7fd fc46 	bl	8012804 <disk_write>
 8014f78:	4603      	mov	r3, r0
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	d009      	beq.n	8014f92 <f_lseek+0x1e6>
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	2201      	movs	r2, #1
 8014f82:	755a      	strb	r2, [r3, #21]
 8014f84:	68bb      	ldr	r3, [r7, #8]
 8014f86:	2101      	movs	r1, #1
 8014f88:	4618      	mov	r0, r3
 8014f8a:	f7fd fd8e 	bl	8012aaa <unlock_fs>
 8014f8e:	2301      	movs	r3, #1
 8014f90:	e15b      	b.n	801524a <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 8014f92:	687b      	ldr	r3, [r7, #4]
 8014f94:	7d1b      	ldrb	r3, [r3, #20]
 8014f96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014f9a:	b2da      	uxtb	r2, r3
 8014f9c:	687b      	ldr	r3, [r7, #4]
 8014f9e:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8014fa0:	68bb      	ldr	r3, [r7, #8]
 8014fa2:	7858      	ldrb	r0, [r3, #1]
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014faa:	2301      	movs	r3, #1
 8014fac:	69ba      	ldr	r2, [r7, #24]
 8014fae:	f7fd fc09 	bl	80127c4 <disk_read>
 8014fb2:	4603      	mov	r3, r0
 8014fb4:	2b00      	cmp	r3, #0
 8014fb6:	d009      	beq.n	8014fcc <f_lseek+0x220>
 8014fb8:	687b      	ldr	r3, [r7, #4]
 8014fba:	2201      	movs	r2, #1
 8014fbc:	755a      	strb	r2, [r3, #21]
 8014fbe:	68bb      	ldr	r3, [r7, #8]
 8014fc0:	2101      	movs	r1, #1
 8014fc2:	4618      	mov	r0, r3
 8014fc4:	f7fd fd71 	bl	8012aaa <unlock_fs>
 8014fc8:	2301      	movs	r3, #1
 8014fca:	e13e      	b.n	801524a <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	69ba      	ldr	r2, [r7, #24]
 8014fd0:	621a      	str	r2, [r3, #32]
 8014fd2:	e131      	b.n	8015238 <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	68db      	ldr	r3, [r3, #12]
 8014fd8:	683a      	ldr	r2, [r7, #0]
 8014fda:	429a      	cmp	r2, r3
 8014fdc:	d908      	bls.n	8014ff0 <f_lseek+0x244>
 8014fde:	687b      	ldr	r3, [r7, #4]
 8014fe0:	7d1b      	ldrb	r3, [r3, #20]
 8014fe2:	f003 0302 	and.w	r3, r3, #2
 8014fe6:	2b00      	cmp	r3, #0
 8014fe8:	d102      	bne.n	8014ff0 <f_lseek+0x244>
			ofs = fp->obj.objsize;
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	68db      	ldr	r3, [r3, #12]
 8014fee:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8014ff0:	687b      	ldr	r3, [r7, #4]
 8014ff2:	699b      	ldr	r3, [r3, #24]
 8014ff4:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8014ff6:	2300      	movs	r3, #0
 8014ff8:	637b      	str	r3, [r7, #52]	; 0x34
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014ffe:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8015000:	683b      	ldr	r3, [r7, #0]
 8015002:	2b00      	cmp	r3, #0
 8015004:	f000 80c0 	beq.w	8015188 <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8015008:	68bb      	ldr	r3, [r7, #8]
 801500a:	895b      	ldrh	r3, [r3, #10]
 801500c:	025b      	lsls	r3, r3, #9
 801500e:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8015010:	6a3b      	ldr	r3, [r7, #32]
 8015012:	2b00      	cmp	r3, #0
 8015014:	d01b      	beq.n	801504e <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8015016:	683b      	ldr	r3, [r7, #0]
 8015018:	1e5a      	subs	r2, r3, #1
 801501a:	69fb      	ldr	r3, [r7, #28]
 801501c:	fbb2 f2f3 	udiv	r2, r2, r3
 8015020:	6a3b      	ldr	r3, [r7, #32]
 8015022:	1e59      	subs	r1, r3, #1
 8015024:	69fb      	ldr	r3, [r7, #28]
 8015026:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 801502a:	429a      	cmp	r2, r3
 801502c:	d30f      	bcc.n	801504e <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 801502e:	6a3b      	ldr	r3, [r7, #32]
 8015030:	1e5a      	subs	r2, r3, #1
 8015032:	69fb      	ldr	r3, [r7, #28]
 8015034:	425b      	negs	r3, r3
 8015036:	401a      	ands	r2, r3
 8015038:	687b      	ldr	r3, [r7, #4]
 801503a:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 801503c:	687b      	ldr	r3, [r7, #4]
 801503e:	699b      	ldr	r3, [r3, #24]
 8015040:	683a      	ldr	r2, [r7, #0]
 8015042:	1ad3      	subs	r3, r2, r3
 8015044:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	69db      	ldr	r3, [r3, #28]
 801504a:	63bb      	str	r3, [r7, #56]	; 0x38
 801504c:	e02c      	b.n	80150a8 <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 801504e:	687b      	ldr	r3, [r7, #4]
 8015050:	689b      	ldr	r3, [r3, #8]
 8015052:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8015054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015056:	2b00      	cmp	r3, #0
 8015058:	d123      	bne.n	80150a2 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 801505a:	687b      	ldr	r3, [r7, #4]
 801505c:	2100      	movs	r1, #0
 801505e:	4618      	mov	r0, r3
 8015060:	f7fe f99a 	bl	8013398 <create_chain>
 8015064:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8015066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015068:	2b01      	cmp	r3, #1
 801506a:	d109      	bne.n	8015080 <f_lseek+0x2d4>
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	2202      	movs	r2, #2
 8015070:	755a      	strb	r2, [r3, #21]
 8015072:	68bb      	ldr	r3, [r7, #8]
 8015074:	2102      	movs	r1, #2
 8015076:	4618      	mov	r0, r3
 8015078:	f7fd fd17 	bl	8012aaa <unlock_fs>
 801507c:	2302      	movs	r3, #2
 801507e:	e0e4      	b.n	801524a <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8015080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015086:	d109      	bne.n	801509c <f_lseek+0x2f0>
 8015088:	687b      	ldr	r3, [r7, #4]
 801508a:	2201      	movs	r2, #1
 801508c:	755a      	strb	r2, [r3, #21]
 801508e:	68bb      	ldr	r3, [r7, #8]
 8015090:	2101      	movs	r1, #1
 8015092:	4618      	mov	r0, r3
 8015094:	f7fd fd09 	bl	8012aaa <unlock_fs>
 8015098:	2301      	movs	r3, #1
 801509a:	e0d6      	b.n	801524a <f_lseek+0x49e>
					fp->obj.sclust = clst;
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80150a0:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80150a2:	687b      	ldr	r3, [r7, #4]
 80150a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80150a6:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80150a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80150aa:	2b00      	cmp	r3, #0
 80150ac:	d06c      	beq.n	8015188 <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 80150ae:	e044      	b.n	801513a <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 80150b0:	683a      	ldr	r2, [r7, #0]
 80150b2:	69fb      	ldr	r3, [r7, #28]
 80150b4:	1ad3      	subs	r3, r2, r3
 80150b6:	603b      	str	r3, [r7, #0]
 80150b8:	687b      	ldr	r3, [r7, #4]
 80150ba:	699a      	ldr	r2, [r3, #24]
 80150bc:	69fb      	ldr	r3, [r7, #28]
 80150be:	441a      	add	r2, r3
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80150c4:	687b      	ldr	r3, [r7, #4]
 80150c6:	7d1b      	ldrb	r3, [r3, #20]
 80150c8:	f003 0302 	and.w	r3, r3, #2
 80150cc:	2b00      	cmp	r3, #0
 80150ce:	d00b      	beq.n	80150e8 <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80150d0:	687b      	ldr	r3, [r7, #4]
 80150d2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80150d4:	4618      	mov	r0, r3
 80150d6:	f7fe f95f 	bl	8013398 <create_chain>
 80150da:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80150dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80150de:	2b00      	cmp	r3, #0
 80150e0:	d108      	bne.n	80150f4 <f_lseek+0x348>
							ofs = 0; break;
 80150e2:	2300      	movs	r3, #0
 80150e4:	603b      	str	r3, [r7, #0]
 80150e6:	e02c      	b.n	8015142 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80150e8:	687b      	ldr	r3, [r7, #4]
 80150ea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80150ec:	4618      	mov	r0, r3
 80150ee:	f7fd ff62 	bl	8012fb6 <get_fat>
 80150f2:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80150f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80150f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80150fa:	d109      	bne.n	8015110 <f_lseek+0x364>
 80150fc:	687b      	ldr	r3, [r7, #4]
 80150fe:	2201      	movs	r2, #1
 8015100:	755a      	strb	r2, [r3, #21]
 8015102:	68bb      	ldr	r3, [r7, #8]
 8015104:	2101      	movs	r1, #1
 8015106:	4618      	mov	r0, r3
 8015108:	f7fd fccf 	bl	8012aaa <unlock_fs>
 801510c:	2301      	movs	r3, #1
 801510e:	e09c      	b.n	801524a <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8015110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015112:	2b01      	cmp	r3, #1
 8015114:	d904      	bls.n	8015120 <f_lseek+0x374>
 8015116:	68bb      	ldr	r3, [r7, #8]
 8015118:	699b      	ldr	r3, [r3, #24]
 801511a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801511c:	429a      	cmp	r2, r3
 801511e:	d309      	bcc.n	8015134 <f_lseek+0x388>
 8015120:	687b      	ldr	r3, [r7, #4]
 8015122:	2202      	movs	r2, #2
 8015124:	755a      	strb	r2, [r3, #21]
 8015126:	68bb      	ldr	r3, [r7, #8]
 8015128:	2102      	movs	r1, #2
 801512a:	4618      	mov	r0, r3
 801512c:	f7fd fcbd 	bl	8012aaa <unlock_fs>
 8015130:	2302      	movs	r3, #2
 8015132:	e08a      	b.n	801524a <f_lseek+0x49e>
					fp->clust = clst;
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8015138:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 801513a:	683a      	ldr	r2, [r7, #0]
 801513c:	69fb      	ldr	r3, [r7, #28]
 801513e:	429a      	cmp	r2, r3
 8015140:	d8b6      	bhi.n	80150b0 <f_lseek+0x304>
				}
				fp->fptr += ofs;
 8015142:	687b      	ldr	r3, [r7, #4]
 8015144:	699a      	ldr	r2, [r3, #24]
 8015146:	683b      	ldr	r3, [r7, #0]
 8015148:	441a      	add	r2, r3
 801514a:	687b      	ldr	r3, [r7, #4]
 801514c:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 801514e:	683b      	ldr	r3, [r7, #0]
 8015150:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015154:	2b00      	cmp	r3, #0
 8015156:	d017      	beq.n	8015188 <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8015158:	68bb      	ldr	r3, [r7, #8]
 801515a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801515c:	4618      	mov	r0, r3
 801515e:	f7fd ff0b 	bl	8012f78 <clust2sect>
 8015162:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8015164:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015166:	2b00      	cmp	r3, #0
 8015168:	d109      	bne.n	801517e <f_lseek+0x3d2>
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	2202      	movs	r2, #2
 801516e:	755a      	strb	r2, [r3, #21]
 8015170:	68bb      	ldr	r3, [r7, #8]
 8015172:	2102      	movs	r1, #2
 8015174:	4618      	mov	r0, r3
 8015176:	f7fd fc98 	bl	8012aaa <unlock_fs>
 801517a:	2302      	movs	r3, #2
 801517c:	e065      	b.n	801524a <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 801517e:	683b      	ldr	r3, [r7, #0]
 8015180:	0a5b      	lsrs	r3, r3, #9
 8015182:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015184:	4413      	add	r3, r2
 8015186:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	699a      	ldr	r2, [r3, #24]
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	68db      	ldr	r3, [r3, #12]
 8015190:	429a      	cmp	r2, r3
 8015192:	d90a      	bls.n	80151aa <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 8015194:	687b      	ldr	r3, [r7, #4]
 8015196:	699a      	ldr	r2, [r3, #24]
 8015198:	687b      	ldr	r3, [r7, #4]
 801519a:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	7d1b      	ldrb	r3, [r3, #20]
 80151a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80151a4:	b2da      	uxtb	r2, r3
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80151aa:	687b      	ldr	r3, [r7, #4]
 80151ac:	699b      	ldr	r3, [r3, #24]
 80151ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d040      	beq.n	8015238 <f_lseek+0x48c>
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	6a1b      	ldr	r3, [r3, #32]
 80151ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80151bc:	429a      	cmp	r2, r3
 80151be:	d03b      	beq.n	8015238 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80151c0:	687b      	ldr	r3, [r7, #4]
 80151c2:	7d1b      	ldrb	r3, [r3, #20]
 80151c4:	b25b      	sxtb	r3, r3
 80151c6:	2b00      	cmp	r3, #0
 80151c8:	da1d      	bge.n	8015206 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80151ca:	68bb      	ldr	r3, [r7, #8]
 80151cc:	7858      	ldrb	r0, [r3, #1]
 80151ce:	687b      	ldr	r3, [r7, #4]
 80151d0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80151d4:	687b      	ldr	r3, [r7, #4]
 80151d6:	6a1a      	ldr	r2, [r3, #32]
 80151d8:	2301      	movs	r3, #1
 80151da:	f7fd fb13 	bl	8012804 <disk_write>
 80151de:	4603      	mov	r3, r0
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	d009      	beq.n	80151f8 <f_lseek+0x44c>
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	2201      	movs	r2, #1
 80151e8:	755a      	strb	r2, [r3, #21]
 80151ea:	68bb      	ldr	r3, [r7, #8]
 80151ec:	2101      	movs	r1, #1
 80151ee:	4618      	mov	r0, r3
 80151f0:	f7fd fc5b 	bl	8012aaa <unlock_fs>
 80151f4:	2301      	movs	r3, #1
 80151f6:	e028      	b.n	801524a <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	7d1b      	ldrb	r3, [r3, #20]
 80151fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015200:	b2da      	uxtb	r2, r3
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8015206:	68bb      	ldr	r3, [r7, #8]
 8015208:	7858      	ldrb	r0, [r3, #1]
 801520a:	687b      	ldr	r3, [r7, #4]
 801520c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015210:	2301      	movs	r3, #1
 8015212:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015214:	f7fd fad6 	bl	80127c4 <disk_read>
 8015218:	4603      	mov	r3, r0
 801521a:	2b00      	cmp	r3, #0
 801521c:	d009      	beq.n	8015232 <f_lseek+0x486>
 801521e:	687b      	ldr	r3, [r7, #4]
 8015220:	2201      	movs	r2, #1
 8015222:	755a      	strb	r2, [r3, #21]
 8015224:	68bb      	ldr	r3, [r7, #8]
 8015226:	2101      	movs	r1, #1
 8015228:	4618      	mov	r0, r3
 801522a:	f7fd fc3e 	bl	8012aaa <unlock_fs>
 801522e:	2301      	movs	r3, #1
 8015230:	e00b      	b.n	801524a <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 8015232:	687b      	ldr	r3, [r7, #4]
 8015234:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015236:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8015238:	68bb      	ldr	r3, [r7, #8]
 801523a:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 801523e:	4611      	mov	r1, r2
 8015240:	4618      	mov	r0, r3
 8015242:	f7fd fc32 	bl	8012aaa <unlock_fs>
 8015246:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 801524a:	4618      	mov	r0, r3
 801524c:	3740      	adds	r7, #64	; 0x40
 801524e:	46bd      	mov	sp, r7
 8015250:	bd80      	pop	{r7, pc}

08015252 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8015252:	b580      	push	{r7, lr}
 8015254:	b086      	sub	sp, #24
 8015256:	af00      	add	r7, sp, #0
 8015258:	6078      	str	r0, [r7, #4]
 801525a:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 801525c:	687b      	ldr	r3, [r7, #4]
 801525e:	2b00      	cmp	r3, #0
 8015260:	d101      	bne.n	8015266 <f_opendir+0x14>
 8015262:	2309      	movs	r3, #9
 8015264:	e06a      	b.n	801533c <f_opendir+0xea>

	/* Get logical drive */
	obj = &dp->obj;
 8015266:	687b      	ldr	r3, [r7, #4]
 8015268:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 801526a:	f107 010c 	add.w	r1, r7, #12
 801526e:	463b      	mov	r3, r7
 8015270:	2200      	movs	r2, #0
 8015272:	4618      	mov	r0, r3
 8015274:	f7fe fea8 	bl	8013fc8 <find_volume>
 8015278:	4603      	mov	r3, r0
 801527a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801527c:	7dfb      	ldrb	r3, [r7, #23]
 801527e:	2b00      	cmp	r3, #0
 8015280:	d14f      	bne.n	8015322 <f_opendir+0xd0>
		obj->fs = fs;
 8015282:	68fa      	ldr	r2, [r7, #12]
 8015284:	693b      	ldr	r3, [r7, #16]
 8015286:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8015288:	683b      	ldr	r3, [r7, #0]
 801528a:	4619      	mov	r1, r3
 801528c:	6878      	ldr	r0, [r7, #4]
 801528e:	f7fe fd8f 	bl	8013db0 <follow_path>
 8015292:	4603      	mov	r3, r0
 8015294:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8015296:	7dfb      	ldrb	r3, [r7, #23]
 8015298:	2b00      	cmp	r3, #0
 801529a:	d13d      	bne.n	8015318 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 801529c:	687b      	ldr	r3, [r7, #4]
 801529e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80152a2:	b25b      	sxtb	r3, r3
 80152a4:	2b00      	cmp	r3, #0
 80152a6:	db12      	blt.n	80152ce <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 80152a8:	693b      	ldr	r3, [r7, #16]
 80152aa:	799b      	ldrb	r3, [r3, #6]
 80152ac:	f003 0310 	and.w	r3, r3, #16
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d00a      	beq.n	80152ca <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 80152b4:	68fa      	ldr	r2, [r7, #12]
 80152b6:	687b      	ldr	r3, [r7, #4]
 80152b8:	6a1b      	ldr	r3, [r3, #32]
 80152ba:	4619      	mov	r1, r3
 80152bc:	4610      	mov	r0, r2
 80152be:	f7fe fabe 	bl	801383e <ld_clust>
 80152c2:	4602      	mov	r2, r0
 80152c4:	693b      	ldr	r3, [r7, #16]
 80152c6:	609a      	str	r2, [r3, #8]
 80152c8:	e001      	b.n	80152ce <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 80152ca:	2305      	movs	r3, #5
 80152cc:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 80152ce:	7dfb      	ldrb	r3, [r7, #23]
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d121      	bne.n	8015318 <f_opendir+0xc6>
				obj->id = fs->id;
 80152d4:	68fb      	ldr	r3, [r7, #12]
 80152d6:	88da      	ldrh	r2, [r3, #6]
 80152d8:	693b      	ldr	r3, [r7, #16]
 80152da:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 80152dc:	2100      	movs	r1, #0
 80152de:	6878      	ldr	r0, [r7, #4]
 80152e0:	f7fe f926 	bl	8013530 <dir_sdi>
 80152e4:	4603      	mov	r3, r0
 80152e6:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 80152e8:	7dfb      	ldrb	r3, [r7, #23]
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	d114      	bne.n	8015318 <f_opendir+0xc6>
					if (obj->sclust) {
 80152ee:	693b      	ldr	r3, [r7, #16]
 80152f0:	689b      	ldr	r3, [r3, #8]
 80152f2:	2b00      	cmp	r3, #0
 80152f4:	d00d      	beq.n	8015312 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 80152f6:	2100      	movs	r1, #0
 80152f8:	6878      	ldr	r0, [r7, #4]
 80152fa:	f7fd fc6f 	bl	8012bdc <inc_lock>
 80152fe:	4602      	mov	r2, r0
 8015300:	693b      	ldr	r3, [r7, #16]
 8015302:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8015304:	693b      	ldr	r3, [r7, #16]
 8015306:	691b      	ldr	r3, [r3, #16]
 8015308:	2b00      	cmp	r3, #0
 801530a:	d105      	bne.n	8015318 <f_opendir+0xc6>
 801530c:	2312      	movs	r3, #18
 801530e:	75fb      	strb	r3, [r7, #23]
 8015310:	e002      	b.n	8015318 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8015312:	693b      	ldr	r3, [r7, #16]
 8015314:	2200      	movs	r2, #0
 8015316:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8015318:	7dfb      	ldrb	r3, [r7, #23]
 801531a:	2b04      	cmp	r3, #4
 801531c:	d101      	bne.n	8015322 <f_opendir+0xd0>
 801531e:	2305      	movs	r3, #5
 8015320:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8015322:	7dfb      	ldrb	r3, [r7, #23]
 8015324:	2b00      	cmp	r3, #0
 8015326:	d002      	beq.n	801532e <f_opendir+0xdc>
 8015328:	693b      	ldr	r3, [r7, #16]
 801532a:	2200      	movs	r2, #0
 801532c:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801532e:	68fb      	ldr	r3, [r7, #12]
 8015330:	7dfa      	ldrb	r2, [r7, #23]
 8015332:	4611      	mov	r1, r2
 8015334:	4618      	mov	r0, r3
 8015336:	f7fd fbb8 	bl	8012aaa <unlock_fs>
 801533a:	7dfb      	ldrb	r3, [r7, #23]
}
 801533c:	4618      	mov	r0, r3
 801533e:	3718      	adds	r7, #24
 8015340:	46bd      	mov	sp, r7
 8015342:	bd80      	pop	{r7, pc}

08015344 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8015344:	b580      	push	{r7, lr}
 8015346:	b084      	sub	sp, #16
 8015348:	af00      	add	r7, sp, #0
 801534a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 801534c:	687b      	ldr	r3, [r7, #4]
 801534e:	f107 0208 	add.w	r2, r7, #8
 8015352:	4611      	mov	r1, r2
 8015354:	4618      	mov	r0, r3
 8015356:	f7ff f88b 	bl	8014470 <validate>
 801535a:	4603      	mov	r3, r0
 801535c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801535e:	7bfb      	ldrb	r3, [r7, #15]
 8015360:	2b00      	cmp	r3, #0
 8015362:	d115      	bne.n	8015390 <f_closedir+0x4c>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	691b      	ldr	r3, [r3, #16]
 8015368:	2b00      	cmp	r3, #0
 801536a:	d006      	beq.n	801537a <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 801536c:	687b      	ldr	r3, [r7, #4]
 801536e:	691b      	ldr	r3, [r3, #16]
 8015370:	4618      	mov	r0, r3
 8015372:	f7fd fcc1 	bl	8012cf8 <dec_lock>
 8015376:	4603      	mov	r3, r0
 8015378:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 801537a:	7bfb      	ldrb	r3, [r7, #15]
 801537c:	2b00      	cmp	r3, #0
 801537e:	d102      	bne.n	8015386 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8015380:	687b      	ldr	r3, [r7, #4]
 8015382:	2200      	movs	r2, #0
 8015384:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 8015386:	68bb      	ldr	r3, [r7, #8]
 8015388:	2100      	movs	r1, #0
 801538a:	4618      	mov	r0, r3
 801538c:	f7fd fb8d 	bl	8012aaa <unlock_fs>
#endif
	}
	return res;
 8015390:	7bfb      	ldrb	r3, [r7, #15]
}
 8015392:	4618      	mov	r0, r3
 8015394:	3710      	adds	r7, #16
 8015396:	46bd      	mov	sp, r7
 8015398:	bd80      	pop	{r7, pc}

0801539a <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 801539a:	b580      	push	{r7, lr}
 801539c:	b084      	sub	sp, #16
 801539e:	af00      	add	r7, sp, #0
 80153a0:	6078      	str	r0, [r7, #4]
 80153a2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 80153a4:	687b      	ldr	r3, [r7, #4]
 80153a6:	f107 0208 	add.w	r2, r7, #8
 80153aa:	4611      	mov	r1, r2
 80153ac:	4618      	mov	r0, r3
 80153ae:	f7ff f85f 	bl	8014470 <validate>
 80153b2:	4603      	mov	r3, r0
 80153b4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80153b6:	7bfb      	ldrb	r3, [r7, #15]
 80153b8:	2b00      	cmp	r3, #0
 80153ba:	d126      	bne.n	801540a <f_readdir+0x70>
		if (!fno) {
 80153bc:	683b      	ldr	r3, [r7, #0]
 80153be:	2b00      	cmp	r3, #0
 80153c0:	d106      	bne.n	80153d0 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 80153c2:	2100      	movs	r1, #0
 80153c4:	6878      	ldr	r0, [r7, #4]
 80153c6:	f7fe f8b3 	bl	8013530 <dir_sdi>
 80153ca:	4603      	mov	r3, r0
 80153cc:	73fb      	strb	r3, [r7, #15]
 80153ce:	e01c      	b.n	801540a <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 80153d0:	2100      	movs	r1, #0
 80153d2:	6878      	ldr	r0, [r7, #4]
 80153d4:	f7fe fa72 	bl	80138bc <dir_read>
 80153d8:	4603      	mov	r3, r0
 80153da:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 80153dc:	7bfb      	ldrb	r3, [r7, #15]
 80153de:	2b04      	cmp	r3, #4
 80153e0:	d101      	bne.n	80153e6 <f_readdir+0x4c>
 80153e2:	2300      	movs	r3, #0
 80153e4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 80153e6:	7bfb      	ldrb	r3, [r7, #15]
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	d10e      	bne.n	801540a <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 80153ec:	6839      	ldr	r1, [r7, #0]
 80153ee:	6878      	ldr	r0, [r7, #4]
 80153f0:	f7fe fb48 	bl	8013a84 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 80153f4:	2100      	movs	r1, #0
 80153f6:	6878      	ldr	r0, [r7, #4]
 80153f8:	f7fe f915 	bl	8013626 <dir_next>
 80153fc:	4603      	mov	r3, r0
 80153fe:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8015400:	7bfb      	ldrb	r3, [r7, #15]
 8015402:	2b04      	cmp	r3, #4
 8015404:	d101      	bne.n	801540a <f_readdir+0x70>
 8015406:	2300      	movs	r3, #0
 8015408:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 801540a:	68bb      	ldr	r3, [r7, #8]
 801540c:	7bfa      	ldrb	r2, [r7, #15]
 801540e:	4611      	mov	r1, r2
 8015410:	4618      	mov	r0, r3
 8015412:	f7fd fb4a 	bl	8012aaa <unlock_fs>
 8015416:	7bfb      	ldrb	r3, [r7, #15]
}
 8015418:	4618      	mov	r0, r3
 801541a:	3710      	adds	r7, #16
 801541c:	46bd      	mov	sp, r7
 801541e:	bd80      	pop	{r7, pc}

08015420 <f_findnext>:

FRESULT f_findnext (
	DIR* dp,		/* Pointer to the open directory object */
	FILINFO* fno	/* Pointer to the file information structure */
)
{
 8015420:	b580      	push	{r7, lr}
 8015422:	b084      	sub	sp, #16
 8015424:	af00      	add	r7, sp, #0
 8015426:	6078      	str	r0, [r7, #4]
 8015428:	6039      	str	r1, [r7, #0]
	FRESULT res;


	for (;;) {
		res = f_readdir(dp, fno);		/* Get a directory item */
 801542a:	6839      	ldr	r1, [r7, #0]
 801542c:	6878      	ldr	r0, [r7, #4]
 801542e:	f7ff ffb4 	bl	801539a <f_readdir>
 8015432:	4603      	mov	r3, r0
 8015434:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK || !fno || !fno->fname[0]) break;	/* Terminate if any error or end of directory */
 8015436:	7bfb      	ldrb	r3, [r7, #15]
 8015438:	2b00      	cmp	r3, #0
 801543a:	d114      	bne.n	8015466 <f_findnext+0x46>
 801543c:	683b      	ldr	r3, [r7, #0]
 801543e:	2b00      	cmp	r3, #0
 8015440:	d011      	beq.n	8015466 <f_findnext+0x46>
 8015442:	683b      	ldr	r3, [r7, #0]
 8015444:	7a5b      	ldrb	r3, [r3, #9]
 8015446:	2b00      	cmp	r3, #0
 8015448:	d00d      	beq.n	8015466 <f_findnext+0x46>
		if (pattern_matching(dp->pat, fno->fname, 0, 0)) break;		/* Test for the file name */
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801544e:	683b      	ldr	r3, [r7, #0]
 8015450:	f103 0109 	add.w	r1, r3, #9
 8015454:	2300      	movs	r3, #0
 8015456:	2200      	movs	r2, #0
 8015458:	f7fe fb9a 	bl	8013b90 <pattern_matching>
 801545c:	4603      	mov	r3, r0
 801545e:	2b00      	cmp	r3, #0
 8015460:	d100      	bne.n	8015464 <f_findnext+0x44>
		res = f_readdir(dp, fno);		/* Get a directory item */
 8015462:	e7e2      	b.n	801542a <f_findnext+0xa>
		if (pattern_matching(dp->pat, fno->fname, 0, 0)) break;		/* Test for the file name */
 8015464:	bf00      	nop
#if _USE_LFN != 0 && _USE_FIND == 2
		if (pattern_matching(dp->pat, fno->altname, 0, 0)) break;	/* Test for alternative name if exist */
#endif
	}
	return res;
 8015466:	7bfb      	ldrb	r3, [r7, #15]
}
 8015468:	4618      	mov	r0, r3
 801546a:	3710      	adds	r7, #16
 801546c:	46bd      	mov	sp, r7
 801546e:	bd80      	pop	{r7, pc}

08015470 <f_findfirst>:
	DIR* dp,				/* Pointer to the blank directory object */
	FILINFO* fno,			/* Pointer to the file information structure */
	const TCHAR* path,		/* Pointer to the directory to open */
	const TCHAR* pattern	/* Pointer to the matching pattern */
)
{
 8015470:	b580      	push	{r7, lr}
 8015472:	b086      	sub	sp, #24
 8015474:	af00      	add	r7, sp, #0
 8015476:	60f8      	str	r0, [r7, #12]
 8015478:	60b9      	str	r1, [r7, #8]
 801547a:	607a      	str	r2, [r7, #4]
 801547c:	603b      	str	r3, [r7, #0]
	FRESULT res;


	dp->pat = pattern;		/* Save pointer to pattern string */
 801547e:	68fb      	ldr	r3, [r7, #12]
 8015480:	683a      	ldr	r2, [r7, #0]
 8015482:	631a      	str	r2, [r3, #48]	; 0x30
	res = f_opendir(dp, path);		/* Open the target directory */
 8015484:	6879      	ldr	r1, [r7, #4]
 8015486:	68f8      	ldr	r0, [r7, #12]
 8015488:	f7ff fee3 	bl	8015252 <f_opendir>
 801548c:	4603      	mov	r3, r0
 801548e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8015490:	7dfb      	ldrb	r3, [r7, #23]
 8015492:	2b00      	cmp	r3, #0
 8015494:	d105      	bne.n	80154a2 <f_findfirst+0x32>
		res = f_findnext(dp, fno);	/* Find the first item */
 8015496:	68b9      	ldr	r1, [r7, #8]
 8015498:	68f8      	ldr	r0, [r7, #12]
 801549a:	f7ff ffc1 	bl	8015420 <f_findnext>
 801549e:	4603      	mov	r3, r0
 80154a0:	75fb      	strb	r3, [r7, #23]
	}
	return res;
 80154a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80154a4:	4618      	mov	r0, r3
 80154a6:	3718      	adds	r7, #24
 80154a8:	46bd      	mov	sp, r7
 80154aa:	bd80      	pop	{r7, pc}

080154ac <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80154ac:	b480      	push	{r7}
 80154ae:	b087      	sub	sp, #28
 80154b0:	af00      	add	r7, sp, #0
 80154b2:	60f8      	str	r0, [r7, #12]
 80154b4:	60b9      	str	r1, [r7, #8]
 80154b6:	4613      	mov	r3, r2
 80154b8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80154ba:	2301      	movs	r3, #1
 80154bc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80154be:	2300      	movs	r3, #0
 80154c0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80154c2:	4b1f      	ldr	r3, [pc, #124]	; (8015540 <FATFS_LinkDriverEx+0x94>)
 80154c4:	7a5b      	ldrb	r3, [r3, #9]
 80154c6:	b2db      	uxtb	r3, r3
 80154c8:	2b00      	cmp	r3, #0
 80154ca:	d131      	bne.n	8015530 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80154cc:	4b1c      	ldr	r3, [pc, #112]	; (8015540 <FATFS_LinkDriverEx+0x94>)
 80154ce:	7a5b      	ldrb	r3, [r3, #9]
 80154d0:	b2db      	uxtb	r3, r3
 80154d2:	461a      	mov	r2, r3
 80154d4:	4b1a      	ldr	r3, [pc, #104]	; (8015540 <FATFS_LinkDriverEx+0x94>)
 80154d6:	2100      	movs	r1, #0
 80154d8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80154da:	4b19      	ldr	r3, [pc, #100]	; (8015540 <FATFS_LinkDriverEx+0x94>)
 80154dc:	7a5b      	ldrb	r3, [r3, #9]
 80154de:	b2db      	uxtb	r3, r3
 80154e0:	4a17      	ldr	r2, [pc, #92]	; (8015540 <FATFS_LinkDriverEx+0x94>)
 80154e2:	009b      	lsls	r3, r3, #2
 80154e4:	4413      	add	r3, r2
 80154e6:	68fa      	ldr	r2, [r7, #12]
 80154e8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80154ea:	4b15      	ldr	r3, [pc, #84]	; (8015540 <FATFS_LinkDriverEx+0x94>)
 80154ec:	7a5b      	ldrb	r3, [r3, #9]
 80154ee:	b2db      	uxtb	r3, r3
 80154f0:	461a      	mov	r2, r3
 80154f2:	4b13      	ldr	r3, [pc, #76]	; (8015540 <FATFS_LinkDriverEx+0x94>)
 80154f4:	4413      	add	r3, r2
 80154f6:	79fa      	ldrb	r2, [r7, #7]
 80154f8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80154fa:	4b11      	ldr	r3, [pc, #68]	; (8015540 <FATFS_LinkDriverEx+0x94>)
 80154fc:	7a5b      	ldrb	r3, [r3, #9]
 80154fe:	b2db      	uxtb	r3, r3
 8015500:	1c5a      	adds	r2, r3, #1
 8015502:	b2d1      	uxtb	r1, r2
 8015504:	4a0e      	ldr	r2, [pc, #56]	; (8015540 <FATFS_LinkDriverEx+0x94>)
 8015506:	7251      	strb	r1, [r2, #9]
 8015508:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801550a:	7dbb      	ldrb	r3, [r7, #22]
 801550c:	3330      	adds	r3, #48	; 0x30
 801550e:	b2da      	uxtb	r2, r3
 8015510:	68bb      	ldr	r3, [r7, #8]
 8015512:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8015514:	68bb      	ldr	r3, [r7, #8]
 8015516:	3301      	adds	r3, #1
 8015518:	223a      	movs	r2, #58	; 0x3a
 801551a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801551c:	68bb      	ldr	r3, [r7, #8]
 801551e:	3302      	adds	r3, #2
 8015520:	222f      	movs	r2, #47	; 0x2f
 8015522:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8015524:	68bb      	ldr	r3, [r7, #8]
 8015526:	3303      	adds	r3, #3
 8015528:	2200      	movs	r2, #0
 801552a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801552c:	2300      	movs	r3, #0
 801552e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8015530:	7dfb      	ldrb	r3, [r7, #23]
}
 8015532:	4618      	mov	r0, r3
 8015534:	371c      	adds	r7, #28
 8015536:	46bd      	mov	sp, r7
 8015538:	f85d 7b04 	ldr.w	r7, [sp], #4
 801553c:	4770      	bx	lr
 801553e:	bf00      	nop
 8015540:	200003e4 	.word	0x200003e4

08015544 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8015544:	b580      	push	{r7, lr}
 8015546:	b082      	sub	sp, #8
 8015548:	af00      	add	r7, sp, #0
 801554a:	6078      	str	r0, [r7, #4]
 801554c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801554e:	2200      	movs	r2, #0
 8015550:	6839      	ldr	r1, [r7, #0]
 8015552:	6878      	ldr	r0, [r7, #4]
 8015554:	f7ff ffaa 	bl	80154ac <FATFS_LinkDriverEx>
 8015558:	4603      	mov	r3, r0
}
 801555a:	4618      	mov	r0, r3
 801555c:	3708      	adds	r7, #8
 801555e:	46bd      	mov	sp, r7
 8015560:	bd80      	pop	{r7, pc}

08015562 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8015562:	b580      	push	{r7, lr}
 8015564:	b084      	sub	sp, #16
 8015566:	af00      	add	r7, sp, #0
 8015568:	4603      	mov	r3, r0
 801556a:	6039      	str	r1, [r7, #0]
 801556c:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 801556e:	2200      	movs	r2, #0
 8015570:	2101      	movs	r1, #1
 8015572:	2001      	movs	r0, #1
 8015574:	f000 fb5e 	bl	8015c34 <osSemaphoreNew>
 8015578:	4602      	mov	r2, r0
 801557a:	683b      	ldr	r3, [r7, #0]
 801557c:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 801557e:	683b      	ldr	r3, [r7, #0]
 8015580:	681b      	ldr	r3, [r3, #0]
 8015582:	2b00      	cmp	r3, #0
 8015584:	bf14      	ite	ne
 8015586:	2301      	movne	r3, #1
 8015588:	2300      	moveq	r3, #0
 801558a:	b2db      	uxtb	r3, r3
 801558c:	60fb      	str	r3, [r7, #12]

    return ret;
 801558e:	68fb      	ldr	r3, [r7, #12]
}
 8015590:	4618      	mov	r0, r3
 8015592:	3710      	adds	r7, #16
 8015594:	46bd      	mov	sp, r7
 8015596:	bd80      	pop	{r7, pc}

08015598 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8015598:	b580      	push	{r7, lr}
 801559a:	b082      	sub	sp, #8
 801559c:	af00      	add	r7, sp, #0
 801559e:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 80155a0:	6878      	ldr	r0, [r7, #4]
 80155a2:	f000 fca3 	bl	8015eec <osSemaphoreDelete>
#endif
    return 1;
 80155a6:	2301      	movs	r3, #1
}
 80155a8:	4618      	mov	r0, r3
 80155aa:	3708      	adds	r7, #8
 80155ac:	46bd      	mov	sp, r7
 80155ae:	bd80      	pop	{r7, pc}

080155b0 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 80155b0:	b580      	push	{r7, lr}
 80155b2:	b084      	sub	sp, #16
 80155b4:	af00      	add	r7, sp, #0
 80155b6:	6078      	str	r0, [r7, #4]
  int ret = 0;
 80155b8:	2300      	movs	r3, #0
 80155ba:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 80155bc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80155c0:	6878      	ldr	r0, [r7, #4]
 80155c2:	f000 fbd5 	bl	8015d70 <osSemaphoreAcquire>
 80155c6:	4603      	mov	r3, r0
 80155c8:	2b00      	cmp	r3, #0
 80155ca:	d101      	bne.n	80155d0 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 80155cc:	2301      	movs	r3, #1
 80155ce:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80155d0:	68fb      	ldr	r3, [r7, #12]
}
 80155d2:	4618      	mov	r0, r3
 80155d4:	3710      	adds	r7, #16
 80155d6:	46bd      	mov	sp, r7
 80155d8:	bd80      	pop	{r7, pc}

080155da <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 80155da:	b580      	push	{r7, lr}
 80155dc:	b082      	sub	sp, #8
 80155de:	af00      	add	r7, sp, #0
 80155e0:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 80155e2:	6878      	ldr	r0, [r7, #4]
 80155e4:	f000 fc2a 	bl	8015e3c <osSemaphoreRelease>
#endif
}
 80155e8:	bf00      	nop
 80155ea:	3708      	adds	r7, #8
 80155ec:	46bd      	mov	sp, r7
 80155ee:	bd80      	pop	{r7, pc}

080155f0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80155f0:	b480      	push	{r7}
 80155f2:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80155f4:	bf00      	nop
 80155f6:	46bd      	mov	sp, r7
 80155f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155fc:	4770      	bx	lr
	...

08015600 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8015600:	b480      	push	{r7}
 8015602:	b085      	sub	sp, #20
 8015604:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015606:	f3ef 8305 	mrs	r3, IPSR
 801560a:	60bb      	str	r3, [r7, #8]
  return(result);
 801560c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 801560e:	2b00      	cmp	r3, #0
 8015610:	d10f      	bne.n	8015632 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015612:	f3ef 8310 	mrs	r3, PRIMASK
 8015616:	607b      	str	r3, [r7, #4]
  return(result);
 8015618:	687b      	ldr	r3, [r7, #4]
 801561a:	2b00      	cmp	r3, #0
 801561c:	d105      	bne.n	801562a <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801561e:	f3ef 8311 	mrs	r3, BASEPRI
 8015622:	603b      	str	r3, [r7, #0]
  return(result);
 8015624:	683b      	ldr	r3, [r7, #0]
 8015626:	2b00      	cmp	r3, #0
 8015628:	d007      	beq.n	801563a <osKernelInitialize+0x3a>
 801562a:	4b0e      	ldr	r3, [pc, #56]	; (8015664 <osKernelInitialize+0x64>)
 801562c:	681b      	ldr	r3, [r3, #0]
 801562e:	2b02      	cmp	r3, #2
 8015630:	d103      	bne.n	801563a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8015632:	f06f 0305 	mvn.w	r3, #5
 8015636:	60fb      	str	r3, [r7, #12]
 8015638:	e00c      	b.n	8015654 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 801563a:	4b0a      	ldr	r3, [pc, #40]	; (8015664 <osKernelInitialize+0x64>)
 801563c:	681b      	ldr	r3, [r3, #0]
 801563e:	2b00      	cmp	r3, #0
 8015640:	d105      	bne.n	801564e <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8015642:	4b08      	ldr	r3, [pc, #32]	; (8015664 <osKernelInitialize+0x64>)
 8015644:	2201      	movs	r2, #1
 8015646:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8015648:	2300      	movs	r3, #0
 801564a:	60fb      	str	r3, [r7, #12]
 801564c:	e002      	b.n	8015654 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 801564e:	f04f 33ff 	mov.w	r3, #4294967295
 8015652:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8015654:	68fb      	ldr	r3, [r7, #12]
}
 8015656:	4618      	mov	r0, r3
 8015658:	3714      	adds	r7, #20
 801565a:	46bd      	mov	sp, r7
 801565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015660:	4770      	bx	lr
 8015662:	bf00      	nop
 8015664:	200003f0 	.word	0x200003f0

08015668 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8015668:	b580      	push	{r7, lr}
 801566a:	b082      	sub	sp, #8
 801566c:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 801566e:	f002 fe7b 	bl	8018368 <xTaskGetSchedulerState>
 8015672:	4603      	mov	r3, r0
 8015674:	2b00      	cmp	r3, #0
 8015676:	d004      	beq.n	8015682 <osKernelGetState+0x1a>
 8015678:	2b02      	cmp	r3, #2
 801567a:	d105      	bne.n	8015688 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 801567c:	2302      	movs	r3, #2
 801567e:	607b      	str	r3, [r7, #4]
      break;
 8015680:	e00c      	b.n	801569c <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 8015682:	2303      	movs	r3, #3
 8015684:	607b      	str	r3, [r7, #4]
      break;
 8015686:	e009      	b.n	801569c <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8015688:	4b07      	ldr	r3, [pc, #28]	; (80156a8 <osKernelGetState+0x40>)
 801568a:	681b      	ldr	r3, [r3, #0]
 801568c:	2b01      	cmp	r3, #1
 801568e:	d102      	bne.n	8015696 <osKernelGetState+0x2e>
        state = osKernelReady;
 8015690:	2301      	movs	r3, #1
 8015692:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 8015694:	e001      	b.n	801569a <osKernelGetState+0x32>
        state = osKernelInactive;
 8015696:	2300      	movs	r3, #0
 8015698:	607b      	str	r3, [r7, #4]
      break;
 801569a:	bf00      	nop
  }

  return (state);
 801569c:	687b      	ldr	r3, [r7, #4]
}
 801569e:	4618      	mov	r0, r3
 80156a0:	3708      	adds	r7, #8
 80156a2:	46bd      	mov	sp, r7
 80156a4:	bd80      	pop	{r7, pc}
 80156a6:	bf00      	nop
 80156a8:	200003f0 	.word	0x200003f0

080156ac <osKernelStart>:

osStatus_t osKernelStart (void) {
 80156ac:	b580      	push	{r7, lr}
 80156ae:	b084      	sub	sp, #16
 80156b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80156b2:	f3ef 8305 	mrs	r3, IPSR
 80156b6:	60bb      	str	r3, [r7, #8]
  return(result);
 80156b8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80156ba:	2b00      	cmp	r3, #0
 80156bc:	d10f      	bne.n	80156de <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80156be:	f3ef 8310 	mrs	r3, PRIMASK
 80156c2:	607b      	str	r3, [r7, #4]
  return(result);
 80156c4:	687b      	ldr	r3, [r7, #4]
 80156c6:	2b00      	cmp	r3, #0
 80156c8:	d105      	bne.n	80156d6 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80156ca:	f3ef 8311 	mrs	r3, BASEPRI
 80156ce:	603b      	str	r3, [r7, #0]
  return(result);
 80156d0:	683b      	ldr	r3, [r7, #0]
 80156d2:	2b00      	cmp	r3, #0
 80156d4:	d007      	beq.n	80156e6 <osKernelStart+0x3a>
 80156d6:	4b0f      	ldr	r3, [pc, #60]	; (8015714 <osKernelStart+0x68>)
 80156d8:	681b      	ldr	r3, [r3, #0]
 80156da:	2b02      	cmp	r3, #2
 80156dc:	d103      	bne.n	80156e6 <osKernelStart+0x3a>
    stat = osErrorISR;
 80156de:	f06f 0305 	mvn.w	r3, #5
 80156e2:	60fb      	str	r3, [r7, #12]
 80156e4:	e010      	b.n	8015708 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80156e6:	4b0b      	ldr	r3, [pc, #44]	; (8015714 <osKernelStart+0x68>)
 80156e8:	681b      	ldr	r3, [r3, #0]
 80156ea:	2b01      	cmp	r3, #1
 80156ec:	d109      	bne.n	8015702 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80156ee:	f7ff ff7f 	bl	80155f0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80156f2:	4b08      	ldr	r3, [pc, #32]	; (8015714 <osKernelStart+0x68>)
 80156f4:	2202      	movs	r2, #2
 80156f6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80156f8:	f002 f9c8 	bl	8017a8c <vTaskStartScheduler>
      stat = osOK;
 80156fc:	2300      	movs	r3, #0
 80156fe:	60fb      	str	r3, [r7, #12]
 8015700:	e002      	b.n	8015708 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8015702:	f04f 33ff 	mov.w	r3, #4294967295
 8015706:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8015708:	68fb      	ldr	r3, [r7, #12]
}
 801570a:	4618      	mov	r0, r3
 801570c:	3710      	adds	r7, #16
 801570e:	46bd      	mov	sp, r7
 8015710:	bd80      	pop	{r7, pc}
 8015712:	bf00      	nop
 8015714:	200003f0 	.word	0x200003f0

08015718 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8015718:	b580      	push	{r7, lr}
 801571a:	b084      	sub	sp, #16
 801571c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801571e:	f3ef 8305 	mrs	r3, IPSR
 8015722:	60bb      	str	r3, [r7, #8]
  return(result);
 8015724:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 8015726:	2b00      	cmp	r3, #0
 8015728:	d10f      	bne.n	801574a <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801572a:	f3ef 8310 	mrs	r3, PRIMASK
 801572e:	607b      	str	r3, [r7, #4]
  return(result);
 8015730:	687b      	ldr	r3, [r7, #4]
 8015732:	2b00      	cmp	r3, #0
 8015734:	d105      	bne.n	8015742 <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015736:	f3ef 8311 	mrs	r3, BASEPRI
 801573a:	603b      	str	r3, [r7, #0]
  return(result);
 801573c:	683b      	ldr	r3, [r7, #0]
 801573e:	2b00      	cmp	r3, #0
 8015740:	d007      	beq.n	8015752 <osKernelGetTickCount+0x3a>
 8015742:	4b08      	ldr	r3, [pc, #32]	; (8015764 <osKernelGetTickCount+0x4c>)
 8015744:	681b      	ldr	r3, [r3, #0]
 8015746:	2b02      	cmp	r3, #2
 8015748:	d103      	bne.n	8015752 <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 801574a:	f002 fac3 	bl	8017cd4 <xTaskGetTickCountFromISR>
 801574e:	60f8      	str	r0, [r7, #12]
 8015750:	e002      	b.n	8015758 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 8015752:	f002 faaf 	bl	8017cb4 <xTaskGetTickCount>
 8015756:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 8015758:	68fb      	ldr	r3, [r7, #12]
}
 801575a:	4618      	mov	r0, r3
 801575c:	3710      	adds	r7, #16
 801575e:	46bd      	mov	sp, r7
 8015760:	bd80      	pop	{r7, pc}
 8015762:	bf00      	nop
 8015764:	200003f0 	.word	0x200003f0

08015768 <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 8015768:	b480      	push	{r7}
 801576a:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 801576c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 8015770:	4618      	mov	r0, r3
 8015772:	46bd      	mov	sp, r7
 8015774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015778:	4770      	bx	lr
	...

0801577c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 801577c:	b580      	push	{r7, lr}
 801577e:	b090      	sub	sp, #64	; 0x40
 8015780:	af04      	add	r7, sp, #16
 8015782:	60f8      	str	r0, [r7, #12]
 8015784:	60b9      	str	r1, [r7, #8]
 8015786:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8015788:	2300      	movs	r3, #0
 801578a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801578c:	f3ef 8305 	mrs	r3, IPSR
 8015790:	61fb      	str	r3, [r7, #28]
  return(result);
 8015792:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8015794:	2b00      	cmp	r3, #0
 8015796:	f040 808f 	bne.w	80158b8 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801579a:	f3ef 8310 	mrs	r3, PRIMASK
 801579e:	61bb      	str	r3, [r7, #24]
  return(result);
 80157a0:	69bb      	ldr	r3, [r7, #24]
 80157a2:	2b00      	cmp	r3, #0
 80157a4:	d105      	bne.n	80157b2 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80157a6:	f3ef 8311 	mrs	r3, BASEPRI
 80157aa:	617b      	str	r3, [r7, #20]
  return(result);
 80157ac:	697b      	ldr	r3, [r7, #20]
 80157ae:	2b00      	cmp	r3, #0
 80157b0:	d003      	beq.n	80157ba <osThreadNew+0x3e>
 80157b2:	4b44      	ldr	r3, [pc, #272]	; (80158c4 <osThreadNew+0x148>)
 80157b4:	681b      	ldr	r3, [r3, #0]
 80157b6:	2b02      	cmp	r3, #2
 80157b8:	d07e      	beq.n	80158b8 <osThreadNew+0x13c>
 80157ba:	68fb      	ldr	r3, [r7, #12]
 80157bc:	2b00      	cmp	r3, #0
 80157be:	d07b      	beq.n	80158b8 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80157c0:	2380      	movs	r3, #128	; 0x80
 80157c2:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80157c4:	2318      	movs	r3, #24
 80157c6:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80157c8:	2300      	movs	r3, #0
 80157ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80157cc:	f04f 33ff 	mov.w	r3, #4294967295
 80157d0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80157d2:	687b      	ldr	r3, [r7, #4]
 80157d4:	2b00      	cmp	r3, #0
 80157d6:	d045      	beq.n	8015864 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80157d8:	687b      	ldr	r3, [r7, #4]
 80157da:	681b      	ldr	r3, [r3, #0]
 80157dc:	2b00      	cmp	r3, #0
 80157de:	d002      	beq.n	80157e6 <osThreadNew+0x6a>
        name = attr->name;
 80157e0:	687b      	ldr	r3, [r7, #4]
 80157e2:	681b      	ldr	r3, [r3, #0]
 80157e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80157e6:	687b      	ldr	r3, [r7, #4]
 80157e8:	699b      	ldr	r3, [r3, #24]
 80157ea:	2b00      	cmp	r3, #0
 80157ec:	d002      	beq.n	80157f4 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	699b      	ldr	r3, [r3, #24]
 80157f2:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80157f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157f6:	2b00      	cmp	r3, #0
 80157f8:	d008      	beq.n	801580c <osThreadNew+0x90>
 80157fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157fc:	2b38      	cmp	r3, #56	; 0x38
 80157fe:	d805      	bhi.n	801580c <osThreadNew+0x90>
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	685b      	ldr	r3, [r3, #4]
 8015804:	f003 0301 	and.w	r3, r3, #1
 8015808:	2b00      	cmp	r3, #0
 801580a:	d001      	beq.n	8015810 <osThreadNew+0x94>
        return (NULL);
 801580c:	2300      	movs	r3, #0
 801580e:	e054      	b.n	80158ba <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8015810:	687b      	ldr	r3, [r7, #4]
 8015812:	695b      	ldr	r3, [r3, #20]
 8015814:	2b00      	cmp	r3, #0
 8015816:	d003      	beq.n	8015820 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8015818:	687b      	ldr	r3, [r7, #4]
 801581a:	695b      	ldr	r3, [r3, #20]
 801581c:	089b      	lsrs	r3, r3, #2
 801581e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8015820:	687b      	ldr	r3, [r7, #4]
 8015822:	689b      	ldr	r3, [r3, #8]
 8015824:	2b00      	cmp	r3, #0
 8015826:	d00e      	beq.n	8015846 <osThreadNew+0xca>
 8015828:	687b      	ldr	r3, [r7, #4]
 801582a:	68db      	ldr	r3, [r3, #12]
 801582c:	2b5b      	cmp	r3, #91	; 0x5b
 801582e:	d90a      	bls.n	8015846 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8015830:	687b      	ldr	r3, [r7, #4]
 8015832:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8015834:	2b00      	cmp	r3, #0
 8015836:	d006      	beq.n	8015846 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8015838:	687b      	ldr	r3, [r7, #4]
 801583a:	695b      	ldr	r3, [r3, #20]
 801583c:	2b00      	cmp	r3, #0
 801583e:	d002      	beq.n	8015846 <osThreadNew+0xca>
        mem = 1;
 8015840:	2301      	movs	r3, #1
 8015842:	623b      	str	r3, [r7, #32]
 8015844:	e010      	b.n	8015868 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8015846:	687b      	ldr	r3, [r7, #4]
 8015848:	689b      	ldr	r3, [r3, #8]
 801584a:	2b00      	cmp	r3, #0
 801584c:	d10c      	bne.n	8015868 <osThreadNew+0xec>
 801584e:	687b      	ldr	r3, [r7, #4]
 8015850:	68db      	ldr	r3, [r3, #12]
 8015852:	2b00      	cmp	r3, #0
 8015854:	d108      	bne.n	8015868 <osThreadNew+0xec>
 8015856:	687b      	ldr	r3, [r7, #4]
 8015858:	691b      	ldr	r3, [r3, #16]
 801585a:	2b00      	cmp	r3, #0
 801585c:	d104      	bne.n	8015868 <osThreadNew+0xec>
          mem = 0;
 801585e:	2300      	movs	r3, #0
 8015860:	623b      	str	r3, [r7, #32]
 8015862:	e001      	b.n	8015868 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8015864:	2300      	movs	r3, #0
 8015866:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8015868:	6a3b      	ldr	r3, [r7, #32]
 801586a:	2b01      	cmp	r3, #1
 801586c:	d110      	bne.n	8015890 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801586e:	687b      	ldr	r3, [r7, #4]
 8015870:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8015872:	687a      	ldr	r2, [r7, #4]
 8015874:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8015876:	9202      	str	r2, [sp, #8]
 8015878:	9301      	str	r3, [sp, #4]
 801587a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801587c:	9300      	str	r3, [sp, #0]
 801587e:	68bb      	ldr	r3, [r7, #8]
 8015880:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015882:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8015884:	68f8      	ldr	r0, [r7, #12]
 8015886:	f001 fea5 	bl	80175d4 <xTaskCreateStatic>
 801588a:	4603      	mov	r3, r0
 801588c:	613b      	str	r3, [r7, #16]
 801588e:	e013      	b.n	80158b8 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8015890:	6a3b      	ldr	r3, [r7, #32]
 8015892:	2b00      	cmp	r3, #0
 8015894:	d110      	bne.n	80158b8 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8015896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015898:	b29a      	uxth	r2, r3
 801589a:	f107 0310 	add.w	r3, r7, #16
 801589e:	9301      	str	r3, [sp, #4]
 80158a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158a2:	9300      	str	r3, [sp, #0]
 80158a4:	68bb      	ldr	r3, [r7, #8]
 80158a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80158a8:	68f8      	ldr	r0, [r7, #12]
 80158aa:	f001 fef3 	bl	8017694 <xTaskCreate>
 80158ae:	4603      	mov	r3, r0
 80158b0:	2b01      	cmp	r3, #1
 80158b2:	d001      	beq.n	80158b8 <osThreadNew+0x13c>
          hTask = NULL;
 80158b4:	2300      	movs	r3, #0
 80158b6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80158b8:	693b      	ldr	r3, [r7, #16]
}
 80158ba:	4618      	mov	r0, r3
 80158bc:	3730      	adds	r7, #48	; 0x30
 80158be:	46bd      	mov	sp, r7
 80158c0:	bd80      	pop	{r7, pc}
 80158c2:	bf00      	nop
 80158c4:	200003f0 	.word	0x200003f0

080158c8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80158c8:	b580      	push	{r7, lr}
 80158ca:	b086      	sub	sp, #24
 80158cc:	af00      	add	r7, sp, #0
 80158ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80158d0:	f3ef 8305 	mrs	r3, IPSR
 80158d4:	613b      	str	r3, [r7, #16]
  return(result);
 80158d6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80158d8:	2b00      	cmp	r3, #0
 80158da:	d10f      	bne.n	80158fc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80158dc:	f3ef 8310 	mrs	r3, PRIMASK
 80158e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80158e2:	68fb      	ldr	r3, [r7, #12]
 80158e4:	2b00      	cmp	r3, #0
 80158e6:	d105      	bne.n	80158f4 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80158e8:	f3ef 8311 	mrs	r3, BASEPRI
 80158ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80158ee:	68bb      	ldr	r3, [r7, #8]
 80158f0:	2b00      	cmp	r3, #0
 80158f2:	d007      	beq.n	8015904 <osDelay+0x3c>
 80158f4:	4b0a      	ldr	r3, [pc, #40]	; (8015920 <osDelay+0x58>)
 80158f6:	681b      	ldr	r3, [r3, #0]
 80158f8:	2b02      	cmp	r3, #2
 80158fa:	d103      	bne.n	8015904 <osDelay+0x3c>
    stat = osErrorISR;
 80158fc:	f06f 0305 	mvn.w	r3, #5
 8015900:	617b      	str	r3, [r7, #20]
 8015902:	e007      	b.n	8015914 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8015904:	2300      	movs	r3, #0
 8015906:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8015908:	687b      	ldr	r3, [r7, #4]
 801590a:	2b00      	cmp	r3, #0
 801590c:	d002      	beq.n	8015914 <osDelay+0x4c>
      vTaskDelay(ticks);
 801590e:	6878      	ldr	r0, [r7, #4]
 8015910:	f002 f886 	bl	8017a20 <vTaskDelay>
    }
  }

  return (stat);
 8015914:	697b      	ldr	r3, [r7, #20]
}
 8015916:	4618      	mov	r0, r3
 8015918:	3718      	adds	r7, #24
 801591a:	46bd      	mov	sp, r7
 801591c:	bd80      	pop	{r7, pc}
 801591e:	bf00      	nop
 8015920:	200003f0 	.word	0x200003f0

08015924 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8015924:	b580      	push	{r7, lr}
 8015926:	b088      	sub	sp, #32
 8015928:	af00      	add	r7, sp, #0
 801592a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801592c:	f3ef 8305 	mrs	r3, IPSR
 8015930:	617b      	str	r3, [r7, #20]
  return(result);
 8015932:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8015934:	2b00      	cmp	r3, #0
 8015936:	d10f      	bne.n	8015958 <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015938:	f3ef 8310 	mrs	r3, PRIMASK
 801593c:	613b      	str	r3, [r7, #16]
  return(result);
 801593e:	693b      	ldr	r3, [r7, #16]
 8015940:	2b00      	cmp	r3, #0
 8015942:	d105      	bne.n	8015950 <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015944:	f3ef 8311 	mrs	r3, BASEPRI
 8015948:	60fb      	str	r3, [r7, #12]
  return(result);
 801594a:	68fb      	ldr	r3, [r7, #12]
 801594c:	2b00      	cmp	r3, #0
 801594e:	d007      	beq.n	8015960 <osDelayUntil+0x3c>
 8015950:	4b13      	ldr	r3, [pc, #76]	; (80159a0 <osDelayUntil+0x7c>)
 8015952:	681b      	ldr	r3, [r3, #0]
 8015954:	2b02      	cmp	r3, #2
 8015956:	d103      	bne.n	8015960 <osDelayUntil+0x3c>
    stat = osErrorISR;
 8015958:	f06f 0305 	mvn.w	r3, #5
 801595c:	61fb      	str	r3, [r7, #28]
 801595e:	e019      	b.n	8015994 <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 8015960:	2300      	movs	r3, #0
 8015962:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 8015964:	f002 f9a6 	bl	8017cb4 <xTaskGetTickCount>
 8015968:	4603      	mov	r3, r0
 801596a:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 801596c:	68bb      	ldr	r3, [r7, #8]
 801596e:	687a      	ldr	r2, [r7, #4]
 8015970:	1ad3      	subs	r3, r2, r3
 8015972:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8015974:	69bb      	ldr	r3, [r7, #24]
 8015976:	2b00      	cmp	r3, #0
 8015978:	d009      	beq.n	801598e <osDelayUntil+0x6a>
 801597a:	69bb      	ldr	r3, [r7, #24]
 801597c:	2b00      	cmp	r3, #0
 801597e:	db06      	blt.n	801598e <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 8015980:	f107 0308 	add.w	r3, r7, #8
 8015984:	69b9      	ldr	r1, [r7, #24]
 8015986:	4618      	mov	r0, r3
 8015988:	f001 ffca 	bl	8017920 <vTaskDelayUntil>
 801598c:	e002      	b.n	8015994 <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 801598e:	f06f 0303 	mvn.w	r3, #3
 8015992:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 8015994:	69fb      	ldr	r3, [r7, #28]
}
 8015996:	4618      	mov	r0, r3
 8015998:	3720      	adds	r7, #32
 801599a:	46bd      	mov	sp, r7
 801599c:	bd80      	pop	{r7, pc}
 801599e:	bf00      	nop
 80159a0:	200003f0 	.word	0x200003f0

080159a4 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80159a4:	b580      	push	{r7, lr}
 80159a6:	b08a      	sub	sp, #40	; 0x28
 80159a8:	af00      	add	r7, sp, #0
 80159aa:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80159ac:	2300      	movs	r3, #0
 80159ae:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80159b0:	f3ef 8305 	mrs	r3, IPSR
 80159b4:	613b      	str	r3, [r7, #16]
  return(result);
 80159b6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 80159b8:	2b00      	cmp	r3, #0
 80159ba:	f040 8085 	bne.w	8015ac8 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80159be:	f3ef 8310 	mrs	r3, PRIMASK
 80159c2:	60fb      	str	r3, [r7, #12]
  return(result);
 80159c4:	68fb      	ldr	r3, [r7, #12]
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	d105      	bne.n	80159d6 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80159ca:	f3ef 8311 	mrs	r3, BASEPRI
 80159ce:	60bb      	str	r3, [r7, #8]
  return(result);
 80159d0:	68bb      	ldr	r3, [r7, #8]
 80159d2:	2b00      	cmp	r3, #0
 80159d4:	d003      	beq.n	80159de <osMutexNew+0x3a>
 80159d6:	4b3f      	ldr	r3, [pc, #252]	; (8015ad4 <osMutexNew+0x130>)
 80159d8:	681b      	ldr	r3, [r3, #0]
 80159da:	2b02      	cmp	r3, #2
 80159dc:	d074      	beq.n	8015ac8 <osMutexNew+0x124>
    if (attr != NULL) {
 80159de:	687b      	ldr	r3, [r7, #4]
 80159e0:	2b00      	cmp	r3, #0
 80159e2:	d003      	beq.n	80159ec <osMutexNew+0x48>
      type = attr->attr_bits;
 80159e4:	687b      	ldr	r3, [r7, #4]
 80159e6:	685b      	ldr	r3, [r3, #4]
 80159e8:	623b      	str	r3, [r7, #32]
 80159ea:	e001      	b.n	80159f0 <osMutexNew+0x4c>
    } else {
      type = 0U;
 80159ec:	2300      	movs	r3, #0
 80159ee:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80159f0:	6a3b      	ldr	r3, [r7, #32]
 80159f2:	f003 0301 	and.w	r3, r3, #1
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	d002      	beq.n	8015a00 <osMutexNew+0x5c>
      rmtx = 1U;
 80159fa:	2301      	movs	r3, #1
 80159fc:	61fb      	str	r3, [r7, #28]
 80159fe:	e001      	b.n	8015a04 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8015a00:	2300      	movs	r3, #0
 8015a02:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8015a04:	6a3b      	ldr	r3, [r7, #32]
 8015a06:	f003 0308 	and.w	r3, r3, #8
 8015a0a:	2b00      	cmp	r3, #0
 8015a0c:	d15c      	bne.n	8015ac8 <osMutexNew+0x124>
      mem = -1;
 8015a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8015a12:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8015a14:	687b      	ldr	r3, [r7, #4]
 8015a16:	2b00      	cmp	r3, #0
 8015a18:	d015      	beq.n	8015a46 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	689b      	ldr	r3, [r3, #8]
 8015a1e:	2b00      	cmp	r3, #0
 8015a20:	d006      	beq.n	8015a30 <osMutexNew+0x8c>
 8015a22:	687b      	ldr	r3, [r7, #4]
 8015a24:	68db      	ldr	r3, [r3, #12]
 8015a26:	2b4f      	cmp	r3, #79	; 0x4f
 8015a28:	d902      	bls.n	8015a30 <osMutexNew+0x8c>
          mem = 1;
 8015a2a:	2301      	movs	r3, #1
 8015a2c:	61bb      	str	r3, [r7, #24]
 8015a2e:	e00c      	b.n	8015a4a <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8015a30:	687b      	ldr	r3, [r7, #4]
 8015a32:	689b      	ldr	r3, [r3, #8]
 8015a34:	2b00      	cmp	r3, #0
 8015a36:	d108      	bne.n	8015a4a <osMutexNew+0xa6>
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	68db      	ldr	r3, [r3, #12]
 8015a3c:	2b00      	cmp	r3, #0
 8015a3e:	d104      	bne.n	8015a4a <osMutexNew+0xa6>
            mem = 0;
 8015a40:	2300      	movs	r3, #0
 8015a42:	61bb      	str	r3, [r7, #24]
 8015a44:	e001      	b.n	8015a4a <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8015a46:	2300      	movs	r3, #0
 8015a48:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8015a4a:	69bb      	ldr	r3, [r7, #24]
 8015a4c:	2b01      	cmp	r3, #1
 8015a4e:	d112      	bne.n	8015a76 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8015a50:	69fb      	ldr	r3, [r7, #28]
 8015a52:	2b00      	cmp	r3, #0
 8015a54:	d007      	beq.n	8015a66 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8015a56:	687b      	ldr	r3, [r7, #4]
 8015a58:	689b      	ldr	r3, [r3, #8]
 8015a5a:	4619      	mov	r1, r3
 8015a5c:	2004      	movs	r0, #4
 8015a5e:	f000 fe4c 	bl	80166fa <xQueueCreateMutexStatic>
 8015a62:	6278      	str	r0, [r7, #36]	; 0x24
 8015a64:	e016      	b.n	8015a94 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8015a66:	687b      	ldr	r3, [r7, #4]
 8015a68:	689b      	ldr	r3, [r3, #8]
 8015a6a:	4619      	mov	r1, r3
 8015a6c:	2001      	movs	r0, #1
 8015a6e:	f000 fe44 	bl	80166fa <xQueueCreateMutexStatic>
 8015a72:	6278      	str	r0, [r7, #36]	; 0x24
 8015a74:	e00e      	b.n	8015a94 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8015a76:	69bb      	ldr	r3, [r7, #24]
 8015a78:	2b00      	cmp	r3, #0
 8015a7a:	d10b      	bne.n	8015a94 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8015a7c:	69fb      	ldr	r3, [r7, #28]
 8015a7e:	2b00      	cmp	r3, #0
 8015a80:	d004      	beq.n	8015a8c <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8015a82:	2004      	movs	r0, #4
 8015a84:	f000 fe21 	bl	80166ca <xQueueCreateMutex>
 8015a88:	6278      	str	r0, [r7, #36]	; 0x24
 8015a8a:	e003      	b.n	8015a94 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8015a8c:	2001      	movs	r0, #1
 8015a8e:	f000 fe1c 	bl	80166ca <xQueueCreateMutex>
 8015a92:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8015a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a96:	2b00      	cmp	r3, #0
 8015a98:	d00c      	beq.n	8015ab4 <osMutexNew+0x110>
        if (attr != NULL) {
 8015a9a:	687b      	ldr	r3, [r7, #4]
 8015a9c:	2b00      	cmp	r3, #0
 8015a9e:	d003      	beq.n	8015aa8 <osMutexNew+0x104>
          name = attr->name;
 8015aa0:	687b      	ldr	r3, [r7, #4]
 8015aa2:	681b      	ldr	r3, [r3, #0]
 8015aa4:	617b      	str	r3, [r7, #20]
 8015aa6:	e001      	b.n	8015aac <osMutexNew+0x108>
        } else {
          name = NULL;
 8015aa8:	2300      	movs	r3, #0
 8015aaa:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8015aac:	6979      	ldr	r1, [r7, #20]
 8015aae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015ab0:	f001 fd0a 	bl	80174c8 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8015ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ab6:	2b00      	cmp	r3, #0
 8015ab8:	d006      	beq.n	8015ac8 <osMutexNew+0x124>
 8015aba:	69fb      	ldr	r3, [r7, #28]
 8015abc:	2b00      	cmp	r3, #0
 8015abe:	d003      	beq.n	8015ac8 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8015ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ac2:	f043 0301 	orr.w	r3, r3, #1
 8015ac6:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8015ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8015aca:	4618      	mov	r0, r3
 8015acc:	3728      	adds	r7, #40	; 0x28
 8015ace:	46bd      	mov	sp, r7
 8015ad0:	bd80      	pop	{r7, pc}
 8015ad2:	bf00      	nop
 8015ad4:	200003f0 	.word	0x200003f0

08015ad8 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8015ad8:	b580      	push	{r7, lr}
 8015ada:	b088      	sub	sp, #32
 8015adc:	af00      	add	r7, sp, #0
 8015ade:	6078      	str	r0, [r7, #4]
 8015ae0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8015ae2:	687b      	ldr	r3, [r7, #4]
 8015ae4:	f023 0301 	bic.w	r3, r3, #1
 8015ae8:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8015aea:	687b      	ldr	r3, [r7, #4]
 8015aec:	f003 0301 	and.w	r3, r3, #1
 8015af0:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8015af2:	2300      	movs	r3, #0
 8015af4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015af6:	f3ef 8305 	mrs	r3, IPSR
 8015afa:	613b      	str	r3, [r7, #16]
  return(result);
 8015afc:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8015afe:	2b00      	cmp	r3, #0
 8015b00:	d10f      	bne.n	8015b22 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015b02:	f3ef 8310 	mrs	r3, PRIMASK
 8015b06:	60fb      	str	r3, [r7, #12]
  return(result);
 8015b08:	68fb      	ldr	r3, [r7, #12]
 8015b0a:	2b00      	cmp	r3, #0
 8015b0c:	d105      	bne.n	8015b1a <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015b0e:	f3ef 8311 	mrs	r3, BASEPRI
 8015b12:	60bb      	str	r3, [r7, #8]
  return(result);
 8015b14:	68bb      	ldr	r3, [r7, #8]
 8015b16:	2b00      	cmp	r3, #0
 8015b18:	d007      	beq.n	8015b2a <osMutexAcquire+0x52>
 8015b1a:	4b1d      	ldr	r3, [pc, #116]	; (8015b90 <osMutexAcquire+0xb8>)
 8015b1c:	681b      	ldr	r3, [r3, #0]
 8015b1e:	2b02      	cmp	r3, #2
 8015b20:	d103      	bne.n	8015b2a <osMutexAcquire+0x52>
    stat = osErrorISR;
 8015b22:	f06f 0305 	mvn.w	r3, #5
 8015b26:	61fb      	str	r3, [r7, #28]
 8015b28:	e02c      	b.n	8015b84 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 8015b2a:	69bb      	ldr	r3, [r7, #24]
 8015b2c:	2b00      	cmp	r3, #0
 8015b2e:	d103      	bne.n	8015b38 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8015b30:	f06f 0303 	mvn.w	r3, #3
 8015b34:	61fb      	str	r3, [r7, #28]
 8015b36:	e025      	b.n	8015b84 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8015b38:	697b      	ldr	r3, [r7, #20]
 8015b3a:	2b00      	cmp	r3, #0
 8015b3c:	d011      	beq.n	8015b62 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8015b3e:	6839      	ldr	r1, [r7, #0]
 8015b40:	69b8      	ldr	r0, [r7, #24]
 8015b42:	f000 fe2a 	bl	801679a <xQueueTakeMutexRecursive>
 8015b46:	4603      	mov	r3, r0
 8015b48:	2b01      	cmp	r3, #1
 8015b4a:	d01b      	beq.n	8015b84 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8015b4c:	683b      	ldr	r3, [r7, #0]
 8015b4e:	2b00      	cmp	r3, #0
 8015b50:	d003      	beq.n	8015b5a <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8015b52:	f06f 0301 	mvn.w	r3, #1
 8015b56:	61fb      	str	r3, [r7, #28]
 8015b58:	e014      	b.n	8015b84 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8015b5a:	f06f 0302 	mvn.w	r3, #2
 8015b5e:	61fb      	str	r3, [r7, #28]
 8015b60:	e010      	b.n	8015b84 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8015b62:	6839      	ldr	r1, [r7, #0]
 8015b64:	69b8      	ldr	r0, [r7, #24]
 8015b66:	f001 f9cf 	bl	8016f08 <xQueueSemaphoreTake>
 8015b6a:	4603      	mov	r3, r0
 8015b6c:	2b01      	cmp	r3, #1
 8015b6e:	d009      	beq.n	8015b84 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8015b70:	683b      	ldr	r3, [r7, #0]
 8015b72:	2b00      	cmp	r3, #0
 8015b74:	d003      	beq.n	8015b7e <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8015b76:	f06f 0301 	mvn.w	r3, #1
 8015b7a:	61fb      	str	r3, [r7, #28]
 8015b7c:	e002      	b.n	8015b84 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8015b7e:	f06f 0302 	mvn.w	r3, #2
 8015b82:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8015b84:	69fb      	ldr	r3, [r7, #28]
}
 8015b86:	4618      	mov	r0, r3
 8015b88:	3720      	adds	r7, #32
 8015b8a:	46bd      	mov	sp, r7
 8015b8c:	bd80      	pop	{r7, pc}
 8015b8e:	bf00      	nop
 8015b90:	200003f0 	.word	0x200003f0

08015b94 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8015b94:	b580      	push	{r7, lr}
 8015b96:	b088      	sub	sp, #32
 8015b98:	af00      	add	r7, sp, #0
 8015b9a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8015b9c:	687b      	ldr	r3, [r7, #4]
 8015b9e:	f023 0301 	bic.w	r3, r3, #1
 8015ba2:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	f003 0301 	and.w	r3, r3, #1
 8015baa:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8015bac:	2300      	movs	r3, #0
 8015bae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015bb0:	f3ef 8305 	mrs	r3, IPSR
 8015bb4:	613b      	str	r3, [r7, #16]
  return(result);
 8015bb6:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8015bb8:	2b00      	cmp	r3, #0
 8015bba:	d10f      	bne.n	8015bdc <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015bbc:	f3ef 8310 	mrs	r3, PRIMASK
 8015bc0:	60fb      	str	r3, [r7, #12]
  return(result);
 8015bc2:	68fb      	ldr	r3, [r7, #12]
 8015bc4:	2b00      	cmp	r3, #0
 8015bc6:	d105      	bne.n	8015bd4 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015bc8:	f3ef 8311 	mrs	r3, BASEPRI
 8015bcc:	60bb      	str	r3, [r7, #8]
  return(result);
 8015bce:	68bb      	ldr	r3, [r7, #8]
 8015bd0:	2b00      	cmp	r3, #0
 8015bd2:	d007      	beq.n	8015be4 <osMutexRelease+0x50>
 8015bd4:	4b16      	ldr	r3, [pc, #88]	; (8015c30 <osMutexRelease+0x9c>)
 8015bd6:	681b      	ldr	r3, [r3, #0]
 8015bd8:	2b02      	cmp	r3, #2
 8015bda:	d103      	bne.n	8015be4 <osMutexRelease+0x50>
    stat = osErrorISR;
 8015bdc:	f06f 0305 	mvn.w	r3, #5
 8015be0:	61fb      	str	r3, [r7, #28]
 8015be2:	e01f      	b.n	8015c24 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8015be4:	69bb      	ldr	r3, [r7, #24]
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	d103      	bne.n	8015bf2 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8015bea:	f06f 0303 	mvn.w	r3, #3
 8015bee:	61fb      	str	r3, [r7, #28]
 8015bf0:	e018      	b.n	8015c24 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8015bf2:	697b      	ldr	r3, [r7, #20]
 8015bf4:	2b00      	cmp	r3, #0
 8015bf6:	d009      	beq.n	8015c0c <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8015bf8:	69b8      	ldr	r0, [r7, #24]
 8015bfa:	f000 fd99 	bl	8016730 <xQueueGiveMutexRecursive>
 8015bfe:	4603      	mov	r3, r0
 8015c00:	2b01      	cmp	r3, #1
 8015c02:	d00f      	beq.n	8015c24 <osMutexRelease+0x90>
        stat = osErrorResource;
 8015c04:	f06f 0302 	mvn.w	r3, #2
 8015c08:	61fb      	str	r3, [r7, #28]
 8015c0a:	e00b      	b.n	8015c24 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8015c0c:	2300      	movs	r3, #0
 8015c0e:	2200      	movs	r2, #0
 8015c10:	2100      	movs	r1, #0
 8015c12:	69b8      	ldr	r0, [r7, #24]
 8015c14:	f000 fe66 	bl	80168e4 <xQueueGenericSend>
 8015c18:	4603      	mov	r3, r0
 8015c1a:	2b01      	cmp	r3, #1
 8015c1c:	d002      	beq.n	8015c24 <osMutexRelease+0x90>
        stat = osErrorResource;
 8015c1e:	f06f 0302 	mvn.w	r3, #2
 8015c22:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8015c24:	69fb      	ldr	r3, [r7, #28]
}
 8015c26:	4618      	mov	r0, r3
 8015c28:	3720      	adds	r7, #32
 8015c2a:	46bd      	mov	sp, r7
 8015c2c:	bd80      	pop	{r7, pc}
 8015c2e:	bf00      	nop
 8015c30:	200003f0 	.word	0x200003f0

08015c34 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8015c34:	b580      	push	{r7, lr}
 8015c36:	b08c      	sub	sp, #48	; 0x30
 8015c38:	af02      	add	r7, sp, #8
 8015c3a:	60f8      	str	r0, [r7, #12]
 8015c3c:	60b9      	str	r1, [r7, #8]
 8015c3e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8015c40:	2300      	movs	r3, #0
 8015c42:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015c44:	f3ef 8305 	mrs	r3, IPSR
 8015c48:	61bb      	str	r3, [r7, #24]
  return(result);
 8015c4a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	f040 8087 	bne.w	8015d60 <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015c52:	f3ef 8310 	mrs	r3, PRIMASK
 8015c56:	617b      	str	r3, [r7, #20]
  return(result);
 8015c58:	697b      	ldr	r3, [r7, #20]
 8015c5a:	2b00      	cmp	r3, #0
 8015c5c:	d105      	bne.n	8015c6a <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015c5e:	f3ef 8311 	mrs	r3, BASEPRI
 8015c62:	613b      	str	r3, [r7, #16]
  return(result);
 8015c64:	693b      	ldr	r3, [r7, #16]
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	d003      	beq.n	8015c72 <osSemaphoreNew+0x3e>
 8015c6a:	4b40      	ldr	r3, [pc, #256]	; (8015d6c <osSemaphoreNew+0x138>)
 8015c6c:	681b      	ldr	r3, [r3, #0]
 8015c6e:	2b02      	cmp	r3, #2
 8015c70:	d076      	beq.n	8015d60 <osSemaphoreNew+0x12c>
 8015c72:	68fb      	ldr	r3, [r7, #12]
 8015c74:	2b00      	cmp	r3, #0
 8015c76:	d073      	beq.n	8015d60 <osSemaphoreNew+0x12c>
 8015c78:	68ba      	ldr	r2, [r7, #8]
 8015c7a:	68fb      	ldr	r3, [r7, #12]
 8015c7c:	429a      	cmp	r2, r3
 8015c7e:	d86f      	bhi.n	8015d60 <osSemaphoreNew+0x12c>
    mem = -1;
 8015c80:	f04f 33ff 	mov.w	r3, #4294967295
 8015c84:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8015c86:	687b      	ldr	r3, [r7, #4]
 8015c88:	2b00      	cmp	r3, #0
 8015c8a:	d015      	beq.n	8015cb8 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	689b      	ldr	r3, [r3, #8]
 8015c90:	2b00      	cmp	r3, #0
 8015c92:	d006      	beq.n	8015ca2 <osSemaphoreNew+0x6e>
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	68db      	ldr	r3, [r3, #12]
 8015c98:	2b4f      	cmp	r3, #79	; 0x4f
 8015c9a:	d902      	bls.n	8015ca2 <osSemaphoreNew+0x6e>
        mem = 1;
 8015c9c:	2301      	movs	r3, #1
 8015c9e:	623b      	str	r3, [r7, #32]
 8015ca0:	e00c      	b.n	8015cbc <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8015ca2:	687b      	ldr	r3, [r7, #4]
 8015ca4:	689b      	ldr	r3, [r3, #8]
 8015ca6:	2b00      	cmp	r3, #0
 8015ca8:	d108      	bne.n	8015cbc <osSemaphoreNew+0x88>
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	68db      	ldr	r3, [r3, #12]
 8015cae:	2b00      	cmp	r3, #0
 8015cb0:	d104      	bne.n	8015cbc <osSemaphoreNew+0x88>
          mem = 0;
 8015cb2:	2300      	movs	r3, #0
 8015cb4:	623b      	str	r3, [r7, #32]
 8015cb6:	e001      	b.n	8015cbc <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8015cb8:	2300      	movs	r3, #0
 8015cba:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8015cbc:	6a3b      	ldr	r3, [r7, #32]
 8015cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015cc2:	d04d      	beq.n	8015d60 <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 8015cc4:	68fb      	ldr	r3, [r7, #12]
 8015cc6:	2b01      	cmp	r3, #1
 8015cc8:	d129      	bne.n	8015d1e <osSemaphoreNew+0xea>
        if (mem == 1) {
 8015cca:	6a3b      	ldr	r3, [r7, #32]
 8015ccc:	2b01      	cmp	r3, #1
 8015cce:	d10b      	bne.n	8015ce8 <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8015cd0:	687b      	ldr	r3, [r7, #4]
 8015cd2:	689a      	ldr	r2, [r3, #8]
 8015cd4:	2303      	movs	r3, #3
 8015cd6:	9300      	str	r3, [sp, #0]
 8015cd8:	4613      	mov	r3, r2
 8015cda:	2200      	movs	r2, #0
 8015cdc:	2100      	movs	r1, #0
 8015cde:	2001      	movs	r0, #1
 8015ce0:	f000 fbf8 	bl	80164d4 <xQueueGenericCreateStatic>
 8015ce4:	6278      	str	r0, [r7, #36]	; 0x24
 8015ce6:	e005      	b.n	8015cf4 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8015ce8:	2203      	movs	r2, #3
 8015cea:	2100      	movs	r1, #0
 8015cec:	2001      	movs	r0, #1
 8015cee:	f000 fc6e 	bl	80165ce <xQueueGenericCreate>
 8015cf2:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8015cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cf6:	2b00      	cmp	r3, #0
 8015cf8:	d022      	beq.n	8015d40 <osSemaphoreNew+0x10c>
 8015cfa:	68bb      	ldr	r3, [r7, #8]
 8015cfc:	2b00      	cmp	r3, #0
 8015cfe:	d01f      	beq.n	8015d40 <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8015d00:	2300      	movs	r3, #0
 8015d02:	2200      	movs	r2, #0
 8015d04:	2100      	movs	r1, #0
 8015d06:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015d08:	f000 fdec 	bl	80168e4 <xQueueGenericSend>
 8015d0c:	4603      	mov	r3, r0
 8015d0e:	2b01      	cmp	r3, #1
 8015d10:	d016      	beq.n	8015d40 <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 8015d12:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015d14:	f001 fa8b 	bl	801722e <vQueueDelete>
            hSemaphore = NULL;
 8015d18:	2300      	movs	r3, #0
 8015d1a:	627b      	str	r3, [r7, #36]	; 0x24
 8015d1c:	e010      	b.n	8015d40 <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 8015d1e:	6a3b      	ldr	r3, [r7, #32]
 8015d20:	2b01      	cmp	r3, #1
 8015d22:	d108      	bne.n	8015d36 <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8015d24:	687b      	ldr	r3, [r7, #4]
 8015d26:	689b      	ldr	r3, [r3, #8]
 8015d28:	461a      	mov	r2, r3
 8015d2a:	68b9      	ldr	r1, [r7, #8]
 8015d2c:	68f8      	ldr	r0, [r7, #12]
 8015d2e:	f000 fd6b 	bl	8016808 <xQueueCreateCountingSemaphoreStatic>
 8015d32:	6278      	str	r0, [r7, #36]	; 0x24
 8015d34:	e004      	b.n	8015d40 <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8015d36:	68b9      	ldr	r1, [r7, #8]
 8015d38:	68f8      	ldr	r0, [r7, #12]
 8015d3a:	f000 fd9e 	bl	801687a <xQueueCreateCountingSemaphore>
 8015d3e:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8015d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d42:	2b00      	cmp	r3, #0
 8015d44:	d00c      	beq.n	8015d60 <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 8015d46:	687b      	ldr	r3, [r7, #4]
 8015d48:	2b00      	cmp	r3, #0
 8015d4a:	d003      	beq.n	8015d54 <osSemaphoreNew+0x120>
          name = attr->name;
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	681b      	ldr	r3, [r3, #0]
 8015d50:	61fb      	str	r3, [r7, #28]
 8015d52:	e001      	b.n	8015d58 <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 8015d54:	2300      	movs	r3, #0
 8015d56:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8015d58:	69f9      	ldr	r1, [r7, #28]
 8015d5a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015d5c:	f001 fbb4 	bl	80174c8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8015d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8015d62:	4618      	mov	r0, r3
 8015d64:	3728      	adds	r7, #40	; 0x28
 8015d66:	46bd      	mov	sp, r7
 8015d68:	bd80      	pop	{r7, pc}
 8015d6a:	bf00      	nop
 8015d6c:	200003f0 	.word	0x200003f0

08015d70 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8015d70:	b580      	push	{r7, lr}
 8015d72:	b088      	sub	sp, #32
 8015d74:	af00      	add	r7, sp, #0
 8015d76:	6078      	str	r0, [r7, #4]
 8015d78:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8015d7a:	687b      	ldr	r3, [r7, #4]
 8015d7c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8015d7e:	2300      	movs	r3, #0
 8015d80:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8015d82:	69bb      	ldr	r3, [r7, #24]
 8015d84:	2b00      	cmp	r3, #0
 8015d86:	d103      	bne.n	8015d90 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8015d88:	f06f 0303 	mvn.w	r3, #3
 8015d8c:	61fb      	str	r3, [r7, #28]
 8015d8e:	e04b      	b.n	8015e28 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015d90:	f3ef 8305 	mrs	r3, IPSR
 8015d94:	617b      	str	r3, [r7, #20]
  return(result);
 8015d96:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8015d98:	2b00      	cmp	r3, #0
 8015d9a:	d10f      	bne.n	8015dbc <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015d9c:	f3ef 8310 	mrs	r3, PRIMASK
 8015da0:	613b      	str	r3, [r7, #16]
  return(result);
 8015da2:	693b      	ldr	r3, [r7, #16]
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	d105      	bne.n	8015db4 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015da8:	f3ef 8311 	mrs	r3, BASEPRI
 8015dac:	60fb      	str	r3, [r7, #12]
  return(result);
 8015dae:	68fb      	ldr	r3, [r7, #12]
 8015db0:	2b00      	cmp	r3, #0
 8015db2:	d026      	beq.n	8015e02 <osSemaphoreAcquire+0x92>
 8015db4:	4b1f      	ldr	r3, [pc, #124]	; (8015e34 <osSemaphoreAcquire+0xc4>)
 8015db6:	681b      	ldr	r3, [r3, #0]
 8015db8:	2b02      	cmp	r3, #2
 8015dba:	d122      	bne.n	8015e02 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8015dbc:	683b      	ldr	r3, [r7, #0]
 8015dbe:	2b00      	cmp	r3, #0
 8015dc0:	d003      	beq.n	8015dca <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 8015dc2:	f06f 0303 	mvn.w	r3, #3
 8015dc6:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8015dc8:	e02d      	b.n	8015e26 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 8015dca:	2300      	movs	r3, #0
 8015dcc:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8015dce:	f107 0308 	add.w	r3, r7, #8
 8015dd2:	461a      	mov	r2, r3
 8015dd4:	2100      	movs	r1, #0
 8015dd6:	69b8      	ldr	r0, [r7, #24]
 8015dd8:	f001 f9a6 	bl	8017128 <xQueueReceiveFromISR>
 8015ddc:	4603      	mov	r3, r0
 8015dde:	2b01      	cmp	r3, #1
 8015de0:	d003      	beq.n	8015dea <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 8015de2:	f06f 0302 	mvn.w	r3, #2
 8015de6:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8015de8:	e01d      	b.n	8015e26 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 8015dea:	68bb      	ldr	r3, [r7, #8]
 8015dec:	2b00      	cmp	r3, #0
 8015dee:	d01a      	beq.n	8015e26 <osSemaphoreAcquire+0xb6>
 8015df0:	4b11      	ldr	r3, [pc, #68]	; (8015e38 <osSemaphoreAcquire+0xc8>)
 8015df2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015df6:	601a      	str	r2, [r3, #0]
 8015df8:	f3bf 8f4f 	dsb	sy
 8015dfc:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8015e00:	e011      	b.n	8015e26 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8015e02:	6839      	ldr	r1, [r7, #0]
 8015e04:	69b8      	ldr	r0, [r7, #24]
 8015e06:	f001 f87f 	bl	8016f08 <xQueueSemaphoreTake>
 8015e0a:	4603      	mov	r3, r0
 8015e0c:	2b01      	cmp	r3, #1
 8015e0e:	d00b      	beq.n	8015e28 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8015e10:	683b      	ldr	r3, [r7, #0]
 8015e12:	2b00      	cmp	r3, #0
 8015e14:	d003      	beq.n	8015e1e <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8015e16:	f06f 0301 	mvn.w	r3, #1
 8015e1a:	61fb      	str	r3, [r7, #28]
 8015e1c:	e004      	b.n	8015e28 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 8015e1e:	f06f 0302 	mvn.w	r3, #2
 8015e22:	61fb      	str	r3, [r7, #28]
 8015e24:	e000      	b.n	8015e28 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 8015e26:	bf00      	nop
      }
    }
  }

  return (stat);
 8015e28:	69fb      	ldr	r3, [r7, #28]
}
 8015e2a:	4618      	mov	r0, r3
 8015e2c:	3720      	adds	r7, #32
 8015e2e:	46bd      	mov	sp, r7
 8015e30:	bd80      	pop	{r7, pc}
 8015e32:	bf00      	nop
 8015e34:	200003f0 	.word	0x200003f0
 8015e38:	e000ed04 	.word	0xe000ed04

08015e3c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8015e3c:	b580      	push	{r7, lr}
 8015e3e:	b088      	sub	sp, #32
 8015e40:	af00      	add	r7, sp, #0
 8015e42:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8015e44:	687b      	ldr	r3, [r7, #4]
 8015e46:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8015e48:	2300      	movs	r3, #0
 8015e4a:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8015e4c:	69bb      	ldr	r3, [r7, #24]
 8015e4e:	2b00      	cmp	r3, #0
 8015e50:	d103      	bne.n	8015e5a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8015e52:	f06f 0303 	mvn.w	r3, #3
 8015e56:	61fb      	str	r3, [r7, #28]
 8015e58:	e03e      	b.n	8015ed8 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015e5a:	f3ef 8305 	mrs	r3, IPSR
 8015e5e:	617b      	str	r3, [r7, #20]
  return(result);
 8015e60:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8015e62:	2b00      	cmp	r3, #0
 8015e64:	d10f      	bne.n	8015e86 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015e66:	f3ef 8310 	mrs	r3, PRIMASK
 8015e6a:	613b      	str	r3, [r7, #16]
  return(result);
 8015e6c:	693b      	ldr	r3, [r7, #16]
 8015e6e:	2b00      	cmp	r3, #0
 8015e70:	d105      	bne.n	8015e7e <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015e72:	f3ef 8311 	mrs	r3, BASEPRI
 8015e76:	60fb      	str	r3, [r7, #12]
  return(result);
 8015e78:	68fb      	ldr	r3, [r7, #12]
 8015e7a:	2b00      	cmp	r3, #0
 8015e7c:	d01e      	beq.n	8015ebc <osSemaphoreRelease+0x80>
 8015e7e:	4b19      	ldr	r3, [pc, #100]	; (8015ee4 <osSemaphoreRelease+0xa8>)
 8015e80:	681b      	ldr	r3, [r3, #0]
 8015e82:	2b02      	cmp	r3, #2
 8015e84:	d11a      	bne.n	8015ebc <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8015e86:	2300      	movs	r3, #0
 8015e88:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8015e8a:	f107 0308 	add.w	r3, r7, #8
 8015e8e:	4619      	mov	r1, r3
 8015e90:	69b8      	ldr	r0, [r7, #24]
 8015e92:	f000 fec5 	bl	8016c20 <xQueueGiveFromISR>
 8015e96:	4603      	mov	r3, r0
 8015e98:	2b01      	cmp	r3, #1
 8015e9a:	d003      	beq.n	8015ea4 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8015e9c:	f06f 0302 	mvn.w	r3, #2
 8015ea0:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8015ea2:	e018      	b.n	8015ed6 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8015ea4:	68bb      	ldr	r3, [r7, #8]
 8015ea6:	2b00      	cmp	r3, #0
 8015ea8:	d015      	beq.n	8015ed6 <osSemaphoreRelease+0x9a>
 8015eaa:	4b0f      	ldr	r3, [pc, #60]	; (8015ee8 <osSemaphoreRelease+0xac>)
 8015eac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015eb0:	601a      	str	r2, [r3, #0]
 8015eb2:	f3bf 8f4f 	dsb	sy
 8015eb6:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8015eba:	e00c      	b.n	8015ed6 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8015ebc:	2300      	movs	r3, #0
 8015ebe:	2200      	movs	r2, #0
 8015ec0:	2100      	movs	r1, #0
 8015ec2:	69b8      	ldr	r0, [r7, #24]
 8015ec4:	f000 fd0e 	bl	80168e4 <xQueueGenericSend>
 8015ec8:	4603      	mov	r3, r0
 8015eca:	2b01      	cmp	r3, #1
 8015ecc:	d004      	beq.n	8015ed8 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 8015ece:	f06f 0302 	mvn.w	r3, #2
 8015ed2:	61fb      	str	r3, [r7, #28]
 8015ed4:	e000      	b.n	8015ed8 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8015ed6:	bf00      	nop
    }
  }

  return (stat);
 8015ed8:	69fb      	ldr	r3, [r7, #28]
}
 8015eda:	4618      	mov	r0, r3
 8015edc:	3720      	adds	r7, #32
 8015ede:	46bd      	mov	sp, r7
 8015ee0:	bd80      	pop	{r7, pc}
 8015ee2:	bf00      	nop
 8015ee4:	200003f0 	.word	0x200003f0
 8015ee8:	e000ed04 	.word	0xe000ed04

08015eec <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8015eec:	b580      	push	{r7, lr}
 8015eee:	b088      	sub	sp, #32
 8015ef0:	af00      	add	r7, sp, #0
 8015ef2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015ef8:	f3ef 8305 	mrs	r3, IPSR
 8015efc:	617b      	str	r3, [r7, #20]
  return(result);
 8015efe:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8015f00:	2b00      	cmp	r3, #0
 8015f02:	d10f      	bne.n	8015f24 <osSemaphoreDelete+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015f04:	f3ef 8310 	mrs	r3, PRIMASK
 8015f08:	613b      	str	r3, [r7, #16]
  return(result);
 8015f0a:	693b      	ldr	r3, [r7, #16]
 8015f0c:	2b00      	cmp	r3, #0
 8015f0e:	d105      	bne.n	8015f1c <osSemaphoreDelete+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015f10:	f3ef 8311 	mrs	r3, BASEPRI
 8015f14:	60fb      	str	r3, [r7, #12]
  return(result);
 8015f16:	68fb      	ldr	r3, [r7, #12]
 8015f18:	2b00      	cmp	r3, #0
 8015f1a:	d007      	beq.n	8015f2c <osSemaphoreDelete+0x40>
 8015f1c:	4b0d      	ldr	r3, [pc, #52]	; (8015f54 <osSemaphoreDelete+0x68>)
 8015f1e:	681b      	ldr	r3, [r3, #0]
 8015f20:	2b02      	cmp	r3, #2
 8015f22:	d103      	bne.n	8015f2c <osSemaphoreDelete+0x40>
    stat = osErrorISR;
 8015f24:	f06f 0305 	mvn.w	r3, #5
 8015f28:	61fb      	str	r3, [r7, #28]
 8015f2a:	e00e      	b.n	8015f4a <osSemaphoreDelete+0x5e>
  }
  else if (hSemaphore == NULL) {
 8015f2c:	69bb      	ldr	r3, [r7, #24]
 8015f2e:	2b00      	cmp	r3, #0
 8015f30:	d103      	bne.n	8015f3a <osSemaphoreDelete+0x4e>
    stat = osErrorParameter;
 8015f32:	f06f 0303 	mvn.w	r3, #3
 8015f36:	61fb      	str	r3, [r7, #28]
 8015f38:	e007      	b.n	8015f4a <osSemaphoreDelete+0x5e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8015f3a:	69b8      	ldr	r0, [r7, #24]
 8015f3c:	f001 faec 	bl	8017518 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8015f40:	2300      	movs	r3, #0
 8015f42:	61fb      	str	r3, [r7, #28]
    vSemaphoreDelete (hSemaphore);
 8015f44:	69b8      	ldr	r0, [r7, #24]
 8015f46:	f001 f972 	bl	801722e <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8015f4a:	69fb      	ldr	r3, [r7, #28]
}
 8015f4c:	4618      	mov	r0, r3
 8015f4e:	3720      	adds	r7, #32
 8015f50:	46bd      	mov	sp, r7
 8015f52:	bd80      	pop	{r7, pc}
 8015f54:	200003f0 	.word	0x200003f0

08015f58 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8015f58:	b580      	push	{r7, lr}
 8015f5a:	b08c      	sub	sp, #48	; 0x30
 8015f5c:	af02      	add	r7, sp, #8
 8015f5e:	60f8      	str	r0, [r7, #12]
 8015f60:	60b9      	str	r1, [r7, #8]
 8015f62:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8015f64:	2300      	movs	r3, #0
 8015f66:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015f68:	f3ef 8305 	mrs	r3, IPSR
 8015f6c:	61bb      	str	r3, [r7, #24]
  return(result);
 8015f6e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8015f70:	2b00      	cmp	r3, #0
 8015f72:	d170      	bne.n	8016056 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015f74:	f3ef 8310 	mrs	r3, PRIMASK
 8015f78:	617b      	str	r3, [r7, #20]
  return(result);
 8015f7a:	697b      	ldr	r3, [r7, #20]
 8015f7c:	2b00      	cmp	r3, #0
 8015f7e:	d105      	bne.n	8015f8c <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8015f80:	f3ef 8311 	mrs	r3, BASEPRI
 8015f84:	613b      	str	r3, [r7, #16]
  return(result);
 8015f86:	693b      	ldr	r3, [r7, #16]
 8015f88:	2b00      	cmp	r3, #0
 8015f8a:	d003      	beq.n	8015f94 <osMessageQueueNew+0x3c>
 8015f8c:	4b34      	ldr	r3, [pc, #208]	; (8016060 <osMessageQueueNew+0x108>)
 8015f8e:	681b      	ldr	r3, [r3, #0]
 8015f90:	2b02      	cmp	r3, #2
 8015f92:	d060      	beq.n	8016056 <osMessageQueueNew+0xfe>
 8015f94:	68fb      	ldr	r3, [r7, #12]
 8015f96:	2b00      	cmp	r3, #0
 8015f98:	d05d      	beq.n	8016056 <osMessageQueueNew+0xfe>
 8015f9a:	68bb      	ldr	r3, [r7, #8]
 8015f9c:	2b00      	cmp	r3, #0
 8015f9e:	d05a      	beq.n	8016056 <osMessageQueueNew+0xfe>
    mem = -1;
 8015fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8015fa4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8015fa6:	687b      	ldr	r3, [r7, #4]
 8015fa8:	2b00      	cmp	r3, #0
 8015faa:	d029      	beq.n	8016000 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8015fac:	687b      	ldr	r3, [r7, #4]
 8015fae:	689b      	ldr	r3, [r3, #8]
 8015fb0:	2b00      	cmp	r3, #0
 8015fb2:	d012      	beq.n	8015fda <osMessageQueueNew+0x82>
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	68db      	ldr	r3, [r3, #12]
 8015fb8:	2b4f      	cmp	r3, #79	; 0x4f
 8015fba:	d90e      	bls.n	8015fda <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8015fbc:	687b      	ldr	r3, [r7, #4]
 8015fbe:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d00a      	beq.n	8015fda <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8015fc4:	687b      	ldr	r3, [r7, #4]
 8015fc6:	695a      	ldr	r2, [r3, #20]
 8015fc8:	68fb      	ldr	r3, [r7, #12]
 8015fca:	68b9      	ldr	r1, [r7, #8]
 8015fcc:	fb01 f303 	mul.w	r3, r1, r3
 8015fd0:	429a      	cmp	r2, r3
 8015fd2:	d302      	bcc.n	8015fda <osMessageQueueNew+0x82>
        mem = 1;
 8015fd4:	2301      	movs	r3, #1
 8015fd6:	623b      	str	r3, [r7, #32]
 8015fd8:	e014      	b.n	8016004 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8015fda:	687b      	ldr	r3, [r7, #4]
 8015fdc:	689b      	ldr	r3, [r3, #8]
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	d110      	bne.n	8016004 <osMessageQueueNew+0xac>
 8015fe2:	687b      	ldr	r3, [r7, #4]
 8015fe4:	68db      	ldr	r3, [r3, #12]
 8015fe6:	2b00      	cmp	r3, #0
 8015fe8:	d10c      	bne.n	8016004 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8015fee:	2b00      	cmp	r3, #0
 8015ff0:	d108      	bne.n	8016004 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	695b      	ldr	r3, [r3, #20]
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	d104      	bne.n	8016004 <osMessageQueueNew+0xac>
          mem = 0;
 8015ffa:	2300      	movs	r3, #0
 8015ffc:	623b      	str	r3, [r7, #32]
 8015ffe:	e001      	b.n	8016004 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8016000:	2300      	movs	r3, #0
 8016002:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8016004:	6a3b      	ldr	r3, [r7, #32]
 8016006:	2b01      	cmp	r3, #1
 8016008:	d10c      	bne.n	8016024 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 801600a:	687b      	ldr	r3, [r7, #4]
 801600c:	691a      	ldr	r2, [r3, #16]
 801600e:	687b      	ldr	r3, [r7, #4]
 8016010:	6899      	ldr	r1, [r3, #8]
 8016012:	2300      	movs	r3, #0
 8016014:	9300      	str	r3, [sp, #0]
 8016016:	460b      	mov	r3, r1
 8016018:	68b9      	ldr	r1, [r7, #8]
 801601a:	68f8      	ldr	r0, [r7, #12]
 801601c:	f000 fa5a 	bl	80164d4 <xQueueGenericCreateStatic>
 8016020:	6278      	str	r0, [r7, #36]	; 0x24
 8016022:	e008      	b.n	8016036 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8016024:	6a3b      	ldr	r3, [r7, #32]
 8016026:	2b00      	cmp	r3, #0
 8016028:	d105      	bne.n	8016036 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 801602a:	2200      	movs	r2, #0
 801602c:	68b9      	ldr	r1, [r7, #8]
 801602e:	68f8      	ldr	r0, [r7, #12]
 8016030:	f000 facd 	bl	80165ce <xQueueGenericCreate>
 8016034:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8016036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016038:	2b00      	cmp	r3, #0
 801603a:	d00c      	beq.n	8016056 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 801603c:	687b      	ldr	r3, [r7, #4]
 801603e:	2b00      	cmp	r3, #0
 8016040:	d003      	beq.n	801604a <osMessageQueueNew+0xf2>
        name = attr->name;
 8016042:	687b      	ldr	r3, [r7, #4]
 8016044:	681b      	ldr	r3, [r3, #0]
 8016046:	61fb      	str	r3, [r7, #28]
 8016048:	e001      	b.n	801604e <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 801604a:	2300      	movs	r3, #0
 801604c:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 801604e:	69f9      	ldr	r1, [r7, #28]
 8016050:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016052:	f001 fa39 	bl	80174c8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8016056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8016058:	4618      	mov	r0, r3
 801605a:	3728      	adds	r7, #40	; 0x28
 801605c:	46bd      	mov	sp, r7
 801605e:	bd80      	pop	{r7, pc}
 8016060:	200003f0 	.word	0x200003f0

08016064 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8016064:	b580      	push	{r7, lr}
 8016066:	b08a      	sub	sp, #40	; 0x28
 8016068:	af00      	add	r7, sp, #0
 801606a:	60f8      	str	r0, [r7, #12]
 801606c:	60b9      	str	r1, [r7, #8]
 801606e:	603b      	str	r3, [r7, #0]
 8016070:	4613      	mov	r3, r2
 8016072:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8016074:	68fb      	ldr	r3, [r7, #12]
 8016076:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8016078:	2300      	movs	r3, #0
 801607a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801607c:	f3ef 8305 	mrs	r3, IPSR
 8016080:	61fb      	str	r3, [r7, #28]
  return(result);
 8016082:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8016084:	2b00      	cmp	r3, #0
 8016086:	d10f      	bne.n	80160a8 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016088:	f3ef 8310 	mrs	r3, PRIMASK
 801608c:	61bb      	str	r3, [r7, #24]
  return(result);
 801608e:	69bb      	ldr	r3, [r7, #24]
 8016090:	2b00      	cmp	r3, #0
 8016092:	d105      	bne.n	80160a0 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8016094:	f3ef 8311 	mrs	r3, BASEPRI
 8016098:	617b      	str	r3, [r7, #20]
  return(result);
 801609a:	697b      	ldr	r3, [r7, #20]
 801609c:	2b00      	cmp	r3, #0
 801609e:	d02c      	beq.n	80160fa <osMessageQueuePut+0x96>
 80160a0:	4b28      	ldr	r3, [pc, #160]	; (8016144 <osMessageQueuePut+0xe0>)
 80160a2:	681b      	ldr	r3, [r3, #0]
 80160a4:	2b02      	cmp	r3, #2
 80160a6:	d128      	bne.n	80160fa <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80160a8:	6a3b      	ldr	r3, [r7, #32]
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	d005      	beq.n	80160ba <osMessageQueuePut+0x56>
 80160ae:	68bb      	ldr	r3, [r7, #8]
 80160b0:	2b00      	cmp	r3, #0
 80160b2:	d002      	beq.n	80160ba <osMessageQueuePut+0x56>
 80160b4:	683b      	ldr	r3, [r7, #0]
 80160b6:	2b00      	cmp	r3, #0
 80160b8:	d003      	beq.n	80160c2 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 80160ba:	f06f 0303 	mvn.w	r3, #3
 80160be:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80160c0:	e039      	b.n	8016136 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 80160c2:	2300      	movs	r3, #0
 80160c4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80160c6:	f107 0210 	add.w	r2, r7, #16
 80160ca:	2300      	movs	r3, #0
 80160cc:	68b9      	ldr	r1, [r7, #8]
 80160ce:	6a38      	ldr	r0, [r7, #32]
 80160d0:	f000 fd0a 	bl	8016ae8 <xQueueGenericSendFromISR>
 80160d4:	4603      	mov	r3, r0
 80160d6:	2b01      	cmp	r3, #1
 80160d8:	d003      	beq.n	80160e2 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 80160da:	f06f 0302 	mvn.w	r3, #2
 80160de:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80160e0:	e029      	b.n	8016136 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 80160e2:	693b      	ldr	r3, [r7, #16]
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d026      	beq.n	8016136 <osMessageQueuePut+0xd2>
 80160e8:	4b17      	ldr	r3, [pc, #92]	; (8016148 <osMessageQueuePut+0xe4>)
 80160ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80160ee:	601a      	str	r2, [r3, #0]
 80160f0:	f3bf 8f4f 	dsb	sy
 80160f4:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80160f8:	e01d      	b.n	8016136 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80160fa:	6a3b      	ldr	r3, [r7, #32]
 80160fc:	2b00      	cmp	r3, #0
 80160fe:	d002      	beq.n	8016106 <osMessageQueuePut+0xa2>
 8016100:	68bb      	ldr	r3, [r7, #8]
 8016102:	2b00      	cmp	r3, #0
 8016104:	d103      	bne.n	801610e <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8016106:	f06f 0303 	mvn.w	r3, #3
 801610a:	627b      	str	r3, [r7, #36]	; 0x24
 801610c:	e014      	b.n	8016138 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801610e:	2300      	movs	r3, #0
 8016110:	683a      	ldr	r2, [r7, #0]
 8016112:	68b9      	ldr	r1, [r7, #8]
 8016114:	6a38      	ldr	r0, [r7, #32]
 8016116:	f000 fbe5 	bl	80168e4 <xQueueGenericSend>
 801611a:	4603      	mov	r3, r0
 801611c:	2b01      	cmp	r3, #1
 801611e:	d00b      	beq.n	8016138 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8016120:	683b      	ldr	r3, [r7, #0]
 8016122:	2b00      	cmp	r3, #0
 8016124:	d003      	beq.n	801612e <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8016126:	f06f 0301 	mvn.w	r3, #1
 801612a:	627b      	str	r3, [r7, #36]	; 0x24
 801612c:	e004      	b.n	8016138 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 801612e:	f06f 0302 	mvn.w	r3, #2
 8016132:	627b      	str	r3, [r7, #36]	; 0x24
 8016134:	e000      	b.n	8016138 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8016136:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8016138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801613a:	4618      	mov	r0, r3
 801613c:	3728      	adds	r7, #40	; 0x28
 801613e:	46bd      	mov	sp, r7
 8016140:	bd80      	pop	{r7, pc}
 8016142:	bf00      	nop
 8016144:	200003f0 	.word	0x200003f0
 8016148:	e000ed04 	.word	0xe000ed04

0801614c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 801614c:	b580      	push	{r7, lr}
 801614e:	b08a      	sub	sp, #40	; 0x28
 8016150:	af00      	add	r7, sp, #0
 8016152:	60f8      	str	r0, [r7, #12]
 8016154:	60b9      	str	r1, [r7, #8]
 8016156:	607a      	str	r2, [r7, #4]
 8016158:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801615a:	68fb      	ldr	r3, [r7, #12]
 801615c:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 801615e:	2300      	movs	r3, #0
 8016160:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016162:	f3ef 8305 	mrs	r3, IPSR
 8016166:	61fb      	str	r3, [r7, #28]
  return(result);
 8016168:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 801616a:	2b00      	cmp	r3, #0
 801616c:	d10f      	bne.n	801618e <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801616e:	f3ef 8310 	mrs	r3, PRIMASK
 8016172:	61bb      	str	r3, [r7, #24]
  return(result);
 8016174:	69bb      	ldr	r3, [r7, #24]
 8016176:	2b00      	cmp	r3, #0
 8016178:	d105      	bne.n	8016186 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801617a:	f3ef 8311 	mrs	r3, BASEPRI
 801617e:	617b      	str	r3, [r7, #20]
  return(result);
 8016180:	697b      	ldr	r3, [r7, #20]
 8016182:	2b00      	cmp	r3, #0
 8016184:	d02c      	beq.n	80161e0 <osMessageQueueGet+0x94>
 8016186:	4b28      	ldr	r3, [pc, #160]	; (8016228 <osMessageQueueGet+0xdc>)
 8016188:	681b      	ldr	r3, [r3, #0]
 801618a:	2b02      	cmp	r3, #2
 801618c:	d128      	bne.n	80161e0 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801618e:	6a3b      	ldr	r3, [r7, #32]
 8016190:	2b00      	cmp	r3, #0
 8016192:	d005      	beq.n	80161a0 <osMessageQueueGet+0x54>
 8016194:	68bb      	ldr	r3, [r7, #8]
 8016196:	2b00      	cmp	r3, #0
 8016198:	d002      	beq.n	80161a0 <osMessageQueueGet+0x54>
 801619a:	683b      	ldr	r3, [r7, #0]
 801619c:	2b00      	cmp	r3, #0
 801619e:	d003      	beq.n	80161a8 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 80161a0:	f06f 0303 	mvn.w	r3, #3
 80161a4:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80161a6:	e038      	b.n	801621a <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 80161a8:	2300      	movs	r3, #0
 80161aa:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80161ac:	f107 0310 	add.w	r3, r7, #16
 80161b0:	461a      	mov	r2, r3
 80161b2:	68b9      	ldr	r1, [r7, #8]
 80161b4:	6a38      	ldr	r0, [r7, #32]
 80161b6:	f000 ffb7 	bl	8017128 <xQueueReceiveFromISR>
 80161ba:	4603      	mov	r3, r0
 80161bc:	2b01      	cmp	r3, #1
 80161be:	d003      	beq.n	80161c8 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 80161c0:	f06f 0302 	mvn.w	r3, #2
 80161c4:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80161c6:	e028      	b.n	801621a <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 80161c8:	693b      	ldr	r3, [r7, #16]
 80161ca:	2b00      	cmp	r3, #0
 80161cc:	d025      	beq.n	801621a <osMessageQueueGet+0xce>
 80161ce:	4b17      	ldr	r3, [pc, #92]	; (801622c <osMessageQueueGet+0xe0>)
 80161d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80161d4:	601a      	str	r2, [r3, #0]
 80161d6:	f3bf 8f4f 	dsb	sy
 80161da:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80161de:	e01c      	b.n	801621a <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80161e0:	6a3b      	ldr	r3, [r7, #32]
 80161e2:	2b00      	cmp	r3, #0
 80161e4:	d002      	beq.n	80161ec <osMessageQueueGet+0xa0>
 80161e6:	68bb      	ldr	r3, [r7, #8]
 80161e8:	2b00      	cmp	r3, #0
 80161ea:	d103      	bne.n	80161f4 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 80161ec:	f06f 0303 	mvn.w	r3, #3
 80161f0:	627b      	str	r3, [r7, #36]	; 0x24
 80161f2:	e013      	b.n	801621c <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80161f4:	683a      	ldr	r2, [r7, #0]
 80161f6:	68b9      	ldr	r1, [r7, #8]
 80161f8:	6a38      	ldr	r0, [r7, #32]
 80161fa:	f000 fda3 	bl	8016d44 <xQueueReceive>
 80161fe:	4603      	mov	r3, r0
 8016200:	2b01      	cmp	r3, #1
 8016202:	d00b      	beq.n	801621c <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8016204:	683b      	ldr	r3, [r7, #0]
 8016206:	2b00      	cmp	r3, #0
 8016208:	d003      	beq.n	8016212 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 801620a:	f06f 0301 	mvn.w	r3, #1
 801620e:	627b      	str	r3, [r7, #36]	; 0x24
 8016210:	e004      	b.n	801621c <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8016212:	f06f 0302 	mvn.w	r3, #2
 8016216:	627b      	str	r3, [r7, #36]	; 0x24
 8016218:	e000      	b.n	801621c <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801621a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 801621c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801621e:	4618      	mov	r0, r3
 8016220:	3728      	adds	r7, #40	; 0x28
 8016222:	46bd      	mov	sp, r7
 8016224:	bd80      	pop	{r7, pc}
 8016226:	bf00      	nop
 8016228:	200003f0 	.word	0x200003f0
 801622c:	e000ed04 	.word	0xe000ed04

08016230 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8016230:	b480      	push	{r7}
 8016232:	b085      	sub	sp, #20
 8016234:	af00      	add	r7, sp, #0
 8016236:	60f8      	str	r0, [r7, #12]
 8016238:	60b9      	str	r1, [r7, #8]
 801623a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 801623c:	68fb      	ldr	r3, [r7, #12]
 801623e:	4a07      	ldr	r2, [pc, #28]	; (801625c <vApplicationGetIdleTaskMemory+0x2c>)
 8016240:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8016242:	68bb      	ldr	r3, [r7, #8]
 8016244:	4a06      	ldr	r2, [pc, #24]	; (8016260 <vApplicationGetIdleTaskMemory+0x30>)
 8016246:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8016248:	687b      	ldr	r3, [r7, #4]
 801624a:	2280      	movs	r2, #128	; 0x80
 801624c:	601a      	str	r2, [r3, #0]
}
 801624e:	bf00      	nop
 8016250:	3714      	adds	r7, #20
 8016252:	46bd      	mov	sp, r7
 8016254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016258:	4770      	bx	lr
 801625a:	bf00      	nop
 801625c:	200003f4 	.word	0x200003f4
 8016260:	20000450 	.word	0x20000450

08016264 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8016264:	b480      	push	{r7}
 8016266:	b085      	sub	sp, #20
 8016268:	af00      	add	r7, sp, #0
 801626a:	60f8      	str	r0, [r7, #12]
 801626c:	60b9      	str	r1, [r7, #8]
 801626e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8016270:	68fb      	ldr	r3, [r7, #12]
 8016272:	4a07      	ldr	r2, [pc, #28]	; (8016290 <vApplicationGetTimerTaskMemory+0x2c>)
 8016274:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8016276:	68bb      	ldr	r3, [r7, #8]
 8016278:	4a06      	ldr	r2, [pc, #24]	; (8016294 <vApplicationGetTimerTaskMemory+0x30>)
 801627a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801627c:	687b      	ldr	r3, [r7, #4]
 801627e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8016282:	601a      	str	r2, [r3, #0]
}
 8016284:	bf00      	nop
 8016286:	3714      	adds	r7, #20
 8016288:	46bd      	mov	sp, r7
 801628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801628e:	4770      	bx	lr
 8016290:	20000650 	.word	0x20000650
 8016294:	200006ac 	.word	0x200006ac

08016298 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8016298:	b480      	push	{r7}
 801629a:	b083      	sub	sp, #12
 801629c:	af00      	add	r7, sp, #0
 801629e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80162a0:	687b      	ldr	r3, [r7, #4]
 80162a2:	f103 0208 	add.w	r2, r3, #8
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80162aa:	687b      	ldr	r3, [r7, #4]
 80162ac:	f04f 32ff 	mov.w	r2, #4294967295
 80162b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80162b2:	687b      	ldr	r3, [r7, #4]
 80162b4:	f103 0208 	add.w	r2, r3, #8
 80162b8:	687b      	ldr	r3, [r7, #4]
 80162ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80162bc:	687b      	ldr	r3, [r7, #4]
 80162be:	f103 0208 	add.w	r2, r3, #8
 80162c2:	687b      	ldr	r3, [r7, #4]
 80162c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	2200      	movs	r2, #0
 80162ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80162cc:	bf00      	nop
 80162ce:	370c      	adds	r7, #12
 80162d0:	46bd      	mov	sp, r7
 80162d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162d6:	4770      	bx	lr

080162d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80162d8:	b480      	push	{r7}
 80162da:	b083      	sub	sp, #12
 80162dc:	af00      	add	r7, sp, #0
 80162de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80162e0:	687b      	ldr	r3, [r7, #4]
 80162e2:	2200      	movs	r2, #0
 80162e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80162e6:	bf00      	nop
 80162e8:	370c      	adds	r7, #12
 80162ea:	46bd      	mov	sp, r7
 80162ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162f0:	4770      	bx	lr

080162f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80162f2:	b480      	push	{r7}
 80162f4:	b085      	sub	sp, #20
 80162f6:	af00      	add	r7, sp, #0
 80162f8:	6078      	str	r0, [r7, #4]
 80162fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80162fc:	687b      	ldr	r3, [r7, #4]
 80162fe:	685b      	ldr	r3, [r3, #4]
 8016300:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8016302:	683b      	ldr	r3, [r7, #0]
 8016304:	68fa      	ldr	r2, [r7, #12]
 8016306:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8016308:	68fb      	ldr	r3, [r7, #12]
 801630a:	689a      	ldr	r2, [r3, #8]
 801630c:	683b      	ldr	r3, [r7, #0]
 801630e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8016310:	68fb      	ldr	r3, [r7, #12]
 8016312:	689b      	ldr	r3, [r3, #8]
 8016314:	683a      	ldr	r2, [r7, #0]
 8016316:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8016318:	68fb      	ldr	r3, [r7, #12]
 801631a:	683a      	ldr	r2, [r7, #0]
 801631c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801631e:	683b      	ldr	r3, [r7, #0]
 8016320:	687a      	ldr	r2, [r7, #4]
 8016322:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8016324:	687b      	ldr	r3, [r7, #4]
 8016326:	681b      	ldr	r3, [r3, #0]
 8016328:	1c5a      	adds	r2, r3, #1
 801632a:	687b      	ldr	r3, [r7, #4]
 801632c:	601a      	str	r2, [r3, #0]
}
 801632e:	bf00      	nop
 8016330:	3714      	adds	r7, #20
 8016332:	46bd      	mov	sp, r7
 8016334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016338:	4770      	bx	lr

0801633a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801633a:	b480      	push	{r7}
 801633c:	b085      	sub	sp, #20
 801633e:	af00      	add	r7, sp, #0
 8016340:	6078      	str	r0, [r7, #4]
 8016342:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8016344:	683b      	ldr	r3, [r7, #0]
 8016346:	681b      	ldr	r3, [r3, #0]
 8016348:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801634a:	68bb      	ldr	r3, [r7, #8]
 801634c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016350:	d103      	bne.n	801635a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	691b      	ldr	r3, [r3, #16]
 8016356:	60fb      	str	r3, [r7, #12]
 8016358:	e00c      	b.n	8016374 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	3308      	adds	r3, #8
 801635e:	60fb      	str	r3, [r7, #12]
 8016360:	e002      	b.n	8016368 <vListInsert+0x2e>
 8016362:	68fb      	ldr	r3, [r7, #12]
 8016364:	685b      	ldr	r3, [r3, #4]
 8016366:	60fb      	str	r3, [r7, #12]
 8016368:	68fb      	ldr	r3, [r7, #12]
 801636a:	685b      	ldr	r3, [r3, #4]
 801636c:	681b      	ldr	r3, [r3, #0]
 801636e:	68ba      	ldr	r2, [r7, #8]
 8016370:	429a      	cmp	r2, r3
 8016372:	d2f6      	bcs.n	8016362 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8016374:	68fb      	ldr	r3, [r7, #12]
 8016376:	685a      	ldr	r2, [r3, #4]
 8016378:	683b      	ldr	r3, [r7, #0]
 801637a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801637c:	683b      	ldr	r3, [r7, #0]
 801637e:	685b      	ldr	r3, [r3, #4]
 8016380:	683a      	ldr	r2, [r7, #0]
 8016382:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8016384:	683b      	ldr	r3, [r7, #0]
 8016386:	68fa      	ldr	r2, [r7, #12]
 8016388:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801638a:	68fb      	ldr	r3, [r7, #12]
 801638c:	683a      	ldr	r2, [r7, #0]
 801638e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8016390:	683b      	ldr	r3, [r7, #0]
 8016392:	687a      	ldr	r2, [r7, #4]
 8016394:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8016396:	687b      	ldr	r3, [r7, #4]
 8016398:	681b      	ldr	r3, [r3, #0]
 801639a:	1c5a      	adds	r2, r3, #1
 801639c:	687b      	ldr	r3, [r7, #4]
 801639e:	601a      	str	r2, [r3, #0]
}
 80163a0:	bf00      	nop
 80163a2:	3714      	adds	r7, #20
 80163a4:	46bd      	mov	sp, r7
 80163a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163aa:	4770      	bx	lr

080163ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80163ac:	b480      	push	{r7}
 80163ae:	b085      	sub	sp, #20
 80163b0:	af00      	add	r7, sp, #0
 80163b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80163b4:	687b      	ldr	r3, [r7, #4]
 80163b6:	691b      	ldr	r3, [r3, #16]
 80163b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80163ba:	687b      	ldr	r3, [r7, #4]
 80163bc:	685b      	ldr	r3, [r3, #4]
 80163be:	687a      	ldr	r2, [r7, #4]
 80163c0:	6892      	ldr	r2, [r2, #8]
 80163c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	689b      	ldr	r3, [r3, #8]
 80163c8:	687a      	ldr	r2, [r7, #4]
 80163ca:	6852      	ldr	r2, [r2, #4]
 80163cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80163ce:	68fb      	ldr	r3, [r7, #12]
 80163d0:	685b      	ldr	r3, [r3, #4]
 80163d2:	687a      	ldr	r2, [r7, #4]
 80163d4:	429a      	cmp	r2, r3
 80163d6:	d103      	bne.n	80163e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	689a      	ldr	r2, [r3, #8]
 80163dc:	68fb      	ldr	r3, [r7, #12]
 80163de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	2200      	movs	r2, #0
 80163e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80163e6:	68fb      	ldr	r3, [r7, #12]
 80163e8:	681b      	ldr	r3, [r3, #0]
 80163ea:	1e5a      	subs	r2, r3, #1
 80163ec:	68fb      	ldr	r3, [r7, #12]
 80163ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80163f0:	68fb      	ldr	r3, [r7, #12]
 80163f2:	681b      	ldr	r3, [r3, #0]
}
 80163f4:	4618      	mov	r0, r3
 80163f6:	3714      	adds	r7, #20
 80163f8:	46bd      	mov	sp, r7
 80163fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163fe:	4770      	bx	lr

08016400 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8016400:	b580      	push	{r7, lr}
 8016402:	b084      	sub	sp, #16
 8016404:	af00      	add	r7, sp, #0
 8016406:	6078      	str	r0, [r7, #4]
 8016408:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801640e:	68fb      	ldr	r3, [r7, #12]
 8016410:	2b00      	cmp	r3, #0
 8016412:	d10b      	bne.n	801642c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8016414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016418:	b672      	cpsid	i
 801641a:	f383 8811 	msr	BASEPRI, r3
 801641e:	f3bf 8f6f 	isb	sy
 8016422:	f3bf 8f4f 	dsb	sy
 8016426:	b662      	cpsie	i
 8016428:	60bb      	str	r3, [r7, #8]
 801642a:	e7fe      	b.n	801642a <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 801642c:	f002 fddc 	bl	8018fe8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016430:	68fb      	ldr	r3, [r7, #12]
 8016432:	681a      	ldr	r2, [r3, #0]
 8016434:	68fb      	ldr	r3, [r7, #12]
 8016436:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016438:	68f9      	ldr	r1, [r7, #12]
 801643a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 801643c:	fb01 f303 	mul.w	r3, r1, r3
 8016440:	441a      	add	r2, r3
 8016442:	68fb      	ldr	r3, [r7, #12]
 8016444:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8016446:	68fb      	ldr	r3, [r7, #12]
 8016448:	2200      	movs	r2, #0
 801644a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801644c:	68fb      	ldr	r3, [r7, #12]
 801644e:	681a      	ldr	r2, [r3, #0]
 8016450:	68fb      	ldr	r3, [r7, #12]
 8016452:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016454:	68fb      	ldr	r3, [r7, #12]
 8016456:	681a      	ldr	r2, [r3, #0]
 8016458:	68fb      	ldr	r3, [r7, #12]
 801645a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801645c:	3b01      	subs	r3, #1
 801645e:	68f9      	ldr	r1, [r7, #12]
 8016460:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8016462:	fb01 f303 	mul.w	r3, r1, r3
 8016466:	441a      	add	r2, r3
 8016468:	68fb      	ldr	r3, [r7, #12]
 801646a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801646c:	68fb      	ldr	r3, [r7, #12]
 801646e:	22ff      	movs	r2, #255	; 0xff
 8016470:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8016474:	68fb      	ldr	r3, [r7, #12]
 8016476:	22ff      	movs	r2, #255	; 0xff
 8016478:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 801647c:	683b      	ldr	r3, [r7, #0]
 801647e:	2b00      	cmp	r3, #0
 8016480:	d114      	bne.n	80164ac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016482:	68fb      	ldr	r3, [r7, #12]
 8016484:	691b      	ldr	r3, [r3, #16]
 8016486:	2b00      	cmp	r3, #0
 8016488:	d01a      	beq.n	80164c0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801648a:	68fb      	ldr	r3, [r7, #12]
 801648c:	3310      	adds	r3, #16
 801648e:	4618      	mov	r0, r3
 8016490:	f001 fd9c 	bl	8017fcc <xTaskRemoveFromEventList>
 8016494:	4603      	mov	r3, r0
 8016496:	2b00      	cmp	r3, #0
 8016498:	d012      	beq.n	80164c0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 801649a:	4b0d      	ldr	r3, [pc, #52]	; (80164d0 <xQueueGenericReset+0xd0>)
 801649c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80164a0:	601a      	str	r2, [r3, #0]
 80164a2:	f3bf 8f4f 	dsb	sy
 80164a6:	f3bf 8f6f 	isb	sy
 80164aa:	e009      	b.n	80164c0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80164ac:	68fb      	ldr	r3, [r7, #12]
 80164ae:	3310      	adds	r3, #16
 80164b0:	4618      	mov	r0, r3
 80164b2:	f7ff fef1 	bl	8016298 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80164b6:	68fb      	ldr	r3, [r7, #12]
 80164b8:	3324      	adds	r3, #36	; 0x24
 80164ba:	4618      	mov	r0, r3
 80164bc:	f7ff feec 	bl	8016298 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80164c0:	f002 fdc4 	bl	801904c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80164c4:	2301      	movs	r3, #1
}
 80164c6:	4618      	mov	r0, r3
 80164c8:	3710      	adds	r7, #16
 80164ca:	46bd      	mov	sp, r7
 80164cc:	bd80      	pop	{r7, pc}
 80164ce:	bf00      	nop
 80164d0:	e000ed04 	.word	0xe000ed04

080164d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80164d4:	b580      	push	{r7, lr}
 80164d6:	b08e      	sub	sp, #56	; 0x38
 80164d8:	af02      	add	r7, sp, #8
 80164da:	60f8      	str	r0, [r7, #12]
 80164dc:	60b9      	str	r1, [r7, #8]
 80164de:	607a      	str	r2, [r7, #4]
 80164e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80164e2:	68fb      	ldr	r3, [r7, #12]
 80164e4:	2b00      	cmp	r3, #0
 80164e6:	d10b      	bne.n	8016500 <xQueueGenericCreateStatic+0x2c>
 80164e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164ec:	b672      	cpsid	i
 80164ee:	f383 8811 	msr	BASEPRI, r3
 80164f2:	f3bf 8f6f 	isb	sy
 80164f6:	f3bf 8f4f 	dsb	sy
 80164fa:	b662      	cpsie	i
 80164fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80164fe:	e7fe      	b.n	80164fe <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8016500:	683b      	ldr	r3, [r7, #0]
 8016502:	2b00      	cmp	r3, #0
 8016504:	d10b      	bne.n	801651e <xQueueGenericCreateStatic+0x4a>
 8016506:	f04f 0350 	mov.w	r3, #80	; 0x50
 801650a:	b672      	cpsid	i
 801650c:	f383 8811 	msr	BASEPRI, r3
 8016510:	f3bf 8f6f 	isb	sy
 8016514:	f3bf 8f4f 	dsb	sy
 8016518:	b662      	cpsie	i
 801651a:	627b      	str	r3, [r7, #36]	; 0x24
 801651c:	e7fe      	b.n	801651c <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801651e:	687b      	ldr	r3, [r7, #4]
 8016520:	2b00      	cmp	r3, #0
 8016522:	d002      	beq.n	801652a <xQueueGenericCreateStatic+0x56>
 8016524:	68bb      	ldr	r3, [r7, #8]
 8016526:	2b00      	cmp	r3, #0
 8016528:	d001      	beq.n	801652e <xQueueGenericCreateStatic+0x5a>
 801652a:	2301      	movs	r3, #1
 801652c:	e000      	b.n	8016530 <xQueueGenericCreateStatic+0x5c>
 801652e:	2300      	movs	r3, #0
 8016530:	2b00      	cmp	r3, #0
 8016532:	d10b      	bne.n	801654c <xQueueGenericCreateStatic+0x78>
 8016534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016538:	b672      	cpsid	i
 801653a:	f383 8811 	msr	BASEPRI, r3
 801653e:	f3bf 8f6f 	isb	sy
 8016542:	f3bf 8f4f 	dsb	sy
 8016546:	b662      	cpsie	i
 8016548:	623b      	str	r3, [r7, #32]
 801654a:	e7fe      	b.n	801654a <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801654c:	687b      	ldr	r3, [r7, #4]
 801654e:	2b00      	cmp	r3, #0
 8016550:	d102      	bne.n	8016558 <xQueueGenericCreateStatic+0x84>
 8016552:	68bb      	ldr	r3, [r7, #8]
 8016554:	2b00      	cmp	r3, #0
 8016556:	d101      	bne.n	801655c <xQueueGenericCreateStatic+0x88>
 8016558:	2301      	movs	r3, #1
 801655a:	e000      	b.n	801655e <xQueueGenericCreateStatic+0x8a>
 801655c:	2300      	movs	r3, #0
 801655e:	2b00      	cmp	r3, #0
 8016560:	d10b      	bne.n	801657a <xQueueGenericCreateStatic+0xa6>
 8016562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016566:	b672      	cpsid	i
 8016568:	f383 8811 	msr	BASEPRI, r3
 801656c:	f3bf 8f6f 	isb	sy
 8016570:	f3bf 8f4f 	dsb	sy
 8016574:	b662      	cpsie	i
 8016576:	61fb      	str	r3, [r7, #28]
 8016578:	e7fe      	b.n	8016578 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801657a:	2350      	movs	r3, #80	; 0x50
 801657c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801657e:	697b      	ldr	r3, [r7, #20]
 8016580:	2b50      	cmp	r3, #80	; 0x50
 8016582:	d00b      	beq.n	801659c <xQueueGenericCreateStatic+0xc8>
 8016584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016588:	b672      	cpsid	i
 801658a:	f383 8811 	msr	BASEPRI, r3
 801658e:	f3bf 8f6f 	isb	sy
 8016592:	f3bf 8f4f 	dsb	sy
 8016596:	b662      	cpsie	i
 8016598:	61bb      	str	r3, [r7, #24]
 801659a:	e7fe      	b.n	801659a <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801659c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801659e:	683b      	ldr	r3, [r7, #0]
 80165a0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80165a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80165a4:	2b00      	cmp	r3, #0
 80165a6:	d00d      	beq.n	80165c4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80165a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80165aa:	2201      	movs	r2, #1
 80165ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80165b0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80165b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80165b6:	9300      	str	r3, [sp, #0]
 80165b8:	4613      	mov	r3, r2
 80165ba:	687a      	ldr	r2, [r7, #4]
 80165bc:	68b9      	ldr	r1, [r7, #8]
 80165be:	68f8      	ldr	r0, [r7, #12]
 80165c0:	f000 f846 	bl	8016650 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80165c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80165c6:	4618      	mov	r0, r3
 80165c8:	3730      	adds	r7, #48	; 0x30
 80165ca:	46bd      	mov	sp, r7
 80165cc:	bd80      	pop	{r7, pc}

080165ce <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80165ce:	b580      	push	{r7, lr}
 80165d0:	b08a      	sub	sp, #40	; 0x28
 80165d2:	af02      	add	r7, sp, #8
 80165d4:	60f8      	str	r0, [r7, #12]
 80165d6:	60b9      	str	r1, [r7, #8]
 80165d8:	4613      	mov	r3, r2
 80165da:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80165dc:	68fb      	ldr	r3, [r7, #12]
 80165de:	2b00      	cmp	r3, #0
 80165e0:	d10b      	bne.n	80165fa <xQueueGenericCreate+0x2c>
 80165e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80165e6:	b672      	cpsid	i
 80165e8:	f383 8811 	msr	BASEPRI, r3
 80165ec:	f3bf 8f6f 	isb	sy
 80165f0:	f3bf 8f4f 	dsb	sy
 80165f4:	b662      	cpsie	i
 80165f6:	613b      	str	r3, [r7, #16]
 80165f8:	e7fe      	b.n	80165f8 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80165fa:	68bb      	ldr	r3, [r7, #8]
 80165fc:	2b00      	cmp	r3, #0
 80165fe:	d102      	bne.n	8016606 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8016600:	2300      	movs	r3, #0
 8016602:	61fb      	str	r3, [r7, #28]
 8016604:	e004      	b.n	8016610 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016606:	68fb      	ldr	r3, [r7, #12]
 8016608:	68ba      	ldr	r2, [r7, #8]
 801660a:	fb02 f303 	mul.w	r3, r2, r3
 801660e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8016610:	69fb      	ldr	r3, [r7, #28]
 8016612:	3350      	adds	r3, #80	; 0x50
 8016614:	4618      	mov	r0, r3
 8016616:	f002 fe09 	bl	801922c <pvPortMalloc>
 801661a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801661c:	69bb      	ldr	r3, [r7, #24]
 801661e:	2b00      	cmp	r3, #0
 8016620:	d011      	beq.n	8016646 <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8016622:	69bb      	ldr	r3, [r7, #24]
 8016624:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016626:	697b      	ldr	r3, [r7, #20]
 8016628:	3350      	adds	r3, #80	; 0x50
 801662a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801662c:	69bb      	ldr	r3, [r7, #24]
 801662e:	2200      	movs	r2, #0
 8016630:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8016634:	79fa      	ldrb	r2, [r7, #7]
 8016636:	69bb      	ldr	r3, [r7, #24]
 8016638:	9300      	str	r3, [sp, #0]
 801663a:	4613      	mov	r3, r2
 801663c:	697a      	ldr	r2, [r7, #20]
 801663e:	68b9      	ldr	r1, [r7, #8]
 8016640:	68f8      	ldr	r0, [r7, #12]
 8016642:	f000 f805 	bl	8016650 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8016646:	69bb      	ldr	r3, [r7, #24]
	}
 8016648:	4618      	mov	r0, r3
 801664a:	3720      	adds	r7, #32
 801664c:	46bd      	mov	sp, r7
 801664e:	bd80      	pop	{r7, pc}

08016650 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8016650:	b580      	push	{r7, lr}
 8016652:	b084      	sub	sp, #16
 8016654:	af00      	add	r7, sp, #0
 8016656:	60f8      	str	r0, [r7, #12]
 8016658:	60b9      	str	r1, [r7, #8]
 801665a:	607a      	str	r2, [r7, #4]
 801665c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801665e:	68bb      	ldr	r3, [r7, #8]
 8016660:	2b00      	cmp	r3, #0
 8016662:	d103      	bne.n	801666c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8016664:	69bb      	ldr	r3, [r7, #24]
 8016666:	69ba      	ldr	r2, [r7, #24]
 8016668:	601a      	str	r2, [r3, #0]
 801666a:	e002      	b.n	8016672 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801666c:	69bb      	ldr	r3, [r7, #24]
 801666e:	687a      	ldr	r2, [r7, #4]
 8016670:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8016672:	69bb      	ldr	r3, [r7, #24]
 8016674:	68fa      	ldr	r2, [r7, #12]
 8016676:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8016678:	69bb      	ldr	r3, [r7, #24]
 801667a:	68ba      	ldr	r2, [r7, #8]
 801667c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801667e:	2101      	movs	r1, #1
 8016680:	69b8      	ldr	r0, [r7, #24]
 8016682:	f7ff febd 	bl	8016400 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8016686:	69bb      	ldr	r3, [r7, #24]
 8016688:	78fa      	ldrb	r2, [r7, #3]
 801668a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801668e:	bf00      	nop
 8016690:	3710      	adds	r7, #16
 8016692:	46bd      	mov	sp, r7
 8016694:	bd80      	pop	{r7, pc}

08016696 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8016696:	b580      	push	{r7, lr}
 8016698:	b082      	sub	sp, #8
 801669a:	af00      	add	r7, sp, #0
 801669c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 801669e:	687b      	ldr	r3, [r7, #4]
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	d00e      	beq.n	80166c2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80166a4:	687b      	ldr	r3, [r7, #4]
 80166a6:	2200      	movs	r2, #0
 80166a8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	2200      	movs	r2, #0
 80166ae:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80166b0:	687b      	ldr	r3, [r7, #4]
 80166b2:	2200      	movs	r2, #0
 80166b4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80166b6:	2300      	movs	r3, #0
 80166b8:	2200      	movs	r2, #0
 80166ba:	2100      	movs	r1, #0
 80166bc:	6878      	ldr	r0, [r7, #4]
 80166be:	f000 f911 	bl	80168e4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80166c2:	bf00      	nop
 80166c4:	3708      	adds	r7, #8
 80166c6:	46bd      	mov	sp, r7
 80166c8:	bd80      	pop	{r7, pc}

080166ca <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80166ca:	b580      	push	{r7, lr}
 80166cc:	b086      	sub	sp, #24
 80166ce:	af00      	add	r7, sp, #0
 80166d0:	4603      	mov	r3, r0
 80166d2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80166d4:	2301      	movs	r3, #1
 80166d6:	617b      	str	r3, [r7, #20]
 80166d8:	2300      	movs	r3, #0
 80166da:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80166dc:	79fb      	ldrb	r3, [r7, #7]
 80166de:	461a      	mov	r2, r3
 80166e0:	6939      	ldr	r1, [r7, #16]
 80166e2:	6978      	ldr	r0, [r7, #20]
 80166e4:	f7ff ff73 	bl	80165ce <xQueueGenericCreate>
 80166e8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80166ea:	68f8      	ldr	r0, [r7, #12]
 80166ec:	f7ff ffd3 	bl	8016696 <prvInitialiseMutex>

		return xNewQueue;
 80166f0:	68fb      	ldr	r3, [r7, #12]
	}
 80166f2:	4618      	mov	r0, r3
 80166f4:	3718      	adds	r7, #24
 80166f6:	46bd      	mov	sp, r7
 80166f8:	bd80      	pop	{r7, pc}

080166fa <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80166fa:	b580      	push	{r7, lr}
 80166fc:	b088      	sub	sp, #32
 80166fe:	af02      	add	r7, sp, #8
 8016700:	4603      	mov	r3, r0
 8016702:	6039      	str	r1, [r7, #0]
 8016704:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8016706:	2301      	movs	r3, #1
 8016708:	617b      	str	r3, [r7, #20]
 801670a:	2300      	movs	r3, #0
 801670c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 801670e:	79fb      	ldrb	r3, [r7, #7]
 8016710:	9300      	str	r3, [sp, #0]
 8016712:	683b      	ldr	r3, [r7, #0]
 8016714:	2200      	movs	r2, #0
 8016716:	6939      	ldr	r1, [r7, #16]
 8016718:	6978      	ldr	r0, [r7, #20]
 801671a:	f7ff fedb 	bl	80164d4 <xQueueGenericCreateStatic>
 801671e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8016720:	68f8      	ldr	r0, [r7, #12]
 8016722:	f7ff ffb8 	bl	8016696 <prvInitialiseMutex>

		return xNewQueue;
 8016726:	68fb      	ldr	r3, [r7, #12]
	}
 8016728:	4618      	mov	r0, r3
 801672a:	3718      	adds	r7, #24
 801672c:	46bd      	mov	sp, r7
 801672e:	bd80      	pop	{r7, pc}

08016730 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8016730:	b590      	push	{r4, r7, lr}
 8016732:	b087      	sub	sp, #28
 8016734:	af00      	add	r7, sp, #0
 8016736:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 801673c:	693b      	ldr	r3, [r7, #16]
 801673e:	2b00      	cmp	r3, #0
 8016740:	d10b      	bne.n	801675a <xQueueGiveMutexRecursive+0x2a>
 8016742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016746:	b672      	cpsid	i
 8016748:	f383 8811 	msr	BASEPRI, r3
 801674c:	f3bf 8f6f 	isb	sy
 8016750:	f3bf 8f4f 	dsb	sy
 8016754:	b662      	cpsie	i
 8016756:	60fb      	str	r3, [r7, #12]
 8016758:	e7fe      	b.n	8016758 <xQueueGiveMutexRecursive+0x28>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 801675a:	693b      	ldr	r3, [r7, #16]
 801675c:	689c      	ldr	r4, [r3, #8]
 801675e:	f001 fdf3 	bl	8018348 <xTaskGetCurrentTaskHandle>
 8016762:	4603      	mov	r3, r0
 8016764:	429c      	cmp	r4, r3
 8016766:	d111      	bne.n	801678c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8016768:	693b      	ldr	r3, [r7, #16]
 801676a:	68db      	ldr	r3, [r3, #12]
 801676c:	1e5a      	subs	r2, r3, #1
 801676e:	693b      	ldr	r3, [r7, #16]
 8016770:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8016772:	693b      	ldr	r3, [r7, #16]
 8016774:	68db      	ldr	r3, [r3, #12]
 8016776:	2b00      	cmp	r3, #0
 8016778:	d105      	bne.n	8016786 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 801677a:	2300      	movs	r3, #0
 801677c:	2200      	movs	r2, #0
 801677e:	2100      	movs	r1, #0
 8016780:	6938      	ldr	r0, [r7, #16]
 8016782:	f000 f8af 	bl	80168e4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8016786:	2301      	movs	r3, #1
 8016788:	617b      	str	r3, [r7, #20]
 801678a:	e001      	b.n	8016790 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 801678c:	2300      	movs	r3, #0
 801678e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8016790:	697b      	ldr	r3, [r7, #20]
	}
 8016792:	4618      	mov	r0, r3
 8016794:	371c      	adds	r7, #28
 8016796:	46bd      	mov	sp, r7
 8016798:	bd90      	pop	{r4, r7, pc}

0801679a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 801679a:	b590      	push	{r4, r7, lr}
 801679c:	b087      	sub	sp, #28
 801679e:	af00      	add	r7, sp, #0
 80167a0:	6078      	str	r0, [r7, #4]
 80167a2:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80167a4:	687b      	ldr	r3, [r7, #4]
 80167a6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80167a8:	693b      	ldr	r3, [r7, #16]
 80167aa:	2b00      	cmp	r3, #0
 80167ac:	d10b      	bne.n	80167c6 <xQueueTakeMutexRecursive+0x2c>
 80167ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80167b2:	b672      	cpsid	i
 80167b4:	f383 8811 	msr	BASEPRI, r3
 80167b8:	f3bf 8f6f 	isb	sy
 80167bc:	f3bf 8f4f 	dsb	sy
 80167c0:	b662      	cpsie	i
 80167c2:	60fb      	str	r3, [r7, #12]
 80167c4:	e7fe      	b.n	80167c4 <xQueueTakeMutexRecursive+0x2a>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80167c6:	693b      	ldr	r3, [r7, #16]
 80167c8:	689c      	ldr	r4, [r3, #8]
 80167ca:	f001 fdbd 	bl	8018348 <xTaskGetCurrentTaskHandle>
 80167ce:	4603      	mov	r3, r0
 80167d0:	429c      	cmp	r4, r3
 80167d2:	d107      	bne.n	80167e4 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80167d4:	693b      	ldr	r3, [r7, #16]
 80167d6:	68db      	ldr	r3, [r3, #12]
 80167d8:	1c5a      	adds	r2, r3, #1
 80167da:	693b      	ldr	r3, [r7, #16]
 80167dc:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80167de:	2301      	movs	r3, #1
 80167e0:	617b      	str	r3, [r7, #20]
 80167e2:	e00c      	b.n	80167fe <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80167e4:	6839      	ldr	r1, [r7, #0]
 80167e6:	6938      	ldr	r0, [r7, #16]
 80167e8:	f000 fb8e 	bl	8016f08 <xQueueSemaphoreTake>
 80167ec:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80167ee:	697b      	ldr	r3, [r7, #20]
 80167f0:	2b00      	cmp	r3, #0
 80167f2:	d004      	beq.n	80167fe <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80167f4:	693b      	ldr	r3, [r7, #16]
 80167f6:	68db      	ldr	r3, [r3, #12]
 80167f8:	1c5a      	adds	r2, r3, #1
 80167fa:	693b      	ldr	r3, [r7, #16]
 80167fc:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80167fe:	697b      	ldr	r3, [r7, #20]
	}
 8016800:	4618      	mov	r0, r3
 8016802:	371c      	adds	r7, #28
 8016804:	46bd      	mov	sp, r7
 8016806:	bd90      	pop	{r4, r7, pc}

08016808 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8016808:	b580      	push	{r7, lr}
 801680a:	b08a      	sub	sp, #40	; 0x28
 801680c:	af02      	add	r7, sp, #8
 801680e:	60f8      	str	r0, [r7, #12]
 8016810:	60b9      	str	r1, [r7, #8]
 8016812:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8016814:	68fb      	ldr	r3, [r7, #12]
 8016816:	2b00      	cmp	r3, #0
 8016818:	d10b      	bne.n	8016832 <xQueueCreateCountingSemaphoreStatic+0x2a>
 801681a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801681e:	b672      	cpsid	i
 8016820:	f383 8811 	msr	BASEPRI, r3
 8016824:	f3bf 8f6f 	isb	sy
 8016828:	f3bf 8f4f 	dsb	sy
 801682c:	b662      	cpsie	i
 801682e:	61bb      	str	r3, [r7, #24]
 8016830:	e7fe      	b.n	8016830 <xQueueCreateCountingSemaphoreStatic+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8016832:	68ba      	ldr	r2, [r7, #8]
 8016834:	68fb      	ldr	r3, [r7, #12]
 8016836:	429a      	cmp	r2, r3
 8016838:	d90b      	bls.n	8016852 <xQueueCreateCountingSemaphoreStatic+0x4a>
 801683a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801683e:	b672      	cpsid	i
 8016840:	f383 8811 	msr	BASEPRI, r3
 8016844:	f3bf 8f6f 	isb	sy
 8016848:	f3bf 8f4f 	dsb	sy
 801684c:	b662      	cpsie	i
 801684e:	617b      	str	r3, [r7, #20]
 8016850:	e7fe      	b.n	8016850 <xQueueCreateCountingSemaphoreStatic+0x48>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8016852:	2302      	movs	r3, #2
 8016854:	9300      	str	r3, [sp, #0]
 8016856:	687b      	ldr	r3, [r7, #4]
 8016858:	2200      	movs	r2, #0
 801685a:	2100      	movs	r1, #0
 801685c:	68f8      	ldr	r0, [r7, #12]
 801685e:	f7ff fe39 	bl	80164d4 <xQueueGenericCreateStatic>
 8016862:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8016864:	69fb      	ldr	r3, [r7, #28]
 8016866:	2b00      	cmp	r3, #0
 8016868:	d002      	beq.n	8016870 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801686a:	69fb      	ldr	r3, [r7, #28]
 801686c:	68ba      	ldr	r2, [r7, #8]
 801686e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8016870:	69fb      	ldr	r3, [r7, #28]
	}
 8016872:	4618      	mov	r0, r3
 8016874:	3720      	adds	r7, #32
 8016876:	46bd      	mov	sp, r7
 8016878:	bd80      	pop	{r7, pc}

0801687a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 801687a:	b580      	push	{r7, lr}
 801687c:	b086      	sub	sp, #24
 801687e:	af00      	add	r7, sp, #0
 8016880:	6078      	str	r0, [r7, #4]
 8016882:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8016884:	687b      	ldr	r3, [r7, #4]
 8016886:	2b00      	cmp	r3, #0
 8016888:	d10b      	bne.n	80168a2 <xQueueCreateCountingSemaphore+0x28>
 801688a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801688e:	b672      	cpsid	i
 8016890:	f383 8811 	msr	BASEPRI, r3
 8016894:	f3bf 8f6f 	isb	sy
 8016898:	f3bf 8f4f 	dsb	sy
 801689c:	b662      	cpsie	i
 801689e:	613b      	str	r3, [r7, #16]
 80168a0:	e7fe      	b.n	80168a0 <xQueueCreateCountingSemaphore+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80168a2:	683a      	ldr	r2, [r7, #0]
 80168a4:	687b      	ldr	r3, [r7, #4]
 80168a6:	429a      	cmp	r2, r3
 80168a8:	d90b      	bls.n	80168c2 <xQueueCreateCountingSemaphore+0x48>
 80168aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80168ae:	b672      	cpsid	i
 80168b0:	f383 8811 	msr	BASEPRI, r3
 80168b4:	f3bf 8f6f 	isb	sy
 80168b8:	f3bf 8f4f 	dsb	sy
 80168bc:	b662      	cpsie	i
 80168be:	60fb      	str	r3, [r7, #12]
 80168c0:	e7fe      	b.n	80168c0 <xQueueCreateCountingSemaphore+0x46>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80168c2:	2202      	movs	r2, #2
 80168c4:	2100      	movs	r1, #0
 80168c6:	6878      	ldr	r0, [r7, #4]
 80168c8:	f7ff fe81 	bl	80165ce <xQueueGenericCreate>
 80168cc:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80168ce:	697b      	ldr	r3, [r7, #20]
 80168d0:	2b00      	cmp	r3, #0
 80168d2:	d002      	beq.n	80168da <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80168d4:	697b      	ldr	r3, [r7, #20]
 80168d6:	683a      	ldr	r2, [r7, #0]
 80168d8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80168da:	697b      	ldr	r3, [r7, #20]
	}
 80168dc:	4618      	mov	r0, r3
 80168de:	3718      	adds	r7, #24
 80168e0:	46bd      	mov	sp, r7
 80168e2:	bd80      	pop	{r7, pc}

080168e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80168e4:	b580      	push	{r7, lr}
 80168e6:	b08e      	sub	sp, #56	; 0x38
 80168e8:	af00      	add	r7, sp, #0
 80168ea:	60f8      	str	r0, [r7, #12]
 80168ec:	60b9      	str	r1, [r7, #8]
 80168ee:	607a      	str	r2, [r7, #4]
 80168f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80168f2:	2300      	movs	r3, #0
 80168f4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80168f6:	68fb      	ldr	r3, [r7, #12]
 80168f8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80168fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	d10b      	bne.n	8016918 <xQueueGenericSend+0x34>
 8016900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016904:	b672      	cpsid	i
 8016906:	f383 8811 	msr	BASEPRI, r3
 801690a:	f3bf 8f6f 	isb	sy
 801690e:	f3bf 8f4f 	dsb	sy
 8016912:	b662      	cpsie	i
 8016914:	62bb      	str	r3, [r7, #40]	; 0x28
 8016916:	e7fe      	b.n	8016916 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016918:	68bb      	ldr	r3, [r7, #8]
 801691a:	2b00      	cmp	r3, #0
 801691c:	d103      	bne.n	8016926 <xQueueGenericSend+0x42>
 801691e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016922:	2b00      	cmp	r3, #0
 8016924:	d101      	bne.n	801692a <xQueueGenericSend+0x46>
 8016926:	2301      	movs	r3, #1
 8016928:	e000      	b.n	801692c <xQueueGenericSend+0x48>
 801692a:	2300      	movs	r3, #0
 801692c:	2b00      	cmp	r3, #0
 801692e:	d10b      	bne.n	8016948 <xQueueGenericSend+0x64>
 8016930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016934:	b672      	cpsid	i
 8016936:	f383 8811 	msr	BASEPRI, r3
 801693a:	f3bf 8f6f 	isb	sy
 801693e:	f3bf 8f4f 	dsb	sy
 8016942:	b662      	cpsie	i
 8016944:	627b      	str	r3, [r7, #36]	; 0x24
 8016946:	e7fe      	b.n	8016946 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016948:	683b      	ldr	r3, [r7, #0]
 801694a:	2b02      	cmp	r3, #2
 801694c:	d103      	bne.n	8016956 <xQueueGenericSend+0x72>
 801694e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016952:	2b01      	cmp	r3, #1
 8016954:	d101      	bne.n	801695a <xQueueGenericSend+0x76>
 8016956:	2301      	movs	r3, #1
 8016958:	e000      	b.n	801695c <xQueueGenericSend+0x78>
 801695a:	2300      	movs	r3, #0
 801695c:	2b00      	cmp	r3, #0
 801695e:	d10b      	bne.n	8016978 <xQueueGenericSend+0x94>
 8016960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016964:	b672      	cpsid	i
 8016966:	f383 8811 	msr	BASEPRI, r3
 801696a:	f3bf 8f6f 	isb	sy
 801696e:	f3bf 8f4f 	dsb	sy
 8016972:	b662      	cpsie	i
 8016974:	623b      	str	r3, [r7, #32]
 8016976:	e7fe      	b.n	8016976 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016978:	f001 fcf6 	bl	8018368 <xTaskGetSchedulerState>
 801697c:	4603      	mov	r3, r0
 801697e:	2b00      	cmp	r3, #0
 8016980:	d102      	bne.n	8016988 <xQueueGenericSend+0xa4>
 8016982:	687b      	ldr	r3, [r7, #4]
 8016984:	2b00      	cmp	r3, #0
 8016986:	d101      	bne.n	801698c <xQueueGenericSend+0xa8>
 8016988:	2301      	movs	r3, #1
 801698a:	e000      	b.n	801698e <xQueueGenericSend+0xaa>
 801698c:	2300      	movs	r3, #0
 801698e:	2b00      	cmp	r3, #0
 8016990:	d10b      	bne.n	80169aa <xQueueGenericSend+0xc6>
 8016992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016996:	b672      	cpsid	i
 8016998:	f383 8811 	msr	BASEPRI, r3
 801699c:	f3bf 8f6f 	isb	sy
 80169a0:	f3bf 8f4f 	dsb	sy
 80169a4:	b662      	cpsie	i
 80169a6:	61fb      	str	r3, [r7, #28]
 80169a8:	e7fe      	b.n	80169a8 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80169aa:	f002 fb1d 	bl	8018fe8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80169ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80169b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80169b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80169b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80169b6:	429a      	cmp	r2, r3
 80169b8:	d302      	bcc.n	80169c0 <xQueueGenericSend+0xdc>
 80169ba:	683b      	ldr	r3, [r7, #0]
 80169bc:	2b02      	cmp	r3, #2
 80169be:	d129      	bne.n	8016a14 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80169c0:	683a      	ldr	r2, [r7, #0]
 80169c2:	68b9      	ldr	r1, [r7, #8]
 80169c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80169c6:	f000 fc6e 	bl	80172a6 <prvCopyDataToQueue>
 80169ca:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80169cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80169ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80169d0:	2b00      	cmp	r3, #0
 80169d2:	d010      	beq.n	80169f6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80169d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80169d6:	3324      	adds	r3, #36	; 0x24
 80169d8:	4618      	mov	r0, r3
 80169da:	f001 faf7 	bl	8017fcc <xTaskRemoveFromEventList>
 80169de:	4603      	mov	r3, r0
 80169e0:	2b00      	cmp	r3, #0
 80169e2:	d013      	beq.n	8016a0c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80169e4:	4b3f      	ldr	r3, [pc, #252]	; (8016ae4 <xQueueGenericSend+0x200>)
 80169e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80169ea:	601a      	str	r2, [r3, #0]
 80169ec:	f3bf 8f4f 	dsb	sy
 80169f0:	f3bf 8f6f 	isb	sy
 80169f4:	e00a      	b.n	8016a0c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80169f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169f8:	2b00      	cmp	r3, #0
 80169fa:	d007      	beq.n	8016a0c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80169fc:	4b39      	ldr	r3, [pc, #228]	; (8016ae4 <xQueueGenericSend+0x200>)
 80169fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016a02:	601a      	str	r2, [r3, #0]
 8016a04:	f3bf 8f4f 	dsb	sy
 8016a08:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8016a0c:	f002 fb1e 	bl	801904c <vPortExitCritical>
				return pdPASS;
 8016a10:	2301      	movs	r3, #1
 8016a12:	e063      	b.n	8016adc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016a14:	687b      	ldr	r3, [r7, #4]
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	d103      	bne.n	8016a22 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016a1a:	f002 fb17 	bl	801904c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8016a1e:	2300      	movs	r3, #0
 8016a20:	e05c      	b.n	8016adc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016a22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016a24:	2b00      	cmp	r3, #0
 8016a26:	d106      	bne.n	8016a36 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016a28:	f107 0314 	add.w	r3, r7, #20
 8016a2c:	4618      	mov	r0, r3
 8016a2e:	f001 fb31 	bl	8018094 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016a32:	2301      	movs	r3, #1
 8016a34:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016a36:	f002 fb09 	bl	801904c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016a3a:	f001 f88f 	bl	8017b5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016a3e:	f002 fad3 	bl	8018fe8 <vPortEnterCritical>
 8016a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016a48:	b25b      	sxtb	r3, r3
 8016a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016a4e:	d103      	bne.n	8016a58 <xQueueGenericSend+0x174>
 8016a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a52:	2200      	movs	r2, #0
 8016a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8016a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016a5e:	b25b      	sxtb	r3, r3
 8016a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016a64:	d103      	bne.n	8016a6e <xQueueGenericSend+0x18a>
 8016a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a68:	2200      	movs	r2, #0
 8016a6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8016a6e:	f002 faed 	bl	801904c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016a72:	1d3a      	adds	r2, r7, #4
 8016a74:	f107 0314 	add.w	r3, r7, #20
 8016a78:	4611      	mov	r1, r2
 8016a7a:	4618      	mov	r0, r3
 8016a7c:	f001 fb20 	bl	80180c0 <xTaskCheckForTimeOut>
 8016a80:	4603      	mov	r3, r0
 8016a82:	2b00      	cmp	r3, #0
 8016a84:	d124      	bne.n	8016ad0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8016a86:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016a88:	f000 fd05 	bl	8017496 <prvIsQueueFull>
 8016a8c:	4603      	mov	r3, r0
 8016a8e:	2b00      	cmp	r3, #0
 8016a90:	d018      	beq.n	8016ac4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8016a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a94:	3310      	adds	r3, #16
 8016a96:	687a      	ldr	r2, [r7, #4]
 8016a98:	4611      	mov	r1, r2
 8016a9a:	4618      	mov	r0, r3
 8016a9c:	f001 fa44 	bl	8017f28 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8016aa0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016aa2:	f000 fc90 	bl	80173c6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8016aa6:	f001 f867 	bl	8017b78 <xTaskResumeAll>
 8016aaa:	4603      	mov	r3, r0
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	f47f af7c 	bne.w	80169aa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8016ab2:	4b0c      	ldr	r3, [pc, #48]	; (8016ae4 <xQueueGenericSend+0x200>)
 8016ab4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016ab8:	601a      	str	r2, [r3, #0]
 8016aba:	f3bf 8f4f 	dsb	sy
 8016abe:	f3bf 8f6f 	isb	sy
 8016ac2:	e772      	b.n	80169aa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8016ac4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016ac6:	f000 fc7e 	bl	80173c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016aca:	f001 f855 	bl	8017b78 <xTaskResumeAll>
 8016ace:	e76c      	b.n	80169aa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8016ad0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016ad2:	f000 fc78 	bl	80173c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016ad6:	f001 f84f 	bl	8017b78 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8016ada:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8016adc:	4618      	mov	r0, r3
 8016ade:	3738      	adds	r7, #56	; 0x38
 8016ae0:	46bd      	mov	sp, r7
 8016ae2:	bd80      	pop	{r7, pc}
 8016ae4:	e000ed04 	.word	0xe000ed04

08016ae8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8016ae8:	b580      	push	{r7, lr}
 8016aea:	b08e      	sub	sp, #56	; 0x38
 8016aec:	af00      	add	r7, sp, #0
 8016aee:	60f8      	str	r0, [r7, #12]
 8016af0:	60b9      	str	r1, [r7, #8]
 8016af2:	607a      	str	r2, [r7, #4]
 8016af4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016af6:	68fb      	ldr	r3, [r7, #12]
 8016af8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8016afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016afc:	2b00      	cmp	r3, #0
 8016afe:	d10b      	bne.n	8016b18 <xQueueGenericSendFromISR+0x30>
 8016b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b04:	b672      	cpsid	i
 8016b06:	f383 8811 	msr	BASEPRI, r3
 8016b0a:	f3bf 8f6f 	isb	sy
 8016b0e:	f3bf 8f4f 	dsb	sy
 8016b12:	b662      	cpsie	i
 8016b14:	627b      	str	r3, [r7, #36]	; 0x24
 8016b16:	e7fe      	b.n	8016b16 <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016b18:	68bb      	ldr	r3, [r7, #8]
 8016b1a:	2b00      	cmp	r3, #0
 8016b1c:	d103      	bne.n	8016b26 <xQueueGenericSendFromISR+0x3e>
 8016b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016b22:	2b00      	cmp	r3, #0
 8016b24:	d101      	bne.n	8016b2a <xQueueGenericSendFromISR+0x42>
 8016b26:	2301      	movs	r3, #1
 8016b28:	e000      	b.n	8016b2c <xQueueGenericSendFromISR+0x44>
 8016b2a:	2300      	movs	r3, #0
 8016b2c:	2b00      	cmp	r3, #0
 8016b2e:	d10b      	bne.n	8016b48 <xQueueGenericSendFromISR+0x60>
 8016b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b34:	b672      	cpsid	i
 8016b36:	f383 8811 	msr	BASEPRI, r3
 8016b3a:	f3bf 8f6f 	isb	sy
 8016b3e:	f3bf 8f4f 	dsb	sy
 8016b42:	b662      	cpsie	i
 8016b44:	623b      	str	r3, [r7, #32]
 8016b46:	e7fe      	b.n	8016b46 <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016b48:	683b      	ldr	r3, [r7, #0]
 8016b4a:	2b02      	cmp	r3, #2
 8016b4c:	d103      	bne.n	8016b56 <xQueueGenericSendFromISR+0x6e>
 8016b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016b52:	2b01      	cmp	r3, #1
 8016b54:	d101      	bne.n	8016b5a <xQueueGenericSendFromISR+0x72>
 8016b56:	2301      	movs	r3, #1
 8016b58:	e000      	b.n	8016b5c <xQueueGenericSendFromISR+0x74>
 8016b5a:	2300      	movs	r3, #0
 8016b5c:	2b00      	cmp	r3, #0
 8016b5e:	d10b      	bne.n	8016b78 <xQueueGenericSendFromISR+0x90>
 8016b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b64:	b672      	cpsid	i
 8016b66:	f383 8811 	msr	BASEPRI, r3
 8016b6a:	f3bf 8f6f 	isb	sy
 8016b6e:	f3bf 8f4f 	dsb	sy
 8016b72:	b662      	cpsie	i
 8016b74:	61fb      	str	r3, [r7, #28]
 8016b76:	e7fe      	b.n	8016b76 <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016b78:	f002 fb16 	bl	80191a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8016b7c:	f3ef 8211 	mrs	r2, BASEPRI
 8016b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b84:	b672      	cpsid	i
 8016b86:	f383 8811 	msr	BASEPRI, r3
 8016b8a:	f3bf 8f6f 	isb	sy
 8016b8e:	f3bf 8f4f 	dsb	sy
 8016b92:	b662      	cpsie	i
 8016b94:	61ba      	str	r2, [r7, #24]
 8016b96:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8016b98:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016b9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016ba4:	429a      	cmp	r2, r3
 8016ba6:	d302      	bcc.n	8016bae <xQueueGenericSendFromISR+0xc6>
 8016ba8:	683b      	ldr	r3, [r7, #0]
 8016baa:	2b02      	cmp	r3, #2
 8016bac:	d12c      	bne.n	8016c08 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8016bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bb0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016bb4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016bb8:	683a      	ldr	r2, [r7, #0]
 8016bba:	68b9      	ldr	r1, [r7, #8]
 8016bbc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016bbe:	f000 fb72 	bl	80172a6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8016bc2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8016bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016bca:	d112      	bne.n	8016bf2 <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016bd0:	2b00      	cmp	r3, #0
 8016bd2:	d016      	beq.n	8016c02 <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bd6:	3324      	adds	r3, #36	; 0x24
 8016bd8:	4618      	mov	r0, r3
 8016bda:	f001 f9f7 	bl	8017fcc <xTaskRemoveFromEventList>
 8016bde:	4603      	mov	r3, r0
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	d00e      	beq.n	8016c02 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8016be4:	687b      	ldr	r3, [r7, #4]
 8016be6:	2b00      	cmp	r3, #0
 8016be8:	d00b      	beq.n	8016c02 <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016bea:	687b      	ldr	r3, [r7, #4]
 8016bec:	2201      	movs	r2, #1
 8016bee:	601a      	str	r2, [r3, #0]
 8016bf0:	e007      	b.n	8016c02 <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016bf2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8016bf6:	3301      	adds	r3, #1
 8016bf8:	b2db      	uxtb	r3, r3
 8016bfa:	b25a      	sxtb	r2, r3
 8016bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8016c02:	2301      	movs	r3, #1
 8016c04:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8016c06:	e001      	b.n	8016c0c <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016c08:	2300      	movs	r3, #0
 8016c0a:	637b      	str	r3, [r7, #52]	; 0x34
 8016c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016c0e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8016c10:	693b      	ldr	r3, [r7, #16]
 8016c12:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8016c18:	4618      	mov	r0, r3
 8016c1a:	3738      	adds	r7, #56	; 0x38
 8016c1c:	46bd      	mov	sp, r7
 8016c1e:	bd80      	pop	{r7, pc}

08016c20 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8016c20:	b580      	push	{r7, lr}
 8016c22:	b08e      	sub	sp, #56	; 0x38
 8016c24:	af00      	add	r7, sp, #0
 8016c26:	6078      	str	r0, [r7, #4]
 8016c28:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016c2a:	687b      	ldr	r3, [r7, #4]
 8016c2c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8016c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c30:	2b00      	cmp	r3, #0
 8016c32:	d10b      	bne.n	8016c4c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8016c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c38:	b672      	cpsid	i
 8016c3a:	f383 8811 	msr	BASEPRI, r3
 8016c3e:	f3bf 8f6f 	isb	sy
 8016c42:	f3bf 8f4f 	dsb	sy
 8016c46:	b662      	cpsie	i
 8016c48:	623b      	str	r3, [r7, #32]
 8016c4a:	e7fe      	b.n	8016c4a <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8016c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d00b      	beq.n	8016c6c <xQueueGiveFromISR+0x4c>
 8016c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c58:	b672      	cpsid	i
 8016c5a:	f383 8811 	msr	BASEPRI, r3
 8016c5e:	f3bf 8f6f 	isb	sy
 8016c62:	f3bf 8f4f 	dsb	sy
 8016c66:	b662      	cpsie	i
 8016c68:	61fb      	str	r3, [r7, #28]
 8016c6a:	e7fe      	b.n	8016c6a <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8016c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c6e:	681b      	ldr	r3, [r3, #0]
 8016c70:	2b00      	cmp	r3, #0
 8016c72:	d103      	bne.n	8016c7c <xQueueGiveFromISR+0x5c>
 8016c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c76:	689b      	ldr	r3, [r3, #8]
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	d101      	bne.n	8016c80 <xQueueGiveFromISR+0x60>
 8016c7c:	2301      	movs	r3, #1
 8016c7e:	e000      	b.n	8016c82 <xQueueGiveFromISR+0x62>
 8016c80:	2300      	movs	r3, #0
 8016c82:	2b00      	cmp	r3, #0
 8016c84:	d10b      	bne.n	8016c9e <xQueueGiveFromISR+0x7e>
 8016c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c8a:	b672      	cpsid	i
 8016c8c:	f383 8811 	msr	BASEPRI, r3
 8016c90:	f3bf 8f6f 	isb	sy
 8016c94:	f3bf 8f4f 	dsb	sy
 8016c98:	b662      	cpsie	i
 8016c9a:	61bb      	str	r3, [r7, #24]
 8016c9c:	e7fe      	b.n	8016c9c <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016c9e:	f002 fa83 	bl	80191a8 <vPortValidateInterruptPriority>
	__asm volatile
 8016ca2:	f3ef 8211 	mrs	r2, BASEPRI
 8016ca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016caa:	b672      	cpsid	i
 8016cac:	f383 8811 	msr	BASEPRI, r3
 8016cb0:	f3bf 8f6f 	isb	sy
 8016cb4:	f3bf 8f4f 	dsb	sy
 8016cb8:	b662      	cpsie	i
 8016cba:	617a      	str	r2, [r7, #20]
 8016cbc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8016cbe:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016cc6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8016cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016ccc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016cce:	429a      	cmp	r2, r3
 8016cd0:	d22b      	bcs.n	8016d2a <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8016cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cd4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016cd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016cde:	1c5a      	adds	r2, r3, #1
 8016ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ce2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8016ce4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8016ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016cec:	d112      	bne.n	8016d14 <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016cf2:	2b00      	cmp	r3, #0
 8016cf4:	d016      	beq.n	8016d24 <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cf8:	3324      	adds	r3, #36	; 0x24
 8016cfa:	4618      	mov	r0, r3
 8016cfc:	f001 f966 	bl	8017fcc <xTaskRemoveFromEventList>
 8016d00:	4603      	mov	r3, r0
 8016d02:	2b00      	cmp	r3, #0
 8016d04:	d00e      	beq.n	8016d24 <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8016d06:	683b      	ldr	r3, [r7, #0]
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	d00b      	beq.n	8016d24 <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016d0c:	683b      	ldr	r3, [r7, #0]
 8016d0e:	2201      	movs	r2, #1
 8016d10:	601a      	str	r2, [r3, #0]
 8016d12:	e007      	b.n	8016d24 <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016d14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016d18:	3301      	adds	r3, #1
 8016d1a:	b2db      	uxtb	r3, r3
 8016d1c:	b25a      	sxtb	r2, r3
 8016d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8016d24:	2301      	movs	r3, #1
 8016d26:	637b      	str	r3, [r7, #52]	; 0x34
 8016d28:	e001      	b.n	8016d2e <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016d2a:	2300      	movs	r3, #0
 8016d2c:	637b      	str	r3, [r7, #52]	; 0x34
 8016d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d30:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8016d32:	68fb      	ldr	r3, [r7, #12]
 8016d34:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016d38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8016d3a:	4618      	mov	r0, r3
 8016d3c:	3738      	adds	r7, #56	; 0x38
 8016d3e:	46bd      	mov	sp, r7
 8016d40:	bd80      	pop	{r7, pc}
	...

08016d44 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8016d44:	b580      	push	{r7, lr}
 8016d46:	b08c      	sub	sp, #48	; 0x30
 8016d48:	af00      	add	r7, sp, #0
 8016d4a:	60f8      	str	r0, [r7, #12]
 8016d4c:	60b9      	str	r1, [r7, #8]
 8016d4e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8016d50:	2300      	movs	r3, #0
 8016d52:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016d54:	68fb      	ldr	r3, [r7, #12]
 8016d56:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d5a:	2b00      	cmp	r3, #0
 8016d5c:	d10b      	bne.n	8016d76 <xQueueReceive+0x32>
	__asm volatile
 8016d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016d62:	b672      	cpsid	i
 8016d64:	f383 8811 	msr	BASEPRI, r3
 8016d68:	f3bf 8f6f 	isb	sy
 8016d6c:	f3bf 8f4f 	dsb	sy
 8016d70:	b662      	cpsie	i
 8016d72:	623b      	str	r3, [r7, #32]
 8016d74:	e7fe      	b.n	8016d74 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016d76:	68bb      	ldr	r3, [r7, #8]
 8016d78:	2b00      	cmp	r3, #0
 8016d7a:	d103      	bne.n	8016d84 <xQueueReceive+0x40>
 8016d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016d80:	2b00      	cmp	r3, #0
 8016d82:	d101      	bne.n	8016d88 <xQueueReceive+0x44>
 8016d84:	2301      	movs	r3, #1
 8016d86:	e000      	b.n	8016d8a <xQueueReceive+0x46>
 8016d88:	2300      	movs	r3, #0
 8016d8a:	2b00      	cmp	r3, #0
 8016d8c:	d10b      	bne.n	8016da6 <xQueueReceive+0x62>
 8016d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016d92:	b672      	cpsid	i
 8016d94:	f383 8811 	msr	BASEPRI, r3
 8016d98:	f3bf 8f6f 	isb	sy
 8016d9c:	f3bf 8f4f 	dsb	sy
 8016da0:	b662      	cpsie	i
 8016da2:	61fb      	str	r3, [r7, #28]
 8016da4:	e7fe      	b.n	8016da4 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016da6:	f001 fadf 	bl	8018368 <xTaskGetSchedulerState>
 8016daa:	4603      	mov	r3, r0
 8016dac:	2b00      	cmp	r3, #0
 8016dae:	d102      	bne.n	8016db6 <xQueueReceive+0x72>
 8016db0:	687b      	ldr	r3, [r7, #4]
 8016db2:	2b00      	cmp	r3, #0
 8016db4:	d101      	bne.n	8016dba <xQueueReceive+0x76>
 8016db6:	2301      	movs	r3, #1
 8016db8:	e000      	b.n	8016dbc <xQueueReceive+0x78>
 8016dba:	2300      	movs	r3, #0
 8016dbc:	2b00      	cmp	r3, #0
 8016dbe:	d10b      	bne.n	8016dd8 <xQueueReceive+0x94>
 8016dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016dc4:	b672      	cpsid	i
 8016dc6:	f383 8811 	msr	BASEPRI, r3
 8016dca:	f3bf 8f6f 	isb	sy
 8016dce:	f3bf 8f4f 	dsb	sy
 8016dd2:	b662      	cpsie	i
 8016dd4:	61bb      	str	r3, [r7, #24]
 8016dd6:	e7fe      	b.n	8016dd6 <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016dd8:	f002 f906 	bl	8018fe8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016de0:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016de4:	2b00      	cmp	r3, #0
 8016de6:	d01f      	beq.n	8016e28 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8016de8:	68b9      	ldr	r1, [r7, #8]
 8016dea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016dec:	f000 fac5 	bl	801737a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016df2:	1e5a      	subs	r2, r3, #1
 8016df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016df6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016dfa:	691b      	ldr	r3, [r3, #16]
 8016dfc:	2b00      	cmp	r3, #0
 8016dfe:	d00f      	beq.n	8016e20 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e02:	3310      	adds	r3, #16
 8016e04:	4618      	mov	r0, r3
 8016e06:	f001 f8e1 	bl	8017fcc <xTaskRemoveFromEventList>
 8016e0a:	4603      	mov	r3, r0
 8016e0c:	2b00      	cmp	r3, #0
 8016e0e:	d007      	beq.n	8016e20 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8016e10:	4b3c      	ldr	r3, [pc, #240]	; (8016f04 <xQueueReceive+0x1c0>)
 8016e12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016e16:	601a      	str	r2, [r3, #0]
 8016e18:	f3bf 8f4f 	dsb	sy
 8016e1c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8016e20:	f002 f914 	bl	801904c <vPortExitCritical>
				return pdPASS;
 8016e24:	2301      	movs	r3, #1
 8016e26:	e069      	b.n	8016efc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	2b00      	cmp	r3, #0
 8016e2c:	d103      	bne.n	8016e36 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016e2e:	f002 f90d 	bl	801904c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8016e32:	2300      	movs	r3, #0
 8016e34:	e062      	b.n	8016efc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e38:	2b00      	cmp	r3, #0
 8016e3a:	d106      	bne.n	8016e4a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016e3c:	f107 0310 	add.w	r3, r7, #16
 8016e40:	4618      	mov	r0, r3
 8016e42:	f001 f927 	bl	8018094 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016e46:	2301      	movs	r3, #1
 8016e48:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016e4a:	f002 f8ff 	bl	801904c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016e4e:	f000 fe85 	bl	8017b5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016e52:	f002 f8c9 	bl	8018fe8 <vPortEnterCritical>
 8016e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016e5c:	b25b      	sxtb	r3, r3
 8016e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016e62:	d103      	bne.n	8016e6c <xQueueReceive+0x128>
 8016e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e66:	2200      	movs	r2, #0
 8016e68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8016e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016e72:	b25b      	sxtb	r3, r3
 8016e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016e78:	d103      	bne.n	8016e82 <xQueueReceive+0x13e>
 8016e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e7c:	2200      	movs	r2, #0
 8016e7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8016e82:	f002 f8e3 	bl	801904c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016e86:	1d3a      	adds	r2, r7, #4
 8016e88:	f107 0310 	add.w	r3, r7, #16
 8016e8c:	4611      	mov	r1, r2
 8016e8e:	4618      	mov	r0, r3
 8016e90:	f001 f916 	bl	80180c0 <xTaskCheckForTimeOut>
 8016e94:	4603      	mov	r3, r0
 8016e96:	2b00      	cmp	r3, #0
 8016e98:	d123      	bne.n	8016ee2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016e9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016e9c:	f000 fae5 	bl	801746a <prvIsQueueEmpty>
 8016ea0:	4603      	mov	r3, r0
 8016ea2:	2b00      	cmp	r3, #0
 8016ea4:	d017      	beq.n	8016ed6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8016ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ea8:	3324      	adds	r3, #36	; 0x24
 8016eaa:	687a      	ldr	r2, [r7, #4]
 8016eac:	4611      	mov	r1, r2
 8016eae:	4618      	mov	r0, r3
 8016eb0:	f001 f83a 	bl	8017f28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8016eb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016eb6:	f000 fa86 	bl	80173c6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016eba:	f000 fe5d 	bl	8017b78 <xTaskResumeAll>
 8016ebe:	4603      	mov	r3, r0
 8016ec0:	2b00      	cmp	r3, #0
 8016ec2:	d189      	bne.n	8016dd8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8016ec4:	4b0f      	ldr	r3, [pc, #60]	; (8016f04 <xQueueReceive+0x1c0>)
 8016ec6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016eca:	601a      	str	r2, [r3, #0]
 8016ecc:	f3bf 8f4f 	dsb	sy
 8016ed0:	f3bf 8f6f 	isb	sy
 8016ed4:	e780      	b.n	8016dd8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8016ed6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016ed8:	f000 fa75 	bl	80173c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016edc:	f000 fe4c 	bl	8017b78 <xTaskResumeAll>
 8016ee0:	e77a      	b.n	8016dd8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8016ee2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016ee4:	f000 fa6f 	bl	80173c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016ee8:	f000 fe46 	bl	8017b78 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016eec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016eee:	f000 fabc 	bl	801746a <prvIsQueueEmpty>
 8016ef2:	4603      	mov	r3, r0
 8016ef4:	2b00      	cmp	r3, #0
 8016ef6:	f43f af6f 	beq.w	8016dd8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8016efa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8016efc:	4618      	mov	r0, r3
 8016efe:	3730      	adds	r7, #48	; 0x30
 8016f00:	46bd      	mov	sp, r7
 8016f02:	bd80      	pop	{r7, pc}
 8016f04:	e000ed04 	.word	0xe000ed04

08016f08 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8016f08:	b580      	push	{r7, lr}
 8016f0a:	b08e      	sub	sp, #56	; 0x38
 8016f0c:	af00      	add	r7, sp, #0
 8016f0e:	6078      	str	r0, [r7, #4]
 8016f10:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8016f12:	2300      	movs	r3, #0
 8016f14:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016f16:	687b      	ldr	r3, [r7, #4]
 8016f18:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8016f1a:	2300      	movs	r3, #0
 8016f1c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f20:	2b00      	cmp	r3, #0
 8016f22:	d10b      	bne.n	8016f3c <xQueueSemaphoreTake+0x34>
 8016f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016f28:	b672      	cpsid	i
 8016f2a:	f383 8811 	msr	BASEPRI, r3
 8016f2e:	f3bf 8f6f 	isb	sy
 8016f32:	f3bf 8f4f 	dsb	sy
 8016f36:	b662      	cpsie	i
 8016f38:	623b      	str	r3, [r7, #32]
 8016f3a:	e7fe      	b.n	8016f3a <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8016f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f40:	2b00      	cmp	r3, #0
 8016f42:	d00b      	beq.n	8016f5c <xQueueSemaphoreTake+0x54>
 8016f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016f48:	b672      	cpsid	i
 8016f4a:	f383 8811 	msr	BASEPRI, r3
 8016f4e:	f3bf 8f6f 	isb	sy
 8016f52:	f3bf 8f4f 	dsb	sy
 8016f56:	b662      	cpsie	i
 8016f58:	61fb      	str	r3, [r7, #28]
 8016f5a:	e7fe      	b.n	8016f5a <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016f5c:	f001 fa04 	bl	8018368 <xTaskGetSchedulerState>
 8016f60:	4603      	mov	r3, r0
 8016f62:	2b00      	cmp	r3, #0
 8016f64:	d102      	bne.n	8016f6c <xQueueSemaphoreTake+0x64>
 8016f66:	683b      	ldr	r3, [r7, #0]
 8016f68:	2b00      	cmp	r3, #0
 8016f6a:	d101      	bne.n	8016f70 <xQueueSemaphoreTake+0x68>
 8016f6c:	2301      	movs	r3, #1
 8016f6e:	e000      	b.n	8016f72 <xQueueSemaphoreTake+0x6a>
 8016f70:	2300      	movs	r3, #0
 8016f72:	2b00      	cmp	r3, #0
 8016f74:	d10b      	bne.n	8016f8e <xQueueSemaphoreTake+0x86>
 8016f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016f7a:	b672      	cpsid	i
 8016f7c:	f383 8811 	msr	BASEPRI, r3
 8016f80:	f3bf 8f6f 	isb	sy
 8016f84:	f3bf 8f4f 	dsb	sy
 8016f88:	b662      	cpsie	i
 8016f8a:	61bb      	str	r3, [r7, #24]
 8016f8c:	e7fe      	b.n	8016f8c <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016f8e:	f002 f82b 	bl	8018fe8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8016f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016f96:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8016f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016f9a:	2b00      	cmp	r3, #0
 8016f9c:	d024      	beq.n	8016fe8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8016f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016fa0:	1e5a      	subs	r2, r3, #1
 8016fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016fa4:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016fa8:	681b      	ldr	r3, [r3, #0]
 8016faa:	2b00      	cmp	r3, #0
 8016fac:	d104      	bne.n	8016fb8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8016fae:	f001 fb55 	bl	801865c <pvTaskIncrementMutexHeldCount>
 8016fb2:	4602      	mov	r2, r0
 8016fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016fb6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016fba:	691b      	ldr	r3, [r3, #16]
 8016fbc:	2b00      	cmp	r3, #0
 8016fbe:	d00f      	beq.n	8016fe0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016fc2:	3310      	adds	r3, #16
 8016fc4:	4618      	mov	r0, r3
 8016fc6:	f001 f801 	bl	8017fcc <xTaskRemoveFromEventList>
 8016fca:	4603      	mov	r3, r0
 8016fcc:	2b00      	cmp	r3, #0
 8016fce:	d007      	beq.n	8016fe0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8016fd0:	4b54      	ldr	r3, [pc, #336]	; (8017124 <xQueueSemaphoreTake+0x21c>)
 8016fd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016fd6:	601a      	str	r2, [r3, #0]
 8016fd8:	f3bf 8f4f 	dsb	sy
 8016fdc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8016fe0:	f002 f834 	bl	801904c <vPortExitCritical>
				return pdPASS;
 8016fe4:	2301      	movs	r3, #1
 8016fe6:	e098      	b.n	801711a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016fe8:	683b      	ldr	r3, [r7, #0]
 8016fea:	2b00      	cmp	r3, #0
 8016fec:	d112      	bne.n	8017014 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8016fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ff0:	2b00      	cmp	r3, #0
 8016ff2:	d00b      	beq.n	801700c <xQueueSemaphoreTake+0x104>
 8016ff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016ff8:	b672      	cpsid	i
 8016ffa:	f383 8811 	msr	BASEPRI, r3
 8016ffe:	f3bf 8f6f 	isb	sy
 8017002:	f3bf 8f4f 	dsb	sy
 8017006:	b662      	cpsie	i
 8017008:	617b      	str	r3, [r7, #20]
 801700a:	e7fe      	b.n	801700a <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 801700c:	f002 f81e 	bl	801904c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8017010:	2300      	movs	r3, #0
 8017012:	e082      	b.n	801711a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8017014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017016:	2b00      	cmp	r3, #0
 8017018:	d106      	bne.n	8017028 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801701a:	f107 030c 	add.w	r3, r7, #12
 801701e:	4618      	mov	r0, r3
 8017020:	f001 f838 	bl	8018094 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8017024:	2301      	movs	r3, #1
 8017026:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8017028:	f002 f810 	bl	801904c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 801702c:	f000 fd96 	bl	8017b5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8017030:	f001 ffda 	bl	8018fe8 <vPortEnterCritical>
 8017034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017036:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801703a:	b25b      	sxtb	r3, r3
 801703c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017040:	d103      	bne.n	801704a <xQueueSemaphoreTake+0x142>
 8017042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017044:	2200      	movs	r2, #0
 8017046:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801704a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801704c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8017050:	b25b      	sxtb	r3, r3
 8017052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017056:	d103      	bne.n	8017060 <xQueueSemaphoreTake+0x158>
 8017058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801705a:	2200      	movs	r2, #0
 801705c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8017060:	f001 fff4 	bl	801904c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8017064:	463a      	mov	r2, r7
 8017066:	f107 030c 	add.w	r3, r7, #12
 801706a:	4611      	mov	r1, r2
 801706c:	4618      	mov	r0, r3
 801706e:	f001 f827 	bl	80180c0 <xTaskCheckForTimeOut>
 8017072:	4603      	mov	r3, r0
 8017074:	2b00      	cmp	r3, #0
 8017076:	d132      	bne.n	80170de <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8017078:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801707a:	f000 f9f6 	bl	801746a <prvIsQueueEmpty>
 801707e:	4603      	mov	r3, r0
 8017080:	2b00      	cmp	r3, #0
 8017082:	d026      	beq.n	80170d2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8017084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017086:	681b      	ldr	r3, [r3, #0]
 8017088:	2b00      	cmp	r3, #0
 801708a:	d109      	bne.n	80170a0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 801708c:	f001 ffac 	bl	8018fe8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8017090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017092:	689b      	ldr	r3, [r3, #8]
 8017094:	4618      	mov	r0, r3
 8017096:	f001 f985 	bl	80183a4 <xTaskPriorityInherit>
 801709a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 801709c:	f001 ffd6 	bl	801904c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80170a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80170a2:	3324      	adds	r3, #36	; 0x24
 80170a4:	683a      	ldr	r2, [r7, #0]
 80170a6:	4611      	mov	r1, r2
 80170a8:	4618      	mov	r0, r3
 80170aa:	f000 ff3d 	bl	8017f28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80170ae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80170b0:	f000 f989 	bl	80173c6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80170b4:	f000 fd60 	bl	8017b78 <xTaskResumeAll>
 80170b8:	4603      	mov	r3, r0
 80170ba:	2b00      	cmp	r3, #0
 80170bc:	f47f af67 	bne.w	8016f8e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80170c0:	4b18      	ldr	r3, [pc, #96]	; (8017124 <xQueueSemaphoreTake+0x21c>)
 80170c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80170c6:	601a      	str	r2, [r3, #0]
 80170c8:	f3bf 8f4f 	dsb	sy
 80170cc:	f3bf 8f6f 	isb	sy
 80170d0:	e75d      	b.n	8016f8e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80170d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80170d4:	f000 f977 	bl	80173c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80170d8:	f000 fd4e 	bl	8017b78 <xTaskResumeAll>
 80170dc:	e757      	b.n	8016f8e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80170de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80170e0:	f000 f971 	bl	80173c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80170e4:	f000 fd48 	bl	8017b78 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80170e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80170ea:	f000 f9be 	bl	801746a <prvIsQueueEmpty>
 80170ee:	4603      	mov	r3, r0
 80170f0:	2b00      	cmp	r3, #0
 80170f2:	f43f af4c 	beq.w	8016f8e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80170f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80170f8:	2b00      	cmp	r3, #0
 80170fa:	d00d      	beq.n	8017118 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80170fc:	f001 ff74 	bl	8018fe8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8017100:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8017102:	f000 f8b8 	bl	8017276 <prvGetDisinheritPriorityAfterTimeout>
 8017106:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8017108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801710a:	689b      	ldr	r3, [r3, #8]
 801710c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801710e:	4618      	mov	r0, r3
 8017110:	f001 fa20 	bl	8018554 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8017114:	f001 ff9a 	bl	801904c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8017118:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801711a:	4618      	mov	r0, r3
 801711c:	3738      	adds	r7, #56	; 0x38
 801711e:	46bd      	mov	sp, r7
 8017120:	bd80      	pop	{r7, pc}
 8017122:	bf00      	nop
 8017124:	e000ed04 	.word	0xe000ed04

08017128 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8017128:	b580      	push	{r7, lr}
 801712a:	b08e      	sub	sp, #56	; 0x38
 801712c:	af00      	add	r7, sp, #0
 801712e:	60f8      	str	r0, [r7, #12]
 8017130:	60b9      	str	r1, [r7, #8]
 8017132:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8017134:	68fb      	ldr	r3, [r7, #12]
 8017136:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8017138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801713a:	2b00      	cmp	r3, #0
 801713c:	d10b      	bne.n	8017156 <xQueueReceiveFromISR+0x2e>
 801713e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017142:	b672      	cpsid	i
 8017144:	f383 8811 	msr	BASEPRI, r3
 8017148:	f3bf 8f6f 	isb	sy
 801714c:	f3bf 8f4f 	dsb	sy
 8017150:	b662      	cpsie	i
 8017152:	623b      	str	r3, [r7, #32]
 8017154:	e7fe      	b.n	8017154 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8017156:	68bb      	ldr	r3, [r7, #8]
 8017158:	2b00      	cmp	r3, #0
 801715a:	d103      	bne.n	8017164 <xQueueReceiveFromISR+0x3c>
 801715c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801715e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017160:	2b00      	cmp	r3, #0
 8017162:	d101      	bne.n	8017168 <xQueueReceiveFromISR+0x40>
 8017164:	2301      	movs	r3, #1
 8017166:	e000      	b.n	801716a <xQueueReceiveFromISR+0x42>
 8017168:	2300      	movs	r3, #0
 801716a:	2b00      	cmp	r3, #0
 801716c:	d10b      	bne.n	8017186 <xQueueReceiveFromISR+0x5e>
 801716e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017172:	b672      	cpsid	i
 8017174:	f383 8811 	msr	BASEPRI, r3
 8017178:	f3bf 8f6f 	isb	sy
 801717c:	f3bf 8f4f 	dsb	sy
 8017180:	b662      	cpsie	i
 8017182:	61fb      	str	r3, [r7, #28]
 8017184:	e7fe      	b.n	8017184 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8017186:	f002 f80f 	bl	80191a8 <vPortValidateInterruptPriority>
	__asm volatile
 801718a:	f3ef 8211 	mrs	r2, BASEPRI
 801718e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017192:	b672      	cpsid	i
 8017194:	f383 8811 	msr	BASEPRI, r3
 8017198:	f3bf 8f6f 	isb	sy
 801719c:	f3bf 8f4f 	dsb	sy
 80171a0:	b662      	cpsie	i
 80171a2:	61ba      	str	r2, [r7, #24]
 80171a4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80171a6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80171a8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80171aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80171ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80171ae:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80171b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80171b2:	2b00      	cmp	r3, #0
 80171b4:	d02f      	beq.n	8017216 <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80171b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80171b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80171bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80171c0:	68b9      	ldr	r1, [r7, #8]
 80171c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80171c4:	f000 f8d9 	bl	801737a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80171c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80171ca:	1e5a      	subs	r2, r3, #1
 80171cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80171ce:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80171d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80171d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80171d8:	d112      	bne.n	8017200 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80171da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80171dc:	691b      	ldr	r3, [r3, #16]
 80171de:	2b00      	cmp	r3, #0
 80171e0:	d016      	beq.n	8017210 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80171e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80171e4:	3310      	adds	r3, #16
 80171e6:	4618      	mov	r0, r3
 80171e8:	f000 fef0 	bl	8017fcc <xTaskRemoveFromEventList>
 80171ec:	4603      	mov	r3, r0
 80171ee:	2b00      	cmp	r3, #0
 80171f0:	d00e      	beq.n	8017210 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80171f2:	687b      	ldr	r3, [r7, #4]
 80171f4:	2b00      	cmp	r3, #0
 80171f6:	d00b      	beq.n	8017210 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80171f8:	687b      	ldr	r3, [r7, #4]
 80171fa:	2201      	movs	r2, #1
 80171fc:	601a      	str	r2, [r3, #0]
 80171fe:	e007      	b.n	8017210 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8017200:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017204:	3301      	adds	r3, #1
 8017206:	b2db      	uxtb	r3, r3
 8017208:	b25a      	sxtb	r2, r3
 801720a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801720c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8017210:	2301      	movs	r3, #1
 8017212:	637b      	str	r3, [r7, #52]	; 0x34
 8017214:	e001      	b.n	801721a <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 8017216:	2300      	movs	r3, #0
 8017218:	637b      	str	r3, [r7, #52]	; 0x34
 801721a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801721c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801721e:	693b      	ldr	r3, [r7, #16]
 8017220:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8017224:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8017226:	4618      	mov	r0, r3
 8017228:	3738      	adds	r7, #56	; 0x38
 801722a:	46bd      	mov	sp, r7
 801722c:	bd80      	pop	{r7, pc}

0801722e <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 801722e:	b580      	push	{r7, lr}
 8017230:	b084      	sub	sp, #16
 8017232:	af00      	add	r7, sp, #0
 8017234:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8017236:	687b      	ldr	r3, [r7, #4]
 8017238:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801723a:	68fb      	ldr	r3, [r7, #12]
 801723c:	2b00      	cmp	r3, #0
 801723e:	d10b      	bne.n	8017258 <vQueueDelete+0x2a>
	__asm volatile
 8017240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017244:	b672      	cpsid	i
 8017246:	f383 8811 	msr	BASEPRI, r3
 801724a:	f3bf 8f6f 	isb	sy
 801724e:	f3bf 8f4f 	dsb	sy
 8017252:	b662      	cpsie	i
 8017254:	60bb      	str	r3, [r7, #8]
 8017256:	e7fe      	b.n	8017256 <vQueueDelete+0x28>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8017258:	68f8      	ldr	r0, [r7, #12]
 801725a:	f000 f95d 	bl	8017518 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 801725e:	68fb      	ldr	r3, [r7, #12]
 8017260:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8017264:	2b00      	cmp	r3, #0
 8017266:	d102      	bne.n	801726e <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8017268:	68f8      	ldr	r0, [r7, #12]
 801726a:	f002 f8a7 	bl	80193bc <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 801726e:	bf00      	nop
 8017270:	3710      	adds	r7, #16
 8017272:	46bd      	mov	sp, r7
 8017274:	bd80      	pop	{r7, pc}

08017276 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8017276:	b480      	push	{r7}
 8017278:	b085      	sub	sp, #20
 801727a:	af00      	add	r7, sp, #0
 801727c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801727e:	687b      	ldr	r3, [r7, #4]
 8017280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017282:	2b00      	cmp	r3, #0
 8017284:	d006      	beq.n	8017294 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8017286:	687b      	ldr	r3, [r7, #4]
 8017288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801728a:	681b      	ldr	r3, [r3, #0]
 801728c:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8017290:	60fb      	str	r3, [r7, #12]
 8017292:	e001      	b.n	8017298 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8017294:	2300      	movs	r3, #0
 8017296:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8017298:	68fb      	ldr	r3, [r7, #12]
	}
 801729a:	4618      	mov	r0, r3
 801729c:	3714      	adds	r7, #20
 801729e:	46bd      	mov	sp, r7
 80172a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172a4:	4770      	bx	lr

080172a6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80172a6:	b580      	push	{r7, lr}
 80172a8:	b086      	sub	sp, #24
 80172aa:	af00      	add	r7, sp, #0
 80172ac:	60f8      	str	r0, [r7, #12]
 80172ae:	60b9      	str	r1, [r7, #8]
 80172b0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80172b2:	2300      	movs	r3, #0
 80172b4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80172b6:	68fb      	ldr	r3, [r7, #12]
 80172b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80172ba:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80172bc:	68fb      	ldr	r3, [r7, #12]
 80172be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80172c0:	2b00      	cmp	r3, #0
 80172c2:	d10d      	bne.n	80172e0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80172c4:	68fb      	ldr	r3, [r7, #12]
 80172c6:	681b      	ldr	r3, [r3, #0]
 80172c8:	2b00      	cmp	r3, #0
 80172ca:	d14d      	bne.n	8017368 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80172cc:	68fb      	ldr	r3, [r7, #12]
 80172ce:	689b      	ldr	r3, [r3, #8]
 80172d0:	4618      	mov	r0, r3
 80172d2:	f001 f8cf 	bl	8018474 <xTaskPriorityDisinherit>
 80172d6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80172d8:	68fb      	ldr	r3, [r7, #12]
 80172da:	2200      	movs	r2, #0
 80172dc:	609a      	str	r2, [r3, #8]
 80172de:	e043      	b.n	8017368 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80172e0:	687b      	ldr	r3, [r7, #4]
 80172e2:	2b00      	cmp	r3, #0
 80172e4:	d119      	bne.n	801731a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80172e6:	68fb      	ldr	r3, [r7, #12]
 80172e8:	6858      	ldr	r0, [r3, #4]
 80172ea:	68fb      	ldr	r3, [r7, #12]
 80172ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80172ee:	461a      	mov	r2, r3
 80172f0:	68b9      	ldr	r1, [r7, #8]
 80172f2:	f002 ff1d 	bl	801a130 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80172f6:	68fb      	ldr	r3, [r7, #12]
 80172f8:	685a      	ldr	r2, [r3, #4]
 80172fa:	68fb      	ldr	r3, [r7, #12]
 80172fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80172fe:	441a      	add	r2, r3
 8017300:	68fb      	ldr	r3, [r7, #12]
 8017302:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8017304:	68fb      	ldr	r3, [r7, #12]
 8017306:	685a      	ldr	r2, [r3, #4]
 8017308:	68fb      	ldr	r3, [r7, #12]
 801730a:	689b      	ldr	r3, [r3, #8]
 801730c:	429a      	cmp	r2, r3
 801730e:	d32b      	bcc.n	8017368 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8017310:	68fb      	ldr	r3, [r7, #12]
 8017312:	681a      	ldr	r2, [r3, #0]
 8017314:	68fb      	ldr	r3, [r7, #12]
 8017316:	605a      	str	r2, [r3, #4]
 8017318:	e026      	b.n	8017368 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801731a:	68fb      	ldr	r3, [r7, #12]
 801731c:	68d8      	ldr	r0, [r3, #12]
 801731e:	68fb      	ldr	r3, [r7, #12]
 8017320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017322:	461a      	mov	r2, r3
 8017324:	68b9      	ldr	r1, [r7, #8]
 8017326:	f002 ff03 	bl	801a130 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801732a:	68fb      	ldr	r3, [r7, #12]
 801732c:	68da      	ldr	r2, [r3, #12]
 801732e:	68fb      	ldr	r3, [r7, #12]
 8017330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017332:	425b      	negs	r3, r3
 8017334:	441a      	add	r2, r3
 8017336:	68fb      	ldr	r3, [r7, #12]
 8017338:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801733a:	68fb      	ldr	r3, [r7, #12]
 801733c:	68da      	ldr	r2, [r3, #12]
 801733e:	68fb      	ldr	r3, [r7, #12]
 8017340:	681b      	ldr	r3, [r3, #0]
 8017342:	429a      	cmp	r2, r3
 8017344:	d207      	bcs.n	8017356 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8017346:	68fb      	ldr	r3, [r7, #12]
 8017348:	689a      	ldr	r2, [r3, #8]
 801734a:	68fb      	ldr	r3, [r7, #12]
 801734c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801734e:	425b      	negs	r3, r3
 8017350:	441a      	add	r2, r3
 8017352:	68fb      	ldr	r3, [r7, #12]
 8017354:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8017356:	687b      	ldr	r3, [r7, #4]
 8017358:	2b02      	cmp	r3, #2
 801735a:	d105      	bne.n	8017368 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801735c:	693b      	ldr	r3, [r7, #16]
 801735e:	2b00      	cmp	r3, #0
 8017360:	d002      	beq.n	8017368 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8017362:	693b      	ldr	r3, [r7, #16]
 8017364:	3b01      	subs	r3, #1
 8017366:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8017368:	693b      	ldr	r3, [r7, #16]
 801736a:	1c5a      	adds	r2, r3, #1
 801736c:	68fb      	ldr	r3, [r7, #12]
 801736e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8017370:	697b      	ldr	r3, [r7, #20]
}
 8017372:	4618      	mov	r0, r3
 8017374:	3718      	adds	r7, #24
 8017376:	46bd      	mov	sp, r7
 8017378:	bd80      	pop	{r7, pc}

0801737a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801737a:	b580      	push	{r7, lr}
 801737c:	b082      	sub	sp, #8
 801737e:	af00      	add	r7, sp, #0
 8017380:	6078      	str	r0, [r7, #4]
 8017382:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8017384:	687b      	ldr	r3, [r7, #4]
 8017386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017388:	2b00      	cmp	r3, #0
 801738a:	d018      	beq.n	80173be <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801738c:	687b      	ldr	r3, [r7, #4]
 801738e:	68da      	ldr	r2, [r3, #12]
 8017390:	687b      	ldr	r3, [r7, #4]
 8017392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017394:	441a      	add	r2, r3
 8017396:	687b      	ldr	r3, [r7, #4]
 8017398:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801739a:	687b      	ldr	r3, [r7, #4]
 801739c:	68da      	ldr	r2, [r3, #12]
 801739e:	687b      	ldr	r3, [r7, #4]
 80173a0:	689b      	ldr	r3, [r3, #8]
 80173a2:	429a      	cmp	r2, r3
 80173a4:	d303      	bcc.n	80173ae <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80173a6:	687b      	ldr	r3, [r7, #4]
 80173a8:	681a      	ldr	r2, [r3, #0]
 80173aa:	687b      	ldr	r3, [r7, #4]
 80173ac:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80173ae:	687b      	ldr	r3, [r7, #4]
 80173b0:	68d9      	ldr	r1, [r3, #12]
 80173b2:	687b      	ldr	r3, [r7, #4]
 80173b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80173b6:	461a      	mov	r2, r3
 80173b8:	6838      	ldr	r0, [r7, #0]
 80173ba:	f002 feb9 	bl	801a130 <memcpy>
	}
}
 80173be:	bf00      	nop
 80173c0:	3708      	adds	r7, #8
 80173c2:	46bd      	mov	sp, r7
 80173c4:	bd80      	pop	{r7, pc}

080173c6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80173c6:	b580      	push	{r7, lr}
 80173c8:	b084      	sub	sp, #16
 80173ca:	af00      	add	r7, sp, #0
 80173cc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80173ce:	f001 fe0b 	bl	8018fe8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80173d2:	687b      	ldr	r3, [r7, #4]
 80173d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80173d8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80173da:	e011      	b.n	8017400 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80173dc:	687b      	ldr	r3, [r7, #4]
 80173de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80173e0:	2b00      	cmp	r3, #0
 80173e2:	d012      	beq.n	801740a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80173e4:	687b      	ldr	r3, [r7, #4]
 80173e6:	3324      	adds	r3, #36	; 0x24
 80173e8:	4618      	mov	r0, r3
 80173ea:	f000 fdef 	bl	8017fcc <xTaskRemoveFromEventList>
 80173ee:	4603      	mov	r3, r0
 80173f0:	2b00      	cmp	r3, #0
 80173f2:	d001      	beq.n	80173f8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80173f4:	f000 fec8 	bl	8018188 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80173f8:	7bfb      	ldrb	r3, [r7, #15]
 80173fa:	3b01      	subs	r3, #1
 80173fc:	b2db      	uxtb	r3, r3
 80173fe:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8017400:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017404:	2b00      	cmp	r3, #0
 8017406:	dce9      	bgt.n	80173dc <prvUnlockQueue+0x16>
 8017408:	e000      	b.n	801740c <prvUnlockQueue+0x46>
					break;
 801740a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801740c:	687b      	ldr	r3, [r7, #4]
 801740e:	22ff      	movs	r2, #255	; 0xff
 8017410:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8017414:	f001 fe1a 	bl	801904c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8017418:	f001 fde6 	bl	8018fe8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801741c:	687b      	ldr	r3, [r7, #4]
 801741e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8017422:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8017424:	e011      	b.n	801744a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017426:	687b      	ldr	r3, [r7, #4]
 8017428:	691b      	ldr	r3, [r3, #16]
 801742a:	2b00      	cmp	r3, #0
 801742c:	d012      	beq.n	8017454 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	3310      	adds	r3, #16
 8017432:	4618      	mov	r0, r3
 8017434:	f000 fdca 	bl	8017fcc <xTaskRemoveFromEventList>
 8017438:	4603      	mov	r3, r0
 801743a:	2b00      	cmp	r3, #0
 801743c:	d001      	beq.n	8017442 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801743e:	f000 fea3 	bl	8018188 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8017442:	7bbb      	ldrb	r3, [r7, #14]
 8017444:	3b01      	subs	r3, #1
 8017446:	b2db      	uxtb	r3, r3
 8017448:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801744a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801744e:	2b00      	cmp	r3, #0
 8017450:	dce9      	bgt.n	8017426 <prvUnlockQueue+0x60>
 8017452:	e000      	b.n	8017456 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8017454:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8017456:	687b      	ldr	r3, [r7, #4]
 8017458:	22ff      	movs	r2, #255	; 0xff
 801745a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 801745e:	f001 fdf5 	bl	801904c <vPortExitCritical>
}
 8017462:	bf00      	nop
 8017464:	3710      	adds	r7, #16
 8017466:	46bd      	mov	sp, r7
 8017468:	bd80      	pop	{r7, pc}

0801746a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801746a:	b580      	push	{r7, lr}
 801746c:	b084      	sub	sp, #16
 801746e:	af00      	add	r7, sp, #0
 8017470:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8017472:	f001 fdb9 	bl	8018fe8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8017476:	687b      	ldr	r3, [r7, #4]
 8017478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801747a:	2b00      	cmp	r3, #0
 801747c:	d102      	bne.n	8017484 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801747e:	2301      	movs	r3, #1
 8017480:	60fb      	str	r3, [r7, #12]
 8017482:	e001      	b.n	8017488 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8017484:	2300      	movs	r3, #0
 8017486:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8017488:	f001 fde0 	bl	801904c <vPortExitCritical>

	return xReturn;
 801748c:	68fb      	ldr	r3, [r7, #12]
}
 801748e:	4618      	mov	r0, r3
 8017490:	3710      	adds	r7, #16
 8017492:	46bd      	mov	sp, r7
 8017494:	bd80      	pop	{r7, pc}

08017496 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8017496:	b580      	push	{r7, lr}
 8017498:	b084      	sub	sp, #16
 801749a:	af00      	add	r7, sp, #0
 801749c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801749e:	f001 fda3 	bl	8018fe8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80174a2:	687b      	ldr	r3, [r7, #4]
 80174a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80174a6:	687b      	ldr	r3, [r7, #4]
 80174a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80174aa:	429a      	cmp	r2, r3
 80174ac:	d102      	bne.n	80174b4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80174ae:	2301      	movs	r3, #1
 80174b0:	60fb      	str	r3, [r7, #12]
 80174b2:	e001      	b.n	80174b8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80174b4:	2300      	movs	r3, #0
 80174b6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80174b8:	f001 fdc8 	bl	801904c <vPortExitCritical>

	return xReturn;
 80174bc:	68fb      	ldr	r3, [r7, #12]
}
 80174be:	4618      	mov	r0, r3
 80174c0:	3710      	adds	r7, #16
 80174c2:	46bd      	mov	sp, r7
 80174c4:	bd80      	pop	{r7, pc}
	...

080174c8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80174c8:	b480      	push	{r7}
 80174ca:	b085      	sub	sp, #20
 80174cc:	af00      	add	r7, sp, #0
 80174ce:	6078      	str	r0, [r7, #4]
 80174d0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80174d2:	2300      	movs	r3, #0
 80174d4:	60fb      	str	r3, [r7, #12]
 80174d6:	e014      	b.n	8017502 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80174d8:	4a0e      	ldr	r2, [pc, #56]	; (8017514 <vQueueAddToRegistry+0x4c>)
 80174da:	68fb      	ldr	r3, [r7, #12]
 80174dc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80174e0:	2b00      	cmp	r3, #0
 80174e2:	d10b      	bne.n	80174fc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80174e4:	490b      	ldr	r1, [pc, #44]	; (8017514 <vQueueAddToRegistry+0x4c>)
 80174e6:	68fb      	ldr	r3, [r7, #12]
 80174e8:	683a      	ldr	r2, [r7, #0]
 80174ea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80174ee:	4a09      	ldr	r2, [pc, #36]	; (8017514 <vQueueAddToRegistry+0x4c>)
 80174f0:	68fb      	ldr	r3, [r7, #12]
 80174f2:	00db      	lsls	r3, r3, #3
 80174f4:	4413      	add	r3, r2
 80174f6:	687a      	ldr	r2, [r7, #4]
 80174f8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80174fa:	e005      	b.n	8017508 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80174fc:	68fb      	ldr	r3, [r7, #12]
 80174fe:	3301      	adds	r3, #1
 8017500:	60fb      	str	r3, [r7, #12]
 8017502:	68fb      	ldr	r3, [r7, #12]
 8017504:	2b07      	cmp	r3, #7
 8017506:	d9e7      	bls.n	80174d8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8017508:	bf00      	nop
 801750a:	3714      	adds	r7, #20
 801750c:	46bd      	mov	sp, r7
 801750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017512:	4770      	bx	lr
 8017514:	2001adb8 	.word	0x2001adb8

08017518 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8017518:	b480      	push	{r7}
 801751a:	b085      	sub	sp, #20
 801751c:	af00      	add	r7, sp, #0
 801751e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8017520:	2300      	movs	r3, #0
 8017522:	60fb      	str	r3, [r7, #12]
 8017524:	e016      	b.n	8017554 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8017526:	4a10      	ldr	r2, [pc, #64]	; (8017568 <vQueueUnregisterQueue+0x50>)
 8017528:	68fb      	ldr	r3, [r7, #12]
 801752a:	00db      	lsls	r3, r3, #3
 801752c:	4413      	add	r3, r2
 801752e:	685b      	ldr	r3, [r3, #4]
 8017530:	687a      	ldr	r2, [r7, #4]
 8017532:	429a      	cmp	r2, r3
 8017534:	d10b      	bne.n	801754e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8017536:	4a0c      	ldr	r2, [pc, #48]	; (8017568 <vQueueUnregisterQueue+0x50>)
 8017538:	68fb      	ldr	r3, [r7, #12]
 801753a:	2100      	movs	r1, #0
 801753c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8017540:	4a09      	ldr	r2, [pc, #36]	; (8017568 <vQueueUnregisterQueue+0x50>)
 8017542:	68fb      	ldr	r3, [r7, #12]
 8017544:	00db      	lsls	r3, r3, #3
 8017546:	4413      	add	r3, r2
 8017548:	2200      	movs	r2, #0
 801754a:	605a      	str	r2, [r3, #4]
				break;
 801754c:	e005      	b.n	801755a <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801754e:	68fb      	ldr	r3, [r7, #12]
 8017550:	3301      	adds	r3, #1
 8017552:	60fb      	str	r3, [r7, #12]
 8017554:	68fb      	ldr	r3, [r7, #12]
 8017556:	2b07      	cmp	r3, #7
 8017558:	d9e5      	bls.n	8017526 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801755a:	bf00      	nop
 801755c:	3714      	adds	r7, #20
 801755e:	46bd      	mov	sp, r7
 8017560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017564:	4770      	bx	lr
 8017566:	bf00      	nop
 8017568:	2001adb8 	.word	0x2001adb8

0801756c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801756c:	b580      	push	{r7, lr}
 801756e:	b086      	sub	sp, #24
 8017570:	af00      	add	r7, sp, #0
 8017572:	60f8      	str	r0, [r7, #12]
 8017574:	60b9      	str	r1, [r7, #8]
 8017576:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8017578:	68fb      	ldr	r3, [r7, #12]
 801757a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 801757c:	f001 fd34 	bl	8018fe8 <vPortEnterCritical>
 8017580:	697b      	ldr	r3, [r7, #20]
 8017582:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8017586:	b25b      	sxtb	r3, r3
 8017588:	f1b3 3fff 	cmp.w	r3, #4294967295
 801758c:	d103      	bne.n	8017596 <vQueueWaitForMessageRestricted+0x2a>
 801758e:	697b      	ldr	r3, [r7, #20]
 8017590:	2200      	movs	r2, #0
 8017592:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8017596:	697b      	ldr	r3, [r7, #20]
 8017598:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801759c:	b25b      	sxtb	r3, r3
 801759e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80175a2:	d103      	bne.n	80175ac <vQueueWaitForMessageRestricted+0x40>
 80175a4:	697b      	ldr	r3, [r7, #20]
 80175a6:	2200      	movs	r2, #0
 80175a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80175ac:	f001 fd4e 	bl	801904c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80175b0:	697b      	ldr	r3, [r7, #20]
 80175b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80175b4:	2b00      	cmp	r3, #0
 80175b6:	d106      	bne.n	80175c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80175b8:	697b      	ldr	r3, [r7, #20]
 80175ba:	3324      	adds	r3, #36	; 0x24
 80175bc:	687a      	ldr	r2, [r7, #4]
 80175be:	68b9      	ldr	r1, [r7, #8]
 80175c0:	4618      	mov	r0, r3
 80175c2:	f000 fcd7 	bl	8017f74 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80175c6:	6978      	ldr	r0, [r7, #20]
 80175c8:	f7ff fefd 	bl	80173c6 <prvUnlockQueue>
	}
 80175cc:	bf00      	nop
 80175ce:	3718      	adds	r7, #24
 80175d0:	46bd      	mov	sp, r7
 80175d2:	bd80      	pop	{r7, pc}

080175d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80175d4:	b580      	push	{r7, lr}
 80175d6:	b08e      	sub	sp, #56	; 0x38
 80175d8:	af04      	add	r7, sp, #16
 80175da:	60f8      	str	r0, [r7, #12]
 80175dc:	60b9      	str	r1, [r7, #8]
 80175de:	607a      	str	r2, [r7, #4]
 80175e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80175e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80175e4:	2b00      	cmp	r3, #0
 80175e6:	d10b      	bne.n	8017600 <xTaskCreateStatic+0x2c>
 80175e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80175ec:	b672      	cpsid	i
 80175ee:	f383 8811 	msr	BASEPRI, r3
 80175f2:	f3bf 8f6f 	isb	sy
 80175f6:	f3bf 8f4f 	dsb	sy
 80175fa:	b662      	cpsie	i
 80175fc:	623b      	str	r3, [r7, #32]
 80175fe:	e7fe      	b.n	80175fe <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8017600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017602:	2b00      	cmp	r3, #0
 8017604:	d10b      	bne.n	801761e <xTaskCreateStatic+0x4a>
 8017606:	f04f 0350 	mov.w	r3, #80	; 0x50
 801760a:	b672      	cpsid	i
 801760c:	f383 8811 	msr	BASEPRI, r3
 8017610:	f3bf 8f6f 	isb	sy
 8017614:	f3bf 8f4f 	dsb	sy
 8017618:	b662      	cpsie	i
 801761a:	61fb      	str	r3, [r7, #28]
 801761c:	e7fe      	b.n	801761c <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801761e:	235c      	movs	r3, #92	; 0x5c
 8017620:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8017622:	693b      	ldr	r3, [r7, #16]
 8017624:	2b5c      	cmp	r3, #92	; 0x5c
 8017626:	d00b      	beq.n	8017640 <xTaskCreateStatic+0x6c>
 8017628:	f04f 0350 	mov.w	r3, #80	; 0x50
 801762c:	b672      	cpsid	i
 801762e:	f383 8811 	msr	BASEPRI, r3
 8017632:	f3bf 8f6f 	isb	sy
 8017636:	f3bf 8f4f 	dsb	sy
 801763a:	b662      	cpsie	i
 801763c:	61bb      	str	r3, [r7, #24]
 801763e:	e7fe      	b.n	801763e <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8017640:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8017642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017644:	2b00      	cmp	r3, #0
 8017646:	d01e      	beq.n	8017686 <xTaskCreateStatic+0xb2>
 8017648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801764a:	2b00      	cmp	r3, #0
 801764c:	d01b      	beq.n	8017686 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801764e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017650:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8017652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017654:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017656:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8017658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801765a:	2202      	movs	r2, #2
 801765c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8017660:	2300      	movs	r3, #0
 8017662:	9303      	str	r3, [sp, #12]
 8017664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017666:	9302      	str	r3, [sp, #8]
 8017668:	f107 0314 	add.w	r3, r7, #20
 801766c:	9301      	str	r3, [sp, #4]
 801766e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017670:	9300      	str	r3, [sp, #0]
 8017672:	683b      	ldr	r3, [r7, #0]
 8017674:	687a      	ldr	r2, [r7, #4]
 8017676:	68b9      	ldr	r1, [r7, #8]
 8017678:	68f8      	ldr	r0, [r7, #12]
 801767a:	f000 f850 	bl	801771e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801767e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017680:	f000 f8de 	bl	8017840 <prvAddNewTaskToReadyList>
 8017684:	e001      	b.n	801768a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8017686:	2300      	movs	r3, #0
 8017688:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801768a:	697b      	ldr	r3, [r7, #20]
	}
 801768c:	4618      	mov	r0, r3
 801768e:	3728      	adds	r7, #40	; 0x28
 8017690:	46bd      	mov	sp, r7
 8017692:	bd80      	pop	{r7, pc}

08017694 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8017694:	b580      	push	{r7, lr}
 8017696:	b08c      	sub	sp, #48	; 0x30
 8017698:	af04      	add	r7, sp, #16
 801769a:	60f8      	str	r0, [r7, #12]
 801769c:	60b9      	str	r1, [r7, #8]
 801769e:	603b      	str	r3, [r7, #0]
 80176a0:	4613      	mov	r3, r2
 80176a2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80176a4:	88fb      	ldrh	r3, [r7, #6]
 80176a6:	009b      	lsls	r3, r3, #2
 80176a8:	4618      	mov	r0, r3
 80176aa:	f001 fdbf 	bl	801922c <pvPortMalloc>
 80176ae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80176b0:	697b      	ldr	r3, [r7, #20]
 80176b2:	2b00      	cmp	r3, #0
 80176b4:	d00e      	beq.n	80176d4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80176b6:	205c      	movs	r0, #92	; 0x5c
 80176b8:	f001 fdb8 	bl	801922c <pvPortMalloc>
 80176bc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80176be:	69fb      	ldr	r3, [r7, #28]
 80176c0:	2b00      	cmp	r3, #0
 80176c2:	d003      	beq.n	80176cc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80176c4:	69fb      	ldr	r3, [r7, #28]
 80176c6:	697a      	ldr	r2, [r7, #20]
 80176c8:	631a      	str	r2, [r3, #48]	; 0x30
 80176ca:	e005      	b.n	80176d8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80176cc:	6978      	ldr	r0, [r7, #20]
 80176ce:	f001 fe75 	bl	80193bc <vPortFree>
 80176d2:	e001      	b.n	80176d8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80176d4:	2300      	movs	r3, #0
 80176d6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80176d8:	69fb      	ldr	r3, [r7, #28]
 80176da:	2b00      	cmp	r3, #0
 80176dc:	d017      	beq.n	801770e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80176de:	69fb      	ldr	r3, [r7, #28]
 80176e0:	2200      	movs	r2, #0
 80176e2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80176e6:	88fa      	ldrh	r2, [r7, #6]
 80176e8:	2300      	movs	r3, #0
 80176ea:	9303      	str	r3, [sp, #12]
 80176ec:	69fb      	ldr	r3, [r7, #28]
 80176ee:	9302      	str	r3, [sp, #8]
 80176f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80176f2:	9301      	str	r3, [sp, #4]
 80176f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176f6:	9300      	str	r3, [sp, #0]
 80176f8:	683b      	ldr	r3, [r7, #0]
 80176fa:	68b9      	ldr	r1, [r7, #8]
 80176fc:	68f8      	ldr	r0, [r7, #12]
 80176fe:	f000 f80e 	bl	801771e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8017702:	69f8      	ldr	r0, [r7, #28]
 8017704:	f000 f89c 	bl	8017840 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8017708:	2301      	movs	r3, #1
 801770a:	61bb      	str	r3, [r7, #24]
 801770c:	e002      	b.n	8017714 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801770e:	f04f 33ff 	mov.w	r3, #4294967295
 8017712:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8017714:	69bb      	ldr	r3, [r7, #24]
	}
 8017716:	4618      	mov	r0, r3
 8017718:	3720      	adds	r7, #32
 801771a:	46bd      	mov	sp, r7
 801771c:	bd80      	pop	{r7, pc}

0801771e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801771e:	b580      	push	{r7, lr}
 8017720:	b088      	sub	sp, #32
 8017722:	af00      	add	r7, sp, #0
 8017724:	60f8      	str	r0, [r7, #12]
 8017726:	60b9      	str	r1, [r7, #8]
 8017728:	607a      	str	r2, [r7, #4]
 801772a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801772c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801772e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8017730:	687b      	ldr	r3, [r7, #4]
 8017732:	009b      	lsls	r3, r3, #2
 8017734:	461a      	mov	r2, r3
 8017736:	21a5      	movs	r1, #165	; 0xa5
 8017738:	f002 fd05 	bl	801a146 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801773c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801773e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8017740:	6879      	ldr	r1, [r7, #4]
 8017742:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8017746:	440b      	add	r3, r1
 8017748:	009b      	lsls	r3, r3, #2
 801774a:	4413      	add	r3, r2
 801774c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801774e:	69bb      	ldr	r3, [r7, #24]
 8017750:	f023 0307 	bic.w	r3, r3, #7
 8017754:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8017756:	69bb      	ldr	r3, [r7, #24]
 8017758:	f003 0307 	and.w	r3, r3, #7
 801775c:	2b00      	cmp	r3, #0
 801775e:	d00b      	beq.n	8017778 <prvInitialiseNewTask+0x5a>
 8017760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017764:	b672      	cpsid	i
 8017766:	f383 8811 	msr	BASEPRI, r3
 801776a:	f3bf 8f6f 	isb	sy
 801776e:	f3bf 8f4f 	dsb	sy
 8017772:	b662      	cpsie	i
 8017774:	617b      	str	r3, [r7, #20]
 8017776:	e7fe      	b.n	8017776 <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8017778:	68bb      	ldr	r3, [r7, #8]
 801777a:	2b00      	cmp	r3, #0
 801777c:	d01f      	beq.n	80177be <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801777e:	2300      	movs	r3, #0
 8017780:	61fb      	str	r3, [r7, #28]
 8017782:	e012      	b.n	80177aa <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8017784:	68ba      	ldr	r2, [r7, #8]
 8017786:	69fb      	ldr	r3, [r7, #28]
 8017788:	4413      	add	r3, r2
 801778a:	7819      	ldrb	r1, [r3, #0]
 801778c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801778e:	69fb      	ldr	r3, [r7, #28]
 8017790:	4413      	add	r3, r2
 8017792:	3334      	adds	r3, #52	; 0x34
 8017794:	460a      	mov	r2, r1
 8017796:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8017798:	68ba      	ldr	r2, [r7, #8]
 801779a:	69fb      	ldr	r3, [r7, #28]
 801779c:	4413      	add	r3, r2
 801779e:	781b      	ldrb	r3, [r3, #0]
 80177a0:	2b00      	cmp	r3, #0
 80177a2:	d006      	beq.n	80177b2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80177a4:	69fb      	ldr	r3, [r7, #28]
 80177a6:	3301      	adds	r3, #1
 80177a8:	61fb      	str	r3, [r7, #28]
 80177aa:	69fb      	ldr	r3, [r7, #28]
 80177ac:	2b0f      	cmp	r3, #15
 80177ae:	d9e9      	bls.n	8017784 <prvInitialiseNewTask+0x66>
 80177b0:	e000      	b.n	80177b4 <prvInitialiseNewTask+0x96>
			{
				break;
 80177b2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80177b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80177b6:	2200      	movs	r2, #0
 80177b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80177bc:	e003      	b.n	80177c6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80177be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80177c0:	2200      	movs	r2, #0
 80177c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80177c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80177c8:	2b37      	cmp	r3, #55	; 0x37
 80177ca:	d901      	bls.n	80177d0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80177cc:	2337      	movs	r3, #55	; 0x37
 80177ce:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80177d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80177d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80177d4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80177d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80177d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80177da:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80177dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80177de:	2200      	movs	r2, #0
 80177e0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80177e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80177e4:	3304      	adds	r3, #4
 80177e6:	4618      	mov	r0, r3
 80177e8:	f7fe fd76 	bl	80162d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80177ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80177ee:	3318      	adds	r3, #24
 80177f0:	4618      	mov	r0, r3
 80177f2:	f7fe fd71 	bl	80162d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80177f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80177f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80177fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80177fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80177fe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8017802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017804:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8017806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017808:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801780a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801780c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801780e:	2200      	movs	r2, #0
 8017810:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8017812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017814:	2200      	movs	r2, #0
 8017816:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801781a:	683a      	ldr	r2, [r7, #0]
 801781c:	68f9      	ldr	r1, [r7, #12]
 801781e:	69b8      	ldr	r0, [r7, #24]
 8017820:	f001 fad8 	bl	8018dd4 <pxPortInitialiseStack>
 8017824:	4602      	mov	r2, r0
 8017826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017828:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801782a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801782c:	2b00      	cmp	r3, #0
 801782e:	d002      	beq.n	8017836 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8017830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017832:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017834:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017836:	bf00      	nop
 8017838:	3720      	adds	r7, #32
 801783a:	46bd      	mov	sp, r7
 801783c:	bd80      	pop	{r7, pc}
	...

08017840 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8017840:	b580      	push	{r7, lr}
 8017842:	b082      	sub	sp, #8
 8017844:	af00      	add	r7, sp, #0
 8017846:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8017848:	f001 fbce 	bl	8018fe8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801784c:	4b2d      	ldr	r3, [pc, #180]	; (8017904 <prvAddNewTaskToReadyList+0xc4>)
 801784e:	681b      	ldr	r3, [r3, #0]
 8017850:	3301      	adds	r3, #1
 8017852:	4a2c      	ldr	r2, [pc, #176]	; (8017904 <prvAddNewTaskToReadyList+0xc4>)
 8017854:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8017856:	4b2c      	ldr	r3, [pc, #176]	; (8017908 <prvAddNewTaskToReadyList+0xc8>)
 8017858:	681b      	ldr	r3, [r3, #0]
 801785a:	2b00      	cmp	r3, #0
 801785c:	d109      	bne.n	8017872 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801785e:	4a2a      	ldr	r2, [pc, #168]	; (8017908 <prvAddNewTaskToReadyList+0xc8>)
 8017860:	687b      	ldr	r3, [r7, #4]
 8017862:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8017864:	4b27      	ldr	r3, [pc, #156]	; (8017904 <prvAddNewTaskToReadyList+0xc4>)
 8017866:	681b      	ldr	r3, [r3, #0]
 8017868:	2b01      	cmp	r3, #1
 801786a:	d110      	bne.n	801788e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801786c:	f000 fcb0 	bl	80181d0 <prvInitialiseTaskLists>
 8017870:	e00d      	b.n	801788e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8017872:	4b26      	ldr	r3, [pc, #152]	; (801790c <prvAddNewTaskToReadyList+0xcc>)
 8017874:	681b      	ldr	r3, [r3, #0]
 8017876:	2b00      	cmp	r3, #0
 8017878:	d109      	bne.n	801788e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801787a:	4b23      	ldr	r3, [pc, #140]	; (8017908 <prvAddNewTaskToReadyList+0xc8>)
 801787c:	681b      	ldr	r3, [r3, #0]
 801787e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017880:	687b      	ldr	r3, [r7, #4]
 8017882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017884:	429a      	cmp	r2, r3
 8017886:	d802      	bhi.n	801788e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8017888:	4a1f      	ldr	r2, [pc, #124]	; (8017908 <prvAddNewTaskToReadyList+0xc8>)
 801788a:	687b      	ldr	r3, [r7, #4]
 801788c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801788e:	4b20      	ldr	r3, [pc, #128]	; (8017910 <prvAddNewTaskToReadyList+0xd0>)
 8017890:	681b      	ldr	r3, [r3, #0]
 8017892:	3301      	adds	r3, #1
 8017894:	4a1e      	ldr	r2, [pc, #120]	; (8017910 <prvAddNewTaskToReadyList+0xd0>)
 8017896:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8017898:	4b1d      	ldr	r3, [pc, #116]	; (8017910 <prvAddNewTaskToReadyList+0xd0>)
 801789a:	681a      	ldr	r2, [r3, #0]
 801789c:	687b      	ldr	r3, [r7, #4]
 801789e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80178a0:	687b      	ldr	r3, [r7, #4]
 80178a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80178a4:	4b1b      	ldr	r3, [pc, #108]	; (8017914 <prvAddNewTaskToReadyList+0xd4>)
 80178a6:	681b      	ldr	r3, [r3, #0]
 80178a8:	429a      	cmp	r2, r3
 80178aa:	d903      	bls.n	80178b4 <prvAddNewTaskToReadyList+0x74>
 80178ac:	687b      	ldr	r3, [r7, #4]
 80178ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80178b0:	4a18      	ldr	r2, [pc, #96]	; (8017914 <prvAddNewTaskToReadyList+0xd4>)
 80178b2:	6013      	str	r3, [r2, #0]
 80178b4:	687b      	ldr	r3, [r7, #4]
 80178b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80178b8:	4613      	mov	r3, r2
 80178ba:	009b      	lsls	r3, r3, #2
 80178bc:	4413      	add	r3, r2
 80178be:	009b      	lsls	r3, r3, #2
 80178c0:	4a15      	ldr	r2, [pc, #84]	; (8017918 <prvAddNewTaskToReadyList+0xd8>)
 80178c2:	441a      	add	r2, r3
 80178c4:	687b      	ldr	r3, [r7, #4]
 80178c6:	3304      	adds	r3, #4
 80178c8:	4619      	mov	r1, r3
 80178ca:	4610      	mov	r0, r2
 80178cc:	f7fe fd11 	bl	80162f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80178d0:	f001 fbbc 	bl	801904c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80178d4:	4b0d      	ldr	r3, [pc, #52]	; (801790c <prvAddNewTaskToReadyList+0xcc>)
 80178d6:	681b      	ldr	r3, [r3, #0]
 80178d8:	2b00      	cmp	r3, #0
 80178da:	d00e      	beq.n	80178fa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80178dc:	4b0a      	ldr	r3, [pc, #40]	; (8017908 <prvAddNewTaskToReadyList+0xc8>)
 80178de:	681b      	ldr	r3, [r3, #0]
 80178e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80178e2:	687b      	ldr	r3, [r7, #4]
 80178e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80178e6:	429a      	cmp	r2, r3
 80178e8:	d207      	bcs.n	80178fa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80178ea:	4b0c      	ldr	r3, [pc, #48]	; (801791c <prvAddNewTaskToReadyList+0xdc>)
 80178ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80178f0:	601a      	str	r2, [r3, #0]
 80178f2:	f3bf 8f4f 	dsb	sy
 80178f6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80178fa:	bf00      	nop
 80178fc:	3708      	adds	r7, #8
 80178fe:	46bd      	mov	sp, r7
 8017900:	bd80      	pop	{r7, pc}
 8017902:	bf00      	nop
 8017904:	20000f80 	.word	0x20000f80
 8017908:	20000aac 	.word	0x20000aac
 801790c:	20000f8c 	.word	0x20000f8c
 8017910:	20000f9c 	.word	0x20000f9c
 8017914:	20000f88 	.word	0x20000f88
 8017918:	20000ab0 	.word	0x20000ab0
 801791c:	e000ed04 	.word	0xe000ed04

08017920 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8017920:	b580      	push	{r7, lr}
 8017922:	b08a      	sub	sp, #40	; 0x28
 8017924:	af00      	add	r7, sp, #0
 8017926:	6078      	str	r0, [r7, #4]
 8017928:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 801792a:	2300      	movs	r3, #0
 801792c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 801792e:	687b      	ldr	r3, [r7, #4]
 8017930:	2b00      	cmp	r3, #0
 8017932:	d10b      	bne.n	801794c <vTaskDelayUntil+0x2c>
 8017934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017938:	b672      	cpsid	i
 801793a:	f383 8811 	msr	BASEPRI, r3
 801793e:	f3bf 8f6f 	isb	sy
 8017942:	f3bf 8f4f 	dsb	sy
 8017946:	b662      	cpsie	i
 8017948:	617b      	str	r3, [r7, #20]
 801794a:	e7fe      	b.n	801794a <vTaskDelayUntil+0x2a>
		configASSERT( ( xTimeIncrement > 0U ) );
 801794c:	683b      	ldr	r3, [r7, #0]
 801794e:	2b00      	cmp	r3, #0
 8017950:	d10b      	bne.n	801796a <vTaskDelayUntil+0x4a>
 8017952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017956:	b672      	cpsid	i
 8017958:	f383 8811 	msr	BASEPRI, r3
 801795c:	f3bf 8f6f 	isb	sy
 8017960:	f3bf 8f4f 	dsb	sy
 8017964:	b662      	cpsie	i
 8017966:	613b      	str	r3, [r7, #16]
 8017968:	e7fe      	b.n	8017968 <vTaskDelayUntil+0x48>
		configASSERT( uxSchedulerSuspended == 0 );
 801796a:	4b2a      	ldr	r3, [pc, #168]	; (8017a14 <vTaskDelayUntil+0xf4>)
 801796c:	681b      	ldr	r3, [r3, #0]
 801796e:	2b00      	cmp	r3, #0
 8017970:	d00b      	beq.n	801798a <vTaskDelayUntil+0x6a>
 8017972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017976:	b672      	cpsid	i
 8017978:	f383 8811 	msr	BASEPRI, r3
 801797c:	f3bf 8f6f 	isb	sy
 8017980:	f3bf 8f4f 	dsb	sy
 8017984:	b662      	cpsie	i
 8017986:	60fb      	str	r3, [r7, #12]
 8017988:	e7fe      	b.n	8017988 <vTaskDelayUntil+0x68>

		vTaskSuspendAll();
 801798a:	f000 f8e7 	bl	8017b5c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 801798e:	4b22      	ldr	r3, [pc, #136]	; (8017a18 <vTaskDelayUntil+0xf8>)
 8017990:	681b      	ldr	r3, [r3, #0]
 8017992:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8017994:	687b      	ldr	r3, [r7, #4]
 8017996:	681b      	ldr	r3, [r3, #0]
 8017998:	683a      	ldr	r2, [r7, #0]
 801799a:	4413      	add	r3, r2
 801799c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 801799e:	687b      	ldr	r3, [r7, #4]
 80179a0:	681b      	ldr	r3, [r3, #0]
 80179a2:	6a3a      	ldr	r2, [r7, #32]
 80179a4:	429a      	cmp	r2, r3
 80179a6:	d20b      	bcs.n	80179c0 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80179a8:	687b      	ldr	r3, [r7, #4]
 80179aa:	681b      	ldr	r3, [r3, #0]
 80179ac:	69fa      	ldr	r2, [r7, #28]
 80179ae:	429a      	cmp	r2, r3
 80179b0:	d211      	bcs.n	80179d6 <vTaskDelayUntil+0xb6>
 80179b2:	69fa      	ldr	r2, [r7, #28]
 80179b4:	6a3b      	ldr	r3, [r7, #32]
 80179b6:	429a      	cmp	r2, r3
 80179b8:	d90d      	bls.n	80179d6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80179ba:	2301      	movs	r3, #1
 80179bc:	627b      	str	r3, [r7, #36]	; 0x24
 80179be:	e00a      	b.n	80179d6 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80179c0:	687b      	ldr	r3, [r7, #4]
 80179c2:	681b      	ldr	r3, [r3, #0]
 80179c4:	69fa      	ldr	r2, [r7, #28]
 80179c6:	429a      	cmp	r2, r3
 80179c8:	d303      	bcc.n	80179d2 <vTaskDelayUntil+0xb2>
 80179ca:	69fa      	ldr	r2, [r7, #28]
 80179cc:	6a3b      	ldr	r3, [r7, #32]
 80179ce:	429a      	cmp	r2, r3
 80179d0:	d901      	bls.n	80179d6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80179d2:	2301      	movs	r3, #1
 80179d4:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80179d6:	687b      	ldr	r3, [r7, #4]
 80179d8:	69fa      	ldr	r2, [r7, #28]
 80179da:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80179dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80179de:	2b00      	cmp	r3, #0
 80179e0:	d006      	beq.n	80179f0 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80179e2:	69fa      	ldr	r2, [r7, #28]
 80179e4:	6a3b      	ldr	r3, [r7, #32]
 80179e6:	1ad3      	subs	r3, r2, r3
 80179e8:	2100      	movs	r1, #0
 80179ea:	4618      	mov	r0, r3
 80179ec:	f000 fe4a 	bl	8018684 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80179f0:	f000 f8c2 	bl	8017b78 <xTaskResumeAll>
 80179f4:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80179f6:	69bb      	ldr	r3, [r7, #24]
 80179f8:	2b00      	cmp	r3, #0
 80179fa:	d107      	bne.n	8017a0c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 80179fc:	4b07      	ldr	r3, [pc, #28]	; (8017a1c <vTaskDelayUntil+0xfc>)
 80179fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017a02:	601a      	str	r2, [r3, #0]
 8017a04:	f3bf 8f4f 	dsb	sy
 8017a08:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017a0c:	bf00      	nop
 8017a0e:	3728      	adds	r7, #40	; 0x28
 8017a10:	46bd      	mov	sp, r7
 8017a12:	bd80      	pop	{r7, pc}
 8017a14:	20000fa8 	.word	0x20000fa8
 8017a18:	20000f84 	.word	0x20000f84
 8017a1c:	e000ed04 	.word	0xe000ed04

08017a20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8017a20:	b580      	push	{r7, lr}
 8017a22:	b084      	sub	sp, #16
 8017a24:	af00      	add	r7, sp, #0
 8017a26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8017a28:	2300      	movs	r3, #0
 8017a2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8017a2c:	687b      	ldr	r3, [r7, #4]
 8017a2e:	2b00      	cmp	r3, #0
 8017a30:	d018      	beq.n	8017a64 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8017a32:	4b14      	ldr	r3, [pc, #80]	; (8017a84 <vTaskDelay+0x64>)
 8017a34:	681b      	ldr	r3, [r3, #0]
 8017a36:	2b00      	cmp	r3, #0
 8017a38:	d00b      	beq.n	8017a52 <vTaskDelay+0x32>
 8017a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017a3e:	b672      	cpsid	i
 8017a40:	f383 8811 	msr	BASEPRI, r3
 8017a44:	f3bf 8f6f 	isb	sy
 8017a48:	f3bf 8f4f 	dsb	sy
 8017a4c:	b662      	cpsie	i
 8017a4e:	60bb      	str	r3, [r7, #8]
 8017a50:	e7fe      	b.n	8017a50 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8017a52:	f000 f883 	bl	8017b5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8017a56:	2100      	movs	r1, #0
 8017a58:	6878      	ldr	r0, [r7, #4]
 8017a5a:	f000 fe13 	bl	8018684 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8017a5e:	f000 f88b 	bl	8017b78 <xTaskResumeAll>
 8017a62:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8017a64:	68fb      	ldr	r3, [r7, #12]
 8017a66:	2b00      	cmp	r3, #0
 8017a68:	d107      	bne.n	8017a7a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8017a6a:	4b07      	ldr	r3, [pc, #28]	; (8017a88 <vTaskDelay+0x68>)
 8017a6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017a70:	601a      	str	r2, [r3, #0]
 8017a72:	f3bf 8f4f 	dsb	sy
 8017a76:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017a7a:	bf00      	nop
 8017a7c:	3710      	adds	r7, #16
 8017a7e:	46bd      	mov	sp, r7
 8017a80:	bd80      	pop	{r7, pc}
 8017a82:	bf00      	nop
 8017a84:	20000fa8 	.word	0x20000fa8
 8017a88:	e000ed04 	.word	0xe000ed04

08017a8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8017a8c:	b580      	push	{r7, lr}
 8017a8e:	b08a      	sub	sp, #40	; 0x28
 8017a90:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8017a92:	2300      	movs	r3, #0
 8017a94:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8017a96:	2300      	movs	r3, #0
 8017a98:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8017a9a:	463a      	mov	r2, r7
 8017a9c:	1d39      	adds	r1, r7, #4
 8017a9e:	f107 0308 	add.w	r3, r7, #8
 8017aa2:	4618      	mov	r0, r3
 8017aa4:	f7fe fbc4 	bl	8016230 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8017aa8:	6839      	ldr	r1, [r7, #0]
 8017aaa:	687b      	ldr	r3, [r7, #4]
 8017aac:	68ba      	ldr	r2, [r7, #8]
 8017aae:	9202      	str	r2, [sp, #8]
 8017ab0:	9301      	str	r3, [sp, #4]
 8017ab2:	2300      	movs	r3, #0
 8017ab4:	9300      	str	r3, [sp, #0]
 8017ab6:	2300      	movs	r3, #0
 8017ab8:	460a      	mov	r2, r1
 8017aba:	4922      	ldr	r1, [pc, #136]	; (8017b44 <vTaskStartScheduler+0xb8>)
 8017abc:	4822      	ldr	r0, [pc, #136]	; (8017b48 <vTaskStartScheduler+0xbc>)
 8017abe:	f7ff fd89 	bl	80175d4 <xTaskCreateStatic>
 8017ac2:	4602      	mov	r2, r0
 8017ac4:	4b21      	ldr	r3, [pc, #132]	; (8017b4c <vTaskStartScheduler+0xc0>)
 8017ac6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8017ac8:	4b20      	ldr	r3, [pc, #128]	; (8017b4c <vTaskStartScheduler+0xc0>)
 8017aca:	681b      	ldr	r3, [r3, #0]
 8017acc:	2b00      	cmp	r3, #0
 8017ace:	d002      	beq.n	8017ad6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8017ad0:	2301      	movs	r3, #1
 8017ad2:	617b      	str	r3, [r7, #20]
 8017ad4:	e001      	b.n	8017ada <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8017ad6:	2300      	movs	r3, #0
 8017ad8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8017ada:	697b      	ldr	r3, [r7, #20]
 8017adc:	2b01      	cmp	r3, #1
 8017ade:	d102      	bne.n	8017ae6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8017ae0:	f000 fe24 	bl	801872c <xTimerCreateTimerTask>
 8017ae4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8017ae6:	697b      	ldr	r3, [r7, #20]
 8017ae8:	2b01      	cmp	r3, #1
 8017aea:	d117      	bne.n	8017b1c <vTaskStartScheduler+0x90>
 8017aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017af0:	b672      	cpsid	i
 8017af2:	f383 8811 	msr	BASEPRI, r3
 8017af6:	f3bf 8f6f 	isb	sy
 8017afa:	f3bf 8f4f 	dsb	sy
 8017afe:	b662      	cpsie	i
 8017b00:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8017b02:	4b13      	ldr	r3, [pc, #76]	; (8017b50 <vTaskStartScheduler+0xc4>)
 8017b04:	f04f 32ff 	mov.w	r2, #4294967295
 8017b08:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8017b0a:	4b12      	ldr	r3, [pc, #72]	; (8017b54 <vTaskStartScheduler+0xc8>)
 8017b0c:	2201      	movs	r2, #1
 8017b0e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8017b10:	4b11      	ldr	r3, [pc, #68]	; (8017b58 <vTaskStartScheduler+0xcc>)
 8017b12:	2200      	movs	r2, #0
 8017b14:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8017b16:	f001 f9eb 	bl	8018ef0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8017b1a:	e00f      	b.n	8017b3c <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8017b1c:	697b      	ldr	r3, [r7, #20]
 8017b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017b22:	d10b      	bne.n	8017b3c <vTaskStartScheduler+0xb0>
 8017b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017b28:	b672      	cpsid	i
 8017b2a:	f383 8811 	msr	BASEPRI, r3
 8017b2e:	f3bf 8f6f 	isb	sy
 8017b32:	f3bf 8f4f 	dsb	sy
 8017b36:	b662      	cpsie	i
 8017b38:	60fb      	str	r3, [r7, #12]
 8017b3a:	e7fe      	b.n	8017b3a <vTaskStartScheduler+0xae>
}
 8017b3c:	bf00      	nop
 8017b3e:	3718      	adds	r7, #24
 8017b40:	46bd      	mov	sp, r7
 8017b42:	bd80      	pop	{r7, pc}
 8017b44:	0801d198 	.word	0x0801d198
 8017b48:	080181a1 	.word	0x080181a1
 8017b4c:	20000fa4 	.word	0x20000fa4
 8017b50:	20000fa0 	.word	0x20000fa0
 8017b54:	20000f8c 	.word	0x20000f8c
 8017b58:	20000f84 	.word	0x20000f84

08017b5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8017b5c:	b480      	push	{r7}
 8017b5e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8017b60:	4b04      	ldr	r3, [pc, #16]	; (8017b74 <vTaskSuspendAll+0x18>)
 8017b62:	681b      	ldr	r3, [r3, #0]
 8017b64:	3301      	adds	r3, #1
 8017b66:	4a03      	ldr	r2, [pc, #12]	; (8017b74 <vTaskSuspendAll+0x18>)
 8017b68:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8017b6a:	bf00      	nop
 8017b6c:	46bd      	mov	sp, r7
 8017b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b72:	4770      	bx	lr
 8017b74:	20000fa8 	.word	0x20000fa8

08017b78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8017b78:	b580      	push	{r7, lr}
 8017b7a:	b084      	sub	sp, #16
 8017b7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8017b7e:	2300      	movs	r3, #0
 8017b80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8017b82:	2300      	movs	r3, #0
 8017b84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8017b86:	4b42      	ldr	r3, [pc, #264]	; (8017c90 <xTaskResumeAll+0x118>)
 8017b88:	681b      	ldr	r3, [r3, #0]
 8017b8a:	2b00      	cmp	r3, #0
 8017b8c:	d10b      	bne.n	8017ba6 <xTaskResumeAll+0x2e>
 8017b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017b92:	b672      	cpsid	i
 8017b94:	f383 8811 	msr	BASEPRI, r3
 8017b98:	f3bf 8f6f 	isb	sy
 8017b9c:	f3bf 8f4f 	dsb	sy
 8017ba0:	b662      	cpsie	i
 8017ba2:	603b      	str	r3, [r7, #0]
 8017ba4:	e7fe      	b.n	8017ba4 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8017ba6:	f001 fa1f 	bl	8018fe8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8017baa:	4b39      	ldr	r3, [pc, #228]	; (8017c90 <xTaskResumeAll+0x118>)
 8017bac:	681b      	ldr	r3, [r3, #0]
 8017bae:	3b01      	subs	r3, #1
 8017bb0:	4a37      	ldr	r2, [pc, #220]	; (8017c90 <xTaskResumeAll+0x118>)
 8017bb2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017bb4:	4b36      	ldr	r3, [pc, #216]	; (8017c90 <xTaskResumeAll+0x118>)
 8017bb6:	681b      	ldr	r3, [r3, #0]
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	d162      	bne.n	8017c82 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8017bbc:	4b35      	ldr	r3, [pc, #212]	; (8017c94 <xTaskResumeAll+0x11c>)
 8017bbe:	681b      	ldr	r3, [r3, #0]
 8017bc0:	2b00      	cmp	r3, #0
 8017bc2:	d05e      	beq.n	8017c82 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017bc4:	e02f      	b.n	8017c26 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017bc6:	4b34      	ldr	r3, [pc, #208]	; (8017c98 <xTaskResumeAll+0x120>)
 8017bc8:	68db      	ldr	r3, [r3, #12]
 8017bca:	68db      	ldr	r3, [r3, #12]
 8017bcc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017bce:	68fb      	ldr	r3, [r7, #12]
 8017bd0:	3318      	adds	r3, #24
 8017bd2:	4618      	mov	r0, r3
 8017bd4:	f7fe fbea 	bl	80163ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017bd8:	68fb      	ldr	r3, [r7, #12]
 8017bda:	3304      	adds	r3, #4
 8017bdc:	4618      	mov	r0, r3
 8017bde:	f7fe fbe5 	bl	80163ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8017be2:	68fb      	ldr	r3, [r7, #12]
 8017be4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017be6:	4b2d      	ldr	r3, [pc, #180]	; (8017c9c <xTaskResumeAll+0x124>)
 8017be8:	681b      	ldr	r3, [r3, #0]
 8017bea:	429a      	cmp	r2, r3
 8017bec:	d903      	bls.n	8017bf6 <xTaskResumeAll+0x7e>
 8017bee:	68fb      	ldr	r3, [r7, #12]
 8017bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017bf2:	4a2a      	ldr	r2, [pc, #168]	; (8017c9c <xTaskResumeAll+0x124>)
 8017bf4:	6013      	str	r3, [r2, #0]
 8017bf6:	68fb      	ldr	r3, [r7, #12]
 8017bf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017bfa:	4613      	mov	r3, r2
 8017bfc:	009b      	lsls	r3, r3, #2
 8017bfe:	4413      	add	r3, r2
 8017c00:	009b      	lsls	r3, r3, #2
 8017c02:	4a27      	ldr	r2, [pc, #156]	; (8017ca0 <xTaskResumeAll+0x128>)
 8017c04:	441a      	add	r2, r3
 8017c06:	68fb      	ldr	r3, [r7, #12]
 8017c08:	3304      	adds	r3, #4
 8017c0a:	4619      	mov	r1, r3
 8017c0c:	4610      	mov	r0, r2
 8017c0e:	f7fe fb70 	bl	80162f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017c12:	68fb      	ldr	r3, [r7, #12]
 8017c14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017c16:	4b23      	ldr	r3, [pc, #140]	; (8017ca4 <xTaskResumeAll+0x12c>)
 8017c18:	681b      	ldr	r3, [r3, #0]
 8017c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017c1c:	429a      	cmp	r2, r3
 8017c1e:	d302      	bcc.n	8017c26 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8017c20:	4b21      	ldr	r3, [pc, #132]	; (8017ca8 <xTaskResumeAll+0x130>)
 8017c22:	2201      	movs	r2, #1
 8017c24:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017c26:	4b1c      	ldr	r3, [pc, #112]	; (8017c98 <xTaskResumeAll+0x120>)
 8017c28:	681b      	ldr	r3, [r3, #0]
 8017c2a:	2b00      	cmp	r3, #0
 8017c2c:	d1cb      	bne.n	8017bc6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8017c2e:	68fb      	ldr	r3, [r7, #12]
 8017c30:	2b00      	cmp	r3, #0
 8017c32:	d001      	beq.n	8017c38 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8017c34:	f000 fb68 	bl	8018308 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8017c38:	4b1c      	ldr	r3, [pc, #112]	; (8017cac <xTaskResumeAll+0x134>)
 8017c3a:	681b      	ldr	r3, [r3, #0]
 8017c3c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8017c3e:	687b      	ldr	r3, [r7, #4]
 8017c40:	2b00      	cmp	r3, #0
 8017c42:	d010      	beq.n	8017c66 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8017c44:	f000 f858 	bl	8017cf8 <xTaskIncrementTick>
 8017c48:	4603      	mov	r3, r0
 8017c4a:	2b00      	cmp	r3, #0
 8017c4c:	d002      	beq.n	8017c54 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8017c4e:	4b16      	ldr	r3, [pc, #88]	; (8017ca8 <xTaskResumeAll+0x130>)
 8017c50:	2201      	movs	r2, #1
 8017c52:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8017c54:	687b      	ldr	r3, [r7, #4]
 8017c56:	3b01      	subs	r3, #1
 8017c58:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8017c5a:	687b      	ldr	r3, [r7, #4]
 8017c5c:	2b00      	cmp	r3, #0
 8017c5e:	d1f1      	bne.n	8017c44 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8017c60:	4b12      	ldr	r3, [pc, #72]	; (8017cac <xTaskResumeAll+0x134>)
 8017c62:	2200      	movs	r2, #0
 8017c64:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8017c66:	4b10      	ldr	r3, [pc, #64]	; (8017ca8 <xTaskResumeAll+0x130>)
 8017c68:	681b      	ldr	r3, [r3, #0]
 8017c6a:	2b00      	cmp	r3, #0
 8017c6c:	d009      	beq.n	8017c82 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8017c6e:	2301      	movs	r3, #1
 8017c70:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8017c72:	4b0f      	ldr	r3, [pc, #60]	; (8017cb0 <xTaskResumeAll+0x138>)
 8017c74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017c78:	601a      	str	r2, [r3, #0]
 8017c7a:	f3bf 8f4f 	dsb	sy
 8017c7e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8017c82:	f001 f9e3 	bl	801904c <vPortExitCritical>

	return xAlreadyYielded;
 8017c86:	68bb      	ldr	r3, [r7, #8]
}
 8017c88:	4618      	mov	r0, r3
 8017c8a:	3710      	adds	r7, #16
 8017c8c:	46bd      	mov	sp, r7
 8017c8e:	bd80      	pop	{r7, pc}
 8017c90:	20000fa8 	.word	0x20000fa8
 8017c94:	20000f80 	.word	0x20000f80
 8017c98:	20000f40 	.word	0x20000f40
 8017c9c:	20000f88 	.word	0x20000f88
 8017ca0:	20000ab0 	.word	0x20000ab0
 8017ca4:	20000aac 	.word	0x20000aac
 8017ca8:	20000f94 	.word	0x20000f94
 8017cac:	20000f90 	.word	0x20000f90
 8017cb0:	e000ed04 	.word	0xe000ed04

08017cb4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8017cb4:	b480      	push	{r7}
 8017cb6:	b083      	sub	sp, #12
 8017cb8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8017cba:	4b05      	ldr	r3, [pc, #20]	; (8017cd0 <xTaskGetTickCount+0x1c>)
 8017cbc:	681b      	ldr	r3, [r3, #0]
 8017cbe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8017cc0:	687b      	ldr	r3, [r7, #4]
}
 8017cc2:	4618      	mov	r0, r3
 8017cc4:	370c      	adds	r7, #12
 8017cc6:	46bd      	mov	sp, r7
 8017cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ccc:	4770      	bx	lr
 8017cce:	bf00      	nop
 8017cd0:	20000f84 	.word	0x20000f84

08017cd4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8017cd4:	b580      	push	{r7, lr}
 8017cd6:	b082      	sub	sp, #8
 8017cd8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8017cda:	f001 fa65 	bl	80191a8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8017cde:	2300      	movs	r3, #0
 8017ce0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8017ce2:	4b04      	ldr	r3, [pc, #16]	; (8017cf4 <xTaskGetTickCountFromISR+0x20>)
 8017ce4:	681b      	ldr	r3, [r3, #0]
 8017ce6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8017ce8:	683b      	ldr	r3, [r7, #0]
}
 8017cea:	4618      	mov	r0, r3
 8017cec:	3708      	adds	r7, #8
 8017cee:	46bd      	mov	sp, r7
 8017cf0:	bd80      	pop	{r7, pc}
 8017cf2:	bf00      	nop
 8017cf4:	20000f84 	.word	0x20000f84

08017cf8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8017cf8:	b580      	push	{r7, lr}
 8017cfa:	b086      	sub	sp, #24
 8017cfc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8017cfe:	2300      	movs	r3, #0
 8017d00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017d02:	4b4f      	ldr	r3, [pc, #316]	; (8017e40 <xTaskIncrementTick+0x148>)
 8017d04:	681b      	ldr	r3, [r3, #0]
 8017d06:	2b00      	cmp	r3, #0
 8017d08:	f040 808a 	bne.w	8017e20 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8017d0c:	4b4d      	ldr	r3, [pc, #308]	; (8017e44 <xTaskIncrementTick+0x14c>)
 8017d0e:	681b      	ldr	r3, [r3, #0]
 8017d10:	3301      	adds	r3, #1
 8017d12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8017d14:	4a4b      	ldr	r2, [pc, #300]	; (8017e44 <xTaskIncrementTick+0x14c>)
 8017d16:	693b      	ldr	r3, [r7, #16]
 8017d18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8017d1a:	693b      	ldr	r3, [r7, #16]
 8017d1c:	2b00      	cmp	r3, #0
 8017d1e:	d121      	bne.n	8017d64 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8017d20:	4b49      	ldr	r3, [pc, #292]	; (8017e48 <xTaskIncrementTick+0x150>)
 8017d22:	681b      	ldr	r3, [r3, #0]
 8017d24:	681b      	ldr	r3, [r3, #0]
 8017d26:	2b00      	cmp	r3, #0
 8017d28:	d00b      	beq.n	8017d42 <xTaskIncrementTick+0x4a>
 8017d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017d2e:	b672      	cpsid	i
 8017d30:	f383 8811 	msr	BASEPRI, r3
 8017d34:	f3bf 8f6f 	isb	sy
 8017d38:	f3bf 8f4f 	dsb	sy
 8017d3c:	b662      	cpsie	i
 8017d3e:	603b      	str	r3, [r7, #0]
 8017d40:	e7fe      	b.n	8017d40 <xTaskIncrementTick+0x48>
 8017d42:	4b41      	ldr	r3, [pc, #260]	; (8017e48 <xTaskIncrementTick+0x150>)
 8017d44:	681b      	ldr	r3, [r3, #0]
 8017d46:	60fb      	str	r3, [r7, #12]
 8017d48:	4b40      	ldr	r3, [pc, #256]	; (8017e4c <xTaskIncrementTick+0x154>)
 8017d4a:	681b      	ldr	r3, [r3, #0]
 8017d4c:	4a3e      	ldr	r2, [pc, #248]	; (8017e48 <xTaskIncrementTick+0x150>)
 8017d4e:	6013      	str	r3, [r2, #0]
 8017d50:	4a3e      	ldr	r2, [pc, #248]	; (8017e4c <xTaskIncrementTick+0x154>)
 8017d52:	68fb      	ldr	r3, [r7, #12]
 8017d54:	6013      	str	r3, [r2, #0]
 8017d56:	4b3e      	ldr	r3, [pc, #248]	; (8017e50 <xTaskIncrementTick+0x158>)
 8017d58:	681b      	ldr	r3, [r3, #0]
 8017d5a:	3301      	adds	r3, #1
 8017d5c:	4a3c      	ldr	r2, [pc, #240]	; (8017e50 <xTaskIncrementTick+0x158>)
 8017d5e:	6013      	str	r3, [r2, #0]
 8017d60:	f000 fad2 	bl	8018308 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8017d64:	4b3b      	ldr	r3, [pc, #236]	; (8017e54 <xTaskIncrementTick+0x15c>)
 8017d66:	681b      	ldr	r3, [r3, #0]
 8017d68:	693a      	ldr	r2, [r7, #16]
 8017d6a:	429a      	cmp	r2, r3
 8017d6c:	d349      	bcc.n	8017e02 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017d6e:	4b36      	ldr	r3, [pc, #216]	; (8017e48 <xTaskIncrementTick+0x150>)
 8017d70:	681b      	ldr	r3, [r3, #0]
 8017d72:	681b      	ldr	r3, [r3, #0]
 8017d74:	2b00      	cmp	r3, #0
 8017d76:	d104      	bne.n	8017d82 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017d78:	4b36      	ldr	r3, [pc, #216]	; (8017e54 <xTaskIncrementTick+0x15c>)
 8017d7a:	f04f 32ff 	mov.w	r2, #4294967295
 8017d7e:	601a      	str	r2, [r3, #0]
					break;
 8017d80:	e03f      	b.n	8017e02 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017d82:	4b31      	ldr	r3, [pc, #196]	; (8017e48 <xTaskIncrementTick+0x150>)
 8017d84:	681b      	ldr	r3, [r3, #0]
 8017d86:	68db      	ldr	r3, [r3, #12]
 8017d88:	68db      	ldr	r3, [r3, #12]
 8017d8a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8017d8c:	68bb      	ldr	r3, [r7, #8]
 8017d8e:	685b      	ldr	r3, [r3, #4]
 8017d90:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8017d92:	693a      	ldr	r2, [r7, #16]
 8017d94:	687b      	ldr	r3, [r7, #4]
 8017d96:	429a      	cmp	r2, r3
 8017d98:	d203      	bcs.n	8017da2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8017d9a:	4a2e      	ldr	r2, [pc, #184]	; (8017e54 <xTaskIncrementTick+0x15c>)
 8017d9c:	687b      	ldr	r3, [r7, #4]
 8017d9e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8017da0:	e02f      	b.n	8017e02 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017da2:	68bb      	ldr	r3, [r7, #8]
 8017da4:	3304      	adds	r3, #4
 8017da6:	4618      	mov	r0, r3
 8017da8:	f7fe fb00 	bl	80163ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8017dac:	68bb      	ldr	r3, [r7, #8]
 8017dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017db0:	2b00      	cmp	r3, #0
 8017db2:	d004      	beq.n	8017dbe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017db4:	68bb      	ldr	r3, [r7, #8]
 8017db6:	3318      	adds	r3, #24
 8017db8:	4618      	mov	r0, r3
 8017dba:	f7fe faf7 	bl	80163ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8017dbe:	68bb      	ldr	r3, [r7, #8]
 8017dc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017dc2:	4b25      	ldr	r3, [pc, #148]	; (8017e58 <xTaskIncrementTick+0x160>)
 8017dc4:	681b      	ldr	r3, [r3, #0]
 8017dc6:	429a      	cmp	r2, r3
 8017dc8:	d903      	bls.n	8017dd2 <xTaskIncrementTick+0xda>
 8017dca:	68bb      	ldr	r3, [r7, #8]
 8017dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017dce:	4a22      	ldr	r2, [pc, #136]	; (8017e58 <xTaskIncrementTick+0x160>)
 8017dd0:	6013      	str	r3, [r2, #0]
 8017dd2:	68bb      	ldr	r3, [r7, #8]
 8017dd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017dd6:	4613      	mov	r3, r2
 8017dd8:	009b      	lsls	r3, r3, #2
 8017dda:	4413      	add	r3, r2
 8017ddc:	009b      	lsls	r3, r3, #2
 8017dde:	4a1f      	ldr	r2, [pc, #124]	; (8017e5c <xTaskIncrementTick+0x164>)
 8017de0:	441a      	add	r2, r3
 8017de2:	68bb      	ldr	r3, [r7, #8]
 8017de4:	3304      	adds	r3, #4
 8017de6:	4619      	mov	r1, r3
 8017de8:	4610      	mov	r0, r2
 8017dea:	f7fe fa82 	bl	80162f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017dee:	68bb      	ldr	r3, [r7, #8]
 8017df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017df2:	4b1b      	ldr	r3, [pc, #108]	; (8017e60 <xTaskIncrementTick+0x168>)
 8017df4:	681b      	ldr	r3, [r3, #0]
 8017df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017df8:	429a      	cmp	r2, r3
 8017dfa:	d3b8      	bcc.n	8017d6e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8017dfc:	2301      	movs	r3, #1
 8017dfe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017e00:	e7b5      	b.n	8017d6e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8017e02:	4b17      	ldr	r3, [pc, #92]	; (8017e60 <xTaskIncrementTick+0x168>)
 8017e04:	681b      	ldr	r3, [r3, #0]
 8017e06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017e08:	4914      	ldr	r1, [pc, #80]	; (8017e5c <xTaskIncrementTick+0x164>)
 8017e0a:	4613      	mov	r3, r2
 8017e0c:	009b      	lsls	r3, r3, #2
 8017e0e:	4413      	add	r3, r2
 8017e10:	009b      	lsls	r3, r3, #2
 8017e12:	440b      	add	r3, r1
 8017e14:	681b      	ldr	r3, [r3, #0]
 8017e16:	2b01      	cmp	r3, #1
 8017e18:	d907      	bls.n	8017e2a <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 8017e1a:	2301      	movs	r3, #1
 8017e1c:	617b      	str	r3, [r7, #20]
 8017e1e:	e004      	b.n	8017e2a <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8017e20:	4b10      	ldr	r3, [pc, #64]	; (8017e64 <xTaskIncrementTick+0x16c>)
 8017e22:	681b      	ldr	r3, [r3, #0]
 8017e24:	3301      	adds	r3, #1
 8017e26:	4a0f      	ldr	r2, [pc, #60]	; (8017e64 <xTaskIncrementTick+0x16c>)
 8017e28:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8017e2a:	4b0f      	ldr	r3, [pc, #60]	; (8017e68 <xTaskIncrementTick+0x170>)
 8017e2c:	681b      	ldr	r3, [r3, #0]
 8017e2e:	2b00      	cmp	r3, #0
 8017e30:	d001      	beq.n	8017e36 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 8017e32:	2301      	movs	r3, #1
 8017e34:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8017e36:	697b      	ldr	r3, [r7, #20]
}
 8017e38:	4618      	mov	r0, r3
 8017e3a:	3718      	adds	r7, #24
 8017e3c:	46bd      	mov	sp, r7
 8017e3e:	bd80      	pop	{r7, pc}
 8017e40:	20000fa8 	.word	0x20000fa8
 8017e44:	20000f84 	.word	0x20000f84
 8017e48:	20000f38 	.word	0x20000f38
 8017e4c:	20000f3c 	.word	0x20000f3c
 8017e50:	20000f98 	.word	0x20000f98
 8017e54:	20000fa0 	.word	0x20000fa0
 8017e58:	20000f88 	.word	0x20000f88
 8017e5c:	20000ab0 	.word	0x20000ab0
 8017e60:	20000aac 	.word	0x20000aac
 8017e64:	20000f90 	.word	0x20000f90
 8017e68:	20000f94 	.word	0x20000f94

08017e6c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8017e6c:	b480      	push	{r7}
 8017e6e:	b085      	sub	sp, #20
 8017e70:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8017e72:	4b28      	ldr	r3, [pc, #160]	; (8017f14 <vTaskSwitchContext+0xa8>)
 8017e74:	681b      	ldr	r3, [r3, #0]
 8017e76:	2b00      	cmp	r3, #0
 8017e78:	d003      	beq.n	8017e82 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8017e7a:	4b27      	ldr	r3, [pc, #156]	; (8017f18 <vTaskSwitchContext+0xac>)
 8017e7c:	2201      	movs	r2, #1
 8017e7e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8017e80:	e042      	b.n	8017f08 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8017e82:	4b25      	ldr	r3, [pc, #148]	; (8017f18 <vTaskSwitchContext+0xac>)
 8017e84:	2200      	movs	r2, #0
 8017e86:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017e88:	4b24      	ldr	r3, [pc, #144]	; (8017f1c <vTaskSwitchContext+0xb0>)
 8017e8a:	681b      	ldr	r3, [r3, #0]
 8017e8c:	60fb      	str	r3, [r7, #12]
 8017e8e:	e011      	b.n	8017eb4 <vTaskSwitchContext+0x48>
 8017e90:	68fb      	ldr	r3, [r7, #12]
 8017e92:	2b00      	cmp	r3, #0
 8017e94:	d10b      	bne.n	8017eae <vTaskSwitchContext+0x42>
 8017e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017e9a:	b672      	cpsid	i
 8017e9c:	f383 8811 	msr	BASEPRI, r3
 8017ea0:	f3bf 8f6f 	isb	sy
 8017ea4:	f3bf 8f4f 	dsb	sy
 8017ea8:	b662      	cpsie	i
 8017eaa:	607b      	str	r3, [r7, #4]
 8017eac:	e7fe      	b.n	8017eac <vTaskSwitchContext+0x40>
 8017eae:	68fb      	ldr	r3, [r7, #12]
 8017eb0:	3b01      	subs	r3, #1
 8017eb2:	60fb      	str	r3, [r7, #12]
 8017eb4:	491a      	ldr	r1, [pc, #104]	; (8017f20 <vTaskSwitchContext+0xb4>)
 8017eb6:	68fa      	ldr	r2, [r7, #12]
 8017eb8:	4613      	mov	r3, r2
 8017eba:	009b      	lsls	r3, r3, #2
 8017ebc:	4413      	add	r3, r2
 8017ebe:	009b      	lsls	r3, r3, #2
 8017ec0:	440b      	add	r3, r1
 8017ec2:	681b      	ldr	r3, [r3, #0]
 8017ec4:	2b00      	cmp	r3, #0
 8017ec6:	d0e3      	beq.n	8017e90 <vTaskSwitchContext+0x24>
 8017ec8:	68fa      	ldr	r2, [r7, #12]
 8017eca:	4613      	mov	r3, r2
 8017ecc:	009b      	lsls	r3, r3, #2
 8017ece:	4413      	add	r3, r2
 8017ed0:	009b      	lsls	r3, r3, #2
 8017ed2:	4a13      	ldr	r2, [pc, #76]	; (8017f20 <vTaskSwitchContext+0xb4>)
 8017ed4:	4413      	add	r3, r2
 8017ed6:	60bb      	str	r3, [r7, #8]
 8017ed8:	68bb      	ldr	r3, [r7, #8]
 8017eda:	685b      	ldr	r3, [r3, #4]
 8017edc:	685a      	ldr	r2, [r3, #4]
 8017ede:	68bb      	ldr	r3, [r7, #8]
 8017ee0:	605a      	str	r2, [r3, #4]
 8017ee2:	68bb      	ldr	r3, [r7, #8]
 8017ee4:	685a      	ldr	r2, [r3, #4]
 8017ee6:	68bb      	ldr	r3, [r7, #8]
 8017ee8:	3308      	adds	r3, #8
 8017eea:	429a      	cmp	r2, r3
 8017eec:	d104      	bne.n	8017ef8 <vTaskSwitchContext+0x8c>
 8017eee:	68bb      	ldr	r3, [r7, #8]
 8017ef0:	685b      	ldr	r3, [r3, #4]
 8017ef2:	685a      	ldr	r2, [r3, #4]
 8017ef4:	68bb      	ldr	r3, [r7, #8]
 8017ef6:	605a      	str	r2, [r3, #4]
 8017ef8:	68bb      	ldr	r3, [r7, #8]
 8017efa:	685b      	ldr	r3, [r3, #4]
 8017efc:	68db      	ldr	r3, [r3, #12]
 8017efe:	4a09      	ldr	r2, [pc, #36]	; (8017f24 <vTaskSwitchContext+0xb8>)
 8017f00:	6013      	str	r3, [r2, #0]
 8017f02:	4a06      	ldr	r2, [pc, #24]	; (8017f1c <vTaskSwitchContext+0xb0>)
 8017f04:	68fb      	ldr	r3, [r7, #12]
 8017f06:	6013      	str	r3, [r2, #0]
}
 8017f08:	bf00      	nop
 8017f0a:	3714      	adds	r7, #20
 8017f0c:	46bd      	mov	sp, r7
 8017f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f12:	4770      	bx	lr
 8017f14:	20000fa8 	.word	0x20000fa8
 8017f18:	20000f94 	.word	0x20000f94
 8017f1c:	20000f88 	.word	0x20000f88
 8017f20:	20000ab0 	.word	0x20000ab0
 8017f24:	20000aac 	.word	0x20000aac

08017f28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8017f28:	b580      	push	{r7, lr}
 8017f2a:	b084      	sub	sp, #16
 8017f2c:	af00      	add	r7, sp, #0
 8017f2e:	6078      	str	r0, [r7, #4]
 8017f30:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8017f32:	687b      	ldr	r3, [r7, #4]
 8017f34:	2b00      	cmp	r3, #0
 8017f36:	d10b      	bne.n	8017f50 <vTaskPlaceOnEventList+0x28>
 8017f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017f3c:	b672      	cpsid	i
 8017f3e:	f383 8811 	msr	BASEPRI, r3
 8017f42:	f3bf 8f6f 	isb	sy
 8017f46:	f3bf 8f4f 	dsb	sy
 8017f4a:	b662      	cpsie	i
 8017f4c:	60fb      	str	r3, [r7, #12]
 8017f4e:	e7fe      	b.n	8017f4e <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8017f50:	4b07      	ldr	r3, [pc, #28]	; (8017f70 <vTaskPlaceOnEventList+0x48>)
 8017f52:	681b      	ldr	r3, [r3, #0]
 8017f54:	3318      	adds	r3, #24
 8017f56:	4619      	mov	r1, r3
 8017f58:	6878      	ldr	r0, [r7, #4]
 8017f5a:	f7fe f9ee 	bl	801633a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8017f5e:	2101      	movs	r1, #1
 8017f60:	6838      	ldr	r0, [r7, #0]
 8017f62:	f000 fb8f 	bl	8018684 <prvAddCurrentTaskToDelayedList>
}
 8017f66:	bf00      	nop
 8017f68:	3710      	adds	r7, #16
 8017f6a:	46bd      	mov	sp, r7
 8017f6c:	bd80      	pop	{r7, pc}
 8017f6e:	bf00      	nop
 8017f70:	20000aac 	.word	0x20000aac

08017f74 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8017f74:	b580      	push	{r7, lr}
 8017f76:	b086      	sub	sp, #24
 8017f78:	af00      	add	r7, sp, #0
 8017f7a:	60f8      	str	r0, [r7, #12]
 8017f7c:	60b9      	str	r1, [r7, #8]
 8017f7e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8017f80:	68fb      	ldr	r3, [r7, #12]
 8017f82:	2b00      	cmp	r3, #0
 8017f84:	d10b      	bne.n	8017f9e <vTaskPlaceOnEventListRestricted+0x2a>
 8017f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017f8a:	b672      	cpsid	i
 8017f8c:	f383 8811 	msr	BASEPRI, r3
 8017f90:	f3bf 8f6f 	isb	sy
 8017f94:	f3bf 8f4f 	dsb	sy
 8017f98:	b662      	cpsie	i
 8017f9a:	617b      	str	r3, [r7, #20]
 8017f9c:	e7fe      	b.n	8017f9c <vTaskPlaceOnEventListRestricted+0x28>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8017f9e:	4b0a      	ldr	r3, [pc, #40]	; (8017fc8 <vTaskPlaceOnEventListRestricted+0x54>)
 8017fa0:	681b      	ldr	r3, [r3, #0]
 8017fa2:	3318      	adds	r3, #24
 8017fa4:	4619      	mov	r1, r3
 8017fa6:	68f8      	ldr	r0, [r7, #12]
 8017fa8:	f7fe f9a3 	bl	80162f2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8017fac:	687b      	ldr	r3, [r7, #4]
 8017fae:	2b00      	cmp	r3, #0
 8017fb0:	d002      	beq.n	8017fb8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8017fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8017fb6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8017fb8:	6879      	ldr	r1, [r7, #4]
 8017fba:	68b8      	ldr	r0, [r7, #8]
 8017fbc:	f000 fb62 	bl	8018684 <prvAddCurrentTaskToDelayedList>
	}
 8017fc0:	bf00      	nop
 8017fc2:	3718      	adds	r7, #24
 8017fc4:	46bd      	mov	sp, r7
 8017fc6:	bd80      	pop	{r7, pc}
 8017fc8:	20000aac 	.word	0x20000aac

08017fcc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8017fcc:	b580      	push	{r7, lr}
 8017fce:	b086      	sub	sp, #24
 8017fd0:	af00      	add	r7, sp, #0
 8017fd2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017fd4:	687b      	ldr	r3, [r7, #4]
 8017fd6:	68db      	ldr	r3, [r3, #12]
 8017fd8:	68db      	ldr	r3, [r3, #12]
 8017fda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8017fdc:	693b      	ldr	r3, [r7, #16]
 8017fde:	2b00      	cmp	r3, #0
 8017fe0:	d10b      	bne.n	8017ffa <xTaskRemoveFromEventList+0x2e>
 8017fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017fe6:	b672      	cpsid	i
 8017fe8:	f383 8811 	msr	BASEPRI, r3
 8017fec:	f3bf 8f6f 	isb	sy
 8017ff0:	f3bf 8f4f 	dsb	sy
 8017ff4:	b662      	cpsie	i
 8017ff6:	60fb      	str	r3, [r7, #12]
 8017ff8:	e7fe      	b.n	8017ff8 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8017ffa:	693b      	ldr	r3, [r7, #16]
 8017ffc:	3318      	adds	r3, #24
 8017ffe:	4618      	mov	r0, r3
 8018000:	f7fe f9d4 	bl	80163ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018004:	4b1d      	ldr	r3, [pc, #116]	; (801807c <xTaskRemoveFromEventList+0xb0>)
 8018006:	681b      	ldr	r3, [r3, #0]
 8018008:	2b00      	cmp	r3, #0
 801800a:	d11d      	bne.n	8018048 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801800c:	693b      	ldr	r3, [r7, #16]
 801800e:	3304      	adds	r3, #4
 8018010:	4618      	mov	r0, r3
 8018012:	f7fe f9cb 	bl	80163ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8018016:	693b      	ldr	r3, [r7, #16]
 8018018:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801801a:	4b19      	ldr	r3, [pc, #100]	; (8018080 <xTaskRemoveFromEventList+0xb4>)
 801801c:	681b      	ldr	r3, [r3, #0]
 801801e:	429a      	cmp	r2, r3
 8018020:	d903      	bls.n	801802a <xTaskRemoveFromEventList+0x5e>
 8018022:	693b      	ldr	r3, [r7, #16]
 8018024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018026:	4a16      	ldr	r2, [pc, #88]	; (8018080 <xTaskRemoveFromEventList+0xb4>)
 8018028:	6013      	str	r3, [r2, #0]
 801802a:	693b      	ldr	r3, [r7, #16]
 801802c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801802e:	4613      	mov	r3, r2
 8018030:	009b      	lsls	r3, r3, #2
 8018032:	4413      	add	r3, r2
 8018034:	009b      	lsls	r3, r3, #2
 8018036:	4a13      	ldr	r2, [pc, #76]	; (8018084 <xTaskRemoveFromEventList+0xb8>)
 8018038:	441a      	add	r2, r3
 801803a:	693b      	ldr	r3, [r7, #16]
 801803c:	3304      	adds	r3, #4
 801803e:	4619      	mov	r1, r3
 8018040:	4610      	mov	r0, r2
 8018042:	f7fe f956 	bl	80162f2 <vListInsertEnd>
 8018046:	e005      	b.n	8018054 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8018048:	693b      	ldr	r3, [r7, #16]
 801804a:	3318      	adds	r3, #24
 801804c:	4619      	mov	r1, r3
 801804e:	480e      	ldr	r0, [pc, #56]	; (8018088 <xTaskRemoveFromEventList+0xbc>)
 8018050:	f7fe f94f 	bl	80162f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8018054:	693b      	ldr	r3, [r7, #16]
 8018056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018058:	4b0c      	ldr	r3, [pc, #48]	; (801808c <xTaskRemoveFromEventList+0xc0>)
 801805a:	681b      	ldr	r3, [r3, #0]
 801805c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801805e:	429a      	cmp	r2, r3
 8018060:	d905      	bls.n	801806e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8018062:	2301      	movs	r3, #1
 8018064:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8018066:	4b0a      	ldr	r3, [pc, #40]	; (8018090 <xTaskRemoveFromEventList+0xc4>)
 8018068:	2201      	movs	r2, #1
 801806a:	601a      	str	r2, [r3, #0]
 801806c:	e001      	b.n	8018072 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801806e:	2300      	movs	r3, #0
 8018070:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8018072:	697b      	ldr	r3, [r7, #20]
}
 8018074:	4618      	mov	r0, r3
 8018076:	3718      	adds	r7, #24
 8018078:	46bd      	mov	sp, r7
 801807a:	bd80      	pop	{r7, pc}
 801807c:	20000fa8 	.word	0x20000fa8
 8018080:	20000f88 	.word	0x20000f88
 8018084:	20000ab0 	.word	0x20000ab0
 8018088:	20000f40 	.word	0x20000f40
 801808c:	20000aac 	.word	0x20000aac
 8018090:	20000f94 	.word	0x20000f94

08018094 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8018094:	b480      	push	{r7}
 8018096:	b083      	sub	sp, #12
 8018098:	af00      	add	r7, sp, #0
 801809a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801809c:	4b06      	ldr	r3, [pc, #24]	; (80180b8 <vTaskInternalSetTimeOutState+0x24>)
 801809e:	681a      	ldr	r2, [r3, #0]
 80180a0:	687b      	ldr	r3, [r7, #4]
 80180a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80180a4:	4b05      	ldr	r3, [pc, #20]	; (80180bc <vTaskInternalSetTimeOutState+0x28>)
 80180a6:	681a      	ldr	r2, [r3, #0]
 80180a8:	687b      	ldr	r3, [r7, #4]
 80180aa:	605a      	str	r2, [r3, #4]
}
 80180ac:	bf00      	nop
 80180ae:	370c      	adds	r7, #12
 80180b0:	46bd      	mov	sp, r7
 80180b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180b6:	4770      	bx	lr
 80180b8:	20000f98 	.word	0x20000f98
 80180bc:	20000f84 	.word	0x20000f84

080180c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80180c0:	b580      	push	{r7, lr}
 80180c2:	b088      	sub	sp, #32
 80180c4:	af00      	add	r7, sp, #0
 80180c6:	6078      	str	r0, [r7, #4]
 80180c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80180ca:	687b      	ldr	r3, [r7, #4]
 80180cc:	2b00      	cmp	r3, #0
 80180ce:	d10b      	bne.n	80180e8 <xTaskCheckForTimeOut+0x28>
 80180d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80180d4:	b672      	cpsid	i
 80180d6:	f383 8811 	msr	BASEPRI, r3
 80180da:	f3bf 8f6f 	isb	sy
 80180de:	f3bf 8f4f 	dsb	sy
 80180e2:	b662      	cpsie	i
 80180e4:	613b      	str	r3, [r7, #16]
 80180e6:	e7fe      	b.n	80180e6 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 80180e8:	683b      	ldr	r3, [r7, #0]
 80180ea:	2b00      	cmp	r3, #0
 80180ec:	d10b      	bne.n	8018106 <xTaskCheckForTimeOut+0x46>
 80180ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80180f2:	b672      	cpsid	i
 80180f4:	f383 8811 	msr	BASEPRI, r3
 80180f8:	f3bf 8f6f 	isb	sy
 80180fc:	f3bf 8f4f 	dsb	sy
 8018100:	b662      	cpsie	i
 8018102:	60fb      	str	r3, [r7, #12]
 8018104:	e7fe      	b.n	8018104 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 8018106:	f000 ff6f 	bl	8018fe8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801810a:	4b1d      	ldr	r3, [pc, #116]	; (8018180 <xTaskCheckForTimeOut+0xc0>)
 801810c:	681b      	ldr	r3, [r3, #0]
 801810e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8018110:	687b      	ldr	r3, [r7, #4]
 8018112:	685b      	ldr	r3, [r3, #4]
 8018114:	69ba      	ldr	r2, [r7, #24]
 8018116:	1ad3      	subs	r3, r2, r3
 8018118:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801811a:	683b      	ldr	r3, [r7, #0]
 801811c:	681b      	ldr	r3, [r3, #0]
 801811e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018122:	d102      	bne.n	801812a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8018124:	2300      	movs	r3, #0
 8018126:	61fb      	str	r3, [r7, #28]
 8018128:	e023      	b.n	8018172 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801812a:	687b      	ldr	r3, [r7, #4]
 801812c:	681a      	ldr	r2, [r3, #0]
 801812e:	4b15      	ldr	r3, [pc, #84]	; (8018184 <xTaskCheckForTimeOut+0xc4>)
 8018130:	681b      	ldr	r3, [r3, #0]
 8018132:	429a      	cmp	r2, r3
 8018134:	d007      	beq.n	8018146 <xTaskCheckForTimeOut+0x86>
 8018136:	687b      	ldr	r3, [r7, #4]
 8018138:	685b      	ldr	r3, [r3, #4]
 801813a:	69ba      	ldr	r2, [r7, #24]
 801813c:	429a      	cmp	r2, r3
 801813e:	d302      	bcc.n	8018146 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8018140:	2301      	movs	r3, #1
 8018142:	61fb      	str	r3, [r7, #28]
 8018144:	e015      	b.n	8018172 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8018146:	683b      	ldr	r3, [r7, #0]
 8018148:	681b      	ldr	r3, [r3, #0]
 801814a:	697a      	ldr	r2, [r7, #20]
 801814c:	429a      	cmp	r2, r3
 801814e:	d20b      	bcs.n	8018168 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8018150:	683b      	ldr	r3, [r7, #0]
 8018152:	681a      	ldr	r2, [r3, #0]
 8018154:	697b      	ldr	r3, [r7, #20]
 8018156:	1ad2      	subs	r2, r2, r3
 8018158:	683b      	ldr	r3, [r7, #0]
 801815a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801815c:	6878      	ldr	r0, [r7, #4]
 801815e:	f7ff ff99 	bl	8018094 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8018162:	2300      	movs	r3, #0
 8018164:	61fb      	str	r3, [r7, #28]
 8018166:	e004      	b.n	8018172 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8018168:	683b      	ldr	r3, [r7, #0]
 801816a:	2200      	movs	r2, #0
 801816c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801816e:	2301      	movs	r3, #1
 8018170:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8018172:	f000 ff6b 	bl	801904c <vPortExitCritical>

	return xReturn;
 8018176:	69fb      	ldr	r3, [r7, #28]
}
 8018178:	4618      	mov	r0, r3
 801817a:	3720      	adds	r7, #32
 801817c:	46bd      	mov	sp, r7
 801817e:	bd80      	pop	{r7, pc}
 8018180:	20000f84 	.word	0x20000f84
 8018184:	20000f98 	.word	0x20000f98

08018188 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8018188:	b480      	push	{r7}
 801818a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801818c:	4b03      	ldr	r3, [pc, #12]	; (801819c <vTaskMissedYield+0x14>)
 801818e:	2201      	movs	r2, #1
 8018190:	601a      	str	r2, [r3, #0]
}
 8018192:	bf00      	nop
 8018194:	46bd      	mov	sp, r7
 8018196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801819a:	4770      	bx	lr
 801819c:	20000f94 	.word	0x20000f94

080181a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80181a0:	b580      	push	{r7, lr}
 80181a2:	b082      	sub	sp, #8
 80181a4:	af00      	add	r7, sp, #0
 80181a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80181a8:	f000 f852 	bl	8018250 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80181ac:	4b06      	ldr	r3, [pc, #24]	; (80181c8 <prvIdleTask+0x28>)
 80181ae:	681b      	ldr	r3, [r3, #0]
 80181b0:	2b01      	cmp	r3, #1
 80181b2:	d9f9      	bls.n	80181a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80181b4:	4b05      	ldr	r3, [pc, #20]	; (80181cc <prvIdleTask+0x2c>)
 80181b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80181ba:	601a      	str	r2, [r3, #0]
 80181bc:	f3bf 8f4f 	dsb	sy
 80181c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80181c4:	e7f0      	b.n	80181a8 <prvIdleTask+0x8>
 80181c6:	bf00      	nop
 80181c8:	20000ab0 	.word	0x20000ab0
 80181cc:	e000ed04 	.word	0xe000ed04

080181d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80181d0:	b580      	push	{r7, lr}
 80181d2:	b082      	sub	sp, #8
 80181d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80181d6:	2300      	movs	r3, #0
 80181d8:	607b      	str	r3, [r7, #4]
 80181da:	e00c      	b.n	80181f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80181dc:	687a      	ldr	r2, [r7, #4]
 80181de:	4613      	mov	r3, r2
 80181e0:	009b      	lsls	r3, r3, #2
 80181e2:	4413      	add	r3, r2
 80181e4:	009b      	lsls	r3, r3, #2
 80181e6:	4a12      	ldr	r2, [pc, #72]	; (8018230 <prvInitialiseTaskLists+0x60>)
 80181e8:	4413      	add	r3, r2
 80181ea:	4618      	mov	r0, r3
 80181ec:	f7fe f854 	bl	8016298 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80181f0:	687b      	ldr	r3, [r7, #4]
 80181f2:	3301      	adds	r3, #1
 80181f4:	607b      	str	r3, [r7, #4]
 80181f6:	687b      	ldr	r3, [r7, #4]
 80181f8:	2b37      	cmp	r3, #55	; 0x37
 80181fa:	d9ef      	bls.n	80181dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80181fc:	480d      	ldr	r0, [pc, #52]	; (8018234 <prvInitialiseTaskLists+0x64>)
 80181fe:	f7fe f84b 	bl	8016298 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8018202:	480d      	ldr	r0, [pc, #52]	; (8018238 <prvInitialiseTaskLists+0x68>)
 8018204:	f7fe f848 	bl	8016298 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8018208:	480c      	ldr	r0, [pc, #48]	; (801823c <prvInitialiseTaskLists+0x6c>)
 801820a:	f7fe f845 	bl	8016298 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801820e:	480c      	ldr	r0, [pc, #48]	; (8018240 <prvInitialiseTaskLists+0x70>)
 8018210:	f7fe f842 	bl	8016298 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8018214:	480b      	ldr	r0, [pc, #44]	; (8018244 <prvInitialiseTaskLists+0x74>)
 8018216:	f7fe f83f 	bl	8016298 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801821a:	4b0b      	ldr	r3, [pc, #44]	; (8018248 <prvInitialiseTaskLists+0x78>)
 801821c:	4a05      	ldr	r2, [pc, #20]	; (8018234 <prvInitialiseTaskLists+0x64>)
 801821e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8018220:	4b0a      	ldr	r3, [pc, #40]	; (801824c <prvInitialiseTaskLists+0x7c>)
 8018222:	4a05      	ldr	r2, [pc, #20]	; (8018238 <prvInitialiseTaskLists+0x68>)
 8018224:	601a      	str	r2, [r3, #0]
}
 8018226:	bf00      	nop
 8018228:	3708      	adds	r7, #8
 801822a:	46bd      	mov	sp, r7
 801822c:	bd80      	pop	{r7, pc}
 801822e:	bf00      	nop
 8018230:	20000ab0 	.word	0x20000ab0
 8018234:	20000f10 	.word	0x20000f10
 8018238:	20000f24 	.word	0x20000f24
 801823c:	20000f40 	.word	0x20000f40
 8018240:	20000f54 	.word	0x20000f54
 8018244:	20000f6c 	.word	0x20000f6c
 8018248:	20000f38 	.word	0x20000f38
 801824c:	20000f3c 	.word	0x20000f3c

08018250 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8018250:	b580      	push	{r7, lr}
 8018252:	b082      	sub	sp, #8
 8018254:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8018256:	e019      	b.n	801828c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8018258:	f000 fec6 	bl	8018fe8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801825c:	4b0f      	ldr	r3, [pc, #60]	; (801829c <prvCheckTasksWaitingTermination+0x4c>)
 801825e:	68db      	ldr	r3, [r3, #12]
 8018260:	68db      	ldr	r3, [r3, #12]
 8018262:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8018264:	687b      	ldr	r3, [r7, #4]
 8018266:	3304      	adds	r3, #4
 8018268:	4618      	mov	r0, r3
 801826a:	f7fe f89f 	bl	80163ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 801826e:	4b0c      	ldr	r3, [pc, #48]	; (80182a0 <prvCheckTasksWaitingTermination+0x50>)
 8018270:	681b      	ldr	r3, [r3, #0]
 8018272:	3b01      	subs	r3, #1
 8018274:	4a0a      	ldr	r2, [pc, #40]	; (80182a0 <prvCheckTasksWaitingTermination+0x50>)
 8018276:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8018278:	4b0a      	ldr	r3, [pc, #40]	; (80182a4 <prvCheckTasksWaitingTermination+0x54>)
 801827a:	681b      	ldr	r3, [r3, #0]
 801827c:	3b01      	subs	r3, #1
 801827e:	4a09      	ldr	r2, [pc, #36]	; (80182a4 <prvCheckTasksWaitingTermination+0x54>)
 8018280:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8018282:	f000 fee3 	bl	801904c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8018286:	6878      	ldr	r0, [r7, #4]
 8018288:	f000 f80e 	bl	80182a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801828c:	4b05      	ldr	r3, [pc, #20]	; (80182a4 <prvCheckTasksWaitingTermination+0x54>)
 801828e:	681b      	ldr	r3, [r3, #0]
 8018290:	2b00      	cmp	r3, #0
 8018292:	d1e1      	bne.n	8018258 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8018294:	bf00      	nop
 8018296:	3708      	adds	r7, #8
 8018298:	46bd      	mov	sp, r7
 801829a:	bd80      	pop	{r7, pc}
 801829c:	20000f54 	.word	0x20000f54
 80182a0:	20000f80 	.word	0x20000f80
 80182a4:	20000f68 	.word	0x20000f68

080182a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80182a8:	b580      	push	{r7, lr}
 80182aa:	b084      	sub	sp, #16
 80182ac:	af00      	add	r7, sp, #0
 80182ae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80182b0:	687b      	ldr	r3, [r7, #4]
 80182b2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80182b6:	2b00      	cmp	r3, #0
 80182b8:	d108      	bne.n	80182cc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80182ba:	687b      	ldr	r3, [r7, #4]
 80182bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80182be:	4618      	mov	r0, r3
 80182c0:	f001 f87c 	bl	80193bc <vPortFree>
				vPortFree( pxTCB );
 80182c4:	6878      	ldr	r0, [r7, #4]
 80182c6:	f001 f879 	bl	80193bc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80182ca:	e019      	b.n	8018300 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80182cc:	687b      	ldr	r3, [r7, #4]
 80182ce:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80182d2:	2b01      	cmp	r3, #1
 80182d4:	d103      	bne.n	80182de <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80182d6:	6878      	ldr	r0, [r7, #4]
 80182d8:	f001 f870 	bl	80193bc <vPortFree>
	}
 80182dc:	e010      	b.n	8018300 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80182de:	687b      	ldr	r3, [r7, #4]
 80182e0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80182e4:	2b02      	cmp	r3, #2
 80182e6:	d00b      	beq.n	8018300 <prvDeleteTCB+0x58>
 80182e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80182ec:	b672      	cpsid	i
 80182ee:	f383 8811 	msr	BASEPRI, r3
 80182f2:	f3bf 8f6f 	isb	sy
 80182f6:	f3bf 8f4f 	dsb	sy
 80182fa:	b662      	cpsie	i
 80182fc:	60fb      	str	r3, [r7, #12]
 80182fe:	e7fe      	b.n	80182fe <prvDeleteTCB+0x56>
	}
 8018300:	bf00      	nop
 8018302:	3710      	adds	r7, #16
 8018304:	46bd      	mov	sp, r7
 8018306:	bd80      	pop	{r7, pc}

08018308 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8018308:	b480      	push	{r7}
 801830a:	b083      	sub	sp, #12
 801830c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801830e:	4b0c      	ldr	r3, [pc, #48]	; (8018340 <prvResetNextTaskUnblockTime+0x38>)
 8018310:	681b      	ldr	r3, [r3, #0]
 8018312:	681b      	ldr	r3, [r3, #0]
 8018314:	2b00      	cmp	r3, #0
 8018316:	d104      	bne.n	8018322 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8018318:	4b0a      	ldr	r3, [pc, #40]	; (8018344 <prvResetNextTaskUnblockTime+0x3c>)
 801831a:	f04f 32ff 	mov.w	r2, #4294967295
 801831e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8018320:	e008      	b.n	8018334 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018322:	4b07      	ldr	r3, [pc, #28]	; (8018340 <prvResetNextTaskUnblockTime+0x38>)
 8018324:	681b      	ldr	r3, [r3, #0]
 8018326:	68db      	ldr	r3, [r3, #12]
 8018328:	68db      	ldr	r3, [r3, #12]
 801832a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801832c:	687b      	ldr	r3, [r7, #4]
 801832e:	685b      	ldr	r3, [r3, #4]
 8018330:	4a04      	ldr	r2, [pc, #16]	; (8018344 <prvResetNextTaskUnblockTime+0x3c>)
 8018332:	6013      	str	r3, [r2, #0]
}
 8018334:	bf00      	nop
 8018336:	370c      	adds	r7, #12
 8018338:	46bd      	mov	sp, r7
 801833a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801833e:	4770      	bx	lr
 8018340:	20000f38 	.word	0x20000f38
 8018344:	20000fa0 	.word	0x20000fa0

08018348 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8018348:	b480      	push	{r7}
 801834a:	b083      	sub	sp, #12
 801834c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801834e:	4b05      	ldr	r3, [pc, #20]	; (8018364 <xTaskGetCurrentTaskHandle+0x1c>)
 8018350:	681b      	ldr	r3, [r3, #0]
 8018352:	607b      	str	r3, [r7, #4]

		return xReturn;
 8018354:	687b      	ldr	r3, [r7, #4]
	}
 8018356:	4618      	mov	r0, r3
 8018358:	370c      	adds	r7, #12
 801835a:	46bd      	mov	sp, r7
 801835c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018360:	4770      	bx	lr
 8018362:	bf00      	nop
 8018364:	20000aac 	.word	0x20000aac

08018368 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8018368:	b480      	push	{r7}
 801836a:	b083      	sub	sp, #12
 801836c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801836e:	4b0b      	ldr	r3, [pc, #44]	; (801839c <xTaskGetSchedulerState+0x34>)
 8018370:	681b      	ldr	r3, [r3, #0]
 8018372:	2b00      	cmp	r3, #0
 8018374:	d102      	bne.n	801837c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8018376:	2301      	movs	r3, #1
 8018378:	607b      	str	r3, [r7, #4]
 801837a:	e008      	b.n	801838e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801837c:	4b08      	ldr	r3, [pc, #32]	; (80183a0 <xTaskGetSchedulerState+0x38>)
 801837e:	681b      	ldr	r3, [r3, #0]
 8018380:	2b00      	cmp	r3, #0
 8018382:	d102      	bne.n	801838a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8018384:	2302      	movs	r3, #2
 8018386:	607b      	str	r3, [r7, #4]
 8018388:	e001      	b.n	801838e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801838a:	2300      	movs	r3, #0
 801838c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801838e:	687b      	ldr	r3, [r7, #4]
	}
 8018390:	4618      	mov	r0, r3
 8018392:	370c      	adds	r7, #12
 8018394:	46bd      	mov	sp, r7
 8018396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801839a:	4770      	bx	lr
 801839c:	20000f8c 	.word	0x20000f8c
 80183a0:	20000fa8 	.word	0x20000fa8

080183a4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80183a4:	b580      	push	{r7, lr}
 80183a6:	b084      	sub	sp, #16
 80183a8:	af00      	add	r7, sp, #0
 80183aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80183ac:	687b      	ldr	r3, [r7, #4]
 80183ae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80183b0:	2300      	movs	r3, #0
 80183b2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80183b4:	687b      	ldr	r3, [r7, #4]
 80183b6:	2b00      	cmp	r3, #0
 80183b8:	d051      	beq.n	801845e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80183ba:	68bb      	ldr	r3, [r7, #8]
 80183bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80183be:	4b2a      	ldr	r3, [pc, #168]	; (8018468 <xTaskPriorityInherit+0xc4>)
 80183c0:	681b      	ldr	r3, [r3, #0]
 80183c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80183c4:	429a      	cmp	r2, r3
 80183c6:	d241      	bcs.n	801844c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80183c8:	68bb      	ldr	r3, [r7, #8]
 80183ca:	699b      	ldr	r3, [r3, #24]
 80183cc:	2b00      	cmp	r3, #0
 80183ce:	db06      	blt.n	80183de <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80183d0:	4b25      	ldr	r3, [pc, #148]	; (8018468 <xTaskPriorityInherit+0xc4>)
 80183d2:	681b      	ldr	r3, [r3, #0]
 80183d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80183d6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80183da:	68bb      	ldr	r3, [r7, #8]
 80183dc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80183de:	68bb      	ldr	r3, [r7, #8]
 80183e0:	6959      	ldr	r1, [r3, #20]
 80183e2:	68bb      	ldr	r3, [r7, #8]
 80183e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80183e6:	4613      	mov	r3, r2
 80183e8:	009b      	lsls	r3, r3, #2
 80183ea:	4413      	add	r3, r2
 80183ec:	009b      	lsls	r3, r3, #2
 80183ee:	4a1f      	ldr	r2, [pc, #124]	; (801846c <xTaskPriorityInherit+0xc8>)
 80183f0:	4413      	add	r3, r2
 80183f2:	4299      	cmp	r1, r3
 80183f4:	d122      	bne.n	801843c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80183f6:	68bb      	ldr	r3, [r7, #8]
 80183f8:	3304      	adds	r3, #4
 80183fa:	4618      	mov	r0, r3
 80183fc:	f7fd ffd6 	bl	80163ac <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8018400:	4b19      	ldr	r3, [pc, #100]	; (8018468 <xTaskPriorityInherit+0xc4>)
 8018402:	681b      	ldr	r3, [r3, #0]
 8018404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018406:	68bb      	ldr	r3, [r7, #8]
 8018408:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801840a:	68bb      	ldr	r3, [r7, #8]
 801840c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801840e:	4b18      	ldr	r3, [pc, #96]	; (8018470 <xTaskPriorityInherit+0xcc>)
 8018410:	681b      	ldr	r3, [r3, #0]
 8018412:	429a      	cmp	r2, r3
 8018414:	d903      	bls.n	801841e <xTaskPriorityInherit+0x7a>
 8018416:	68bb      	ldr	r3, [r7, #8]
 8018418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801841a:	4a15      	ldr	r2, [pc, #84]	; (8018470 <xTaskPriorityInherit+0xcc>)
 801841c:	6013      	str	r3, [r2, #0]
 801841e:	68bb      	ldr	r3, [r7, #8]
 8018420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018422:	4613      	mov	r3, r2
 8018424:	009b      	lsls	r3, r3, #2
 8018426:	4413      	add	r3, r2
 8018428:	009b      	lsls	r3, r3, #2
 801842a:	4a10      	ldr	r2, [pc, #64]	; (801846c <xTaskPriorityInherit+0xc8>)
 801842c:	441a      	add	r2, r3
 801842e:	68bb      	ldr	r3, [r7, #8]
 8018430:	3304      	adds	r3, #4
 8018432:	4619      	mov	r1, r3
 8018434:	4610      	mov	r0, r2
 8018436:	f7fd ff5c 	bl	80162f2 <vListInsertEnd>
 801843a:	e004      	b.n	8018446 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801843c:	4b0a      	ldr	r3, [pc, #40]	; (8018468 <xTaskPriorityInherit+0xc4>)
 801843e:	681b      	ldr	r3, [r3, #0]
 8018440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018442:	68bb      	ldr	r3, [r7, #8]
 8018444:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8018446:	2301      	movs	r3, #1
 8018448:	60fb      	str	r3, [r7, #12]
 801844a:	e008      	b.n	801845e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801844c:	68bb      	ldr	r3, [r7, #8]
 801844e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8018450:	4b05      	ldr	r3, [pc, #20]	; (8018468 <xTaskPriorityInherit+0xc4>)
 8018452:	681b      	ldr	r3, [r3, #0]
 8018454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018456:	429a      	cmp	r2, r3
 8018458:	d201      	bcs.n	801845e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801845a:	2301      	movs	r3, #1
 801845c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801845e:	68fb      	ldr	r3, [r7, #12]
	}
 8018460:	4618      	mov	r0, r3
 8018462:	3710      	adds	r7, #16
 8018464:	46bd      	mov	sp, r7
 8018466:	bd80      	pop	{r7, pc}
 8018468:	20000aac 	.word	0x20000aac
 801846c:	20000ab0 	.word	0x20000ab0
 8018470:	20000f88 	.word	0x20000f88

08018474 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8018474:	b580      	push	{r7, lr}
 8018476:	b086      	sub	sp, #24
 8018478:	af00      	add	r7, sp, #0
 801847a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801847c:	687b      	ldr	r3, [r7, #4]
 801847e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8018480:	2300      	movs	r3, #0
 8018482:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8018484:	687b      	ldr	r3, [r7, #4]
 8018486:	2b00      	cmp	r3, #0
 8018488:	d058      	beq.n	801853c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801848a:	4b2f      	ldr	r3, [pc, #188]	; (8018548 <xTaskPriorityDisinherit+0xd4>)
 801848c:	681b      	ldr	r3, [r3, #0]
 801848e:	693a      	ldr	r2, [r7, #16]
 8018490:	429a      	cmp	r2, r3
 8018492:	d00b      	beq.n	80184ac <xTaskPriorityDisinherit+0x38>
 8018494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018498:	b672      	cpsid	i
 801849a:	f383 8811 	msr	BASEPRI, r3
 801849e:	f3bf 8f6f 	isb	sy
 80184a2:	f3bf 8f4f 	dsb	sy
 80184a6:	b662      	cpsie	i
 80184a8:	60fb      	str	r3, [r7, #12]
 80184aa:	e7fe      	b.n	80184aa <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 80184ac:	693b      	ldr	r3, [r7, #16]
 80184ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80184b0:	2b00      	cmp	r3, #0
 80184b2:	d10b      	bne.n	80184cc <xTaskPriorityDisinherit+0x58>
 80184b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80184b8:	b672      	cpsid	i
 80184ba:	f383 8811 	msr	BASEPRI, r3
 80184be:	f3bf 8f6f 	isb	sy
 80184c2:	f3bf 8f4f 	dsb	sy
 80184c6:	b662      	cpsie	i
 80184c8:	60bb      	str	r3, [r7, #8]
 80184ca:	e7fe      	b.n	80184ca <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 80184cc:	693b      	ldr	r3, [r7, #16]
 80184ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80184d0:	1e5a      	subs	r2, r3, #1
 80184d2:	693b      	ldr	r3, [r7, #16]
 80184d4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80184d6:	693b      	ldr	r3, [r7, #16]
 80184d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80184da:	693b      	ldr	r3, [r7, #16]
 80184dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80184de:	429a      	cmp	r2, r3
 80184e0:	d02c      	beq.n	801853c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80184e2:	693b      	ldr	r3, [r7, #16]
 80184e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80184e6:	2b00      	cmp	r3, #0
 80184e8:	d128      	bne.n	801853c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80184ea:	693b      	ldr	r3, [r7, #16]
 80184ec:	3304      	adds	r3, #4
 80184ee:	4618      	mov	r0, r3
 80184f0:	f7fd ff5c 	bl	80163ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80184f4:	693b      	ldr	r3, [r7, #16]
 80184f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80184f8:	693b      	ldr	r3, [r7, #16]
 80184fa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80184fc:	693b      	ldr	r3, [r7, #16]
 80184fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018500:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8018504:	693b      	ldr	r3, [r7, #16]
 8018506:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8018508:	693b      	ldr	r3, [r7, #16]
 801850a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801850c:	4b0f      	ldr	r3, [pc, #60]	; (801854c <xTaskPriorityDisinherit+0xd8>)
 801850e:	681b      	ldr	r3, [r3, #0]
 8018510:	429a      	cmp	r2, r3
 8018512:	d903      	bls.n	801851c <xTaskPriorityDisinherit+0xa8>
 8018514:	693b      	ldr	r3, [r7, #16]
 8018516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018518:	4a0c      	ldr	r2, [pc, #48]	; (801854c <xTaskPriorityDisinherit+0xd8>)
 801851a:	6013      	str	r3, [r2, #0]
 801851c:	693b      	ldr	r3, [r7, #16]
 801851e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018520:	4613      	mov	r3, r2
 8018522:	009b      	lsls	r3, r3, #2
 8018524:	4413      	add	r3, r2
 8018526:	009b      	lsls	r3, r3, #2
 8018528:	4a09      	ldr	r2, [pc, #36]	; (8018550 <xTaskPriorityDisinherit+0xdc>)
 801852a:	441a      	add	r2, r3
 801852c:	693b      	ldr	r3, [r7, #16]
 801852e:	3304      	adds	r3, #4
 8018530:	4619      	mov	r1, r3
 8018532:	4610      	mov	r0, r2
 8018534:	f7fd fedd 	bl	80162f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8018538:	2301      	movs	r3, #1
 801853a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801853c:	697b      	ldr	r3, [r7, #20]
	}
 801853e:	4618      	mov	r0, r3
 8018540:	3718      	adds	r7, #24
 8018542:	46bd      	mov	sp, r7
 8018544:	bd80      	pop	{r7, pc}
 8018546:	bf00      	nop
 8018548:	20000aac 	.word	0x20000aac
 801854c:	20000f88 	.word	0x20000f88
 8018550:	20000ab0 	.word	0x20000ab0

08018554 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8018554:	b580      	push	{r7, lr}
 8018556:	b088      	sub	sp, #32
 8018558:	af00      	add	r7, sp, #0
 801855a:	6078      	str	r0, [r7, #4]
 801855c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801855e:	687b      	ldr	r3, [r7, #4]
 8018560:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8018562:	2301      	movs	r3, #1
 8018564:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8018566:	687b      	ldr	r3, [r7, #4]
 8018568:	2b00      	cmp	r3, #0
 801856a:	d06c      	beq.n	8018646 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801856c:	69bb      	ldr	r3, [r7, #24]
 801856e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8018570:	2b00      	cmp	r3, #0
 8018572:	d10b      	bne.n	801858c <vTaskPriorityDisinheritAfterTimeout+0x38>
 8018574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018578:	b672      	cpsid	i
 801857a:	f383 8811 	msr	BASEPRI, r3
 801857e:	f3bf 8f6f 	isb	sy
 8018582:	f3bf 8f4f 	dsb	sy
 8018586:	b662      	cpsie	i
 8018588:	60fb      	str	r3, [r7, #12]
 801858a:	e7fe      	b.n	801858a <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801858c:	69bb      	ldr	r3, [r7, #24]
 801858e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8018590:	683a      	ldr	r2, [r7, #0]
 8018592:	429a      	cmp	r2, r3
 8018594:	d902      	bls.n	801859c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8018596:	683b      	ldr	r3, [r7, #0]
 8018598:	61fb      	str	r3, [r7, #28]
 801859a:	e002      	b.n	80185a2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801859c:	69bb      	ldr	r3, [r7, #24]
 801859e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80185a0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80185a2:	69bb      	ldr	r3, [r7, #24]
 80185a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80185a6:	69fa      	ldr	r2, [r7, #28]
 80185a8:	429a      	cmp	r2, r3
 80185aa:	d04c      	beq.n	8018646 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80185ac:	69bb      	ldr	r3, [r7, #24]
 80185ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80185b0:	697a      	ldr	r2, [r7, #20]
 80185b2:	429a      	cmp	r2, r3
 80185b4:	d147      	bne.n	8018646 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80185b6:	4b26      	ldr	r3, [pc, #152]	; (8018650 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80185b8:	681b      	ldr	r3, [r3, #0]
 80185ba:	69ba      	ldr	r2, [r7, #24]
 80185bc:	429a      	cmp	r2, r3
 80185be:	d10b      	bne.n	80185d8 <vTaskPriorityDisinheritAfterTimeout+0x84>
 80185c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80185c4:	b672      	cpsid	i
 80185c6:	f383 8811 	msr	BASEPRI, r3
 80185ca:	f3bf 8f6f 	isb	sy
 80185ce:	f3bf 8f4f 	dsb	sy
 80185d2:	b662      	cpsie	i
 80185d4:	60bb      	str	r3, [r7, #8]
 80185d6:	e7fe      	b.n	80185d6 <vTaskPriorityDisinheritAfterTimeout+0x82>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80185d8:	69bb      	ldr	r3, [r7, #24]
 80185da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80185dc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80185de:	69bb      	ldr	r3, [r7, #24]
 80185e0:	69fa      	ldr	r2, [r7, #28]
 80185e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80185e4:	69bb      	ldr	r3, [r7, #24]
 80185e6:	699b      	ldr	r3, [r3, #24]
 80185e8:	2b00      	cmp	r3, #0
 80185ea:	db04      	blt.n	80185f6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80185ec:	69fb      	ldr	r3, [r7, #28]
 80185ee:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80185f2:	69bb      	ldr	r3, [r7, #24]
 80185f4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80185f6:	69bb      	ldr	r3, [r7, #24]
 80185f8:	6959      	ldr	r1, [r3, #20]
 80185fa:	693a      	ldr	r2, [r7, #16]
 80185fc:	4613      	mov	r3, r2
 80185fe:	009b      	lsls	r3, r3, #2
 8018600:	4413      	add	r3, r2
 8018602:	009b      	lsls	r3, r3, #2
 8018604:	4a13      	ldr	r2, [pc, #76]	; (8018654 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8018606:	4413      	add	r3, r2
 8018608:	4299      	cmp	r1, r3
 801860a:	d11c      	bne.n	8018646 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801860c:	69bb      	ldr	r3, [r7, #24]
 801860e:	3304      	adds	r3, #4
 8018610:	4618      	mov	r0, r3
 8018612:	f7fd fecb 	bl	80163ac <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8018616:	69bb      	ldr	r3, [r7, #24]
 8018618:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801861a:	4b0f      	ldr	r3, [pc, #60]	; (8018658 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 801861c:	681b      	ldr	r3, [r3, #0]
 801861e:	429a      	cmp	r2, r3
 8018620:	d903      	bls.n	801862a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8018622:	69bb      	ldr	r3, [r7, #24]
 8018624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018626:	4a0c      	ldr	r2, [pc, #48]	; (8018658 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8018628:	6013      	str	r3, [r2, #0]
 801862a:	69bb      	ldr	r3, [r7, #24]
 801862c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801862e:	4613      	mov	r3, r2
 8018630:	009b      	lsls	r3, r3, #2
 8018632:	4413      	add	r3, r2
 8018634:	009b      	lsls	r3, r3, #2
 8018636:	4a07      	ldr	r2, [pc, #28]	; (8018654 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8018638:	441a      	add	r2, r3
 801863a:	69bb      	ldr	r3, [r7, #24]
 801863c:	3304      	adds	r3, #4
 801863e:	4619      	mov	r1, r3
 8018640:	4610      	mov	r0, r2
 8018642:	f7fd fe56 	bl	80162f2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8018646:	bf00      	nop
 8018648:	3720      	adds	r7, #32
 801864a:	46bd      	mov	sp, r7
 801864c:	bd80      	pop	{r7, pc}
 801864e:	bf00      	nop
 8018650:	20000aac 	.word	0x20000aac
 8018654:	20000ab0 	.word	0x20000ab0
 8018658:	20000f88 	.word	0x20000f88

0801865c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801865c:	b480      	push	{r7}
 801865e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8018660:	4b07      	ldr	r3, [pc, #28]	; (8018680 <pvTaskIncrementMutexHeldCount+0x24>)
 8018662:	681b      	ldr	r3, [r3, #0]
 8018664:	2b00      	cmp	r3, #0
 8018666:	d004      	beq.n	8018672 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8018668:	4b05      	ldr	r3, [pc, #20]	; (8018680 <pvTaskIncrementMutexHeldCount+0x24>)
 801866a:	681b      	ldr	r3, [r3, #0]
 801866c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801866e:	3201      	adds	r2, #1
 8018670:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8018672:	4b03      	ldr	r3, [pc, #12]	; (8018680 <pvTaskIncrementMutexHeldCount+0x24>)
 8018674:	681b      	ldr	r3, [r3, #0]
	}
 8018676:	4618      	mov	r0, r3
 8018678:	46bd      	mov	sp, r7
 801867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801867e:	4770      	bx	lr
 8018680:	20000aac 	.word	0x20000aac

08018684 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8018684:	b580      	push	{r7, lr}
 8018686:	b084      	sub	sp, #16
 8018688:	af00      	add	r7, sp, #0
 801868a:	6078      	str	r0, [r7, #4]
 801868c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801868e:	4b21      	ldr	r3, [pc, #132]	; (8018714 <prvAddCurrentTaskToDelayedList+0x90>)
 8018690:	681b      	ldr	r3, [r3, #0]
 8018692:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018694:	4b20      	ldr	r3, [pc, #128]	; (8018718 <prvAddCurrentTaskToDelayedList+0x94>)
 8018696:	681b      	ldr	r3, [r3, #0]
 8018698:	3304      	adds	r3, #4
 801869a:	4618      	mov	r0, r3
 801869c:	f7fd fe86 	bl	80163ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80186a0:	687b      	ldr	r3, [r7, #4]
 80186a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80186a6:	d10a      	bne.n	80186be <prvAddCurrentTaskToDelayedList+0x3a>
 80186a8:	683b      	ldr	r3, [r7, #0]
 80186aa:	2b00      	cmp	r3, #0
 80186ac:	d007      	beq.n	80186be <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80186ae:	4b1a      	ldr	r3, [pc, #104]	; (8018718 <prvAddCurrentTaskToDelayedList+0x94>)
 80186b0:	681b      	ldr	r3, [r3, #0]
 80186b2:	3304      	adds	r3, #4
 80186b4:	4619      	mov	r1, r3
 80186b6:	4819      	ldr	r0, [pc, #100]	; (801871c <prvAddCurrentTaskToDelayedList+0x98>)
 80186b8:	f7fd fe1b 	bl	80162f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80186bc:	e026      	b.n	801870c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80186be:	68fa      	ldr	r2, [r7, #12]
 80186c0:	687b      	ldr	r3, [r7, #4]
 80186c2:	4413      	add	r3, r2
 80186c4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80186c6:	4b14      	ldr	r3, [pc, #80]	; (8018718 <prvAddCurrentTaskToDelayedList+0x94>)
 80186c8:	681b      	ldr	r3, [r3, #0]
 80186ca:	68ba      	ldr	r2, [r7, #8]
 80186cc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80186ce:	68ba      	ldr	r2, [r7, #8]
 80186d0:	68fb      	ldr	r3, [r7, #12]
 80186d2:	429a      	cmp	r2, r3
 80186d4:	d209      	bcs.n	80186ea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80186d6:	4b12      	ldr	r3, [pc, #72]	; (8018720 <prvAddCurrentTaskToDelayedList+0x9c>)
 80186d8:	681a      	ldr	r2, [r3, #0]
 80186da:	4b0f      	ldr	r3, [pc, #60]	; (8018718 <prvAddCurrentTaskToDelayedList+0x94>)
 80186dc:	681b      	ldr	r3, [r3, #0]
 80186de:	3304      	adds	r3, #4
 80186e0:	4619      	mov	r1, r3
 80186e2:	4610      	mov	r0, r2
 80186e4:	f7fd fe29 	bl	801633a <vListInsert>
}
 80186e8:	e010      	b.n	801870c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80186ea:	4b0e      	ldr	r3, [pc, #56]	; (8018724 <prvAddCurrentTaskToDelayedList+0xa0>)
 80186ec:	681a      	ldr	r2, [r3, #0]
 80186ee:	4b0a      	ldr	r3, [pc, #40]	; (8018718 <prvAddCurrentTaskToDelayedList+0x94>)
 80186f0:	681b      	ldr	r3, [r3, #0]
 80186f2:	3304      	adds	r3, #4
 80186f4:	4619      	mov	r1, r3
 80186f6:	4610      	mov	r0, r2
 80186f8:	f7fd fe1f 	bl	801633a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80186fc:	4b0a      	ldr	r3, [pc, #40]	; (8018728 <prvAddCurrentTaskToDelayedList+0xa4>)
 80186fe:	681b      	ldr	r3, [r3, #0]
 8018700:	68ba      	ldr	r2, [r7, #8]
 8018702:	429a      	cmp	r2, r3
 8018704:	d202      	bcs.n	801870c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8018706:	4a08      	ldr	r2, [pc, #32]	; (8018728 <prvAddCurrentTaskToDelayedList+0xa4>)
 8018708:	68bb      	ldr	r3, [r7, #8]
 801870a:	6013      	str	r3, [r2, #0]
}
 801870c:	bf00      	nop
 801870e:	3710      	adds	r7, #16
 8018710:	46bd      	mov	sp, r7
 8018712:	bd80      	pop	{r7, pc}
 8018714:	20000f84 	.word	0x20000f84
 8018718:	20000aac 	.word	0x20000aac
 801871c:	20000f6c 	.word	0x20000f6c
 8018720:	20000f3c 	.word	0x20000f3c
 8018724:	20000f38 	.word	0x20000f38
 8018728:	20000fa0 	.word	0x20000fa0

0801872c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801872c:	b580      	push	{r7, lr}
 801872e:	b08a      	sub	sp, #40	; 0x28
 8018730:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8018732:	2300      	movs	r3, #0
 8018734:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8018736:	f000 fb0d 	bl	8018d54 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801873a:	4b1d      	ldr	r3, [pc, #116]	; (80187b0 <xTimerCreateTimerTask+0x84>)
 801873c:	681b      	ldr	r3, [r3, #0]
 801873e:	2b00      	cmp	r3, #0
 8018740:	d021      	beq.n	8018786 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8018742:	2300      	movs	r3, #0
 8018744:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8018746:	2300      	movs	r3, #0
 8018748:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801874a:	1d3a      	adds	r2, r7, #4
 801874c:	f107 0108 	add.w	r1, r7, #8
 8018750:	f107 030c 	add.w	r3, r7, #12
 8018754:	4618      	mov	r0, r3
 8018756:	f7fd fd85 	bl	8016264 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801875a:	6879      	ldr	r1, [r7, #4]
 801875c:	68bb      	ldr	r3, [r7, #8]
 801875e:	68fa      	ldr	r2, [r7, #12]
 8018760:	9202      	str	r2, [sp, #8]
 8018762:	9301      	str	r3, [sp, #4]
 8018764:	2302      	movs	r3, #2
 8018766:	9300      	str	r3, [sp, #0]
 8018768:	2300      	movs	r3, #0
 801876a:	460a      	mov	r2, r1
 801876c:	4911      	ldr	r1, [pc, #68]	; (80187b4 <xTimerCreateTimerTask+0x88>)
 801876e:	4812      	ldr	r0, [pc, #72]	; (80187b8 <xTimerCreateTimerTask+0x8c>)
 8018770:	f7fe ff30 	bl	80175d4 <xTaskCreateStatic>
 8018774:	4602      	mov	r2, r0
 8018776:	4b11      	ldr	r3, [pc, #68]	; (80187bc <xTimerCreateTimerTask+0x90>)
 8018778:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801877a:	4b10      	ldr	r3, [pc, #64]	; (80187bc <xTimerCreateTimerTask+0x90>)
 801877c:	681b      	ldr	r3, [r3, #0]
 801877e:	2b00      	cmp	r3, #0
 8018780:	d001      	beq.n	8018786 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8018782:	2301      	movs	r3, #1
 8018784:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8018786:	697b      	ldr	r3, [r7, #20]
 8018788:	2b00      	cmp	r3, #0
 801878a:	d10b      	bne.n	80187a4 <xTimerCreateTimerTask+0x78>
 801878c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018790:	b672      	cpsid	i
 8018792:	f383 8811 	msr	BASEPRI, r3
 8018796:	f3bf 8f6f 	isb	sy
 801879a:	f3bf 8f4f 	dsb	sy
 801879e:	b662      	cpsie	i
 80187a0:	613b      	str	r3, [r7, #16]
 80187a2:	e7fe      	b.n	80187a2 <xTimerCreateTimerTask+0x76>
	return xReturn;
 80187a4:	697b      	ldr	r3, [r7, #20]
}
 80187a6:	4618      	mov	r0, r3
 80187a8:	3718      	adds	r7, #24
 80187aa:	46bd      	mov	sp, r7
 80187ac:	bd80      	pop	{r7, pc}
 80187ae:	bf00      	nop
 80187b0:	20000fdc 	.word	0x20000fdc
 80187b4:	0801d1a0 	.word	0x0801d1a0
 80187b8:	080188f9 	.word	0x080188f9
 80187bc:	20000fe0 	.word	0x20000fe0

080187c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80187c0:	b580      	push	{r7, lr}
 80187c2:	b08a      	sub	sp, #40	; 0x28
 80187c4:	af00      	add	r7, sp, #0
 80187c6:	60f8      	str	r0, [r7, #12]
 80187c8:	60b9      	str	r1, [r7, #8]
 80187ca:	607a      	str	r2, [r7, #4]
 80187cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80187ce:	2300      	movs	r3, #0
 80187d0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80187d2:	68fb      	ldr	r3, [r7, #12]
 80187d4:	2b00      	cmp	r3, #0
 80187d6:	d10b      	bne.n	80187f0 <xTimerGenericCommand+0x30>
 80187d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80187dc:	b672      	cpsid	i
 80187de:	f383 8811 	msr	BASEPRI, r3
 80187e2:	f3bf 8f6f 	isb	sy
 80187e6:	f3bf 8f4f 	dsb	sy
 80187ea:	b662      	cpsie	i
 80187ec:	623b      	str	r3, [r7, #32]
 80187ee:	e7fe      	b.n	80187ee <xTimerGenericCommand+0x2e>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80187f0:	4b19      	ldr	r3, [pc, #100]	; (8018858 <xTimerGenericCommand+0x98>)
 80187f2:	681b      	ldr	r3, [r3, #0]
 80187f4:	2b00      	cmp	r3, #0
 80187f6:	d02a      	beq.n	801884e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80187f8:	68bb      	ldr	r3, [r7, #8]
 80187fa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80187fc:	687b      	ldr	r3, [r7, #4]
 80187fe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8018800:	68fb      	ldr	r3, [r7, #12]
 8018802:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8018804:	68bb      	ldr	r3, [r7, #8]
 8018806:	2b05      	cmp	r3, #5
 8018808:	dc18      	bgt.n	801883c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801880a:	f7ff fdad 	bl	8018368 <xTaskGetSchedulerState>
 801880e:	4603      	mov	r3, r0
 8018810:	2b02      	cmp	r3, #2
 8018812:	d109      	bne.n	8018828 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8018814:	4b10      	ldr	r3, [pc, #64]	; (8018858 <xTimerGenericCommand+0x98>)
 8018816:	6818      	ldr	r0, [r3, #0]
 8018818:	f107 0110 	add.w	r1, r7, #16
 801881c:	2300      	movs	r3, #0
 801881e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018820:	f7fe f860 	bl	80168e4 <xQueueGenericSend>
 8018824:	6278      	str	r0, [r7, #36]	; 0x24
 8018826:	e012      	b.n	801884e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8018828:	4b0b      	ldr	r3, [pc, #44]	; (8018858 <xTimerGenericCommand+0x98>)
 801882a:	6818      	ldr	r0, [r3, #0]
 801882c:	f107 0110 	add.w	r1, r7, #16
 8018830:	2300      	movs	r3, #0
 8018832:	2200      	movs	r2, #0
 8018834:	f7fe f856 	bl	80168e4 <xQueueGenericSend>
 8018838:	6278      	str	r0, [r7, #36]	; 0x24
 801883a:	e008      	b.n	801884e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801883c:	4b06      	ldr	r3, [pc, #24]	; (8018858 <xTimerGenericCommand+0x98>)
 801883e:	6818      	ldr	r0, [r3, #0]
 8018840:	f107 0110 	add.w	r1, r7, #16
 8018844:	2300      	movs	r3, #0
 8018846:	683a      	ldr	r2, [r7, #0]
 8018848:	f7fe f94e 	bl	8016ae8 <xQueueGenericSendFromISR>
 801884c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801884e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8018850:	4618      	mov	r0, r3
 8018852:	3728      	adds	r7, #40	; 0x28
 8018854:	46bd      	mov	sp, r7
 8018856:	bd80      	pop	{r7, pc}
 8018858:	20000fdc 	.word	0x20000fdc

0801885c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801885c:	b580      	push	{r7, lr}
 801885e:	b088      	sub	sp, #32
 8018860:	af02      	add	r7, sp, #8
 8018862:	6078      	str	r0, [r7, #4]
 8018864:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018866:	4b23      	ldr	r3, [pc, #140]	; (80188f4 <prvProcessExpiredTimer+0x98>)
 8018868:	681b      	ldr	r3, [r3, #0]
 801886a:	68db      	ldr	r3, [r3, #12]
 801886c:	68db      	ldr	r3, [r3, #12]
 801886e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018870:	697b      	ldr	r3, [r7, #20]
 8018872:	3304      	adds	r3, #4
 8018874:	4618      	mov	r0, r3
 8018876:	f7fd fd99 	bl	80163ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801887a:	697b      	ldr	r3, [r7, #20]
 801887c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018880:	f003 0304 	and.w	r3, r3, #4
 8018884:	2b00      	cmp	r3, #0
 8018886:	d023      	beq.n	80188d0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8018888:	697b      	ldr	r3, [r7, #20]
 801888a:	699a      	ldr	r2, [r3, #24]
 801888c:	687b      	ldr	r3, [r7, #4]
 801888e:	18d1      	adds	r1, r2, r3
 8018890:	687b      	ldr	r3, [r7, #4]
 8018892:	683a      	ldr	r2, [r7, #0]
 8018894:	6978      	ldr	r0, [r7, #20]
 8018896:	f000 f8d3 	bl	8018a40 <prvInsertTimerInActiveList>
 801889a:	4603      	mov	r3, r0
 801889c:	2b00      	cmp	r3, #0
 801889e:	d020      	beq.n	80188e2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80188a0:	2300      	movs	r3, #0
 80188a2:	9300      	str	r3, [sp, #0]
 80188a4:	2300      	movs	r3, #0
 80188a6:	687a      	ldr	r2, [r7, #4]
 80188a8:	2100      	movs	r1, #0
 80188aa:	6978      	ldr	r0, [r7, #20]
 80188ac:	f7ff ff88 	bl	80187c0 <xTimerGenericCommand>
 80188b0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80188b2:	693b      	ldr	r3, [r7, #16]
 80188b4:	2b00      	cmp	r3, #0
 80188b6:	d114      	bne.n	80188e2 <prvProcessExpiredTimer+0x86>
 80188b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80188bc:	b672      	cpsid	i
 80188be:	f383 8811 	msr	BASEPRI, r3
 80188c2:	f3bf 8f6f 	isb	sy
 80188c6:	f3bf 8f4f 	dsb	sy
 80188ca:	b662      	cpsie	i
 80188cc:	60fb      	str	r3, [r7, #12]
 80188ce:	e7fe      	b.n	80188ce <prvProcessExpiredTimer+0x72>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80188d0:	697b      	ldr	r3, [r7, #20]
 80188d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80188d6:	f023 0301 	bic.w	r3, r3, #1
 80188da:	b2da      	uxtb	r2, r3
 80188dc:	697b      	ldr	r3, [r7, #20]
 80188de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80188e2:	697b      	ldr	r3, [r7, #20]
 80188e4:	6a1b      	ldr	r3, [r3, #32]
 80188e6:	6978      	ldr	r0, [r7, #20]
 80188e8:	4798      	blx	r3
}
 80188ea:	bf00      	nop
 80188ec:	3718      	adds	r7, #24
 80188ee:	46bd      	mov	sp, r7
 80188f0:	bd80      	pop	{r7, pc}
 80188f2:	bf00      	nop
 80188f4:	20000fd4 	.word	0x20000fd4

080188f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80188f8:	b580      	push	{r7, lr}
 80188fa:	b084      	sub	sp, #16
 80188fc:	af00      	add	r7, sp, #0
 80188fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8018900:	f107 0308 	add.w	r3, r7, #8
 8018904:	4618      	mov	r0, r3
 8018906:	f000 f857 	bl	80189b8 <prvGetNextExpireTime>
 801890a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801890c:	68bb      	ldr	r3, [r7, #8]
 801890e:	4619      	mov	r1, r3
 8018910:	68f8      	ldr	r0, [r7, #12]
 8018912:	f000 f803 	bl	801891c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8018916:	f000 f8d5 	bl	8018ac4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801891a:	e7f1      	b.n	8018900 <prvTimerTask+0x8>

0801891c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801891c:	b580      	push	{r7, lr}
 801891e:	b084      	sub	sp, #16
 8018920:	af00      	add	r7, sp, #0
 8018922:	6078      	str	r0, [r7, #4]
 8018924:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8018926:	f7ff f919 	bl	8017b5c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801892a:	f107 0308 	add.w	r3, r7, #8
 801892e:	4618      	mov	r0, r3
 8018930:	f000 f866 	bl	8018a00 <prvSampleTimeNow>
 8018934:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8018936:	68bb      	ldr	r3, [r7, #8]
 8018938:	2b00      	cmp	r3, #0
 801893a:	d130      	bne.n	801899e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801893c:	683b      	ldr	r3, [r7, #0]
 801893e:	2b00      	cmp	r3, #0
 8018940:	d10a      	bne.n	8018958 <prvProcessTimerOrBlockTask+0x3c>
 8018942:	687a      	ldr	r2, [r7, #4]
 8018944:	68fb      	ldr	r3, [r7, #12]
 8018946:	429a      	cmp	r2, r3
 8018948:	d806      	bhi.n	8018958 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801894a:	f7ff f915 	bl	8017b78 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801894e:	68f9      	ldr	r1, [r7, #12]
 8018950:	6878      	ldr	r0, [r7, #4]
 8018952:	f7ff ff83 	bl	801885c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8018956:	e024      	b.n	80189a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8018958:	683b      	ldr	r3, [r7, #0]
 801895a:	2b00      	cmp	r3, #0
 801895c:	d008      	beq.n	8018970 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801895e:	4b13      	ldr	r3, [pc, #76]	; (80189ac <prvProcessTimerOrBlockTask+0x90>)
 8018960:	681b      	ldr	r3, [r3, #0]
 8018962:	681b      	ldr	r3, [r3, #0]
 8018964:	2b00      	cmp	r3, #0
 8018966:	d101      	bne.n	801896c <prvProcessTimerOrBlockTask+0x50>
 8018968:	2301      	movs	r3, #1
 801896a:	e000      	b.n	801896e <prvProcessTimerOrBlockTask+0x52>
 801896c:	2300      	movs	r3, #0
 801896e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8018970:	4b0f      	ldr	r3, [pc, #60]	; (80189b0 <prvProcessTimerOrBlockTask+0x94>)
 8018972:	6818      	ldr	r0, [r3, #0]
 8018974:	687a      	ldr	r2, [r7, #4]
 8018976:	68fb      	ldr	r3, [r7, #12]
 8018978:	1ad3      	subs	r3, r2, r3
 801897a:	683a      	ldr	r2, [r7, #0]
 801897c:	4619      	mov	r1, r3
 801897e:	f7fe fdf5 	bl	801756c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8018982:	f7ff f8f9 	bl	8017b78 <xTaskResumeAll>
 8018986:	4603      	mov	r3, r0
 8018988:	2b00      	cmp	r3, #0
 801898a:	d10a      	bne.n	80189a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801898c:	4b09      	ldr	r3, [pc, #36]	; (80189b4 <prvProcessTimerOrBlockTask+0x98>)
 801898e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018992:	601a      	str	r2, [r3, #0]
 8018994:	f3bf 8f4f 	dsb	sy
 8018998:	f3bf 8f6f 	isb	sy
}
 801899c:	e001      	b.n	80189a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801899e:	f7ff f8eb 	bl	8017b78 <xTaskResumeAll>
}
 80189a2:	bf00      	nop
 80189a4:	3710      	adds	r7, #16
 80189a6:	46bd      	mov	sp, r7
 80189a8:	bd80      	pop	{r7, pc}
 80189aa:	bf00      	nop
 80189ac:	20000fd8 	.word	0x20000fd8
 80189b0:	20000fdc 	.word	0x20000fdc
 80189b4:	e000ed04 	.word	0xe000ed04

080189b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80189b8:	b480      	push	{r7}
 80189ba:	b085      	sub	sp, #20
 80189bc:	af00      	add	r7, sp, #0
 80189be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80189c0:	4b0e      	ldr	r3, [pc, #56]	; (80189fc <prvGetNextExpireTime+0x44>)
 80189c2:	681b      	ldr	r3, [r3, #0]
 80189c4:	681b      	ldr	r3, [r3, #0]
 80189c6:	2b00      	cmp	r3, #0
 80189c8:	d101      	bne.n	80189ce <prvGetNextExpireTime+0x16>
 80189ca:	2201      	movs	r2, #1
 80189cc:	e000      	b.n	80189d0 <prvGetNextExpireTime+0x18>
 80189ce:	2200      	movs	r2, #0
 80189d0:	687b      	ldr	r3, [r7, #4]
 80189d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80189d4:	687b      	ldr	r3, [r7, #4]
 80189d6:	681b      	ldr	r3, [r3, #0]
 80189d8:	2b00      	cmp	r3, #0
 80189da:	d105      	bne.n	80189e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80189dc:	4b07      	ldr	r3, [pc, #28]	; (80189fc <prvGetNextExpireTime+0x44>)
 80189de:	681b      	ldr	r3, [r3, #0]
 80189e0:	68db      	ldr	r3, [r3, #12]
 80189e2:	681b      	ldr	r3, [r3, #0]
 80189e4:	60fb      	str	r3, [r7, #12]
 80189e6:	e001      	b.n	80189ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80189e8:	2300      	movs	r3, #0
 80189ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80189ec:	68fb      	ldr	r3, [r7, #12]
}
 80189ee:	4618      	mov	r0, r3
 80189f0:	3714      	adds	r7, #20
 80189f2:	46bd      	mov	sp, r7
 80189f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189f8:	4770      	bx	lr
 80189fa:	bf00      	nop
 80189fc:	20000fd4 	.word	0x20000fd4

08018a00 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8018a00:	b580      	push	{r7, lr}
 8018a02:	b084      	sub	sp, #16
 8018a04:	af00      	add	r7, sp, #0
 8018a06:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8018a08:	f7ff f954 	bl	8017cb4 <xTaskGetTickCount>
 8018a0c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8018a0e:	4b0b      	ldr	r3, [pc, #44]	; (8018a3c <prvSampleTimeNow+0x3c>)
 8018a10:	681b      	ldr	r3, [r3, #0]
 8018a12:	68fa      	ldr	r2, [r7, #12]
 8018a14:	429a      	cmp	r2, r3
 8018a16:	d205      	bcs.n	8018a24 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8018a18:	f000 f936 	bl	8018c88 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8018a1c:	687b      	ldr	r3, [r7, #4]
 8018a1e:	2201      	movs	r2, #1
 8018a20:	601a      	str	r2, [r3, #0]
 8018a22:	e002      	b.n	8018a2a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8018a24:	687b      	ldr	r3, [r7, #4]
 8018a26:	2200      	movs	r2, #0
 8018a28:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8018a2a:	4a04      	ldr	r2, [pc, #16]	; (8018a3c <prvSampleTimeNow+0x3c>)
 8018a2c:	68fb      	ldr	r3, [r7, #12]
 8018a2e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8018a30:	68fb      	ldr	r3, [r7, #12]
}
 8018a32:	4618      	mov	r0, r3
 8018a34:	3710      	adds	r7, #16
 8018a36:	46bd      	mov	sp, r7
 8018a38:	bd80      	pop	{r7, pc}
 8018a3a:	bf00      	nop
 8018a3c:	20000fe4 	.word	0x20000fe4

08018a40 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8018a40:	b580      	push	{r7, lr}
 8018a42:	b086      	sub	sp, #24
 8018a44:	af00      	add	r7, sp, #0
 8018a46:	60f8      	str	r0, [r7, #12]
 8018a48:	60b9      	str	r1, [r7, #8]
 8018a4a:	607a      	str	r2, [r7, #4]
 8018a4c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8018a4e:	2300      	movs	r3, #0
 8018a50:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8018a52:	68fb      	ldr	r3, [r7, #12]
 8018a54:	68ba      	ldr	r2, [r7, #8]
 8018a56:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018a58:	68fb      	ldr	r3, [r7, #12]
 8018a5a:	68fa      	ldr	r2, [r7, #12]
 8018a5c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8018a5e:	68ba      	ldr	r2, [r7, #8]
 8018a60:	687b      	ldr	r3, [r7, #4]
 8018a62:	429a      	cmp	r2, r3
 8018a64:	d812      	bhi.n	8018a8c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018a66:	687a      	ldr	r2, [r7, #4]
 8018a68:	683b      	ldr	r3, [r7, #0]
 8018a6a:	1ad2      	subs	r2, r2, r3
 8018a6c:	68fb      	ldr	r3, [r7, #12]
 8018a6e:	699b      	ldr	r3, [r3, #24]
 8018a70:	429a      	cmp	r2, r3
 8018a72:	d302      	bcc.n	8018a7a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8018a74:	2301      	movs	r3, #1
 8018a76:	617b      	str	r3, [r7, #20]
 8018a78:	e01b      	b.n	8018ab2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8018a7a:	4b10      	ldr	r3, [pc, #64]	; (8018abc <prvInsertTimerInActiveList+0x7c>)
 8018a7c:	681a      	ldr	r2, [r3, #0]
 8018a7e:	68fb      	ldr	r3, [r7, #12]
 8018a80:	3304      	adds	r3, #4
 8018a82:	4619      	mov	r1, r3
 8018a84:	4610      	mov	r0, r2
 8018a86:	f7fd fc58 	bl	801633a <vListInsert>
 8018a8a:	e012      	b.n	8018ab2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8018a8c:	687a      	ldr	r2, [r7, #4]
 8018a8e:	683b      	ldr	r3, [r7, #0]
 8018a90:	429a      	cmp	r2, r3
 8018a92:	d206      	bcs.n	8018aa2 <prvInsertTimerInActiveList+0x62>
 8018a94:	68ba      	ldr	r2, [r7, #8]
 8018a96:	683b      	ldr	r3, [r7, #0]
 8018a98:	429a      	cmp	r2, r3
 8018a9a:	d302      	bcc.n	8018aa2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8018a9c:	2301      	movs	r3, #1
 8018a9e:	617b      	str	r3, [r7, #20]
 8018aa0:	e007      	b.n	8018ab2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018aa2:	4b07      	ldr	r3, [pc, #28]	; (8018ac0 <prvInsertTimerInActiveList+0x80>)
 8018aa4:	681a      	ldr	r2, [r3, #0]
 8018aa6:	68fb      	ldr	r3, [r7, #12]
 8018aa8:	3304      	adds	r3, #4
 8018aaa:	4619      	mov	r1, r3
 8018aac:	4610      	mov	r0, r2
 8018aae:	f7fd fc44 	bl	801633a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8018ab2:	697b      	ldr	r3, [r7, #20]
}
 8018ab4:	4618      	mov	r0, r3
 8018ab6:	3718      	adds	r7, #24
 8018ab8:	46bd      	mov	sp, r7
 8018aba:	bd80      	pop	{r7, pc}
 8018abc:	20000fd8 	.word	0x20000fd8
 8018ac0:	20000fd4 	.word	0x20000fd4

08018ac4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8018ac4:	b580      	push	{r7, lr}
 8018ac6:	b08e      	sub	sp, #56	; 0x38
 8018ac8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8018aca:	e0cc      	b.n	8018c66 <prvProcessReceivedCommands+0x1a2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8018acc:	687b      	ldr	r3, [r7, #4]
 8018ace:	2b00      	cmp	r3, #0
 8018ad0:	da19      	bge.n	8018b06 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8018ad2:	1d3b      	adds	r3, r7, #4
 8018ad4:	3304      	adds	r3, #4
 8018ad6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8018ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ada:	2b00      	cmp	r3, #0
 8018adc:	d10b      	bne.n	8018af6 <prvProcessReceivedCommands+0x32>
 8018ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018ae2:	b672      	cpsid	i
 8018ae4:	f383 8811 	msr	BASEPRI, r3
 8018ae8:	f3bf 8f6f 	isb	sy
 8018aec:	f3bf 8f4f 	dsb	sy
 8018af0:	b662      	cpsie	i
 8018af2:	61fb      	str	r3, [r7, #28]
 8018af4:	e7fe      	b.n	8018af4 <prvProcessReceivedCommands+0x30>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8018af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018af8:	681b      	ldr	r3, [r3, #0]
 8018afa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018afc:	6850      	ldr	r0, [r2, #4]
 8018afe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018b00:	6892      	ldr	r2, [r2, #8]
 8018b02:	4611      	mov	r1, r2
 8018b04:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8018b06:	687b      	ldr	r3, [r7, #4]
 8018b08:	2b00      	cmp	r3, #0
 8018b0a:	f2c0 80ab 	blt.w	8018c64 <prvProcessReceivedCommands+0x1a0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8018b0e:	68fb      	ldr	r3, [r7, #12]
 8018b10:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8018b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b14:	695b      	ldr	r3, [r3, #20]
 8018b16:	2b00      	cmp	r3, #0
 8018b18:	d004      	beq.n	8018b24 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b1c:	3304      	adds	r3, #4
 8018b1e:	4618      	mov	r0, r3
 8018b20:	f7fd fc44 	bl	80163ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8018b24:	463b      	mov	r3, r7
 8018b26:	4618      	mov	r0, r3
 8018b28:	f7ff ff6a 	bl	8018a00 <prvSampleTimeNow>
 8018b2c:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8018b2e:	687b      	ldr	r3, [r7, #4]
 8018b30:	2b09      	cmp	r3, #9
 8018b32:	f200 8098 	bhi.w	8018c66 <prvProcessReceivedCommands+0x1a2>
 8018b36:	a201      	add	r2, pc, #4	; (adr r2, 8018b3c <prvProcessReceivedCommands+0x78>)
 8018b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018b3c:	08018b65 	.word	0x08018b65
 8018b40:	08018b65 	.word	0x08018b65
 8018b44:	08018b65 	.word	0x08018b65
 8018b48:	08018bdb 	.word	0x08018bdb
 8018b4c:	08018bef 	.word	0x08018bef
 8018b50:	08018c3b 	.word	0x08018c3b
 8018b54:	08018b65 	.word	0x08018b65
 8018b58:	08018b65 	.word	0x08018b65
 8018b5c:	08018bdb 	.word	0x08018bdb
 8018b60:	08018bef 	.word	0x08018bef
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018b6a:	f043 0301 	orr.w	r3, r3, #1
 8018b6e:	b2da      	uxtb	r2, r3
 8018b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8018b76:	68ba      	ldr	r2, [r7, #8]
 8018b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b7a:	699b      	ldr	r3, [r3, #24]
 8018b7c:	18d1      	adds	r1, r2, r3
 8018b7e:	68bb      	ldr	r3, [r7, #8]
 8018b80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018b82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018b84:	f7ff ff5c 	bl	8018a40 <prvInsertTimerInActiveList>
 8018b88:	4603      	mov	r3, r0
 8018b8a:	2b00      	cmp	r3, #0
 8018b8c:	d06b      	beq.n	8018c66 <prvProcessReceivedCommands+0x1a2>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b90:	6a1b      	ldr	r3, [r3, #32]
 8018b92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018b94:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018b96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018b9c:	f003 0304 	and.w	r3, r3, #4
 8018ba0:	2b00      	cmp	r3, #0
 8018ba2:	d060      	beq.n	8018c66 <prvProcessReceivedCommands+0x1a2>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8018ba4:	68ba      	ldr	r2, [r7, #8]
 8018ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ba8:	699b      	ldr	r3, [r3, #24]
 8018baa:	441a      	add	r2, r3
 8018bac:	2300      	movs	r3, #0
 8018bae:	9300      	str	r3, [sp, #0]
 8018bb0:	2300      	movs	r3, #0
 8018bb2:	2100      	movs	r1, #0
 8018bb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018bb6:	f7ff fe03 	bl	80187c0 <xTimerGenericCommand>
 8018bba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8018bbc:	6a3b      	ldr	r3, [r7, #32]
 8018bbe:	2b00      	cmp	r3, #0
 8018bc0:	d151      	bne.n	8018c66 <prvProcessReceivedCommands+0x1a2>
 8018bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018bc6:	b672      	cpsid	i
 8018bc8:	f383 8811 	msr	BASEPRI, r3
 8018bcc:	f3bf 8f6f 	isb	sy
 8018bd0:	f3bf 8f4f 	dsb	sy
 8018bd4:	b662      	cpsie	i
 8018bd6:	61bb      	str	r3, [r7, #24]
 8018bd8:	e7fe      	b.n	8018bd8 <prvProcessReceivedCommands+0x114>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018bdc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018be0:	f023 0301 	bic.w	r3, r3, #1
 8018be4:	b2da      	uxtb	r2, r3
 8018be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018be8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8018bec:	e03b      	b.n	8018c66 <prvProcessReceivedCommands+0x1a2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018bf0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018bf4:	f043 0301 	orr.w	r3, r3, #1
 8018bf8:	b2da      	uxtb	r2, r3
 8018bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018bfc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8018c00:	68ba      	ldr	r2, [r7, #8]
 8018c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c04:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8018c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c08:	699b      	ldr	r3, [r3, #24]
 8018c0a:	2b00      	cmp	r3, #0
 8018c0c:	d10b      	bne.n	8018c26 <prvProcessReceivedCommands+0x162>
 8018c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018c12:	b672      	cpsid	i
 8018c14:	f383 8811 	msr	BASEPRI, r3
 8018c18:	f3bf 8f6f 	isb	sy
 8018c1c:	f3bf 8f4f 	dsb	sy
 8018c20:	b662      	cpsie	i
 8018c22:	617b      	str	r3, [r7, #20]
 8018c24:	e7fe      	b.n	8018c24 <prvProcessReceivedCommands+0x160>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8018c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c28:	699a      	ldr	r2, [r3, #24]
 8018c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c2c:	18d1      	adds	r1, r2, r3
 8018c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018c32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018c34:	f7ff ff04 	bl	8018a40 <prvInsertTimerInActiveList>
					break;
 8018c38:	e015      	b.n	8018c66 <prvProcessReceivedCommands+0x1a2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8018c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018c40:	f003 0302 	and.w	r3, r3, #2
 8018c44:	2b00      	cmp	r3, #0
 8018c46:	d103      	bne.n	8018c50 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8018c48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018c4a:	f000 fbb7 	bl	80193bc <vPortFree>
 8018c4e:	e00a      	b.n	8018c66 <prvProcessReceivedCommands+0x1a2>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018c56:	f023 0301 	bic.w	r3, r3, #1
 8018c5a:	b2da      	uxtb	r2, r3
 8018c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8018c62:	e000      	b.n	8018c66 <prvProcessReceivedCommands+0x1a2>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8018c64:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8018c66:	4b07      	ldr	r3, [pc, #28]	; (8018c84 <prvProcessReceivedCommands+0x1c0>)
 8018c68:	681b      	ldr	r3, [r3, #0]
 8018c6a:	1d39      	adds	r1, r7, #4
 8018c6c:	2200      	movs	r2, #0
 8018c6e:	4618      	mov	r0, r3
 8018c70:	f7fe f868 	bl	8016d44 <xQueueReceive>
 8018c74:	4603      	mov	r3, r0
 8018c76:	2b00      	cmp	r3, #0
 8018c78:	f47f af28 	bne.w	8018acc <prvProcessReceivedCommands+0x8>
	}
}
 8018c7c:	bf00      	nop
 8018c7e:	3730      	adds	r7, #48	; 0x30
 8018c80:	46bd      	mov	sp, r7
 8018c82:	bd80      	pop	{r7, pc}
 8018c84:	20000fdc 	.word	0x20000fdc

08018c88 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8018c88:	b580      	push	{r7, lr}
 8018c8a:	b088      	sub	sp, #32
 8018c8c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8018c8e:	e049      	b.n	8018d24 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8018c90:	4b2e      	ldr	r3, [pc, #184]	; (8018d4c <prvSwitchTimerLists+0xc4>)
 8018c92:	681b      	ldr	r3, [r3, #0]
 8018c94:	68db      	ldr	r3, [r3, #12]
 8018c96:	681b      	ldr	r3, [r3, #0]
 8018c98:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018c9a:	4b2c      	ldr	r3, [pc, #176]	; (8018d4c <prvSwitchTimerLists+0xc4>)
 8018c9c:	681b      	ldr	r3, [r3, #0]
 8018c9e:	68db      	ldr	r3, [r3, #12]
 8018ca0:	68db      	ldr	r3, [r3, #12]
 8018ca2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018ca4:	68fb      	ldr	r3, [r7, #12]
 8018ca6:	3304      	adds	r3, #4
 8018ca8:	4618      	mov	r0, r3
 8018caa:	f7fd fb7f 	bl	80163ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018cae:	68fb      	ldr	r3, [r7, #12]
 8018cb0:	6a1b      	ldr	r3, [r3, #32]
 8018cb2:	68f8      	ldr	r0, [r7, #12]
 8018cb4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018cb6:	68fb      	ldr	r3, [r7, #12]
 8018cb8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018cbc:	f003 0304 	and.w	r3, r3, #4
 8018cc0:	2b00      	cmp	r3, #0
 8018cc2:	d02f      	beq.n	8018d24 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8018cc4:	68fb      	ldr	r3, [r7, #12]
 8018cc6:	699b      	ldr	r3, [r3, #24]
 8018cc8:	693a      	ldr	r2, [r7, #16]
 8018cca:	4413      	add	r3, r2
 8018ccc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8018cce:	68ba      	ldr	r2, [r7, #8]
 8018cd0:	693b      	ldr	r3, [r7, #16]
 8018cd2:	429a      	cmp	r2, r3
 8018cd4:	d90e      	bls.n	8018cf4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8018cd6:	68fb      	ldr	r3, [r7, #12]
 8018cd8:	68ba      	ldr	r2, [r7, #8]
 8018cda:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018cdc:	68fb      	ldr	r3, [r7, #12]
 8018cde:	68fa      	ldr	r2, [r7, #12]
 8018ce0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018ce2:	4b1a      	ldr	r3, [pc, #104]	; (8018d4c <prvSwitchTimerLists+0xc4>)
 8018ce4:	681a      	ldr	r2, [r3, #0]
 8018ce6:	68fb      	ldr	r3, [r7, #12]
 8018ce8:	3304      	adds	r3, #4
 8018cea:	4619      	mov	r1, r3
 8018cec:	4610      	mov	r0, r2
 8018cee:	f7fd fb24 	bl	801633a <vListInsert>
 8018cf2:	e017      	b.n	8018d24 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018cf4:	2300      	movs	r3, #0
 8018cf6:	9300      	str	r3, [sp, #0]
 8018cf8:	2300      	movs	r3, #0
 8018cfa:	693a      	ldr	r2, [r7, #16]
 8018cfc:	2100      	movs	r1, #0
 8018cfe:	68f8      	ldr	r0, [r7, #12]
 8018d00:	f7ff fd5e 	bl	80187c0 <xTimerGenericCommand>
 8018d04:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8018d06:	687b      	ldr	r3, [r7, #4]
 8018d08:	2b00      	cmp	r3, #0
 8018d0a:	d10b      	bne.n	8018d24 <prvSwitchTimerLists+0x9c>
 8018d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018d10:	b672      	cpsid	i
 8018d12:	f383 8811 	msr	BASEPRI, r3
 8018d16:	f3bf 8f6f 	isb	sy
 8018d1a:	f3bf 8f4f 	dsb	sy
 8018d1e:	b662      	cpsie	i
 8018d20:	603b      	str	r3, [r7, #0]
 8018d22:	e7fe      	b.n	8018d22 <prvSwitchTimerLists+0x9a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8018d24:	4b09      	ldr	r3, [pc, #36]	; (8018d4c <prvSwitchTimerLists+0xc4>)
 8018d26:	681b      	ldr	r3, [r3, #0]
 8018d28:	681b      	ldr	r3, [r3, #0]
 8018d2a:	2b00      	cmp	r3, #0
 8018d2c:	d1b0      	bne.n	8018c90 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8018d2e:	4b07      	ldr	r3, [pc, #28]	; (8018d4c <prvSwitchTimerLists+0xc4>)
 8018d30:	681b      	ldr	r3, [r3, #0]
 8018d32:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8018d34:	4b06      	ldr	r3, [pc, #24]	; (8018d50 <prvSwitchTimerLists+0xc8>)
 8018d36:	681b      	ldr	r3, [r3, #0]
 8018d38:	4a04      	ldr	r2, [pc, #16]	; (8018d4c <prvSwitchTimerLists+0xc4>)
 8018d3a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8018d3c:	4a04      	ldr	r2, [pc, #16]	; (8018d50 <prvSwitchTimerLists+0xc8>)
 8018d3e:	697b      	ldr	r3, [r7, #20]
 8018d40:	6013      	str	r3, [r2, #0]
}
 8018d42:	bf00      	nop
 8018d44:	3718      	adds	r7, #24
 8018d46:	46bd      	mov	sp, r7
 8018d48:	bd80      	pop	{r7, pc}
 8018d4a:	bf00      	nop
 8018d4c:	20000fd4 	.word	0x20000fd4
 8018d50:	20000fd8 	.word	0x20000fd8

08018d54 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8018d54:	b580      	push	{r7, lr}
 8018d56:	b082      	sub	sp, #8
 8018d58:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8018d5a:	f000 f945 	bl	8018fe8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8018d5e:	4b15      	ldr	r3, [pc, #84]	; (8018db4 <prvCheckForValidListAndQueue+0x60>)
 8018d60:	681b      	ldr	r3, [r3, #0]
 8018d62:	2b00      	cmp	r3, #0
 8018d64:	d120      	bne.n	8018da8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8018d66:	4814      	ldr	r0, [pc, #80]	; (8018db8 <prvCheckForValidListAndQueue+0x64>)
 8018d68:	f7fd fa96 	bl	8016298 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8018d6c:	4813      	ldr	r0, [pc, #76]	; (8018dbc <prvCheckForValidListAndQueue+0x68>)
 8018d6e:	f7fd fa93 	bl	8016298 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8018d72:	4b13      	ldr	r3, [pc, #76]	; (8018dc0 <prvCheckForValidListAndQueue+0x6c>)
 8018d74:	4a10      	ldr	r2, [pc, #64]	; (8018db8 <prvCheckForValidListAndQueue+0x64>)
 8018d76:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8018d78:	4b12      	ldr	r3, [pc, #72]	; (8018dc4 <prvCheckForValidListAndQueue+0x70>)
 8018d7a:	4a10      	ldr	r2, [pc, #64]	; (8018dbc <prvCheckForValidListAndQueue+0x68>)
 8018d7c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8018d7e:	2300      	movs	r3, #0
 8018d80:	9300      	str	r3, [sp, #0]
 8018d82:	4b11      	ldr	r3, [pc, #68]	; (8018dc8 <prvCheckForValidListAndQueue+0x74>)
 8018d84:	4a11      	ldr	r2, [pc, #68]	; (8018dcc <prvCheckForValidListAndQueue+0x78>)
 8018d86:	2110      	movs	r1, #16
 8018d88:	200a      	movs	r0, #10
 8018d8a:	f7fd fba3 	bl	80164d4 <xQueueGenericCreateStatic>
 8018d8e:	4602      	mov	r2, r0
 8018d90:	4b08      	ldr	r3, [pc, #32]	; (8018db4 <prvCheckForValidListAndQueue+0x60>)
 8018d92:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8018d94:	4b07      	ldr	r3, [pc, #28]	; (8018db4 <prvCheckForValidListAndQueue+0x60>)
 8018d96:	681b      	ldr	r3, [r3, #0]
 8018d98:	2b00      	cmp	r3, #0
 8018d9a:	d005      	beq.n	8018da8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8018d9c:	4b05      	ldr	r3, [pc, #20]	; (8018db4 <prvCheckForValidListAndQueue+0x60>)
 8018d9e:	681b      	ldr	r3, [r3, #0]
 8018da0:	490b      	ldr	r1, [pc, #44]	; (8018dd0 <prvCheckForValidListAndQueue+0x7c>)
 8018da2:	4618      	mov	r0, r3
 8018da4:	f7fe fb90 	bl	80174c8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8018da8:	f000 f950 	bl	801904c <vPortExitCritical>
}
 8018dac:	bf00      	nop
 8018dae:	46bd      	mov	sp, r7
 8018db0:	bd80      	pop	{r7, pc}
 8018db2:	bf00      	nop
 8018db4:	20000fdc 	.word	0x20000fdc
 8018db8:	20000fac 	.word	0x20000fac
 8018dbc:	20000fc0 	.word	0x20000fc0
 8018dc0:	20000fd4 	.word	0x20000fd4
 8018dc4:	20000fd8 	.word	0x20000fd8
 8018dc8:	20001088 	.word	0x20001088
 8018dcc:	20000fe8 	.word	0x20000fe8
 8018dd0:	0801d1a8 	.word	0x0801d1a8

08018dd4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8018dd4:	b480      	push	{r7}
 8018dd6:	b085      	sub	sp, #20
 8018dd8:	af00      	add	r7, sp, #0
 8018dda:	60f8      	str	r0, [r7, #12]
 8018ddc:	60b9      	str	r1, [r7, #8]
 8018dde:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8018de0:	68fb      	ldr	r3, [r7, #12]
 8018de2:	3b04      	subs	r3, #4
 8018de4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8018de6:	68fb      	ldr	r3, [r7, #12]
 8018de8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8018dec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8018dee:	68fb      	ldr	r3, [r7, #12]
 8018df0:	3b04      	subs	r3, #4
 8018df2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8018df4:	68bb      	ldr	r3, [r7, #8]
 8018df6:	f023 0201 	bic.w	r2, r3, #1
 8018dfa:	68fb      	ldr	r3, [r7, #12]
 8018dfc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8018dfe:	68fb      	ldr	r3, [r7, #12]
 8018e00:	3b04      	subs	r3, #4
 8018e02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8018e04:	4a0c      	ldr	r2, [pc, #48]	; (8018e38 <pxPortInitialiseStack+0x64>)
 8018e06:	68fb      	ldr	r3, [r7, #12]
 8018e08:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8018e0a:	68fb      	ldr	r3, [r7, #12]
 8018e0c:	3b14      	subs	r3, #20
 8018e0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8018e10:	687a      	ldr	r2, [r7, #4]
 8018e12:	68fb      	ldr	r3, [r7, #12]
 8018e14:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8018e16:	68fb      	ldr	r3, [r7, #12]
 8018e18:	3b04      	subs	r3, #4
 8018e1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8018e1c:	68fb      	ldr	r3, [r7, #12]
 8018e1e:	f06f 0202 	mvn.w	r2, #2
 8018e22:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8018e24:	68fb      	ldr	r3, [r7, #12]
 8018e26:	3b20      	subs	r3, #32
 8018e28:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8018e2a:	68fb      	ldr	r3, [r7, #12]
}
 8018e2c:	4618      	mov	r0, r3
 8018e2e:	3714      	adds	r7, #20
 8018e30:	46bd      	mov	sp, r7
 8018e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e36:	4770      	bx	lr
 8018e38:	08018e3d 	.word	0x08018e3d

08018e3c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8018e3c:	b480      	push	{r7}
 8018e3e:	b085      	sub	sp, #20
 8018e40:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8018e42:	2300      	movs	r3, #0
 8018e44:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8018e46:	4b13      	ldr	r3, [pc, #76]	; (8018e94 <prvTaskExitError+0x58>)
 8018e48:	681b      	ldr	r3, [r3, #0]
 8018e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018e4e:	d00b      	beq.n	8018e68 <prvTaskExitError+0x2c>
 8018e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018e54:	b672      	cpsid	i
 8018e56:	f383 8811 	msr	BASEPRI, r3
 8018e5a:	f3bf 8f6f 	isb	sy
 8018e5e:	f3bf 8f4f 	dsb	sy
 8018e62:	b662      	cpsie	i
 8018e64:	60fb      	str	r3, [r7, #12]
 8018e66:	e7fe      	b.n	8018e66 <prvTaskExitError+0x2a>
 8018e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018e6c:	b672      	cpsid	i
 8018e6e:	f383 8811 	msr	BASEPRI, r3
 8018e72:	f3bf 8f6f 	isb	sy
 8018e76:	f3bf 8f4f 	dsb	sy
 8018e7a:	b662      	cpsie	i
 8018e7c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8018e7e:	bf00      	nop
 8018e80:	687b      	ldr	r3, [r7, #4]
 8018e82:	2b00      	cmp	r3, #0
 8018e84:	d0fc      	beq.n	8018e80 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8018e86:	bf00      	nop
 8018e88:	3714      	adds	r7, #20
 8018e8a:	46bd      	mov	sp, r7
 8018e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e90:	4770      	bx	lr
 8018e92:	bf00      	nop
 8018e94:	200001a0 	.word	0x200001a0
	...

08018ea0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8018ea0:	4b07      	ldr	r3, [pc, #28]	; (8018ec0 <pxCurrentTCBConst2>)
 8018ea2:	6819      	ldr	r1, [r3, #0]
 8018ea4:	6808      	ldr	r0, [r1, #0]
 8018ea6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018eaa:	f380 8809 	msr	PSP, r0
 8018eae:	f3bf 8f6f 	isb	sy
 8018eb2:	f04f 0000 	mov.w	r0, #0
 8018eb6:	f380 8811 	msr	BASEPRI, r0
 8018eba:	4770      	bx	lr
 8018ebc:	f3af 8000 	nop.w

08018ec0 <pxCurrentTCBConst2>:
 8018ec0:	20000aac 	.word	0x20000aac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8018ec4:	bf00      	nop
 8018ec6:	bf00      	nop

08018ec8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8018ec8:	4808      	ldr	r0, [pc, #32]	; (8018eec <prvPortStartFirstTask+0x24>)
 8018eca:	6800      	ldr	r0, [r0, #0]
 8018ecc:	6800      	ldr	r0, [r0, #0]
 8018ece:	f380 8808 	msr	MSP, r0
 8018ed2:	f04f 0000 	mov.w	r0, #0
 8018ed6:	f380 8814 	msr	CONTROL, r0
 8018eda:	b662      	cpsie	i
 8018edc:	b661      	cpsie	f
 8018ede:	f3bf 8f4f 	dsb	sy
 8018ee2:	f3bf 8f6f 	isb	sy
 8018ee6:	df00      	svc	0
 8018ee8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8018eea:	bf00      	nop
 8018eec:	e000ed08 	.word	0xe000ed08

08018ef0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8018ef0:	b580      	push	{r7, lr}
 8018ef2:	b084      	sub	sp, #16
 8018ef4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8018ef6:	4b36      	ldr	r3, [pc, #216]	; (8018fd0 <xPortStartScheduler+0xe0>)
 8018ef8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8018efa:	68fb      	ldr	r3, [r7, #12]
 8018efc:	781b      	ldrb	r3, [r3, #0]
 8018efe:	b2db      	uxtb	r3, r3
 8018f00:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8018f02:	68fb      	ldr	r3, [r7, #12]
 8018f04:	22ff      	movs	r2, #255	; 0xff
 8018f06:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8018f08:	68fb      	ldr	r3, [r7, #12]
 8018f0a:	781b      	ldrb	r3, [r3, #0]
 8018f0c:	b2db      	uxtb	r3, r3
 8018f0e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8018f10:	78fb      	ldrb	r3, [r7, #3]
 8018f12:	b2db      	uxtb	r3, r3
 8018f14:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8018f18:	b2da      	uxtb	r2, r3
 8018f1a:	4b2e      	ldr	r3, [pc, #184]	; (8018fd4 <xPortStartScheduler+0xe4>)
 8018f1c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8018f1e:	4b2e      	ldr	r3, [pc, #184]	; (8018fd8 <xPortStartScheduler+0xe8>)
 8018f20:	2207      	movs	r2, #7
 8018f22:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8018f24:	e009      	b.n	8018f3a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8018f26:	4b2c      	ldr	r3, [pc, #176]	; (8018fd8 <xPortStartScheduler+0xe8>)
 8018f28:	681b      	ldr	r3, [r3, #0]
 8018f2a:	3b01      	subs	r3, #1
 8018f2c:	4a2a      	ldr	r2, [pc, #168]	; (8018fd8 <xPortStartScheduler+0xe8>)
 8018f2e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8018f30:	78fb      	ldrb	r3, [r7, #3]
 8018f32:	b2db      	uxtb	r3, r3
 8018f34:	005b      	lsls	r3, r3, #1
 8018f36:	b2db      	uxtb	r3, r3
 8018f38:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8018f3a:	78fb      	ldrb	r3, [r7, #3]
 8018f3c:	b2db      	uxtb	r3, r3
 8018f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8018f42:	2b80      	cmp	r3, #128	; 0x80
 8018f44:	d0ef      	beq.n	8018f26 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8018f46:	4b24      	ldr	r3, [pc, #144]	; (8018fd8 <xPortStartScheduler+0xe8>)
 8018f48:	681b      	ldr	r3, [r3, #0]
 8018f4a:	f1c3 0307 	rsb	r3, r3, #7
 8018f4e:	2b04      	cmp	r3, #4
 8018f50:	d00b      	beq.n	8018f6a <xPortStartScheduler+0x7a>
 8018f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018f56:	b672      	cpsid	i
 8018f58:	f383 8811 	msr	BASEPRI, r3
 8018f5c:	f3bf 8f6f 	isb	sy
 8018f60:	f3bf 8f4f 	dsb	sy
 8018f64:	b662      	cpsie	i
 8018f66:	60bb      	str	r3, [r7, #8]
 8018f68:	e7fe      	b.n	8018f68 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8018f6a:	4b1b      	ldr	r3, [pc, #108]	; (8018fd8 <xPortStartScheduler+0xe8>)
 8018f6c:	681b      	ldr	r3, [r3, #0]
 8018f6e:	021b      	lsls	r3, r3, #8
 8018f70:	4a19      	ldr	r2, [pc, #100]	; (8018fd8 <xPortStartScheduler+0xe8>)
 8018f72:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8018f74:	4b18      	ldr	r3, [pc, #96]	; (8018fd8 <xPortStartScheduler+0xe8>)
 8018f76:	681b      	ldr	r3, [r3, #0]
 8018f78:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8018f7c:	4a16      	ldr	r2, [pc, #88]	; (8018fd8 <xPortStartScheduler+0xe8>)
 8018f7e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8018f80:	687b      	ldr	r3, [r7, #4]
 8018f82:	b2da      	uxtb	r2, r3
 8018f84:	68fb      	ldr	r3, [r7, #12]
 8018f86:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8018f88:	4b14      	ldr	r3, [pc, #80]	; (8018fdc <xPortStartScheduler+0xec>)
 8018f8a:	681b      	ldr	r3, [r3, #0]
 8018f8c:	4a13      	ldr	r2, [pc, #76]	; (8018fdc <xPortStartScheduler+0xec>)
 8018f8e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8018f92:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8018f94:	4b11      	ldr	r3, [pc, #68]	; (8018fdc <xPortStartScheduler+0xec>)
 8018f96:	681b      	ldr	r3, [r3, #0]
 8018f98:	4a10      	ldr	r2, [pc, #64]	; (8018fdc <xPortStartScheduler+0xec>)
 8018f9a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8018f9e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8018fa0:	f000 f8d4 	bl	801914c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8018fa4:	4b0e      	ldr	r3, [pc, #56]	; (8018fe0 <xPortStartScheduler+0xf0>)
 8018fa6:	2200      	movs	r2, #0
 8018fa8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8018faa:	f000 f8f3 	bl	8019194 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8018fae:	4b0d      	ldr	r3, [pc, #52]	; (8018fe4 <xPortStartScheduler+0xf4>)
 8018fb0:	681b      	ldr	r3, [r3, #0]
 8018fb2:	4a0c      	ldr	r2, [pc, #48]	; (8018fe4 <xPortStartScheduler+0xf4>)
 8018fb4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8018fb8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8018fba:	f7ff ff85 	bl	8018ec8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8018fbe:	f7fe ff55 	bl	8017e6c <vTaskSwitchContext>
	prvTaskExitError();
 8018fc2:	f7ff ff3b 	bl	8018e3c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8018fc6:	2300      	movs	r3, #0
}
 8018fc8:	4618      	mov	r0, r3
 8018fca:	3710      	adds	r7, #16
 8018fcc:	46bd      	mov	sp, r7
 8018fce:	bd80      	pop	{r7, pc}
 8018fd0:	e000e400 	.word	0xe000e400
 8018fd4:	200010d8 	.word	0x200010d8
 8018fd8:	200010dc 	.word	0x200010dc
 8018fdc:	e000ed20 	.word	0xe000ed20
 8018fe0:	200001a0 	.word	0x200001a0
 8018fe4:	e000ef34 	.word	0xe000ef34

08018fe8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8018fe8:	b480      	push	{r7}
 8018fea:	b083      	sub	sp, #12
 8018fec:	af00      	add	r7, sp, #0
 8018fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018ff2:	b672      	cpsid	i
 8018ff4:	f383 8811 	msr	BASEPRI, r3
 8018ff8:	f3bf 8f6f 	isb	sy
 8018ffc:	f3bf 8f4f 	dsb	sy
 8019000:	b662      	cpsie	i
 8019002:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8019004:	4b0f      	ldr	r3, [pc, #60]	; (8019044 <vPortEnterCritical+0x5c>)
 8019006:	681b      	ldr	r3, [r3, #0]
 8019008:	3301      	adds	r3, #1
 801900a:	4a0e      	ldr	r2, [pc, #56]	; (8019044 <vPortEnterCritical+0x5c>)
 801900c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801900e:	4b0d      	ldr	r3, [pc, #52]	; (8019044 <vPortEnterCritical+0x5c>)
 8019010:	681b      	ldr	r3, [r3, #0]
 8019012:	2b01      	cmp	r3, #1
 8019014:	d110      	bne.n	8019038 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8019016:	4b0c      	ldr	r3, [pc, #48]	; (8019048 <vPortEnterCritical+0x60>)
 8019018:	681b      	ldr	r3, [r3, #0]
 801901a:	b2db      	uxtb	r3, r3
 801901c:	2b00      	cmp	r3, #0
 801901e:	d00b      	beq.n	8019038 <vPortEnterCritical+0x50>
 8019020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019024:	b672      	cpsid	i
 8019026:	f383 8811 	msr	BASEPRI, r3
 801902a:	f3bf 8f6f 	isb	sy
 801902e:	f3bf 8f4f 	dsb	sy
 8019032:	b662      	cpsie	i
 8019034:	603b      	str	r3, [r7, #0]
 8019036:	e7fe      	b.n	8019036 <vPortEnterCritical+0x4e>
	}
}
 8019038:	bf00      	nop
 801903a:	370c      	adds	r7, #12
 801903c:	46bd      	mov	sp, r7
 801903e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019042:	4770      	bx	lr
 8019044:	200001a0 	.word	0x200001a0
 8019048:	e000ed04 	.word	0xe000ed04

0801904c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801904c:	b480      	push	{r7}
 801904e:	b083      	sub	sp, #12
 8019050:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8019052:	4b12      	ldr	r3, [pc, #72]	; (801909c <vPortExitCritical+0x50>)
 8019054:	681b      	ldr	r3, [r3, #0]
 8019056:	2b00      	cmp	r3, #0
 8019058:	d10b      	bne.n	8019072 <vPortExitCritical+0x26>
 801905a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801905e:	b672      	cpsid	i
 8019060:	f383 8811 	msr	BASEPRI, r3
 8019064:	f3bf 8f6f 	isb	sy
 8019068:	f3bf 8f4f 	dsb	sy
 801906c:	b662      	cpsie	i
 801906e:	607b      	str	r3, [r7, #4]
 8019070:	e7fe      	b.n	8019070 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8019072:	4b0a      	ldr	r3, [pc, #40]	; (801909c <vPortExitCritical+0x50>)
 8019074:	681b      	ldr	r3, [r3, #0]
 8019076:	3b01      	subs	r3, #1
 8019078:	4a08      	ldr	r2, [pc, #32]	; (801909c <vPortExitCritical+0x50>)
 801907a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801907c:	4b07      	ldr	r3, [pc, #28]	; (801909c <vPortExitCritical+0x50>)
 801907e:	681b      	ldr	r3, [r3, #0]
 8019080:	2b00      	cmp	r3, #0
 8019082:	d104      	bne.n	801908e <vPortExitCritical+0x42>
 8019084:	2300      	movs	r3, #0
 8019086:	603b      	str	r3, [r7, #0]
	__asm volatile
 8019088:	683b      	ldr	r3, [r7, #0]
 801908a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 801908e:	bf00      	nop
 8019090:	370c      	adds	r7, #12
 8019092:	46bd      	mov	sp, r7
 8019094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019098:	4770      	bx	lr
 801909a:	bf00      	nop
 801909c:	200001a0 	.word	0x200001a0

080190a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80190a0:	f3ef 8009 	mrs	r0, PSP
 80190a4:	f3bf 8f6f 	isb	sy
 80190a8:	4b15      	ldr	r3, [pc, #84]	; (8019100 <pxCurrentTCBConst>)
 80190aa:	681a      	ldr	r2, [r3, #0]
 80190ac:	f01e 0f10 	tst.w	lr, #16
 80190b0:	bf08      	it	eq
 80190b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80190b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80190ba:	6010      	str	r0, [r2, #0]
 80190bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80190c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80190c4:	b672      	cpsid	i
 80190c6:	f380 8811 	msr	BASEPRI, r0
 80190ca:	f3bf 8f4f 	dsb	sy
 80190ce:	f3bf 8f6f 	isb	sy
 80190d2:	b662      	cpsie	i
 80190d4:	f7fe feca 	bl	8017e6c <vTaskSwitchContext>
 80190d8:	f04f 0000 	mov.w	r0, #0
 80190dc:	f380 8811 	msr	BASEPRI, r0
 80190e0:	bc09      	pop	{r0, r3}
 80190e2:	6819      	ldr	r1, [r3, #0]
 80190e4:	6808      	ldr	r0, [r1, #0]
 80190e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80190ea:	f01e 0f10 	tst.w	lr, #16
 80190ee:	bf08      	it	eq
 80190f0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80190f4:	f380 8809 	msr	PSP, r0
 80190f8:	f3bf 8f6f 	isb	sy
 80190fc:	4770      	bx	lr
 80190fe:	bf00      	nop

08019100 <pxCurrentTCBConst>:
 8019100:	20000aac 	.word	0x20000aac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8019104:	bf00      	nop
 8019106:	bf00      	nop

08019108 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8019108:	b580      	push	{r7, lr}
 801910a:	b082      	sub	sp, #8
 801910c:	af00      	add	r7, sp, #0
	__asm volatile
 801910e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019112:	b672      	cpsid	i
 8019114:	f383 8811 	msr	BASEPRI, r3
 8019118:	f3bf 8f6f 	isb	sy
 801911c:	f3bf 8f4f 	dsb	sy
 8019120:	b662      	cpsie	i
 8019122:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8019124:	f7fe fde8 	bl	8017cf8 <xTaskIncrementTick>
 8019128:	4603      	mov	r3, r0
 801912a:	2b00      	cmp	r3, #0
 801912c:	d003      	beq.n	8019136 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801912e:	4b06      	ldr	r3, [pc, #24]	; (8019148 <SysTick_Handler+0x40>)
 8019130:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8019134:	601a      	str	r2, [r3, #0]
 8019136:	2300      	movs	r3, #0
 8019138:	603b      	str	r3, [r7, #0]
	__asm volatile
 801913a:	683b      	ldr	r3, [r7, #0]
 801913c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8019140:	bf00      	nop
 8019142:	3708      	adds	r7, #8
 8019144:	46bd      	mov	sp, r7
 8019146:	bd80      	pop	{r7, pc}
 8019148:	e000ed04 	.word	0xe000ed04

0801914c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801914c:	b480      	push	{r7}
 801914e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8019150:	4b0b      	ldr	r3, [pc, #44]	; (8019180 <vPortSetupTimerInterrupt+0x34>)
 8019152:	2200      	movs	r2, #0
 8019154:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8019156:	4b0b      	ldr	r3, [pc, #44]	; (8019184 <vPortSetupTimerInterrupt+0x38>)
 8019158:	2200      	movs	r2, #0
 801915a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801915c:	4b0a      	ldr	r3, [pc, #40]	; (8019188 <vPortSetupTimerInterrupt+0x3c>)
 801915e:	681b      	ldr	r3, [r3, #0]
 8019160:	4a0a      	ldr	r2, [pc, #40]	; (801918c <vPortSetupTimerInterrupt+0x40>)
 8019162:	fba2 2303 	umull	r2, r3, r2, r3
 8019166:	099b      	lsrs	r3, r3, #6
 8019168:	4a09      	ldr	r2, [pc, #36]	; (8019190 <vPortSetupTimerInterrupt+0x44>)
 801916a:	3b01      	subs	r3, #1
 801916c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801916e:	4b04      	ldr	r3, [pc, #16]	; (8019180 <vPortSetupTimerInterrupt+0x34>)
 8019170:	2207      	movs	r2, #7
 8019172:	601a      	str	r2, [r3, #0]
}
 8019174:	bf00      	nop
 8019176:	46bd      	mov	sp, r7
 8019178:	f85d 7b04 	ldr.w	r7, [sp], #4
 801917c:	4770      	bx	lr
 801917e:	bf00      	nop
 8019180:	e000e010 	.word	0xe000e010
 8019184:	e000e018 	.word	0xe000e018
 8019188:	20000000 	.word	0x20000000
 801918c:	10624dd3 	.word	0x10624dd3
 8019190:	e000e014 	.word	0xe000e014

08019194 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8019194:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80191a4 <vPortEnableVFP+0x10>
 8019198:	6801      	ldr	r1, [r0, #0]
 801919a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801919e:	6001      	str	r1, [r0, #0]
 80191a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80191a2:	bf00      	nop
 80191a4:	e000ed88 	.word	0xe000ed88

080191a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80191a8:	b480      	push	{r7}
 80191aa:	b085      	sub	sp, #20
 80191ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80191ae:	f3ef 8305 	mrs	r3, IPSR
 80191b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80191b4:	68fb      	ldr	r3, [r7, #12]
 80191b6:	2b0f      	cmp	r3, #15
 80191b8:	d915      	bls.n	80191e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80191ba:	4a18      	ldr	r2, [pc, #96]	; (801921c <vPortValidateInterruptPriority+0x74>)
 80191bc:	68fb      	ldr	r3, [r7, #12]
 80191be:	4413      	add	r3, r2
 80191c0:	781b      	ldrb	r3, [r3, #0]
 80191c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80191c4:	4b16      	ldr	r3, [pc, #88]	; (8019220 <vPortValidateInterruptPriority+0x78>)
 80191c6:	781b      	ldrb	r3, [r3, #0]
 80191c8:	7afa      	ldrb	r2, [r7, #11]
 80191ca:	429a      	cmp	r2, r3
 80191cc:	d20b      	bcs.n	80191e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80191ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80191d2:	b672      	cpsid	i
 80191d4:	f383 8811 	msr	BASEPRI, r3
 80191d8:	f3bf 8f6f 	isb	sy
 80191dc:	f3bf 8f4f 	dsb	sy
 80191e0:	b662      	cpsie	i
 80191e2:	607b      	str	r3, [r7, #4]
 80191e4:	e7fe      	b.n	80191e4 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80191e6:	4b0f      	ldr	r3, [pc, #60]	; (8019224 <vPortValidateInterruptPriority+0x7c>)
 80191e8:	681b      	ldr	r3, [r3, #0]
 80191ea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80191ee:	4b0e      	ldr	r3, [pc, #56]	; (8019228 <vPortValidateInterruptPriority+0x80>)
 80191f0:	681b      	ldr	r3, [r3, #0]
 80191f2:	429a      	cmp	r2, r3
 80191f4:	d90b      	bls.n	801920e <vPortValidateInterruptPriority+0x66>
 80191f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80191fa:	b672      	cpsid	i
 80191fc:	f383 8811 	msr	BASEPRI, r3
 8019200:	f3bf 8f6f 	isb	sy
 8019204:	f3bf 8f4f 	dsb	sy
 8019208:	b662      	cpsie	i
 801920a:	603b      	str	r3, [r7, #0]
 801920c:	e7fe      	b.n	801920c <vPortValidateInterruptPriority+0x64>
	}
 801920e:	bf00      	nop
 8019210:	3714      	adds	r7, #20
 8019212:	46bd      	mov	sp, r7
 8019214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019218:	4770      	bx	lr
 801921a:	bf00      	nop
 801921c:	e000e3f0 	.word	0xe000e3f0
 8019220:	200010d8 	.word	0x200010d8
 8019224:	e000ed0c 	.word	0xe000ed0c
 8019228:	200010dc 	.word	0x200010dc

0801922c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801922c:	b580      	push	{r7, lr}
 801922e:	b08a      	sub	sp, #40	; 0x28
 8019230:	af00      	add	r7, sp, #0
 8019232:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8019234:	2300      	movs	r3, #0
 8019236:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8019238:	f7fe fc90 	bl	8017b5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801923c:	4b5a      	ldr	r3, [pc, #360]	; (80193a8 <pvPortMalloc+0x17c>)
 801923e:	681b      	ldr	r3, [r3, #0]
 8019240:	2b00      	cmp	r3, #0
 8019242:	d101      	bne.n	8019248 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8019244:	f000 f916 	bl	8019474 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8019248:	4b58      	ldr	r3, [pc, #352]	; (80193ac <pvPortMalloc+0x180>)
 801924a:	681a      	ldr	r2, [r3, #0]
 801924c:	687b      	ldr	r3, [r7, #4]
 801924e:	4013      	ands	r3, r2
 8019250:	2b00      	cmp	r3, #0
 8019252:	f040 8090 	bne.w	8019376 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8019256:	687b      	ldr	r3, [r7, #4]
 8019258:	2b00      	cmp	r3, #0
 801925a:	d01e      	beq.n	801929a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801925c:	2208      	movs	r2, #8
 801925e:	687b      	ldr	r3, [r7, #4]
 8019260:	4413      	add	r3, r2
 8019262:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8019264:	687b      	ldr	r3, [r7, #4]
 8019266:	f003 0307 	and.w	r3, r3, #7
 801926a:	2b00      	cmp	r3, #0
 801926c:	d015      	beq.n	801929a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801926e:	687b      	ldr	r3, [r7, #4]
 8019270:	f023 0307 	bic.w	r3, r3, #7
 8019274:	3308      	adds	r3, #8
 8019276:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8019278:	687b      	ldr	r3, [r7, #4]
 801927a:	f003 0307 	and.w	r3, r3, #7
 801927e:	2b00      	cmp	r3, #0
 8019280:	d00b      	beq.n	801929a <pvPortMalloc+0x6e>
 8019282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019286:	b672      	cpsid	i
 8019288:	f383 8811 	msr	BASEPRI, r3
 801928c:	f3bf 8f6f 	isb	sy
 8019290:	f3bf 8f4f 	dsb	sy
 8019294:	b662      	cpsie	i
 8019296:	617b      	str	r3, [r7, #20]
 8019298:	e7fe      	b.n	8019298 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801929a:	687b      	ldr	r3, [r7, #4]
 801929c:	2b00      	cmp	r3, #0
 801929e:	d06a      	beq.n	8019376 <pvPortMalloc+0x14a>
 80192a0:	4b43      	ldr	r3, [pc, #268]	; (80193b0 <pvPortMalloc+0x184>)
 80192a2:	681b      	ldr	r3, [r3, #0]
 80192a4:	687a      	ldr	r2, [r7, #4]
 80192a6:	429a      	cmp	r2, r3
 80192a8:	d865      	bhi.n	8019376 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80192aa:	4b42      	ldr	r3, [pc, #264]	; (80193b4 <pvPortMalloc+0x188>)
 80192ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80192ae:	4b41      	ldr	r3, [pc, #260]	; (80193b4 <pvPortMalloc+0x188>)
 80192b0:	681b      	ldr	r3, [r3, #0]
 80192b2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80192b4:	e004      	b.n	80192c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80192b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80192b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80192ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80192bc:	681b      	ldr	r3, [r3, #0]
 80192be:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80192c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80192c2:	685b      	ldr	r3, [r3, #4]
 80192c4:	687a      	ldr	r2, [r7, #4]
 80192c6:	429a      	cmp	r2, r3
 80192c8:	d903      	bls.n	80192d2 <pvPortMalloc+0xa6>
 80192ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80192cc:	681b      	ldr	r3, [r3, #0]
 80192ce:	2b00      	cmp	r3, #0
 80192d0:	d1f1      	bne.n	80192b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80192d2:	4b35      	ldr	r3, [pc, #212]	; (80193a8 <pvPortMalloc+0x17c>)
 80192d4:	681b      	ldr	r3, [r3, #0]
 80192d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80192d8:	429a      	cmp	r2, r3
 80192da:	d04c      	beq.n	8019376 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80192dc:	6a3b      	ldr	r3, [r7, #32]
 80192de:	681b      	ldr	r3, [r3, #0]
 80192e0:	2208      	movs	r2, #8
 80192e2:	4413      	add	r3, r2
 80192e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80192e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80192e8:	681a      	ldr	r2, [r3, #0]
 80192ea:	6a3b      	ldr	r3, [r7, #32]
 80192ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80192ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80192f0:	685a      	ldr	r2, [r3, #4]
 80192f2:	687b      	ldr	r3, [r7, #4]
 80192f4:	1ad2      	subs	r2, r2, r3
 80192f6:	2308      	movs	r3, #8
 80192f8:	005b      	lsls	r3, r3, #1
 80192fa:	429a      	cmp	r2, r3
 80192fc:	d920      	bls.n	8019340 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80192fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019300:	687b      	ldr	r3, [r7, #4]
 8019302:	4413      	add	r3, r2
 8019304:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8019306:	69bb      	ldr	r3, [r7, #24]
 8019308:	f003 0307 	and.w	r3, r3, #7
 801930c:	2b00      	cmp	r3, #0
 801930e:	d00b      	beq.n	8019328 <pvPortMalloc+0xfc>
 8019310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019314:	b672      	cpsid	i
 8019316:	f383 8811 	msr	BASEPRI, r3
 801931a:	f3bf 8f6f 	isb	sy
 801931e:	f3bf 8f4f 	dsb	sy
 8019322:	b662      	cpsie	i
 8019324:	613b      	str	r3, [r7, #16]
 8019326:	e7fe      	b.n	8019326 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8019328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801932a:	685a      	ldr	r2, [r3, #4]
 801932c:	687b      	ldr	r3, [r7, #4]
 801932e:	1ad2      	subs	r2, r2, r3
 8019330:	69bb      	ldr	r3, [r7, #24]
 8019332:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8019334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019336:	687a      	ldr	r2, [r7, #4]
 8019338:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801933a:	69b8      	ldr	r0, [r7, #24]
 801933c:	f000 f8fc 	bl	8019538 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8019340:	4b1b      	ldr	r3, [pc, #108]	; (80193b0 <pvPortMalloc+0x184>)
 8019342:	681a      	ldr	r2, [r3, #0]
 8019344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019346:	685b      	ldr	r3, [r3, #4]
 8019348:	1ad3      	subs	r3, r2, r3
 801934a:	4a19      	ldr	r2, [pc, #100]	; (80193b0 <pvPortMalloc+0x184>)
 801934c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801934e:	4b18      	ldr	r3, [pc, #96]	; (80193b0 <pvPortMalloc+0x184>)
 8019350:	681a      	ldr	r2, [r3, #0]
 8019352:	4b19      	ldr	r3, [pc, #100]	; (80193b8 <pvPortMalloc+0x18c>)
 8019354:	681b      	ldr	r3, [r3, #0]
 8019356:	429a      	cmp	r2, r3
 8019358:	d203      	bcs.n	8019362 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801935a:	4b15      	ldr	r3, [pc, #84]	; (80193b0 <pvPortMalloc+0x184>)
 801935c:	681b      	ldr	r3, [r3, #0]
 801935e:	4a16      	ldr	r2, [pc, #88]	; (80193b8 <pvPortMalloc+0x18c>)
 8019360:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8019362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019364:	685a      	ldr	r2, [r3, #4]
 8019366:	4b11      	ldr	r3, [pc, #68]	; (80193ac <pvPortMalloc+0x180>)
 8019368:	681b      	ldr	r3, [r3, #0]
 801936a:	431a      	orrs	r2, r3
 801936c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801936e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8019370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019372:	2200      	movs	r2, #0
 8019374:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8019376:	f7fe fbff 	bl	8017b78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801937a:	69fb      	ldr	r3, [r7, #28]
 801937c:	f003 0307 	and.w	r3, r3, #7
 8019380:	2b00      	cmp	r3, #0
 8019382:	d00b      	beq.n	801939c <pvPortMalloc+0x170>
 8019384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019388:	b672      	cpsid	i
 801938a:	f383 8811 	msr	BASEPRI, r3
 801938e:	f3bf 8f6f 	isb	sy
 8019392:	f3bf 8f4f 	dsb	sy
 8019396:	b662      	cpsie	i
 8019398:	60fb      	str	r3, [r7, #12]
 801939a:	e7fe      	b.n	801939a <pvPortMalloc+0x16e>
	return pvReturn;
 801939c:	69fb      	ldr	r3, [r7, #28]
}
 801939e:	4618      	mov	r0, r3
 80193a0:	3728      	adds	r7, #40	; 0x28
 80193a2:	46bd      	mov	sp, r7
 80193a4:	bd80      	pop	{r7, pc}
 80193a6:	bf00      	nop
 80193a8:	200088e8 	.word	0x200088e8
 80193ac:	200088f4 	.word	0x200088f4
 80193b0:	200088ec 	.word	0x200088ec
 80193b4:	200088e0 	.word	0x200088e0
 80193b8:	200088f0 	.word	0x200088f0

080193bc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80193bc:	b580      	push	{r7, lr}
 80193be:	b086      	sub	sp, #24
 80193c0:	af00      	add	r7, sp, #0
 80193c2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80193c4:	687b      	ldr	r3, [r7, #4]
 80193c6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80193c8:	687b      	ldr	r3, [r7, #4]
 80193ca:	2b00      	cmp	r3, #0
 80193cc:	d04a      	beq.n	8019464 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80193ce:	2308      	movs	r3, #8
 80193d0:	425b      	negs	r3, r3
 80193d2:	697a      	ldr	r2, [r7, #20]
 80193d4:	4413      	add	r3, r2
 80193d6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80193d8:	697b      	ldr	r3, [r7, #20]
 80193da:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80193dc:	693b      	ldr	r3, [r7, #16]
 80193de:	685a      	ldr	r2, [r3, #4]
 80193e0:	4b22      	ldr	r3, [pc, #136]	; (801946c <vPortFree+0xb0>)
 80193e2:	681b      	ldr	r3, [r3, #0]
 80193e4:	4013      	ands	r3, r2
 80193e6:	2b00      	cmp	r3, #0
 80193e8:	d10b      	bne.n	8019402 <vPortFree+0x46>
 80193ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80193ee:	b672      	cpsid	i
 80193f0:	f383 8811 	msr	BASEPRI, r3
 80193f4:	f3bf 8f6f 	isb	sy
 80193f8:	f3bf 8f4f 	dsb	sy
 80193fc:	b662      	cpsie	i
 80193fe:	60fb      	str	r3, [r7, #12]
 8019400:	e7fe      	b.n	8019400 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8019402:	693b      	ldr	r3, [r7, #16]
 8019404:	681b      	ldr	r3, [r3, #0]
 8019406:	2b00      	cmp	r3, #0
 8019408:	d00b      	beq.n	8019422 <vPortFree+0x66>
 801940a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801940e:	b672      	cpsid	i
 8019410:	f383 8811 	msr	BASEPRI, r3
 8019414:	f3bf 8f6f 	isb	sy
 8019418:	f3bf 8f4f 	dsb	sy
 801941c:	b662      	cpsie	i
 801941e:	60bb      	str	r3, [r7, #8]
 8019420:	e7fe      	b.n	8019420 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8019422:	693b      	ldr	r3, [r7, #16]
 8019424:	685a      	ldr	r2, [r3, #4]
 8019426:	4b11      	ldr	r3, [pc, #68]	; (801946c <vPortFree+0xb0>)
 8019428:	681b      	ldr	r3, [r3, #0]
 801942a:	4013      	ands	r3, r2
 801942c:	2b00      	cmp	r3, #0
 801942e:	d019      	beq.n	8019464 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8019430:	693b      	ldr	r3, [r7, #16]
 8019432:	681b      	ldr	r3, [r3, #0]
 8019434:	2b00      	cmp	r3, #0
 8019436:	d115      	bne.n	8019464 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8019438:	693b      	ldr	r3, [r7, #16]
 801943a:	685a      	ldr	r2, [r3, #4]
 801943c:	4b0b      	ldr	r3, [pc, #44]	; (801946c <vPortFree+0xb0>)
 801943e:	681b      	ldr	r3, [r3, #0]
 8019440:	43db      	mvns	r3, r3
 8019442:	401a      	ands	r2, r3
 8019444:	693b      	ldr	r3, [r7, #16]
 8019446:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8019448:	f7fe fb88 	bl	8017b5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801944c:	693b      	ldr	r3, [r7, #16]
 801944e:	685a      	ldr	r2, [r3, #4]
 8019450:	4b07      	ldr	r3, [pc, #28]	; (8019470 <vPortFree+0xb4>)
 8019452:	681b      	ldr	r3, [r3, #0]
 8019454:	4413      	add	r3, r2
 8019456:	4a06      	ldr	r2, [pc, #24]	; (8019470 <vPortFree+0xb4>)
 8019458:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801945a:	6938      	ldr	r0, [r7, #16]
 801945c:	f000 f86c 	bl	8019538 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8019460:	f7fe fb8a 	bl	8017b78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8019464:	bf00      	nop
 8019466:	3718      	adds	r7, #24
 8019468:	46bd      	mov	sp, r7
 801946a:	bd80      	pop	{r7, pc}
 801946c:	200088f4 	.word	0x200088f4
 8019470:	200088ec 	.word	0x200088ec

08019474 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8019474:	b480      	push	{r7}
 8019476:	b085      	sub	sp, #20
 8019478:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801947a:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 801947e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8019480:	4b27      	ldr	r3, [pc, #156]	; (8019520 <prvHeapInit+0xac>)
 8019482:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8019484:	68fb      	ldr	r3, [r7, #12]
 8019486:	f003 0307 	and.w	r3, r3, #7
 801948a:	2b00      	cmp	r3, #0
 801948c:	d00c      	beq.n	80194a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801948e:	68fb      	ldr	r3, [r7, #12]
 8019490:	3307      	adds	r3, #7
 8019492:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8019494:	68fb      	ldr	r3, [r7, #12]
 8019496:	f023 0307 	bic.w	r3, r3, #7
 801949a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801949c:	68ba      	ldr	r2, [r7, #8]
 801949e:	68fb      	ldr	r3, [r7, #12]
 80194a0:	1ad3      	subs	r3, r2, r3
 80194a2:	4a1f      	ldr	r2, [pc, #124]	; (8019520 <prvHeapInit+0xac>)
 80194a4:	4413      	add	r3, r2
 80194a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80194a8:	68fb      	ldr	r3, [r7, #12]
 80194aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80194ac:	4a1d      	ldr	r2, [pc, #116]	; (8019524 <prvHeapInit+0xb0>)
 80194ae:	687b      	ldr	r3, [r7, #4]
 80194b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80194b2:	4b1c      	ldr	r3, [pc, #112]	; (8019524 <prvHeapInit+0xb0>)
 80194b4:	2200      	movs	r2, #0
 80194b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80194b8:	687b      	ldr	r3, [r7, #4]
 80194ba:	68ba      	ldr	r2, [r7, #8]
 80194bc:	4413      	add	r3, r2
 80194be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80194c0:	2208      	movs	r2, #8
 80194c2:	68fb      	ldr	r3, [r7, #12]
 80194c4:	1a9b      	subs	r3, r3, r2
 80194c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80194c8:	68fb      	ldr	r3, [r7, #12]
 80194ca:	f023 0307 	bic.w	r3, r3, #7
 80194ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80194d0:	68fb      	ldr	r3, [r7, #12]
 80194d2:	4a15      	ldr	r2, [pc, #84]	; (8019528 <prvHeapInit+0xb4>)
 80194d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80194d6:	4b14      	ldr	r3, [pc, #80]	; (8019528 <prvHeapInit+0xb4>)
 80194d8:	681b      	ldr	r3, [r3, #0]
 80194da:	2200      	movs	r2, #0
 80194dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80194de:	4b12      	ldr	r3, [pc, #72]	; (8019528 <prvHeapInit+0xb4>)
 80194e0:	681b      	ldr	r3, [r3, #0]
 80194e2:	2200      	movs	r2, #0
 80194e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80194e6:	687b      	ldr	r3, [r7, #4]
 80194e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80194ea:	683b      	ldr	r3, [r7, #0]
 80194ec:	68fa      	ldr	r2, [r7, #12]
 80194ee:	1ad2      	subs	r2, r2, r3
 80194f0:	683b      	ldr	r3, [r7, #0]
 80194f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80194f4:	4b0c      	ldr	r3, [pc, #48]	; (8019528 <prvHeapInit+0xb4>)
 80194f6:	681a      	ldr	r2, [r3, #0]
 80194f8:	683b      	ldr	r3, [r7, #0]
 80194fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80194fc:	683b      	ldr	r3, [r7, #0]
 80194fe:	685b      	ldr	r3, [r3, #4]
 8019500:	4a0a      	ldr	r2, [pc, #40]	; (801952c <prvHeapInit+0xb8>)
 8019502:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8019504:	683b      	ldr	r3, [r7, #0]
 8019506:	685b      	ldr	r3, [r3, #4]
 8019508:	4a09      	ldr	r2, [pc, #36]	; (8019530 <prvHeapInit+0xbc>)
 801950a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801950c:	4b09      	ldr	r3, [pc, #36]	; (8019534 <prvHeapInit+0xc0>)
 801950e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8019512:	601a      	str	r2, [r3, #0]
}
 8019514:	bf00      	nop
 8019516:	3714      	adds	r7, #20
 8019518:	46bd      	mov	sp, r7
 801951a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801951e:	4770      	bx	lr
 8019520:	200010e0 	.word	0x200010e0
 8019524:	200088e0 	.word	0x200088e0
 8019528:	200088e8 	.word	0x200088e8
 801952c:	200088f0 	.word	0x200088f0
 8019530:	200088ec 	.word	0x200088ec
 8019534:	200088f4 	.word	0x200088f4

08019538 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8019538:	b480      	push	{r7}
 801953a:	b085      	sub	sp, #20
 801953c:	af00      	add	r7, sp, #0
 801953e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8019540:	4b28      	ldr	r3, [pc, #160]	; (80195e4 <prvInsertBlockIntoFreeList+0xac>)
 8019542:	60fb      	str	r3, [r7, #12]
 8019544:	e002      	b.n	801954c <prvInsertBlockIntoFreeList+0x14>
 8019546:	68fb      	ldr	r3, [r7, #12]
 8019548:	681b      	ldr	r3, [r3, #0]
 801954a:	60fb      	str	r3, [r7, #12]
 801954c:	68fb      	ldr	r3, [r7, #12]
 801954e:	681b      	ldr	r3, [r3, #0]
 8019550:	687a      	ldr	r2, [r7, #4]
 8019552:	429a      	cmp	r2, r3
 8019554:	d8f7      	bhi.n	8019546 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8019556:	68fb      	ldr	r3, [r7, #12]
 8019558:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801955a:	68fb      	ldr	r3, [r7, #12]
 801955c:	685b      	ldr	r3, [r3, #4]
 801955e:	68ba      	ldr	r2, [r7, #8]
 8019560:	4413      	add	r3, r2
 8019562:	687a      	ldr	r2, [r7, #4]
 8019564:	429a      	cmp	r2, r3
 8019566:	d108      	bne.n	801957a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8019568:	68fb      	ldr	r3, [r7, #12]
 801956a:	685a      	ldr	r2, [r3, #4]
 801956c:	687b      	ldr	r3, [r7, #4]
 801956e:	685b      	ldr	r3, [r3, #4]
 8019570:	441a      	add	r2, r3
 8019572:	68fb      	ldr	r3, [r7, #12]
 8019574:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8019576:	68fb      	ldr	r3, [r7, #12]
 8019578:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801957a:	687b      	ldr	r3, [r7, #4]
 801957c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801957e:	687b      	ldr	r3, [r7, #4]
 8019580:	685b      	ldr	r3, [r3, #4]
 8019582:	68ba      	ldr	r2, [r7, #8]
 8019584:	441a      	add	r2, r3
 8019586:	68fb      	ldr	r3, [r7, #12]
 8019588:	681b      	ldr	r3, [r3, #0]
 801958a:	429a      	cmp	r2, r3
 801958c:	d118      	bne.n	80195c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801958e:	68fb      	ldr	r3, [r7, #12]
 8019590:	681a      	ldr	r2, [r3, #0]
 8019592:	4b15      	ldr	r3, [pc, #84]	; (80195e8 <prvInsertBlockIntoFreeList+0xb0>)
 8019594:	681b      	ldr	r3, [r3, #0]
 8019596:	429a      	cmp	r2, r3
 8019598:	d00d      	beq.n	80195b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801959a:	687b      	ldr	r3, [r7, #4]
 801959c:	685a      	ldr	r2, [r3, #4]
 801959e:	68fb      	ldr	r3, [r7, #12]
 80195a0:	681b      	ldr	r3, [r3, #0]
 80195a2:	685b      	ldr	r3, [r3, #4]
 80195a4:	441a      	add	r2, r3
 80195a6:	687b      	ldr	r3, [r7, #4]
 80195a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80195aa:	68fb      	ldr	r3, [r7, #12]
 80195ac:	681b      	ldr	r3, [r3, #0]
 80195ae:	681a      	ldr	r2, [r3, #0]
 80195b0:	687b      	ldr	r3, [r7, #4]
 80195b2:	601a      	str	r2, [r3, #0]
 80195b4:	e008      	b.n	80195c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80195b6:	4b0c      	ldr	r3, [pc, #48]	; (80195e8 <prvInsertBlockIntoFreeList+0xb0>)
 80195b8:	681a      	ldr	r2, [r3, #0]
 80195ba:	687b      	ldr	r3, [r7, #4]
 80195bc:	601a      	str	r2, [r3, #0]
 80195be:	e003      	b.n	80195c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80195c0:	68fb      	ldr	r3, [r7, #12]
 80195c2:	681a      	ldr	r2, [r3, #0]
 80195c4:	687b      	ldr	r3, [r7, #4]
 80195c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80195c8:	68fa      	ldr	r2, [r7, #12]
 80195ca:	687b      	ldr	r3, [r7, #4]
 80195cc:	429a      	cmp	r2, r3
 80195ce:	d002      	beq.n	80195d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80195d0:	68fb      	ldr	r3, [r7, #12]
 80195d2:	687a      	ldr	r2, [r7, #4]
 80195d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80195d6:	bf00      	nop
 80195d8:	3714      	adds	r7, #20
 80195da:	46bd      	mov	sp, r7
 80195dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195e0:	4770      	bx	lr
 80195e2:	bf00      	nop
 80195e4:	200088e0 	.word	0x200088e0
 80195e8:	200088e8 	.word	0x200088e8

080195ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80195ec:	b580      	push	{r7, lr}
 80195ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80195f0:	2200      	movs	r2, #0
 80195f2:	4912      	ldr	r1, [pc, #72]	; (801963c <MX_USB_DEVICE_Init+0x50>)
 80195f4:	4812      	ldr	r0, [pc, #72]	; (8019640 <MX_USB_DEVICE_Init+0x54>)
 80195f6:	f7f7 ff75 	bl	80114e4 <USBD_Init>
 80195fa:	4603      	mov	r3, r0
 80195fc:	2b00      	cmp	r3, #0
 80195fe:	d001      	beq.n	8019604 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8019600:	f7eb fc28 	bl	8004e54 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8019604:	490f      	ldr	r1, [pc, #60]	; (8019644 <MX_USB_DEVICE_Init+0x58>)
 8019606:	480e      	ldr	r0, [pc, #56]	; (8019640 <MX_USB_DEVICE_Init+0x54>)
 8019608:	f7f7 ffa2 	bl	8011550 <USBD_RegisterClass>
 801960c:	4603      	mov	r3, r0
 801960e:	2b00      	cmp	r3, #0
 8019610:	d001      	beq.n	8019616 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8019612:	f7eb fc1f 	bl	8004e54 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8019616:	490c      	ldr	r1, [pc, #48]	; (8019648 <MX_USB_DEVICE_Init+0x5c>)
 8019618:	4809      	ldr	r0, [pc, #36]	; (8019640 <MX_USB_DEVICE_Init+0x54>)
 801961a:	f7f7 fec7 	bl	80113ac <USBD_CDC_RegisterInterface>
 801961e:	4603      	mov	r3, r0
 8019620:	2b00      	cmp	r3, #0
 8019622:	d001      	beq.n	8019628 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8019624:	f7eb fc16 	bl	8004e54 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8019628:	4805      	ldr	r0, [pc, #20]	; (8019640 <MX_USB_DEVICE_Init+0x54>)
 801962a:	f7f7 ffb2 	bl	8011592 <USBD_Start>
 801962e:	4603      	mov	r3, r0
 8019630:	2b00      	cmp	r3, #0
 8019632:	d001      	beq.n	8019638 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8019634:	f7eb fc0e 	bl	8004e54 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8019638:	bf00      	nop
 801963a:	bd80      	pop	{r7, pc}
 801963c:	200001b8 	.word	0x200001b8
 8019640:	2001adf8 	.word	0x2001adf8
 8019644:	2000009c 	.word	0x2000009c
 8019648:	200001a4 	.word	0x200001a4

0801964c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801964c:	b580      	push	{r7, lr}
 801964e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8019650:	2200      	movs	r2, #0
 8019652:	4905      	ldr	r1, [pc, #20]	; (8019668 <CDC_Init_FS+0x1c>)
 8019654:	4805      	ldr	r0, [pc, #20]	; (801966c <CDC_Init_FS+0x20>)
 8019656:	f7f7 febe 	bl	80113d6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801965a:	4905      	ldr	r1, [pc, #20]	; (8019670 <CDC_Init_FS+0x24>)
 801965c:	4803      	ldr	r0, [pc, #12]	; (801966c <CDC_Init_FS+0x20>)
 801965e:	f7f7 fed3 	bl	8011408 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8019662:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8019664:	4618      	mov	r0, r3
 8019666:	bd80      	pop	{r7, pc}
 8019668:	2001b8c8 	.word	0x2001b8c8
 801966c:	2001adf8 	.word	0x2001adf8
 8019670:	2001b0c8 	.word	0x2001b0c8

08019674 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8019674:	b480      	push	{r7}
 8019676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8019678:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801967a:	4618      	mov	r0, r3
 801967c:	46bd      	mov	sp, r7
 801967e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019682:	4770      	bx	lr

08019684 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8019684:	b480      	push	{r7}
 8019686:	b083      	sub	sp, #12
 8019688:	af00      	add	r7, sp, #0
 801968a:	4603      	mov	r3, r0
 801968c:	6039      	str	r1, [r7, #0]
 801968e:	71fb      	strb	r3, [r7, #7]
 8019690:	4613      	mov	r3, r2
 8019692:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8019694:	79fb      	ldrb	r3, [r7, #7]
 8019696:	2b23      	cmp	r3, #35	; 0x23
 8019698:	d84a      	bhi.n	8019730 <CDC_Control_FS+0xac>
 801969a:	a201      	add	r2, pc, #4	; (adr r2, 80196a0 <CDC_Control_FS+0x1c>)
 801969c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80196a0:	08019731 	.word	0x08019731
 80196a4:	08019731 	.word	0x08019731
 80196a8:	08019731 	.word	0x08019731
 80196ac:	08019731 	.word	0x08019731
 80196b0:	08019731 	.word	0x08019731
 80196b4:	08019731 	.word	0x08019731
 80196b8:	08019731 	.word	0x08019731
 80196bc:	08019731 	.word	0x08019731
 80196c0:	08019731 	.word	0x08019731
 80196c4:	08019731 	.word	0x08019731
 80196c8:	08019731 	.word	0x08019731
 80196cc:	08019731 	.word	0x08019731
 80196d0:	08019731 	.word	0x08019731
 80196d4:	08019731 	.word	0x08019731
 80196d8:	08019731 	.word	0x08019731
 80196dc:	08019731 	.word	0x08019731
 80196e0:	08019731 	.word	0x08019731
 80196e4:	08019731 	.word	0x08019731
 80196e8:	08019731 	.word	0x08019731
 80196ec:	08019731 	.word	0x08019731
 80196f0:	08019731 	.word	0x08019731
 80196f4:	08019731 	.word	0x08019731
 80196f8:	08019731 	.word	0x08019731
 80196fc:	08019731 	.word	0x08019731
 8019700:	08019731 	.word	0x08019731
 8019704:	08019731 	.word	0x08019731
 8019708:	08019731 	.word	0x08019731
 801970c:	08019731 	.word	0x08019731
 8019710:	08019731 	.word	0x08019731
 8019714:	08019731 	.word	0x08019731
 8019718:	08019731 	.word	0x08019731
 801971c:	08019731 	.word	0x08019731
 8019720:	08019731 	.word	0x08019731
 8019724:	08019731 	.word	0x08019731
 8019728:	08019731 	.word	0x08019731
 801972c:	08019731 	.word	0x08019731
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8019730:	bf00      	nop
  }

  return (USBD_OK);
 8019732:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8019734:	4618      	mov	r0, r3
 8019736:	370c      	adds	r7, #12
 8019738:	46bd      	mov	sp, r7
 801973a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801973e:	4770      	bx	lr

08019740 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8019740:	b580      	push	{r7, lr}
 8019742:	b082      	sub	sp, #8
 8019744:	af00      	add	r7, sp, #0
 8019746:	6078      	str	r0, [r7, #4]
 8019748:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801974a:	6879      	ldr	r1, [r7, #4]
 801974c:	4805      	ldr	r0, [pc, #20]	; (8019764 <CDC_Receive_FS+0x24>)
 801974e:	f7f7 fe5b 	bl	8011408 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8019752:	4804      	ldr	r0, [pc, #16]	; (8019764 <CDC_Receive_FS+0x24>)
 8019754:	f7f7 fe9c 	bl	8011490 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8019758:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801975a:	4618      	mov	r0, r3
 801975c:	3708      	adds	r7, #8
 801975e:	46bd      	mov	sp, r7
 8019760:	bd80      	pop	{r7, pc}
 8019762:	bf00      	nop
 8019764:	2001adf8 	.word	0x2001adf8

08019768 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8019768:	b580      	push	{r7, lr}
 801976a:	b084      	sub	sp, #16
 801976c:	af00      	add	r7, sp, #0
 801976e:	6078      	str	r0, [r7, #4]
 8019770:	460b      	mov	r3, r1
 8019772:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8019774:	2300      	movs	r3, #0
 8019776:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8019778:	4b0d      	ldr	r3, [pc, #52]	; (80197b0 <CDC_Transmit_FS+0x48>)
 801977a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801977e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8019780:	68bb      	ldr	r3, [r7, #8]
 8019782:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8019786:	2b00      	cmp	r3, #0
 8019788:	d001      	beq.n	801978e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801978a:	2301      	movs	r3, #1
 801978c:	e00b      	b.n	80197a6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801978e:	887b      	ldrh	r3, [r7, #2]
 8019790:	461a      	mov	r2, r3
 8019792:	6879      	ldr	r1, [r7, #4]
 8019794:	4806      	ldr	r0, [pc, #24]	; (80197b0 <CDC_Transmit_FS+0x48>)
 8019796:	f7f7 fe1e 	bl	80113d6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801979a:	4805      	ldr	r0, [pc, #20]	; (80197b0 <CDC_Transmit_FS+0x48>)
 801979c:	f7f7 fe48 	bl	8011430 <USBD_CDC_TransmitPacket>
 80197a0:	4603      	mov	r3, r0
 80197a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80197a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80197a6:	4618      	mov	r0, r3
 80197a8:	3710      	adds	r7, #16
 80197aa:	46bd      	mov	sp, r7
 80197ac:	bd80      	pop	{r7, pc}
 80197ae:	bf00      	nop
 80197b0:	2001adf8 	.word	0x2001adf8

080197b4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80197b4:	b480      	push	{r7}
 80197b6:	b087      	sub	sp, #28
 80197b8:	af00      	add	r7, sp, #0
 80197ba:	60f8      	str	r0, [r7, #12]
 80197bc:	60b9      	str	r1, [r7, #8]
 80197be:	4613      	mov	r3, r2
 80197c0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80197c2:	2300      	movs	r3, #0
 80197c4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80197c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80197ca:	4618      	mov	r0, r3
 80197cc:	371c      	adds	r7, #28
 80197ce:	46bd      	mov	sp, r7
 80197d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80197d4:	4770      	bx	lr
	...

080197d8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80197d8:	b480      	push	{r7}
 80197da:	b083      	sub	sp, #12
 80197dc:	af00      	add	r7, sp, #0
 80197de:	4603      	mov	r3, r0
 80197e0:	6039      	str	r1, [r7, #0]
 80197e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80197e4:	683b      	ldr	r3, [r7, #0]
 80197e6:	2212      	movs	r2, #18
 80197e8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80197ea:	4b03      	ldr	r3, [pc, #12]	; (80197f8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80197ec:	4618      	mov	r0, r3
 80197ee:	370c      	adds	r7, #12
 80197f0:	46bd      	mov	sp, r7
 80197f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80197f6:	4770      	bx	lr
 80197f8:	200001d8 	.word	0x200001d8

080197fc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80197fc:	b480      	push	{r7}
 80197fe:	b083      	sub	sp, #12
 8019800:	af00      	add	r7, sp, #0
 8019802:	4603      	mov	r3, r0
 8019804:	6039      	str	r1, [r7, #0]
 8019806:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8019808:	683b      	ldr	r3, [r7, #0]
 801980a:	2204      	movs	r2, #4
 801980c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801980e:	4b03      	ldr	r3, [pc, #12]	; (801981c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8019810:	4618      	mov	r0, r3
 8019812:	370c      	adds	r7, #12
 8019814:	46bd      	mov	sp, r7
 8019816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801981a:	4770      	bx	lr
 801981c:	200001f8 	.word	0x200001f8

08019820 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019820:	b580      	push	{r7, lr}
 8019822:	b082      	sub	sp, #8
 8019824:	af00      	add	r7, sp, #0
 8019826:	4603      	mov	r3, r0
 8019828:	6039      	str	r1, [r7, #0]
 801982a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801982c:	79fb      	ldrb	r3, [r7, #7]
 801982e:	2b00      	cmp	r3, #0
 8019830:	d105      	bne.n	801983e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8019832:	683a      	ldr	r2, [r7, #0]
 8019834:	4907      	ldr	r1, [pc, #28]	; (8019854 <USBD_FS_ProductStrDescriptor+0x34>)
 8019836:	4808      	ldr	r0, [pc, #32]	; (8019858 <USBD_FS_ProductStrDescriptor+0x38>)
 8019838:	f7f8 fea3 	bl	8012582 <USBD_GetString>
 801983c:	e004      	b.n	8019848 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801983e:	683a      	ldr	r2, [r7, #0]
 8019840:	4904      	ldr	r1, [pc, #16]	; (8019854 <USBD_FS_ProductStrDescriptor+0x34>)
 8019842:	4805      	ldr	r0, [pc, #20]	; (8019858 <USBD_FS_ProductStrDescriptor+0x38>)
 8019844:	f7f8 fe9d 	bl	8012582 <USBD_GetString>
  }
  return USBD_StrDesc;
 8019848:	4b02      	ldr	r3, [pc, #8]	; (8019854 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801984a:	4618      	mov	r0, r3
 801984c:	3708      	adds	r7, #8
 801984e:	46bd      	mov	sp, r7
 8019850:	bd80      	pop	{r7, pc}
 8019852:	bf00      	nop
 8019854:	2001c0c8 	.word	0x2001c0c8
 8019858:	0801d1b0 	.word	0x0801d1b0

0801985c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801985c:	b580      	push	{r7, lr}
 801985e:	b082      	sub	sp, #8
 8019860:	af00      	add	r7, sp, #0
 8019862:	4603      	mov	r3, r0
 8019864:	6039      	str	r1, [r7, #0]
 8019866:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8019868:	683a      	ldr	r2, [r7, #0]
 801986a:	4904      	ldr	r1, [pc, #16]	; (801987c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801986c:	4804      	ldr	r0, [pc, #16]	; (8019880 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801986e:	f7f8 fe88 	bl	8012582 <USBD_GetString>
  return USBD_StrDesc;
 8019872:	4b02      	ldr	r3, [pc, #8]	; (801987c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8019874:	4618      	mov	r0, r3
 8019876:	3708      	adds	r7, #8
 8019878:	46bd      	mov	sp, r7
 801987a:	bd80      	pop	{r7, pc}
 801987c:	2001c0c8 	.word	0x2001c0c8
 8019880:	0801d1c8 	.word	0x0801d1c8

08019884 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019884:	b580      	push	{r7, lr}
 8019886:	b082      	sub	sp, #8
 8019888:	af00      	add	r7, sp, #0
 801988a:	4603      	mov	r3, r0
 801988c:	6039      	str	r1, [r7, #0]
 801988e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8019890:	683b      	ldr	r3, [r7, #0]
 8019892:	221a      	movs	r2, #26
 8019894:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8019896:	f000 f855 	bl	8019944 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801989a:	4b02      	ldr	r3, [pc, #8]	; (80198a4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 801989c:	4618      	mov	r0, r3
 801989e:	3708      	adds	r7, #8
 80198a0:	46bd      	mov	sp, r7
 80198a2:	bd80      	pop	{r7, pc}
 80198a4:	200001fc 	.word	0x200001fc

080198a8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80198a8:	b580      	push	{r7, lr}
 80198aa:	b082      	sub	sp, #8
 80198ac:	af00      	add	r7, sp, #0
 80198ae:	4603      	mov	r3, r0
 80198b0:	6039      	str	r1, [r7, #0]
 80198b2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80198b4:	79fb      	ldrb	r3, [r7, #7]
 80198b6:	2b00      	cmp	r3, #0
 80198b8:	d105      	bne.n	80198c6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80198ba:	683a      	ldr	r2, [r7, #0]
 80198bc:	4907      	ldr	r1, [pc, #28]	; (80198dc <USBD_FS_ConfigStrDescriptor+0x34>)
 80198be:	4808      	ldr	r0, [pc, #32]	; (80198e0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80198c0:	f7f8 fe5f 	bl	8012582 <USBD_GetString>
 80198c4:	e004      	b.n	80198d0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80198c6:	683a      	ldr	r2, [r7, #0]
 80198c8:	4904      	ldr	r1, [pc, #16]	; (80198dc <USBD_FS_ConfigStrDescriptor+0x34>)
 80198ca:	4805      	ldr	r0, [pc, #20]	; (80198e0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80198cc:	f7f8 fe59 	bl	8012582 <USBD_GetString>
  }
  return USBD_StrDesc;
 80198d0:	4b02      	ldr	r3, [pc, #8]	; (80198dc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80198d2:	4618      	mov	r0, r3
 80198d4:	3708      	adds	r7, #8
 80198d6:	46bd      	mov	sp, r7
 80198d8:	bd80      	pop	{r7, pc}
 80198da:	bf00      	nop
 80198dc:	2001c0c8 	.word	0x2001c0c8
 80198e0:	0801d1dc 	.word	0x0801d1dc

080198e4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80198e4:	b580      	push	{r7, lr}
 80198e6:	b082      	sub	sp, #8
 80198e8:	af00      	add	r7, sp, #0
 80198ea:	4603      	mov	r3, r0
 80198ec:	6039      	str	r1, [r7, #0]
 80198ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80198f0:	79fb      	ldrb	r3, [r7, #7]
 80198f2:	2b00      	cmp	r3, #0
 80198f4:	d105      	bne.n	8019902 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80198f6:	683a      	ldr	r2, [r7, #0]
 80198f8:	4907      	ldr	r1, [pc, #28]	; (8019918 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80198fa:	4808      	ldr	r0, [pc, #32]	; (801991c <USBD_FS_InterfaceStrDescriptor+0x38>)
 80198fc:	f7f8 fe41 	bl	8012582 <USBD_GetString>
 8019900:	e004      	b.n	801990c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8019902:	683a      	ldr	r2, [r7, #0]
 8019904:	4904      	ldr	r1, [pc, #16]	; (8019918 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8019906:	4805      	ldr	r0, [pc, #20]	; (801991c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8019908:	f7f8 fe3b 	bl	8012582 <USBD_GetString>
  }
  return USBD_StrDesc;
 801990c:	4b02      	ldr	r3, [pc, #8]	; (8019918 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801990e:	4618      	mov	r0, r3
 8019910:	3708      	adds	r7, #8
 8019912:	46bd      	mov	sp, r7
 8019914:	bd80      	pop	{r7, pc}
 8019916:	bf00      	nop
 8019918:	2001c0c8 	.word	0x2001c0c8
 801991c:	0801d1e8 	.word	0x0801d1e8

08019920 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019920:	b480      	push	{r7}
 8019922:	b083      	sub	sp, #12
 8019924:	af00      	add	r7, sp, #0
 8019926:	4603      	mov	r3, r0
 8019928:	6039      	str	r1, [r7, #0]
 801992a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 801992c:	683b      	ldr	r3, [r7, #0]
 801992e:	220c      	movs	r2, #12
 8019930:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8019932:	4b03      	ldr	r3, [pc, #12]	; (8019940 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8019934:	4618      	mov	r0, r3
 8019936:	370c      	adds	r7, #12
 8019938:	46bd      	mov	sp, r7
 801993a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801993e:	4770      	bx	lr
 8019940:	200001ec 	.word	0x200001ec

08019944 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8019944:	b580      	push	{r7, lr}
 8019946:	b084      	sub	sp, #16
 8019948:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801994a:	4b0f      	ldr	r3, [pc, #60]	; (8019988 <Get_SerialNum+0x44>)
 801994c:	681b      	ldr	r3, [r3, #0]
 801994e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8019950:	4b0e      	ldr	r3, [pc, #56]	; (801998c <Get_SerialNum+0x48>)
 8019952:	681b      	ldr	r3, [r3, #0]
 8019954:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8019956:	4b0e      	ldr	r3, [pc, #56]	; (8019990 <Get_SerialNum+0x4c>)
 8019958:	681b      	ldr	r3, [r3, #0]
 801995a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801995c:	68fa      	ldr	r2, [r7, #12]
 801995e:	687b      	ldr	r3, [r7, #4]
 8019960:	4413      	add	r3, r2
 8019962:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8019964:	68fb      	ldr	r3, [r7, #12]
 8019966:	2b00      	cmp	r3, #0
 8019968:	d009      	beq.n	801997e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801996a:	2208      	movs	r2, #8
 801996c:	4909      	ldr	r1, [pc, #36]	; (8019994 <Get_SerialNum+0x50>)
 801996e:	68f8      	ldr	r0, [r7, #12]
 8019970:	f000 f814 	bl	801999c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8019974:	2204      	movs	r2, #4
 8019976:	4908      	ldr	r1, [pc, #32]	; (8019998 <Get_SerialNum+0x54>)
 8019978:	68b8      	ldr	r0, [r7, #8]
 801997a:	f000 f80f 	bl	801999c <IntToUnicode>
  }
}
 801997e:	bf00      	nop
 8019980:	3710      	adds	r7, #16
 8019982:	46bd      	mov	sp, r7
 8019984:	bd80      	pop	{r7, pc}
 8019986:	bf00      	nop
 8019988:	1ff0f420 	.word	0x1ff0f420
 801998c:	1ff0f424 	.word	0x1ff0f424
 8019990:	1ff0f428 	.word	0x1ff0f428
 8019994:	200001fe 	.word	0x200001fe
 8019998:	2000020e 	.word	0x2000020e

0801999c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801999c:	b480      	push	{r7}
 801999e:	b087      	sub	sp, #28
 80199a0:	af00      	add	r7, sp, #0
 80199a2:	60f8      	str	r0, [r7, #12]
 80199a4:	60b9      	str	r1, [r7, #8]
 80199a6:	4613      	mov	r3, r2
 80199a8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80199aa:	2300      	movs	r3, #0
 80199ac:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80199ae:	2300      	movs	r3, #0
 80199b0:	75fb      	strb	r3, [r7, #23]
 80199b2:	e027      	b.n	8019a04 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80199b4:	68fb      	ldr	r3, [r7, #12]
 80199b6:	0f1b      	lsrs	r3, r3, #28
 80199b8:	2b09      	cmp	r3, #9
 80199ba:	d80b      	bhi.n	80199d4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80199bc:	68fb      	ldr	r3, [r7, #12]
 80199be:	0f1b      	lsrs	r3, r3, #28
 80199c0:	b2da      	uxtb	r2, r3
 80199c2:	7dfb      	ldrb	r3, [r7, #23]
 80199c4:	005b      	lsls	r3, r3, #1
 80199c6:	4619      	mov	r1, r3
 80199c8:	68bb      	ldr	r3, [r7, #8]
 80199ca:	440b      	add	r3, r1
 80199cc:	3230      	adds	r2, #48	; 0x30
 80199ce:	b2d2      	uxtb	r2, r2
 80199d0:	701a      	strb	r2, [r3, #0]
 80199d2:	e00a      	b.n	80199ea <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80199d4:	68fb      	ldr	r3, [r7, #12]
 80199d6:	0f1b      	lsrs	r3, r3, #28
 80199d8:	b2da      	uxtb	r2, r3
 80199da:	7dfb      	ldrb	r3, [r7, #23]
 80199dc:	005b      	lsls	r3, r3, #1
 80199de:	4619      	mov	r1, r3
 80199e0:	68bb      	ldr	r3, [r7, #8]
 80199e2:	440b      	add	r3, r1
 80199e4:	3237      	adds	r2, #55	; 0x37
 80199e6:	b2d2      	uxtb	r2, r2
 80199e8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80199ea:	68fb      	ldr	r3, [r7, #12]
 80199ec:	011b      	lsls	r3, r3, #4
 80199ee:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80199f0:	7dfb      	ldrb	r3, [r7, #23]
 80199f2:	005b      	lsls	r3, r3, #1
 80199f4:	3301      	adds	r3, #1
 80199f6:	68ba      	ldr	r2, [r7, #8]
 80199f8:	4413      	add	r3, r2
 80199fa:	2200      	movs	r2, #0
 80199fc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80199fe:	7dfb      	ldrb	r3, [r7, #23]
 8019a00:	3301      	adds	r3, #1
 8019a02:	75fb      	strb	r3, [r7, #23]
 8019a04:	7dfa      	ldrb	r2, [r7, #23]
 8019a06:	79fb      	ldrb	r3, [r7, #7]
 8019a08:	429a      	cmp	r2, r3
 8019a0a:	d3d3      	bcc.n	80199b4 <IntToUnicode+0x18>
  }
}
 8019a0c:	bf00      	nop
 8019a0e:	371c      	adds	r7, #28
 8019a10:	46bd      	mov	sp, r7
 8019a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a16:	4770      	bx	lr

08019a18 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8019a18:	b580      	push	{r7, lr}
 8019a1a:	b08a      	sub	sp, #40	; 0x28
 8019a1c:	af00      	add	r7, sp, #0
 8019a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019a20:	f107 0314 	add.w	r3, r7, #20
 8019a24:	2200      	movs	r2, #0
 8019a26:	601a      	str	r2, [r3, #0]
 8019a28:	605a      	str	r2, [r3, #4]
 8019a2a:	609a      	str	r2, [r3, #8]
 8019a2c:	60da      	str	r2, [r3, #12]
 8019a2e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8019a30:	687b      	ldr	r3, [r7, #4]
 8019a32:	681b      	ldr	r3, [r3, #0]
 8019a34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8019a38:	d13c      	bne.n	8019ab4 <HAL_PCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8019a3a:	4b20      	ldr	r3, [pc, #128]	; (8019abc <HAL_PCD_MspInit+0xa4>)
 8019a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019a3e:	4a1f      	ldr	r2, [pc, #124]	; (8019abc <HAL_PCD_MspInit+0xa4>)
 8019a40:	f043 0301 	orr.w	r3, r3, #1
 8019a44:	6313      	str	r3, [r2, #48]	; 0x30
 8019a46:	4b1d      	ldr	r3, [pc, #116]	; (8019abc <HAL_PCD_MspInit+0xa4>)
 8019a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019a4a:	f003 0301 	and.w	r3, r3, #1
 8019a4e:	613b      	str	r3, [r7, #16]
 8019a50:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8019a52:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8019a56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8019a58:	2302      	movs	r3, #2
 8019a5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8019a5c:	2300      	movs	r3, #0
 8019a5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8019a60:	2303      	movs	r3, #3
 8019a62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8019a64:	230a      	movs	r3, #10
 8019a66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8019a68:	f107 0314 	add.w	r3, r7, #20
 8019a6c:	4619      	mov	r1, r3
 8019a6e:	4814      	ldr	r0, [pc, #80]	; (8019ac0 <HAL_PCD_MspInit+0xa8>)
 8019a70:	f7ee fc16 	bl	80082a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8019a74:	4b11      	ldr	r3, [pc, #68]	; (8019abc <HAL_PCD_MspInit+0xa4>)
 8019a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8019a78:	4a10      	ldr	r2, [pc, #64]	; (8019abc <HAL_PCD_MspInit+0xa4>)
 8019a7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019a7e:	6353      	str	r3, [r2, #52]	; 0x34
 8019a80:	4b0e      	ldr	r3, [pc, #56]	; (8019abc <HAL_PCD_MspInit+0xa4>)
 8019a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8019a84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8019a88:	60fb      	str	r3, [r7, #12]
 8019a8a:	68fb      	ldr	r3, [r7, #12]
 8019a8c:	4b0b      	ldr	r3, [pc, #44]	; (8019abc <HAL_PCD_MspInit+0xa4>)
 8019a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019a90:	4a0a      	ldr	r2, [pc, #40]	; (8019abc <HAL_PCD_MspInit+0xa4>)
 8019a92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8019a96:	6453      	str	r3, [r2, #68]	; 0x44
 8019a98:	4b08      	ldr	r3, [pc, #32]	; (8019abc <HAL_PCD_MspInit+0xa4>)
 8019a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019a9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8019aa0:	60bb      	str	r3, [r7, #8]
 8019aa2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8019aa4:	2200      	movs	r2, #0
 8019aa6:	2105      	movs	r1, #5
 8019aa8:	2043      	movs	r0, #67	; 0x43
 8019aaa:	f7ed ffbb 	bl	8007a24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8019aae:	2043      	movs	r0, #67	; 0x43
 8019ab0:	f7ed ffd4 	bl	8007a5c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8019ab4:	bf00      	nop
 8019ab6:	3728      	adds	r7, #40	; 0x28
 8019ab8:	46bd      	mov	sp, r7
 8019aba:	bd80      	pop	{r7, pc}
 8019abc:	40023800 	.word	0x40023800
 8019ac0:	40020000 	.word	0x40020000

08019ac4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019ac4:	b580      	push	{r7, lr}
 8019ac6:	b082      	sub	sp, #8
 8019ac8:	af00      	add	r7, sp, #0
 8019aca:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8019acc:	687b      	ldr	r3, [r7, #4]
 8019ace:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8019ad2:	687b      	ldr	r3, [r7, #4]
 8019ad4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8019ad8:	4619      	mov	r1, r3
 8019ada:	4610      	mov	r0, r2
 8019adc:	f7f7 fda4 	bl	8011628 <USBD_LL_SetupStage>
}
 8019ae0:	bf00      	nop
 8019ae2:	3708      	adds	r7, #8
 8019ae4:	46bd      	mov	sp, r7
 8019ae6:	bd80      	pop	{r7, pc}

08019ae8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019ae8:	b580      	push	{r7, lr}
 8019aea:	b082      	sub	sp, #8
 8019aec:	af00      	add	r7, sp, #0
 8019aee:	6078      	str	r0, [r7, #4]
 8019af0:	460b      	mov	r3, r1
 8019af2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8019af4:	687b      	ldr	r3, [r7, #4]
 8019af6:	f8d3 0400 	ldr.w	r0, [r3, #1024]	; 0x400
 8019afa:	78fa      	ldrb	r2, [r7, #3]
 8019afc:	6879      	ldr	r1, [r7, #4]
 8019afe:	4613      	mov	r3, r2
 8019b00:	00db      	lsls	r3, r3, #3
 8019b02:	1a9b      	subs	r3, r3, r2
 8019b04:	009b      	lsls	r3, r3, #2
 8019b06:	440b      	add	r3, r1
 8019b08:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8019b0c:	681a      	ldr	r2, [r3, #0]
 8019b0e:	78fb      	ldrb	r3, [r7, #3]
 8019b10:	4619      	mov	r1, r3
 8019b12:	f7f7 fddc 	bl	80116ce <USBD_LL_DataOutStage>
}
 8019b16:	bf00      	nop
 8019b18:	3708      	adds	r7, #8
 8019b1a:	46bd      	mov	sp, r7
 8019b1c:	bd80      	pop	{r7, pc}

08019b1e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019b1e:	b580      	push	{r7, lr}
 8019b20:	b082      	sub	sp, #8
 8019b22:	af00      	add	r7, sp, #0
 8019b24:	6078      	str	r0, [r7, #4]
 8019b26:	460b      	mov	r3, r1
 8019b28:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8019b2a:	687b      	ldr	r3, [r7, #4]
 8019b2c:	f8d3 0400 	ldr.w	r0, [r3, #1024]	; 0x400
 8019b30:	78fa      	ldrb	r2, [r7, #3]
 8019b32:	6879      	ldr	r1, [r7, #4]
 8019b34:	4613      	mov	r3, r2
 8019b36:	00db      	lsls	r3, r3, #3
 8019b38:	1a9b      	subs	r3, r3, r2
 8019b3a:	009b      	lsls	r3, r3, #2
 8019b3c:	440b      	add	r3, r1
 8019b3e:	3348      	adds	r3, #72	; 0x48
 8019b40:	681a      	ldr	r2, [r3, #0]
 8019b42:	78fb      	ldrb	r3, [r7, #3]
 8019b44:	4619      	mov	r1, r3
 8019b46:	f7f7 fe25 	bl	8011794 <USBD_LL_DataInStage>
}
 8019b4a:	bf00      	nop
 8019b4c:	3708      	adds	r7, #8
 8019b4e:	46bd      	mov	sp, r7
 8019b50:	bd80      	pop	{r7, pc}

08019b52 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019b52:	b580      	push	{r7, lr}
 8019b54:	b082      	sub	sp, #8
 8019b56:	af00      	add	r7, sp, #0
 8019b58:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8019b5a:	687b      	ldr	r3, [r7, #4]
 8019b5c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8019b60:	4618      	mov	r0, r3
 8019b62:	f7f7 ff29 	bl	80119b8 <USBD_LL_SOF>
}
 8019b66:	bf00      	nop
 8019b68:	3708      	adds	r7, #8
 8019b6a:	46bd      	mov	sp, r7
 8019b6c:	bd80      	pop	{r7, pc}

08019b6e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8019b6e:	b580      	push	{r7, lr}
 8019b70:	b084      	sub	sp, #16
 8019b72:	af00      	add	r7, sp, #0
 8019b74:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8019b76:	2301      	movs	r3, #1
 8019b78:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8019b7a:	687b      	ldr	r3, [r7, #4]
 8019b7c:	68db      	ldr	r3, [r3, #12]
 8019b7e:	2b00      	cmp	r3, #0
 8019b80:	d102      	bne.n	8019b88 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8019b82:	2300      	movs	r3, #0
 8019b84:	73fb      	strb	r3, [r7, #15]
 8019b86:	e008      	b.n	8019b9a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8019b88:	687b      	ldr	r3, [r7, #4]
 8019b8a:	68db      	ldr	r3, [r3, #12]
 8019b8c:	2b02      	cmp	r3, #2
 8019b8e:	d102      	bne.n	8019b96 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8019b90:	2301      	movs	r3, #1
 8019b92:	73fb      	strb	r3, [r7, #15]
 8019b94:	e001      	b.n	8019b9a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8019b96:	f7eb f95d 	bl	8004e54 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8019b9a:	687b      	ldr	r3, [r7, #4]
 8019b9c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8019ba0:	7bfa      	ldrb	r2, [r7, #15]
 8019ba2:	4611      	mov	r1, r2
 8019ba4:	4618      	mov	r0, r3
 8019ba6:	f7f7 fecc 	bl	8011942 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8019baa:	687b      	ldr	r3, [r7, #4]
 8019bac:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8019bb0:	4618      	mov	r0, r3
 8019bb2:	f7f7 fe85 	bl	80118c0 <USBD_LL_Reset>
}
 8019bb6:	bf00      	nop
 8019bb8:	3710      	adds	r7, #16
 8019bba:	46bd      	mov	sp, r7
 8019bbc:	bd80      	pop	{r7, pc}
	...

08019bc0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019bc0:	b580      	push	{r7, lr}
 8019bc2:	b082      	sub	sp, #8
 8019bc4:	af00      	add	r7, sp, #0
 8019bc6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8019bc8:	687b      	ldr	r3, [r7, #4]
 8019bca:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8019bce:	4618      	mov	r0, r3
 8019bd0:	f7f7 fec7 	bl	8011962 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8019bd4:	687b      	ldr	r3, [r7, #4]
 8019bd6:	681b      	ldr	r3, [r3, #0]
 8019bd8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8019bdc:	681b      	ldr	r3, [r3, #0]
 8019bde:	687a      	ldr	r2, [r7, #4]
 8019be0:	6812      	ldr	r2, [r2, #0]
 8019be2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8019be6:	f043 0301 	orr.w	r3, r3, #1
 8019bea:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8019bec:	687b      	ldr	r3, [r7, #4]
 8019bee:	6a1b      	ldr	r3, [r3, #32]
 8019bf0:	2b00      	cmp	r3, #0
 8019bf2:	d005      	beq.n	8019c00 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8019bf4:	4b04      	ldr	r3, [pc, #16]	; (8019c08 <HAL_PCD_SuspendCallback+0x48>)
 8019bf6:	691b      	ldr	r3, [r3, #16]
 8019bf8:	4a03      	ldr	r2, [pc, #12]	; (8019c08 <HAL_PCD_SuspendCallback+0x48>)
 8019bfa:	f043 0306 	orr.w	r3, r3, #6
 8019bfe:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8019c00:	bf00      	nop
 8019c02:	3708      	adds	r7, #8
 8019c04:	46bd      	mov	sp, r7
 8019c06:	bd80      	pop	{r7, pc}
 8019c08:	e000ed00 	.word	0xe000ed00

08019c0c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019c0c:	b580      	push	{r7, lr}
 8019c0e:	b082      	sub	sp, #8
 8019c10:	af00      	add	r7, sp, #0
 8019c12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8019c14:	687b      	ldr	r3, [r7, #4]
 8019c16:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8019c1a:	4618      	mov	r0, r3
 8019c1c:	f7f7 feb6 	bl	801198c <USBD_LL_Resume>
}
 8019c20:	bf00      	nop
 8019c22:	3708      	adds	r7, #8
 8019c24:	46bd      	mov	sp, r7
 8019c26:	bd80      	pop	{r7, pc}

08019c28 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019c28:	b580      	push	{r7, lr}
 8019c2a:	b082      	sub	sp, #8
 8019c2c:	af00      	add	r7, sp, #0
 8019c2e:	6078      	str	r0, [r7, #4]
 8019c30:	460b      	mov	r3, r1
 8019c32:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8019c34:	687b      	ldr	r3, [r7, #4]
 8019c36:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8019c3a:	78fa      	ldrb	r2, [r7, #3]
 8019c3c:	4611      	mov	r1, r2
 8019c3e:	4618      	mov	r0, r3
 8019c40:	f7f7 fee1 	bl	8011a06 <USBD_LL_IsoOUTIncomplete>
}
 8019c44:	bf00      	nop
 8019c46:	3708      	adds	r7, #8
 8019c48:	46bd      	mov	sp, r7
 8019c4a:	bd80      	pop	{r7, pc}

08019c4c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019c4c:	b580      	push	{r7, lr}
 8019c4e:	b082      	sub	sp, #8
 8019c50:	af00      	add	r7, sp, #0
 8019c52:	6078      	str	r0, [r7, #4]
 8019c54:	460b      	mov	r3, r1
 8019c56:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8019c58:	687b      	ldr	r3, [r7, #4]
 8019c5a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8019c5e:	78fa      	ldrb	r2, [r7, #3]
 8019c60:	4611      	mov	r1, r2
 8019c62:	4618      	mov	r0, r3
 8019c64:	f7f7 fec2 	bl	80119ec <USBD_LL_IsoINIncomplete>
}
 8019c68:	bf00      	nop
 8019c6a:	3708      	adds	r7, #8
 8019c6c:	46bd      	mov	sp, r7
 8019c6e:	bd80      	pop	{r7, pc}

08019c70 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019c70:	b580      	push	{r7, lr}
 8019c72:	b082      	sub	sp, #8
 8019c74:	af00      	add	r7, sp, #0
 8019c76:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8019c78:	687b      	ldr	r3, [r7, #4]
 8019c7a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8019c7e:	4618      	mov	r0, r3
 8019c80:	f7f7 fece 	bl	8011a20 <USBD_LL_DevConnected>
}
 8019c84:	bf00      	nop
 8019c86:	3708      	adds	r7, #8
 8019c88:	46bd      	mov	sp, r7
 8019c8a:	bd80      	pop	{r7, pc}

08019c8c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019c8c:	b580      	push	{r7, lr}
 8019c8e:	b082      	sub	sp, #8
 8019c90:	af00      	add	r7, sp, #0
 8019c92:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8019c94:	687b      	ldr	r3, [r7, #4]
 8019c96:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8019c9a:	4618      	mov	r0, r3
 8019c9c:	f7f7 fecb 	bl	8011a36 <USBD_LL_DevDisconnected>
}
 8019ca0:	bf00      	nop
 8019ca2:	3708      	adds	r7, #8
 8019ca4:	46bd      	mov	sp, r7
 8019ca6:	bd80      	pop	{r7, pc}

08019ca8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8019ca8:	b580      	push	{r7, lr}
 8019caa:	b082      	sub	sp, #8
 8019cac:	af00      	add	r7, sp, #0
 8019cae:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8019cb0:	687b      	ldr	r3, [r7, #4]
 8019cb2:	781b      	ldrb	r3, [r3, #0]
 8019cb4:	2b00      	cmp	r3, #0
 8019cb6:	d13c      	bne.n	8019d32 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8019cb8:	4a20      	ldr	r2, [pc, #128]	; (8019d3c <USBD_LL_Init+0x94>)
 8019cba:	687b      	ldr	r3, [r7, #4]
 8019cbc:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
  pdev->pData = &hpcd_USB_OTG_FS;
 8019cc0:	687b      	ldr	r3, [r7, #4]
 8019cc2:	4a1e      	ldr	r2, [pc, #120]	; (8019d3c <USBD_LL_Init+0x94>)
 8019cc4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8019cc8:	4b1c      	ldr	r3, [pc, #112]	; (8019d3c <USBD_LL_Init+0x94>)
 8019cca:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8019cce:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8019cd0:	4b1a      	ldr	r3, [pc, #104]	; (8019d3c <USBD_LL_Init+0x94>)
 8019cd2:	2206      	movs	r2, #6
 8019cd4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8019cd6:	4b19      	ldr	r3, [pc, #100]	; (8019d3c <USBD_LL_Init+0x94>)
 8019cd8:	2202      	movs	r2, #2
 8019cda:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8019cdc:	4b17      	ldr	r3, [pc, #92]	; (8019d3c <USBD_LL_Init+0x94>)
 8019cde:	2200      	movs	r2, #0
 8019ce0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8019ce2:	4b16      	ldr	r3, [pc, #88]	; (8019d3c <USBD_LL_Init+0x94>)
 8019ce4:	2202      	movs	r2, #2
 8019ce6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8019ce8:	4b14      	ldr	r3, [pc, #80]	; (8019d3c <USBD_LL_Init+0x94>)
 8019cea:	2200      	movs	r2, #0
 8019cec:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8019cee:	4b13      	ldr	r3, [pc, #76]	; (8019d3c <USBD_LL_Init+0x94>)
 8019cf0:	2200      	movs	r2, #0
 8019cf2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8019cf4:	4b11      	ldr	r3, [pc, #68]	; (8019d3c <USBD_LL_Init+0x94>)
 8019cf6:	2200      	movs	r2, #0
 8019cf8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8019cfa:	4b10      	ldr	r3, [pc, #64]	; (8019d3c <USBD_LL_Init+0x94>)
 8019cfc:	2200      	movs	r2, #0
 8019cfe:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8019d00:	4b0e      	ldr	r3, [pc, #56]	; (8019d3c <USBD_LL_Init+0x94>)
 8019d02:	2200      	movs	r2, #0
 8019d04:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8019d06:	480d      	ldr	r0, [pc, #52]	; (8019d3c <USBD_LL_Init+0x94>)
 8019d08:	f7ee fcbf 	bl	800868a <HAL_PCD_Init>
 8019d0c:	4603      	mov	r3, r0
 8019d0e:	2b00      	cmp	r3, #0
 8019d10:	d001      	beq.n	8019d16 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8019d12:	f7eb f89f 	bl	8004e54 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8019d16:	2180      	movs	r1, #128	; 0x80
 8019d18:	4808      	ldr	r0, [pc, #32]	; (8019d3c <USBD_LL_Init+0x94>)
 8019d1a:	f7ef fe40 	bl	800999e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8019d1e:	2240      	movs	r2, #64	; 0x40
 8019d20:	2100      	movs	r1, #0
 8019d22:	4806      	ldr	r0, [pc, #24]	; (8019d3c <USBD_LL_Init+0x94>)
 8019d24:	f7ef fdf4 	bl	8009910 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8019d28:	2280      	movs	r2, #128	; 0x80
 8019d2a:	2101      	movs	r1, #1
 8019d2c:	4803      	ldr	r0, [pc, #12]	; (8019d3c <USBD_LL_Init+0x94>)
 8019d2e:	f7ef fdef 	bl	8009910 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8019d32:	2300      	movs	r3, #0
}
 8019d34:	4618      	mov	r0, r3
 8019d36:	3708      	adds	r7, #8
 8019d38:	46bd      	mov	sp, r7
 8019d3a:	bd80      	pop	{r7, pc}
 8019d3c:	2001c2c8 	.word	0x2001c2c8

08019d40 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8019d40:	b580      	push	{r7, lr}
 8019d42:	b084      	sub	sp, #16
 8019d44:	af00      	add	r7, sp, #0
 8019d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019d48:	2300      	movs	r3, #0
 8019d4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019d4c:	2300      	movs	r3, #0
 8019d4e:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8019d50:	687b      	ldr	r3, [r7, #4]
 8019d52:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019d56:	4618      	mov	r0, r3
 8019d58:	f7ee fdbb 	bl	80088d2 <HAL_PCD_Start>
 8019d5c:	4603      	mov	r3, r0
 8019d5e:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 8019d60:	7bfb      	ldrb	r3, [r7, #15]
 8019d62:	4618      	mov	r0, r3
 8019d64:	f000 f97e 	bl	801a064 <USBD_Get_USB_Status>
 8019d68:	4603      	mov	r3, r0
 8019d6a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8019d6c:	7bbb      	ldrb	r3, [r7, #14]
}
 8019d6e:	4618      	mov	r0, r3
 8019d70:	3710      	adds	r7, #16
 8019d72:	46bd      	mov	sp, r7
 8019d74:	bd80      	pop	{r7, pc}

08019d76 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8019d76:	b580      	push	{r7, lr}
 8019d78:	b084      	sub	sp, #16
 8019d7a:	af00      	add	r7, sp, #0
 8019d7c:	6078      	str	r0, [r7, #4]
 8019d7e:	4608      	mov	r0, r1
 8019d80:	4611      	mov	r1, r2
 8019d82:	461a      	mov	r2, r3
 8019d84:	4603      	mov	r3, r0
 8019d86:	70fb      	strb	r3, [r7, #3]
 8019d88:	460b      	mov	r3, r1
 8019d8a:	70bb      	strb	r3, [r7, #2]
 8019d8c:	4613      	mov	r3, r2
 8019d8e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019d90:	2300      	movs	r3, #0
 8019d92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019d94:	2300      	movs	r3, #0
 8019d96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8019d98:	687b      	ldr	r3, [r7, #4]
 8019d9a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8019d9e:	78bb      	ldrb	r3, [r7, #2]
 8019da0:	883a      	ldrh	r2, [r7, #0]
 8019da2:	78f9      	ldrb	r1, [r7, #3]
 8019da4:	f7ef f9bb 	bl	800911e <HAL_PCD_EP_Open>
 8019da8:	4603      	mov	r3, r0
 8019daa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019dac:	7bfb      	ldrb	r3, [r7, #15]
 8019dae:	4618      	mov	r0, r3
 8019db0:	f000 f958 	bl	801a064 <USBD_Get_USB_Status>
 8019db4:	4603      	mov	r3, r0
 8019db6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8019db8:	7bbb      	ldrb	r3, [r7, #14]
}
 8019dba:	4618      	mov	r0, r3
 8019dbc:	3710      	adds	r7, #16
 8019dbe:	46bd      	mov	sp, r7
 8019dc0:	bd80      	pop	{r7, pc}

08019dc2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019dc2:	b580      	push	{r7, lr}
 8019dc4:	b084      	sub	sp, #16
 8019dc6:	af00      	add	r7, sp, #0
 8019dc8:	6078      	str	r0, [r7, #4]
 8019dca:	460b      	mov	r3, r1
 8019dcc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019dce:	2300      	movs	r3, #0
 8019dd0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019dd2:	2300      	movs	r3, #0
 8019dd4:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8019dd6:	687b      	ldr	r3, [r7, #4]
 8019dd8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019ddc:	78fa      	ldrb	r2, [r7, #3]
 8019dde:	4611      	mov	r1, r2
 8019de0:	4618      	mov	r0, r3
 8019de2:	f7ef fa04 	bl	80091ee <HAL_PCD_EP_Close>
 8019de6:	4603      	mov	r3, r0
 8019de8:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 8019dea:	7bfb      	ldrb	r3, [r7, #15]
 8019dec:	4618      	mov	r0, r3
 8019dee:	f000 f939 	bl	801a064 <USBD_Get_USB_Status>
 8019df2:	4603      	mov	r3, r0
 8019df4:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8019df6:	7bbb      	ldrb	r3, [r7, #14]
}
 8019df8:	4618      	mov	r0, r3
 8019dfa:	3710      	adds	r7, #16
 8019dfc:	46bd      	mov	sp, r7
 8019dfe:	bd80      	pop	{r7, pc}

08019e00 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019e00:	b580      	push	{r7, lr}
 8019e02:	b084      	sub	sp, #16
 8019e04:	af00      	add	r7, sp, #0
 8019e06:	6078      	str	r0, [r7, #4]
 8019e08:	460b      	mov	r3, r1
 8019e0a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019e0c:	2300      	movs	r3, #0
 8019e0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019e10:	2300      	movs	r3, #0
 8019e12:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8019e14:	687b      	ldr	r3, [r7, #4]
 8019e16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019e1a:	78fa      	ldrb	r2, [r7, #3]
 8019e1c:	4611      	mov	r1, r2
 8019e1e:	4618      	mov	r0, r3
 8019e20:	f7ef fadc 	bl	80093dc <HAL_PCD_EP_SetStall>
 8019e24:	4603      	mov	r3, r0
 8019e26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019e28:	7bfb      	ldrb	r3, [r7, #15]
 8019e2a:	4618      	mov	r0, r3
 8019e2c:	f000 f91a 	bl	801a064 <USBD_Get_USB_Status>
 8019e30:	4603      	mov	r3, r0
 8019e32:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8019e34:	7bbb      	ldrb	r3, [r7, #14]
}
 8019e36:	4618      	mov	r0, r3
 8019e38:	3710      	adds	r7, #16
 8019e3a:	46bd      	mov	sp, r7
 8019e3c:	bd80      	pop	{r7, pc}

08019e3e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019e3e:	b580      	push	{r7, lr}
 8019e40:	b084      	sub	sp, #16
 8019e42:	af00      	add	r7, sp, #0
 8019e44:	6078      	str	r0, [r7, #4]
 8019e46:	460b      	mov	r3, r1
 8019e48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019e4a:	2300      	movs	r3, #0
 8019e4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019e4e:	2300      	movs	r3, #0
 8019e50:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8019e52:	687b      	ldr	r3, [r7, #4]
 8019e54:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019e58:	78fa      	ldrb	r2, [r7, #3]
 8019e5a:	4611      	mov	r1, r2
 8019e5c:	4618      	mov	r0, r3
 8019e5e:	f7ef fb21 	bl	80094a4 <HAL_PCD_EP_ClrStall>
 8019e62:	4603      	mov	r3, r0
 8019e64:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 8019e66:	7bfb      	ldrb	r3, [r7, #15]
 8019e68:	4618      	mov	r0, r3
 8019e6a:	f000 f8fb 	bl	801a064 <USBD_Get_USB_Status>
 8019e6e:	4603      	mov	r3, r0
 8019e70:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 8019e72:	7bbb      	ldrb	r3, [r7, #14]
}
 8019e74:	4618      	mov	r0, r3
 8019e76:	3710      	adds	r7, #16
 8019e78:	46bd      	mov	sp, r7
 8019e7a:	bd80      	pop	{r7, pc}

08019e7c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019e7c:	b480      	push	{r7}
 8019e7e:	b085      	sub	sp, #20
 8019e80:	af00      	add	r7, sp, #0
 8019e82:	6078      	str	r0, [r7, #4]
 8019e84:	460b      	mov	r3, r1
 8019e86:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8019e88:	687b      	ldr	r3, [r7, #4]
 8019e8a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019e8e:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8019e90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019e94:	2b00      	cmp	r3, #0
 8019e96:	da0b      	bge.n	8019eb0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8019e98:	78fb      	ldrb	r3, [r7, #3]
 8019e9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8019e9e:	68f9      	ldr	r1, [r7, #12]
 8019ea0:	4613      	mov	r3, r2
 8019ea2:	00db      	lsls	r3, r3, #3
 8019ea4:	1a9b      	subs	r3, r3, r2
 8019ea6:	009b      	lsls	r3, r3, #2
 8019ea8:	440b      	add	r3, r1
 8019eaa:	333e      	adds	r3, #62	; 0x3e
 8019eac:	781b      	ldrb	r3, [r3, #0]
 8019eae:	e00b      	b.n	8019ec8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8019eb0:	78fb      	ldrb	r3, [r7, #3]
 8019eb2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8019eb6:	68f9      	ldr	r1, [r7, #12]
 8019eb8:	4613      	mov	r3, r2
 8019eba:	00db      	lsls	r3, r3, #3
 8019ebc:	1a9b      	subs	r3, r3, r2
 8019ebe:	009b      	lsls	r3, r3, #2
 8019ec0:	440b      	add	r3, r1
 8019ec2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8019ec6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8019ec8:	4618      	mov	r0, r3
 8019eca:	3714      	adds	r7, #20
 8019ecc:	46bd      	mov	sp, r7
 8019ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ed2:	4770      	bx	lr

08019ed4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8019ed4:	b580      	push	{r7, lr}
 8019ed6:	b084      	sub	sp, #16
 8019ed8:	af00      	add	r7, sp, #0
 8019eda:	6078      	str	r0, [r7, #4]
 8019edc:	460b      	mov	r3, r1
 8019ede:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019ee0:	2300      	movs	r3, #0
 8019ee2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019ee4:	2300      	movs	r3, #0
 8019ee6:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8019ee8:	687b      	ldr	r3, [r7, #4]
 8019eea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019eee:	78fa      	ldrb	r2, [r7, #3]
 8019ef0:	4611      	mov	r1, r2
 8019ef2:	4618      	mov	r0, r3
 8019ef4:	f7ef f8ee 	bl	80090d4 <HAL_PCD_SetAddress>
 8019ef8:	4603      	mov	r3, r0
 8019efa:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 8019efc:	7bfb      	ldrb	r3, [r7, #15]
 8019efe:	4618      	mov	r0, r3
 8019f00:	f000 f8b0 	bl	801a064 <USBD_Get_USB_Status>
 8019f04:	4603      	mov	r3, r0
 8019f06:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8019f08:	7bbb      	ldrb	r3, [r7, #14]
}
 8019f0a:	4618      	mov	r0, r3
 8019f0c:	3710      	adds	r7, #16
 8019f0e:	46bd      	mov	sp, r7
 8019f10:	bd80      	pop	{r7, pc}

08019f12 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8019f12:	b580      	push	{r7, lr}
 8019f14:	b086      	sub	sp, #24
 8019f16:	af00      	add	r7, sp, #0
 8019f18:	60f8      	str	r0, [r7, #12]
 8019f1a:	607a      	str	r2, [r7, #4]
 8019f1c:	603b      	str	r3, [r7, #0]
 8019f1e:	460b      	mov	r3, r1
 8019f20:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019f22:	2300      	movs	r3, #0
 8019f24:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019f26:	2300      	movs	r3, #0
 8019f28:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8019f2a:	68fb      	ldr	r3, [r7, #12]
 8019f2c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8019f30:	7af9      	ldrb	r1, [r7, #11]
 8019f32:	683b      	ldr	r3, [r7, #0]
 8019f34:	687a      	ldr	r2, [r7, #4]
 8019f36:	f7ef fa07 	bl	8009348 <HAL_PCD_EP_Transmit>
 8019f3a:	4603      	mov	r3, r0
 8019f3c:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 8019f3e:	7dfb      	ldrb	r3, [r7, #23]
 8019f40:	4618      	mov	r0, r3
 8019f42:	f000 f88f 	bl	801a064 <USBD_Get_USB_Status>
 8019f46:	4603      	mov	r3, r0
 8019f48:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8019f4a:	7dbb      	ldrb	r3, [r7, #22]
}
 8019f4c:	4618      	mov	r0, r3
 8019f4e:	3718      	adds	r7, #24
 8019f50:	46bd      	mov	sp, r7
 8019f52:	bd80      	pop	{r7, pc}

08019f54 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8019f54:	b580      	push	{r7, lr}
 8019f56:	b086      	sub	sp, #24
 8019f58:	af00      	add	r7, sp, #0
 8019f5a:	60f8      	str	r0, [r7, #12]
 8019f5c:	607a      	str	r2, [r7, #4]
 8019f5e:	603b      	str	r3, [r7, #0]
 8019f60:	460b      	mov	r3, r1
 8019f62:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019f64:	2300      	movs	r3, #0
 8019f66:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019f68:	2300      	movs	r3, #0
 8019f6a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8019f6c:	68fb      	ldr	r3, [r7, #12]
 8019f6e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8019f72:	7af9      	ldrb	r1, [r7, #11]
 8019f74:	683b      	ldr	r3, [r7, #0]
 8019f76:	687a      	ldr	r2, [r7, #4]
 8019f78:	f7ef f983 	bl	8009282 <HAL_PCD_EP_Receive>
 8019f7c:	4603      	mov	r3, r0
 8019f7e:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 8019f80:	7dfb      	ldrb	r3, [r7, #23]
 8019f82:	4618      	mov	r0, r3
 8019f84:	f000 f86e 	bl	801a064 <USBD_Get_USB_Status>
 8019f88:	4603      	mov	r3, r0
 8019f8a:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 8019f8c:	7dbb      	ldrb	r3, [r7, #22]
}
 8019f8e:	4618      	mov	r0, r3
 8019f90:	3718      	adds	r7, #24
 8019f92:	46bd      	mov	sp, r7
 8019f94:	bd80      	pop	{r7, pc}

08019f96 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019f96:	b580      	push	{r7, lr}
 8019f98:	b082      	sub	sp, #8
 8019f9a:	af00      	add	r7, sp, #0
 8019f9c:	6078      	str	r0, [r7, #4]
 8019f9e:	460b      	mov	r3, r1
 8019fa0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8019fa2:	687b      	ldr	r3, [r7, #4]
 8019fa4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019fa8:	78fa      	ldrb	r2, [r7, #3]
 8019faa:	4611      	mov	r1, r2
 8019fac:	4618      	mov	r0, r3
 8019fae:	f7ef f9b3 	bl	8009318 <HAL_PCD_EP_GetRxCount>
 8019fb2:	4603      	mov	r3, r0
}
 8019fb4:	4618      	mov	r0, r3
 8019fb6:	3708      	adds	r7, #8
 8019fb8:	46bd      	mov	sp, r7
 8019fba:	bd80      	pop	{r7, pc}

08019fbc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8019fbc:	b580      	push	{r7, lr}
 8019fbe:	b082      	sub	sp, #8
 8019fc0:	af00      	add	r7, sp, #0
 8019fc2:	6078      	str	r0, [r7, #4]
 8019fc4:	460b      	mov	r3, r1
 8019fc6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8019fc8:	78fb      	ldrb	r3, [r7, #3]
 8019fca:	2b00      	cmp	r3, #0
 8019fcc:	d002      	beq.n	8019fd4 <HAL_PCDEx_LPM_Callback+0x18>
 8019fce:	2b01      	cmp	r3, #1
 8019fd0:	d01f      	beq.n	801a012 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;   
  }
}
 8019fd2:	e03b      	b.n	801a04c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8019fd4:	687b      	ldr	r3, [r7, #4]
 8019fd6:	6a1b      	ldr	r3, [r3, #32]
 8019fd8:	2b00      	cmp	r3, #0
 8019fda:	d007      	beq.n	8019fec <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8019fdc:	f000 f83c 	bl	801a058 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8019fe0:	4b1c      	ldr	r3, [pc, #112]	; (801a054 <HAL_PCDEx_LPM_Callback+0x98>)
 8019fe2:	691b      	ldr	r3, [r3, #16]
 8019fe4:	4a1b      	ldr	r2, [pc, #108]	; (801a054 <HAL_PCDEx_LPM_Callback+0x98>)
 8019fe6:	f023 0306 	bic.w	r3, r3, #6
 8019fea:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8019fec:	687b      	ldr	r3, [r7, #4]
 8019fee:	681b      	ldr	r3, [r3, #0]
 8019ff0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8019ff4:	681b      	ldr	r3, [r3, #0]
 8019ff6:	687a      	ldr	r2, [r7, #4]
 8019ff8:	6812      	ldr	r2, [r2, #0]
 8019ffa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8019ffe:	f023 0301 	bic.w	r3, r3, #1
 801a002:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 801a004:	687b      	ldr	r3, [r7, #4]
 801a006:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801a00a:	4618      	mov	r0, r3
 801a00c:	f7f7 fcbe 	bl	801198c <USBD_LL_Resume>
    break;
 801a010:	e01c      	b.n	801a04c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801a012:	687b      	ldr	r3, [r7, #4]
 801a014:	681b      	ldr	r3, [r3, #0]
 801a016:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801a01a:	681b      	ldr	r3, [r3, #0]
 801a01c:	687a      	ldr	r2, [r7, #4]
 801a01e:	6812      	ldr	r2, [r2, #0]
 801a020:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801a024:	f043 0301 	orr.w	r3, r3, #1
 801a028:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 801a02a:	687b      	ldr	r3, [r7, #4]
 801a02c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801a030:	4618      	mov	r0, r3
 801a032:	f7f7 fc96 	bl	8011962 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801a036:	687b      	ldr	r3, [r7, #4]
 801a038:	6a1b      	ldr	r3, [r3, #32]
 801a03a:	2b00      	cmp	r3, #0
 801a03c:	d005      	beq.n	801a04a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801a03e:	4b05      	ldr	r3, [pc, #20]	; (801a054 <HAL_PCDEx_LPM_Callback+0x98>)
 801a040:	691b      	ldr	r3, [r3, #16]
 801a042:	4a04      	ldr	r2, [pc, #16]	; (801a054 <HAL_PCDEx_LPM_Callback+0x98>)
 801a044:	f043 0306 	orr.w	r3, r3, #6
 801a048:	6113      	str	r3, [r2, #16]
    break;   
 801a04a:	bf00      	nop
}
 801a04c:	bf00      	nop
 801a04e:	3708      	adds	r7, #8
 801a050:	46bd      	mov	sp, r7
 801a052:	bd80      	pop	{r7, pc}
 801a054:	e000ed00 	.word	0xe000ed00

0801a058 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 801a058:	b580      	push	{r7, lr}
 801a05a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 801a05c:	f7ea fb02 	bl	8004664 <SystemClock_Config>
}
 801a060:	bf00      	nop
 801a062:	bd80      	pop	{r7, pc}

0801a064 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801a064:	b480      	push	{r7}
 801a066:	b085      	sub	sp, #20
 801a068:	af00      	add	r7, sp, #0
 801a06a:	4603      	mov	r3, r0
 801a06c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801a06e:	2300      	movs	r3, #0
 801a070:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801a072:	79fb      	ldrb	r3, [r7, #7]
 801a074:	2b03      	cmp	r3, #3
 801a076:	d817      	bhi.n	801a0a8 <USBD_Get_USB_Status+0x44>
 801a078:	a201      	add	r2, pc, #4	; (adr r2, 801a080 <USBD_Get_USB_Status+0x1c>)
 801a07a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a07e:	bf00      	nop
 801a080:	0801a091 	.word	0x0801a091
 801a084:	0801a097 	.word	0x0801a097
 801a088:	0801a09d 	.word	0x0801a09d
 801a08c:	0801a0a3 	.word	0x0801a0a3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801a090:	2300      	movs	r3, #0
 801a092:	73fb      	strb	r3, [r7, #15]
    break;
 801a094:	e00b      	b.n	801a0ae <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801a096:	2303      	movs	r3, #3
 801a098:	73fb      	strb	r3, [r7, #15]
    break;
 801a09a:	e008      	b.n	801a0ae <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801a09c:	2301      	movs	r3, #1
 801a09e:	73fb      	strb	r3, [r7, #15]
    break;
 801a0a0:	e005      	b.n	801a0ae <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801a0a2:	2303      	movs	r3, #3
 801a0a4:	73fb      	strb	r3, [r7, #15]
    break;
 801a0a6:	e002      	b.n	801a0ae <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801a0a8:	2303      	movs	r3, #3
 801a0aa:	73fb      	strb	r3, [r7, #15]
    break;
 801a0ac:	bf00      	nop
  }
  return usb_status;
 801a0ae:	7bfb      	ldrb	r3, [r7, #15]
}
 801a0b0:	4618      	mov	r0, r3
 801a0b2:	3714      	adds	r7, #20
 801a0b4:	46bd      	mov	sp, r7
 801a0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a0ba:	4770      	bx	lr

0801a0bc <__errno>:
 801a0bc:	4b01      	ldr	r3, [pc, #4]	; (801a0c4 <__errno+0x8>)
 801a0be:	6818      	ldr	r0, [r3, #0]
 801a0c0:	4770      	bx	lr
 801a0c2:	bf00      	nop
 801a0c4:	20000218 	.word	0x20000218

0801a0c8 <__libc_init_array>:
 801a0c8:	b570      	push	{r4, r5, r6, lr}
 801a0ca:	4e0d      	ldr	r6, [pc, #52]	; (801a100 <__libc_init_array+0x38>)
 801a0cc:	4c0d      	ldr	r4, [pc, #52]	; (801a104 <__libc_init_array+0x3c>)
 801a0ce:	1ba4      	subs	r4, r4, r6
 801a0d0:	10a4      	asrs	r4, r4, #2
 801a0d2:	2500      	movs	r5, #0
 801a0d4:	42a5      	cmp	r5, r4
 801a0d6:	d109      	bne.n	801a0ec <__libc_init_array+0x24>
 801a0d8:	4e0b      	ldr	r6, [pc, #44]	; (801a108 <__libc_init_array+0x40>)
 801a0da:	4c0c      	ldr	r4, [pc, #48]	; (801a10c <__libc_init_array+0x44>)
 801a0dc:	f002 fadc 	bl	801c698 <_init>
 801a0e0:	1ba4      	subs	r4, r4, r6
 801a0e2:	10a4      	asrs	r4, r4, #2
 801a0e4:	2500      	movs	r5, #0
 801a0e6:	42a5      	cmp	r5, r4
 801a0e8:	d105      	bne.n	801a0f6 <__libc_init_array+0x2e>
 801a0ea:	bd70      	pop	{r4, r5, r6, pc}
 801a0ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801a0f0:	4798      	blx	r3
 801a0f2:	3501      	adds	r5, #1
 801a0f4:	e7ee      	b.n	801a0d4 <__libc_init_array+0xc>
 801a0f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801a0fa:	4798      	blx	r3
 801a0fc:	3501      	adds	r5, #1
 801a0fe:	e7f2      	b.n	801a0e6 <__libc_init_array+0x1e>
 801a100:	0801d528 	.word	0x0801d528
 801a104:	0801d528 	.word	0x0801d528
 801a108:	0801d528 	.word	0x0801d528
 801a10c:	0801d52c 	.word	0x0801d52c

0801a110 <malloc>:
 801a110:	4b02      	ldr	r3, [pc, #8]	; (801a11c <malloc+0xc>)
 801a112:	4601      	mov	r1, r0
 801a114:	6818      	ldr	r0, [r3, #0]
 801a116:	f000 b86d 	b.w	801a1f4 <_malloc_r>
 801a11a:	bf00      	nop
 801a11c:	20000218 	.word	0x20000218

0801a120 <free>:
 801a120:	4b02      	ldr	r3, [pc, #8]	; (801a12c <free+0xc>)
 801a122:	4601      	mov	r1, r0
 801a124:	6818      	ldr	r0, [r3, #0]
 801a126:	f000 b817 	b.w	801a158 <_free_r>
 801a12a:	bf00      	nop
 801a12c:	20000218 	.word	0x20000218

0801a130 <memcpy>:
 801a130:	b510      	push	{r4, lr}
 801a132:	1e43      	subs	r3, r0, #1
 801a134:	440a      	add	r2, r1
 801a136:	4291      	cmp	r1, r2
 801a138:	d100      	bne.n	801a13c <memcpy+0xc>
 801a13a:	bd10      	pop	{r4, pc}
 801a13c:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a140:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a144:	e7f7      	b.n	801a136 <memcpy+0x6>

0801a146 <memset>:
 801a146:	4402      	add	r2, r0
 801a148:	4603      	mov	r3, r0
 801a14a:	4293      	cmp	r3, r2
 801a14c:	d100      	bne.n	801a150 <memset+0xa>
 801a14e:	4770      	bx	lr
 801a150:	f803 1b01 	strb.w	r1, [r3], #1
 801a154:	e7f9      	b.n	801a14a <memset+0x4>
	...

0801a158 <_free_r>:
 801a158:	b538      	push	{r3, r4, r5, lr}
 801a15a:	4605      	mov	r5, r0
 801a15c:	2900      	cmp	r1, #0
 801a15e:	d045      	beq.n	801a1ec <_free_r+0x94>
 801a160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a164:	1f0c      	subs	r4, r1, #4
 801a166:	2b00      	cmp	r3, #0
 801a168:	bfb8      	it	lt
 801a16a:	18e4      	addlt	r4, r4, r3
 801a16c:	f000 f91a 	bl	801a3a4 <__malloc_lock>
 801a170:	4a1f      	ldr	r2, [pc, #124]	; (801a1f0 <_free_r+0x98>)
 801a172:	6813      	ldr	r3, [r2, #0]
 801a174:	4610      	mov	r0, r2
 801a176:	b933      	cbnz	r3, 801a186 <_free_r+0x2e>
 801a178:	6063      	str	r3, [r4, #4]
 801a17a:	6014      	str	r4, [r2, #0]
 801a17c:	4628      	mov	r0, r5
 801a17e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a182:	f000 b910 	b.w	801a3a6 <__malloc_unlock>
 801a186:	42a3      	cmp	r3, r4
 801a188:	d90c      	bls.n	801a1a4 <_free_r+0x4c>
 801a18a:	6821      	ldr	r1, [r4, #0]
 801a18c:	1862      	adds	r2, r4, r1
 801a18e:	4293      	cmp	r3, r2
 801a190:	bf04      	itt	eq
 801a192:	681a      	ldreq	r2, [r3, #0]
 801a194:	685b      	ldreq	r3, [r3, #4]
 801a196:	6063      	str	r3, [r4, #4]
 801a198:	bf04      	itt	eq
 801a19a:	1852      	addeq	r2, r2, r1
 801a19c:	6022      	streq	r2, [r4, #0]
 801a19e:	6004      	str	r4, [r0, #0]
 801a1a0:	e7ec      	b.n	801a17c <_free_r+0x24>
 801a1a2:	4613      	mov	r3, r2
 801a1a4:	685a      	ldr	r2, [r3, #4]
 801a1a6:	b10a      	cbz	r2, 801a1ac <_free_r+0x54>
 801a1a8:	42a2      	cmp	r2, r4
 801a1aa:	d9fa      	bls.n	801a1a2 <_free_r+0x4a>
 801a1ac:	6819      	ldr	r1, [r3, #0]
 801a1ae:	1858      	adds	r0, r3, r1
 801a1b0:	42a0      	cmp	r0, r4
 801a1b2:	d10b      	bne.n	801a1cc <_free_r+0x74>
 801a1b4:	6820      	ldr	r0, [r4, #0]
 801a1b6:	4401      	add	r1, r0
 801a1b8:	1858      	adds	r0, r3, r1
 801a1ba:	4282      	cmp	r2, r0
 801a1bc:	6019      	str	r1, [r3, #0]
 801a1be:	d1dd      	bne.n	801a17c <_free_r+0x24>
 801a1c0:	6810      	ldr	r0, [r2, #0]
 801a1c2:	6852      	ldr	r2, [r2, #4]
 801a1c4:	605a      	str	r2, [r3, #4]
 801a1c6:	4401      	add	r1, r0
 801a1c8:	6019      	str	r1, [r3, #0]
 801a1ca:	e7d7      	b.n	801a17c <_free_r+0x24>
 801a1cc:	d902      	bls.n	801a1d4 <_free_r+0x7c>
 801a1ce:	230c      	movs	r3, #12
 801a1d0:	602b      	str	r3, [r5, #0]
 801a1d2:	e7d3      	b.n	801a17c <_free_r+0x24>
 801a1d4:	6820      	ldr	r0, [r4, #0]
 801a1d6:	1821      	adds	r1, r4, r0
 801a1d8:	428a      	cmp	r2, r1
 801a1da:	bf04      	itt	eq
 801a1dc:	6811      	ldreq	r1, [r2, #0]
 801a1de:	6852      	ldreq	r2, [r2, #4]
 801a1e0:	6062      	str	r2, [r4, #4]
 801a1e2:	bf04      	itt	eq
 801a1e4:	1809      	addeq	r1, r1, r0
 801a1e6:	6021      	streq	r1, [r4, #0]
 801a1e8:	605c      	str	r4, [r3, #4]
 801a1ea:	e7c7      	b.n	801a17c <_free_r+0x24>
 801a1ec:	bd38      	pop	{r3, r4, r5, pc}
 801a1ee:	bf00      	nop
 801a1f0:	200088f8 	.word	0x200088f8

0801a1f4 <_malloc_r>:
 801a1f4:	b570      	push	{r4, r5, r6, lr}
 801a1f6:	1ccd      	adds	r5, r1, #3
 801a1f8:	f025 0503 	bic.w	r5, r5, #3
 801a1fc:	3508      	adds	r5, #8
 801a1fe:	2d0c      	cmp	r5, #12
 801a200:	bf38      	it	cc
 801a202:	250c      	movcc	r5, #12
 801a204:	2d00      	cmp	r5, #0
 801a206:	4606      	mov	r6, r0
 801a208:	db01      	blt.n	801a20e <_malloc_r+0x1a>
 801a20a:	42a9      	cmp	r1, r5
 801a20c:	d903      	bls.n	801a216 <_malloc_r+0x22>
 801a20e:	230c      	movs	r3, #12
 801a210:	6033      	str	r3, [r6, #0]
 801a212:	2000      	movs	r0, #0
 801a214:	bd70      	pop	{r4, r5, r6, pc}
 801a216:	f000 f8c5 	bl	801a3a4 <__malloc_lock>
 801a21a:	4a21      	ldr	r2, [pc, #132]	; (801a2a0 <_malloc_r+0xac>)
 801a21c:	6814      	ldr	r4, [r2, #0]
 801a21e:	4621      	mov	r1, r4
 801a220:	b991      	cbnz	r1, 801a248 <_malloc_r+0x54>
 801a222:	4c20      	ldr	r4, [pc, #128]	; (801a2a4 <_malloc_r+0xb0>)
 801a224:	6823      	ldr	r3, [r4, #0]
 801a226:	b91b      	cbnz	r3, 801a230 <_malloc_r+0x3c>
 801a228:	4630      	mov	r0, r6
 801a22a:	f000 f83d 	bl	801a2a8 <_sbrk_r>
 801a22e:	6020      	str	r0, [r4, #0]
 801a230:	4629      	mov	r1, r5
 801a232:	4630      	mov	r0, r6
 801a234:	f000 f838 	bl	801a2a8 <_sbrk_r>
 801a238:	1c43      	adds	r3, r0, #1
 801a23a:	d124      	bne.n	801a286 <_malloc_r+0x92>
 801a23c:	230c      	movs	r3, #12
 801a23e:	6033      	str	r3, [r6, #0]
 801a240:	4630      	mov	r0, r6
 801a242:	f000 f8b0 	bl	801a3a6 <__malloc_unlock>
 801a246:	e7e4      	b.n	801a212 <_malloc_r+0x1e>
 801a248:	680b      	ldr	r3, [r1, #0]
 801a24a:	1b5b      	subs	r3, r3, r5
 801a24c:	d418      	bmi.n	801a280 <_malloc_r+0x8c>
 801a24e:	2b0b      	cmp	r3, #11
 801a250:	d90f      	bls.n	801a272 <_malloc_r+0x7e>
 801a252:	600b      	str	r3, [r1, #0]
 801a254:	50cd      	str	r5, [r1, r3]
 801a256:	18cc      	adds	r4, r1, r3
 801a258:	4630      	mov	r0, r6
 801a25a:	f000 f8a4 	bl	801a3a6 <__malloc_unlock>
 801a25e:	f104 000b 	add.w	r0, r4, #11
 801a262:	1d23      	adds	r3, r4, #4
 801a264:	f020 0007 	bic.w	r0, r0, #7
 801a268:	1ac3      	subs	r3, r0, r3
 801a26a:	d0d3      	beq.n	801a214 <_malloc_r+0x20>
 801a26c:	425a      	negs	r2, r3
 801a26e:	50e2      	str	r2, [r4, r3]
 801a270:	e7d0      	b.n	801a214 <_malloc_r+0x20>
 801a272:	428c      	cmp	r4, r1
 801a274:	684b      	ldr	r3, [r1, #4]
 801a276:	bf16      	itet	ne
 801a278:	6063      	strne	r3, [r4, #4]
 801a27a:	6013      	streq	r3, [r2, #0]
 801a27c:	460c      	movne	r4, r1
 801a27e:	e7eb      	b.n	801a258 <_malloc_r+0x64>
 801a280:	460c      	mov	r4, r1
 801a282:	6849      	ldr	r1, [r1, #4]
 801a284:	e7cc      	b.n	801a220 <_malloc_r+0x2c>
 801a286:	1cc4      	adds	r4, r0, #3
 801a288:	f024 0403 	bic.w	r4, r4, #3
 801a28c:	42a0      	cmp	r0, r4
 801a28e:	d005      	beq.n	801a29c <_malloc_r+0xa8>
 801a290:	1a21      	subs	r1, r4, r0
 801a292:	4630      	mov	r0, r6
 801a294:	f000 f808 	bl	801a2a8 <_sbrk_r>
 801a298:	3001      	adds	r0, #1
 801a29a:	d0cf      	beq.n	801a23c <_malloc_r+0x48>
 801a29c:	6025      	str	r5, [r4, #0]
 801a29e:	e7db      	b.n	801a258 <_malloc_r+0x64>
 801a2a0:	200088f8 	.word	0x200088f8
 801a2a4:	200088fc 	.word	0x200088fc

0801a2a8 <_sbrk_r>:
 801a2a8:	b538      	push	{r3, r4, r5, lr}
 801a2aa:	4c06      	ldr	r4, [pc, #24]	; (801a2c4 <_sbrk_r+0x1c>)
 801a2ac:	2300      	movs	r3, #0
 801a2ae:	4605      	mov	r5, r0
 801a2b0:	4608      	mov	r0, r1
 801a2b2:	6023      	str	r3, [r4, #0]
 801a2b4:	f7eb fbc2 	bl	8005a3c <_sbrk>
 801a2b8:	1c43      	adds	r3, r0, #1
 801a2ba:	d102      	bne.n	801a2c2 <_sbrk_r+0x1a>
 801a2bc:	6823      	ldr	r3, [r4, #0]
 801a2be:	b103      	cbz	r3, 801a2c2 <_sbrk_r+0x1a>
 801a2c0:	602b      	str	r3, [r5, #0]
 801a2c2:	bd38      	pop	{r3, r4, r5, pc}
 801a2c4:	2001c6cc 	.word	0x2001c6cc

0801a2c8 <sniprintf>:
 801a2c8:	b40c      	push	{r2, r3}
 801a2ca:	b530      	push	{r4, r5, lr}
 801a2cc:	4b17      	ldr	r3, [pc, #92]	; (801a32c <sniprintf+0x64>)
 801a2ce:	1e0c      	subs	r4, r1, #0
 801a2d0:	b09d      	sub	sp, #116	; 0x74
 801a2d2:	681d      	ldr	r5, [r3, #0]
 801a2d4:	da08      	bge.n	801a2e8 <sniprintf+0x20>
 801a2d6:	238b      	movs	r3, #139	; 0x8b
 801a2d8:	602b      	str	r3, [r5, #0]
 801a2da:	f04f 30ff 	mov.w	r0, #4294967295
 801a2de:	b01d      	add	sp, #116	; 0x74
 801a2e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801a2e4:	b002      	add	sp, #8
 801a2e6:	4770      	bx	lr
 801a2e8:	f44f 7302 	mov.w	r3, #520	; 0x208
 801a2ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 801a2f0:	bf14      	ite	ne
 801a2f2:	f104 33ff 	addne.w	r3, r4, #4294967295
 801a2f6:	4623      	moveq	r3, r4
 801a2f8:	9304      	str	r3, [sp, #16]
 801a2fa:	9307      	str	r3, [sp, #28]
 801a2fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801a300:	9002      	str	r0, [sp, #8]
 801a302:	9006      	str	r0, [sp, #24]
 801a304:	f8ad 3016 	strh.w	r3, [sp, #22]
 801a308:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801a30a:	ab21      	add	r3, sp, #132	; 0x84
 801a30c:	a902      	add	r1, sp, #8
 801a30e:	4628      	mov	r0, r5
 801a310:	9301      	str	r3, [sp, #4]
 801a312:	f000 f8a3 	bl	801a45c <_svfiprintf_r>
 801a316:	1c43      	adds	r3, r0, #1
 801a318:	bfbc      	itt	lt
 801a31a:	238b      	movlt	r3, #139	; 0x8b
 801a31c:	602b      	strlt	r3, [r5, #0]
 801a31e:	2c00      	cmp	r4, #0
 801a320:	d0dd      	beq.n	801a2de <sniprintf+0x16>
 801a322:	9b02      	ldr	r3, [sp, #8]
 801a324:	2200      	movs	r2, #0
 801a326:	701a      	strb	r2, [r3, #0]
 801a328:	e7d9      	b.n	801a2de <sniprintf+0x16>
 801a32a:	bf00      	nop
 801a32c:	20000218 	.word	0x20000218

0801a330 <_vsniprintf_r>:
 801a330:	b530      	push	{r4, r5, lr}
 801a332:	1e14      	subs	r4, r2, #0
 801a334:	4605      	mov	r5, r0
 801a336:	b09b      	sub	sp, #108	; 0x6c
 801a338:	4618      	mov	r0, r3
 801a33a:	da05      	bge.n	801a348 <_vsniprintf_r+0x18>
 801a33c:	238b      	movs	r3, #139	; 0x8b
 801a33e:	602b      	str	r3, [r5, #0]
 801a340:	f04f 30ff 	mov.w	r0, #4294967295
 801a344:	b01b      	add	sp, #108	; 0x6c
 801a346:	bd30      	pop	{r4, r5, pc}
 801a348:	f44f 7302 	mov.w	r3, #520	; 0x208
 801a34c:	f8ad 300c 	strh.w	r3, [sp, #12]
 801a350:	bf14      	ite	ne
 801a352:	f104 33ff 	addne.w	r3, r4, #4294967295
 801a356:	4623      	moveq	r3, r4
 801a358:	9302      	str	r3, [sp, #8]
 801a35a:	9305      	str	r3, [sp, #20]
 801a35c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801a360:	9100      	str	r1, [sp, #0]
 801a362:	9104      	str	r1, [sp, #16]
 801a364:	f8ad 300e 	strh.w	r3, [sp, #14]
 801a368:	4602      	mov	r2, r0
 801a36a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801a36c:	4669      	mov	r1, sp
 801a36e:	4628      	mov	r0, r5
 801a370:	f000 f874 	bl	801a45c <_svfiprintf_r>
 801a374:	1c43      	adds	r3, r0, #1
 801a376:	bfbc      	itt	lt
 801a378:	238b      	movlt	r3, #139	; 0x8b
 801a37a:	602b      	strlt	r3, [r5, #0]
 801a37c:	2c00      	cmp	r4, #0
 801a37e:	d0e1      	beq.n	801a344 <_vsniprintf_r+0x14>
 801a380:	9b00      	ldr	r3, [sp, #0]
 801a382:	2200      	movs	r2, #0
 801a384:	701a      	strb	r2, [r3, #0]
 801a386:	e7dd      	b.n	801a344 <_vsniprintf_r+0x14>

0801a388 <vsniprintf>:
 801a388:	b507      	push	{r0, r1, r2, lr}
 801a38a:	9300      	str	r3, [sp, #0]
 801a38c:	4613      	mov	r3, r2
 801a38e:	460a      	mov	r2, r1
 801a390:	4601      	mov	r1, r0
 801a392:	4803      	ldr	r0, [pc, #12]	; (801a3a0 <vsniprintf+0x18>)
 801a394:	6800      	ldr	r0, [r0, #0]
 801a396:	f7ff ffcb 	bl	801a330 <_vsniprintf_r>
 801a39a:	b003      	add	sp, #12
 801a39c:	f85d fb04 	ldr.w	pc, [sp], #4
 801a3a0:	20000218 	.word	0x20000218

0801a3a4 <__malloc_lock>:
 801a3a4:	4770      	bx	lr

0801a3a6 <__malloc_unlock>:
 801a3a6:	4770      	bx	lr

0801a3a8 <__ssputs_r>:
 801a3a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a3ac:	688e      	ldr	r6, [r1, #8]
 801a3ae:	429e      	cmp	r6, r3
 801a3b0:	4682      	mov	sl, r0
 801a3b2:	460c      	mov	r4, r1
 801a3b4:	4690      	mov	r8, r2
 801a3b6:	4699      	mov	r9, r3
 801a3b8:	d837      	bhi.n	801a42a <__ssputs_r+0x82>
 801a3ba:	898a      	ldrh	r2, [r1, #12]
 801a3bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801a3c0:	d031      	beq.n	801a426 <__ssputs_r+0x7e>
 801a3c2:	6825      	ldr	r5, [r4, #0]
 801a3c4:	6909      	ldr	r1, [r1, #16]
 801a3c6:	1a6f      	subs	r7, r5, r1
 801a3c8:	6965      	ldr	r5, [r4, #20]
 801a3ca:	2302      	movs	r3, #2
 801a3cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801a3d0:	fb95 f5f3 	sdiv	r5, r5, r3
 801a3d4:	f109 0301 	add.w	r3, r9, #1
 801a3d8:	443b      	add	r3, r7
 801a3da:	429d      	cmp	r5, r3
 801a3dc:	bf38      	it	cc
 801a3de:	461d      	movcc	r5, r3
 801a3e0:	0553      	lsls	r3, r2, #21
 801a3e2:	d530      	bpl.n	801a446 <__ssputs_r+0x9e>
 801a3e4:	4629      	mov	r1, r5
 801a3e6:	f7ff ff05 	bl	801a1f4 <_malloc_r>
 801a3ea:	4606      	mov	r6, r0
 801a3ec:	b950      	cbnz	r0, 801a404 <__ssputs_r+0x5c>
 801a3ee:	230c      	movs	r3, #12
 801a3f0:	f8ca 3000 	str.w	r3, [sl]
 801a3f4:	89a3      	ldrh	r3, [r4, #12]
 801a3f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a3fa:	81a3      	strh	r3, [r4, #12]
 801a3fc:	f04f 30ff 	mov.w	r0, #4294967295
 801a400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a404:	463a      	mov	r2, r7
 801a406:	6921      	ldr	r1, [r4, #16]
 801a408:	f7ff fe92 	bl	801a130 <memcpy>
 801a40c:	89a3      	ldrh	r3, [r4, #12]
 801a40e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801a412:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a416:	81a3      	strh	r3, [r4, #12]
 801a418:	6126      	str	r6, [r4, #16]
 801a41a:	6165      	str	r5, [r4, #20]
 801a41c:	443e      	add	r6, r7
 801a41e:	1bed      	subs	r5, r5, r7
 801a420:	6026      	str	r6, [r4, #0]
 801a422:	60a5      	str	r5, [r4, #8]
 801a424:	464e      	mov	r6, r9
 801a426:	454e      	cmp	r6, r9
 801a428:	d900      	bls.n	801a42c <__ssputs_r+0x84>
 801a42a:	464e      	mov	r6, r9
 801a42c:	4632      	mov	r2, r6
 801a42e:	4641      	mov	r1, r8
 801a430:	6820      	ldr	r0, [r4, #0]
 801a432:	f000 fa93 	bl	801a95c <memmove>
 801a436:	68a3      	ldr	r3, [r4, #8]
 801a438:	1b9b      	subs	r3, r3, r6
 801a43a:	60a3      	str	r3, [r4, #8]
 801a43c:	6823      	ldr	r3, [r4, #0]
 801a43e:	441e      	add	r6, r3
 801a440:	6026      	str	r6, [r4, #0]
 801a442:	2000      	movs	r0, #0
 801a444:	e7dc      	b.n	801a400 <__ssputs_r+0x58>
 801a446:	462a      	mov	r2, r5
 801a448:	f000 faa1 	bl	801a98e <_realloc_r>
 801a44c:	4606      	mov	r6, r0
 801a44e:	2800      	cmp	r0, #0
 801a450:	d1e2      	bne.n	801a418 <__ssputs_r+0x70>
 801a452:	6921      	ldr	r1, [r4, #16]
 801a454:	4650      	mov	r0, sl
 801a456:	f7ff fe7f 	bl	801a158 <_free_r>
 801a45a:	e7c8      	b.n	801a3ee <__ssputs_r+0x46>

0801a45c <_svfiprintf_r>:
 801a45c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a460:	461d      	mov	r5, r3
 801a462:	898b      	ldrh	r3, [r1, #12]
 801a464:	061f      	lsls	r7, r3, #24
 801a466:	b09d      	sub	sp, #116	; 0x74
 801a468:	4680      	mov	r8, r0
 801a46a:	460c      	mov	r4, r1
 801a46c:	4616      	mov	r6, r2
 801a46e:	d50f      	bpl.n	801a490 <_svfiprintf_r+0x34>
 801a470:	690b      	ldr	r3, [r1, #16]
 801a472:	b96b      	cbnz	r3, 801a490 <_svfiprintf_r+0x34>
 801a474:	2140      	movs	r1, #64	; 0x40
 801a476:	f7ff febd 	bl	801a1f4 <_malloc_r>
 801a47a:	6020      	str	r0, [r4, #0]
 801a47c:	6120      	str	r0, [r4, #16]
 801a47e:	b928      	cbnz	r0, 801a48c <_svfiprintf_r+0x30>
 801a480:	230c      	movs	r3, #12
 801a482:	f8c8 3000 	str.w	r3, [r8]
 801a486:	f04f 30ff 	mov.w	r0, #4294967295
 801a48a:	e0c8      	b.n	801a61e <_svfiprintf_r+0x1c2>
 801a48c:	2340      	movs	r3, #64	; 0x40
 801a48e:	6163      	str	r3, [r4, #20]
 801a490:	2300      	movs	r3, #0
 801a492:	9309      	str	r3, [sp, #36]	; 0x24
 801a494:	2320      	movs	r3, #32
 801a496:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801a49a:	2330      	movs	r3, #48	; 0x30
 801a49c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801a4a0:	9503      	str	r5, [sp, #12]
 801a4a2:	f04f 0b01 	mov.w	fp, #1
 801a4a6:	4637      	mov	r7, r6
 801a4a8:	463d      	mov	r5, r7
 801a4aa:	f815 3b01 	ldrb.w	r3, [r5], #1
 801a4ae:	b10b      	cbz	r3, 801a4b4 <_svfiprintf_r+0x58>
 801a4b0:	2b25      	cmp	r3, #37	; 0x25
 801a4b2:	d13e      	bne.n	801a532 <_svfiprintf_r+0xd6>
 801a4b4:	ebb7 0a06 	subs.w	sl, r7, r6
 801a4b8:	d00b      	beq.n	801a4d2 <_svfiprintf_r+0x76>
 801a4ba:	4653      	mov	r3, sl
 801a4bc:	4632      	mov	r2, r6
 801a4be:	4621      	mov	r1, r4
 801a4c0:	4640      	mov	r0, r8
 801a4c2:	f7ff ff71 	bl	801a3a8 <__ssputs_r>
 801a4c6:	3001      	adds	r0, #1
 801a4c8:	f000 80a4 	beq.w	801a614 <_svfiprintf_r+0x1b8>
 801a4cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a4ce:	4453      	add	r3, sl
 801a4d0:	9309      	str	r3, [sp, #36]	; 0x24
 801a4d2:	783b      	ldrb	r3, [r7, #0]
 801a4d4:	2b00      	cmp	r3, #0
 801a4d6:	f000 809d 	beq.w	801a614 <_svfiprintf_r+0x1b8>
 801a4da:	2300      	movs	r3, #0
 801a4dc:	f04f 32ff 	mov.w	r2, #4294967295
 801a4e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a4e4:	9304      	str	r3, [sp, #16]
 801a4e6:	9307      	str	r3, [sp, #28]
 801a4e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801a4ec:	931a      	str	r3, [sp, #104]	; 0x68
 801a4ee:	462f      	mov	r7, r5
 801a4f0:	2205      	movs	r2, #5
 801a4f2:	f817 1b01 	ldrb.w	r1, [r7], #1
 801a4f6:	4850      	ldr	r0, [pc, #320]	; (801a638 <_svfiprintf_r+0x1dc>)
 801a4f8:	f7e5 fe92 	bl	8000220 <memchr>
 801a4fc:	9b04      	ldr	r3, [sp, #16]
 801a4fe:	b9d0      	cbnz	r0, 801a536 <_svfiprintf_r+0xda>
 801a500:	06d9      	lsls	r1, r3, #27
 801a502:	bf44      	itt	mi
 801a504:	2220      	movmi	r2, #32
 801a506:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801a50a:	071a      	lsls	r2, r3, #28
 801a50c:	bf44      	itt	mi
 801a50e:	222b      	movmi	r2, #43	; 0x2b
 801a510:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801a514:	782a      	ldrb	r2, [r5, #0]
 801a516:	2a2a      	cmp	r2, #42	; 0x2a
 801a518:	d015      	beq.n	801a546 <_svfiprintf_r+0xea>
 801a51a:	9a07      	ldr	r2, [sp, #28]
 801a51c:	462f      	mov	r7, r5
 801a51e:	2000      	movs	r0, #0
 801a520:	250a      	movs	r5, #10
 801a522:	4639      	mov	r1, r7
 801a524:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a528:	3b30      	subs	r3, #48	; 0x30
 801a52a:	2b09      	cmp	r3, #9
 801a52c:	d94d      	bls.n	801a5ca <_svfiprintf_r+0x16e>
 801a52e:	b1b8      	cbz	r0, 801a560 <_svfiprintf_r+0x104>
 801a530:	e00f      	b.n	801a552 <_svfiprintf_r+0xf6>
 801a532:	462f      	mov	r7, r5
 801a534:	e7b8      	b.n	801a4a8 <_svfiprintf_r+0x4c>
 801a536:	4a40      	ldr	r2, [pc, #256]	; (801a638 <_svfiprintf_r+0x1dc>)
 801a538:	1a80      	subs	r0, r0, r2
 801a53a:	fa0b f000 	lsl.w	r0, fp, r0
 801a53e:	4318      	orrs	r0, r3
 801a540:	9004      	str	r0, [sp, #16]
 801a542:	463d      	mov	r5, r7
 801a544:	e7d3      	b.n	801a4ee <_svfiprintf_r+0x92>
 801a546:	9a03      	ldr	r2, [sp, #12]
 801a548:	1d11      	adds	r1, r2, #4
 801a54a:	6812      	ldr	r2, [r2, #0]
 801a54c:	9103      	str	r1, [sp, #12]
 801a54e:	2a00      	cmp	r2, #0
 801a550:	db01      	blt.n	801a556 <_svfiprintf_r+0xfa>
 801a552:	9207      	str	r2, [sp, #28]
 801a554:	e004      	b.n	801a560 <_svfiprintf_r+0x104>
 801a556:	4252      	negs	r2, r2
 801a558:	f043 0302 	orr.w	r3, r3, #2
 801a55c:	9207      	str	r2, [sp, #28]
 801a55e:	9304      	str	r3, [sp, #16]
 801a560:	783b      	ldrb	r3, [r7, #0]
 801a562:	2b2e      	cmp	r3, #46	; 0x2e
 801a564:	d10c      	bne.n	801a580 <_svfiprintf_r+0x124>
 801a566:	787b      	ldrb	r3, [r7, #1]
 801a568:	2b2a      	cmp	r3, #42	; 0x2a
 801a56a:	d133      	bne.n	801a5d4 <_svfiprintf_r+0x178>
 801a56c:	9b03      	ldr	r3, [sp, #12]
 801a56e:	1d1a      	adds	r2, r3, #4
 801a570:	681b      	ldr	r3, [r3, #0]
 801a572:	9203      	str	r2, [sp, #12]
 801a574:	2b00      	cmp	r3, #0
 801a576:	bfb8      	it	lt
 801a578:	f04f 33ff 	movlt.w	r3, #4294967295
 801a57c:	3702      	adds	r7, #2
 801a57e:	9305      	str	r3, [sp, #20]
 801a580:	4d2e      	ldr	r5, [pc, #184]	; (801a63c <_svfiprintf_r+0x1e0>)
 801a582:	7839      	ldrb	r1, [r7, #0]
 801a584:	2203      	movs	r2, #3
 801a586:	4628      	mov	r0, r5
 801a588:	f7e5 fe4a 	bl	8000220 <memchr>
 801a58c:	b138      	cbz	r0, 801a59e <_svfiprintf_r+0x142>
 801a58e:	2340      	movs	r3, #64	; 0x40
 801a590:	1b40      	subs	r0, r0, r5
 801a592:	fa03 f000 	lsl.w	r0, r3, r0
 801a596:	9b04      	ldr	r3, [sp, #16]
 801a598:	4303      	orrs	r3, r0
 801a59a:	3701      	adds	r7, #1
 801a59c:	9304      	str	r3, [sp, #16]
 801a59e:	7839      	ldrb	r1, [r7, #0]
 801a5a0:	4827      	ldr	r0, [pc, #156]	; (801a640 <_svfiprintf_r+0x1e4>)
 801a5a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801a5a6:	2206      	movs	r2, #6
 801a5a8:	1c7e      	adds	r6, r7, #1
 801a5aa:	f7e5 fe39 	bl	8000220 <memchr>
 801a5ae:	2800      	cmp	r0, #0
 801a5b0:	d038      	beq.n	801a624 <_svfiprintf_r+0x1c8>
 801a5b2:	4b24      	ldr	r3, [pc, #144]	; (801a644 <_svfiprintf_r+0x1e8>)
 801a5b4:	bb13      	cbnz	r3, 801a5fc <_svfiprintf_r+0x1a0>
 801a5b6:	9b03      	ldr	r3, [sp, #12]
 801a5b8:	3307      	adds	r3, #7
 801a5ba:	f023 0307 	bic.w	r3, r3, #7
 801a5be:	3308      	adds	r3, #8
 801a5c0:	9303      	str	r3, [sp, #12]
 801a5c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a5c4:	444b      	add	r3, r9
 801a5c6:	9309      	str	r3, [sp, #36]	; 0x24
 801a5c8:	e76d      	b.n	801a4a6 <_svfiprintf_r+0x4a>
 801a5ca:	fb05 3202 	mla	r2, r5, r2, r3
 801a5ce:	2001      	movs	r0, #1
 801a5d0:	460f      	mov	r7, r1
 801a5d2:	e7a6      	b.n	801a522 <_svfiprintf_r+0xc6>
 801a5d4:	2300      	movs	r3, #0
 801a5d6:	3701      	adds	r7, #1
 801a5d8:	9305      	str	r3, [sp, #20]
 801a5da:	4619      	mov	r1, r3
 801a5dc:	250a      	movs	r5, #10
 801a5de:	4638      	mov	r0, r7
 801a5e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a5e4:	3a30      	subs	r2, #48	; 0x30
 801a5e6:	2a09      	cmp	r2, #9
 801a5e8:	d903      	bls.n	801a5f2 <_svfiprintf_r+0x196>
 801a5ea:	2b00      	cmp	r3, #0
 801a5ec:	d0c8      	beq.n	801a580 <_svfiprintf_r+0x124>
 801a5ee:	9105      	str	r1, [sp, #20]
 801a5f0:	e7c6      	b.n	801a580 <_svfiprintf_r+0x124>
 801a5f2:	fb05 2101 	mla	r1, r5, r1, r2
 801a5f6:	2301      	movs	r3, #1
 801a5f8:	4607      	mov	r7, r0
 801a5fa:	e7f0      	b.n	801a5de <_svfiprintf_r+0x182>
 801a5fc:	ab03      	add	r3, sp, #12
 801a5fe:	9300      	str	r3, [sp, #0]
 801a600:	4622      	mov	r2, r4
 801a602:	4b11      	ldr	r3, [pc, #68]	; (801a648 <_svfiprintf_r+0x1ec>)
 801a604:	a904      	add	r1, sp, #16
 801a606:	4640      	mov	r0, r8
 801a608:	f3af 8000 	nop.w
 801a60c:	f1b0 3fff 	cmp.w	r0, #4294967295
 801a610:	4681      	mov	r9, r0
 801a612:	d1d6      	bne.n	801a5c2 <_svfiprintf_r+0x166>
 801a614:	89a3      	ldrh	r3, [r4, #12]
 801a616:	065b      	lsls	r3, r3, #25
 801a618:	f53f af35 	bmi.w	801a486 <_svfiprintf_r+0x2a>
 801a61c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801a61e:	b01d      	add	sp, #116	; 0x74
 801a620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a624:	ab03      	add	r3, sp, #12
 801a626:	9300      	str	r3, [sp, #0]
 801a628:	4622      	mov	r2, r4
 801a62a:	4b07      	ldr	r3, [pc, #28]	; (801a648 <_svfiprintf_r+0x1ec>)
 801a62c:	a904      	add	r1, sp, #16
 801a62e:	4640      	mov	r0, r8
 801a630:	f000 f882 	bl	801a738 <_printf_i>
 801a634:	e7ea      	b.n	801a60c <_svfiprintf_r+0x1b0>
 801a636:	bf00      	nop
 801a638:	0801d418 	.word	0x0801d418
 801a63c:	0801d41e 	.word	0x0801d41e
 801a640:	0801d422 	.word	0x0801d422
 801a644:	00000000 	.word	0x00000000
 801a648:	0801a3a9 	.word	0x0801a3a9

0801a64c <_printf_common>:
 801a64c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a650:	4691      	mov	r9, r2
 801a652:	461f      	mov	r7, r3
 801a654:	688a      	ldr	r2, [r1, #8]
 801a656:	690b      	ldr	r3, [r1, #16]
 801a658:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801a65c:	4293      	cmp	r3, r2
 801a65e:	bfb8      	it	lt
 801a660:	4613      	movlt	r3, r2
 801a662:	f8c9 3000 	str.w	r3, [r9]
 801a666:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801a66a:	4606      	mov	r6, r0
 801a66c:	460c      	mov	r4, r1
 801a66e:	b112      	cbz	r2, 801a676 <_printf_common+0x2a>
 801a670:	3301      	adds	r3, #1
 801a672:	f8c9 3000 	str.w	r3, [r9]
 801a676:	6823      	ldr	r3, [r4, #0]
 801a678:	0699      	lsls	r1, r3, #26
 801a67a:	bf42      	ittt	mi
 801a67c:	f8d9 3000 	ldrmi.w	r3, [r9]
 801a680:	3302      	addmi	r3, #2
 801a682:	f8c9 3000 	strmi.w	r3, [r9]
 801a686:	6825      	ldr	r5, [r4, #0]
 801a688:	f015 0506 	ands.w	r5, r5, #6
 801a68c:	d107      	bne.n	801a69e <_printf_common+0x52>
 801a68e:	f104 0a19 	add.w	sl, r4, #25
 801a692:	68e3      	ldr	r3, [r4, #12]
 801a694:	f8d9 2000 	ldr.w	r2, [r9]
 801a698:	1a9b      	subs	r3, r3, r2
 801a69a:	42ab      	cmp	r3, r5
 801a69c:	dc28      	bgt.n	801a6f0 <_printf_common+0xa4>
 801a69e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801a6a2:	6822      	ldr	r2, [r4, #0]
 801a6a4:	3300      	adds	r3, #0
 801a6a6:	bf18      	it	ne
 801a6a8:	2301      	movne	r3, #1
 801a6aa:	0692      	lsls	r2, r2, #26
 801a6ac:	d42d      	bmi.n	801a70a <_printf_common+0xbe>
 801a6ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801a6b2:	4639      	mov	r1, r7
 801a6b4:	4630      	mov	r0, r6
 801a6b6:	47c0      	blx	r8
 801a6b8:	3001      	adds	r0, #1
 801a6ba:	d020      	beq.n	801a6fe <_printf_common+0xb2>
 801a6bc:	6823      	ldr	r3, [r4, #0]
 801a6be:	68e5      	ldr	r5, [r4, #12]
 801a6c0:	f8d9 2000 	ldr.w	r2, [r9]
 801a6c4:	f003 0306 	and.w	r3, r3, #6
 801a6c8:	2b04      	cmp	r3, #4
 801a6ca:	bf08      	it	eq
 801a6cc:	1aad      	subeq	r5, r5, r2
 801a6ce:	68a3      	ldr	r3, [r4, #8]
 801a6d0:	6922      	ldr	r2, [r4, #16]
 801a6d2:	bf0c      	ite	eq
 801a6d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a6d8:	2500      	movne	r5, #0
 801a6da:	4293      	cmp	r3, r2
 801a6dc:	bfc4      	itt	gt
 801a6de:	1a9b      	subgt	r3, r3, r2
 801a6e0:	18ed      	addgt	r5, r5, r3
 801a6e2:	f04f 0900 	mov.w	r9, #0
 801a6e6:	341a      	adds	r4, #26
 801a6e8:	454d      	cmp	r5, r9
 801a6ea:	d11a      	bne.n	801a722 <_printf_common+0xd6>
 801a6ec:	2000      	movs	r0, #0
 801a6ee:	e008      	b.n	801a702 <_printf_common+0xb6>
 801a6f0:	2301      	movs	r3, #1
 801a6f2:	4652      	mov	r2, sl
 801a6f4:	4639      	mov	r1, r7
 801a6f6:	4630      	mov	r0, r6
 801a6f8:	47c0      	blx	r8
 801a6fa:	3001      	adds	r0, #1
 801a6fc:	d103      	bne.n	801a706 <_printf_common+0xba>
 801a6fe:	f04f 30ff 	mov.w	r0, #4294967295
 801a702:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a706:	3501      	adds	r5, #1
 801a708:	e7c3      	b.n	801a692 <_printf_common+0x46>
 801a70a:	18e1      	adds	r1, r4, r3
 801a70c:	1c5a      	adds	r2, r3, #1
 801a70e:	2030      	movs	r0, #48	; 0x30
 801a710:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801a714:	4422      	add	r2, r4
 801a716:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801a71a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801a71e:	3302      	adds	r3, #2
 801a720:	e7c5      	b.n	801a6ae <_printf_common+0x62>
 801a722:	2301      	movs	r3, #1
 801a724:	4622      	mov	r2, r4
 801a726:	4639      	mov	r1, r7
 801a728:	4630      	mov	r0, r6
 801a72a:	47c0      	blx	r8
 801a72c:	3001      	adds	r0, #1
 801a72e:	d0e6      	beq.n	801a6fe <_printf_common+0xb2>
 801a730:	f109 0901 	add.w	r9, r9, #1
 801a734:	e7d8      	b.n	801a6e8 <_printf_common+0x9c>
	...

0801a738 <_printf_i>:
 801a738:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a73c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801a740:	460c      	mov	r4, r1
 801a742:	7e09      	ldrb	r1, [r1, #24]
 801a744:	b085      	sub	sp, #20
 801a746:	296e      	cmp	r1, #110	; 0x6e
 801a748:	4617      	mov	r7, r2
 801a74a:	4606      	mov	r6, r0
 801a74c:	4698      	mov	r8, r3
 801a74e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801a750:	f000 80b3 	beq.w	801a8ba <_printf_i+0x182>
 801a754:	d822      	bhi.n	801a79c <_printf_i+0x64>
 801a756:	2963      	cmp	r1, #99	; 0x63
 801a758:	d036      	beq.n	801a7c8 <_printf_i+0x90>
 801a75a:	d80a      	bhi.n	801a772 <_printf_i+0x3a>
 801a75c:	2900      	cmp	r1, #0
 801a75e:	f000 80b9 	beq.w	801a8d4 <_printf_i+0x19c>
 801a762:	2958      	cmp	r1, #88	; 0x58
 801a764:	f000 8083 	beq.w	801a86e <_printf_i+0x136>
 801a768:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a76c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801a770:	e032      	b.n	801a7d8 <_printf_i+0xa0>
 801a772:	2964      	cmp	r1, #100	; 0x64
 801a774:	d001      	beq.n	801a77a <_printf_i+0x42>
 801a776:	2969      	cmp	r1, #105	; 0x69
 801a778:	d1f6      	bne.n	801a768 <_printf_i+0x30>
 801a77a:	6820      	ldr	r0, [r4, #0]
 801a77c:	6813      	ldr	r3, [r2, #0]
 801a77e:	0605      	lsls	r5, r0, #24
 801a780:	f103 0104 	add.w	r1, r3, #4
 801a784:	d52a      	bpl.n	801a7dc <_printf_i+0xa4>
 801a786:	681b      	ldr	r3, [r3, #0]
 801a788:	6011      	str	r1, [r2, #0]
 801a78a:	2b00      	cmp	r3, #0
 801a78c:	da03      	bge.n	801a796 <_printf_i+0x5e>
 801a78e:	222d      	movs	r2, #45	; 0x2d
 801a790:	425b      	negs	r3, r3
 801a792:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801a796:	486f      	ldr	r0, [pc, #444]	; (801a954 <_printf_i+0x21c>)
 801a798:	220a      	movs	r2, #10
 801a79a:	e039      	b.n	801a810 <_printf_i+0xd8>
 801a79c:	2973      	cmp	r1, #115	; 0x73
 801a79e:	f000 809d 	beq.w	801a8dc <_printf_i+0x1a4>
 801a7a2:	d808      	bhi.n	801a7b6 <_printf_i+0x7e>
 801a7a4:	296f      	cmp	r1, #111	; 0x6f
 801a7a6:	d020      	beq.n	801a7ea <_printf_i+0xb2>
 801a7a8:	2970      	cmp	r1, #112	; 0x70
 801a7aa:	d1dd      	bne.n	801a768 <_printf_i+0x30>
 801a7ac:	6823      	ldr	r3, [r4, #0]
 801a7ae:	f043 0320 	orr.w	r3, r3, #32
 801a7b2:	6023      	str	r3, [r4, #0]
 801a7b4:	e003      	b.n	801a7be <_printf_i+0x86>
 801a7b6:	2975      	cmp	r1, #117	; 0x75
 801a7b8:	d017      	beq.n	801a7ea <_printf_i+0xb2>
 801a7ba:	2978      	cmp	r1, #120	; 0x78
 801a7bc:	d1d4      	bne.n	801a768 <_printf_i+0x30>
 801a7be:	2378      	movs	r3, #120	; 0x78
 801a7c0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801a7c4:	4864      	ldr	r0, [pc, #400]	; (801a958 <_printf_i+0x220>)
 801a7c6:	e055      	b.n	801a874 <_printf_i+0x13c>
 801a7c8:	6813      	ldr	r3, [r2, #0]
 801a7ca:	1d19      	adds	r1, r3, #4
 801a7cc:	681b      	ldr	r3, [r3, #0]
 801a7ce:	6011      	str	r1, [r2, #0]
 801a7d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a7d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a7d8:	2301      	movs	r3, #1
 801a7da:	e08c      	b.n	801a8f6 <_printf_i+0x1be>
 801a7dc:	681b      	ldr	r3, [r3, #0]
 801a7de:	6011      	str	r1, [r2, #0]
 801a7e0:	f010 0f40 	tst.w	r0, #64	; 0x40
 801a7e4:	bf18      	it	ne
 801a7e6:	b21b      	sxthne	r3, r3
 801a7e8:	e7cf      	b.n	801a78a <_printf_i+0x52>
 801a7ea:	6813      	ldr	r3, [r2, #0]
 801a7ec:	6825      	ldr	r5, [r4, #0]
 801a7ee:	1d18      	adds	r0, r3, #4
 801a7f0:	6010      	str	r0, [r2, #0]
 801a7f2:	0628      	lsls	r0, r5, #24
 801a7f4:	d501      	bpl.n	801a7fa <_printf_i+0xc2>
 801a7f6:	681b      	ldr	r3, [r3, #0]
 801a7f8:	e002      	b.n	801a800 <_printf_i+0xc8>
 801a7fa:	0668      	lsls	r0, r5, #25
 801a7fc:	d5fb      	bpl.n	801a7f6 <_printf_i+0xbe>
 801a7fe:	881b      	ldrh	r3, [r3, #0]
 801a800:	4854      	ldr	r0, [pc, #336]	; (801a954 <_printf_i+0x21c>)
 801a802:	296f      	cmp	r1, #111	; 0x6f
 801a804:	bf14      	ite	ne
 801a806:	220a      	movne	r2, #10
 801a808:	2208      	moveq	r2, #8
 801a80a:	2100      	movs	r1, #0
 801a80c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801a810:	6865      	ldr	r5, [r4, #4]
 801a812:	60a5      	str	r5, [r4, #8]
 801a814:	2d00      	cmp	r5, #0
 801a816:	f2c0 8095 	blt.w	801a944 <_printf_i+0x20c>
 801a81a:	6821      	ldr	r1, [r4, #0]
 801a81c:	f021 0104 	bic.w	r1, r1, #4
 801a820:	6021      	str	r1, [r4, #0]
 801a822:	2b00      	cmp	r3, #0
 801a824:	d13d      	bne.n	801a8a2 <_printf_i+0x16a>
 801a826:	2d00      	cmp	r5, #0
 801a828:	f040 808e 	bne.w	801a948 <_printf_i+0x210>
 801a82c:	4665      	mov	r5, ip
 801a82e:	2a08      	cmp	r2, #8
 801a830:	d10b      	bne.n	801a84a <_printf_i+0x112>
 801a832:	6823      	ldr	r3, [r4, #0]
 801a834:	07db      	lsls	r3, r3, #31
 801a836:	d508      	bpl.n	801a84a <_printf_i+0x112>
 801a838:	6923      	ldr	r3, [r4, #16]
 801a83a:	6862      	ldr	r2, [r4, #4]
 801a83c:	429a      	cmp	r2, r3
 801a83e:	bfde      	ittt	le
 801a840:	2330      	movle	r3, #48	; 0x30
 801a842:	f805 3c01 	strble.w	r3, [r5, #-1]
 801a846:	f105 35ff 	addle.w	r5, r5, #4294967295
 801a84a:	ebac 0305 	sub.w	r3, ip, r5
 801a84e:	6123      	str	r3, [r4, #16]
 801a850:	f8cd 8000 	str.w	r8, [sp]
 801a854:	463b      	mov	r3, r7
 801a856:	aa03      	add	r2, sp, #12
 801a858:	4621      	mov	r1, r4
 801a85a:	4630      	mov	r0, r6
 801a85c:	f7ff fef6 	bl	801a64c <_printf_common>
 801a860:	3001      	adds	r0, #1
 801a862:	d14d      	bne.n	801a900 <_printf_i+0x1c8>
 801a864:	f04f 30ff 	mov.w	r0, #4294967295
 801a868:	b005      	add	sp, #20
 801a86a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a86e:	4839      	ldr	r0, [pc, #228]	; (801a954 <_printf_i+0x21c>)
 801a870:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801a874:	6813      	ldr	r3, [r2, #0]
 801a876:	6821      	ldr	r1, [r4, #0]
 801a878:	1d1d      	adds	r5, r3, #4
 801a87a:	681b      	ldr	r3, [r3, #0]
 801a87c:	6015      	str	r5, [r2, #0]
 801a87e:	060a      	lsls	r2, r1, #24
 801a880:	d50b      	bpl.n	801a89a <_printf_i+0x162>
 801a882:	07ca      	lsls	r2, r1, #31
 801a884:	bf44      	itt	mi
 801a886:	f041 0120 	orrmi.w	r1, r1, #32
 801a88a:	6021      	strmi	r1, [r4, #0]
 801a88c:	b91b      	cbnz	r3, 801a896 <_printf_i+0x15e>
 801a88e:	6822      	ldr	r2, [r4, #0]
 801a890:	f022 0220 	bic.w	r2, r2, #32
 801a894:	6022      	str	r2, [r4, #0]
 801a896:	2210      	movs	r2, #16
 801a898:	e7b7      	b.n	801a80a <_printf_i+0xd2>
 801a89a:	064d      	lsls	r5, r1, #25
 801a89c:	bf48      	it	mi
 801a89e:	b29b      	uxthmi	r3, r3
 801a8a0:	e7ef      	b.n	801a882 <_printf_i+0x14a>
 801a8a2:	4665      	mov	r5, ip
 801a8a4:	fbb3 f1f2 	udiv	r1, r3, r2
 801a8a8:	fb02 3311 	mls	r3, r2, r1, r3
 801a8ac:	5cc3      	ldrb	r3, [r0, r3]
 801a8ae:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801a8b2:	460b      	mov	r3, r1
 801a8b4:	2900      	cmp	r1, #0
 801a8b6:	d1f5      	bne.n	801a8a4 <_printf_i+0x16c>
 801a8b8:	e7b9      	b.n	801a82e <_printf_i+0xf6>
 801a8ba:	6813      	ldr	r3, [r2, #0]
 801a8bc:	6825      	ldr	r5, [r4, #0]
 801a8be:	6961      	ldr	r1, [r4, #20]
 801a8c0:	1d18      	adds	r0, r3, #4
 801a8c2:	6010      	str	r0, [r2, #0]
 801a8c4:	0628      	lsls	r0, r5, #24
 801a8c6:	681b      	ldr	r3, [r3, #0]
 801a8c8:	d501      	bpl.n	801a8ce <_printf_i+0x196>
 801a8ca:	6019      	str	r1, [r3, #0]
 801a8cc:	e002      	b.n	801a8d4 <_printf_i+0x19c>
 801a8ce:	066a      	lsls	r2, r5, #25
 801a8d0:	d5fb      	bpl.n	801a8ca <_printf_i+0x192>
 801a8d2:	8019      	strh	r1, [r3, #0]
 801a8d4:	2300      	movs	r3, #0
 801a8d6:	6123      	str	r3, [r4, #16]
 801a8d8:	4665      	mov	r5, ip
 801a8da:	e7b9      	b.n	801a850 <_printf_i+0x118>
 801a8dc:	6813      	ldr	r3, [r2, #0]
 801a8de:	1d19      	adds	r1, r3, #4
 801a8e0:	6011      	str	r1, [r2, #0]
 801a8e2:	681d      	ldr	r5, [r3, #0]
 801a8e4:	6862      	ldr	r2, [r4, #4]
 801a8e6:	2100      	movs	r1, #0
 801a8e8:	4628      	mov	r0, r5
 801a8ea:	f7e5 fc99 	bl	8000220 <memchr>
 801a8ee:	b108      	cbz	r0, 801a8f4 <_printf_i+0x1bc>
 801a8f0:	1b40      	subs	r0, r0, r5
 801a8f2:	6060      	str	r0, [r4, #4]
 801a8f4:	6863      	ldr	r3, [r4, #4]
 801a8f6:	6123      	str	r3, [r4, #16]
 801a8f8:	2300      	movs	r3, #0
 801a8fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a8fe:	e7a7      	b.n	801a850 <_printf_i+0x118>
 801a900:	6923      	ldr	r3, [r4, #16]
 801a902:	462a      	mov	r2, r5
 801a904:	4639      	mov	r1, r7
 801a906:	4630      	mov	r0, r6
 801a908:	47c0      	blx	r8
 801a90a:	3001      	adds	r0, #1
 801a90c:	d0aa      	beq.n	801a864 <_printf_i+0x12c>
 801a90e:	6823      	ldr	r3, [r4, #0]
 801a910:	079b      	lsls	r3, r3, #30
 801a912:	d413      	bmi.n	801a93c <_printf_i+0x204>
 801a914:	68e0      	ldr	r0, [r4, #12]
 801a916:	9b03      	ldr	r3, [sp, #12]
 801a918:	4298      	cmp	r0, r3
 801a91a:	bfb8      	it	lt
 801a91c:	4618      	movlt	r0, r3
 801a91e:	e7a3      	b.n	801a868 <_printf_i+0x130>
 801a920:	2301      	movs	r3, #1
 801a922:	464a      	mov	r2, r9
 801a924:	4639      	mov	r1, r7
 801a926:	4630      	mov	r0, r6
 801a928:	47c0      	blx	r8
 801a92a:	3001      	adds	r0, #1
 801a92c:	d09a      	beq.n	801a864 <_printf_i+0x12c>
 801a92e:	3501      	adds	r5, #1
 801a930:	68e3      	ldr	r3, [r4, #12]
 801a932:	9a03      	ldr	r2, [sp, #12]
 801a934:	1a9b      	subs	r3, r3, r2
 801a936:	42ab      	cmp	r3, r5
 801a938:	dcf2      	bgt.n	801a920 <_printf_i+0x1e8>
 801a93a:	e7eb      	b.n	801a914 <_printf_i+0x1dc>
 801a93c:	2500      	movs	r5, #0
 801a93e:	f104 0919 	add.w	r9, r4, #25
 801a942:	e7f5      	b.n	801a930 <_printf_i+0x1f8>
 801a944:	2b00      	cmp	r3, #0
 801a946:	d1ac      	bne.n	801a8a2 <_printf_i+0x16a>
 801a948:	7803      	ldrb	r3, [r0, #0]
 801a94a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a94e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a952:	e76c      	b.n	801a82e <_printf_i+0xf6>
 801a954:	0801d429 	.word	0x0801d429
 801a958:	0801d43a 	.word	0x0801d43a

0801a95c <memmove>:
 801a95c:	4288      	cmp	r0, r1
 801a95e:	b510      	push	{r4, lr}
 801a960:	eb01 0302 	add.w	r3, r1, r2
 801a964:	d807      	bhi.n	801a976 <memmove+0x1a>
 801a966:	1e42      	subs	r2, r0, #1
 801a968:	4299      	cmp	r1, r3
 801a96a:	d00a      	beq.n	801a982 <memmove+0x26>
 801a96c:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a970:	f802 4f01 	strb.w	r4, [r2, #1]!
 801a974:	e7f8      	b.n	801a968 <memmove+0xc>
 801a976:	4283      	cmp	r3, r0
 801a978:	d9f5      	bls.n	801a966 <memmove+0xa>
 801a97a:	1881      	adds	r1, r0, r2
 801a97c:	1ad2      	subs	r2, r2, r3
 801a97e:	42d3      	cmn	r3, r2
 801a980:	d100      	bne.n	801a984 <memmove+0x28>
 801a982:	bd10      	pop	{r4, pc}
 801a984:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a988:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801a98c:	e7f7      	b.n	801a97e <memmove+0x22>

0801a98e <_realloc_r>:
 801a98e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a990:	4607      	mov	r7, r0
 801a992:	4614      	mov	r4, r2
 801a994:	460e      	mov	r6, r1
 801a996:	b921      	cbnz	r1, 801a9a2 <_realloc_r+0x14>
 801a998:	4611      	mov	r1, r2
 801a99a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801a99e:	f7ff bc29 	b.w	801a1f4 <_malloc_r>
 801a9a2:	b922      	cbnz	r2, 801a9ae <_realloc_r+0x20>
 801a9a4:	f7ff fbd8 	bl	801a158 <_free_r>
 801a9a8:	4625      	mov	r5, r4
 801a9aa:	4628      	mov	r0, r5
 801a9ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a9ae:	f000 f814 	bl	801a9da <_malloc_usable_size_r>
 801a9b2:	42a0      	cmp	r0, r4
 801a9b4:	d20f      	bcs.n	801a9d6 <_realloc_r+0x48>
 801a9b6:	4621      	mov	r1, r4
 801a9b8:	4638      	mov	r0, r7
 801a9ba:	f7ff fc1b 	bl	801a1f4 <_malloc_r>
 801a9be:	4605      	mov	r5, r0
 801a9c0:	2800      	cmp	r0, #0
 801a9c2:	d0f2      	beq.n	801a9aa <_realloc_r+0x1c>
 801a9c4:	4631      	mov	r1, r6
 801a9c6:	4622      	mov	r2, r4
 801a9c8:	f7ff fbb2 	bl	801a130 <memcpy>
 801a9cc:	4631      	mov	r1, r6
 801a9ce:	4638      	mov	r0, r7
 801a9d0:	f7ff fbc2 	bl	801a158 <_free_r>
 801a9d4:	e7e9      	b.n	801a9aa <_realloc_r+0x1c>
 801a9d6:	4635      	mov	r5, r6
 801a9d8:	e7e7      	b.n	801a9aa <_realloc_r+0x1c>

0801a9da <_malloc_usable_size_r>:
 801a9da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a9de:	1f18      	subs	r0, r3, #4
 801a9e0:	2b00      	cmp	r3, #0
 801a9e2:	bfbc      	itt	lt
 801a9e4:	580b      	ldrlt	r3, [r1, r0]
 801a9e6:	18c0      	addlt	r0, r0, r3
 801a9e8:	4770      	bx	lr

0801a9ea <fmaxf>:
 801a9ea:	b508      	push	{r3, lr}
 801a9ec:	ed2d 8b02 	vpush	{d8}
 801a9f0:	eeb0 8a40 	vmov.f32	s16, s0
 801a9f4:	eef0 8a60 	vmov.f32	s17, s1
 801a9f8:	f000 f82e 	bl	801aa58 <__fpclassifyf>
 801a9fc:	b148      	cbz	r0, 801aa12 <fmaxf+0x28>
 801a9fe:	eeb0 0a68 	vmov.f32	s0, s17
 801aa02:	f000 f829 	bl	801aa58 <__fpclassifyf>
 801aa06:	b130      	cbz	r0, 801aa16 <fmaxf+0x2c>
 801aa08:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801aa0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801aa10:	dc01      	bgt.n	801aa16 <fmaxf+0x2c>
 801aa12:	eeb0 8a68 	vmov.f32	s16, s17
 801aa16:	eeb0 0a48 	vmov.f32	s0, s16
 801aa1a:	ecbd 8b02 	vpop	{d8}
 801aa1e:	bd08      	pop	{r3, pc}

0801aa20 <fminf>:
 801aa20:	b508      	push	{r3, lr}
 801aa22:	ed2d 8b02 	vpush	{d8}
 801aa26:	eeb0 8a40 	vmov.f32	s16, s0
 801aa2a:	eef0 8a60 	vmov.f32	s17, s1
 801aa2e:	f000 f813 	bl	801aa58 <__fpclassifyf>
 801aa32:	b148      	cbz	r0, 801aa48 <fminf+0x28>
 801aa34:	eeb0 0a68 	vmov.f32	s0, s17
 801aa38:	f000 f80e 	bl	801aa58 <__fpclassifyf>
 801aa3c:	b130      	cbz	r0, 801aa4c <fminf+0x2c>
 801aa3e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801aa42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801aa46:	d401      	bmi.n	801aa4c <fminf+0x2c>
 801aa48:	eeb0 8a68 	vmov.f32	s16, s17
 801aa4c:	eeb0 0a48 	vmov.f32	s0, s16
 801aa50:	ecbd 8b02 	vpop	{d8}
 801aa54:	bd08      	pop	{r3, pc}
	...

0801aa58 <__fpclassifyf>:
 801aa58:	ee10 3a10 	vmov	r3, s0
 801aa5c:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 801aa60:	d00d      	beq.n	801aa7e <__fpclassifyf+0x26>
 801aa62:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 801aa66:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 801aa6a:	d30a      	bcc.n	801aa82 <__fpclassifyf+0x2a>
 801aa6c:	4b07      	ldr	r3, [pc, #28]	; (801aa8c <__fpclassifyf+0x34>)
 801aa6e:	1e42      	subs	r2, r0, #1
 801aa70:	429a      	cmp	r2, r3
 801aa72:	d908      	bls.n	801aa86 <__fpclassifyf+0x2e>
 801aa74:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 801aa78:	4258      	negs	r0, r3
 801aa7a:	4158      	adcs	r0, r3
 801aa7c:	4770      	bx	lr
 801aa7e:	2002      	movs	r0, #2
 801aa80:	4770      	bx	lr
 801aa82:	2004      	movs	r0, #4
 801aa84:	4770      	bx	lr
 801aa86:	2003      	movs	r0, #3
 801aa88:	4770      	bx	lr
 801aa8a:	bf00      	nop
 801aa8c:	007ffffe 	.word	0x007ffffe

0801aa90 <pow>:
 801aa90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aa94:	ed2d 8b04 	vpush	{d8-d9}
 801aa98:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 801ad6c <pow+0x2dc>
 801aa9c:	b08d      	sub	sp, #52	; 0x34
 801aa9e:	ec57 6b10 	vmov	r6, r7, d0
 801aaa2:	ec55 4b11 	vmov	r4, r5, d1
 801aaa6:	f000 fb73 	bl	801b190 <__ieee754_pow>
 801aaaa:	f999 3000 	ldrsb.w	r3, [r9]
 801aaae:	9300      	str	r3, [sp, #0]
 801aab0:	3301      	adds	r3, #1
 801aab2:	eeb0 8a40 	vmov.f32	s16, s0
 801aab6:	eef0 8a60 	vmov.f32	s17, s1
 801aaba:	46c8      	mov	r8, r9
 801aabc:	d05f      	beq.n	801ab7e <pow+0xee>
 801aabe:	4622      	mov	r2, r4
 801aac0:	462b      	mov	r3, r5
 801aac2:	4620      	mov	r0, r4
 801aac4:	4629      	mov	r1, r5
 801aac6:	f7e6 f851 	bl	8000b6c <__aeabi_dcmpun>
 801aaca:	4683      	mov	fp, r0
 801aacc:	2800      	cmp	r0, #0
 801aace:	d156      	bne.n	801ab7e <pow+0xee>
 801aad0:	4632      	mov	r2, r6
 801aad2:	463b      	mov	r3, r7
 801aad4:	4630      	mov	r0, r6
 801aad6:	4639      	mov	r1, r7
 801aad8:	f7e6 f848 	bl	8000b6c <__aeabi_dcmpun>
 801aadc:	9001      	str	r0, [sp, #4]
 801aade:	b1e8      	cbz	r0, 801ab1c <pow+0x8c>
 801aae0:	2200      	movs	r2, #0
 801aae2:	2300      	movs	r3, #0
 801aae4:	4620      	mov	r0, r4
 801aae6:	4629      	mov	r1, r5
 801aae8:	f7e6 f80e 	bl	8000b08 <__aeabi_dcmpeq>
 801aaec:	2800      	cmp	r0, #0
 801aaee:	d046      	beq.n	801ab7e <pow+0xee>
 801aaf0:	2301      	movs	r3, #1
 801aaf2:	9302      	str	r3, [sp, #8]
 801aaf4:	4b96      	ldr	r3, [pc, #600]	; (801ad50 <pow+0x2c0>)
 801aaf6:	9303      	str	r3, [sp, #12]
 801aaf8:	4b96      	ldr	r3, [pc, #600]	; (801ad54 <pow+0x2c4>)
 801aafa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801aafe:	2200      	movs	r2, #0
 801ab00:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801ab04:	9b00      	ldr	r3, [sp, #0]
 801ab06:	2b02      	cmp	r3, #2
 801ab08:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801ab0c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801ab10:	d033      	beq.n	801ab7a <pow+0xea>
 801ab12:	a802      	add	r0, sp, #8
 801ab14:	f001 fbce 	bl	801c2b4 <matherr>
 801ab18:	bb48      	cbnz	r0, 801ab6e <pow+0xde>
 801ab1a:	e05d      	b.n	801abd8 <pow+0x148>
 801ab1c:	f04f 0a00 	mov.w	sl, #0
 801ab20:	f04f 0b00 	mov.w	fp, #0
 801ab24:	4652      	mov	r2, sl
 801ab26:	465b      	mov	r3, fp
 801ab28:	4630      	mov	r0, r6
 801ab2a:	4639      	mov	r1, r7
 801ab2c:	f7e5 ffec 	bl	8000b08 <__aeabi_dcmpeq>
 801ab30:	ec4b ab19 	vmov	d9, sl, fp
 801ab34:	2800      	cmp	r0, #0
 801ab36:	d054      	beq.n	801abe2 <pow+0x152>
 801ab38:	4652      	mov	r2, sl
 801ab3a:	465b      	mov	r3, fp
 801ab3c:	4620      	mov	r0, r4
 801ab3e:	4629      	mov	r1, r5
 801ab40:	f7e5 ffe2 	bl	8000b08 <__aeabi_dcmpeq>
 801ab44:	4680      	mov	r8, r0
 801ab46:	b318      	cbz	r0, 801ab90 <pow+0x100>
 801ab48:	2301      	movs	r3, #1
 801ab4a:	9302      	str	r3, [sp, #8]
 801ab4c:	4b80      	ldr	r3, [pc, #512]	; (801ad50 <pow+0x2c0>)
 801ab4e:	9303      	str	r3, [sp, #12]
 801ab50:	9b01      	ldr	r3, [sp, #4]
 801ab52:	930a      	str	r3, [sp, #40]	; 0x28
 801ab54:	9b00      	ldr	r3, [sp, #0]
 801ab56:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801ab5a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801ab5e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801ab62:	2b00      	cmp	r3, #0
 801ab64:	d0d5      	beq.n	801ab12 <pow+0x82>
 801ab66:	4b7b      	ldr	r3, [pc, #492]	; (801ad54 <pow+0x2c4>)
 801ab68:	2200      	movs	r2, #0
 801ab6a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801ab6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ab70:	b11b      	cbz	r3, 801ab7a <pow+0xea>
 801ab72:	f7ff faa3 	bl	801a0bc <__errno>
 801ab76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ab78:	6003      	str	r3, [r0, #0]
 801ab7a:	ed9d 8b08 	vldr	d8, [sp, #32]
 801ab7e:	eeb0 0a48 	vmov.f32	s0, s16
 801ab82:	eef0 0a68 	vmov.f32	s1, s17
 801ab86:	b00d      	add	sp, #52	; 0x34
 801ab88:	ecbd 8b04 	vpop	{d8-d9}
 801ab8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ab90:	ec45 4b10 	vmov	d0, r4, r5
 801ab94:	f001 fb86 	bl	801c2a4 <finite>
 801ab98:	2800      	cmp	r0, #0
 801ab9a:	d0f0      	beq.n	801ab7e <pow+0xee>
 801ab9c:	4652      	mov	r2, sl
 801ab9e:	465b      	mov	r3, fp
 801aba0:	4620      	mov	r0, r4
 801aba2:	4629      	mov	r1, r5
 801aba4:	f7e5 ffba 	bl	8000b1c <__aeabi_dcmplt>
 801aba8:	2800      	cmp	r0, #0
 801abaa:	d0e8      	beq.n	801ab7e <pow+0xee>
 801abac:	2301      	movs	r3, #1
 801abae:	9302      	str	r3, [sp, #8]
 801abb0:	4b67      	ldr	r3, [pc, #412]	; (801ad50 <pow+0x2c0>)
 801abb2:	9303      	str	r3, [sp, #12]
 801abb4:	f999 3000 	ldrsb.w	r3, [r9]
 801abb8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 801abbc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801abc0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801abc4:	b913      	cbnz	r3, 801abcc <pow+0x13c>
 801abc6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801abca:	e7a2      	b.n	801ab12 <pow+0x82>
 801abcc:	4962      	ldr	r1, [pc, #392]	; (801ad58 <pow+0x2c8>)
 801abce:	2000      	movs	r0, #0
 801abd0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801abd4:	2b02      	cmp	r3, #2
 801abd6:	d19c      	bne.n	801ab12 <pow+0x82>
 801abd8:	f7ff fa70 	bl	801a0bc <__errno>
 801abdc:	2321      	movs	r3, #33	; 0x21
 801abde:	6003      	str	r3, [r0, #0]
 801abe0:	e7c5      	b.n	801ab6e <pow+0xde>
 801abe2:	eeb0 0a48 	vmov.f32	s0, s16
 801abe6:	eef0 0a68 	vmov.f32	s1, s17
 801abea:	f001 fb5b 	bl	801c2a4 <finite>
 801abee:	9000      	str	r0, [sp, #0]
 801abf0:	2800      	cmp	r0, #0
 801abf2:	f040 8081 	bne.w	801acf8 <pow+0x268>
 801abf6:	ec47 6b10 	vmov	d0, r6, r7
 801abfa:	f001 fb53 	bl	801c2a4 <finite>
 801abfe:	2800      	cmp	r0, #0
 801ac00:	d07a      	beq.n	801acf8 <pow+0x268>
 801ac02:	ec45 4b10 	vmov	d0, r4, r5
 801ac06:	f001 fb4d 	bl	801c2a4 <finite>
 801ac0a:	2800      	cmp	r0, #0
 801ac0c:	d074      	beq.n	801acf8 <pow+0x268>
 801ac0e:	ec53 2b18 	vmov	r2, r3, d8
 801ac12:	ee18 0a10 	vmov	r0, s16
 801ac16:	4619      	mov	r1, r3
 801ac18:	f7e5 ffa8 	bl	8000b6c <__aeabi_dcmpun>
 801ac1c:	f999 9000 	ldrsb.w	r9, [r9]
 801ac20:	4b4b      	ldr	r3, [pc, #300]	; (801ad50 <pow+0x2c0>)
 801ac22:	b1b0      	cbz	r0, 801ac52 <pow+0x1c2>
 801ac24:	2201      	movs	r2, #1
 801ac26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801ac2a:	9b00      	ldr	r3, [sp, #0]
 801ac2c:	930a      	str	r3, [sp, #40]	; 0x28
 801ac2e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801ac32:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801ac36:	f1b9 0f00 	cmp.w	r9, #0
 801ac3a:	d0c4      	beq.n	801abc6 <pow+0x136>
 801ac3c:	4652      	mov	r2, sl
 801ac3e:	465b      	mov	r3, fp
 801ac40:	4650      	mov	r0, sl
 801ac42:	4659      	mov	r1, fp
 801ac44:	f7e5 fe22 	bl	800088c <__aeabi_ddiv>
 801ac48:	f1b9 0f02 	cmp.w	r9, #2
 801ac4c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801ac50:	e7c1      	b.n	801abd6 <pow+0x146>
 801ac52:	2203      	movs	r2, #3
 801ac54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801ac58:	900a      	str	r0, [sp, #40]	; 0x28
 801ac5a:	4629      	mov	r1, r5
 801ac5c:	4620      	mov	r0, r4
 801ac5e:	2200      	movs	r2, #0
 801ac60:	4b3e      	ldr	r3, [pc, #248]	; (801ad5c <pow+0x2cc>)
 801ac62:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801ac66:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801ac6a:	f7e5 fce5 	bl	8000638 <__aeabi_dmul>
 801ac6e:	4604      	mov	r4, r0
 801ac70:	460d      	mov	r5, r1
 801ac72:	f1b9 0f00 	cmp.w	r9, #0
 801ac76:	d124      	bne.n	801acc2 <pow+0x232>
 801ac78:	4b39      	ldr	r3, [pc, #228]	; (801ad60 <pow+0x2d0>)
 801ac7a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801ac7e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801ac82:	4630      	mov	r0, r6
 801ac84:	4652      	mov	r2, sl
 801ac86:	465b      	mov	r3, fp
 801ac88:	4639      	mov	r1, r7
 801ac8a:	f7e5 ff47 	bl	8000b1c <__aeabi_dcmplt>
 801ac8e:	2800      	cmp	r0, #0
 801ac90:	d056      	beq.n	801ad40 <pow+0x2b0>
 801ac92:	ec45 4b10 	vmov	d0, r4, r5
 801ac96:	f001 fb17 	bl	801c2c8 <rint>
 801ac9a:	4622      	mov	r2, r4
 801ac9c:	462b      	mov	r3, r5
 801ac9e:	ec51 0b10 	vmov	r0, r1, d0
 801aca2:	f7e5 ff31 	bl	8000b08 <__aeabi_dcmpeq>
 801aca6:	b920      	cbnz	r0, 801acb2 <pow+0x222>
 801aca8:	4b2e      	ldr	r3, [pc, #184]	; (801ad64 <pow+0x2d4>)
 801acaa:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801acae:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801acb2:	f998 3000 	ldrsb.w	r3, [r8]
 801acb6:	2b02      	cmp	r3, #2
 801acb8:	d142      	bne.n	801ad40 <pow+0x2b0>
 801acba:	f7ff f9ff 	bl	801a0bc <__errno>
 801acbe:	2322      	movs	r3, #34	; 0x22
 801acc0:	e78d      	b.n	801abde <pow+0x14e>
 801acc2:	4b29      	ldr	r3, [pc, #164]	; (801ad68 <pow+0x2d8>)
 801acc4:	2200      	movs	r2, #0
 801acc6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801acca:	4630      	mov	r0, r6
 801accc:	4652      	mov	r2, sl
 801acce:	465b      	mov	r3, fp
 801acd0:	4639      	mov	r1, r7
 801acd2:	f7e5 ff23 	bl	8000b1c <__aeabi_dcmplt>
 801acd6:	2800      	cmp	r0, #0
 801acd8:	d0eb      	beq.n	801acb2 <pow+0x222>
 801acda:	ec45 4b10 	vmov	d0, r4, r5
 801acde:	f001 faf3 	bl	801c2c8 <rint>
 801ace2:	4622      	mov	r2, r4
 801ace4:	462b      	mov	r3, r5
 801ace6:	ec51 0b10 	vmov	r0, r1, d0
 801acea:	f7e5 ff0d 	bl	8000b08 <__aeabi_dcmpeq>
 801acee:	2800      	cmp	r0, #0
 801acf0:	d1df      	bne.n	801acb2 <pow+0x222>
 801acf2:	2200      	movs	r2, #0
 801acf4:	4b18      	ldr	r3, [pc, #96]	; (801ad58 <pow+0x2c8>)
 801acf6:	e7da      	b.n	801acae <pow+0x21e>
 801acf8:	2200      	movs	r2, #0
 801acfa:	2300      	movs	r3, #0
 801acfc:	ec51 0b18 	vmov	r0, r1, d8
 801ad00:	f7e5 ff02 	bl	8000b08 <__aeabi_dcmpeq>
 801ad04:	2800      	cmp	r0, #0
 801ad06:	f43f af3a 	beq.w	801ab7e <pow+0xee>
 801ad0a:	ec47 6b10 	vmov	d0, r6, r7
 801ad0e:	f001 fac9 	bl	801c2a4 <finite>
 801ad12:	2800      	cmp	r0, #0
 801ad14:	f43f af33 	beq.w	801ab7e <pow+0xee>
 801ad18:	ec45 4b10 	vmov	d0, r4, r5
 801ad1c:	f001 fac2 	bl	801c2a4 <finite>
 801ad20:	2800      	cmp	r0, #0
 801ad22:	f43f af2c 	beq.w	801ab7e <pow+0xee>
 801ad26:	2304      	movs	r3, #4
 801ad28:	9302      	str	r3, [sp, #8]
 801ad2a:	4b09      	ldr	r3, [pc, #36]	; (801ad50 <pow+0x2c0>)
 801ad2c:	9303      	str	r3, [sp, #12]
 801ad2e:	2300      	movs	r3, #0
 801ad30:	930a      	str	r3, [sp, #40]	; 0x28
 801ad32:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801ad36:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801ad3a:	ed8d 9b08 	vstr	d9, [sp, #32]
 801ad3e:	e7b8      	b.n	801acb2 <pow+0x222>
 801ad40:	a802      	add	r0, sp, #8
 801ad42:	f001 fab7 	bl	801c2b4 <matherr>
 801ad46:	2800      	cmp	r0, #0
 801ad48:	f47f af11 	bne.w	801ab6e <pow+0xde>
 801ad4c:	e7b5      	b.n	801acba <pow+0x22a>
 801ad4e:	bf00      	nop
 801ad50:	0801d4ac 	.word	0x0801d4ac
 801ad54:	3ff00000 	.word	0x3ff00000
 801ad58:	fff00000 	.word	0xfff00000
 801ad5c:	3fe00000 	.word	0x3fe00000
 801ad60:	47efffff 	.word	0x47efffff
 801ad64:	c7efffff 	.word	0xc7efffff
 801ad68:	7ff00000 	.word	0x7ff00000
 801ad6c:	2000027c 	.word	0x2000027c

0801ad70 <sqrt>:
 801ad70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ad74:	ed2d 8b02 	vpush	{d8}
 801ad78:	b08b      	sub	sp, #44	; 0x2c
 801ad7a:	ec55 4b10 	vmov	r4, r5, d0
 801ad7e:	f000 ff15 	bl	801bbac <__ieee754_sqrt>
 801ad82:	4b26      	ldr	r3, [pc, #152]	; (801ae1c <sqrt+0xac>)
 801ad84:	eeb0 8a40 	vmov.f32	s16, s0
 801ad88:	eef0 8a60 	vmov.f32	s17, s1
 801ad8c:	f993 6000 	ldrsb.w	r6, [r3]
 801ad90:	1c73      	adds	r3, r6, #1
 801ad92:	d02a      	beq.n	801adea <sqrt+0x7a>
 801ad94:	4622      	mov	r2, r4
 801ad96:	462b      	mov	r3, r5
 801ad98:	4620      	mov	r0, r4
 801ad9a:	4629      	mov	r1, r5
 801ad9c:	f7e5 fee6 	bl	8000b6c <__aeabi_dcmpun>
 801ada0:	4607      	mov	r7, r0
 801ada2:	bb10      	cbnz	r0, 801adea <sqrt+0x7a>
 801ada4:	f04f 0800 	mov.w	r8, #0
 801ada8:	f04f 0900 	mov.w	r9, #0
 801adac:	4642      	mov	r2, r8
 801adae:	464b      	mov	r3, r9
 801adb0:	4620      	mov	r0, r4
 801adb2:	4629      	mov	r1, r5
 801adb4:	f7e5 feb2 	bl	8000b1c <__aeabi_dcmplt>
 801adb8:	b1b8      	cbz	r0, 801adea <sqrt+0x7a>
 801adba:	2301      	movs	r3, #1
 801adbc:	9300      	str	r3, [sp, #0]
 801adbe:	4b18      	ldr	r3, [pc, #96]	; (801ae20 <sqrt+0xb0>)
 801adc0:	9301      	str	r3, [sp, #4]
 801adc2:	9708      	str	r7, [sp, #32]
 801adc4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 801adc8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 801adcc:	b9b6      	cbnz	r6, 801adfc <sqrt+0x8c>
 801adce:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801add2:	4668      	mov	r0, sp
 801add4:	f001 fa6e 	bl	801c2b4 <matherr>
 801add8:	b1d0      	cbz	r0, 801ae10 <sqrt+0xa0>
 801adda:	9b08      	ldr	r3, [sp, #32]
 801addc:	b11b      	cbz	r3, 801ade6 <sqrt+0x76>
 801adde:	f7ff f96d 	bl	801a0bc <__errno>
 801ade2:	9b08      	ldr	r3, [sp, #32]
 801ade4:	6003      	str	r3, [r0, #0]
 801ade6:	ed9d 8b06 	vldr	d8, [sp, #24]
 801adea:	eeb0 0a48 	vmov.f32	s0, s16
 801adee:	eef0 0a68 	vmov.f32	s1, s17
 801adf2:	b00b      	add	sp, #44	; 0x2c
 801adf4:	ecbd 8b02 	vpop	{d8}
 801adf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801adfc:	4642      	mov	r2, r8
 801adfe:	464b      	mov	r3, r9
 801ae00:	4640      	mov	r0, r8
 801ae02:	4649      	mov	r1, r9
 801ae04:	f7e5 fd42 	bl	800088c <__aeabi_ddiv>
 801ae08:	2e02      	cmp	r6, #2
 801ae0a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801ae0e:	d1e0      	bne.n	801add2 <sqrt+0x62>
 801ae10:	f7ff f954 	bl	801a0bc <__errno>
 801ae14:	2321      	movs	r3, #33	; 0x21
 801ae16:	6003      	str	r3, [r0, #0]
 801ae18:	e7df      	b.n	801adda <sqrt+0x6a>
 801ae1a:	bf00      	nop
 801ae1c:	2000027c 	.word	0x2000027c
 801ae20:	0801d4b0 	.word	0x0801d4b0

0801ae24 <powf>:
 801ae24:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 801ae28:	ed2d 8b04 	vpush	{d8-d9}
 801ae2c:	4ca7      	ldr	r4, [pc, #668]	; (801b0cc <powf+0x2a8>)
 801ae2e:	b08a      	sub	sp, #40	; 0x28
 801ae30:	eef0 8a40 	vmov.f32	s17, s0
 801ae34:	eeb0 8a60 	vmov.f32	s16, s1
 801ae38:	f000 ff68 	bl	801bd0c <__ieee754_powf>
 801ae3c:	f994 5000 	ldrsb.w	r5, [r4]
 801ae40:	1c6b      	adds	r3, r5, #1
 801ae42:	eeb0 9a40 	vmov.f32	s18, s0
 801ae46:	4626      	mov	r6, r4
 801ae48:	d05f      	beq.n	801af0a <powf+0xe6>
 801ae4a:	eeb4 8a48 	vcmp.f32	s16, s16
 801ae4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ae52:	d65a      	bvs.n	801af0a <powf+0xe6>
 801ae54:	eef4 8a68 	vcmp.f32	s17, s17
 801ae58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ae5c:	d721      	bvc.n	801aea2 <powf+0x7e>
 801ae5e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801ae62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ae66:	d150      	bne.n	801af0a <powf+0xe6>
 801ae68:	2301      	movs	r3, #1
 801ae6a:	9300      	str	r3, [sp, #0]
 801ae6c:	4b98      	ldr	r3, [pc, #608]	; (801b0d0 <powf+0x2ac>)
 801ae6e:	9301      	str	r3, [sp, #4]
 801ae70:	ee18 0a90 	vmov	r0, s17
 801ae74:	2300      	movs	r3, #0
 801ae76:	9308      	str	r3, [sp, #32]
 801ae78:	f7e5 fb86 	bl	8000588 <__aeabi_f2d>
 801ae7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ae80:	ee18 0a10 	vmov	r0, s16
 801ae84:	f7e5 fb80 	bl	8000588 <__aeabi_f2d>
 801ae88:	4b92      	ldr	r3, [pc, #584]	; (801b0d4 <powf+0x2b0>)
 801ae8a:	2200      	movs	r2, #0
 801ae8c:	2d02      	cmp	r5, #2
 801ae8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801ae92:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801ae96:	d032      	beq.n	801aefe <powf+0xda>
 801ae98:	4668      	mov	r0, sp
 801ae9a:	f001 fa0b 	bl	801c2b4 <matherr>
 801ae9e:	bb40      	cbnz	r0, 801aef2 <powf+0xce>
 801aea0:	e065      	b.n	801af6e <powf+0x14a>
 801aea2:	eddf 9a8d 	vldr	s19, [pc, #564]	; 801b0d8 <powf+0x2b4>
 801aea6:	eef4 8a69 	vcmp.f32	s17, s19
 801aeaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801aeae:	d163      	bne.n	801af78 <powf+0x154>
 801aeb0:	eeb4 8a69 	vcmp.f32	s16, s19
 801aeb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801aeb8:	d12e      	bne.n	801af18 <powf+0xf4>
 801aeba:	2301      	movs	r3, #1
 801aebc:	9300      	str	r3, [sp, #0]
 801aebe:	4b84      	ldr	r3, [pc, #528]	; (801b0d0 <powf+0x2ac>)
 801aec0:	9301      	str	r3, [sp, #4]
 801aec2:	ee18 0a90 	vmov	r0, s17
 801aec6:	2300      	movs	r3, #0
 801aec8:	9308      	str	r3, [sp, #32]
 801aeca:	f7e5 fb5d 	bl	8000588 <__aeabi_f2d>
 801aece:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801aed2:	ee18 0a10 	vmov	r0, s16
 801aed6:	f7e5 fb57 	bl	8000588 <__aeabi_f2d>
 801aeda:	2200      	movs	r2, #0
 801aedc:	2300      	movs	r3, #0
 801aede:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801aee2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801aee6:	2d00      	cmp	r5, #0
 801aee8:	d0d6      	beq.n	801ae98 <powf+0x74>
 801aeea:	4b7a      	ldr	r3, [pc, #488]	; (801b0d4 <powf+0x2b0>)
 801aeec:	2200      	movs	r2, #0
 801aeee:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801aef2:	9b08      	ldr	r3, [sp, #32]
 801aef4:	b11b      	cbz	r3, 801aefe <powf+0xda>
 801aef6:	f7ff f8e1 	bl	801a0bc <__errno>
 801aefa:	9b08      	ldr	r3, [sp, #32]
 801aefc:	6003      	str	r3, [r0, #0]
 801aefe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801af02:	f7e5 fe69 	bl	8000bd8 <__aeabi_d2f>
 801af06:	ee09 0a10 	vmov	s18, r0
 801af0a:	eeb0 0a49 	vmov.f32	s0, s18
 801af0e:	b00a      	add	sp, #40	; 0x28
 801af10:	ecbd 8b04 	vpop	{d8-d9}
 801af14:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 801af18:	eeb0 0a48 	vmov.f32	s0, s16
 801af1c:	f001 fad5 	bl	801c4ca <finitef>
 801af20:	2800      	cmp	r0, #0
 801af22:	d0f2      	beq.n	801af0a <powf+0xe6>
 801af24:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801af28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801af2c:	d5ed      	bpl.n	801af0a <powf+0xe6>
 801af2e:	2301      	movs	r3, #1
 801af30:	9300      	str	r3, [sp, #0]
 801af32:	4b67      	ldr	r3, [pc, #412]	; (801b0d0 <powf+0x2ac>)
 801af34:	9301      	str	r3, [sp, #4]
 801af36:	ee18 0a90 	vmov	r0, s17
 801af3a:	2300      	movs	r3, #0
 801af3c:	9308      	str	r3, [sp, #32]
 801af3e:	f7e5 fb23 	bl	8000588 <__aeabi_f2d>
 801af42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801af46:	ee18 0a10 	vmov	r0, s16
 801af4a:	f7e5 fb1d 	bl	8000588 <__aeabi_f2d>
 801af4e:	f994 3000 	ldrsb.w	r3, [r4]
 801af52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801af56:	b923      	cbnz	r3, 801af62 <powf+0x13e>
 801af58:	2200      	movs	r2, #0
 801af5a:	2300      	movs	r3, #0
 801af5c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801af60:	e79a      	b.n	801ae98 <powf+0x74>
 801af62:	495e      	ldr	r1, [pc, #376]	; (801b0dc <powf+0x2b8>)
 801af64:	2000      	movs	r0, #0
 801af66:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801af6a:	2b02      	cmp	r3, #2
 801af6c:	d194      	bne.n	801ae98 <powf+0x74>
 801af6e:	f7ff f8a5 	bl	801a0bc <__errno>
 801af72:	2321      	movs	r3, #33	; 0x21
 801af74:	6003      	str	r3, [r0, #0]
 801af76:	e7bc      	b.n	801aef2 <powf+0xce>
 801af78:	f001 faa7 	bl	801c4ca <finitef>
 801af7c:	4605      	mov	r5, r0
 801af7e:	2800      	cmp	r0, #0
 801af80:	d173      	bne.n	801b06a <powf+0x246>
 801af82:	eeb0 0a68 	vmov.f32	s0, s17
 801af86:	f001 faa0 	bl	801c4ca <finitef>
 801af8a:	2800      	cmp	r0, #0
 801af8c:	d06d      	beq.n	801b06a <powf+0x246>
 801af8e:	eeb0 0a48 	vmov.f32	s0, s16
 801af92:	f001 fa9a 	bl	801c4ca <finitef>
 801af96:	2800      	cmp	r0, #0
 801af98:	d067      	beq.n	801b06a <powf+0x246>
 801af9a:	ee18 0a90 	vmov	r0, s17
 801af9e:	f7e5 faf3 	bl	8000588 <__aeabi_f2d>
 801afa2:	4680      	mov	r8, r0
 801afa4:	ee18 0a10 	vmov	r0, s16
 801afa8:	4689      	mov	r9, r1
 801afaa:	f7e5 faed 	bl	8000588 <__aeabi_f2d>
 801afae:	eeb4 9a49 	vcmp.f32	s18, s18
 801afb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801afb6:	f994 4000 	ldrsb.w	r4, [r4]
 801afba:	4b45      	ldr	r3, [pc, #276]	; (801b0d0 <powf+0x2ac>)
 801afbc:	d713      	bvc.n	801afe6 <powf+0x1c2>
 801afbe:	2201      	movs	r2, #1
 801afc0:	e9cd 2300 	strd	r2, r3, [sp]
 801afc4:	9508      	str	r5, [sp, #32]
 801afc6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801afca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801afce:	2c00      	cmp	r4, #0
 801afd0:	d0c2      	beq.n	801af58 <powf+0x134>
 801afd2:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 801afd6:	ee17 0a90 	vmov	r0, s15
 801afda:	f7e5 fad5 	bl	8000588 <__aeabi_f2d>
 801afde:	2c02      	cmp	r4, #2
 801afe0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801afe4:	e7c2      	b.n	801af6c <powf+0x148>
 801afe6:	2203      	movs	r2, #3
 801afe8:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801afec:	e9cd 2300 	strd	r2, r3, [sp]
 801aff0:	9508      	str	r5, [sp, #32]
 801aff2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801aff6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801affa:	ee28 8a27 	vmul.f32	s16, s16, s15
 801affe:	b9fc      	cbnz	r4, 801b040 <powf+0x21c>
 801b000:	4b37      	ldr	r3, [pc, #220]	; (801b0e0 <powf+0x2bc>)
 801b002:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 801b006:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801b00a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b00e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801b012:	d553      	bpl.n	801b0bc <powf+0x298>
 801b014:	eeb0 0a48 	vmov.f32	s0, s16
 801b018:	f001 fa68 	bl	801c4ec <rintf>
 801b01c:	eeb4 0a48 	vcmp.f32	s0, s16
 801b020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b024:	d004      	beq.n	801b030 <powf+0x20c>
 801b026:	4b2f      	ldr	r3, [pc, #188]	; (801b0e4 <powf+0x2c0>)
 801b028:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801b02c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801b030:	f996 3000 	ldrsb.w	r3, [r6]
 801b034:	2b02      	cmp	r3, #2
 801b036:	d141      	bne.n	801b0bc <powf+0x298>
 801b038:	f7ff f840 	bl	801a0bc <__errno>
 801b03c:	2322      	movs	r3, #34	; 0x22
 801b03e:	e799      	b.n	801af74 <powf+0x150>
 801b040:	4b29      	ldr	r3, [pc, #164]	; (801b0e8 <powf+0x2c4>)
 801b042:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 801b046:	2200      	movs	r2, #0
 801b048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b04c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801b050:	d5ee      	bpl.n	801b030 <powf+0x20c>
 801b052:	eeb0 0a48 	vmov.f32	s0, s16
 801b056:	f001 fa49 	bl	801c4ec <rintf>
 801b05a:	eeb4 0a48 	vcmp.f32	s0, s16
 801b05e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b062:	d0e5      	beq.n	801b030 <powf+0x20c>
 801b064:	2200      	movs	r2, #0
 801b066:	4b1d      	ldr	r3, [pc, #116]	; (801b0dc <powf+0x2b8>)
 801b068:	e7e0      	b.n	801b02c <powf+0x208>
 801b06a:	eeb5 9a40 	vcmp.f32	s18, #0.0
 801b06e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b072:	f47f af4a 	bne.w	801af0a <powf+0xe6>
 801b076:	eeb0 0a68 	vmov.f32	s0, s17
 801b07a:	f001 fa26 	bl	801c4ca <finitef>
 801b07e:	2800      	cmp	r0, #0
 801b080:	f43f af43 	beq.w	801af0a <powf+0xe6>
 801b084:	eeb0 0a48 	vmov.f32	s0, s16
 801b088:	f001 fa1f 	bl	801c4ca <finitef>
 801b08c:	2800      	cmp	r0, #0
 801b08e:	f43f af3c 	beq.w	801af0a <powf+0xe6>
 801b092:	2304      	movs	r3, #4
 801b094:	9300      	str	r3, [sp, #0]
 801b096:	4b0e      	ldr	r3, [pc, #56]	; (801b0d0 <powf+0x2ac>)
 801b098:	9301      	str	r3, [sp, #4]
 801b09a:	ee18 0a90 	vmov	r0, s17
 801b09e:	2300      	movs	r3, #0
 801b0a0:	9308      	str	r3, [sp, #32]
 801b0a2:	f7e5 fa71 	bl	8000588 <__aeabi_f2d>
 801b0a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801b0aa:	ee18 0a10 	vmov	r0, s16
 801b0ae:	f7e5 fa6b 	bl	8000588 <__aeabi_f2d>
 801b0b2:	2200      	movs	r2, #0
 801b0b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801b0b8:	2300      	movs	r3, #0
 801b0ba:	e7b7      	b.n	801b02c <powf+0x208>
 801b0bc:	4668      	mov	r0, sp
 801b0be:	f001 f8f9 	bl	801c2b4 <matherr>
 801b0c2:	2800      	cmp	r0, #0
 801b0c4:	f47f af15 	bne.w	801aef2 <powf+0xce>
 801b0c8:	e7b6      	b.n	801b038 <powf+0x214>
 801b0ca:	bf00      	nop
 801b0cc:	2000027c 	.word	0x2000027c
 801b0d0:	0801d4b5 	.word	0x0801d4b5
 801b0d4:	3ff00000 	.word	0x3ff00000
 801b0d8:	00000000 	.word	0x00000000
 801b0dc:	fff00000 	.word	0xfff00000
 801b0e0:	47efffff 	.word	0x47efffff
 801b0e4:	c7efffff 	.word	0xc7efffff
 801b0e8:	7ff00000 	.word	0x7ff00000

0801b0ec <sqrtf>:
 801b0ec:	b510      	push	{r4, lr}
 801b0ee:	ed2d 8b02 	vpush	{d8}
 801b0f2:	b08a      	sub	sp, #40	; 0x28
 801b0f4:	eeb0 8a40 	vmov.f32	s16, s0
 801b0f8:	f001 f8c8 	bl	801c28c <__ieee754_sqrtf>
 801b0fc:	4b21      	ldr	r3, [pc, #132]	; (801b184 <sqrtf+0x98>)
 801b0fe:	f993 4000 	ldrsb.w	r4, [r3]
 801b102:	1c63      	adds	r3, r4, #1
 801b104:	d02c      	beq.n	801b160 <sqrtf+0x74>
 801b106:	eeb4 8a48 	vcmp.f32	s16, s16
 801b10a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b10e:	d627      	bvs.n	801b160 <sqrtf+0x74>
 801b110:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801b114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b118:	d522      	bpl.n	801b160 <sqrtf+0x74>
 801b11a:	2301      	movs	r3, #1
 801b11c:	9300      	str	r3, [sp, #0]
 801b11e:	4b1a      	ldr	r3, [pc, #104]	; (801b188 <sqrtf+0x9c>)
 801b120:	9301      	str	r3, [sp, #4]
 801b122:	ee18 0a10 	vmov	r0, s16
 801b126:	2300      	movs	r3, #0
 801b128:	9308      	str	r3, [sp, #32]
 801b12a:	f7e5 fa2d 	bl	8000588 <__aeabi_f2d>
 801b12e:	2200      	movs	r2, #0
 801b130:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801b134:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801b138:	2300      	movs	r3, #0
 801b13a:	b9ac      	cbnz	r4, 801b168 <sqrtf+0x7c>
 801b13c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801b140:	4668      	mov	r0, sp
 801b142:	f001 f8b7 	bl	801c2b4 <matherr>
 801b146:	b1b8      	cbz	r0, 801b178 <sqrtf+0x8c>
 801b148:	9b08      	ldr	r3, [sp, #32]
 801b14a:	b11b      	cbz	r3, 801b154 <sqrtf+0x68>
 801b14c:	f7fe ffb6 	bl	801a0bc <__errno>
 801b150:	9b08      	ldr	r3, [sp, #32]
 801b152:	6003      	str	r3, [r0, #0]
 801b154:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801b158:	f7e5 fd3e 	bl	8000bd8 <__aeabi_d2f>
 801b15c:	ee00 0a10 	vmov	s0, r0
 801b160:	b00a      	add	sp, #40	; 0x28
 801b162:	ecbd 8b02 	vpop	{d8}
 801b166:	bd10      	pop	{r4, pc}
 801b168:	4610      	mov	r0, r2
 801b16a:	4619      	mov	r1, r3
 801b16c:	f7e5 fb8e 	bl	800088c <__aeabi_ddiv>
 801b170:	2c02      	cmp	r4, #2
 801b172:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801b176:	d1e3      	bne.n	801b140 <sqrtf+0x54>
 801b178:	f7fe ffa0 	bl	801a0bc <__errno>
 801b17c:	2321      	movs	r3, #33	; 0x21
 801b17e:	6003      	str	r3, [r0, #0]
 801b180:	e7e2      	b.n	801b148 <sqrtf+0x5c>
 801b182:	bf00      	nop
 801b184:	2000027c 	.word	0x2000027c
 801b188:	0801d4ba 	.word	0x0801d4ba
 801b18c:	00000000 	.word	0x00000000

0801b190 <__ieee754_pow>:
 801b190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b194:	b091      	sub	sp, #68	; 0x44
 801b196:	ed8d 1b00 	vstr	d1, [sp]
 801b19a:	e9dd 2900 	ldrd	r2, r9, [sp]
 801b19e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801b1a2:	ea58 0302 	orrs.w	r3, r8, r2
 801b1a6:	ec57 6b10 	vmov	r6, r7, d0
 801b1aa:	f000 84be 	beq.w	801bb2a <__ieee754_pow+0x99a>
 801b1ae:	4b7a      	ldr	r3, [pc, #488]	; (801b398 <__ieee754_pow+0x208>)
 801b1b0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801b1b4:	429c      	cmp	r4, r3
 801b1b6:	463d      	mov	r5, r7
 801b1b8:	ee10 aa10 	vmov	sl, s0
 801b1bc:	dc09      	bgt.n	801b1d2 <__ieee754_pow+0x42>
 801b1be:	d103      	bne.n	801b1c8 <__ieee754_pow+0x38>
 801b1c0:	b93e      	cbnz	r6, 801b1d2 <__ieee754_pow+0x42>
 801b1c2:	45a0      	cmp	r8, r4
 801b1c4:	dc0d      	bgt.n	801b1e2 <__ieee754_pow+0x52>
 801b1c6:	e001      	b.n	801b1cc <__ieee754_pow+0x3c>
 801b1c8:	4598      	cmp	r8, r3
 801b1ca:	dc02      	bgt.n	801b1d2 <__ieee754_pow+0x42>
 801b1cc:	4598      	cmp	r8, r3
 801b1ce:	d10e      	bne.n	801b1ee <__ieee754_pow+0x5e>
 801b1d0:	b16a      	cbz	r2, 801b1ee <__ieee754_pow+0x5e>
 801b1d2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801b1d6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801b1da:	ea54 030a 	orrs.w	r3, r4, sl
 801b1de:	f000 84a4 	beq.w	801bb2a <__ieee754_pow+0x99a>
 801b1e2:	486e      	ldr	r0, [pc, #440]	; (801b39c <__ieee754_pow+0x20c>)
 801b1e4:	b011      	add	sp, #68	; 0x44
 801b1e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b1ea:	f001 b865 	b.w	801c2b8 <nan>
 801b1ee:	2d00      	cmp	r5, #0
 801b1f0:	da53      	bge.n	801b29a <__ieee754_pow+0x10a>
 801b1f2:	4b6b      	ldr	r3, [pc, #428]	; (801b3a0 <__ieee754_pow+0x210>)
 801b1f4:	4598      	cmp	r8, r3
 801b1f6:	dc4d      	bgt.n	801b294 <__ieee754_pow+0x104>
 801b1f8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801b1fc:	4598      	cmp	r8, r3
 801b1fe:	dd4c      	ble.n	801b29a <__ieee754_pow+0x10a>
 801b200:	ea4f 5328 	mov.w	r3, r8, asr #20
 801b204:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801b208:	2b14      	cmp	r3, #20
 801b20a:	dd26      	ble.n	801b25a <__ieee754_pow+0xca>
 801b20c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801b210:	fa22 f103 	lsr.w	r1, r2, r3
 801b214:	fa01 f303 	lsl.w	r3, r1, r3
 801b218:	4293      	cmp	r3, r2
 801b21a:	d13e      	bne.n	801b29a <__ieee754_pow+0x10a>
 801b21c:	f001 0101 	and.w	r1, r1, #1
 801b220:	f1c1 0b02 	rsb	fp, r1, #2
 801b224:	2a00      	cmp	r2, #0
 801b226:	d15b      	bne.n	801b2e0 <__ieee754_pow+0x150>
 801b228:	4b5b      	ldr	r3, [pc, #364]	; (801b398 <__ieee754_pow+0x208>)
 801b22a:	4598      	cmp	r8, r3
 801b22c:	d124      	bne.n	801b278 <__ieee754_pow+0xe8>
 801b22e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801b232:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801b236:	ea53 030a 	orrs.w	r3, r3, sl
 801b23a:	f000 8476 	beq.w	801bb2a <__ieee754_pow+0x99a>
 801b23e:	4b59      	ldr	r3, [pc, #356]	; (801b3a4 <__ieee754_pow+0x214>)
 801b240:	429c      	cmp	r4, r3
 801b242:	dd2d      	ble.n	801b2a0 <__ieee754_pow+0x110>
 801b244:	f1b9 0f00 	cmp.w	r9, #0
 801b248:	f280 8473 	bge.w	801bb32 <__ieee754_pow+0x9a2>
 801b24c:	2000      	movs	r0, #0
 801b24e:	2100      	movs	r1, #0
 801b250:	ec41 0b10 	vmov	d0, r0, r1
 801b254:	b011      	add	sp, #68	; 0x44
 801b256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b25a:	2a00      	cmp	r2, #0
 801b25c:	d13e      	bne.n	801b2dc <__ieee754_pow+0x14c>
 801b25e:	f1c3 0314 	rsb	r3, r3, #20
 801b262:	fa48 f103 	asr.w	r1, r8, r3
 801b266:	fa01 f303 	lsl.w	r3, r1, r3
 801b26a:	4543      	cmp	r3, r8
 801b26c:	f040 8469 	bne.w	801bb42 <__ieee754_pow+0x9b2>
 801b270:	f001 0101 	and.w	r1, r1, #1
 801b274:	f1c1 0b02 	rsb	fp, r1, #2
 801b278:	4b4b      	ldr	r3, [pc, #300]	; (801b3a8 <__ieee754_pow+0x218>)
 801b27a:	4598      	cmp	r8, r3
 801b27c:	d118      	bne.n	801b2b0 <__ieee754_pow+0x120>
 801b27e:	f1b9 0f00 	cmp.w	r9, #0
 801b282:	f280 845a 	bge.w	801bb3a <__ieee754_pow+0x9aa>
 801b286:	4948      	ldr	r1, [pc, #288]	; (801b3a8 <__ieee754_pow+0x218>)
 801b288:	4632      	mov	r2, r6
 801b28a:	463b      	mov	r3, r7
 801b28c:	2000      	movs	r0, #0
 801b28e:	f7e5 fafd 	bl	800088c <__aeabi_ddiv>
 801b292:	e7dd      	b.n	801b250 <__ieee754_pow+0xc0>
 801b294:	f04f 0b02 	mov.w	fp, #2
 801b298:	e7c4      	b.n	801b224 <__ieee754_pow+0x94>
 801b29a:	f04f 0b00 	mov.w	fp, #0
 801b29e:	e7c1      	b.n	801b224 <__ieee754_pow+0x94>
 801b2a0:	f1b9 0f00 	cmp.w	r9, #0
 801b2a4:	dad2      	bge.n	801b24c <__ieee754_pow+0xbc>
 801b2a6:	e9dd 0300 	ldrd	r0, r3, [sp]
 801b2aa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801b2ae:	e7cf      	b.n	801b250 <__ieee754_pow+0xc0>
 801b2b0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 801b2b4:	d106      	bne.n	801b2c4 <__ieee754_pow+0x134>
 801b2b6:	4632      	mov	r2, r6
 801b2b8:	463b      	mov	r3, r7
 801b2ba:	4610      	mov	r0, r2
 801b2bc:	4619      	mov	r1, r3
 801b2be:	f7e5 f9bb 	bl	8000638 <__aeabi_dmul>
 801b2c2:	e7c5      	b.n	801b250 <__ieee754_pow+0xc0>
 801b2c4:	4b39      	ldr	r3, [pc, #228]	; (801b3ac <__ieee754_pow+0x21c>)
 801b2c6:	4599      	cmp	r9, r3
 801b2c8:	d10a      	bne.n	801b2e0 <__ieee754_pow+0x150>
 801b2ca:	2d00      	cmp	r5, #0
 801b2cc:	db08      	blt.n	801b2e0 <__ieee754_pow+0x150>
 801b2ce:	ec47 6b10 	vmov	d0, r6, r7
 801b2d2:	b011      	add	sp, #68	; 0x44
 801b2d4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b2d8:	f000 bc68 	b.w	801bbac <__ieee754_sqrt>
 801b2dc:	f04f 0b00 	mov.w	fp, #0
 801b2e0:	ec47 6b10 	vmov	d0, r6, r7
 801b2e4:	f000 ffd5 	bl	801c292 <fabs>
 801b2e8:	ec51 0b10 	vmov	r0, r1, d0
 801b2ec:	f1ba 0f00 	cmp.w	sl, #0
 801b2f0:	d127      	bne.n	801b342 <__ieee754_pow+0x1b2>
 801b2f2:	b124      	cbz	r4, 801b2fe <__ieee754_pow+0x16e>
 801b2f4:	4b2c      	ldr	r3, [pc, #176]	; (801b3a8 <__ieee754_pow+0x218>)
 801b2f6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801b2fa:	429a      	cmp	r2, r3
 801b2fc:	d121      	bne.n	801b342 <__ieee754_pow+0x1b2>
 801b2fe:	f1b9 0f00 	cmp.w	r9, #0
 801b302:	da05      	bge.n	801b310 <__ieee754_pow+0x180>
 801b304:	4602      	mov	r2, r0
 801b306:	460b      	mov	r3, r1
 801b308:	2000      	movs	r0, #0
 801b30a:	4927      	ldr	r1, [pc, #156]	; (801b3a8 <__ieee754_pow+0x218>)
 801b30c:	f7e5 fabe 	bl	800088c <__aeabi_ddiv>
 801b310:	2d00      	cmp	r5, #0
 801b312:	da9d      	bge.n	801b250 <__ieee754_pow+0xc0>
 801b314:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801b318:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801b31c:	ea54 030b 	orrs.w	r3, r4, fp
 801b320:	d108      	bne.n	801b334 <__ieee754_pow+0x1a4>
 801b322:	4602      	mov	r2, r0
 801b324:	460b      	mov	r3, r1
 801b326:	4610      	mov	r0, r2
 801b328:	4619      	mov	r1, r3
 801b32a:	f7e4 ffcd 	bl	80002c8 <__aeabi_dsub>
 801b32e:	4602      	mov	r2, r0
 801b330:	460b      	mov	r3, r1
 801b332:	e7ac      	b.n	801b28e <__ieee754_pow+0xfe>
 801b334:	f1bb 0f01 	cmp.w	fp, #1
 801b338:	d18a      	bne.n	801b250 <__ieee754_pow+0xc0>
 801b33a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b33e:	4619      	mov	r1, r3
 801b340:	e786      	b.n	801b250 <__ieee754_pow+0xc0>
 801b342:	0fed      	lsrs	r5, r5, #31
 801b344:	1e6b      	subs	r3, r5, #1
 801b346:	930d      	str	r3, [sp, #52]	; 0x34
 801b348:	ea5b 0303 	orrs.w	r3, fp, r3
 801b34c:	d102      	bne.n	801b354 <__ieee754_pow+0x1c4>
 801b34e:	4632      	mov	r2, r6
 801b350:	463b      	mov	r3, r7
 801b352:	e7e8      	b.n	801b326 <__ieee754_pow+0x196>
 801b354:	4b16      	ldr	r3, [pc, #88]	; (801b3b0 <__ieee754_pow+0x220>)
 801b356:	4598      	cmp	r8, r3
 801b358:	f340 80fe 	ble.w	801b558 <__ieee754_pow+0x3c8>
 801b35c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801b360:	4598      	cmp	r8, r3
 801b362:	dd0a      	ble.n	801b37a <__ieee754_pow+0x1ea>
 801b364:	4b0f      	ldr	r3, [pc, #60]	; (801b3a4 <__ieee754_pow+0x214>)
 801b366:	429c      	cmp	r4, r3
 801b368:	dc0d      	bgt.n	801b386 <__ieee754_pow+0x1f6>
 801b36a:	f1b9 0f00 	cmp.w	r9, #0
 801b36e:	f6bf af6d 	bge.w	801b24c <__ieee754_pow+0xbc>
 801b372:	a307      	add	r3, pc, #28	; (adr r3, 801b390 <__ieee754_pow+0x200>)
 801b374:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b378:	e79f      	b.n	801b2ba <__ieee754_pow+0x12a>
 801b37a:	4b0e      	ldr	r3, [pc, #56]	; (801b3b4 <__ieee754_pow+0x224>)
 801b37c:	429c      	cmp	r4, r3
 801b37e:	ddf4      	ble.n	801b36a <__ieee754_pow+0x1da>
 801b380:	4b09      	ldr	r3, [pc, #36]	; (801b3a8 <__ieee754_pow+0x218>)
 801b382:	429c      	cmp	r4, r3
 801b384:	dd18      	ble.n	801b3b8 <__ieee754_pow+0x228>
 801b386:	f1b9 0f00 	cmp.w	r9, #0
 801b38a:	dcf2      	bgt.n	801b372 <__ieee754_pow+0x1e2>
 801b38c:	e75e      	b.n	801b24c <__ieee754_pow+0xbc>
 801b38e:	bf00      	nop
 801b390:	8800759c 	.word	0x8800759c
 801b394:	7e37e43c 	.word	0x7e37e43c
 801b398:	7ff00000 	.word	0x7ff00000
 801b39c:	0801d41d 	.word	0x0801d41d
 801b3a0:	433fffff 	.word	0x433fffff
 801b3a4:	3fefffff 	.word	0x3fefffff
 801b3a8:	3ff00000 	.word	0x3ff00000
 801b3ac:	3fe00000 	.word	0x3fe00000
 801b3b0:	41e00000 	.word	0x41e00000
 801b3b4:	3feffffe 	.word	0x3feffffe
 801b3b8:	2200      	movs	r2, #0
 801b3ba:	4b63      	ldr	r3, [pc, #396]	; (801b548 <__ieee754_pow+0x3b8>)
 801b3bc:	f7e4 ff84 	bl	80002c8 <__aeabi_dsub>
 801b3c0:	a355      	add	r3, pc, #340	; (adr r3, 801b518 <__ieee754_pow+0x388>)
 801b3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3c6:	4604      	mov	r4, r0
 801b3c8:	460d      	mov	r5, r1
 801b3ca:	f7e5 f935 	bl	8000638 <__aeabi_dmul>
 801b3ce:	a354      	add	r3, pc, #336	; (adr r3, 801b520 <__ieee754_pow+0x390>)
 801b3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3d4:	4606      	mov	r6, r0
 801b3d6:	460f      	mov	r7, r1
 801b3d8:	4620      	mov	r0, r4
 801b3da:	4629      	mov	r1, r5
 801b3dc:	f7e5 f92c 	bl	8000638 <__aeabi_dmul>
 801b3e0:	2200      	movs	r2, #0
 801b3e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801b3e6:	4b59      	ldr	r3, [pc, #356]	; (801b54c <__ieee754_pow+0x3bc>)
 801b3e8:	4620      	mov	r0, r4
 801b3ea:	4629      	mov	r1, r5
 801b3ec:	f7e5 f924 	bl	8000638 <__aeabi_dmul>
 801b3f0:	4602      	mov	r2, r0
 801b3f2:	460b      	mov	r3, r1
 801b3f4:	a14c      	add	r1, pc, #304	; (adr r1, 801b528 <__ieee754_pow+0x398>)
 801b3f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b3fa:	f7e4 ff65 	bl	80002c8 <__aeabi_dsub>
 801b3fe:	4622      	mov	r2, r4
 801b400:	462b      	mov	r3, r5
 801b402:	f7e5 f919 	bl	8000638 <__aeabi_dmul>
 801b406:	4602      	mov	r2, r0
 801b408:	460b      	mov	r3, r1
 801b40a:	2000      	movs	r0, #0
 801b40c:	4950      	ldr	r1, [pc, #320]	; (801b550 <__ieee754_pow+0x3c0>)
 801b40e:	f7e4 ff5b 	bl	80002c8 <__aeabi_dsub>
 801b412:	4622      	mov	r2, r4
 801b414:	462b      	mov	r3, r5
 801b416:	4680      	mov	r8, r0
 801b418:	4689      	mov	r9, r1
 801b41a:	4620      	mov	r0, r4
 801b41c:	4629      	mov	r1, r5
 801b41e:	f7e5 f90b 	bl	8000638 <__aeabi_dmul>
 801b422:	4602      	mov	r2, r0
 801b424:	460b      	mov	r3, r1
 801b426:	4640      	mov	r0, r8
 801b428:	4649      	mov	r1, r9
 801b42a:	f7e5 f905 	bl	8000638 <__aeabi_dmul>
 801b42e:	a340      	add	r3, pc, #256	; (adr r3, 801b530 <__ieee754_pow+0x3a0>)
 801b430:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b434:	f7e5 f900 	bl	8000638 <__aeabi_dmul>
 801b438:	4602      	mov	r2, r0
 801b43a:	460b      	mov	r3, r1
 801b43c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b440:	f7e4 ff42 	bl	80002c8 <__aeabi_dsub>
 801b444:	4602      	mov	r2, r0
 801b446:	460b      	mov	r3, r1
 801b448:	4604      	mov	r4, r0
 801b44a:	460d      	mov	r5, r1
 801b44c:	4630      	mov	r0, r6
 801b44e:	4639      	mov	r1, r7
 801b450:	f7e4 ff3c 	bl	80002cc <__adddf3>
 801b454:	2000      	movs	r0, #0
 801b456:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801b45a:	4632      	mov	r2, r6
 801b45c:	463b      	mov	r3, r7
 801b45e:	f7e4 ff33 	bl	80002c8 <__aeabi_dsub>
 801b462:	4602      	mov	r2, r0
 801b464:	460b      	mov	r3, r1
 801b466:	4620      	mov	r0, r4
 801b468:	4629      	mov	r1, r5
 801b46a:	f7e4 ff2d 	bl	80002c8 <__aeabi_dsub>
 801b46e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801b470:	f10b 33ff 	add.w	r3, fp, #4294967295
 801b474:	4313      	orrs	r3, r2
 801b476:	4606      	mov	r6, r0
 801b478:	460f      	mov	r7, r1
 801b47a:	f040 81eb 	bne.w	801b854 <__ieee754_pow+0x6c4>
 801b47e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 801b538 <__ieee754_pow+0x3a8>
 801b482:	e9dd 4500 	ldrd	r4, r5, [sp]
 801b486:	2400      	movs	r4, #0
 801b488:	4622      	mov	r2, r4
 801b48a:	462b      	mov	r3, r5
 801b48c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801b490:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b494:	f7e4 ff18 	bl	80002c8 <__aeabi_dsub>
 801b498:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801b49c:	f7e5 f8cc 	bl	8000638 <__aeabi_dmul>
 801b4a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 801b4a4:	4680      	mov	r8, r0
 801b4a6:	4689      	mov	r9, r1
 801b4a8:	4630      	mov	r0, r6
 801b4aa:	4639      	mov	r1, r7
 801b4ac:	f7e5 f8c4 	bl	8000638 <__aeabi_dmul>
 801b4b0:	4602      	mov	r2, r0
 801b4b2:	460b      	mov	r3, r1
 801b4b4:	4640      	mov	r0, r8
 801b4b6:	4649      	mov	r1, r9
 801b4b8:	f7e4 ff08 	bl	80002cc <__adddf3>
 801b4bc:	4622      	mov	r2, r4
 801b4be:	462b      	mov	r3, r5
 801b4c0:	4680      	mov	r8, r0
 801b4c2:	4689      	mov	r9, r1
 801b4c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801b4c8:	f7e5 f8b6 	bl	8000638 <__aeabi_dmul>
 801b4cc:	460b      	mov	r3, r1
 801b4ce:	4604      	mov	r4, r0
 801b4d0:	460d      	mov	r5, r1
 801b4d2:	4602      	mov	r2, r0
 801b4d4:	4649      	mov	r1, r9
 801b4d6:	4640      	mov	r0, r8
 801b4d8:	e9cd 4500 	strd	r4, r5, [sp]
 801b4dc:	f7e4 fef6 	bl	80002cc <__adddf3>
 801b4e0:	4b1c      	ldr	r3, [pc, #112]	; (801b554 <__ieee754_pow+0x3c4>)
 801b4e2:	4299      	cmp	r1, r3
 801b4e4:	4606      	mov	r6, r0
 801b4e6:	460f      	mov	r7, r1
 801b4e8:	468b      	mov	fp, r1
 801b4ea:	f340 82f7 	ble.w	801badc <__ieee754_pow+0x94c>
 801b4ee:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801b4f2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801b4f6:	4303      	orrs	r3, r0
 801b4f8:	f000 81ea 	beq.w	801b8d0 <__ieee754_pow+0x740>
 801b4fc:	a310      	add	r3, pc, #64	; (adr r3, 801b540 <__ieee754_pow+0x3b0>)
 801b4fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b502:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b506:	f7e5 f897 	bl	8000638 <__aeabi_dmul>
 801b50a:	a30d      	add	r3, pc, #52	; (adr r3, 801b540 <__ieee754_pow+0x3b0>)
 801b50c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b510:	e6d5      	b.n	801b2be <__ieee754_pow+0x12e>
 801b512:	bf00      	nop
 801b514:	f3af 8000 	nop.w
 801b518:	60000000 	.word	0x60000000
 801b51c:	3ff71547 	.word	0x3ff71547
 801b520:	f85ddf44 	.word	0xf85ddf44
 801b524:	3e54ae0b 	.word	0x3e54ae0b
 801b528:	55555555 	.word	0x55555555
 801b52c:	3fd55555 	.word	0x3fd55555
 801b530:	652b82fe 	.word	0x652b82fe
 801b534:	3ff71547 	.word	0x3ff71547
 801b538:	00000000 	.word	0x00000000
 801b53c:	bff00000 	.word	0xbff00000
 801b540:	8800759c 	.word	0x8800759c
 801b544:	7e37e43c 	.word	0x7e37e43c
 801b548:	3ff00000 	.word	0x3ff00000
 801b54c:	3fd00000 	.word	0x3fd00000
 801b550:	3fe00000 	.word	0x3fe00000
 801b554:	408fffff 	.word	0x408fffff
 801b558:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801b55c:	f04f 0200 	mov.w	r2, #0
 801b560:	da05      	bge.n	801b56e <__ieee754_pow+0x3de>
 801b562:	4bd3      	ldr	r3, [pc, #844]	; (801b8b0 <__ieee754_pow+0x720>)
 801b564:	f7e5 f868 	bl	8000638 <__aeabi_dmul>
 801b568:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801b56c:	460c      	mov	r4, r1
 801b56e:	1523      	asrs	r3, r4, #20
 801b570:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801b574:	4413      	add	r3, r2
 801b576:	9309      	str	r3, [sp, #36]	; 0x24
 801b578:	4bce      	ldr	r3, [pc, #824]	; (801b8b4 <__ieee754_pow+0x724>)
 801b57a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801b57e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801b582:	429c      	cmp	r4, r3
 801b584:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801b588:	dd08      	ble.n	801b59c <__ieee754_pow+0x40c>
 801b58a:	4bcb      	ldr	r3, [pc, #812]	; (801b8b8 <__ieee754_pow+0x728>)
 801b58c:	429c      	cmp	r4, r3
 801b58e:	f340 815e 	ble.w	801b84e <__ieee754_pow+0x6be>
 801b592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b594:	3301      	adds	r3, #1
 801b596:	9309      	str	r3, [sp, #36]	; 0x24
 801b598:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801b59c:	f04f 0a00 	mov.w	sl, #0
 801b5a0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 801b5a4:	930c      	str	r3, [sp, #48]	; 0x30
 801b5a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b5a8:	4bc4      	ldr	r3, [pc, #784]	; (801b8bc <__ieee754_pow+0x72c>)
 801b5aa:	4413      	add	r3, r2
 801b5ac:	ed93 7b00 	vldr	d7, [r3]
 801b5b0:	4629      	mov	r1, r5
 801b5b2:	ec53 2b17 	vmov	r2, r3, d7
 801b5b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b5ba:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801b5be:	f7e4 fe83 	bl	80002c8 <__aeabi_dsub>
 801b5c2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801b5c6:	4606      	mov	r6, r0
 801b5c8:	460f      	mov	r7, r1
 801b5ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801b5ce:	f7e4 fe7d 	bl	80002cc <__adddf3>
 801b5d2:	4602      	mov	r2, r0
 801b5d4:	460b      	mov	r3, r1
 801b5d6:	2000      	movs	r0, #0
 801b5d8:	49b9      	ldr	r1, [pc, #740]	; (801b8c0 <__ieee754_pow+0x730>)
 801b5da:	f7e5 f957 	bl	800088c <__aeabi_ddiv>
 801b5de:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 801b5e2:	4602      	mov	r2, r0
 801b5e4:	460b      	mov	r3, r1
 801b5e6:	4630      	mov	r0, r6
 801b5e8:	4639      	mov	r1, r7
 801b5ea:	f7e5 f825 	bl	8000638 <__aeabi_dmul>
 801b5ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801b5f2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 801b5f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801b5fa:	2300      	movs	r3, #0
 801b5fc:	9302      	str	r3, [sp, #8]
 801b5fe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801b602:	106d      	asrs	r5, r5, #1
 801b604:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801b608:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801b60c:	2200      	movs	r2, #0
 801b60e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 801b612:	4640      	mov	r0, r8
 801b614:	4649      	mov	r1, r9
 801b616:	4614      	mov	r4, r2
 801b618:	461d      	mov	r5, r3
 801b61a:	f7e5 f80d 	bl	8000638 <__aeabi_dmul>
 801b61e:	4602      	mov	r2, r0
 801b620:	460b      	mov	r3, r1
 801b622:	4630      	mov	r0, r6
 801b624:	4639      	mov	r1, r7
 801b626:	f7e4 fe4f 	bl	80002c8 <__aeabi_dsub>
 801b62a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801b62e:	4606      	mov	r6, r0
 801b630:	460f      	mov	r7, r1
 801b632:	4620      	mov	r0, r4
 801b634:	4629      	mov	r1, r5
 801b636:	f7e4 fe47 	bl	80002c8 <__aeabi_dsub>
 801b63a:	4602      	mov	r2, r0
 801b63c:	460b      	mov	r3, r1
 801b63e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801b642:	f7e4 fe41 	bl	80002c8 <__aeabi_dsub>
 801b646:	4642      	mov	r2, r8
 801b648:	464b      	mov	r3, r9
 801b64a:	f7e4 fff5 	bl	8000638 <__aeabi_dmul>
 801b64e:	4602      	mov	r2, r0
 801b650:	460b      	mov	r3, r1
 801b652:	4630      	mov	r0, r6
 801b654:	4639      	mov	r1, r7
 801b656:	f7e4 fe37 	bl	80002c8 <__aeabi_dsub>
 801b65a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801b65e:	f7e4 ffeb 	bl	8000638 <__aeabi_dmul>
 801b662:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801b666:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801b66a:	4610      	mov	r0, r2
 801b66c:	4619      	mov	r1, r3
 801b66e:	f7e4 ffe3 	bl	8000638 <__aeabi_dmul>
 801b672:	a37b      	add	r3, pc, #492	; (adr r3, 801b860 <__ieee754_pow+0x6d0>)
 801b674:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b678:	4604      	mov	r4, r0
 801b67a:	460d      	mov	r5, r1
 801b67c:	f7e4 ffdc 	bl	8000638 <__aeabi_dmul>
 801b680:	a379      	add	r3, pc, #484	; (adr r3, 801b868 <__ieee754_pow+0x6d8>)
 801b682:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b686:	f7e4 fe21 	bl	80002cc <__adddf3>
 801b68a:	4622      	mov	r2, r4
 801b68c:	462b      	mov	r3, r5
 801b68e:	f7e4 ffd3 	bl	8000638 <__aeabi_dmul>
 801b692:	a377      	add	r3, pc, #476	; (adr r3, 801b870 <__ieee754_pow+0x6e0>)
 801b694:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b698:	f7e4 fe18 	bl	80002cc <__adddf3>
 801b69c:	4622      	mov	r2, r4
 801b69e:	462b      	mov	r3, r5
 801b6a0:	f7e4 ffca 	bl	8000638 <__aeabi_dmul>
 801b6a4:	a374      	add	r3, pc, #464	; (adr r3, 801b878 <__ieee754_pow+0x6e8>)
 801b6a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b6aa:	f7e4 fe0f 	bl	80002cc <__adddf3>
 801b6ae:	4622      	mov	r2, r4
 801b6b0:	462b      	mov	r3, r5
 801b6b2:	f7e4 ffc1 	bl	8000638 <__aeabi_dmul>
 801b6b6:	a372      	add	r3, pc, #456	; (adr r3, 801b880 <__ieee754_pow+0x6f0>)
 801b6b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b6bc:	f7e4 fe06 	bl	80002cc <__adddf3>
 801b6c0:	4622      	mov	r2, r4
 801b6c2:	462b      	mov	r3, r5
 801b6c4:	f7e4 ffb8 	bl	8000638 <__aeabi_dmul>
 801b6c8:	a36f      	add	r3, pc, #444	; (adr r3, 801b888 <__ieee754_pow+0x6f8>)
 801b6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b6ce:	f7e4 fdfd 	bl	80002cc <__adddf3>
 801b6d2:	4622      	mov	r2, r4
 801b6d4:	4606      	mov	r6, r0
 801b6d6:	460f      	mov	r7, r1
 801b6d8:	462b      	mov	r3, r5
 801b6da:	4620      	mov	r0, r4
 801b6dc:	4629      	mov	r1, r5
 801b6de:	f7e4 ffab 	bl	8000638 <__aeabi_dmul>
 801b6e2:	4602      	mov	r2, r0
 801b6e4:	460b      	mov	r3, r1
 801b6e6:	4630      	mov	r0, r6
 801b6e8:	4639      	mov	r1, r7
 801b6ea:	f7e4 ffa5 	bl	8000638 <__aeabi_dmul>
 801b6ee:	4642      	mov	r2, r8
 801b6f0:	4604      	mov	r4, r0
 801b6f2:	460d      	mov	r5, r1
 801b6f4:	464b      	mov	r3, r9
 801b6f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801b6fa:	f7e4 fde7 	bl	80002cc <__adddf3>
 801b6fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801b702:	f7e4 ff99 	bl	8000638 <__aeabi_dmul>
 801b706:	4622      	mov	r2, r4
 801b708:	462b      	mov	r3, r5
 801b70a:	f7e4 fddf 	bl	80002cc <__adddf3>
 801b70e:	4642      	mov	r2, r8
 801b710:	4606      	mov	r6, r0
 801b712:	460f      	mov	r7, r1
 801b714:	464b      	mov	r3, r9
 801b716:	4640      	mov	r0, r8
 801b718:	4649      	mov	r1, r9
 801b71a:	f7e4 ff8d 	bl	8000638 <__aeabi_dmul>
 801b71e:	2200      	movs	r2, #0
 801b720:	4b68      	ldr	r3, [pc, #416]	; (801b8c4 <__ieee754_pow+0x734>)
 801b722:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801b726:	f7e4 fdd1 	bl	80002cc <__adddf3>
 801b72a:	4632      	mov	r2, r6
 801b72c:	463b      	mov	r3, r7
 801b72e:	f7e4 fdcd 	bl	80002cc <__adddf3>
 801b732:	9802      	ldr	r0, [sp, #8]
 801b734:	460d      	mov	r5, r1
 801b736:	4604      	mov	r4, r0
 801b738:	4602      	mov	r2, r0
 801b73a:	460b      	mov	r3, r1
 801b73c:	4640      	mov	r0, r8
 801b73e:	4649      	mov	r1, r9
 801b740:	f7e4 ff7a 	bl	8000638 <__aeabi_dmul>
 801b744:	2200      	movs	r2, #0
 801b746:	4680      	mov	r8, r0
 801b748:	4689      	mov	r9, r1
 801b74a:	4b5e      	ldr	r3, [pc, #376]	; (801b8c4 <__ieee754_pow+0x734>)
 801b74c:	4620      	mov	r0, r4
 801b74e:	4629      	mov	r1, r5
 801b750:	f7e4 fdba 	bl	80002c8 <__aeabi_dsub>
 801b754:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801b758:	f7e4 fdb6 	bl	80002c8 <__aeabi_dsub>
 801b75c:	4602      	mov	r2, r0
 801b75e:	460b      	mov	r3, r1
 801b760:	4630      	mov	r0, r6
 801b762:	4639      	mov	r1, r7
 801b764:	f7e4 fdb0 	bl	80002c8 <__aeabi_dsub>
 801b768:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801b76c:	f7e4 ff64 	bl	8000638 <__aeabi_dmul>
 801b770:	4622      	mov	r2, r4
 801b772:	4606      	mov	r6, r0
 801b774:	460f      	mov	r7, r1
 801b776:	462b      	mov	r3, r5
 801b778:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801b77c:	f7e4 ff5c 	bl	8000638 <__aeabi_dmul>
 801b780:	4602      	mov	r2, r0
 801b782:	460b      	mov	r3, r1
 801b784:	4630      	mov	r0, r6
 801b786:	4639      	mov	r1, r7
 801b788:	f7e4 fda0 	bl	80002cc <__adddf3>
 801b78c:	4606      	mov	r6, r0
 801b78e:	460f      	mov	r7, r1
 801b790:	4602      	mov	r2, r0
 801b792:	460b      	mov	r3, r1
 801b794:	4640      	mov	r0, r8
 801b796:	4649      	mov	r1, r9
 801b798:	f7e4 fd98 	bl	80002cc <__adddf3>
 801b79c:	9802      	ldr	r0, [sp, #8]
 801b79e:	a33c      	add	r3, pc, #240	; (adr r3, 801b890 <__ieee754_pow+0x700>)
 801b7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7a4:	4604      	mov	r4, r0
 801b7a6:	460d      	mov	r5, r1
 801b7a8:	f7e4 ff46 	bl	8000638 <__aeabi_dmul>
 801b7ac:	4642      	mov	r2, r8
 801b7ae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801b7b2:	464b      	mov	r3, r9
 801b7b4:	4620      	mov	r0, r4
 801b7b6:	4629      	mov	r1, r5
 801b7b8:	f7e4 fd86 	bl	80002c8 <__aeabi_dsub>
 801b7bc:	4602      	mov	r2, r0
 801b7be:	460b      	mov	r3, r1
 801b7c0:	4630      	mov	r0, r6
 801b7c2:	4639      	mov	r1, r7
 801b7c4:	f7e4 fd80 	bl	80002c8 <__aeabi_dsub>
 801b7c8:	a333      	add	r3, pc, #204	; (adr r3, 801b898 <__ieee754_pow+0x708>)
 801b7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7ce:	f7e4 ff33 	bl	8000638 <__aeabi_dmul>
 801b7d2:	a333      	add	r3, pc, #204	; (adr r3, 801b8a0 <__ieee754_pow+0x710>)
 801b7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7d8:	4606      	mov	r6, r0
 801b7da:	460f      	mov	r7, r1
 801b7dc:	4620      	mov	r0, r4
 801b7de:	4629      	mov	r1, r5
 801b7e0:	f7e4 ff2a 	bl	8000638 <__aeabi_dmul>
 801b7e4:	4602      	mov	r2, r0
 801b7e6:	460b      	mov	r3, r1
 801b7e8:	4630      	mov	r0, r6
 801b7ea:	4639      	mov	r1, r7
 801b7ec:	f7e4 fd6e 	bl	80002cc <__adddf3>
 801b7f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b7f2:	4b35      	ldr	r3, [pc, #212]	; (801b8c8 <__ieee754_pow+0x738>)
 801b7f4:	4413      	add	r3, r2
 801b7f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7fa:	f7e4 fd67 	bl	80002cc <__adddf3>
 801b7fe:	4604      	mov	r4, r0
 801b800:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b802:	460d      	mov	r5, r1
 801b804:	f7e4 feae 	bl	8000564 <__aeabi_i2d>
 801b808:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b80a:	4b30      	ldr	r3, [pc, #192]	; (801b8cc <__ieee754_pow+0x73c>)
 801b80c:	4413      	add	r3, r2
 801b80e:	e9d3 8900 	ldrd	r8, r9, [r3]
 801b812:	4606      	mov	r6, r0
 801b814:	460f      	mov	r7, r1
 801b816:	4622      	mov	r2, r4
 801b818:	462b      	mov	r3, r5
 801b81a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801b81e:	f7e4 fd55 	bl	80002cc <__adddf3>
 801b822:	4642      	mov	r2, r8
 801b824:	464b      	mov	r3, r9
 801b826:	f7e4 fd51 	bl	80002cc <__adddf3>
 801b82a:	4632      	mov	r2, r6
 801b82c:	463b      	mov	r3, r7
 801b82e:	f7e4 fd4d 	bl	80002cc <__adddf3>
 801b832:	9802      	ldr	r0, [sp, #8]
 801b834:	4632      	mov	r2, r6
 801b836:	463b      	mov	r3, r7
 801b838:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801b83c:	f7e4 fd44 	bl	80002c8 <__aeabi_dsub>
 801b840:	4642      	mov	r2, r8
 801b842:	464b      	mov	r3, r9
 801b844:	f7e4 fd40 	bl	80002c8 <__aeabi_dsub>
 801b848:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801b84c:	e607      	b.n	801b45e <__ieee754_pow+0x2ce>
 801b84e:	f04f 0a01 	mov.w	sl, #1
 801b852:	e6a5      	b.n	801b5a0 <__ieee754_pow+0x410>
 801b854:	ed9f 7b14 	vldr	d7, [pc, #80]	; 801b8a8 <__ieee754_pow+0x718>
 801b858:	e613      	b.n	801b482 <__ieee754_pow+0x2f2>
 801b85a:	bf00      	nop
 801b85c:	f3af 8000 	nop.w
 801b860:	4a454eef 	.word	0x4a454eef
 801b864:	3fca7e28 	.word	0x3fca7e28
 801b868:	93c9db65 	.word	0x93c9db65
 801b86c:	3fcd864a 	.word	0x3fcd864a
 801b870:	a91d4101 	.word	0xa91d4101
 801b874:	3fd17460 	.word	0x3fd17460
 801b878:	518f264d 	.word	0x518f264d
 801b87c:	3fd55555 	.word	0x3fd55555
 801b880:	db6fabff 	.word	0xdb6fabff
 801b884:	3fdb6db6 	.word	0x3fdb6db6
 801b888:	33333303 	.word	0x33333303
 801b88c:	3fe33333 	.word	0x3fe33333
 801b890:	e0000000 	.word	0xe0000000
 801b894:	3feec709 	.word	0x3feec709
 801b898:	dc3a03fd 	.word	0xdc3a03fd
 801b89c:	3feec709 	.word	0x3feec709
 801b8a0:	145b01f5 	.word	0x145b01f5
 801b8a4:	be3e2fe0 	.word	0xbe3e2fe0
 801b8a8:	00000000 	.word	0x00000000
 801b8ac:	3ff00000 	.word	0x3ff00000
 801b8b0:	43400000 	.word	0x43400000
 801b8b4:	0003988e 	.word	0x0003988e
 801b8b8:	000bb679 	.word	0x000bb679
 801b8bc:	0801d4c0 	.word	0x0801d4c0
 801b8c0:	3ff00000 	.word	0x3ff00000
 801b8c4:	40080000 	.word	0x40080000
 801b8c8:	0801d4e0 	.word	0x0801d4e0
 801b8cc:	0801d4d0 	.word	0x0801d4d0
 801b8d0:	a3b4      	add	r3, pc, #720	; (adr r3, 801bba4 <__ieee754_pow+0xa14>)
 801b8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b8d6:	4640      	mov	r0, r8
 801b8d8:	4649      	mov	r1, r9
 801b8da:	f7e4 fcf7 	bl	80002cc <__adddf3>
 801b8de:	4622      	mov	r2, r4
 801b8e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801b8e4:	462b      	mov	r3, r5
 801b8e6:	4630      	mov	r0, r6
 801b8e8:	4639      	mov	r1, r7
 801b8ea:	f7e4 fced 	bl	80002c8 <__aeabi_dsub>
 801b8ee:	4602      	mov	r2, r0
 801b8f0:	460b      	mov	r3, r1
 801b8f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801b8f6:	f7e5 f92f 	bl	8000b58 <__aeabi_dcmpgt>
 801b8fa:	2800      	cmp	r0, #0
 801b8fc:	f47f adfe 	bne.w	801b4fc <__ieee754_pow+0x36c>
 801b900:	4aa3      	ldr	r2, [pc, #652]	; (801bb90 <__ieee754_pow+0xa00>)
 801b902:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801b906:	4293      	cmp	r3, r2
 801b908:	f340 810a 	ble.w	801bb20 <__ieee754_pow+0x990>
 801b90c:	151b      	asrs	r3, r3, #20
 801b90e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801b912:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801b916:	fa4a f303 	asr.w	r3, sl, r3
 801b91a:	445b      	add	r3, fp
 801b91c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801b920:	4e9c      	ldr	r6, [pc, #624]	; (801bb94 <__ieee754_pow+0xa04>)
 801b922:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801b926:	4116      	asrs	r6, r2
 801b928:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801b92c:	2000      	movs	r0, #0
 801b92e:	ea23 0106 	bic.w	r1, r3, r6
 801b932:	f1c2 0214 	rsb	r2, r2, #20
 801b936:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801b93a:	fa4a fa02 	asr.w	sl, sl, r2
 801b93e:	f1bb 0f00 	cmp.w	fp, #0
 801b942:	4602      	mov	r2, r0
 801b944:	460b      	mov	r3, r1
 801b946:	4620      	mov	r0, r4
 801b948:	4629      	mov	r1, r5
 801b94a:	bfb8      	it	lt
 801b94c:	f1ca 0a00 	rsblt	sl, sl, #0
 801b950:	f7e4 fcba 	bl	80002c8 <__aeabi_dsub>
 801b954:	e9cd 0100 	strd	r0, r1, [sp]
 801b958:	4642      	mov	r2, r8
 801b95a:	464b      	mov	r3, r9
 801b95c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801b960:	f7e4 fcb4 	bl	80002cc <__adddf3>
 801b964:	2000      	movs	r0, #0
 801b966:	a378      	add	r3, pc, #480	; (adr r3, 801bb48 <__ieee754_pow+0x9b8>)
 801b968:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b96c:	4604      	mov	r4, r0
 801b96e:	460d      	mov	r5, r1
 801b970:	f7e4 fe62 	bl	8000638 <__aeabi_dmul>
 801b974:	e9dd 2300 	ldrd	r2, r3, [sp]
 801b978:	4606      	mov	r6, r0
 801b97a:	460f      	mov	r7, r1
 801b97c:	4620      	mov	r0, r4
 801b97e:	4629      	mov	r1, r5
 801b980:	f7e4 fca2 	bl	80002c8 <__aeabi_dsub>
 801b984:	4602      	mov	r2, r0
 801b986:	460b      	mov	r3, r1
 801b988:	4640      	mov	r0, r8
 801b98a:	4649      	mov	r1, r9
 801b98c:	f7e4 fc9c 	bl	80002c8 <__aeabi_dsub>
 801b990:	a36f      	add	r3, pc, #444	; (adr r3, 801bb50 <__ieee754_pow+0x9c0>)
 801b992:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b996:	f7e4 fe4f 	bl	8000638 <__aeabi_dmul>
 801b99a:	a36f      	add	r3, pc, #444	; (adr r3, 801bb58 <__ieee754_pow+0x9c8>)
 801b99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b9a0:	4680      	mov	r8, r0
 801b9a2:	4689      	mov	r9, r1
 801b9a4:	4620      	mov	r0, r4
 801b9a6:	4629      	mov	r1, r5
 801b9a8:	f7e4 fe46 	bl	8000638 <__aeabi_dmul>
 801b9ac:	4602      	mov	r2, r0
 801b9ae:	460b      	mov	r3, r1
 801b9b0:	4640      	mov	r0, r8
 801b9b2:	4649      	mov	r1, r9
 801b9b4:	f7e4 fc8a 	bl	80002cc <__adddf3>
 801b9b8:	4604      	mov	r4, r0
 801b9ba:	460d      	mov	r5, r1
 801b9bc:	4602      	mov	r2, r0
 801b9be:	460b      	mov	r3, r1
 801b9c0:	4630      	mov	r0, r6
 801b9c2:	4639      	mov	r1, r7
 801b9c4:	f7e4 fc82 	bl	80002cc <__adddf3>
 801b9c8:	4632      	mov	r2, r6
 801b9ca:	463b      	mov	r3, r7
 801b9cc:	4680      	mov	r8, r0
 801b9ce:	4689      	mov	r9, r1
 801b9d0:	f7e4 fc7a 	bl	80002c8 <__aeabi_dsub>
 801b9d4:	4602      	mov	r2, r0
 801b9d6:	460b      	mov	r3, r1
 801b9d8:	4620      	mov	r0, r4
 801b9da:	4629      	mov	r1, r5
 801b9dc:	f7e4 fc74 	bl	80002c8 <__aeabi_dsub>
 801b9e0:	4642      	mov	r2, r8
 801b9e2:	4606      	mov	r6, r0
 801b9e4:	460f      	mov	r7, r1
 801b9e6:	464b      	mov	r3, r9
 801b9e8:	4640      	mov	r0, r8
 801b9ea:	4649      	mov	r1, r9
 801b9ec:	f7e4 fe24 	bl	8000638 <__aeabi_dmul>
 801b9f0:	a35b      	add	r3, pc, #364	; (adr r3, 801bb60 <__ieee754_pow+0x9d0>)
 801b9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b9f6:	4604      	mov	r4, r0
 801b9f8:	460d      	mov	r5, r1
 801b9fa:	f7e4 fe1d 	bl	8000638 <__aeabi_dmul>
 801b9fe:	a35a      	add	r3, pc, #360	; (adr r3, 801bb68 <__ieee754_pow+0x9d8>)
 801ba00:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba04:	f7e4 fc60 	bl	80002c8 <__aeabi_dsub>
 801ba08:	4622      	mov	r2, r4
 801ba0a:	462b      	mov	r3, r5
 801ba0c:	f7e4 fe14 	bl	8000638 <__aeabi_dmul>
 801ba10:	a357      	add	r3, pc, #348	; (adr r3, 801bb70 <__ieee754_pow+0x9e0>)
 801ba12:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba16:	f7e4 fc59 	bl	80002cc <__adddf3>
 801ba1a:	4622      	mov	r2, r4
 801ba1c:	462b      	mov	r3, r5
 801ba1e:	f7e4 fe0b 	bl	8000638 <__aeabi_dmul>
 801ba22:	a355      	add	r3, pc, #340	; (adr r3, 801bb78 <__ieee754_pow+0x9e8>)
 801ba24:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba28:	f7e4 fc4e 	bl	80002c8 <__aeabi_dsub>
 801ba2c:	4622      	mov	r2, r4
 801ba2e:	462b      	mov	r3, r5
 801ba30:	f7e4 fe02 	bl	8000638 <__aeabi_dmul>
 801ba34:	a352      	add	r3, pc, #328	; (adr r3, 801bb80 <__ieee754_pow+0x9f0>)
 801ba36:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba3a:	f7e4 fc47 	bl	80002cc <__adddf3>
 801ba3e:	4622      	mov	r2, r4
 801ba40:	462b      	mov	r3, r5
 801ba42:	f7e4 fdf9 	bl	8000638 <__aeabi_dmul>
 801ba46:	4602      	mov	r2, r0
 801ba48:	460b      	mov	r3, r1
 801ba4a:	4640      	mov	r0, r8
 801ba4c:	4649      	mov	r1, r9
 801ba4e:	f7e4 fc3b 	bl	80002c8 <__aeabi_dsub>
 801ba52:	4604      	mov	r4, r0
 801ba54:	460d      	mov	r5, r1
 801ba56:	4602      	mov	r2, r0
 801ba58:	460b      	mov	r3, r1
 801ba5a:	4640      	mov	r0, r8
 801ba5c:	4649      	mov	r1, r9
 801ba5e:	f7e4 fdeb 	bl	8000638 <__aeabi_dmul>
 801ba62:	2200      	movs	r2, #0
 801ba64:	e9cd 0100 	strd	r0, r1, [sp]
 801ba68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801ba6c:	4620      	mov	r0, r4
 801ba6e:	4629      	mov	r1, r5
 801ba70:	f7e4 fc2a 	bl	80002c8 <__aeabi_dsub>
 801ba74:	4602      	mov	r2, r0
 801ba76:	460b      	mov	r3, r1
 801ba78:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ba7c:	f7e4 ff06 	bl	800088c <__aeabi_ddiv>
 801ba80:	4632      	mov	r2, r6
 801ba82:	4604      	mov	r4, r0
 801ba84:	460d      	mov	r5, r1
 801ba86:	463b      	mov	r3, r7
 801ba88:	4640      	mov	r0, r8
 801ba8a:	4649      	mov	r1, r9
 801ba8c:	f7e4 fdd4 	bl	8000638 <__aeabi_dmul>
 801ba90:	4632      	mov	r2, r6
 801ba92:	463b      	mov	r3, r7
 801ba94:	f7e4 fc1a 	bl	80002cc <__adddf3>
 801ba98:	4602      	mov	r2, r0
 801ba9a:	460b      	mov	r3, r1
 801ba9c:	4620      	mov	r0, r4
 801ba9e:	4629      	mov	r1, r5
 801baa0:	f7e4 fc12 	bl	80002c8 <__aeabi_dsub>
 801baa4:	4642      	mov	r2, r8
 801baa6:	464b      	mov	r3, r9
 801baa8:	f7e4 fc0e 	bl	80002c8 <__aeabi_dsub>
 801baac:	4602      	mov	r2, r0
 801baae:	460b      	mov	r3, r1
 801bab0:	2000      	movs	r0, #0
 801bab2:	4939      	ldr	r1, [pc, #228]	; (801bb98 <__ieee754_pow+0xa08>)
 801bab4:	f7e4 fc08 	bl	80002c8 <__aeabi_dsub>
 801bab8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 801babc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801bac0:	4602      	mov	r2, r0
 801bac2:	460b      	mov	r3, r1
 801bac4:	da2f      	bge.n	801bb26 <__ieee754_pow+0x996>
 801bac6:	4650      	mov	r0, sl
 801bac8:	ec43 2b10 	vmov	d0, r2, r3
 801bacc:	f000 fc80 	bl	801c3d0 <scalbn>
 801bad0:	ec51 0b10 	vmov	r0, r1, d0
 801bad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801bad8:	f7ff bbf1 	b.w	801b2be <__ieee754_pow+0x12e>
 801badc:	4b2f      	ldr	r3, [pc, #188]	; (801bb9c <__ieee754_pow+0xa0c>)
 801bade:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801bae2:	429e      	cmp	r6, r3
 801bae4:	f77f af0c 	ble.w	801b900 <__ieee754_pow+0x770>
 801bae8:	4b2d      	ldr	r3, [pc, #180]	; (801bba0 <__ieee754_pow+0xa10>)
 801baea:	440b      	add	r3, r1
 801baec:	4303      	orrs	r3, r0
 801baee:	d00b      	beq.n	801bb08 <__ieee754_pow+0x978>
 801baf0:	a325      	add	r3, pc, #148	; (adr r3, 801bb88 <__ieee754_pow+0x9f8>)
 801baf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801baf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bafa:	f7e4 fd9d 	bl	8000638 <__aeabi_dmul>
 801bafe:	a322      	add	r3, pc, #136	; (adr r3, 801bb88 <__ieee754_pow+0x9f8>)
 801bb00:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bb04:	f7ff bbdb 	b.w	801b2be <__ieee754_pow+0x12e>
 801bb08:	4622      	mov	r2, r4
 801bb0a:	462b      	mov	r3, r5
 801bb0c:	f7e4 fbdc 	bl	80002c8 <__aeabi_dsub>
 801bb10:	4642      	mov	r2, r8
 801bb12:	464b      	mov	r3, r9
 801bb14:	f7e5 f816 	bl	8000b44 <__aeabi_dcmpge>
 801bb18:	2800      	cmp	r0, #0
 801bb1a:	f43f aef1 	beq.w	801b900 <__ieee754_pow+0x770>
 801bb1e:	e7e7      	b.n	801baf0 <__ieee754_pow+0x960>
 801bb20:	f04f 0a00 	mov.w	sl, #0
 801bb24:	e718      	b.n	801b958 <__ieee754_pow+0x7c8>
 801bb26:	4621      	mov	r1, r4
 801bb28:	e7d4      	b.n	801bad4 <__ieee754_pow+0x944>
 801bb2a:	2000      	movs	r0, #0
 801bb2c:	491a      	ldr	r1, [pc, #104]	; (801bb98 <__ieee754_pow+0xa08>)
 801bb2e:	f7ff bb8f 	b.w	801b250 <__ieee754_pow+0xc0>
 801bb32:	e9dd 0100 	ldrd	r0, r1, [sp]
 801bb36:	f7ff bb8b 	b.w	801b250 <__ieee754_pow+0xc0>
 801bb3a:	4630      	mov	r0, r6
 801bb3c:	4639      	mov	r1, r7
 801bb3e:	f7ff bb87 	b.w	801b250 <__ieee754_pow+0xc0>
 801bb42:	4693      	mov	fp, r2
 801bb44:	f7ff bb98 	b.w	801b278 <__ieee754_pow+0xe8>
 801bb48:	00000000 	.word	0x00000000
 801bb4c:	3fe62e43 	.word	0x3fe62e43
 801bb50:	fefa39ef 	.word	0xfefa39ef
 801bb54:	3fe62e42 	.word	0x3fe62e42
 801bb58:	0ca86c39 	.word	0x0ca86c39
 801bb5c:	be205c61 	.word	0xbe205c61
 801bb60:	72bea4d0 	.word	0x72bea4d0
 801bb64:	3e663769 	.word	0x3e663769
 801bb68:	c5d26bf1 	.word	0xc5d26bf1
 801bb6c:	3ebbbd41 	.word	0x3ebbbd41
 801bb70:	af25de2c 	.word	0xaf25de2c
 801bb74:	3f11566a 	.word	0x3f11566a
 801bb78:	16bebd93 	.word	0x16bebd93
 801bb7c:	3f66c16c 	.word	0x3f66c16c
 801bb80:	5555553e 	.word	0x5555553e
 801bb84:	3fc55555 	.word	0x3fc55555
 801bb88:	c2f8f359 	.word	0xc2f8f359
 801bb8c:	01a56e1f 	.word	0x01a56e1f
 801bb90:	3fe00000 	.word	0x3fe00000
 801bb94:	000fffff 	.word	0x000fffff
 801bb98:	3ff00000 	.word	0x3ff00000
 801bb9c:	4090cbff 	.word	0x4090cbff
 801bba0:	3f6f3400 	.word	0x3f6f3400
 801bba4:	652b82fe 	.word	0x652b82fe
 801bba8:	3c971547 	.word	0x3c971547

0801bbac <__ieee754_sqrt>:
 801bbac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bbb0:	4955      	ldr	r1, [pc, #340]	; (801bd08 <__ieee754_sqrt+0x15c>)
 801bbb2:	ec55 4b10 	vmov	r4, r5, d0
 801bbb6:	43a9      	bics	r1, r5
 801bbb8:	462b      	mov	r3, r5
 801bbba:	462a      	mov	r2, r5
 801bbbc:	d112      	bne.n	801bbe4 <__ieee754_sqrt+0x38>
 801bbbe:	ee10 2a10 	vmov	r2, s0
 801bbc2:	ee10 0a10 	vmov	r0, s0
 801bbc6:	4629      	mov	r1, r5
 801bbc8:	f7e4 fd36 	bl	8000638 <__aeabi_dmul>
 801bbcc:	4602      	mov	r2, r0
 801bbce:	460b      	mov	r3, r1
 801bbd0:	4620      	mov	r0, r4
 801bbd2:	4629      	mov	r1, r5
 801bbd4:	f7e4 fb7a 	bl	80002cc <__adddf3>
 801bbd8:	4604      	mov	r4, r0
 801bbda:	460d      	mov	r5, r1
 801bbdc:	ec45 4b10 	vmov	d0, r4, r5
 801bbe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bbe4:	2d00      	cmp	r5, #0
 801bbe6:	ee10 0a10 	vmov	r0, s0
 801bbea:	4621      	mov	r1, r4
 801bbec:	dc0f      	bgt.n	801bc0e <__ieee754_sqrt+0x62>
 801bbee:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801bbf2:	4330      	orrs	r0, r6
 801bbf4:	d0f2      	beq.n	801bbdc <__ieee754_sqrt+0x30>
 801bbf6:	b155      	cbz	r5, 801bc0e <__ieee754_sqrt+0x62>
 801bbf8:	ee10 2a10 	vmov	r2, s0
 801bbfc:	4620      	mov	r0, r4
 801bbfe:	4629      	mov	r1, r5
 801bc00:	f7e4 fb62 	bl	80002c8 <__aeabi_dsub>
 801bc04:	4602      	mov	r2, r0
 801bc06:	460b      	mov	r3, r1
 801bc08:	f7e4 fe40 	bl	800088c <__aeabi_ddiv>
 801bc0c:	e7e4      	b.n	801bbd8 <__ieee754_sqrt+0x2c>
 801bc0e:	151b      	asrs	r3, r3, #20
 801bc10:	d073      	beq.n	801bcfa <__ieee754_sqrt+0x14e>
 801bc12:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801bc16:	07dd      	lsls	r5, r3, #31
 801bc18:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801bc1c:	bf48      	it	mi
 801bc1e:	0fc8      	lsrmi	r0, r1, #31
 801bc20:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801bc24:	bf44      	itt	mi
 801bc26:	0049      	lslmi	r1, r1, #1
 801bc28:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 801bc2c:	2500      	movs	r5, #0
 801bc2e:	1058      	asrs	r0, r3, #1
 801bc30:	0fcb      	lsrs	r3, r1, #31
 801bc32:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 801bc36:	0049      	lsls	r1, r1, #1
 801bc38:	2316      	movs	r3, #22
 801bc3a:	462c      	mov	r4, r5
 801bc3c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 801bc40:	19a7      	adds	r7, r4, r6
 801bc42:	4297      	cmp	r7, r2
 801bc44:	bfde      	ittt	le
 801bc46:	19bc      	addle	r4, r7, r6
 801bc48:	1bd2      	suble	r2, r2, r7
 801bc4a:	19ad      	addle	r5, r5, r6
 801bc4c:	0fcf      	lsrs	r7, r1, #31
 801bc4e:	3b01      	subs	r3, #1
 801bc50:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 801bc54:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801bc58:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801bc5c:	d1f0      	bne.n	801bc40 <__ieee754_sqrt+0x94>
 801bc5e:	f04f 0c20 	mov.w	ip, #32
 801bc62:	469e      	mov	lr, r3
 801bc64:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801bc68:	42a2      	cmp	r2, r4
 801bc6a:	eb06 070e 	add.w	r7, r6, lr
 801bc6e:	dc02      	bgt.n	801bc76 <__ieee754_sqrt+0xca>
 801bc70:	d112      	bne.n	801bc98 <__ieee754_sqrt+0xec>
 801bc72:	428f      	cmp	r7, r1
 801bc74:	d810      	bhi.n	801bc98 <__ieee754_sqrt+0xec>
 801bc76:	2f00      	cmp	r7, #0
 801bc78:	eb07 0e06 	add.w	lr, r7, r6
 801bc7c:	da42      	bge.n	801bd04 <__ieee754_sqrt+0x158>
 801bc7e:	f1be 0f00 	cmp.w	lr, #0
 801bc82:	db3f      	blt.n	801bd04 <__ieee754_sqrt+0x158>
 801bc84:	f104 0801 	add.w	r8, r4, #1
 801bc88:	1b12      	subs	r2, r2, r4
 801bc8a:	428f      	cmp	r7, r1
 801bc8c:	bf88      	it	hi
 801bc8e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801bc92:	1bc9      	subs	r1, r1, r7
 801bc94:	4433      	add	r3, r6
 801bc96:	4644      	mov	r4, r8
 801bc98:	0052      	lsls	r2, r2, #1
 801bc9a:	f1bc 0c01 	subs.w	ip, ip, #1
 801bc9e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 801bca2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801bca6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801bcaa:	d1dd      	bne.n	801bc68 <__ieee754_sqrt+0xbc>
 801bcac:	430a      	orrs	r2, r1
 801bcae:	d006      	beq.n	801bcbe <__ieee754_sqrt+0x112>
 801bcb0:	1c5c      	adds	r4, r3, #1
 801bcb2:	bf13      	iteet	ne
 801bcb4:	3301      	addne	r3, #1
 801bcb6:	3501      	addeq	r5, #1
 801bcb8:	4663      	moveq	r3, ip
 801bcba:	f023 0301 	bicne.w	r3, r3, #1
 801bcbe:	106a      	asrs	r2, r5, #1
 801bcc0:	085b      	lsrs	r3, r3, #1
 801bcc2:	07e9      	lsls	r1, r5, #31
 801bcc4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 801bcc8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801bccc:	bf48      	it	mi
 801bcce:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801bcd2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 801bcd6:	461c      	mov	r4, r3
 801bcd8:	e780      	b.n	801bbdc <__ieee754_sqrt+0x30>
 801bcda:	0aca      	lsrs	r2, r1, #11
 801bcdc:	3815      	subs	r0, #21
 801bcde:	0549      	lsls	r1, r1, #21
 801bce0:	2a00      	cmp	r2, #0
 801bce2:	d0fa      	beq.n	801bcda <__ieee754_sqrt+0x12e>
 801bce4:	02d6      	lsls	r6, r2, #11
 801bce6:	d50a      	bpl.n	801bcfe <__ieee754_sqrt+0x152>
 801bce8:	f1c3 0420 	rsb	r4, r3, #32
 801bcec:	fa21 f404 	lsr.w	r4, r1, r4
 801bcf0:	1e5d      	subs	r5, r3, #1
 801bcf2:	4099      	lsls	r1, r3
 801bcf4:	4322      	orrs	r2, r4
 801bcf6:	1b43      	subs	r3, r0, r5
 801bcf8:	e78b      	b.n	801bc12 <__ieee754_sqrt+0x66>
 801bcfa:	4618      	mov	r0, r3
 801bcfc:	e7f0      	b.n	801bce0 <__ieee754_sqrt+0x134>
 801bcfe:	0052      	lsls	r2, r2, #1
 801bd00:	3301      	adds	r3, #1
 801bd02:	e7ef      	b.n	801bce4 <__ieee754_sqrt+0x138>
 801bd04:	46a0      	mov	r8, r4
 801bd06:	e7bf      	b.n	801bc88 <__ieee754_sqrt+0xdc>
 801bd08:	7ff00000 	.word	0x7ff00000

0801bd0c <__ieee754_powf>:
 801bd0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bd10:	ee10 5a90 	vmov	r5, s1
 801bd14:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 801bd18:	ed2d 8b02 	vpush	{d8}
 801bd1c:	eeb0 8a40 	vmov.f32	s16, s0
 801bd20:	eef0 8a60 	vmov.f32	s17, s1
 801bd24:	f000 8293 	beq.w	801c24e <__ieee754_powf+0x542>
 801bd28:	ee10 8a10 	vmov	r8, s0
 801bd2c:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 801bd30:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801bd34:	dc06      	bgt.n	801bd44 <__ieee754_powf+0x38>
 801bd36:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 801bd3a:	dd0a      	ble.n	801bd52 <__ieee754_powf+0x46>
 801bd3c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 801bd40:	f000 8285 	beq.w	801c24e <__ieee754_powf+0x542>
 801bd44:	ecbd 8b02 	vpop	{d8}
 801bd48:	48d9      	ldr	r0, [pc, #868]	; (801c0b0 <__ieee754_powf+0x3a4>)
 801bd4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bd4e:	f000 bbc7 	b.w	801c4e0 <nanf>
 801bd52:	f1b8 0f00 	cmp.w	r8, #0
 801bd56:	da1d      	bge.n	801bd94 <__ieee754_powf+0x88>
 801bd58:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 801bd5c:	da2c      	bge.n	801bdb8 <__ieee754_powf+0xac>
 801bd5e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 801bd62:	db30      	blt.n	801bdc6 <__ieee754_powf+0xba>
 801bd64:	15fb      	asrs	r3, r7, #23
 801bd66:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 801bd6a:	fa47 f603 	asr.w	r6, r7, r3
 801bd6e:	fa06 f303 	lsl.w	r3, r6, r3
 801bd72:	42bb      	cmp	r3, r7
 801bd74:	d127      	bne.n	801bdc6 <__ieee754_powf+0xba>
 801bd76:	f006 0601 	and.w	r6, r6, #1
 801bd7a:	f1c6 0602 	rsb	r6, r6, #2
 801bd7e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 801bd82:	d122      	bne.n	801bdca <__ieee754_powf+0xbe>
 801bd84:	2d00      	cmp	r5, #0
 801bd86:	f280 8268 	bge.w	801c25a <__ieee754_powf+0x54e>
 801bd8a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801bd8e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 801bd92:	e00d      	b.n	801bdb0 <__ieee754_powf+0xa4>
 801bd94:	2600      	movs	r6, #0
 801bd96:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 801bd9a:	d1f0      	bne.n	801bd7e <__ieee754_powf+0x72>
 801bd9c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 801bda0:	f000 8255 	beq.w	801c24e <__ieee754_powf+0x542>
 801bda4:	dd0a      	ble.n	801bdbc <__ieee754_powf+0xb0>
 801bda6:	2d00      	cmp	r5, #0
 801bda8:	f280 8254 	bge.w	801c254 <__ieee754_powf+0x548>
 801bdac:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 801c0b4 <__ieee754_powf+0x3a8>
 801bdb0:	ecbd 8b02 	vpop	{d8}
 801bdb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bdb8:	2602      	movs	r6, #2
 801bdba:	e7ec      	b.n	801bd96 <__ieee754_powf+0x8a>
 801bdbc:	2d00      	cmp	r5, #0
 801bdbe:	daf5      	bge.n	801bdac <__ieee754_powf+0xa0>
 801bdc0:	eeb1 0a68 	vneg.f32	s0, s17
 801bdc4:	e7f4      	b.n	801bdb0 <__ieee754_powf+0xa4>
 801bdc6:	2600      	movs	r6, #0
 801bdc8:	e7d9      	b.n	801bd7e <__ieee754_powf+0x72>
 801bdca:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 801bdce:	d102      	bne.n	801bdd6 <__ieee754_powf+0xca>
 801bdd0:	ee28 0a08 	vmul.f32	s0, s16, s16
 801bdd4:	e7ec      	b.n	801bdb0 <__ieee754_powf+0xa4>
 801bdd6:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 801bdda:	eeb0 0a48 	vmov.f32	s0, s16
 801bdde:	d108      	bne.n	801bdf2 <__ieee754_powf+0xe6>
 801bde0:	f1b8 0f00 	cmp.w	r8, #0
 801bde4:	db05      	blt.n	801bdf2 <__ieee754_powf+0xe6>
 801bde6:	ecbd 8b02 	vpop	{d8}
 801bdea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bdee:	f000 ba4d 	b.w	801c28c <__ieee754_sqrtf>
 801bdf2:	f000 fb63 	bl	801c4bc <fabsf>
 801bdf6:	b124      	cbz	r4, 801be02 <__ieee754_powf+0xf6>
 801bdf8:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 801bdfc:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 801be00:	d117      	bne.n	801be32 <__ieee754_powf+0x126>
 801be02:	2d00      	cmp	r5, #0
 801be04:	bfbc      	itt	lt
 801be06:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 801be0a:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 801be0e:	f1b8 0f00 	cmp.w	r8, #0
 801be12:	dacd      	bge.n	801bdb0 <__ieee754_powf+0xa4>
 801be14:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 801be18:	ea54 0306 	orrs.w	r3, r4, r6
 801be1c:	d104      	bne.n	801be28 <__ieee754_powf+0x11c>
 801be1e:	ee70 7a40 	vsub.f32	s15, s0, s0
 801be22:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801be26:	e7c3      	b.n	801bdb0 <__ieee754_powf+0xa4>
 801be28:	2e01      	cmp	r6, #1
 801be2a:	d1c1      	bne.n	801bdb0 <__ieee754_powf+0xa4>
 801be2c:	eeb1 0a40 	vneg.f32	s0, s0
 801be30:	e7be      	b.n	801bdb0 <__ieee754_powf+0xa4>
 801be32:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 801be36:	3801      	subs	r0, #1
 801be38:	ea56 0300 	orrs.w	r3, r6, r0
 801be3c:	d104      	bne.n	801be48 <__ieee754_powf+0x13c>
 801be3e:	ee38 8a48 	vsub.f32	s16, s16, s16
 801be42:	ee88 0a08 	vdiv.f32	s0, s16, s16
 801be46:	e7b3      	b.n	801bdb0 <__ieee754_powf+0xa4>
 801be48:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 801be4c:	dd6d      	ble.n	801bf2a <__ieee754_powf+0x21e>
 801be4e:	4b9a      	ldr	r3, [pc, #616]	; (801c0b8 <__ieee754_powf+0x3ac>)
 801be50:	429c      	cmp	r4, r3
 801be52:	dc06      	bgt.n	801be62 <__ieee754_powf+0x156>
 801be54:	2d00      	cmp	r5, #0
 801be56:	daa9      	bge.n	801bdac <__ieee754_powf+0xa0>
 801be58:	ed9f 0a98 	vldr	s0, [pc, #608]	; 801c0bc <__ieee754_powf+0x3b0>
 801be5c:	ee20 0a00 	vmul.f32	s0, s0, s0
 801be60:	e7a6      	b.n	801bdb0 <__ieee754_powf+0xa4>
 801be62:	4b97      	ldr	r3, [pc, #604]	; (801c0c0 <__ieee754_powf+0x3b4>)
 801be64:	429c      	cmp	r4, r3
 801be66:	dd02      	ble.n	801be6e <__ieee754_powf+0x162>
 801be68:	2d00      	cmp	r5, #0
 801be6a:	dcf5      	bgt.n	801be58 <__ieee754_powf+0x14c>
 801be6c:	e79e      	b.n	801bdac <__ieee754_powf+0xa0>
 801be6e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801be72:	ee30 0a67 	vsub.f32	s0, s0, s15
 801be76:	ed9f 7a93 	vldr	s14, [pc, #588]	; 801c0c4 <__ieee754_powf+0x3b8>
 801be7a:	eef1 6a40 	vneg.f32	s13, s0
 801be7e:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 801be82:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801be86:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801be8a:	eee7 7a40 	vfms.f32	s15, s14, s0
 801be8e:	ee60 0a00 	vmul.f32	s1, s0, s0
 801be92:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 801c0c8 <__ieee754_powf+0x3bc>
 801be96:	ee67 0aa0 	vmul.f32	s1, s15, s1
 801be9a:	eddf 7a8c 	vldr	s15, [pc, #560]	; 801c0cc <__ieee754_powf+0x3c0>
 801be9e:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 801bea2:	eee0 7a07 	vfma.f32	s15, s0, s14
 801bea6:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 801c0d0 <__ieee754_powf+0x3c4>
 801beaa:	eeb0 6a67 	vmov.f32	s12, s15
 801beae:	eea0 6a07 	vfma.f32	s12, s0, s14
 801beb2:	ee16 3a10 	vmov	r3, s12
 801beb6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801beba:	f023 030f 	bic.w	r3, r3, #15
 801bebe:	ee00 3a90 	vmov	s1, r3
 801bec2:	eee6 0a87 	vfma.f32	s1, s13, s14
 801bec6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801beca:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 801bece:	f025 050f 	bic.w	r5, r5, #15
 801bed2:	ee07 5a10 	vmov	s14, r5
 801bed6:	ee67 0aa8 	vmul.f32	s1, s15, s17
 801beda:	ee38 7ac7 	vsub.f32	s14, s17, s14
 801bede:	ee07 3a90 	vmov	s15, r3
 801bee2:	eee7 0a27 	vfma.f32	s1, s14, s15
 801bee6:	3e01      	subs	r6, #1
 801bee8:	ea56 0200 	orrs.w	r2, r6, r0
 801beec:	ee07 5a10 	vmov	s14, r5
 801bef0:	ee67 7a87 	vmul.f32	s15, s15, s14
 801bef4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 801bef8:	ee30 7aa7 	vadd.f32	s14, s1, s15
 801befc:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 801bf00:	ee17 4a10 	vmov	r4, s14
 801bf04:	bf08      	it	eq
 801bf06:	eeb0 8a40 	vmoveq.f32	s16, s0
 801bf0a:	2c00      	cmp	r4, #0
 801bf0c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801bf10:	f340 8184 	ble.w	801c21c <__ieee754_powf+0x510>
 801bf14:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 801bf18:	f340 80fc 	ble.w	801c114 <__ieee754_powf+0x408>
 801bf1c:	eddf 7a67 	vldr	s15, [pc, #412]	; 801c0bc <__ieee754_powf+0x3b0>
 801bf20:	ee28 0a27 	vmul.f32	s0, s16, s15
 801bf24:	ee20 0a27 	vmul.f32	s0, s0, s15
 801bf28:	e742      	b.n	801bdb0 <__ieee754_powf+0xa4>
 801bf2a:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 801bf2e:	bfbf      	itttt	lt
 801bf30:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 801c0d4 <__ieee754_powf+0x3c8>
 801bf34:	ee60 7a27 	vmullt.f32	s15, s0, s15
 801bf38:	f06f 0217 	mvnlt.w	r2, #23
 801bf3c:	ee17 4a90 	vmovlt	r4, s15
 801bf40:	ea4f 53e4 	mov.w	r3, r4, asr #23
 801bf44:	bfa8      	it	ge
 801bf46:	2200      	movge	r2, #0
 801bf48:	3b7f      	subs	r3, #127	; 0x7f
 801bf4a:	4413      	add	r3, r2
 801bf4c:	4a62      	ldr	r2, [pc, #392]	; (801c0d8 <__ieee754_powf+0x3cc>)
 801bf4e:	f3c4 0416 	ubfx	r4, r4, #0, #23
 801bf52:	4294      	cmp	r4, r2
 801bf54:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 801bf58:	dd06      	ble.n	801bf68 <__ieee754_powf+0x25c>
 801bf5a:	4a60      	ldr	r2, [pc, #384]	; (801c0dc <__ieee754_powf+0x3d0>)
 801bf5c:	4294      	cmp	r4, r2
 801bf5e:	f340 80a5 	ble.w	801c0ac <__ieee754_powf+0x3a0>
 801bf62:	3301      	adds	r3, #1
 801bf64:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 801bf68:	2400      	movs	r4, #0
 801bf6a:	4a5d      	ldr	r2, [pc, #372]	; (801c0e0 <__ieee754_powf+0x3d4>)
 801bf6c:	00a7      	lsls	r7, r4, #2
 801bf6e:	443a      	add	r2, r7
 801bf70:	ee07 1a90 	vmov	s15, r1
 801bf74:	ed92 7a00 	vldr	s14, [r2]
 801bf78:	4a5a      	ldr	r2, [pc, #360]	; (801c0e4 <__ieee754_powf+0x3d8>)
 801bf7a:	ee37 6a27 	vadd.f32	s12, s14, s15
 801bf7e:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 801bf82:	eec5 6a06 	vdiv.f32	s13, s10, s12
 801bf86:	1049      	asrs	r1, r1, #1
 801bf88:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 801bf8c:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 801bf90:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 801bf94:	ee77 5ac7 	vsub.f32	s11, s15, s14
 801bf98:	ee06 1a10 	vmov	s12, r1
 801bf9c:	ee65 4aa6 	vmul.f32	s9, s11, s13
 801bfa0:	ee14 ca90 	vmov	ip, s9
 801bfa4:	ea02 0c0c 	and.w	ip, r2, ip
 801bfa8:	ee05 ca10 	vmov	s10, ip
 801bfac:	eeb1 4a45 	vneg.f32	s8, s10
 801bfb0:	eee4 5a06 	vfma.f32	s11, s8, s12
 801bfb4:	ee36 6a47 	vsub.f32	s12, s12, s14
 801bfb8:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 801c0e8 <__ieee754_powf+0x3dc>
 801bfbc:	ee37 6ac6 	vsub.f32	s12, s15, s12
 801bfc0:	ee64 7aa4 	vmul.f32	s15, s9, s9
 801bfc4:	eee4 5a06 	vfma.f32	s11, s8, s12
 801bfc8:	ee67 3aa7 	vmul.f32	s7, s15, s15
 801bfcc:	ee25 6aa6 	vmul.f32	s12, s11, s13
 801bfd0:	eddf 5a46 	vldr	s11, [pc, #280]	; 801c0ec <__ieee754_powf+0x3e0>
 801bfd4:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801bfd8:	eddf 5a45 	vldr	s11, [pc, #276]	; 801c0f0 <__ieee754_powf+0x3e4>
 801bfdc:	eee7 5a27 	vfma.f32	s11, s14, s15
 801bfe0:	ed9f 7a38 	vldr	s14, [pc, #224]	; 801c0c4 <__ieee754_powf+0x3b8>
 801bfe4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 801bfe8:	eddf 5a42 	vldr	s11, [pc, #264]	; 801c0f4 <__ieee754_powf+0x3e8>
 801bfec:	eee7 5a27 	vfma.f32	s11, s14, s15
 801bff0:	ed9f 7a41 	vldr	s14, [pc, #260]	; 801c0f8 <__ieee754_powf+0x3ec>
 801bff4:	ee75 6a24 	vadd.f32	s13, s10, s9
 801bff8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 801bffc:	ee66 6a86 	vmul.f32	s13, s13, s12
 801c000:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 801c004:	eef0 7a65 	vmov.f32	s15, s11
 801c008:	eee3 6a87 	vfma.f32	s13, s7, s14
 801c00c:	eee5 7a05 	vfma.f32	s15, s10, s10
 801c010:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801c014:	ee17 1a90 	vmov	r1, s15
 801c018:	4011      	ands	r1, r2
 801c01a:	ee07 1a90 	vmov	s15, r1
 801c01e:	ee37 7ae5 	vsub.f32	s14, s15, s11
 801c022:	eddf 5a36 	vldr	s11, [pc, #216]	; 801c0fc <__ieee754_powf+0x3f0>
 801c026:	eea4 7a05 	vfma.f32	s14, s8, s10
 801c02a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 801c02e:	ee27 7a24 	vmul.f32	s14, s14, s9
 801c032:	eea7 7a86 	vfma.f32	s14, s15, s12
 801c036:	eeb0 6a47 	vmov.f32	s12, s14
 801c03a:	eea5 6a27 	vfma.f32	s12, s10, s15
 801c03e:	ee16 1a10 	vmov	r1, s12
 801c042:	4011      	ands	r1, r2
 801c044:	ee06 1a90 	vmov	s13, r1
 801c048:	eee4 6a27 	vfma.f32	s13, s8, s15
 801c04c:	eddf 7a2c 	vldr	s15, [pc, #176]	; 801c100 <__ieee754_powf+0x3f4>
 801c050:	ee37 7a66 	vsub.f32	s14, s14, s13
 801c054:	ee06 1a10 	vmov	s12, r1
 801c058:	ee27 7a27 	vmul.f32	s14, s14, s15
 801c05c:	eddf 7a29 	vldr	s15, [pc, #164]	; 801c104 <__ieee754_powf+0x3f8>
 801c060:	4929      	ldr	r1, [pc, #164]	; (801c108 <__ieee754_powf+0x3fc>)
 801c062:	eea6 7a27 	vfma.f32	s14, s12, s15
 801c066:	4439      	add	r1, r7
 801c068:	edd1 7a00 	vldr	s15, [r1]
 801c06c:	ee37 7a27 	vadd.f32	s14, s14, s15
 801c070:	ee07 3a90 	vmov	s15, r3
 801c074:	eef0 0a47 	vmov.f32	s1, s14
 801c078:	4b24      	ldr	r3, [pc, #144]	; (801c10c <__ieee754_powf+0x400>)
 801c07a:	eee6 0a25 	vfma.f32	s1, s12, s11
 801c07e:	443b      	add	r3, r7
 801c080:	ed93 5a00 	vldr	s10, [r3]
 801c084:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801c088:	ee70 0a85 	vadd.f32	s1, s1, s10
 801c08c:	ee70 7aa6 	vadd.f32	s15, s1, s13
 801c090:	ee17 3a90 	vmov	r3, s15
 801c094:	4013      	ands	r3, r2
 801c096:	ee07 3a90 	vmov	s15, r3
 801c09a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801c09e:	ee77 7ac5 	vsub.f32	s15, s15, s10
 801c0a2:	eee6 7a65 	vfms.f32	s15, s12, s11
 801c0a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 801c0aa:	e70e      	b.n	801beca <__ieee754_powf+0x1be>
 801c0ac:	2401      	movs	r4, #1
 801c0ae:	e75c      	b.n	801bf6a <__ieee754_powf+0x25e>
 801c0b0:	0801d41d 	.word	0x0801d41d
 801c0b4:	00000000 	.word	0x00000000
 801c0b8:	3f7ffff7 	.word	0x3f7ffff7
 801c0bc:	7149f2ca 	.word	0x7149f2ca
 801c0c0:	3f800007 	.word	0x3f800007
 801c0c4:	3eaaaaab 	.word	0x3eaaaaab
 801c0c8:	36eca570 	.word	0x36eca570
 801c0cc:	3fb8aa3b 	.word	0x3fb8aa3b
 801c0d0:	3fb8aa00 	.word	0x3fb8aa00
 801c0d4:	4b800000 	.word	0x4b800000
 801c0d8:	001cc471 	.word	0x001cc471
 801c0dc:	005db3d6 	.word	0x005db3d6
 801c0e0:	0801d4f0 	.word	0x0801d4f0
 801c0e4:	fffff000 	.word	0xfffff000
 801c0e8:	3e6c3255 	.word	0x3e6c3255
 801c0ec:	3e53f142 	.word	0x3e53f142
 801c0f0:	3e8ba305 	.word	0x3e8ba305
 801c0f4:	3edb6db7 	.word	0x3edb6db7
 801c0f8:	3f19999a 	.word	0x3f19999a
 801c0fc:	3f763800 	.word	0x3f763800
 801c100:	3f76384f 	.word	0x3f76384f
 801c104:	369dc3a0 	.word	0x369dc3a0
 801c108:	0801d500 	.word	0x0801d500
 801c10c:	0801d4f8 	.word	0x0801d4f8
 801c110:	3338aa3c 	.word	0x3338aa3c
 801c114:	f040 8092 	bne.w	801c23c <__ieee754_powf+0x530>
 801c118:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 801c110 <__ieee754_powf+0x404>
 801c11c:	ee37 7a67 	vsub.f32	s14, s14, s15
 801c120:	ee70 6aa6 	vadd.f32	s13, s1, s13
 801c124:	eef4 6ac7 	vcmpe.f32	s13, s14
 801c128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c12c:	f73f aef6 	bgt.w	801bf1c <__ieee754_powf+0x210>
 801c130:	15db      	asrs	r3, r3, #23
 801c132:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 801c136:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 801c13a:	4103      	asrs	r3, r0
 801c13c:	4423      	add	r3, r4
 801c13e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801c142:	4947      	ldr	r1, [pc, #284]	; (801c260 <__ieee754_powf+0x554>)
 801c144:	3a7f      	subs	r2, #127	; 0x7f
 801c146:	4111      	asrs	r1, r2
 801c148:	ea23 0101 	bic.w	r1, r3, r1
 801c14c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 801c150:	ee07 1a10 	vmov	s14, r1
 801c154:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 801c158:	f1c2 0217 	rsb	r2, r2, #23
 801c15c:	4110      	asrs	r0, r2
 801c15e:	2c00      	cmp	r4, #0
 801c160:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c164:	bfb8      	it	lt
 801c166:	4240      	neglt	r0, r0
 801c168:	ee37 7aa0 	vadd.f32	s14, s15, s1
 801c16c:	eddf 6a3d 	vldr	s13, [pc, #244]	; 801c264 <__ieee754_powf+0x558>
 801c170:	ee17 3a10 	vmov	r3, s14
 801c174:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801c178:	f023 030f 	bic.w	r3, r3, #15
 801c17c:	ee07 3a10 	vmov	s14, r3
 801c180:	ee77 7a67 	vsub.f32	s15, s14, s15
 801c184:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801c188:	eddf 7a37 	vldr	s15, [pc, #220]	; 801c268 <__ieee754_powf+0x55c>
 801c18c:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c190:	eee0 7aa6 	vfma.f32	s15, s1, s13
 801c194:	eddf 6a35 	vldr	s13, [pc, #212]	; 801c26c <__ieee754_powf+0x560>
 801c198:	eeb0 0a67 	vmov.f32	s0, s15
 801c19c:	eea7 0a26 	vfma.f32	s0, s14, s13
 801c1a0:	eeb0 6a40 	vmov.f32	s12, s0
 801c1a4:	eea7 6a66 	vfms.f32	s12, s14, s13
 801c1a8:	ee20 7a00 	vmul.f32	s14, s0, s0
 801c1ac:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801c1b0:	eddf 6a2f 	vldr	s13, [pc, #188]	; 801c270 <__ieee754_powf+0x564>
 801c1b4:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 801c274 <__ieee754_powf+0x568>
 801c1b8:	eea7 6a26 	vfma.f32	s12, s14, s13
 801c1bc:	eddf 6a2e 	vldr	s13, [pc, #184]	; 801c278 <__ieee754_powf+0x56c>
 801c1c0:	eee6 6a07 	vfma.f32	s13, s12, s14
 801c1c4:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 801c27c <__ieee754_powf+0x570>
 801c1c8:	eea6 6a87 	vfma.f32	s12, s13, s14
 801c1cc:	eddf 6a2c 	vldr	s13, [pc, #176]	; 801c280 <__ieee754_powf+0x574>
 801c1d0:	eee6 6a07 	vfma.f32	s13, s12, s14
 801c1d4:	eeb0 6a40 	vmov.f32	s12, s0
 801c1d8:	eea6 6ac7 	vfms.f32	s12, s13, s14
 801c1dc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 801c1e0:	eeb0 7a46 	vmov.f32	s14, s12
 801c1e4:	ee77 6a66 	vsub.f32	s13, s14, s13
 801c1e8:	ee20 6a06 	vmul.f32	s12, s0, s12
 801c1ec:	eee0 7a27 	vfma.f32	s15, s0, s15
 801c1f0:	ee86 7a26 	vdiv.f32	s14, s12, s13
 801c1f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 801c1f8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801c1fc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801c200:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801c204:	ee10 3a10 	vmov	r3, s0
 801c208:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 801c20c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801c210:	da1a      	bge.n	801c248 <__ieee754_powf+0x53c>
 801c212:	f000 f9c5 	bl	801c5a0 <scalbnf>
 801c216:	ee20 0a08 	vmul.f32	s0, s0, s16
 801c21a:	e5c9      	b.n	801bdb0 <__ieee754_powf+0xa4>
 801c21c:	4a19      	ldr	r2, [pc, #100]	; (801c284 <__ieee754_powf+0x578>)
 801c21e:	4293      	cmp	r3, r2
 801c220:	dd02      	ble.n	801c228 <__ieee754_powf+0x51c>
 801c222:	eddf 7a19 	vldr	s15, [pc, #100]	; 801c288 <__ieee754_powf+0x57c>
 801c226:	e67b      	b.n	801bf20 <__ieee754_powf+0x214>
 801c228:	d108      	bne.n	801c23c <__ieee754_powf+0x530>
 801c22a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801c22e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 801c232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c236:	f6ff af7b 	blt.w	801c130 <__ieee754_powf+0x424>
 801c23a:	e7f2      	b.n	801c222 <__ieee754_powf+0x516>
 801c23c:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 801c240:	f73f af76 	bgt.w	801c130 <__ieee754_powf+0x424>
 801c244:	2000      	movs	r0, #0
 801c246:	e78f      	b.n	801c168 <__ieee754_powf+0x45c>
 801c248:	ee00 3a10 	vmov	s0, r3
 801c24c:	e7e3      	b.n	801c216 <__ieee754_powf+0x50a>
 801c24e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801c252:	e5ad      	b.n	801bdb0 <__ieee754_powf+0xa4>
 801c254:	eeb0 0a68 	vmov.f32	s0, s17
 801c258:	e5aa      	b.n	801bdb0 <__ieee754_powf+0xa4>
 801c25a:	eeb0 0a48 	vmov.f32	s0, s16
 801c25e:	e5a7      	b.n	801bdb0 <__ieee754_powf+0xa4>
 801c260:	007fffff 	.word	0x007fffff
 801c264:	3f317218 	.word	0x3f317218
 801c268:	35bfbe8c 	.word	0x35bfbe8c
 801c26c:	3f317200 	.word	0x3f317200
 801c270:	3331bb4c 	.word	0x3331bb4c
 801c274:	b5ddea0e 	.word	0xb5ddea0e
 801c278:	388ab355 	.word	0x388ab355
 801c27c:	bb360b61 	.word	0xbb360b61
 801c280:	3e2aaaab 	.word	0x3e2aaaab
 801c284:	43160000 	.word	0x43160000
 801c288:	0da24260 	.word	0x0da24260

0801c28c <__ieee754_sqrtf>:
 801c28c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801c290:	4770      	bx	lr

0801c292 <fabs>:
 801c292:	ec51 0b10 	vmov	r0, r1, d0
 801c296:	ee10 2a10 	vmov	r2, s0
 801c29a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801c29e:	ec43 2b10 	vmov	d0, r2, r3
 801c2a2:	4770      	bx	lr

0801c2a4 <finite>:
 801c2a4:	ee10 3a90 	vmov	r3, s1
 801c2a8:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 801c2ac:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801c2b0:	0fc0      	lsrs	r0, r0, #31
 801c2b2:	4770      	bx	lr

0801c2b4 <matherr>:
 801c2b4:	2000      	movs	r0, #0
 801c2b6:	4770      	bx	lr

0801c2b8 <nan>:
 801c2b8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801c2c0 <nan+0x8>
 801c2bc:	4770      	bx	lr
 801c2be:	bf00      	nop
 801c2c0:	00000000 	.word	0x00000000
 801c2c4:	7ff80000 	.word	0x7ff80000

0801c2c8 <rint>:
 801c2c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c2ca:	ec51 0b10 	vmov	r0, r1, d0
 801c2ce:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801c2d2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801c2d6:	2e13      	cmp	r6, #19
 801c2d8:	460b      	mov	r3, r1
 801c2da:	ee10 4a10 	vmov	r4, s0
 801c2de:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801c2e2:	dc56      	bgt.n	801c392 <rint+0xca>
 801c2e4:	2e00      	cmp	r6, #0
 801c2e6:	da2b      	bge.n	801c340 <rint+0x78>
 801c2e8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801c2ec:	4302      	orrs	r2, r0
 801c2ee:	d023      	beq.n	801c338 <rint+0x70>
 801c2f0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801c2f4:	4302      	orrs	r2, r0
 801c2f6:	4254      	negs	r4, r2
 801c2f8:	4314      	orrs	r4, r2
 801c2fa:	0c4b      	lsrs	r3, r1, #17
 801c2fc:	0b24      	lsrs	r4, r4, #12
 801c2fe:	045b      	lsls	r3, r3, #17
 801c300:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801c304:	ea44 0103 	orr.w	r1, r4, r3
 801c308:	460b      	mov	r3, r1
 801c30a:	492f      	ldr	r1, [pc, #188]	; (801c3c8 <rint+0x100>)
 801c30c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 801c310:	e9d1 6700 	ldrd	r6, r7, [r1]
 801c314:	4602      	mov	r2, r0
 801c316:	4639      	mov	r1, r7
 801c318:	4630      	mov	r0, r6
 801c31a:	f7e3 ffd7 	bl	80002cc <__adddf3>
 801c31e:	e9cd 0100 	strd	r0, r1, [sp]
 801c322:	463b      	mov	r3, r7
 801c324:	4632      	mov	r2, r6
 801c326:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c32a:	f7e3 ffcd 	bl	80002c8 <__aeabi_dsub>
 801c32e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801c332:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801c336:	4639      	mov	r1, r7
 801c338:	ec41 0b10 	vmov	d0, r0, r1
 801c33c:	b003      	add	sp, #12
 801c33e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c340:	4a22      	ldr	r2, [pc, #136]	; (801c3cc <rint+0x104>)
 801c342:	4132      	asrs	r2, r6
 801c344:	ea01 0702 	and.w	r7, r1, r2
 801c348:	4307      	orrs	r7, r0
 801c34a:	d0f5      	beq.n	801c338 <rint+0x70>
 801c34c:	0852      	lsrs	r2, r2, #1
 801c34e:	4011      	ands	r1, r2
 801c350:	430c      	orrs	r4, r1
 801c352:	d00b      	beq.n	801c36c <rint+0xa4>
 801c354:	ea23 0202 	bic.w	r2, r3, r2
 801c358:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801c35c:	2e13      	cmp	r6, #19
 801c35e:	fa43 f306 	asr.w	r3, r3, r6
 801c362:	bf0c      	ite	eq
 801c364:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 801c368:	2400      	movne	r4, #0
 801c36a:	4313      	orrs	r3, r2
 801c36c:	4916      	ldr	r1, [pc, #88]	; (801c3c8 <rint+0x100>)
 801c36e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801c372:	4622      	mov	r2, r4
 801c374:	e9d5 4500 	ldrd	r4, r5, [r5]
 801c378:	4620      	mov	r0, r4
 801c37a:	4629      	mov	r1, r5
 801c37c:	f7e3 ffa6 	bl	80002cc <__adddf3>
 801c380:	e9cd 0100 	strd	r0, r1, [sp]
 801c384:	4622      	mov	r2, r4
 801c386:	462b      	mov	r3, r5
 801c388:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c38c:	f7e3 ff9c 	bl	80002c8 <__aeabi_dsub>
 801c390:	e7d2      	b.n	801c338 <rint+0x70>
 801c392:	2e33      	cmp	r6, #51	; 0x33
 801c394:	dd07      	ble.n	801c3a6 <rint+0xde>
 801c396:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801c39a:	d1cd      	bne.n	801c338 <rint+0x70>
 801c39c:	ee10 2a10 	vmov	r2, s0
 801c3a0:	f7e3 ff94 	bl	80002cc <__adddf3>
 801c3a4:	e7c8      	b.n	801c338 <rint+0x70>
 801c3a6:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 801c3aa:	f04f 32ff 	mov.w	r2, #4294967295
 801c3ae:	40f2      	lsrs	r2, r6
 801c3b0:	4210      	tst	r0, r2
 801c3b2:	d0c1      	beq.n	801c338 <rint+0x70>
 801c3b4:	0852      	lsrs	r2, r2, #1
 801c3b6:	4210      	tst	r0, r2
 801c3b8:	bf1f      	itttt	ne
 801c3ba:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 801c3be:	ea20 0202 	bicne.w	r2, r0, r2
 801c3c2:	4134      	asrne	r4, r6
 801c3c4:	4314      	orrne	r4, r2
 801c3c6:	e7d1      	b.n	801c36c <rint+0xa4>
 801c3c8:	0801d508 	.word	0x0801d508
 801c3cc:	000fffff 	.word	0x000fffff

0801c3d0 <scalbn>:
 801c3d0:	b570      	push	{r4, r5, r6, lr}
 801c3d2:	ec55 4b10 	vmov	r4, r5, d0
 801c3d6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801c3da:	4606      	mov	r6, r0
 801c3dc:	462b      	mov	r3, r5
 801c3de:	b9aa      	cbnz	r2, 801c40c <scalbn+0x3c>
 801c3e0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801c3e4:	4323      	orrs	r3, r4
 801c3e6:	d03b      	beq.n	801c460 <scalbn+0x90>
 801c3e8:	4b31      	ldr	r3, [pc, #196]	; (801c4b0 <scalbn+0xe0>)
 801c3ea:	4629      	mov	r1, r5
 801c3ec:	2200      	movs	r2, #0
 801c3ee:	ee10 0a10 	vmov	r0, s0
 801c3f2:	f7e4 f921 	bl	8000638 <__aeabi_dmul>
 801c3f6:	4b2f      	ldr	r3, [pc, #188]	; (801c4b4 <scalbn+0xe4>)
 801c3f8:	429e      	cmp	r6, r3
 801c3fa:	4604      	mov	r4, r0
 801c3fc:	460d      	mov	r5, r1
 801c3fe:	da12      	bge.n	801c426 <scalbn+0x56>
 801c400:	a327      	add	r3, pc, #156	; (adr r3, 801c4a0 <scalbn+0xd0>)
 801c402:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c406:	f7e4 f917 	bl	8000638 <__aeabi_dmul>
 801c40a:	e009      	b.n	801c420 <scalbn+0x50>
 801c40c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801c410:	428a      	cmp	r2, r1
 801c412:	d10c      	bne.n	801c42e <scalbn+0x5e>
 801c414:	ee10 2a10 	vmov	r2, s0
 801c418:	4620      	mov	r0, r4
 801c41a:	4629      	mov	r1, r5
 801c41c:	f7e3 ff56 	bl	80002cc <__adddf3>
 801c420:	4604      	mov	r4, r0
 801c422:	460d      	mov	r5, r1
 801c424:	e01c      	b.n	801c460 <scalbn+0x90>
 801c426:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801c42a:	460b      	mov	r3, r1
 801c42c:	3a36      	subs	r2, #54	; 0x36
 801c42e:	4432      	add	r2, r6
 801c430:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801c434:	428a      	cmp	r2, r1
 801c436:	dd0b      	ble.n	801c450 <scalbn+0x80>
 801c438:	ec45 4b11 	vmov	d1, r4, r5
 801c43c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 801c4a8 <scalbn+0xd8>
 801c440:	f000 f90e 	bl	801c660 <copysign>
 801c444:	a318      	add	r3, pc, #96	; (adr r3, 801c4a8 <scalbn+0xd8>)
 801c446:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c44a:	ec51 0b10 	vmov	r0, r1, d0
 801c44e:	e7da      	b.n	801c406 <scalbn+0x36>
 801c450:	2a00      	cmp	r2, #0
 801c452:	dd08      	ble.n	801c466 <scalbn+0x96>
 801c454:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801c458:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801c45c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801c460:	ec45 4b10 	vmov	d0, r4, r5
 801c464:	bd70      	pop	{r4, r5, r6, pc}
 801c466:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801c46a:	da0d      	bge.n	801c488 <scalbn+0xb8>
 801c46c:	f24c 3350 	movw	r3, #50000	; 0xc350
 801c470:	429e      	cmp	r6, r3
 801c472:	ec45 4b11 	vmov	d1, r4, r5
 801c476:	dce1      	bgt.n	801c43c <scalbn+0x6c>
 801c478:	ed9f 0b09 	vldr	d0, [pc, #36]	; 801c4a0 <scalbn+0xd0>
 801c47c:	f000 f8f0 	bl	801c660 <copysign>
 801c480:	a307      	add	r3, pc, #28	; (adr r3, 801c4a0 <scalbn+0xd0>)
 801c482:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c486:	e7e0      	b.n	801c44a <scalbn+0x7a>
 801c488:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801c48c:	3236      	adds	r2, #54	; 0x36
 801c48e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801c492:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801c496:	4620      	mov	r0, r4
 801c498:	4629      	mov	r1, r5
 801c49a:	2200      	movs	r2, #0
 801c49c:	4b06      	ldr	r3, [pc, #24]	; (801c4b8 <scalbn+0xe8>)
 801c49e:	e7b2      	b.n	801c406 <scalbn+0x36>
 801c4a0:	c2f8f359 	.word	0xc2f8f359
 801c4a4:	01a56e1f 	.word	0x01a56e1f
 801c4a8:	8800759c 	.word	0x8800759c
 801c4ac:	7e37e43c 	.word	0x7e37e43c
 801c4b0:	43500000 	.word	0x43500000
 801c4b4:	ffff3cb0 	.word	0xffff3cb0
 801c4b8:	3c900000 	.word	0x3c900000

0801c4bc <fabsf>:
 801c4bc:	ee10 3a10 	vmov	r3, s0
 801c4c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c4c4:	ee00 3a10 	vmov	s0, r3
 801c4c8:	4770      	bx	lr

0801c4ca <finitef>:
 801c4ca:	ee10 3a10 	vmov	r3, s0
 801c4ce:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 801c4d2:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 801c4d6:	bfac      	ite	ge
 801c4d8:	2000      	movge	r0, #0
 801c4da:	2001      	movlt	r0, #1
 801c4dc:	4770      	bx	lr
	...

0801c4e0 <nanf>:
 801c4e0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801c4e8 <nanf+0x8>
 801c4e4:	4770      	bx	lr
 801c4e6:	bf00      	nop
 801c4e8:	7fc00000 	.word	0x7fc00000

0801c4ec <rintf>:
 801c4ec:	b513      	push	{r0, r1, r4, lr}
 801c4ee:	ee10 1a10 	vmov	r1, s0
 801c4f2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801c4f6:	0ddc      	lsrs	r4, r3, #23
 801c4f8:	3c7f      	subs	r4, #127	; 0x7f
 801c4fa:	2c16      	cmp	r4, #22
 801c4fc:	dc46      	bgt.n	801c58c <rintf+0xa0>
 801c4fe:	b32b      	cbz	r3, 801c54c <rintf+0x60>
 801c500:	2c00      	cmp	r4, #0
 801c502:	ee10 2a10 	vmov	r2, s0
 801c506:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 801c50a:	da21      	bge.n	801c550 <rintf+0x64>
 801c50c:	f3c1 0316 	ubfx	r3, r1, #0, #23
 801c510:	425b      	negs	r3, r3
 801c512:	4a21      	ldr	r2, [pc, #132]	; (801c598 <rintf+0xac>)
 801c514:	0a5b      	lsrs	r3, r3, #9
 801c516:	0d09      	lsrs	r1, r1, #20
 801c518:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801c51c:	0509      	lsls	r1, r1, #20
 801c51e:	430b      	orrs	r3, r1
 801c520:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 801c524:	ee07 3a90 	vmov	s15, r3
 801c528:	edd2 6a00 	vldr	s13, [r2]
 801c52c:	ee36 7aa7 	vadd.f32	s14, s13, s15
 801c530:	ed8d 7a01 	vstr	s14, [sp, #4]
 801c534:	eddd 7a01 	vldr	s15, [sp, #4]
 801c538:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801c53c:	ee17 3a90 	vmov	r3, s15
 801c540:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c544:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 801c548:	ee00 3a10 	vmov	s0, r3
 801c54c:	b002      	add	sp, #8
 801c54e:	bd10      	pop	{r4, pc}
 801c550:	4b12      	ldr	r3, [pc, #72]	; (801c59c <rintf+0xb0>)
 801c552:	4123      	asrs	r3, r4
 801c554:	4219      	tst	r1, r3
 801c556:	d0f9      	beq.n	801c54c <rintf+0x60>
 801c558:	085b      	lsrs	r3, r3, #1
 801c55a:	4219      	tst	r1, r3
 801c55c:	d006      	beq.n	801c56c <rintf+0x80>
 801c55e:	ea21 0203 	bic.w	r2, r1, r3
 801c562:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801c566:	fa43 f404 	asr.w	r4, r3, r4
 801c56a:	4322      	orrs	r2, r4
 801c56c:	4b0a      	ldr	r3, [pc, #40]	; (801c598 <rintf+0xac>)
 801c56e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801c572:	ed90 7a00 	vldr	s14, [r0]
 801c576:	ee07 2a90 	vmov	s15, r2
 801c57a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801c57e:	edcd 7a01 	vstr	s15, [sp, #4]
 801c582:	ed9d 0a01 	vldr	s0, [sp, #4]
 801c586:	ee30 0a47 	vsub.f32	s0, s0, s14
 801c58a:	e7df      	b.n	801c54c <rintf+0x60>
 801c58c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801c590:	d3dc      	bcc.n	801c54c <rintf+0x60>
 801c592:	ee30 0a00 	vadd.f32	s0, s0, s0
 801c596:	e7d9      	b.n	801c54c <rintf+0x60>
 801c598:	0801d518 	.word	0x0801d518
 801c59c:	007fffff 	.word	0x007fffff

0801c5a0 <scalbnf>:
 801c5a0:	b508      	push	{r3, lr}
 801c5a2:	ee10 2a10 	vmov	r2, s0
 801c5a6:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 801c5aa:	ed2d 8b02 	vpush	{d8}
 801c5ae:	eef0 0a40 	vmov.f32	s1, s0
 801c5b2:	d004      	beq.n	801c5be <scalbnf+0x1e>
 801c5b4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801c5b8:	d306      	bcc.n	801c5c8 <scalbnf+0x28>
 801c5ba:	ee70 0a00 	vadd.f32	s1, s0, s0
 801c5be:	ecbd 8b02 	vpop	{d8}
 801c5c2:	eeb0 0a60 	vmov.f32	s0, s1
 801c5c6:	bd08      	pop	{r3, pc}
 801c5c8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801c5cc:	d21c      	bcs.n	801c608 <scalbnf+0x68>
 801c5ce:	4b1f      	ldr	r3, [pc, #124]	; (801c64c <scalbnf+0xac>)
 801c5d0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801c650 <scalbnf+0xb0>
 801c5d4:	4298      	cmp	r0, r3
 801c5d6:	ee60 0a27 	vmul.f32	s1, s0, s15
 801c5da:	db10      	blt.n	801c5fe <scalbnf+0x5e>
 801c5dc:	ee10 2a90 	vmov	r2, s1
 801c5e0:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 801c5e4:	3b19      	subs	r3, #25
 801c5e6:	4403      	add	r3, r0
 801c5e8:	2bfe      	cmp	r3, #254	; 0xfe
 801c5ea:	dd0f      	ble.n	801c60c <scalbnf+0x6c>
 801c5ec:	ed9f 8a19 	vldr	s16, [pc, #100]	; 801c654 <scalbnf+0xb4>
 801c5f0:	eeb0 0a48 	vmov.f32	s0, s16
 801c5f4:	f000 f843 	bl	801c67e <copysignf>
 801c5f8:	ee60 0a08 	vmul.f32	s1, s0, s16
 801c5fc:	e7df      	b.n	801c5be <scalbnf+0x1e>
 801c5fe:	eddf 7a16 	vldr	s15, [pc, #88]	; 801c658 <scalbnf+0xb8>
 801c602:	ee60 0aa7 	vmul.f32	s1, s1, s15
 801c606:	e7da      	b.n	801c5be <scalbnf+0x1e>
 801c608:	0ddb      	lsrs	r3, r3, #23
 801c60a:	e7ec      	b.n	801c5e6 <scalbnf+0x46>
 801c60c:	2b00      	cmp	r3, #0
 801c60e:	dd06      	ble.n	801c61e <scalbnf+0x7e>
 801c610:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 801c614:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 801c618:	ee00 3a90 	vmov	s1, r3
 801c61c:	e7cf      	b.n	801c5be <scalbnf+0x1e>
 801c61e:	f113 0f16 	cmn.w	r3, #22
 801c622:	da06      	bge.n	801c632 <scalbnf+0x92>
 801c624:	f24c 3350 	movw	r3, #50000	; 0xc350
 801c628:	4298      	cmp	r0, r3
 801c62a:	dcdf      	bgt.n	801c5ec <scalbnf+0x4c>
 801c62c:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 801c658 <scalbnf+0xb8>
 801c630:	e7de      	b.n	801c5f0 <scalbnf+0x50>
 801c632:	3319      	adds	r3, #25
 801c634:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 801c638:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 801c63c:	eddf 7a07 	vldr	s15, [pc, #28]	; 801c65c <scalbnf+0xbc>
 801c640:	ee07 3a10 	vmov	s14, r3
 801c644:	ee67 0a27 	vmul.f32	s1, s14, s15
 801c648:	e7b9      	b.n	801c5be <scalbnf+0x1e>
 801c64a:	bf00      	nop
 801c64c:	ffff3cb0 	.word	0xffff3cb0
 801c650:	4c000000 	.word	0x4c000000
 801c654:	7149f2ca 	.word	0x7149f2ca
 801c658:	0da24260 	.word	0x0da24260
 801c65c:	33000000 	.word	0x33000000

0801c660 <copysign>:
 801c660:	ec51 0b10 	vmov	r0, r1, d0
 801c664:	ee11 0a90 	vmov	r0, s3
 801c668:	ee10 2a10 	vmov	r2, s0
 801c66c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801c670:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 801c674:	ea41 0300 	orr.w	r3, r1, r0
 801c678:	ec43 2b10 	vmov	d0, r2, r3
 801c67c:	4770      	bx	lr

0801c67e <copysignf>:
 801c67e:	ee10 3a10 	vmov	r3, s0
 801c682:	ee10 2a90 	vmov	r2, s1
 801c686:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c68a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 801c68e:	4313      	orrs	r3, r2
 801c690:	ee00 3a10 	vmov	s0, r3
 801c694:	4770      	bx	lr
	...

0801c698 <_init>:
 801c698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c69a:	bf00      	nop
 801c69c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c69e:	bc08      	pop	{r3}
 801c6a0:	469e      	mov	lr, r3
 801c6a2:	4770      	bx	lr

0801c6a4 <_fini>:
 801c6a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c6a6:	bf00      	nop
 801c6a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c6aa:	bc08      	pop	{r3}
 801c6ac:	469e      	mov	lr, r3
 801c6ae:	4770      	bx	lr
