

================================================================
== Vitis HLS Report for 'syr2k'
================================================================
* Date:           Sun Jun 23 03:32:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.906 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     6689|    38433|  33.445 us|  0.192 ms|  6690|  38434|       no|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+------+---------+
        |                                          |                                |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
        |                 Instance                 |             Module             |   min   |   max   |    min   |    max   | min |  max |   Type  |
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+------+---------+
        |grp_syr2k_Pipeline_VITIS_LOOP_13_2_fu_78  |syr2k_Pipeline_VITIS_LOOP_13_2  |      205|     1197|  1.025 us|  5.985 us|  205|  1197|       no|
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+------+---------+

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |     6688|    38432|  209 ~ 1201|          -|          -|    32|        no|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      44|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    19|     5240|    4277|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     123|    -|
|Register             |        -|     -|      167|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    19|     5407|    4444|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_syr2k_Pipeline_VITIS_LOOP_13_2_fu_78  |syr2k_Pipeline_VITIS_LOOP_13_2  |        0|  19|  5240|  4277|    0|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                     |                                |        0|  19|  5240|  4277|    0|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_130_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln22_fu_124_p2   |         +|   0|  0|  18|          11|           6|
    |icmp_ln11_fu_105_p2  |      icmp|   0|  0|  13|           6|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  44|          23|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |A_address0          |  14|          3|   10|         30|
    |A_ce0               |  14|          3|    1|          3|
    |A_ce1               |   9|          2|    1|          2|
    |B_address0          |  14|          3|   10|         30|
    |B_ce0               |  14|          3|    1|          3|
    |B_ce1               |   9|          2|    1|          2|
    |ap_NS_fsm           |  31|          6|    1|          6|
    |ii_fu_48            |   9|          2|   11|         22|
    |indvars_iv17_fu_44  |   9|          2|    6|         12|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 123|         26|   42|        110|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |A_load_reg_196                                         |  32|   0|   32|          0|
    |B_load_reg_191                                         |  32|   0|   32|          0|
    |ap_CS_fsm                                              |   5|   0|    5|          0|
    |bitcast_ln18_1_reg_206                                 |  32|   0|   32|          0|
    |bitcast_ln18_reg_201                                   |  32|   0|   32|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_13_2_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |ii_fu_48                                               |  11|   0|   11|          0|
    |indvars_iv17_fu_44                                     |   6|   0|    6|          0|
    |indvars_iv17_load_reg_168                              |   6|   0|    6|          0|
    |trunc_ln11_reg_176                                     |  10|   0|   10|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 167|   0|  167|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|A_address0  |  out|   10|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|A_address1  |  out|   10|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   32|   ap_memory|             A|         array|
|B_address0  |  out|   10|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_q0        |   in|   32|   ap_memory|             B|         array|
|B_address1  |  out|   10|   ap_memory|             B|         array|
|B_ce1       |  out|    1|   ap_memory|             B|         array|
|B_q1        |   in|   32|   ap_memory|             B|         array|
|C_address0  |  out|   10|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_we0       |  out|    1|   ap_memory|             C|         array|
|C_d0        |  out|   32|   ap_memory|             C|         array|
|C_q0        |   in|   32|   ap_memory|             C|         array|
+------------+-----+-----+------------+--------------+--------------+

