============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 18:10:48 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(65)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(78)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(96)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(130)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(131)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 18 trigger nets, 18 data nets.
KIT-1004 : Chipwatcher code = 0111001001000000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=74) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=74) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=74)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=74)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1842/18 useful/useless nets, 1051/4 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 1635/4 useful/useless nets, 1366/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1619/16 useful/useless nets, 1354/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 295 better
SYN-1014 : Optimize round 2
SYN-1032 : 1420/30 useful/useless nets, 1155/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1444/149 useful/useless nets, 1194/23 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 193 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 16 instances.
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1787/14 useful/useless nets, 1537/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6509, tnet num: 1787, tinst num: 1536, tnode num: 8303, tedge num: 10056.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1787 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 161 (3.70), #lev = 6 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 158 (3.75), #lev = 6 (2.06)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 397 instances into 158 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 262 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 92 adder to BLE ...
SYN-4008 : Packed 92 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.310572s wall, 1.046875s user + 0.062500s system = 1.109375s CPU (84.6%)

RUN-1004 : used memory is 145 MB, reserved memory is 110 MB, peak memory is 158 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[2] will be merged to another kept net fifo_list/fifo_out[2]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[1] will be merged to another kept net fifo_list/fifo_out[1]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[0] will be merged to another kept net fifo_list/fifo_out[0]
SYN-5055 WARNING: The kept net tx/uart_data[0] will be merged to another kept net fifo_list/fifo_out[0]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (167 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1021 instances
RUN-0007 : 385 luts, 453 seqs, 84 mslices, 55 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1292 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 382 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      9      
RUN-1001 :   No   |  No   |  Yes  |     230     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     214     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1019 instances, 385 luts, 453 seqs, 139 slices, 22 macros(139 instances: 84 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5402, tnet num: 1290, tinst num: 1019, tnode num: 7162, tedge num: 9089.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.223173s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (70.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 336298
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1019.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 215511, overlap = 54
PHY-3002 : Step(2): len = 156754, overlap = 54
PHY-3002 : Step(3): len = 89080.9, overlap = 45
PHY-3002 : Step(4): len = 72455.1, overlap = 54
PHY-3002 : Step(5): len = 69139.2, overlap = 54
PHY-3002 : Step(6): len = 52646.4, overlap = 49.5
PHY-3002 : Step(7): len = 50399, overlap = 49.5
PHY-3002 : Step(8): len = 46445.2, overlap = 54
PHY-3002 : Step(9): len = 44685.9, overlap = 54
PHY-3002 : Step(10): len = 43404.1, overlap = 45
PHY-3002 : Step(11): len = 37726.7, overlap = 54
PHY-3002 : Step(12): len = 35348.2, overlap = 54
PHY-3002 : Step(13): len = 33481, overlap = 54
PHY-3002 : Step(14): len = 32063.3, overlap = 54
PHY-3002 : Step(15): len = 30334.9, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84065e-06
PHY-3002 : Step(16): len = 29346.2, overlap = 49.5
PHY-3002 : Step(17): len = 29533, overlap = 49.5
PHY-3002 : Step(18): len = 29539.1, overlap = 49.5
PHY-3002 : Step(19): len = 29028.9, overlap = 49.5
PHY-3002 : Step(20): len = 29650.3, overlap = 49.5
PHY-3002 : Step(21): len = 28031.9, overlap = 45
PHY-3002 : Step(22): len = 28137.1, overlap = 45
PHY-3002 : Step(23): len = 27867.9, overlap = 47.25
PHY-3002 : Step(24): len = 27487.8, overlap = 47.25
PHY-3002 : Step(25): len = 26347.6, overlap = 47.25
PHY-3002 : Step(26): len = 26481.5, overlap = 47.25
PHY-3002 : Step(27): len = 26631.9, overlap = 45
PHY-3002 : Step(28): len = 26693.1, overlap = 45
PHY-3002 : Step(29): len = 25648.9, overlap = 45
PHY-3002 : Step(30): len = 25474.2, overlap = 49.5
PHY-3002 : Step(31): len = 25595.8, overlap = 49.5
PHY-3002 : Step(32): len = 25243.1, overlap = 49.5
PHY-3002 : Step(33): len = 24352.2, overlap = 49.5
PHY-3002 : Step(34): len = 23830.5, overlap = 49.5
PHY-3002 : Step(35): len = 24003.7, overlap = 49.5
PHY-3002 : Step(36): len = 24048, overlap = 45
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.68131e-06
PHY-3002 : Step(37): len = 24680.8, overlap = 45
PHY-3002 : Step(38): len = 24734.9, overlap = 45
PHY-3002 : Step(39): len = 24868.6, overlap = 45
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.36261e-06
PHY-3002 : Step(40): len = 26078, overlap = 36
PHY-3002 : Step(41): len = 26163.2, overlap = 40.5
PHY-3002 : Step(42): len = 26052.3, overlap = 36
PHY-3002 : Step(43): len = 26058.3, overlap = 36
PHY-3002 : Step(44): len = 26333.7, overlap = 36
PHY-3002 : Step(45): len = 26546.4, overlap = 40.5
PHY-3002 : Step(46): len = 26544.7, overlap = 40.5
PHY-3002 : Step(47): len = 26537.8, overlap = 40.5
PHY-3002 : Step(48): len = 25806.6, overlap = 36
PHY-3002 : Step(49): len = 25582.1, overlap = 36
PHY-3002 : Step(50): len = 25753.3, overlap = 36
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.47252e-05
PHY-3002 : Step(51): len = 26553.2, overlap = 40.5
PHY-3002 : Step(52): len = 26756.3, overlap = 40.5
PHY-3002 : Step(53): len = 26798, overlap = 40.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.94504e-05
PHY-3002 : Step(54): len = 27227.4, overlap = 40.9375
PHY-3002 : Step(55): len = 27281.4, overlap = 41.0625
PHY-3002 : Step(56): len = 26961.6, overlap = 41.0625
PHY-3002 : Step(57): len = 27012.8, overlap = 41.0625
PHY-3002 : Step(58): len = 27032.6, overlap = 36.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013816s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029861s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(59): len = 30918.2, overlap = 18
PHY-3002 : Step(60): len = 30874.3, overlap = 17.875
PHY-3002 : Step(61): len = 29930.7, overlap = 20.0938
PHY-3002 : Step(62): len = 30055.9, overlap = 20.4375
PHY-3002 : Step(63): len = 29483.2, overlap = 16.6562
PHY-3002 : Step(64): len = 29578.9, overlap = 15.5938
PHY-3002 : Step(65): len = 29345.4, overlap = 17.1875
PHY-3002 : Step(66): len = 28976.6, overlap = 16.3438
PHY-3002 : Step(67): len = 28976.6, overlap = 16.3438
PHY-3002 : Step(68): len = 28364.4, overlap = 16.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000398425
PHY-3002 : Step(69): len = 28367.7, overlap = 14.2188
PHY-3002 : Step(70): len = 28367.7, overlap = 14.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00079685
PHY-3002 : Step(71): len = 28212.4, overlap = 15.9375
PHY-3002 : Step(72): len = 28212.4, overlap = 15.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029684s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.42281e-06
PHY-3002 : Step(73): len = 28633.7, overlap = 46.0625
PHY-3002 : Step(74): len = 28633.7, overlap = 46.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.88456e-05
PHY-3002 : Step(75): len = 29175.3, overlap = 43.625
PHY-3002 : Step(76): len = 29472.4, overlap = 45.75
PHY-3002 : Step(77): len = 30060.2, overlap = 43.3125
PHY-3002 : Step(78): len = 30286, overlap = 42.6562
PHY-3002 : Step(79): len = 30096.8, overlap = 43.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.76912e-05
PHY-3002 : Step(80): len = 29875.9, overlap = 40.1562
PHY-3002 : Step(81): len = 29875.9, overlap = 40.1562
PHY-3002 : Step(82): len = 29321.8, overlap = 41.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.53825e-05
PHY-3002 : Step(83): len = 29714.8, overlap = 40.1562
PHY-3002 : Step(84): len = 29714.8, overlap = 40.1562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000150765
PHY-3002 : Step(85): len = 29897.4, overlap = 37.1562
PHY-3002 : Step(86): len = 30007.4, overlap = 36.6875
PHY-3002 : Step(87): len = 30028.9, overlap = 30.4062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00030153
PHY-3002 : Step(88): len = 29940.7, overlap = 35.3125
PHY-3002 : Step(89): len = 29940.7, overlap = 35.3125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5402, tnet num: 1290, tinst num: 1019, tnode num: 7162, tedge num: 9089.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 78.84 peak overflow 3.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1292.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 34736, over cnt = 140(0%), over = 546, worst = 17
PHY-1001 : End global iterations;  0.106915s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (29.2%)

PHY-1001 : Congestion index: top1 = 32.56, top5 = 16.93, top10 = 9.96, top15 = 6.96.
PHY-1001 : End incremental global routing;  0.186115s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (42.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036681s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.245353s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (50.9%)

OPT-1001 : Current memory(MB): used = 199, reserve = 164, peak = 199.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 756/1292.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 34736, over cnt = 140(0%), over = 546, worst = 17
PHY-1002 : len = 39024, over cnt = 86(0%), over = 162, worst = 9
PHY-1002 : len = 40296, over cnt = 24(0%), over = 42, worst = 5
PHY-1002 : len = 40624, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 40768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.139209s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (44.9%)

PHY-1001 : Congestion index: top1 = 30.24, top5 = 17.87, top10 = 11.23, top15 = 7.96.
OPT-1001 : End congestion update;  0.197122s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (55.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028638s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.1%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.225903s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (62.3%)

OPT-1001 : Current memory(MB): used = 200, reserve = 165, peak = 200.
OPT-1001 : End physical optimization;  0.682267s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (52.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 385 LUT to BLE ...
SYN-4008 : Packed 385 LUT and 188 SEQ to BLE.
SYN-4003 : Packing 265 remaining SEQ's ...
SYN-4005 : Packed 153 SEQ with LUT/SLICE
SYN-4006 : 65 single LUT's are left
SYN-4006 : 112 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 497/836 primitive instances ...
PHY-3001 : End packing;  0.041781s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 458 instances
RUN-1001 : 207 mslices, 207 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1105 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 585 nets have 2 pins
RUN-1001 : 386 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 456 instances, 414 slices, 22 macros(139 instances: 84 mslices 55 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 30990.8, Over = 42.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4605, tnet num: 1103, tinst num: 456, tnode num: 5899, tedge num: 8057.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.228715s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (88.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.89517e-05
PHY-3002 : Step(90): len = 30055.4, overlap = 40
PHY-3002 : Step(91): len = 30059.6, overlap = 40.5
PHY-3002 : Step(92): len = 30042.9, overlap = 40.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.79033e-05
PHY-3002 : Step(93): len = 30063.8, overlap = 40
PHY-3002 : Step(94): len = 30325.2, overlap = 40
PHY-3002 : Step(95): len = 30544.1, overlap = 39.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.58067e-05
PHY-3002 : Step(96): len = 30668.2, overlap = 38.5
PHY-3002 : Step(97): len = 30787.3, overlap = 38.5
PHY-3002 : Step(98): len = 31031.9, overlap = 37.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.147380s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (21.2%)

PHY-3001 : Trial Legalized: Len = 43077.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024499s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00207069
PHY-3002 : Step(99): len = 38708.8, overlap = 5
PHY-3002 : Step(100): len = 36850.1, overlap = 8
PHY-3002 : Step(101): len = 35626.3, overlap = 8.75
PHY-3002 : Step(102): len = 35167.4, overlap = 10.75
PHY-3002 : Step(103): len = 34311.1, overlap = 11.25
PHY-3002 : Step(104): len = 34220.2, overlap = 11.25
PHY-3002 : Step(105): len = 33702.7, overlap = 12.25
PHY-3002 : Step(106): len = 33591, overlap = 14.5
PHY-3002 : Step(107): len = 33265.3, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00414138
PHY-3002 : Step(108): len = 33239.4, overlap = 15
PHY-3002 : Step(109): len = 33174.9, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00828277
PHY-3002 : Step(110): len = 33118.5, overlap = 15
PHY-3002 : Step(111): len = 33118.5, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006809s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 38679.5, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006579s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 4, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 38687.5, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4605, tnet num: 1103, tinst num: 456, tnode num: 5899, tedge num: 8057.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 54/1105.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47288, over cnt = 137(0%), over = 214, worst = 6
PHY-1002 : len = 48184, over cnt = 70(0%), over = 92, worst = 3
PHY-1002 : len = 49440, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 49488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.222450s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (35.1%)

PHY-1001 : Congestion index: top1 = 28.94, top5 = 19.73, top10 = 13.77, top15 = 9.91.
PHY-1001 : End incremental global routing;  0.291262s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (48.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032267s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.346030s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (54.2%)

OPT-1001 : Current memory(MB): used = 204, reserve = 169, peak = 205.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 935/1105.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008656s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (180.5%)

PHY-1001 : Congestion index: top1 = 28.94, top5 = 19.73, top10 = 13.77, top15 = 9.91.
OPT-1001 : End congestion update;  0.068059s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (114.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022995s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.9%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.091162s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.8%)

OPT-1001 : Current memory(MB): used = 205, reserve = 170, peak = 205.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023758s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 935/1105.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009540s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.94, top5 = 19.73, top10 = 13.77, top15 = 9.91.
PHY-1001 : End incremental global routing;  0.071330s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (65.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031306s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 935/1105.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010032s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (155.8%)

PHY-1001 : Congestion index: top1 = 28.94, top5 = 19.73, top10 = 13.77, top15 = 9.91.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023787s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.551724
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.878000s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (73.0%)

RUN-1003 : finish command "place" in  7.092188s wall, 2.062500s user + 0.562500s system = 2.625000s CPU (37.0%)

RUN-1004 : used memory is 189 MB, reserved memory is 154 MB, peak memory is 205 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 458 instances
RUN-1001 : 207 mslices, 207 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1105 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 585 nets have 2 pins
RUN-1001 : 386 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4605, tnet num: 1103, tinst num: 456, tnode num: 5899, tedge num: 8057.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 207 mslices, 207 lslices, 19 pads, 20 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 46624, over cnt = 144(0%), over = 233, worst = 5
PHY-1002 : len = 47376, over cnt = 92(0%), over = 145, worst = 5
PHY-1002 : len = 47808, over cnt = 61(0%), over = 89, worst = 4
PHY-1002 : len = 49032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.198324s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (23.6%)

PHY-1001 : Congestion index: top1 = 29.05, top5 = 19.83, top10 = 13.75, top15 = 9.87.
PHY-1001 : End global routing;  0.265244s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (35.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 226, reserve = 192, peak = 244.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 490, reserve = 460, peak = 490.
PHY-1001 : End build detailed router design. 4.230246s wall, 3.671875s user + 0.156250s system = 3.828125s CPU (90.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 17312, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.249327s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (98.8%)

PHY-1001 : Current memory(MB): used = 521, reserve = 492, peak = 521.
PHY-1001 : End phase 1; 1.261318s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (99.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 477 net; 1.190097s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (90.6%)

PHY-1022 : len = 115304, over cnt = 79(0%), over = 79, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 522, reserve = 493, peak = 522.
PHY-1001 : End initial routed; 3.598121s wall, 3.281250s user + 0.015625s system = 3.296875s CPU (91.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/966(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.274654s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (91.0%)

PHY-1001 : Current memory(MB): used = 524, reserve = 495, peak = 524.
PHY-1001 : End phase 2; 3.872864s wall, 3.531250s user + 0.015625s system = 3.546875s CPU (91.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 115304, over cnt = 79(0%), over = 79, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.010023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 115224, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.102851s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (45.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 115320, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.035326s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/966(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.263659s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (94.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 19 feed throughs used by 14 nets
PHY-1001 : End commit to database; 0.143891s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (76.0%)

PHY-1001 : Current memory(MB): used = 537, reserve = 508, peak = 537.
PHY-1001 : End phase 3; 0.691759s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (74.5%)

PHY-1003 : Routed, final wirelength = 115320
PHY-1001 : Current memory(MB): used = 538, reserve = 508, peak = 538.
PHY-1001 : End export database. 0.016780s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  10.391301s wall, 9.250000s user + 0.171875s system = 9.421875s CPU (90.7%)

RUN-1003 : finish command "route" in  10.960431s wall, 9.593750s user + 0.218750s system = 9.812500s CPU (89.5%)

RUN-1004 : used memory is 480 MB, reserved memory is 452 MB, peak memory is 538 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      674   out of  19600    3.44%
#reg                      474   out of  19600    2.42%
#le                       786
  #lut only               312   out of    786   39.69%
  #reg only               112   out of    786   14.25%
  #lut&reg                362   out of    786   46.06%
#dsp                        0   out of     29    0.00%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                 Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di           204
#2        config_inst_syn_9    GCLK               config             config_inst.jtck       96
#3        adc/clk_adc          GCLK               mslice             type/sel1_syn_35.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |786    |535     |139     |474     |20      |0       |
|  adc                               |adc_ctrl       |9      |9       |0       |9       |0       |0       |
|  fifo_list                         |fifo_ctrl      |115    |72      |36      |52      |4       |0       |
|    fifo_list                       |fifo           |112    |70      |36      |49      |4       |0       |
|      ram_inst                      |ram_infer_fifo |10     |10      |0       |2       |4       |0       |
|  rx                                |uart_rx        |51     |45      |6       |35      |0       |0       |
|  tx                                |uart_tx        |52     |37      |8       |37      |0       |0       |
|  type                              |type_choice    |134    |126     |8       |79      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |424    |245     |81      |262     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |424    |245     |81      |262     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |166    |77      |0       |159     |0       |0       |
|        reg_inst                    |register       |163    |74      |0       |156     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |258    |168     |81      |103     |0       |0       |
|        bus_inst                    |bus_top        |59     |32      |20      |21      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |29     |12      |10      |9       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |28     |18      |10      |10      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |113    |84      |29      |54      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       566   
    #2          2       231   
    #3          3       127   
    #4          4        27   
    #5        5-10       92   
    #6        11-50      33   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.94            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 456
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1105, pip num: 10163
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 19
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1014 valid insts, and 28174 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010100000111001001000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.635313s wall, 11.140625s user + 0.062500s system = 11.203125s CPU (425.1%)

RUN-1004 : used memory is 495 MB, reserved memory is 465 MB, peak memory is 679 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_181048.log"
