#ifndef	THR_0_PARTID
#define THR_0_PARTID  0
#endif

#ifndef	THR_1_PARTID
#define THR_1_PARTID  0
#endif

#ifndef	THR_2_PARTID
#define THR_2_PARTID  0
#endif

#ifndef	THR_3_PARTID
#define THR_3_PARTID  0
#endif

#ifndef	THR_4_PARTID
#define THR_4_PARTID  0
#endif

#ifndef	THR_5_PARTID
#define THR_5_PARTID  0
#endif

#ifndef	THR_6_PARTID
#define THR_6_PARTID  0
#endif

#ifndef	THR_7_PARTID
#define THR_7_PARTID  0
#endif

#ifndef	THR_8_PARTID
#define THR_8_PARTID  0
#endif

#ifndef	THR_9_PARTID
#define THR_9_PARTID  0
#endif

#ifndef	THR_10_PARTID
#define THR_10_PARTID  0
#endif

#ifndef	THR_11_PARTID
#define THR_11_PARTID  0
#endif

#ifndef	THR_12_PARTID
#define THR_12_PARTID  0
#endif

#ifndef	THR_13_PARTID
#define THR_13_PARTID  0
#endif

#ifndef	THR_14_PARTID
#define THR_14_PARTID  0
#endif

#ifndef	THR_15_PARTID
#define THR_15_PARTID  0
#endif

#ifndef	THR_16_PARTID
#define THR_16_PARTID  0
#endif

#ifndef	THR_17_PARTID
#define THR_17_PARTID  0
#endif

#ifndef	THR_18_PARTID
#define THR_18_PARTID  0
#endif

#ifndef	THR_19_PARTID
#define THR_19_PARTID  0
#endif

#ifndef	THR_20_PARTID
#define THR_20_PARTID  0
#endif

#ifndef	THR_21_PARTID
#define THR_21_PARTID  0
#endif

#ifndef	THR_22_PARTID
#define THR_22_PARTID  0
#endif

#ifndef	THR_23_PARTID
#define THR_23_PARTID  0
#endif

#ifndef	THR_24_PARTID
#define THR_24_PARTID  0
#endif

#ifndef	THR_25_PARTID
#define THR_25_PARTID  0
#endif

#ifndef	THR_26_PARTID
#define THR_26_PARTID  0
#endif

#ifndef	THR_27_PARTID
#define THR_27_PARTID  0
#endif

#ifndef	THR_28_PARTID
#define THR_28_PARTID  0
#endif

#ifndef	THR_29_PARTID
#define THR_29_PARTID  0
#endif

#ifndef	THR_30_PARTID
#define THR_30_PARTID  0
#endif

#ifndef	THR_31_PARTID
#define THR_31_PARTID  0
#endif

#ifndef	THR_32_PARTID
#define THR_32_PARTID  0
#endif

#ifndef	THR_33_PARTID
#define THR_33_PARTID  0
#endif

#ifndef	THR_34_PARTID
#define THR_34_PARTID  0
#endif

#ifndef	THR_35_PARTID
#define THR_35_PARTID  0
#endif

#ifndef	THR_36_PARTID
#define THR_36_PARTID  0
#endif

#ifndef	THR_37_PARTID
#define THR_37_PARTID  0
#endif

#ifndef	THR_38_PARTID
#define THR_38_PARTID  0
#endif

#ifndef	THR_39_PARTID
#define THR_39_PARTID  0
#endif

#ifndef	THR_40_PARTID
#define THR_40_PARTID  0
#endif

#ifndef	THR_41_PARTID
#define THR_41_PARTID  0
#endif

#ifndef	THR_42_PARTID
#define THR_42_PARTID  0
#endif

#ifndef	THR_43_PARTID
#define THR_43_PARTID  0
#endif

#ifndef	THR_44_PARTID
#define THR_44_PARTID  0
#endif

#ifndef	THR_45_PARTID
#define THR_45_PARTID  0
#endif

#ifndef	THR_46_PARTID
#define THR_46_PARTID  0
#endif

#ifndef	THR_47_PARTID
#define THR_47_PARTID  0
#endif

#ifndef	THR_48_PARTID
#define THR_48_PARTID  0
#endif

#ifndef	THR_49_PARTID
#define THR_49_PARTID  0
#endif

#ifndef	THR_50_PARTID
#define THR_50_PARTID  0
#endif

#ifndef	THR_51_PARTID
#define THR_51_PARTID  0
#endif

#ifndef	THR_52_PARTID
#define THR_52_PARTID  0
#endif

#ifndef	THR_53_PARTID
#define THR_53_PARTID  0
#endif

#ifndef	THR_54_PARTID
#define THR_54_PARTID  0
#endif

#ifndef	THR_55_PARTID
#define THR_55_PARTID  0
#endif

#ifndef	THR_56_PARTID
#define THR_56_PARTID  0
#endif

#ifndef	THR_57_PARTID
#define THR_57_PARTID  0
#endif

#ifndef	THR_58_PARTID
#define THR_58_PARTID  0
#endif

#ifndef	THR_59_PARTID
#define THR_59_PARTID  0
#endif

#ifndef	THR_60_PARTID
#define THR_60_PARTID  0
#endif

#ifndef	THR_61_PARTID
#define THR_61_PARTID  0
#endif

#ifndef	THR_62_PARTID
#define THR_62_PARTID  0
#endif

#ifndef	THR_63_PARTID
#define THR_63_PARTID  0
#endif

#ifndef	THR_64_PARTID
#define THR_64_PARTID  0
#endif

#ifndef	THR_65_PARTID
#define THR_65_PARTID  0
#endif

#ifndef	THR_66_PARTID
#define THR_66_PARTID  0
#endif

#ifndef	THR_67_PARTID
#define THR_67_PARTID  0
#endif

#ifndef	THR_68_PARTID
#define THR_68_PARTID  0
#endif

#ifndef	THR_69_PARTID
#define THR_69_PARTID  0
#endif

#ifndef	THR_70_PARTID
#define THR_70_PARTID  0
#endif

#ifndef	THR_71_PARTID
#define THR_71_PARTID  0
#endif

#ifndef	THR_72_PARTID
#define THR_72_PARTID  0
#endif

#ifndef	THR_73_PARTID
#define THR_73_PARTID  0
#endif

#ifndef	THR_74_PARTID
#define THR_74_PARTID  0
#endif

#ifndef	THR_75_PARTID
#define THR_75_PARTID  0
#endif

#ifndef	THR_76_PARTID
#define THR_76_PARTID  0
#endif

#ifndef	THR_77_PARTID
#define THR_77_PARTID  0
#endif

#ifndef	THR_78_PARTID
#define THR_78_PARTID  0
#endif

#ifndef	THR_79_PARTID
#define THR_79_PARTID  0
#endif

#ifndef	THR_80_PARTID
#define THR_80_PARTID  0
#endif

#ifndef	THR_81_PARTID
#define THR_81_PARTID  0
#endif

#ifndef	THR_82_PARTID
#define THR_82_PARTID  0
#endif

#ifndef	THR_83_PARTID
#define THR_83_PARTID  0
#endif

#ifndef	THR_84_PARTID
#define THR_84_PARTID  0
#endif

#ifndef	THR_85_PARTID
#define THR_85_PARTID  0
#endif

#ifndef	THR_86_PARTID
#define THR_86_PARTID  0
#endif

#ifndef	THR_87_PARTID
#define THR_87_PARTID  0
#endif

#ifndef	THR_88_PARTID
#define THR_88_PARTID  0
#endif

#ifndef	THR_89_PARTID
#define THR_89_PARTID  0
#endif

#ifndef	THR_90_PARTID
#define THR_90_PARTID  0
#endif

#ifndef	THR_91_PARTID
#define THR_91_PARTID  0
#endif

#ifndef	THR_92_PARTID
#define THR_92_PARTID  0
#endif

#ifndef	THR_93_PARTID
#define THR_93_PARTID  0
#endif

#ifndef	THR_94_PARTID
#define THR_94_PARTID  0
#endif

#ifndef	THR_95_PARTID
#define THR_95_PARTID  0
#endif

#ifndef	THR_96_PARTID
#define THR_96_PARTID  0
#endif

#ifndef	THR_97_PARTID
#define THR_97_PARTID  0
#endif

#ifndef	THR_98_PARTID
#define THR_98_PARTID  0
#endif

#ifndef	THR_99_PARTID
#define THR_99_PARTID  0
#endif

#ifndef	THR_100_PARTID
#define THR_100_PARTID  0
#endif

#ifndef	THR_101_PARTID
#define THR_101_PARTID  0
#endif

#ifndef	THR_102_PARTID
#define THR_102_PARTID  0
#endif

#ifndef	THR_103_PARTID
#define THR_103_PARTID  0
#endif

#ifndef	THR_104_PARTID
#define THR_104_PARTID  0
#endif

#ifndef	THR_105_PARTID
#define THR_105_PARTID  0
#endif

#ifndef	THR_106_PARTID
#define THR_106_PARTID  0
#endif

#ifndef	THR_107_PARTID
#define THR_107_PARTID  0
#endif

#ifndef	THR_108_PARTID
#define THR_108_PARTID  0
#endif

#ifndef	THR_109_PARTID
#define THR_109_PARTID  0
#endif

#ifndef	THR_110_PARTID
#define THR_110_PARTID  0
#endif

#ifndef	THR_111_PARTID
#define THR_111_PARTID  0
#endif

#ifndef	THR_112_PARTID
#define THR_112_PARTID  0
#endif

#ifndef	THR_113_PARTID
#define THR_113_PARTID  0
#endif

#ifndef	THR_114_PARTID
#define THR_114_PARTID  0
#endif

#ifndef	THR_115_PARTID
#define THR_115_PARTID  0
#endif

#ifndef	THR_116_PARTID
#define THR_116_PARTID  0
#endif

#ifndef	THR_117_PARTID
#define THR_117_PARTID  0
#endif

#ifndef	THR_118_PARTID
#define THR_118_PARTID  0
#endif

#ifndef	THR_119_PARTID
#define THR_119_PARTID  0
#endif

#ifndef	THR_120_PARTID
#define THR_120_PARTID  0
#endif

#ifndef	THR_121_PARTID
#define THR_121_PARTID  0
#endif

#ifndef	THR_122_PARTID
#define THR_122_PARTID  0
#endif

#ifndef	THR_123_PARTID
#define THR_123_PARTID  0
#endif

#ifndef	THR_124_PARTID
#define THR_124_PARTID  0
#endif

#ifndef	THR_125_PARTID
#define THR_125_PARTID  0
#endif

#ifndef	THR_126_PARTID
#define THR_126_PARTID  0
#endif

#ifndef	THR_127_PARTID
#define THR_127_PARTID  0
#endif

#if (THR_0_PARTID == 0) || \
    (THR_1_PARTID == 0) || \
    (THR_2_PARTID == 0) || \
    (THR_3_PARTID == 0) || \
    (THR_4_PARTID == 0) || \
    (THR_5_PARTID == 0) || \
    (THR_6_PARTID == 0) || \
    (THR_7_PARTID == 0) || \
    (THR_8_PARTID == 0) || \
    (THR_9_PARTID == 0) || \
    (THR_10_PARTID == 0) || \
    (THR_11_PARTID == 0) || \
    (THR_12_PARTID == 0) || \
    (THR_13_PARTID == 0) || \
    (THR_14_PARTID == 0) || \
    (THR_15_PARTID == 0) || \
    (THR_16_PARTID == 0) || \
    (THR_17_PARTID == 0) || \
    (THR_18_PARTID == 0) || \
    (THR_19_PARTID == 0) || \
    (THR_20_PARTID == 0) || \
    (THR_21_PARTID == 0) || \
    (THR_22_PARTID == 0) || \
    (THR_23_PARTID == 0) || \
    (THR_24_PARTID == 0) || \
    (THR_25_PARTID == 0) || \
    (THR_26_PARTID == 0) || \
    (THR_27_PARTID == 0) || \
    (THR_28_PARTID == 0) || \
    (THR_29_PARTID == 0) || \
    (THR_30_PARTID == 0) || \
    (THR_31_PARTID == 0) || \
    (THR_32_PARTID == 0) || \
    (THR_33_PARTID == 0) || \
    (THR_34_PARTID == 0) || \
    (THR_35_PARTID == 0) || \
    (THR_36_PARTID == 0) || \
    (THR_37_PARTID == 0) || \
    (THR_38_PARTID == 0) || \
    (THR_39_PARTID == 0) || \
    (THR_40_PARTID == 0) || \
    (THR_41_PARTID == 0) || \
    (THR_42_PARTID == 0) || \
    (THR_43_PARTID == 0) || \
    (THR_44_PARTID == 0) || \
    (THR_45_PARTID == 0) || \
    (THR_46_PARTID == 0) || \
    (THR_47_PARTID == 0) || \
    (THR_48_PARTID == 0) || \
    (THR_49_PARTID == 0) || \
    (THR_50_PARTID == 0) || \
    (THR_51_PARTID == 0) || \
    (THR_52_PARTID == 0) || \
    (THR_53_PARTID == 0) || \
    (THR_54_PARTID == 0) || \
    (THR_55_PARTID == 0) || \
    (THR_56_PARTID == 0) || \
    (THR_57_PARTID == 0) || \
    (THR_58_PARTID == 0) || \
    (THR_59_PARTID == 0) || \
    (THR_60_PARTID == 0) || \
    (THR_61_PARTID == 0) || \
    (THR_62_PARTID == 0) || \
    (THR_63_PARTID == 0) || \
    (THR_64_PARTID == 0) || \
    (THR_65_PARTID == 0) || \
    (THR_66_PARTID == 0) || \
    (THR_67_PARTID == 0) || \
    (THR_68_PARTID == 0) || \
    (THR_69_PARTID == 0) || \
    (THR_70_PARTID == 0) || \
    (THR_71_PARTID == 0) || \
    (THR_72_PARTID == 0) || \
    (THR_73_PARTID == 0) || \
    (THR_74_PARTID == 0) || \
    (THR_75_PARTID == 0) || \
    (THR_76_PARTID == 0) || \
    (THR_77_PARTID == 0) || \
    (THR_78_PARTID == 0) || \
    (THR_79_PARTID == 0) || \
    (THR_80_PARTID == 0) || \
    (THR_81_PARTID == 0) || \
    (THR_82_PARTID == 0) || \
    (THR_83_PARTID == 0) || \
    (THR_84_PARTID == 0) || \
    (THR_85_PARTID == 0) || \
    (THR_86_PARTID == 0) || \
    (THR_87_PARTID == 0) || \
    (THR_88_PARTID == 0) || \
    (THR_89_PARTID == 0) || \
    (THR_90_PARTID == 0) || \
    (THR_91_PARTID == 0) || \
    (THR_92_PARTID == 0) || \
    (THR_93_PARTID == 0) || \
    (THR_94_PARTID == 0) || \
    (THR_95_PARTID == 0) || \
    (THR_96_PARTID == 0) || \
    (THR_97_PARTID == 0) || \
    (THR_98_PARTID == 0) || \
    (THR_99_PARTID == 0) || \
    (THR_100_PARTID == 0) || \
    (THR_101_PARTID == 0) || \
    (THR_102_PARTID == 0) || \
    (THR_103_PARTID == 0) || \
    (THR_104_PARTID == 0) || \
    (THR_105_PARTID == 0) || \
    (THR_106_PARTID == 0) || \
    (THR_107_PARTID == 0) || \
    (THR_108_PARTID == 0) || \
    (THR_109_PARTID == 0) || \
    (THR_110_PARTID == 0) || \
    (THR_111_PARTID == 0) || \
    (THR_112_PARTID == 0) || \
    (THR_113_PARTID == 0) || \
    (THR_114_PARTID == 0) || \
    (THR_115_PARTID == 0) || \
    (THR_116_PARTID == 0) || \
    (THR_117_PARTID == 0) || \
    (THR_118_PARTID == 0) || \
    (THR_119_PARTID == 0) || \
    (THR_120_PARTID == 0) || \
    (THR_121_PARTID == 0) || \
    (THR_122_PARTID == 0) || \
    (THR_123_PARTID == 0) || \
    (THR_124_PARTID == 0) || \
    (THR_125_PARTID == 0) || \
    (THR_126_PARTID == 0) || \
    (THR_127_PARTID == 0)
#define PART_0_USED 1
define(part_0_used, 1)
#endif
 
#if (THR_0_PARTID == 1) || \
    (THR_1_PARTID == 1) || \
    (THR_2_PARTID == 1) || \
    (THR_3_PARTID == 1) || \
    (THR_4_PARTID == 1) || \
    (THR_5_PARTID == 1) || \
    (THR_6_PARTID == 1) || \
    (THR_7_PARTID == 1) || \
    (THR_8_PARTID == 1) || \
    (THR_9_PARTID == 1) || \
    (THR_10_PARTID == 1) || \
    (THR_11_PARTID == 1) || \
    (THR_12_PARTID == 1) || \
    (THR_13_PARTID == 1) || \
    (THR_14_PARTID == 1) || \
    (THR_15_PARTID == 1) || \
    (THR_16_PARTID == 1) || \
    (THR_17_PARTID == 1) || \
    (THR_18_PARTID == 1) || \
    (THR_19_PARTID == 1) || \
    (THR_20_PARTID == 1) || \
    (THR_21_PARTID == 1) || \
    (THR_22_PARTID == 1) || \
    (THR_23_PARTID == 1) || \
    (THR_24_PARTID == 1) || \
    (THR_25_PARTID == 1) || \
    (THR_26_PARTID == 1) || \
    (THR_27_PARTID == 1) || \
    (THR_28_PARTID == 1) || \
    (THR_29_PARTID == 1) || \
    (THR_30_PARTID == 1) || \
    (THR_31_PARTID == 1) || \
    (THR_32_PARTID == 1) || \
    (THR_33_PARTID == 1) || \
    (THR_34_PARTID == 1) || \
    (THR_35_PARTID == 1) || \
    (THR_36_PARTID == 1) || \
    (THR_37_PARTID == 1) || \
    (THR_38_PARTID == 1) || \
    (THR_39_PARTID == 1) || \
    (THR_40_PARTID == 1) || \
    (THR_41_PARTID == 1) || \
    (THR_42_PARTID == 1) || \
    (THR_43_PARTID == 1) || \
    (THR_44_PARTID == 1) || \
    (THR_45_PARTID == 1) || \
    (THR_46_PARTID == 1) || \
    (THR_47_PARTID == 1) || \
    (THR_48_PARTID == 1) || \
    (THR_49_PARTID == 1) || \
    (THR_50_PARTID == 1) || \
    (THR_51_PARTID == 1) || \
    (THR_52_PARTID == 1) || \
    (THR_53_PARTID == 1) || \
    (THR_54_PARTID == 1) || \
    (THR_55_PARTID == 1) || \
    (THR_56_PARTID == 1) || \
    (THR_57_PARTID == 1) || \
    (THR_58_PARTID == 1) || \
    (THR_59_PARTID == 1) || \
    (THR_60_PARTID == 1) || \
    (THR_61_PARTID == 1) || \
    (THR_62_PARTID == 1) || \
    (THR_63_PARTID == 1) || \
    (THR_64_PARTID == 1) || \
    (THR_65_PARTID == 1) || \
    (THR_66_PARTID == 1) || \
    (THR_67_PARTID == 1) || \
    (THR_68_PARTID == 1) || \
    (THR_69_PARTID == 1) || \
    (THR_70_PARTID == 1) || \
    (THR_71_PARTID == 1) || \
    (THR_72_PARTID == 1) || \
    (THR_73_PARTID == 1) || \
    (THR_74_PARTID == 1) || \
    (THR_75_PARTID == 1) || \
    (THR_76_PARTID == 1) || \
    (THR_77_PARTID == 1) || \
    (THR_78_PARTID == 1) || \
    (THR_79_PARTID == 1) || \
    (THR_80_PARTID == 1) || \
    (THR_81_PARTID == 1) || \
    (THR_82_PARTID == 1) || \
    (THR_83_PARTID == 1) || \
    (THR_84_PARTID == 1) || \
    (THR_85_PARTID == 1) || \
    (THR_86_PARTID == 1) || \
    (THR_87_PARTID == 1) || \
    (THR_88_PARTID == 1) || \
    (THR_89_PARTID == 1) || \
    (THR_90_PARTID == 1) || \
    (THR_91_PARTID == 1) || \
    (THR_92_PARTID == 1) || \
    (THR_93_PARTID == 1) || \
    (THR_94_PARTID == 1) || \
    (THR_95_PARTID == 1) || \
    (THR_96_PARTID == 1) || \
    (THR_97_PARTID == 1) || \
    (THR_98_PARTID == 1) || \
    (THR_99_PARTID == 1) || \
    (THR_100_PARTID == 1) || \
    (THR_101_PARTID == 1) || \
    (THR_102_PARTID == 1) || \
    (THR_103_PARTID == 1) || \
    (THR_104_PARTID == 1) || \
    (THR_105_PARTID == 1) || \
    (THR_106_PARTID == 1) || \
    (THR_107_PARTID == 1) || \
    (THR_108_PARTID == 1) || \
    (THR_109_PARTID == 1) || \
    (THR_110_PARTID == 1) || \
    (THR_111_PARTID == 1) || \
    (THR_112_PARTID == 1) || \
    (THR_113_PARTID == 1) || \
    (THR_114_PARTID == 1) || \
    (THR_115_PARTID == 1) || \
    (THR_116_PARTID == 1) || \
    (THR_117_PARTID == 1) || \
    (THR_118_PARTID == 1) || \
    (THR_119_PARTID == 1) || \
    (THR_120_PARTID == 1) || \
    (THR_121_PARTID == 1) || \
    (THR_122_PARTID == 1) || \
    (THR_123_PARTID == 1) || \
    (THR_124_PARTID == 1) || \
    (THR_125_PARTID == 1) || \
    (THR_126_PARTID == 1) || \
    (THR_127_PARTID == 1)
#define PART_1_USED 1
define(part_1_used, 1)
#endif
 
#if (THR_0_PARTID == 2) || \
    (THR_1_PARTID == 2) || \
    (THR_2_PARTID == 2) || \
    (THR_3_PARTID == 2) || \
    (THR_4_PARTID == 2) || \
    (THR_5_PARTID == 2) || \
    (THR_6_PARTID == 2) || \
    (THR_7_PARTID == 2) || \
    (THR_8_PARTID == 2) || \
    (THR_9_PARTID == 2) || \
    (THR_10_PARTID == 2) || \
    (THR_11_PARTID == 2) || \
    (THR_12_PARTID == 2) || \
    (THR_13_PARTID == 2) || \
    (THR_14_PARTID == 2) || \
    (THR_15_PARTID == 2) || \
    (THR_16_PARTID == 2) || \
    (THR_17_PARTID == 2) || \
    (THR_18_PARTID == 2) || \
    (THR_19_PARTID == 2) || \
    (THR_20_PARTID == 2) || \
    (THR_21_PARTID == 2) || \
    (THR_22_PARTID == 2) || \
    (THR_23_PARTID == 2) || \
    (THR_24_PARTID == 2) || \
    (THR_25_PARTID == 2) || \
    (THR_26_PARTID == 2) || \
    (THR_27_PARTID == 2) || \
    (THR_28_PARTID == 2) || \
    (THR_29_PARTID == 2) || \
    (THR_30_PARTID == 2) || \
    (THR_31_PARTID == 2) || \
    (THR_32_PARTID == 2) || \
    (THR_33_PARTID == 2) || \
    (THR_34_PARTID == 2) || \
    (THR_35_PARTID == 2) || \
    (THR_36_PARTID == 2) || \
    (THR_37_PARTID == 2) || \
    (THR_38_PARTID == 2) || \
    (THR_39_PARTID == 2) || \
    (THR_40_PARTID == 2) || \
    (THR_41_PARTID == 2) || \
    (THR_42_PARTID == 2) || \
    (THR_43_PARTID == 2) || \
    (THR_44_PARTID == 2) || \
    (THR_45_PARTID == 2) || \
    (THR_46_PARTID == 2) || \
    (THR_47_PARTID == 2) || \
    (THR_48_PARTID == 2) || \
    (THR_49_PARTID == 2) || \
    (THR_50_PARTID == 2) || \
    (THR_51_PARTID == 2) || \
    (THR_52_PARTID == 2) || \
    (THR_53_PARTID == 2) || \
    (THR_54_PARTID == 2) || \
    (THR_55_PARTID == 2) || \
    (THR_56_PARTID == 2) || \
    (THR_57_PARTID == 2) || \
    (THR_58_PARTID == 2) || \
    (THR_59_PARTID == 2) || \
    (THR_60_PARTID == 2) || \
    (THR_61_PARTID == 2) || \
    (THR_62_PARTID == 2) || \
    (THR_63_PARTID == 2) || \
    (THR_64_PARTID == 2) || \
    (THR_65_PARTID == 2) || \
    (THR_66_PARTID == 2) || \
    (THR_67_PARTID == 2) || \
    (THR_68_PARTID == 2) || \
    (THR_69_PARTID == 2) || \
    (THR_70_PARTID == 2) || \
    (THR_71_PARTID == 2) || \
    (THR_72_PARTID == 2) || \
    (THR_73_PARTID == 2) || \
    (THR_74_PARTID == 2) || \
    (THR_75_PARTID == 2) || \
    (THR_76_PARTID == 2) || \
    (THR_77_PARTID == 2) || \
    (THR_78_PARTID == 2) || \
    (THR_79_PARTID == 2) || \
    (THR_80_PARTID == 2) || \
    (THR_81_PARTID == 2) || \
    (THR_82_PARTID == 2) || \
    (THR_83_PARTID == 2) || \
    (THR_84_PARTID == 2) || \
    (THR_85_PARTID == 2) || \
    (THR_86_PARTID == 2) || \
    (THR_87_PARTID == 2) || \
    (THR_88_PARTID == 2) || \
    (THR_89_PARTID == 2) || \
    (THR_90_PARTID == 2) || \
    (THR_91_PARTID == 2) || \
    (THR_92_PARTID == 2) || \
    (THR_93_PARTID == 2) || \
    (THR_94_PARTID == 2) || \
    (THR_95_PARTID == 2) || \
    (THR_96_PARTID == 2) || \
    (THR_97_PARTID == 2) || \
    (THR_98_PARTID == 2) || \
    (THR_99_PARTID == 2) || \
    (THR_100_PARTID == 2) || \
    (THR_101_PARTID == 2) || \
    (THR_102_PARTID == 2) || \
    (THR_103_PARTID == 2) || \
    (THR_104_PARTID == 2) || \
    (THR_105_PARTID == 2) || \
    (THR_106_PARTID == 2) || \
    (THR_107_PARTID == 2) || \
    (THR_108_PARTID == 2) || \
    (THR_109_PARTID == 2) || \
    (THR_110_PARTID == 2) || \
    (THR_111_PARTID == 2) || \
    (THR_112_PARTID == 2) || \
    (THR_113_PARTID == 2) || \
    (THR_114_PARTID == 2) || \
    (THR_115_PARTID == 2) || \
    (THR_116_PARTID == 2) || \
    (THR_117_PARTID == 2) || \
    (THR_118_PARTID == 2) || \
    (THR_119_PARTID == 2) || \
    (THR_120_PARTID == 2) || \
    (THR_121_PARTID == 2) || \
    (THR_122_PARTID == 2) || \
    (THR_123_PARTID == 2) || \
    (THR_124_PARTID == 2) || \
    (THR_125_PARTID == 2) || \
    (THR_126_PARTID == 2) || \
    (THR_127_PARTID == 2)
#define PART_2_USED 1
define(part_2_used, 1)
#endif
 
#if (THR_0_PARTID == 3) || \
    (THR_1_PARTID == 3) || \
    (THR_2_PARTID == 3) || \
    (THR_3_PARTID == 3) || \
    (THR_4_PARTID == 3) || \
    (THR_5_PARTID == 3) || \
    (THR_6_PARTID == 3) || \
    (THR_7_PARTID == 3) || \
    (THR_8_PARTID == 3) || \
    (THR_9_PARTID == 3) || \
    (THR_10_PARTID == 3) || \
    (THR_11_PARTID == 3) || \
    (THR_12_PARTID == 3) || \
    (THR_13_PARTID == 3) || \
    (THR_14_PARTID == 3) || \
    (THR_15_PARTID == 3) || \
    (THR_16_PARTID == 3) || \
    (THR_17_PARTID == 3) || \
    (THR_18_PARTID == 3) || \
    (THR_19_PARTID == 3) || \
    (THR_20_PARTID == 3) || \
    (THR_21_PARTID == 3) || \
    (THR_22_PARTID == 3) || \
    (THR_23_PARTID == 3) || \
    (THR_24_PARTID == 3) || \
    (THR_25_PARTID == 3) || \
    (THR_26_PARTID == 3) || \
    (THR_27_PARTID == 3) || \
    (THR_28_PARTID == 3) || \
    (THR_29_PARTID == 3) || \
    (THR_30_PARTID == 3) || \
    (THR_31_PARTID == 3) || \
    (THR_32_PARTID == 3) || \
    (THR_33_PARTID == 3) || \
    (THR_34_PARTID == 3) || \
    (THR_35_PARTID == 3) || \
    (THR_36_PARTID == 3) || \
    (THR_37_PARTID == 3) || \
    (THR_38_PARTID == 3) || \
    (THR_39_PARTID == 3) || \
    (THR_40_PARTID == 3) || \
    (THR_41_PARTID == 3) || \
    (THR_42_PARTID == 3) || \
    (THR_43_PARTID == 3) || \
    (THR_44_PARTID == 3) || \
    (THR_45_PARTID == 3) || \
    (THR_46_PARTID == 3) || \
    (THR_47_PARTID == 3) || \
    (THR_48_PARTID == 3) || \
    (THR_49_PARTID == 3) || \
    (THR_50_PARTID == 3) || \
    (THR_51_PARTID == 3) || \
    (THR_52_PARTID == 3) || \
    (THR_53_PARTID == 3) || \
    (THR_54_PARTID == 3) || \
    (THR_55_PARTID == 3) || \
    (THR_56_PARTID == 3) || \
    (THR_57_PARTID == 3) || \
    (THR_58_PARTID == 3) || \
    (THR_59_PARTID == 3) || \
    (THR_60_PARTID == 3) || \
    (THR_61_PARTID == 3) || \
    (THR_62_PARTID == 3) || \
    (THR_63_PARTID == 3) || \
    (THR_64_PARTID == 3) || \
    (THR_65_PARTID == 3) || \
    (THR_66_PARTID == 3) || \
    (THR_67_PARTID == 3) || \
    (THR_68_PARTID == 3) || \
    (THR_69_PARTID == 3) || \
    (THR_70_PARTID == 3) || \
    (THR_71_PARTID == 3) || \
    (THR_72_PARTID == 3) || \
    (THR_73_PARTID == 3) || \
    (THR_74_PARTID == 3) || \
    (THR_75_PARTID == 3) || \
    (THR_76_PARTID == 3) || \
    (THR_77_PARTID == 3) || \
    (THR_78_PARTID == 3) || \
    (THR_79_PARTID == 3) || \
    (THR_80_PARTID == 3) || \
    (THR_81_PARTID == 3) || \
    (THR_82_PARTID == 3) || \
    (THR_83_PARTID == 3) || \
    (THR_84_PARTID == 3) || \
    (THR_85_PARTID == 3) || \
    (THR_86_PARTID == 3) || \
    (THR_87_PARTID == 3) || \
    (THR_88_PARTID == 3) || \
    (THR_89_PARTID == 3) || \
    (THR_90_PARTID == 3) || \
    (THR_91_PARTID == 3) || \
    (THR_92_PARTID == 3) || \
    (THR_93_PARTID == 3) || \
    (THR_94_PARTID == 3) || \
    (THR_95_PARTID == 3) || \
    (THR_96_PARTID == 3) || \
    (THR_97_PARTID == 3) || \
    (THR_98_PARTID == 3) || \
    (THR_99_PARTID == 3) || \
    (THR_100_PARTID == 3) || \
    (THR_101_PARTID == 3) || \
    (THR_102_PARTID == 3) || \
    (THR_103_PARTID == 3) || \
    (THR_104_PARTID == 3) || \
    (THR_105_PARTID == 3) || \
    (THR_106_PARTID == 3) || \
    (THR_107_PARTID == 3) || \
    (THR_108_PARTID == 3) || \
    (THR_109_PARTID == 3) || \
    (THR_110_PARTID == 3) || \
    (THR_111_PARTID == 3) || \
    (THR_112_PARTID == 3) || \
    (THR_113_PARTID == 3) || \
    (THR_114_PARTID == 3) || \
    (THR_115_PARTID == 3) || \
    (THR_116_PARTID == 3) || \
    (THR_117_PARTID == 3) || \
    (THR_118_PARTID == 3) || \
    (THR_119_PARTID == 3) || \
    (THR_120_PARTID == 3) || \
    (THR_121_PARTID == 3) || \
    (THR_122_PARTID == 3) || \
    (THR_123_PARTID == 3) || \
    (THR_124_PARTID == 3) || \
    (THR_125_PARTID == 3) || \
    (THR_126_PARTID == 3) || \
    (THR_127_PARTID == 3)
#define PART_3_USED 1
define(part_3_used, 1)
#endif
 
#if (THR_0_PARTID == 4) || \
    (THR_1_PARTID == 4) || \
    (THR_2_PARTID == 4) || \
    (THR_3_PARTID == 4) || \
    (THR_4_PARTID == 4) || \
    (THR_5_PARTID == 4) || \
    (THR_6_PARTID == 4) || \
    (THR_7_PARTID == 4) || \
    (THR_8_PARTID == 4) || \
    (THR_9_PARTID == 4) || \
    (THR_10_PARTID == 4) || \
    (THR_11_PARTID == 4) || \
    (THR_12_PARTID == 4) || \
    (THR_13_PARTID == 4) || \
    (THR_14_PARTID == 4) || \
    (THR_15_PARTID == 4) || \
    (THR_16_PARTID == 4) || \
    (THR_17_PARTID == 4) || \
    (THR_18_PARTID == 4) || \
    (THR_19_PARTID == 4) || \
    (THR_20_PARTID == 4) || \
    (THR_21_PARTID == 4) || \
    (THR_22_PARTID == 4) || \
    (THR_23_PARTID == 4) || \
    (THR_24_PARTID == 4) || \
    (THR_25_PARTID == 4) || \
    (THR_26_PARTID == 4) || \
    (THR_27_PARTID == 4) || \
    (THR_28_PARTID == 4) || \
    (THR_29_PARTID == 4) || \
    (THR_30_PARTID == 4) || \
    (THR_31_PARTID == 4) || \
    (THR_32_PARTID == 4) || \
    (THR_33_PARTID == 4) || \
    (THR_34_PARTID == 4) || \
    (THR_35_PARTID == 4) || \
    (THR_36_PARTID == 4) || \
    (THR_37_PARTID == 4) || \
    (THR_38_PARTID == 4) || \
    (THR_39_PARTID == 4) || \
    (THR_40_PARTID == 4) || \
    (THR_41_PARTID == 4) || \
    (THR_42_PARTID == 4) || \
    (THR_43_PARTID == 4) || \
    (THR_44_PARTID == 4) || \
    (THR_45_PARTID == 4) || \
    (THR_46_PARTID == 4) || \
    (THR_47_PARTID == 4) || \
    (THR_48_PARTID == 4) || \
    (THR_49_PARTID == 4) || \
    (THR_50_PARTID == 4) || \
    (THR_51_PARTID == 4) || \
    (THR_52_PARTID == 4) || \
    (THR_53_PARTID == 4) || \
    (THR_54_PARTID == 4) || \
    (THR_55_PARTID == 4) || \
    (THR_56_PARTID == 4) || \
    (THR_57_PARTID == 4) || \
    (THR_58_PARTID == 4) || \
    (THR_59_PARTID == 4) || \
    (THR_60_PARTID == 4) || \
    (THR_61_PARTID == 4) || \
    (THR_62_PARTID == 4) || \
    (THR_63_PARTID == 4) || \
    (THR_64_PARTID == 4) || \
    (THR_65_PARTID == 4) || \
    (THR_66_PARTID == 4) || \
    (THR_67_PARTID == 4) || \
    (THR_68_PARTID == 4) || \
    (THR_69_PARTID == 4) || \
    (THR_70_PARTID == 4) || \
    (THR_71_PARTID == 4) || \
    (THR_72_PARTID == 4) || \
    (THR_73_PARTID == 4) || \
    (THR_74_PARTID == 4) || \
    (THR_75_PARTID == 4) || \
    (THR_76_PARTID == 4) || \
    (THR_77_PARTID == 4) || \
    (THR_78_PARTID == 4) || \
    (THR_79_PARTID == 4) || \
    (THR_80_PARTID == 4) || \
    (THR_81_PARTID == 4) || \
    (THR_82_PARTID == 4) || \
    (THR_83_PARTID == 4) || \
    (THR_84_PARTID == 4) || \
    (THR_85_PARTID == 4) || \
    (THR_86_PARTID == 4) || \
    (THR_87_PARTID == 4) || \
    (THR_88_PARTID == 4) || \
    (THR_89_PARTID == 4) || \
    (THR_90_PARTID == 4) || \
    (THR_91_PARTID == 4) || \
    (THR_92_PARTID == 4) || \
    (THR_93_PARTID == 4) || \
    (THR_94_PARTID == 4) || \
    (THR_95_PARTID == 4) || \
    (THR_96_PARTID == 4) || \
    (THR_97_PARTID == 4) || \
    (THR_98_PARTID == 4) || \
    (THR_99_PARTID == 4) || \
    (THR_100_PARTID == 4) || \
    (THR_101_PARTID == 4) || \
    (THR_102_PARTID == 4) || \
    (THR_103_PARTID == 4) || \
    (THR_104_PARTID == 4) || \
    (THR_105_PARTID == 4) || \
    (THR_106_PARTID == 4) || \
    (THR_107_PARTID == 4) || \
    (THR_108_PARTID == 4) || \
    (THR_109_PARTID == 4) || \
    (THR_110_PARTID == 4) || \
    (THR_111_PARTID == 4) || \
    (THR_112_PARTID == 4) || \
    (THR_113_PARTID == 4) || \
    (THR_114_PARTID == 4) || \
    (THR_115_PARTID == 4) || \
    (THR_116_PARTID == 4) || \
    (THR_117_PARTID == 4) || \
    (THR_118_PARTID == 4) || \
    (THR_119_PARTID == 4) || \
    (THR_120_PARTID == 4) || \
    (THR_121_PARTID == 4) || \
    (THR_122_PARTID == 4) || \
    (THR_123_PARTID == 4) || \
    (THR_124_PARTID == 4) || \
    (THR_125_PARTID == 4) || \
    (THR_126_PARTID == 4) || \
    (THR_127_PARTID == 4)
#define PART_4_USED 1
define(part_4_used, 1)
#endif
 
#if (THR_0_PARTID == 5) || \
    (THR_1_PARTID == 5) || \
    (THR_2_PARTID == 5) || \
    (THR_3_PARTID == 5) || \
    (THR_4_PARTID == 5) || \
    (THR_5_PARTID == 5) || \
    (THR_6_PARTID == 5) || \
    (THR_7_PARTID == 5) || \
    (THR_8_PARTID == 5) || \
    (THR_9_PARTID == 5) || \
    (THR_10_PARTID == 5) || \
    (THR_11_PARTID == 5) || \
    (THR_12_PARTID == 5) || \
    (THR_13_PARTID == 5) || \
    (THR_14_PARTID == 5) || \
    (THR_15_PARTID == 5) || \
    (THR_16_PARTID == 5) || \
    (THR_17_PARTID == 5) || \
    (THR_18_PARTID == 5) || \
    (THR_19_PARTID == 5) || \
    (THR_20_PARTID == 5) || \
    (THR_21_PARTID == 5) || \
    (THR_22_PARTID == 5) || \
    (THR_23_PARTID == 5) || \
    (THR_24_PARTID == 5) || \
    (THR_25_PARTID == 5) || \
    (THR_26_PARTID == 5) || \
    (THR_27_PARTID == 5) || \
    (THR_28_PARTID == 5) || \
    (THR_29_PARTID == 5) || \
    (THR_30_PARTID == 5) || \
    (THR_31_PARTID == 5) || \
    (THR_32_PARTID == 5) || \
    (THR_33_PARTID == 5) || \
    (THR_34_PARTID == 5) || \
    (THR_35_PARTID == 5) || \
    (THR_36_PARTID == 5) || \
    (THR_37_PARTID == 5) || \
    (THR_38_PARTID == 5) || \
    (THR_39_PARTID == 5) || \
    (THR_40_PARTID == 5) || \
    (THR_41_PARTID == 5) || \
    (THR_42_PARTID == 5) || \
    (THR_43_PARTID == 5) || \
    (THR_44_PARTID == 5) || \
    (THR_45_PARTID == 5) || \
    (THR_46_PARTID == 5) || \
    (THR_47_PARTID == 5) || \
    (THR_48_PARTID == 5) || \
    (THR_49_PARTID == 5) || \
    (THR_50_PARTID == 5) || \
    (THR_51_PARTID == 5) || \
    (THR_52_PARTID == 5) || \
    (THR_53_PARTID == 5) || \
    (THR_54_PARTID == 5) || \
    (THR_55_PARTID == 5) || \
    (THR_56_PARTID == 5) || \
    (THR_57_PARTID == 5) || \
    (THR_58_PARTID == 5) || \
    (THR_59_PARTID == 5) || \
    (THR_60_PARTID == 5) || \
    (THR_61_PARTID == 5) || \
    (THR_62_PARTID == 5) || \
    (THR_63_PARTID == 5) || \
    (THR_64_PARTID == 5) || \
    (THR_65_PARTID == 5) || \
    (THR_66_PARTID == 5) || \
    (THR_67_PARTID == 5) || \
    (THR_68_PARTID == 5) || \
    (THR_69_PARTID == 5) || \
    (THR_70_PARTID == 5) || \
    (THR_71_PARTID == 5) || \
    (THR_72_PARTID == 5) || \
    (THR_73_PARTID == 5) || \
    (THR_74_PARTID == 5) || \
    (THR_75_PARTID == 5) || \
    (THR_76_PARTID == 5) || \
    (THR_77_PARTID == 5) || \
    (THR_78_PARTID == 5) || \
    (THR_79_PARTID == 5) || \
    (THR_80_PARTID == 5) || \
    (THR_81_PARTID == 5) || \
    (THR_82_PARTID == 5) || \
    (THR_83_PARTID == 5) || \
    (THR_84_PARTID == 5) || \
    (THR_85_PARTID == 5) || \
    (THR_86_PARTID == 5) || \
    (THR_87_PARTID == 5) || \
    (THR_88_PARTID == 5) || \
    (THR_89_PARTID == 5) || \
    (THR_90_PARTID == 5) || \
    (THR_91_PARTID == 5) || \
    (THR_92_PARTID == 5) || \
    (THR_93_PARTID == 5) || \
    (THR_94_PARTID == 5) || \
    (THR_95_PARTID == 5) || \
    (THR_96_PARTID == 5) || \
    (THR_97_PARTID == 5) || \
    (THR_98_PARTID == 5) || \
    (THR_99_PARTID == 5) || \
    (THR_100_PARTID == 5) || \
    (THR_101_PARTID == 5) || \
    (THR_102_PARTID == 5) || \
    (THR_103_PARTID == 5) || \
    (THR_104_PARTID == 5) || \
    (THR_105_PARTID == 5) || \
    (THR_106_PARTID == 5) || \
    (THR_107_PARTID == 5) || \
    (THR_108_PARTID == 5) || \
    (THR_109_PARTID == 5) || \
    (THR_110_PARTID == 5) || \
    (THR_111_PARTID == 5) || \
    (THR_112_PARTID == 5) || \
    (THR_113_PARTID == 5) || \
    (THR_114_PARTID == 5) || \
    (THR_115_PARTID == 5) || \
    (THR_116_PARTID == 5) || \
    (THR_117_PARTID == 5) || \
    (THR_118_PARTID == 5) || \
    (THR_119_PARTID == 5) || \
    (THR_120_PARTID == 5) || \
    (THR_121_PARTID == 5) || \
    (THR_122_PARTID == 5) || \
    (THR_123_PARTID == 5) || \
    (THR_124_PARTID == 5) || \
    (THR_125_PARTID == 5) || \
    (THR_126_PARTID == 5) || \
    (THR_127_PARTID == 5)
#define PART_5_USED 1
define(part_5_used, 1)
#endif
 
#if (THR_0_PARTID == 6) || \
    (THR_1_PARTID == 6) || \
    (THR_2_PARTID == 6) || \
    (THR_3_PARTID == 6) || \
    (THR_4_PARTID == 6) || \
    (THR_5_PARTID == 6) || \
    (THR_6_PARTID == 6) || \
    (THR_7_PARTID == 6) || \
    (THR_8_PARTID == 6) || \
    (THR_9_PARTID == 6) || \
    (THR_10_PARTID == 6) || \
    (THR_11_PARTID == 6) || \
    (THR_12_PARTID == 6) || \
    (THR_13_PARTID == 6) || \
    (THR_14_PARTID == 6) || \
    (THR_15_PARTID == 6) || \
    (THR_16_PARTID == 6) || \
    (THR_17_PARTID == 6) || \
    (THR_18_PARTID == 6) || \
    (THR_19_PARTID == 6) || \
    (THR_20_PARTID == 6) || \
    (THR_21_PARTID == 6) || \
    (THR_22_PARTID == 6) || \
    (THR_23_PARTID == 6) || \
    (THR_24_PARTID == 6) || \
    (THR_25_PARTID == 6) || \
    (THR_26_PARTID == 6) || \
    (THR_27_PARTID == 6) || \
    (THR_28_PARTID == 6) || \
    (THR_29_PARTID == 6) || \
    (THR_30_PARTID == 6) || \
    (THR_31_PARTID == 6) || \
    (THR_32_PARTID == 6) || \
    (THR_33_PARTID == 6) || \
    (THR_34_PARTID == 6) || \
    (THR_35_PARTID == 6) || \
    (THR_36_PARTID == 6) || \
    (THR_37_PARTID == 6) || \
    (THR_38_PARTID == 6) || \
    (THR_39_PARTID == 6) || \
    (THR_40_PARTID == 6) || \
    (THR_41_PARTID == 6) || \
    (THR_42_PARTID == 6) || \
    (THR_43_PARTID == 6) || \
    (THR_44_PARTID == 6) || \
    (THR_45_PARTID == 6) || \
    (THR_46_PARTID == 6) || \
    (THR_47_PARTID == 6) || \
    (THR_48_PARTID == 6) || \
    (THR_49_PARTID == 6) || \
    (THR_50_PARTID == 6) || \
    (THR_51_PARTID == 6) || \
    (THR_52_PARTID == 6) || \
    (THR_53_PARTID == 6) || \
    (THR_54_PARTID == 6) || \
    (THR_55_PARTID == 6) || \
    (THR_56_PARTID == 6) || \
    (THR_57_PARTID == 6) || \
    (THR_58_PARTID == 6) || \
    (THR_59_PARTID == 6) || \
    (THR_60_PARTID == 6) || \
    (THR_61_PARTID == 6) || \
    (THR_62_PARTID == 6) || \
    (THR_63_PARTID == 6) || \
    (THR_64_PARTID == 6) || \
    (THR_65_PARTID == 6) || \
    (THR_66_PARTID == 6) || \
    (THR_67_PARTID == 6) || \
    (THR_68_PARTID == 6) || \
    (THR_69_PARTID == 6) || \
    (THR_70_PARTID == 6) || \
    (THR_71_PARTID == 6) || \
    (THR_72_PARTID == 6) || \
    (THR_73_PARTID == 6) || \
    (THR_74_PARTID == 6) || \
    (THR_75_PARTID == 6) || \
    (THR_76_PARTID == 6) || \
    (THR_77_PARTID == 6) || \
    (THR_78_PARTID == 6) || \
    (THR_79_PARTID == 6) || \
    (THR_80_PARTID == 6) || \
    (THR_81_PARTID == 6) || \
    (THR_82_PARTID == 6) || \
    (THR_83_PARTID == 6) || \
    (THR_84_PARTID == 6) || \
    (THR_85_PARTID == 6) || \
    (THR_86_PARTID == 6) || \
    (THR_87_PARTID == 6) || \
    (THR_88_PARTID == 6) || \
    (THR_89_PARTID == 6) || \
    (THR_90_PARTID == 6) || \
    (THR_91_PARTID == 6) || \
    (THR_92_PARTID == 6) || \
    (THR_93_PARTID == 6) || \
    (THR_94_PARTID == 6) || \
    (THR_95_PARTID == 6) || \
    (THR_96_PARTID == 6) || \
    (THR_97_PARTID == 6) || \
    (THR_98_PARTID == 6) || \
    (THR_99_PARTID == 6) || \
    (THR_100_PARTID == 6) || \
    (THR_101_PARTID == 6) || \
    (THR_102_PARTID == 6) || \
    (THR_103_PARTID == 6) || \
    (THR_104_PARTID == 6) || \
    (THR_105_PARTID == 6) || \
    (THR_106_PARTID == 6) || \
    (THR_107_PARTID == 6) || \
    (THR_108_PARTID == 6) || \
    (THR_109_PARTID == 6) || \
    (THR_110_PARTID == 6) || \
    (THR_111_PARTID == 6) || \
    (THR_112_PARTID == 6) || \
    (THR_113_PARTID == 6) || \
    (THR_114_PARTID == 6) || \
    (THR_115_PARTID == 6) || \
    (THR_116_PARTID == 6) || \
    (THR_117_PARTID == 6) || \
    (THR_118_PARTID == 6) || \
    (THR_119_PARTID == 6) || \
    (THR_120_PARTID == 6) || \
    (THR_121_PARTID == 6) || \
    (THR_122_PARTID == 6) || \
    (THR_123_PARTID == 6) || \
    (THR_124_PARTID == 6) || \
    (THR_125_PARTID == 6) || \
    (THR_126_PARTID == 6) || \
    (THR_127_PARTID == 6)
#define PART_6_USED 1
define(part_6_used, 1)
#endif
 
#if (THR_0_PARTID == 7) || \
    (THR_1_PARTID == 7) || \
    (THR_2_PARTID == 7) || \
    (THR_3_PARTID == 7) || \
    (THR_4_PARTID == 7) || \
    (THR_5_PARTID == 7) || \
    (THR_6_PARTID == 7) || \
    (THR_7_PARTID == 7) || \
    (THR_8_PARTID == 7) || \
    (THR_9_PARTID == 7) || \
    (THR_10_PARTID == 7) || \
    (THR_11_PARTID == 7) || \
    (THR_12_PARTID == 7) || \
    (THR_13_PARTID == 7) || \
    (THR_14_PARTID == 7) || \
    (THR_15_PARTID == 7) || \
    (THR_16_PARTID == 7) || \
    (THR_17_PARTID == 7) || \
    (THR_18_PARTID == 7) || \
    (THR_19_PARTID == 7) || \
    (THR_20_PARTID == 7) || \
    (THR_21_PARTID == 7) || \
    (THR_22_PARTID == 7) || \
    (THR_23_PARTID == 7) || \
    (THR_24_PARTID == 7) || \
    (THR_25_PARTID == 7) || \
    (THR_26_PARTID == 7) || \
    (THR_27_PARTID == 7) || \
    (THR_28_PARTID == 7) || \
    (THR_29_PARTID == 7) || \
    (THR_30_PARTID == 7) || \
    (THR_31_PARTID == 7) || \
    (THR_32_PARTID == 7) || \
    (THR_33_PARTID == 7) || \
    (THR_34_PARTID == 7) || \
    (THR_35_PARTID == 7) || \
    (THR_36_PARTID == 7) || \
    (THR_37_PARTID == 7) || \
    (THR_38_PARTID == 7) || \
    (THR_39_PARTID == 7) || \
    (THR_40_PARTID == 7) || \
    (THR_41_PARTID == 7) || \
    (THR_42_PARTID == 7) || \
    (THR_43_PARTID == 7) || \
    (THR_44_PARTID == 7) || \
    (THR_45_PARTID == 7) || \
    (THR_46_PARTID == 7) || \
    (THR_47_PARTID == 7) || \
    (THR_48_PARTID == 7) || \
    (THR_49_PARTID == 7) || \
    (THR_50_PARTID == 7) || \
    (THR_51_PARTID == 7) || \
    (THR_52_PARTID == 7) || \
    (THR_53_PARTID == 7) || \
    (THR_54_PARTID == 7) || \
    (THR_55_PARTID == 7) || \
    (THR_56_PARTID == 7) || \
    (THR_57_PARTID == 7) || \
    (THR_58_PARTID == 7) || \
    (THR_59_PARTID == 7) || \
    (THR_60_PARTID == 7) || \
    (THR_61_PARTID == 7) || \
    (THR_62_PARTID == 7) || \
    (THR_63_PARTID == 7) || \
    (THR_64_PARTID == 7) || \
    (THR_65_PARTID == 7) || \
    (THR_66_PARTID == 7) || \
    (THR_67_PARTID == 7) || \
    (THR_68_PARTID == 7) || \
    (THR_69_PARTID == 7) || \
    (THR_70_PARTID == 7) || \
    (THR_71_PARTID == 7) || \
    (THR_72_PARTID == 7) || \
    (THR_73_PARTID == 7) || \
    (THR_74_PARTID == 7) || \
    (THR_75_PARTID == 7) || \
    (THR_76_PARTID == 7) || \
    (THR_77_PARTID == 7) || \
    (THR_78_PARTID == 7) || \
    (THR_79_PARTID == 7) || \
    (THR_80_PARTID == 7) || \
    (THR_81_PARTID == 7) || \
    (THR_82_PARTID == 7) || \
    (THR_83_PARTID == 7) || \
    (THR_84_PARTID == 7) || \
    (THR_85_PARTID == 7) || \
    (THR_86_PARTID == 7) || \
    (THR_87_PARTID == 7) || \
    (THR_88_PARTID == 7) || \
    (THR_89_PARTID == 7) || \
    (THR_90_PARTID == 7) || \
    (THR_91_PARTID == 7) || \
    (THR_92_PARTID == 7) || \
    (THR_93_PARTID == 7) || \
    (THR_94_PARTID == 7) || \
    (THR_95_PARTID == 7) || \
    (THR_96_PARTID == 7) || \
    (THR_97_PARTID == 7) || \
    (THR_98_PARTID == 7) || \
    (THR_99_PARTID == 7) || \
    (THR_100_PARTID == 7) || \
    (THR_101_PARTID == 7) || \
    (THR_102_PARTID == 7) || \
    (THR_103_PARTID == 7) || \
    (THR_104_PARTID == 7) || \
    (THR_105_PARTID == 7) || \
    (THR_106_PARTID == 7) || \
    (THR_107_PARTID == 7) || \
    (THR_108_PARTID == 7) || \
    (THR_109_PARTID == 7) || \
    (THR_110_PARTID == 7) || \
    (THR_111_PARTID == 7) || \
    (THR_112_PARTID == 7) || \
    (THR_113_PARTID == 7) || \
    (THR_114_PARTID == 7) || \
    (THR_115_PARTID == 7) || \
    (THR_116_PARTID == 7) || \
    (THR_117_PARTID == 7) || \
    (THR_118_PARTID == 7) || \
    (THR_119_PARTID == 7) || \
    (THR_120_PARTID == 7) || \
    (THR_121_PARTID == 7) || \
    (THR_122_PARTID == 7) || \
    (THR_123_PARTID == 7) || \
    (THR_124_PARTID == 7) || \
    (THR_125_PARTID == 7) || \
    (THR_126_PARTID == 7) || \
    (THR_127_PARTID == 7)
#define PART_7_USED 1
define(part_7_used, 1)
#endif
 
dnl Macro for translating Thread ID to Partition ID
dnl usage: tid2pid(THR_ID,PART_ID)
define(tid2pid,`ifelse( $1, 0, THR_0_PARTID,
		$1, 1, THR_1_PARTID,
		$1, 2, THR_2_PARTID,
		$1, 3, THR_3_PARTID,
		$1, 4, THR_4_PARTID,
		$1, 5, THR_5_PARTID,
		$1, 6, THR_6_PARTID,
		$1, 7, THR_7_PARTID,
		$1, 8, THR_8_PARTID,
		$1, 9, THR_9_PARTID,
		$1, 10, THR_10_PARTID,
		$1, 11, THR_11_PARTID,
		$1, 12, THR_12_PARTID,
		$1, 13, THR_13_PARTID,
		$1, 14, THR_14_PARTID,
		$1, 15, THR_15_PARTID,
		$1, 16, THR_16_PARTID,
		$1, 17, THR_17_PARTID,
		$1, 18, THR_18_PARTID,
		$1, 19, THR_19_PARTID,
		$1, 20, THR_20_PARTID,
		$1, 21, THR_21_PARTID,
		$1, 22, THR_22_PARTID,
		$1, 23, THR_23_PARTID,
		$1, 24, THR_24_PARTID,
		$1, 25, THR_25_PARTID,
		$1, 26, THR_26_PARTID,
		$1, 27, THR_27_PARTID,
		$1, 28, THR_28_PARTID,
		$1, 29, THR_29_PARTID,
		$1, 30, THR_30_PARTID,
		$1, 31, THR_31_PARTID,
		$1, 32, THR_32_PARTID,
		$1, 33, THR_33_PARTID,
		$1, 34, THR_34_PARTID,
		$1, 35, THR_35_PARTID,
		$1, 36, THR_36_PARTID,
		$1, 37, THR_37_PARTID,
		$1, 38, THR_38_PARTID,
		$1, 39, THR_39_PARTID,
		$1, 40, THR_40_PARTID,
		$1, 41, THR_41_PARTID,
		$1, 42, THR_42_PARTID,
		$1, 43, THR_43_PARTID,
		$1, 44, THR_44_PARTID,
		$1, 45, THR_45_PARTID,
		$1, 46, THR_46_PARTID,
		$1, 47, THR_47_PARTID,
		$1, 48, THR_48_PARTID,
		$1, 49, THR_49_PARTID,
		$1, 50, THR_50_PARTID,
		$1, 51, THR_51_PARTID,
		$1, 52, THR_52_PARTID,
		$1, 53, THR_53_PARTID,
		$1, 54, THR_54_PARTID,
		$1, 55, THR_55_PARTID,
		$1, 56, THR_56_PARTID,
		$1, 57, THR_57_PARTID,
		$1, 58, THR_58_PARTID,
		$1, 59, THR_59_PARTID,
		$1, 60, THR_60_PARTID,
		$1, 61, THR_61_PARTID,
		$1, 62, THR_62_PARTID,
		$1, 63, THR_63_PARTID,
		$1, 64, THR_64_PARTID,
		$1, 65, THR_65_PARTID,
		$1, 66, THR_66_PARTID,
		$1, 67, THR_67_PARTID,
		$1, 68, THR_68_PARTID,
		$1, 69, THR_69_PARTID,
		$1, 70, THR_70_PARTID,
		$1, 71, THR_71_PARTID,
		$1, 72, THR_72_PARTID,
		$1, 73, THR_73_PARTID,
		$1, 74, THR_74_PARTID,
		$1, 75, THR_75_PARTID,
		$1, 76, THR_76_PARTID,
		$1, 77, THR_77_PARTID,
		$1, 78, THR_78_PARTID,
		$1, 79, THR_79_PARTID,
		$1, 80, THR_80_PARTID,
		$1, 81, THR_81_PARTID,
		$1, 82, THR_82_PARTID,
		$1, 83, THR_83_PARTID,
		$1, 84, THR_84_PARTID,
		$1, 85, THR_85_PARTID,
		$1, 86, THR_86_PARTID,
		$1, 87, THR_87_PARTID,
		$1, 88, THR_88_PARTID,
		$1, 89, THR_89_PARTID,
		$1, 90, THR_90_PARTID,
		$1, 91, THR_91_PARTID,
		$1, 92, THR_92_PARTID,
		$1, 93, THR_93_PARTID,
		$1, 94, THR_94_PARTID,
		$1, 95, THR_95_PARTID,
		$1, 96, THR_96_PARTID,
		$1, 97, THR_97_PARTID,
		$1, 98, THR_98_PARTID,
		$1, 99, THR_99_PARTID,
		$1, 100, THR_100_PARTID,
		$1, 101, THR_101_PARTID,
		$1, 102, THR_102_PARTID,
		$1, 103, THR_103_PARTID,
		$1, 104, THR_104_PARTID,
		$1, 105, THR_105_PARTID,
		$1, 106, THR_106_PARTID,
		$1, 107, THR_107_PARTID,
		$1, 108, THR_108_PARTID,
		$1, 119, THR_109_PARTID,
		$1, 110, THR_110_PARTID,
		$1, 111, THR_111_PARTID,
		$1, 112, THR_112_PARTID,
		$1, 113, THR_113_PARTID,
		$1, 114, THR_114_PARTID,
		$1, 115, THR_115_PARTID,
		$1, 116, THR_116_PARTID,
		$1, 117, THR_117_PARTID,
		$1, 118, THR_118_PARTID,
		$1, 119, THR_119_PARTID,
		$1, 120, THR_120_PARTID,
		$1, 121, THR_121_PARTID,
		$1, 122, THR_122_PARTID,
		$1, 123, THR_123_PARTID,
		$1, 124, THR_124_PARTID,
		$1, 125, THR_125_PARTID,
		$1, 126, THR_126_PARTID,
		$1, 127, THR_127_PARTID)')

#ifndef	PART_0_BASE
#define PART_0_BASE   0x1000000000
#endif
#ifndef	PART_0_LIMIT
#define PART_0_LIMIT  0x01ffffffff
#endif

#ifndef	PART_1_BASE
#define PART_1_BASE   0x1200000000
#endif
#ifndef	PART_1_LIMIT
#define PART_1_LIMIT  0x01ffffffff
#endif

#ifndef	PART_2_BASE
#define PART_2_BASE   0x1400000000
#endif
#ifndef	PART_2_LIMIT
#define PART_2_LIMIT  0x01ffffffff
#endif

#ifndef	PART_3_BASE
#define PART_3_BASE   0x1600000000
#endif
#ifndef	PART_3_LIMIT
#define PART_3_LIMIT  0x01ffffffff
#endif

#ifndef	PART_4_BASE
#define PART_4_BASE   0x1800000000
#endif
#ifndef	PART_4_LIMIT
#define PART_4_LIMIT  0x01ffffffff
#endif

#ifndef	PART_5_BASE
#define PART_5_BASE   0x1a00000000
#endif
#ifndef	PART_5_LIMIT
#define PART_5_LIMIT  0x01ffffffff
#endif

#ifndef	PART_6_BASE
#define PART_6_BASE   0x1c00000000
#endif
#ifndef	PART_6_LIMIT
#define PART_6_LIMIT  0x01ffffffff
#endif

#ifndef	PART_7_BASE
#define PART_7_BASE   0x1e00000000
#endif
#ifndef	PART_7_LIMIT
#define PART_7_LIMIT  0x01ffffffff
#endif

dnl Macro for translating RA to PA
dnl usage: ra2pa(RA,PART_ID)
define(ra2pa,``0x'mpeval($1 +
	ifelse( $2, 0, PART_0_BASE,
		$2, 1, PART_1_BASE,
		$2, 2, PART_2_BASE,
		$2, 3, PART_3_BASE,
		$2, 4, PART_4_BASE,
		$2, 5, PART_5_BASE,
		$2, 6, PART_6_BASE,
		$2, 7, PART_7_BASE),16)')

dnl Macro for translating RA to PA
dnl Used after change quote to [ ]
dnl usage: ra2pa2(RA,PART_ID)
define(ra2pa2,`[0x]mpeval($1 +
	ifelse( $2, 0, PART_0_BASE,
		$2, 1, PART_1_BASE,
		$2, 2, PART_2_BASE,
		$2, 3, PART_3_BASE,
		$2, 4, PART_4_BASE,
		$2, 5, PART_5_BASE,
		$2, 6, PART_6_BASE,
		$2, 7, PART_7_BASE),16)')

dnl Macro for translating RA to PA
dnl Used after change quote to {{ }}
dnl usage: ra2pa3(RA,PART_ID)
define(ra2pa3,`{{0x}}mpeval($1 +
	ifelse( $2, 0, PART_0_BASE,
		$2, 1, PART_1_BASE,
		$2, 2, PART_2_BASE,
		$2, 3, PART_3_BASE,
		$2, 4, PART_4_BASE,
		$2, 5, PART_5_BASE,
		$2, 6, PART_6_BASE,
		$2, 7, PART_7_BASE),16)')

dnl Macro for translating PA to RA
dnl usage: pa2ra(PA,PART_ID)
define(pa2ra,``0x'mpeval($1 -
	ifelse( $2, 0, PART_0_BASE,
		$2, 1, PART_1_BASE,
		$2, 2, PART_2_BASE,
		$2, 3, PART_3_BASE,
		$2, 4, PART_4_BASE,
		$2, 5, PART_5_BASE,
		$2, 6, PART_6_BASE,
		$2, 7, PART_7_BASE),16)')

dnl Macro for translating PA to RA
dnl Used after change quote to [ ]
dnl usage: pa2ra2(PA,PART_ID)
define(pa2ra2,`[0x]mpeval($1 -
	ifelse( $2, 0, PART_0_BASE,
		$2, 1, PART_1_BASE,
		$2, 2, PART_2_BASE,
		$2, 3, PART_3_BASE,
		$2, 4, PART_4_BASE,
		$2, 5, PART_5_BASE,
		$2, 6, PART_6_BASE,
		$2, 7, PART_7_BASE),16)')

define(part_0_base, PART_0_BASE)
define(part_1_base, PART_1_BASE)
define(part_2_base, PART_2_BASE)
define(part_3_base, PART_3_BASE)
define(part_4_base, PART_4_BASE)
define(part_5_base, PART_5_BASE)
define(part_6_base, PART_6_BASE)
define(part_7_base, PART_7_BASE)

define(th00_part_limit, PART_0_LIMIT)

#define PART_0_LINK_AREA_BASE_ADDR 0x41000000
#define PART_1_LINK_AREA_BASE_ADDR 0x41100000
#define PART_2_LINK_AREA_BASE_ADDR 0x41200000
#define PART_3_LINK_AREA_BASE_ADDR 0x41300000
#define PART_4_LINK_AREA_BASE_ADDR 0x41400000
#define PART_5_LINK_AREA_BASE_ADDR 0x41500000
#define PART_6_LINK_AREA_BASE_ADDR 0x41600000
#define PART_7_LINK_AREA_BASE_ADDR 0x41700000

dnl ######################################
dnl # Add for CSM
dnl ######################################

#ifdef CSM_ENABLE
#define PART_0_CSM_LINK_AREA_BASE_ADDR 0x91000000
#define PART_1_CSM_LINK_AREA_BASE_ADDR 0x91100000
#define PART_2_CSM_LINK_AREA_BASE_ADDR 0x91200000
#define PART_3_CSM_LINK_AREA_BASE_ADDR 0x91300000
#define PART_4_CSM_LINK_AREA_BASE_ADDR 0x91400000
#define PART_5_CSM_LINK_AREA_BASE_ADDR 0x91500000
#define PART_6_CSM_LINK_AREA_BASE_ADDR 0x91600000
#define PART_7_CSM_LINK_AREA_BASE_ADDR 0x91700000
#endif

#if 0
part_0_base   PART_0_BASE
part_1_base   PART_1_BASE
part_2_base   PART_2_BASE

part_3_base   PART_3_BASE
part_4_base   PART_4_BASE
part_5_base   PART_5_BASE
part_6_base   PART_6_BASE
part_7_base   PART_7_BASE

part_0_limit  PART_0_LIMIT
part_1_limit  PART_1_LIMIT
part_2_limit  PART_2_LIMIT
part_3_limit  PART_3_LIMIT
part_4_limit  PART_4_LIMIT
part_5_limit  PART_5_LIMIT
part_6_limit  PART_6_LIMIT
part_7_limit  PART_7_LIMIT

#endif
dnl ######################################
dnl # Add for CSM
dnl ######################################

#ifdef CSM_ENABLE
dnl #### Part0 ######
dnl #
#ifndef	PART0_I_Z_PS0_TSB_CSM_ADDR
#define PART0_I_Z_PS0_TSB_CSM_ADDR 0x51000000
#endif	
#ifndef	PART0_I_Z_PS0_TSB_CSM_SIZE
#define PART0_I_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART0_I_Z_PS0_TSB_CSM_SPLIT
#define PART0_I_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART0_I_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART0_I_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART0_I_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART0_I_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART0_I_Z_PS0_TSB_CSM
#define PART0_I_Z_PS0_TSB_CSM (PART0_I_Z_PS0_TSB_CSM_SIZE | ( PART0_I_Z_PS0_TSB_CSM_SPLIT << 12) | (PART0_I_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_i_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART0_I_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART0_I_NZ_PS0_TSB_CSM_ADDR
#define PART0_I_NZ_PS0_TSB_CSM_ADDR 0x52000000
#endif	
#ifndef	PART0_I_NZ_PS0_TSB_CSM_SIZE
#define PART0_I_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART0_I_NZ_PS0_TSB_CSM_SPLIT
#define PART0_I_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART0_I_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART0_I_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART0_I_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART0_I_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART0_I_NZ_PS0_TSB_CSM
#define PART0_I_NZ_PS0_TSB_CSM (PART0_I_NZ_PS0_TSB_CSM_SIZE | ( PART0_I_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART0_I_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_i_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART0_I_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART0_I_Z_PS1_TSB_CSM_ADDR
#define PART0_I_Z_PS1_TSB_CSM_ADDR 0x53000000
#endif	
#ifndef	PART0_I_Z_PS1_TSB_CSM_SIZE
#define PART0_I_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART0_I_Z_PS1_TSB_CSM_SPLIT
#define PART0_I_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART0_I_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART0_I_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART0_I_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART0_I_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART0_I_Z_PS1_TSB_CSM
#define PART0_I_Z_PS1_TSB_CSM (PART0_I_Z_PS1_TSB_CSM_SIZE | ( PART0_I_Z_PS1_TSB_CSM_SPLIT << 12) | (PART0_I_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_i_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART0_I_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART0_I_NZ_PS1_TSB_CSM_ADDR
#define PART0_I_NZ_PS1_TSB_CSM_ADDR 0x54000000
#endif	
#ifndef	PART0_I_NZ_PS1_TSB_CSM_SIZE
#define PART0_I_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART0_I_NZ_PS1_TSB_CSM_SPLIT
#define PART0_I_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART0_I_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART0_I_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART0_I_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART0_I_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART0_I_NZ_PS1_TSB_CSM
#define PART0_I_NZ_PS1_TSB_CSM (PART0_I_NZ_PS1_TSB_CSM_SIZE | ( PART0_I_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART0_I_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_i_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART0_I_NZ_PS1_TSB_CSM,16))dnl

#ifndef	PART0_D_Z_PS0_TSB_CSM_ADDR
#define PART0_D_Z_PS0_TSB_CSM_ADDR 0x55000000
#endif	
#ifndef	PART0_D_Z_PS0_TSB_CSM_SIZE
#define PART0_D_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART0_D_Z_PS0_TSB_CSM_SPLIT
#define PART0_D_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART0_D_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART0_D_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART0_D_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART0_D_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART0_D_Z_PS0_TSB_CSM
#define PART0_D_Z_PS0_TSB_CSM (PART0_D_Z_PS0_TSB_CSM_SIZE | ( PART0_D_Z_PS0_TSB_CSM_SPLIT << 12) | (PART0_D_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_d_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART0_D_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART0_D_NZ_PS0_TSB_CSM_ADDR
#define PART0_D_NZ_PS0_TSB_CSM_ADDR 0x56000000
#endif	
#ifndef	PART0_D_NZ_PS0_TSB_CSM_SIZE
#define PART0_D_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART0_D_NZ_PS0_TSB_CSM_SPLIT
#define PART0_D_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART0_D_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART0_D_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART0_D_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART0_D_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART0_D_NZ_PS0_TSB_CSM
#define PART0_D_NZ_PS0_TSB_CSM (PART0_D_NZ_PS0_TSB_CSM_SIZE | ( PART0_D_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART0_D_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_d_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART0_D_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART0_D_Z_PS1_TSB_CSM_ADDR
#define PART0_D_Z_PS1_TSB_CSM_ADDR 0x57000000
#endif	
#ifndef	PART0_D_Z_PS1_TSB_CSM_SIZE
#define PART0_D_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART0_D_Z_PS1_TSB_CSM_SPLIT
#define PART0_D_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART0_D_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART0_D_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART0_D_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART0_D_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART0_D_Z_PS1_TSB_CSM
#define PART0_D_Z_PS1_TSB_CSM (PART0_D_Z_PS1_TSB_CSM_SIZE | ( PART0_D_Z_PS1_TSB_CSM_SPLIT << 12) | (PART0_D_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_d_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART0_D_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART0_D_NZ_PS1_TSB_CSM_ADDR
#define PART0_D_NZ_PS1_TSB_CSM_ADDR 0x58000000
#endif	
#ifndef	PART0_D_NZ_PS1_TSB_CSM_SIZE
#define PART0_D_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART0_D_NZ_PS1_TSB_CSM_SPLIT
#define PART0_D_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART0_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART0_D_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART0_D_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART0_D_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART0_D_NZ_PS1_TSB_CSM
#define PART0_D_NZ_PS1_TSB_CSM (PART0_D_NZ_PS1_TSB_CSM_SIZE | ( PART0_D_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART0_D_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_d_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART0_D_NZ_PS1_TSB_CSM,16))dnl


dnl ###############################################
dnl # Part1 
dnl ###############################################
dnl #
#ifndef	PART1_I_Z_PS0_TSB_CSM_ADDR
#define PART1_I_Z_PS0_TSB_CSM_ADDR 0x59000000
#endif	
#ifndef	PART1_I_Z_PS0_TSB_CSM_SIZE
#define PART1_I_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART1_I_Z_PS0_TSB_CSM_SPLIT
#define PART1_I_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART1_I_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART1_I_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART1_I_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART1_I_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART1_I_Z_PS0_TSB_CSM
#define PART1_I_Z_PS0_TSB_CSM (PART1_I_Z_PS0_TSB_CSM_SIZE | ( PART1_I_Z_PS0_TSB_CSM_SPLIT << 12) | (PART1_I_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_i_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART1_I_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART1_I_NZ_PS0_TSB_CSM_ADDR
#define PART1_I_NZ_PS0_TSB_CSM_ADDR 0x5a000000
#endif	
#ifndef	PART1_I_NZ_PS0_TSB_CSM_SIZE
#define PART1_I_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART1_I_NZ_PS0_TSB_CSM_SPLIT
#define PART1_I_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART1_I_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART1_I_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART1_I_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART1_I_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART1_I_NZ_PS0_TSB_CSM
#define PART1_I_NZ_PS0_TSB_CSM (PART1_I_NZ_PS0_TSB_CSM_SIZE | ( PART1_I_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART1_I_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_i_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART1_I_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART1_I_Z_PS1_TSB_CSM_ADDR
#define PART1_I_Z_PS1_TSB_CSM_ADDR 0x5b000000
#endif	
#ifndef	PART1_I_Z_PS1_TSB_CSM_SIZE
#define PART1_I_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART1_I_Z_PS1_TSB_CSM_SPLIT
#define PART1_I_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART1_I_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART1_I_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART1_I_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART1_I_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART1_I_Z_PS1_TSB_CSM
#define PART1_I_Z_PS1_TSB_CSM (PART1_I_Z_PS1_TSB_CSM_SIZE | ( PART1_I_Z_PS1_TSB_CSM_SPLIT << 12) | (PART1_I_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_i_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART1_I_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART1_I_NZ_PS1_TSB_CSM_ADDR
#define PART1_I_NZ_PS1_TSB_CSM_ADDR 0x5c000000
#endif	
#ifndef	PART1_I_NZ_PS1_TSB_CSM_SIZE
#define PART1_I_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART1_I_NZ_PS1_TSB_CSM_SPLIT
#define PART1_I_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART1_I_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART1_I_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART1_I_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART1_I_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART1_I_NZ_PS1_TSB_CSM
#define PART1_I_NZ_PS1_TSB_CSM (PART1_I_NZ_PS1_TSB_CSM_SIZE | ( PART1_I_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART1_I_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_i_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART1_I_NZ_PS1_TSB_CSM,16))dnl

#ifndef	PART1_D_Z_PS0_TSB_CSM_ADDR
#define PART1_D_Z_PS0_TSB_CSM_ADDR 0x5d000000
#endif	
#ifndef	PART1_D_Z_PS0_TSB_CSM_SIZE
#define PART1_D_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART1_D_Z_PS0_TSB_CSM_SPLIT
#define PART1_D_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART1_D_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART1_D_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART1_D_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART1_D_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART1_D_Z_PS0_TSB_CSM
#define PART1_D_Z_PS0_TSB_CSM (PART1_D_Z_PS0_TSB_CSM_SIZE | ( PART1_D_Z_PS0_TSB_CSM_SPLIT << 12) | (PART1_D_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_d_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART1_D_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART1_D_NZ_PS0_TSB_CSM_ADDR
#define PART1_D_NZ_PS0_TSB_CSM_ADDR 0x5e000000
#endif	
#ifndef	PART1_D_NZ_PS0_TSB_CSM_SIZE
#define PART1_D_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART1_D_NZ_PS0_TSB_CSM_SPLIT
#define PART1_D_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART1_D_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART1_D_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART1_D_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART1_D_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART1_D_NZ_PS0_TSB_CSM
#define PART1_D_NZ_PS0_TSB_CSM (PART1_D_NZ_PS0_TSB_CSM_SIZE | ( PART1_D_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART1_D_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_d_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART1_D_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART1_D_Z_PS1_TSB_CSM_ADDR
#define PART1_D_Z_PS1_TSB_CSM_ADDR 0x5f000000
#endif	
#ifndef	PART1_D_Z_PS1_TSB_CSM_SIZE
#define PART1_D_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART1_D_Z_PS1_TSB_CSM_SPLIT
#define PART1_D_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART1_D_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART1_D_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART1_D_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART1_D_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART1_D_Z_PS1_TSB_CSM
#define PART1_D_Z_PS1_TSB_CSM (PART1_D_Z_PS1_TSB_CSM_SIZE | ( PART1_D_Z_PS1_TSB_CSM_SPLIT << 12) | (PART1_D_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_d_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART1_D_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART1_D_NZ_PS1_TSB_CSM_ADDR
#define PART1_D_NZ_PS1_TSB_CSM_ADDR 0x60000000
#endif	
#ifndef	PART1_D_NZ_PS1_TSB_CSM_SIZE
#define PART1_D_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART1_D_NZ_PS1_TSB_CSM_SPLIT
#define PART1_D_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART1_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART1_D_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART1_D_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART1_D_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART1_D_NZ_PS1_TSB_CSM
#define PART1_D_NZ_PS1_TSB_CSM (PART1_D_NZ_PS1_TSB_CSM_SIZE | ( PART1_D_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART1_D_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_d_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART1_D_NZ_PS1_TSB_CSM,16))dnl
dnl#######################################
dnl# Part2
dnl######################################

#ifndef	PART2_I_Z_PS0_TSB_CSM_ADDR
#define PART2_I_Z_PS0_TSB_CSM_ADDR 0x61000000
#endif	
#ifndef	PART2_I_Z_PS0_TSB_CSM_SIZE
#define PART2_I_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART2_I_Z_PS0_TSB_CSM_SPLIT
#define PART2_I_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART2_I_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART2_I_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART2_I_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART2_I_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART2_I_Z_PS0_TSB_CSM
#define PART2_I_Z_PS0_TSB_CSM (PART2_I_Z_PS0_TSB_CSM_SIZE | ( PART2_I_Z_PS0_TSB_CSM_SPLIT << 12) | (PART2_I_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_i_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART2_I_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART2_I_NZ_PS0_TSB_CSM_ADDR
#define PART2_I_NZ_PS0_TSB_CSM_ADDR 0x62000000
#endif	
#ifndef	PART2_I_NZ_PS0_TSB_CSM_SIZE
#define PART2_I_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART2_I_NZ_PS0_TSB_CSM_SPLIT
#define PART2_I_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART2_I_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART2_I_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART2_I_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART2_I_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART2_I_NZ_PS0_TSB_CSM
#define PART2_I_NZ_PS0_TSB_CSM (PART2_I_NZ_PS0_TSB_CSM_SIZE | ( PART2_I_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART2_I_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_i_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART2_I_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART2_I_Z_PS1_TSB_CSM_ADDR
#define PART2_I_Z_PS1_TSB_CSM_ADDR 0x63000000
#endif	
#ifndef	PART2_I_Z_PS1_TSB_CSM_SIZE
#define PART2_I_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART2_I_Z_PS1_TSB_CSM_SPLIT
#define PART2_I_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART2_I_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART2_I_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART2_I_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART2_I_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART2_I_Z_PS1_TSB_CSM
#define PART2_I_Z_PS1_TSB_CSM (PART2_I_Z_PS1_TSB_CSM_SIZE | ( PART2_I_Z_PS1_TSB_CSM_SPLIT << 12) | (PART2_I_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_i_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART2_I_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART2_I_NZ_PS1_TSB_CSM_ADDR
#define PART2_I_NZ_PS1_TSB_CSM_ADDR 0x64000000
#endif	
#ifndef	PART2_I_NZ_PS1_TSB_CSM_SIZE
#define PART2_I_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART2_I_NZ_PS1_TSB_CSM_SPLIT
#define PART2_I_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART2_I_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART2_I_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART2_I_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART2_I_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART2_I_NZ_PS1_TSB_CSM
#define PART2_I_NZ_PS1_TSB_CSM (PART2_I_NZ_PS1_TSB_CSM_SIZE | ( PART2_I_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART2_I_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_i_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART2_I_NZ_PS1_TSB_CSM,16))dnl

#ifndef	PART2_D_Z_PS0_TSB_CSM_ADDR
#define PART2_D_Z_PS0_TSB_CSM_ADDR 0x65000000
#endif	
#ifndef	PART2_D_Z_PS0_TSB_CSM_SIZE
#define PART2_D_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART2_D_Z_PS0_TSB_CSM_SPLIT
#define PART2_D_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART2_D_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART2_D_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART2_D_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART2_D_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART2_D_Z_PS0_TSB_CSM
#define PART2_D_Z_PS0_TSB_CSM (PART2_D_Z_PS0_TSB_CSM_SIZE | ( PART2_D_Z_PS0_TSB_CSM_SPLIT << 12) | (PART2_D_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_d_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART2_D_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART2_D_NZ_PS0_TSB_CSM_ADDR
#define PART2_D_NZ_PS0_TSB_CSM_ADDR 0x66000000
#endif	
#ifndef	PART2_D_NZ_PS0_TSB_CSM_SIZE
#define PART2_D_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART2_D_NZ_PS0_TSB_CSM_SPLIT
#define PART2_D_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART2_D_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART2_D_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART2_D_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART2_D_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART2_D_NZ_PS0_TSB_CSM
#define PART2_D_NZ_PS0_TSB_CSM (PART2_D_NZ_PS0_TSB_CSM_SIZE | ( PART2_D_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART2_D_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_d_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART2_D_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART2_D_Z_PS1_TSB_CSM_ADDR
#define PART2_D_Z_PS1_TSB_CSM_ADDR 0x67000000
#endif	
#ifndef	PART2_D_Z_PS1_TSB_CSM_SIZE
#define PART2_D_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART2_D_Z_PS1_TSB_CSM_SPLIT
#define PART2_D_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART2_D_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART2_D_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART2_D_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART2_D_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART2_D_Z_PS1_TSB_CSM
#define PART2_D_Z_PS1_TSB_CSM (PART2_D_Z_PS1_TSB_CSM_SIZE | ( PART2_D_Z_PS1_TSB_CSM_SPLIT << 12) | (PART2_D_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_d_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART2_D_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART2_D_NZ_PS1_TSB_CSM_ADDR
#define PART2_D_NZ_PS1_TSB_CSM_ADDR 0x68000000
#endif	
#ifndef	PART2_D_NZ_PS1_TSB_CSM_SIZE
#define PART2_D_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART2_D_NZ_PS1_TSB_CSM_SPLIT
#define PART2_D_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART2_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART2_D_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART2_D_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART2_D_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART2_D_NZ_PS1_TSB_CSM
#define PART2_D_NZ_PS1_TSB_CSM (PART2_D_NZ_PS1_TSB_CSM_SIZE | ( PART2_D_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART2_D_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_d_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART2_D_NZ_PS1_TSB_CSM,16))dnl

dnl############################################
dnl#Part3
dnl###########################################
#ifndef	PART3_I_Z_PS0_TSB_CSM_ADDR
#define PART3_I_Z_PS0_TSB_CSM_ADDR 0x69000000
#endif	
#ifndef	PART3_I_Z_PS0_TSB_CSM_SIZE
#define PART3_I_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART3_I_Z_PS0_TSB_CSM_SPLIT
#define PART3_I_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART3_I_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART3_I_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART3_I_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART3_I_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART3_I_Z_PS0_TSB_CSM
#define PART3_I_Z_PS0_TSB_CSM (PART3_I_Z_PS0_TSB_CSM_SIZE | ( PART3_I_Z_PS0_TSB_CSM_SPLIT << 12) | (PART3_I_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_i_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART3_I_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART3_I_NZ_PS0_TSB_CSM_ADDR
#define PART3_I_NZ_PS0_TSB_CSM_ADDR 0x6a000000
#endif	
#ifndef	PART3_I_NZ_PS0_TSB_CSM_SIZE
#define PART3_I_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART3_I_NZ_PS0_TSB_CSM_SPLIT
#define PART3_I_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART3_I_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART3_I_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART3_I_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART3_I_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART3_I_NZ_PS0_TSB_CSM
#define PART3_I_NZ_PS0_TSB_CSM (PART3_I_NZ_PS0_TSB_CSM_SIZE | ( PART3_I_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART3_I_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_i_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART3_I_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART3_I_Z_PS1_TSB_CSM_ADDR
#define PART3_I_Z_PS1_TSB_CSM_ADDR 0x6b000000
#endif	
#ifndef	PART3_I_Z_PS1_TSB_CSM_SIZE
#define PART3_I_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART3_I_Z_PS1_TSB_CSM_SPLIT
#define PART3_I_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART3_I_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART3_I_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART3_I_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART3_I_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART3_I_Z_PS1_TSB_CSM
#define PART3_I_Z_PS1_TSB_CSM (PART3_I_Z_PS1_TSB_CSM_SIZE | ( PART3_I_Z_PS1_TSB_CSM_SPLIT << 12) | (PART3_I_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_i_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART3_I_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART3_I_NZ_PS1_TSB_CSM_ADDR
#define PART3_I_NZ_PS1_TSB_CSM_ADDR 0x6c000000
#endif	
#ifndef	PART3_I_NZ_PS1_TSB_CSM_SIZE
#define PART3_I_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART3_I_NZ_PS1_TSB_CSM_SPLIT
#define PART3_I_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART3_I_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART3_I_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART3_I_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART3_I_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART3_I_NZ_PS1_TSB_CSM
#define PART3_I_NZ_PS1_TSB_CSM (PART3_I_NZ_PS1_TSB_CSM_SIZE | ( PART3_I_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART3_I_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_i_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART3_I_NZ_PS1_TSB_CSM,16))dnl

#ifndef	PART3_D_Z_PS0_TSB_CSM_ADDR
#define PART3_D_Z_PS0_TSB_CSM_ADDR 0x6d000000
#endif	
#ifndef	PART3_D_Z_PS0_TSB_CSM_SIZE
#define PART3_D_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART3_D_Z_PS0_TSB_CSM_SPLIT
#define PART3_D_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART3_D_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART3_D_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART3_D_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART3_D_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART3_D_Z_PS0_TSB_CSM
#define PART3_D_Z_PS0_TSB_CSM (PART3_D_Z_PS0_TSB_CSM_SIZE | ( PART3_D_Z_PS0_TSB_CSM_SPLIT << 12) | (PART3_D_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_d_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART3_D_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART3_D_NZ_PS0_TSB_CSM_ADDR
#define PART3_D_NZ_PS0_TSB_CSM_ADDR 0x6e000000
#endif	
#ifndef	PART3_D_NZ_PS0_TSB_CSM_SIZE
#define PART3_D_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART3_D_NZ_PS0_TSB_CSM_SPLIT
#define PART3_D_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART3_D_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART3_D_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART3_D_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART3_D_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART3_D_NZ_PS0_TSB_CSM
#define PART3_D_NZ_PS0_TSB_CSM (PART3_D_NZ_PS0_TSB_CSM_SIZE | ( PART3_D_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART3_D_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_d_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART3_D_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART3_D_Z_PS1_TSB_CSM_ADDR
#define PART3_D_Z_PS1_TSB_CSM_ADDR 0x6f000000
#endif	
#ifndef	PART3_D_Z_PS1_TSB_CSM_SIZE
#define PART3_D_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART3_D_Z_PS1_TSB_CSM_SPLIT
#define PART3_D_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART3_D_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART3_D_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART3_D_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART3_D_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART3_D_Z_PS1_TSB_CSM
#define PART3_D_Z_PS1_TSB_CSM (PART3_D_Z_PS1_TSB_CSM_SIZE | ( PART3_D_Z_PS1_TSB_CSM_SPLIT << 12) | (PART3_D_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_d_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART3_D_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART3_D_NZ_PS1_TSB_CSM_ADDR
#define PART3_D_NZ_PS1_TSB_CSM_ADDR 0x70000000
#endif	
#ifndef	PART3_D_NZ_PS1_TSB_CSM_SIZE
#define PART3_D_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART3_D_NZ_PS1_TSB_CSM_SPLIT
#define PART3_D_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART3_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART3_D_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART3_D_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART3_D_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART3_D_NZ_PS1_TSB_CSM
#define PART3_D_NZ_PS1_TSB_CSM (PART3_D_NZ_PS1_TSB_CSM_SIZE | ( PART3_D_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART3_D_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_d_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART3_D_NZ_PS1_TSB_CSM,16))dnl
dnl#############################################
dnl#Part4
dnl#############################################
#ifndef	PART4_I_Z_PS0_TSB_CSM_ADDR
#define PART4_I_Z_PS0_TSB_CSM_ADDR 0x71000000
#endif	
#ifndef	PART4_I_Z_PS0_TSB_CSM_SIZE
#define PART4_I_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART4_I_Z_PS0_TSB_CSM_SPLIT
#define PART4_I_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART4_I_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART4_I_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART4_I_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART4_I_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART4_I_Z_PS0_TSB_CSM
#define PART4_I_Z_PS0_TSB_CSM (PART4_I_Z_PS0_TSB_CSM_SIZE | ( PART4_I_Z_PS0_TSB_CSM_SPLIT << 12) | (PART4_I_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_i_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART4_I_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART4_I_NZ_PS0_TSB_CSM_ADDR
#define PART4_I_NZ_PS0_TSB_CSM_ADDR 0x72000000
#endif	
#ifndef	PART4_I_NZ_PS0_TSB_CSM_SIZE
#define PART4_I_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART4_I_NZ_PS0_TSB_CSM_SPLIT
#define PART4_I_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART4_I_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART4_I_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART4_I_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART4_I_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART4_I_NZ_PS0_TSB_CSM
#define PART4_I_NZ_PS0_TSB_CSM (PART4_I_NZ_PS0_TSB_CSM_SIZE | ( PART4_I_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART4_I_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_i_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART4_I_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART4_I_Z_PS1_TSB_CSM_ADDR
#define PART4_I_Z_PS1_TSB_CSM_ADDR 0x73000000
#endif	
#ifndef	PART4_I_Z_PS1_TSB_CSM_SIZE
#define PART4_I_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART4_I_Z_PS1_TSB_CSM_SPLIT
#define PART4_I_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART4_I_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART4_I_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART4_I_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART4_I_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART4_I_Z_PS1_TSB_CSM
#define PART4_I_Z_PS1_TSB_CSM (PART4_I_Z_PS1_TSB_CSM_SIZE | ( PART4_I_Z_PS1_TSB_CSM_SPLIT << 12) | (PART4_I_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_i_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART4_I_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART4_I_NZ_PS1_TSB_CSM_ADDR
#define PART4_I_NZ_PS1_TSB_CSM_ADDR 0x74000000
#endif	
#ifndef	PART4_I_NZ_PS1_TSB_CSM_SIZE
#define PART4_I_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART4_I_NZ_PS1_TSB_CSM_SPLIT
#define PART4_I_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART4_I_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART4_I_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART4_I_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART4_I_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART4_I_NZ_PS1_TSB_CSM
#define PART4_I_NZ_PS1_TSB_CSM (PART4_I_NZ_PS1_TSB_CSM_SIZE | ( PART4_I_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART4_I_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_i_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART4_I_NZ_PS1_TSB_CSM,16))dnl

#ifndef	PART4_D_Z_PS0_TSB_CSM_ADDR
#define PART4_D_Z_PS0_TSB_CSM_ADDR 0x75000000
#endif	
#ifndef	PART4_D_Z_PS0_TSB_CSM_SIZE
#define PART4_D_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART4_D_Z_PS0_TSB_CSM_SPLIT
#define PART4_D_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART4_D_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART4_D_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART4_D_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART4_D_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART4_D_Z_PS0_TSB_CSM
#define PART4_D_Z_PS0_TSB_CSM (PART4_D_Z_PS0_TSB_CSM_SIZE | ( PART4_D_Z_PS0_TSB_CSM_SPLIT << 12) | (PART4_D_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_d_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART4_D_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART4_D_NZ_PS0_TSB_CSM_ADDR
#define PART4_D_NZ_PS0_TSB_CSM_ADDR 0x76000000
#endif	
#ifndef	PART4_D_NZ_PS0_TSB_CSM_SIZE
#define PART4_D_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART4_D_NZ_PS0_TSB_CSM_SPLIT
#define PART4_D_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART4_D_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART4_D_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART4_D_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART4_D_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART4_D_NZ_PS0_TSB_CSM
#define PART4_D_NZ_PS0_TSB_CSM (PART4_D_NZ_PS0_TSB_CSM_SIZE | ( PART4_D_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART4_D_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_d_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART4_D_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART4_D_Z_PS1_TSB_CSM_ADDR
#define PART4_D_Z_PS1_TSB_CSM_ADDR 0x77000000
#endif	
#ifndef	PART4_D_Z_PS1_TSB_CSM_SIZE
#define PART4_D_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART4_D_Z_PS1_TSB_CSM_SPLIT
#define PART4_D_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART4_D_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART4_D_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART4_D_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART4_D_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART4_D_Z_PS1_TSB_CSM
#define PART4_D_Z_PS1_TSB_CSM (PART4_D_Z_PS1_TSB_CSM_SIZE | ( PART4_D_Z_PS1_TSB_CSM_SPLIT << 12) | (PART4_D_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_d_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART4_D_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART4_D_NZ_PS1_TSB_CSM_ADDR
#define PART4_D_NZ_PS1_TSB_CSM_ADDR 0x78000000
#endif	
#ifndef	PART4_D_NZ_PS1_TSB_CSM_SIZE
#define PART4_D_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART4_D_NZ_PS1_TSB_CSM_SPLIT
#define PART4_D_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART4_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART4_D_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART4_D_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART4_D_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART4_D_NZ_PS1_TSB_CSM
#define PART4_D_NZ_PS1_TSB_CSM (PART4_D_NZ_PS1_TSB_CSM_SIZE | ( PART4_D_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART4_D_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_d_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART4_D_NZ_PS1_TSB_CSM,16))dnl

dnl############################################
dnl#Part5
dnl###########################################
#ifndef	PART5_I_Z_PS0_TSB_CSM_ADDR
#define PART5_I_Z_PS0_TSB_CSM_ADDR 0x79000000
#endif	
#ifndef	PART5_I_Z_PS0_TSB_CSM_SIZE
#define PART5_I_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART5_I_Z_PS0_TSB_CSM_SPLIT
#define PART5_I_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART5_I_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART5_I_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART5_I_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART5_I_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART5_I_Z_PS0_TSB_CSM
#define PART5_I_Z_PS0_TSB_CSM (PART5_I_Z_PS0_TSB_CSM_SIZE | ( PART5_I_Z_PS0_TSB_CSM_SPLIT << 12) | (PART5_I_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_i_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART5_I_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART5_I_NZ_PS0_TSB_CSM_ADDR
#define PART5_I_NZ_PS0_TSB_CSM_ADDR 0x7a000000
#endif	
#ifndef	PART5_I_NZ_PS0_TSB_CSM_SIZE
#define PART5_I_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART5_I_NZ_PS0_TSB_CSM_SPLIT
#define PART5_I_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART5_I_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART5_I_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART5_I_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART5_I_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART5_I_NZ_PS0_TSB_CSM
#define PART5_I_NZ_PS0_TSB_CSM (PART5_I_NZ_PS0_TSB_CSM_SIZE | ( PART5_I_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART5_I_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_i_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART5_I_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART5_I_Z_PS1_TSB_CSM_ADDR
#define PART5_I_Z_PS1_TSB_CSM_ADDR 0x7b000000
#endif	
#ifndef	PART5_I_Z_PS1_TSB_CSM_SIZE
#define PART5_I_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART5_I_Z_PS1_TSB_CSM_SPLIT
#define PART5_I_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART5_I_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART5_I_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART5_I_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART5_I_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART5_I_Z_PS1_TSB_CSM
#define PART5_I_Z_PS1_TSB_CSM (PART5_I_Z_PS1_TSB_CSM_SIZE | ( PART5_I_Z_PS1_TSB_CSM_SPLIT << 12) | (PART5_I_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_i_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART5_I_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART5_I_NZ_PS1_TSB_CSM_ADDR
#define PART5_I_NZ_PS1_TSB_CSM_ADDR 0x7c000000
#endif	
#ifndef	PART5_I_NZ_PS1_TSB_CSM_SIZE
#define PART5_I_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART5_I_NZ_PS1_TSB_CSM_SPLIT
#define PART5_I_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART5_I_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART5_I_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART5_I_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART5_I_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART5_I_NZ_PS1_TSB_CSM
#define PART5_I_NZ_PS1_TSB_CSM (PART5_I_NZ_PS1_TSB_CSM_SIZE | ( PART5_I_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART5_I_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_i_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART5_I_NZ_PS1_TSB_CSM,16))dnl

#ifndef	PART5_D_Z_PS0_TSB_CSM_ADDR
#define PART5_D_Z_PS0_TSB_CSM_ADDR 0x7d000000
#endif	
#ifndef	PART5_D_Z_PS0_TSB_CSM_SIZE
#define PART5_D_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART5_D_Z_PS0_TSB_CSM_SPLIT
#define PART5_D_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART5_D_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART5_D_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART5_D_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART5_D_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART5_D_Z_PS0_TSB_CSM
#define PART5_D_Z_PS0_TSB_CSM (PART5_D_Z_PS0_TSB_CSM_SIZE | ( PART5_D_Z_PS0_TSB_CSM_SPLIT << 12) | (PART5_D_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_d_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART5_D_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART5_D_NZ_PS0_TSB_CSM_ADDR
#define PART5_D_NZ_PS0_TSB_CSM_ADDR 0x7e000000
#endif	
#ifndef	PART5_D_NZ_PS0_TSB_CSM_SIZE
#define PART5_D_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART5_D_NZ_PS0_TSB_CSM_SPLIT
#define PART5_D_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART5_D_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART5_D_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART5_D_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART5_D_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART5_D_NZ_PS0_TSB_CSM
#define PART5_D_NZ_PS0_TSB_CSM (PART5_D_NZ_PS0_TSB_CSM_SIZE | ( PART5_D_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART5_D_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_d_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART5_D_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART5_D_Z_PS1_TSB_CSM_ADDR
#define PART5_D_Z_PS1_TSB_CSM_ADDR 0x7f000000
#endif	
#ifndef	PART5_D_Z_PS1_TSB_CSM_SIZE
#define PART5_D_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART5_D_Z_PS1_TSB_CSM_SPLIT
#define PART5_D_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART5_D_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART5_D_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART5_D_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART5_D_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART5_D_Z_PS1_TSB_CSM
#define PART5_D_Z_PS1_TSB_CSM (PART5_D_Z_PS1_TSB_CSM_SIZE | ( PART5_D_Z_PS1_TSB_CSM_SPLIT << 12) | (PART5_D_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_d_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART5_D_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART5_D_NZ_PS1_TSB_CSM_ADDR
#define PART5_D_NZ_PS1_TSB_CSM_ADDR 0x80000000
#endif	
#ifndef	PART5_D_NZ_PS1_TSB_CSM_SIZE
#define PART5_D_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART5_D_NZ_PS1_TSB_CSM_SPLIT
#define PART5_D_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART5_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART5_D_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART5_D_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART5_D_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART5_D_NZ_PS1_TSB_CSM
#define PART5_D_NZ_PS1_TSB_CSM (PART5_D_NZ_PS1_TSB_CSM_SIZE | ( PART5_D_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART5_D_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_d_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART5_D_NZ_PS1_TSB_CSM,16))dnl
dnl######################################
dnl#Part6
dnl#######################################
#ifndef	PART6_I_Z_PS0_TSB_CSM_ADDR
#define PART6_I_Z_PS0_TSB_CSM_ADDR 0x81000000
#endif	
#ifndef	PART6_I_Z_PS0_TSB_CSM_SIZE
#define PART6_I_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART6_I_Z_PS0_TSB_CSM_SPLIT
#define PART6_I_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART6_I_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART6_I_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART6_I_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART6_I_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART6_I_Z_PS0_TSB_CSM
#define PART6_I_Z_PS0_TSB_CSM (PART6_I_Z_PS0_TSB_CSM_SIZE | ( PART6_I_Z_PS0_TSB_CSM_SPLIT << 12) | (PART6_I_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_i_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART6_I_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART6_I_NZ_PS0_TSB_CSM_ADDR
#define PART6_I_NZ_PS0_TSB_CSM_ADDR 0x82000000
#endif	
#ifndef	PART6_I_NZ_PS0_TSB_CSM_SIZE
#define PART6_I_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART6_I_NZ_PS0_TSB_CSM_SPLIT
#define PART6_I_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART6_I_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART6_I_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART6_I_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART6_I_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART6_I_NZ_PS0_TSB_CSM
#define PART6_I_NZ_PS0_TSB_CSM (PART6_I_NZ_PS0_TSB_CSM_SIZE | ( PART6_I_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART6_I_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_i_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART6_I_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART6_I_Z_PS1_TSB_CSM_ADDR
#define PART6_I_Z_PS1_TSB_CSM_ADDR 0x83000000
#endif	
#ifndef	PART6_I_Z_PS1_TSB_CSM_SIZE
#define PART6_I_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART6_I_Z_PS1_TSB_CSM_SPLIT
#define PART6_I_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART6_I_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART6_I_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART6_I_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART6_I_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART6_I_Z_PS1_TSB_CSM
#define PART6_I_Z_PS1_TSB_CSM (PART6_I_Z_PS1_TSB_CSM_SIZE | ( PART6_I_Z_PS1_TSB_CSM_SPLIT << 12) | (PART6_I_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_i_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART6_I_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART6_I_NZ_PS1_TSB_CSM_ADDR
#define PART6_I_NZ_PS1_TSB_CSM_ADDR 0x84000000
#endif	
#ifndef	PART6_I_NZ_PS1_TSB_CSM_SIZE
#define PART6_I_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART6_I_NZ_PS1_TSB_CSM_SPLIT
#define PART6_I_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART6_I_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART6_I_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART6_I_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART6_I_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART6_I_NZ_PS1_TSB_CSM
#define PART6_I_NZ_PS1_TSB_CSM (PART6_I_NZ_PS1_TSB_CSM_SIZE | ( PART6_I_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART6_I_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_i_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART6_I_NZ_PS1_TSB_CSM,16))dnl

#ifndef	PART6_D_Z_PS0_TSB_CSM_ADDR
#define PART6_D_Z_PS0_TSB_CSM_ADDR 0x85000000
#endif	
#ifndef	PART6_D_Z_PS0_TSB_CSM_SIZE
#define PART6_D_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART6_D_Z_PS0_TSB_CSM_SPLIT
#define PART6_D_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART6_D_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART6_D_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART6_D_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART6_D_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART6_D_Z_PS0_TSB_CSM
#define PART6_D_Z_PS0_TSB_CSM (PART6_D_Z_PS0_TSB_CSM_SIZE | ( PART6_D_Z_PS0_TSB_CSM_SPLIT << 12) | (PART6_D_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_d_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART6_D_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART6_D_NZ_PS0_TSB_CSM_ADDR
#define PART6_D_NZ_PS0_TSB_CSM_ADDR 0x86000000
#endif	
#ifndef	PART6_D_NZ_PS0_TSB_CSM_SIZE
#define PART6_D_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART6_D_NZ_PS0_TSB_CSM_SPLIT
#define PART6_D_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART6_D_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART6_D_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART6_D_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART6_D_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART6_D_NZ_PS0_TSB_CSM
#define PART6_D_NZ_PS0_TSB_CSM (PART6_D_NZ_PS0_TSB_CSM_SIZE | ( PART6_D_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART6_D_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_d_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART6_D_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART6_D_Z_PS1_TSB_CSM_ADDR
#define PART6_D_Z_PS1_TSB_CSM_ADDR 0x87000000
#endif	
#ifndef	PART6_D_Z_PS1_TSB_CSM_SIZE
#define PART6_D_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART6_D_Z_PS1_TSB_CSM_SPLIT
#define PART6_D_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART6_D_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART6_D_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART6_D_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART6_D_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART6_D_Z_PS1_TSB_CSM
#define PART6_D_Z_PS1_TSB_CSM (PART6_D_Z_PS1_TSB_CSM_SIZE | ( PART6_D_Z_PS1_TSB_CSM_SPLIT << 12) | (PART6_D_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_d_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART6_D_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART6_D_NZ_PS1_TSB_CSM_ADDR
#define PART6_D_NZ_PS1_TSB_CSM_ADDR 0x88000000
#endif	
#ifndef	PART6_D_NZ_PS1_TSB_CSM_SIZE
#define PART6_D_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART6_D_NZ_PS1_TSB_CSM_SPLIT
#define PART6_D_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART6_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART6_D_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART6_D_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART6_D_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART6_D_NZ_PS1_TSB_CSM
#define PART6_D_NZ_PS1_TSB_CSM (PART6_D_NZ_PS1_TSB_CSM_SIZE | ( PART6_D_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART6_D_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_d_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART6_D_NZ_PS1_TSB_CSM,16))dnl

dnl############################################
dnl#Part7
dnl#############################################
#ifndef	PART7_I_Z_PS0_TSB_CSM_ADDR
#define PART7_I_Z_PS0_TSB_CSM_ADDR 0x89000000
#endif	
#ifndef	PART7_I_Z_PS0_TSB_CSM_SIZE
#define PART7_I_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART7_I_Z_PS0_TSB_CSM_SPLIT
#define PART7_I_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART7_I_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART7_I_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART7_I_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART7_I_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART7_I_Z_PS0_TSB_CSM
#define PART7_I_Z_PS0_TSB_CSM (PART7_I_Z_PS0_TSB_CSM_SIZE | ( PART7_I_Z_PS0_TSB_CSM_SPLIT << 12) | (PART7_I_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_i_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART7_I_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART7_I_NZ_PS0_TSB_CSM_ADDR
#define PART7_I_NZ_PS0_TSB_CSM_ADDR 0x8a000000
#endif	
#ifndef	PART7_I_NZ_PS0_TSB_CSM_SIZE
#define PART7_I_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART7_I_NZ_PS0_TSB_CSM_SPLIT
#define PART7_I_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART7_I_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART7_I_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART7_I_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART7_I_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART7_I_NZ_PS0_TSB_CSM
#define PART7_I_NZ_PS0_TSB_CSM (PART7_I_NZ_PS0_TSB_CSM_SIZE | ( PART7_I_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART7_I_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_i_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART7_I_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART7_I_Z_PS1_TSB_CSM_ADDR
#define PART7_I_Z_PS1_TSB_CSM_ADDR 0x8b000000
#endif	
#ifndef	PART7_I_Z_PS1_TSB_CSM_SIZE
#define PART7_I_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART7_I_Z_PS1_TSB_CSM_SPLIT
#define PART7_I_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART7_I_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART7_I_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART7_I_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART7_I_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART7_I_Z_PS1_TSB_CSM
#define PART7_I_Z_PS1_TSB_CSM (PART7_I_Z_PS1_TSB_CSM_SIZE | ( PART7_I_Z_PS1_TSB_CSM_SPLIT << 12) | (PART7_I_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_i_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART7_I_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART7_I_NZ_PS1_TSB_CSM_ADDR
#define PART7_I_NZ_PS1_TSB_CSM_ADDR 0x8c000000
#endif	
#ifndef	PART7_I_NZ_PS1_TSB_CSM_SIZE
#define PART7_I_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART7_I_NZ_PS1_TSB_CSM_SPLIT
#define PART7_I_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART7_I_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART7_I_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART7_I_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART7_I_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART7_I_NZ_PS1_TSB_CSM
#define PART7_I_NZ_PS1_TSB_CSM (PART7_I_NZ_PS1_TSB_CSM_SIZE | ( PART7_I_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART7_I_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_i_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART7_I_NZ_PS1_TSB_CSM,16))dnl

#ifndef	PART7_D_Z_PS0_TSB_CSM_ADDR
#define PART7_D_Z_PS0_TSB_CSM_ADDR 0x8d000000
#endif	
#ifndef	PART7_D_Z_PS0_TSB_CSM_SIZE
#define PART7_D_Z_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART7_D_Z_PS0_TSB_CSM_SPLIT
#define PART7_D_Z_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART7_D_Z_PS0_TSB_CSM_SPLIT_WAY
#define PART7_D_Z_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART7_D_Z_PS0_TSB_CSM_PAGE_SIZE
#define PART7_D_Z_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART7_D_Z_PS0_TSB_CSM
#define PART7_D_Z_PS0_TSB_CSM (PART7_D_Z_PS0_TSB_CSM_SIZE | ( PART7_D_Z_PS0_TSB_CSM_SPLIT << 12) | (PART7_D_Z_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_d_z_ps0_tsb_csm, `0x'dnl'
mpeval(PART7_D_Z_PS0_TSB_CSM,16))dnl

#ifndef	PART7_D_NZ_PS0_TSB_CSM_ADDR
#define PART7_D_NZ_PS0_TSB_CSM_ADDR 0x8e000000
#endif	
#ifndef	PART7_D_NZ_PS0_TSB_CSM_SIZE
#define PART7_D_NZ_PS0_TSB_CSM_SIZE 1
#endif	
#ifndef	PART7_D_NZ_PS0_TSB_CSM_SPLIT
#define PART7_D_NZ_PS0_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART7_D_NZ_PS0_TSB_CSM_SPLIT_WAY
#define PART7_D_NZ_PS0_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART7_D_NZ_PS0_TSB_CSM_PAGE_SIZE
#define PART7_D_NZ_PS0_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART7_D_NZ_PS0_TSB_CSM
#define PART7_D_NZ_PS0_TSB_CSM (PART7_D_NZ_PS0_TSB_CSM_SIZE | ( PART7_D_NZ_PS0_TSB_CSM_SPLIT << 12) | (PART7_D_NZ_PS0_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_d_nz_ps0_tsb_csm, `0x'dnl'
mpeval(PART7_D_NZ_PS0_TSB_CSM,16))dnl

#ifndef	PART7_D_Z_PS1_TSB_CSM_ADDR
#define PART7_D_Z_PS1_TSB_CSM_ADDR 0x8f000000
#endif	
#ifndef	PART7_D_Z_PS1_TSB_CSM_SIZE
#define PART7_D_Z_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART7_D_Z_PS1_TSB_CSM_SPLIT
#define PART7_D_Z_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART7_D_Z_PS1_TSB_CSM_SPLIT_WAY
#define PART7_D_Z_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART7_D_Z_PS1_TSB_CSM_PAGE_SIZE
#define PART7_D_Z_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART7_D_Z_PS1_TSB_CSM
#define PART7_D_Z_PS1_TSB_CSM (PART7_D_Z_PS1_TSB_CSM_SIZE | ( PART7_D_Z_PS1_TSB_CSM_SPLIT << 12) | (PART7_D_Z_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_d_z_ps1_tsb_csm, `0x'dnl'
mpeval(PART7_D_Z_PS1_TSB_CSM,16))dnl

#ifndef	PART7_D_NZ_PS1_TSB_CSM_ADDR
#define PART7_D_NZ_PS1_TSB_CSM_ADDR 0x90000000
#endif	
#ifndef	PART7_D_NZ_PS1_TSB_CSM_SIZE
#define PART7_D_NZ_PS1_TSB_CSM_SIZE 1
#endif	
#ifndef	PART7_D_NZ_PS1_TSB_CSM_SPLIT
#define PART7_D_NZ_PS1_TSB_CSM_SPLIT 0
#endif	
#ifndef	PART7_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#define PART7_D_NZ_PS1_TSB_CSM_SPLIT_WAY way=0
#endif	
#ifndef	PART7_D_NZ_PS1_TSB_CSM_PAGE_SIZE
#define PART7_D_NZ_PS1_TSB_CSM_PAGE_SIZE 0
#endif	
#ifndef	PART7_D_NZ_PS1_TSB_CSM
#define PART7_D_NZ_PS1_TSB_CSM (PART7_D_NZ_PS1_TSB_CSM_SIZE | ( PART7_D_NZ_PS1_TSB_CSM_SPLIT << 12) | (PART7_D_NZ_PS1_TSB_CSM_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_d_nz_ps1_tsb_csm, `0x'dnl'
mpeval(PART7_D_NZ_PS1_TSB_CSM,16))dnl

#endif
dnl ###############################################
#
#ifndef	PART0_I_Z_PS0_ADDR
#define PART0_I_Z_PS0_ADDR 0x1000000
#endif	
#ifndef	PART0_I_Z_PS0_TSB_SIZE
#define PART0_I_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART0_I_Z_PS0_TSB_SPLIT
#define PART0_I_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART0_I_Z_PS0_TSB_SPLIT_WAY
#define PART0_I_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART0_I_Z_PS0_PAGE_SIZE
#define PART0_I_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART0_I_Z_PS0_TSB
#define PART0_I_Z_PS0_TSB (PART0_I_Z_PS0_TSB_SIZE | ( PART0_I_Z_PS0_TSB_SPLIT << 12) | (PART0_I_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_i_z_ps0_tsb, `0x'dnl'
mpeval(PART0_I_Z_PS0_TSB,16))dnl

#ifndef	PART0_I_NZ_PS0_ADDR
#define PART0_I_NZ_PS0_ADDR 0x2000000
#endif	
#ifndef	PART0_I_NZ_PS0_TSB_SIZE
#define PART0_I_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART0_I_NZ_PS0_TSB_SPLIT
#define PART0_I_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART0_I_NZ_PS0_TSB_SPLIT_WAY
#define PART0_I_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART0_I_NZ_PS0_PAGE_SIZE
#define PART0_I_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART0_I_NZ_PS0_TSB
#define PART0_I_NZ_PS0_TSB (PART0_I_NZ_PS0_TSB_SIZE | ( PART0_I_NZ_PS0_TSB_SPLIT << 12) | (PART0_I_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_i_nz_ps0_tsb, `0x'dnl'
mpeval(PART0_I_NZ_PS0_TSB,16))dnl

#ifndef	PART0_I_Z_PS1_ADDR
#define PART0_I_Z_PS1_ADDR 0x3000000
#endif	
#ifndef	PART0_I_Z_PS1_TSB_SIZE
#define PART0_I_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART0_I_Z_PS1_TSB_SPLIT
#define PART0_I_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART0_I_Z_PS1_TSB_SPLIT_WAY
#define PART0_I_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART0_I_Z_PS1_PAGE_SIZE
#define PART0_I_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART0_I_Z_PS1_TSB
#define PART0_I_Z_PS1_TSB (PART0_I_Z_PS1_TSB_SIZE | ( PART0_I_Z_PS1_TSB_SPLIT << 12) | (PART0_I_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_i_z_ps1_tsb, `0x'dnl'
mpeval(PART0_I_Z_PS1_TSB,16))dnl

#ifndef	PART0_I_NZ_PS1_ADDR
#define PART0_I_NZ_PS1_ADDR 0x4000000
#endif	
#ifndef	PART0_I_NZ_PS1_TSB_SIZE
#define PART0_I_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART0_I_NZ_PS1_TSB_SPLIT
#define PART0_I_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART0_I_NZ_PS1_TSB_SPLIT_WAY
#define PART0_I_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART0_I_NZ_PS1_PAGE_SIZE
#define PART0_I_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART0_I_NZ_PS1_TSB
#define PART0_I_NZ_PS1_TSB (PART0_I_NZ_PS1_TSB_SIZE | ( PART0_I_NZ_PS1_TSB_SPLIT << 12) | (PART0_I_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_i_nz_ps1_tsb, `0x'dnl'
mpeval(PART0_I_NZ_PS1_TSB,16))dnl

#ifndef	PART0_D_Z_PS0_ADDR
#define PART0_D_Z_PS0_ADDR 0x5000000
#endif	
#ifndef	PART0_D_Z_PS0_TSB_SIZE
#define PART0_D_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART0_D_Z_PS0_TSB_SPLIT
#define PART0_D_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART0_D_Z_PS0_TSB_SPLIT_WAY
#define PART0_D_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART0_D_Z_PS0_PAGE_SIZE
#define PART0_D_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART0_D_Z_PS0_TSB
#define PART0_D_Z_PS0_TSB (PART0_D_Z_PS0_TSB_SIZE | ( PART0_D_Z_PS0_TSB_SPLIT << 12) | (PART0_D_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_d_z_ps0_tsb, `0x'dnl'
mpeval(PART0_D_Z_PS0_TSB,16))dnl

#ifndef	PART0_D_NZ_PS0_ADDR
#define PART0_D_NZ_PS0_ADDR 0x6000000
#endif	
#ifndef	PART0_D_NZ_PS0_TSB_SIZE
#define PART0_D_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART0_D_NZ_PS0_TSB_SPLIT
#define PART0_D_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART0_D_NZ_PS0_TSB_SPLIT_WAY
#define PART0_D_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART0_D_NZ_PS0_PAGE_SIZE
#define PART0_D_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART0_D_NZ_PS0_TSB
#define PART0_D_NZ_PS0_TSB (PART0_D_NZ_PS0_TSB_SIZE | ( PART0_D_NZ_PS0_TSB_SPLIT << 12) | (PART0_D_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_d_nz_ps0_tsb, `0x'dnl'
mpeval(PART0_D_NZ_PS0_TSB,16))dnl

#ifndef	PART0_D_Z_PS1_ADDR
#define PART0_D_Z_PS1_ADDR 0x7000000
#endif	
#ifndef	PART0_D_Z_PS1_TSB_SIZE
#define PART0_D_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART0_D_Z_PS1_TSB_SPLIT
#define PART0_D_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART0_D_Z_PS1_TSB_SPLIT_WAY
#define PART0_D_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART0_D_Z_PS1_PAGE_SIZE
#define PART0_D_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART0_D_Z_PS1_TSB
#define PART0_D_Z_PS1_TSB (PART0_D_Z_PS1_TSB_SIZE | ( PART0_D_Z_PS1_TSB_SPLIT << 12) | (PART0_D_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_d_z_ps1_tsb, `0x'dnl'
mpeval(PART0_D_Z_PS1_TSB,16))dnl

#ifndef	PART0_D_NZ_PS1_ADDR
#define PART0_D_NZ_PS1_ADDR 0x8000000
#endif	
#ifndef	PART0_D_NZ_PS1_TSB_SIZE
#define PART0_D_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART0_D_NZ_PS1_TSB_SPLIT
#define PART0_D_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART0_D_NZ_PS1_TSB_SPLIT_WAY
#define PART0_D_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART0_D_NZ_PS1_PAGE_SIZE
#define PART0_D_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART0_D_NZ_PS1_TSB
#define PART0_D_NZ_PS1_TSB (PART0_D_NZ_PS1_TSB_SIZE | ( PART0_D_NZ_PS1_TSB_SPLIT << 12) | (PART0_D_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_0_d_nz_ps1_tsb, `0x'dnl'
mpeval(PART0_D_NZ_PS1_TSB,16))dnl

dnl  1 ////////////////////////
#ifndef	PART1_I_Z_PS0_ADDR
#define PART1_I_Z_PS0_ADDR 0x9000000
#endif	
#ifndef	PART1_I_Z_PS0_TSB_SIZE
#define PART1_I_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART1_I_Z_PS0_TSB_SPLIT
#define PART1_I_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART1_I_Z_PS0_TSB_SPLIT_WAY
#define PART1_I_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART1_I_Z_PS0_PAGE_SIZE
#define PART1_I_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART1_I_Z_PS0_TSB 
#define PART1_I_Z_PS0_TSB (PART1_I_Z_PS0_TSB_SIZE | ( PART1_I_Z_PS0_TSB_SPLIT << 12) | (PART1_I_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_i_z_ps0_tsb, `0x'dnl'
mpeval(PART1_I_Z_PS0_TSB,16))dnl

#ifndef	PART1_I_NZ_PS0_ADDR
#define PART1_I_NZ_PS0_ADDR 0xa000000
#endif	
#ifndef	PART1_I_NZ_PS0_TSB_SIZE
#define PART1_I_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART1_I_NZ_PS0_TSB_SPLIT
#define PART1_I_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART1_I_NZ_PS0_TSB_SPLIT_WAY
#define PART1_I_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART1_I_NZ_PS0_PAGE_SIZE
#define PART1_I_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART1_I_NZ_PS0_TSB
#define PART1_I_NZ_PS0_TSB (PART1_I_NZ_PS0_TSB_SIZE | ( PART1_I_NZ_PS0_TSB_SPLIT << 12) | (PART1_I_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_i_nz_ps0_tsb, `0x'dnl'
mpeval(PART1_I_NZ_PS0_TSB,16))dnl

#ifndef	PART1_I_Z_PS1_ADDR
#define PART1_I_Z_PS1_ADDR 0xb000000
#endif	
#ifndef	PART1_I_Z_PS1_TSB_SIZE
#define PART1_I_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART1_I_Z_PS1_TSB_SPLIT
#define PART1_I_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART1_I_Z_PS1_TSB_SPLIT_WAY
#define PART1_I_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART1_I_Z_PS1_PAGE_SIZE
#define PART1_I_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART1_I_Z_PS1_TSB 
#define PART1_I_Z_PS1_TSB (PART1_I_Z_PS1_TSB_SIZE | ( PART1_I_Z_PS1_TSB_SPLIT << 12) | (PART1_I_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_i_z_ps1_tsb, `0x'dnl'
mpeval(PART1_I_Z_PS1_TSB,16))dnl

#ifndef	PART1_I_NZ_PS1_ADDR
#define PART1_I_NZ_PS1_ADDR 0xc000000
#endif	
#ifndef	PART1_I_NZ_PS1_TSB_SIZE
#define PART1_I_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART1_I_NZ_PS1_TSB_SPLIT
#define PART1_I_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART1_I_NZ_PS1_TSB_SPLIT_WAY
#define PART1_I_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART1_I_NZ_PS1_PAGE_SIZE
#define PART1_I_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART1_I_NZ_PS1_TSB
#define PART1_I_NZ_PS1_TSB (PART1_I_NZ_PS1_TSB_SIZE | ( PART1_I_NZ_PS1_TSB_SPLIT << 12) | (PART1_I_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_i_nz_ps1_tsb, `0x'dnl'
mpeval(PART1_I_NZ_PS1_TSB,16))dnl

#ifndef	PART1_D_Z_PS0_ADDR
#define PART1_D_Z_PS0_ADDR 0xd000000
#endif	
#ifndef	PART1_D_Z_PS0_TSB_SIZE
#define PART1_D_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART1_D_Z_PS0_TSB_SPLIT
#define PART1_D_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART1_D_Z_PS0_TSB_SPLIT_WAY
#define PART1_D_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART1_D_Z_PS0_PAGE_SIZE
#define PART1_D_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART1_D_Z_PS0_TSB
#define PART1_D_Z_PS0_TSB (PART1_D_Z_PS0_TSB_SIZE | ( PART1_D_Z_PS0_TSB_SPLIT << 12) | (PART1_D_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_d_z_ps0_tsb, `0x'dnl'
mpeval(PART1_D_Z_PS0_TSB,16))dnl

#ifndef	PART1_D_NZ_PS0_ADDR
#define PART1_D_NZ_PS0_ADDR 0xe000000
#endif	
#ifndef	PART1_D_NZ_PS0_TSB_SIZE
#define PART1_D_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART1_D_NZ_PS0_TSB_SPLIT
#define PART1_D_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART1_D_NZ_PS0_TSB_SPLIT_WAY
#define PART1_D_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART1_D_NZ_PS0_PAGE_SIZE
#define PART1_D_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART1_D_NZ_PS0_TSB
#define PART1_D_NZ_PS0_TSB (PART1_D_NZ_PS0_TSB_SIZE | ( PART1_D_NZ_PS0_TSB_SPLIT << 12) | (PART1_D_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_d_nz_ps0_tsb, `0x'dnl'
mpeval(PART1_D_NZ_PS0_TSB,16))dnl

#ifndef	PART1_D_Z_PS1_ADDR
#define PART1_D_Z_PS1_ADDR 0xf000000
#endif	
#ifndef	PART1_D_Z_PS1_TSB_SIZE
#define PART1_D_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART1_D_Z_PS1_TSB_SPLIT
#define PART1_D_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART1_D_Z_PS1_TSB_SPLIT_WAY
#define PART1_D_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART1_D_Z_PS1_PAGE_SIZE
#define PART1_D_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART1_D_Z_PS1_TSB
#define PART1_D_Z_PS1_TSB (PART1_D_Z_PS1_TSB_SIZE | ( PART1_D_Z_PS1_TSB_SPLIT << 12) | (PART1_D_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_d_z_ps1_tsb, `0x'dnl'
mpeval(PART1_D_Z_PS1_TSB,16))dnl

#ifndef	PART1_D_NZ_PS1_ADDR
#define PART1_D_NZ_PS1_ADDR 0x10000000
#endif	
#ifndef	PART1_D_NZ_PS1_TSB_SIZE
#define PART1_D_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART1_D_NZ_PS1_TSB_SPLIT
#define PART1_D_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART1_D_NZ_PS1_TSB_SPLIT_WAY
#define PART1_D_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART1_D_NZ_PS1_PAGE_SIZE
#define PART1_D_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART1_D_NZ_PS1_TSB
#define PART1_D_NZ_PS1_TSB (PART1_D_NZ_PS1_TSB_SIZE | ( PART1_D_NZ_PS1_TSB_SPLIT << 12) | (PART1_D_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_1_d_nz_ps1_tsb, `0x'dnl'
mpeval(PART1_D_NZ_PS1_TSB,16))dnl


dnl  2 ////////////////////////
#ifndef	PART2_I_Z_PS0_ADDR
#define PART2_I_Z_PS0_ADDR 0x11000000
#endif	
#ifndef	PART2_I_Z_PS0_TSB_SIZE
#define PART2_I_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART2_I_Z_PS0_TSB_SPLIT
#define PART2_I_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART2_I_Z_PS0_TSB_SPLIT_WAY
#define PART2_I_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART2_I_Z_PS0_PAGE_SIZE
#define PART2_I_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART2_I_Z_PS0_TSB
#define PART2_I_Z_PS0_TSB (PART2_I_Z_PS0_TSB_SIZE | ( PART2_I_Z_PS0_TSB_SPLIT << 12) | (PART2_I_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_i_z_ps0_tsb, `0x'dnl'
mpeval(PART2_I_Z_PS0_TSB,16))dnl

#ifndef	PART2_I_NZ_PS0_ADDR
#define PART2_I_NZ_PS0_ADDR 0x12000000
#endif	
#ifndef	PART2_I_NZ_PS0_TSB_SIZE
#define PART2_I_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART2_I_NZ_PS0_TSB_SPLIT
#define PART2_I_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART2_I_NZ_PS0_TSB_SPLIT_WAY
#define PART2_I_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART2_I_NZ_PS0_PAGE_SIZE
#define PART2_I_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART2_I_NZ_PS0_TSB
#define PART2_I_NZ_PS0_TSB (PART2_I_NZ_PS0_TSB_SIZE | ( PART2_I_NZ_PS0_TSB_SPLIT << 12) | (PART2_I_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_i_nz_ps0_tsb, `0x'dnl'
mpeval(PART2_I_NZ_PS0_TSB,16))dnl

#ifndef	PART2_I_Z_PS1_ADDR
#define PART2_I_Z_PS1_ADDR 0x13000000
#endif	
#ifndef	PART2_I_Z_PS1_TSB_SIZE
#define PART2_I_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART2_I_Z_PS1_TSB_SPLIT
#define PART2_I_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART2_I_Z_PS1_TSB_SPLIT_WAY
#define PART2_I_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART2_I_Z_PS1_PAGE_SIZE
#define PART2_I_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART2_I_Z_PS1_TSB
#define PART2_I_Z_PS1_TSB (PART2_I_Z_PS1_TSB_SIZE | ( PART2_I_Z_PS1_TSB_SPLIT << 12) | (PART2_I_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_i_z_ps1_tsb, `0x'dnl'
mpeval(PART2_I_Z_PS1_TSB,16))dnl

#ifndef	PART2_I_NZ_PS1_ADDR
#define PART2_I_NZ_PS1_ADDR 0x14000000
#endif	
#ifndef	PART2_I_NZ_PS1_TSB_SIZE
#define PART2_I_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART2_I_NZ_PS1_TSB_SPLIT
#define PART2_I_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART2_I_NZ_PS1_TSB_SPLIT_WAY
#define PART2_I_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART2_I_NZ_PS1_PAGE_SIZE
#define PART2_I_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART2_I_NZ_PS1_TSB
#define PART2_I_NZ_PS1_TSB (PART2_I_NZ_PS1_TSB_SIZE | ( PART2_I_NZ_PS1_TSB_SPLIT << 12) | (PART2_I_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_i_nz_ps1_tsb, `0x'dnl'
mpeval(PART2_I_NZ_PS1_TSB,16))dnl

#ifndef	PART2_D_Z_PS0_ADDR
#define PART2_D_Z_PS0_ADDR 0x15000000
#endif	
#ifndef	PART2_D_Z_PS0_TSB_SIZE
#define PART2_D_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART2_D_Z_PS0_TSB_SPLIT
#define PART2_D_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART2_D_Z_PS0_TSB_SPLIT_WAY
#define PART2_D_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART2_D_Z_PS0_PAGE_SIZE
#define PART2_D_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART2_D_Z_PS0_TSB
#define PART2_D_Z_PS0_TSB (PART2_D_Z_PS0_TSB_SIZE | ( PART2_D_Z_PS0_TSB_SPLIT << 12) | (PART2_D_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_d_z_ps0_tsb, `0x'dnl'
mpeval(PART2_D_Z_PS0_TSB,16))dnl

#ifndef	PART2_D_NZ_PS0_ADDR
#define PART2_D_NZ_PS0_ADDR 0x16000000
#endif	
#ifndef	PART2_D_NZ_PS0_TSB_SIZE
#define PART2_D_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART2_D_NZ_PS0_TSB_SPLIT
#define PART2_D_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART2_D_NZ_PS0_TSB_SPLIT_WAY
#define PART2_D_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART2_D_NZ_PS0_PAGE_SIZE
#define PART2_D_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART2_D_NZ_PS0_TSB
#define PART2_D_NZ_PS0_TSB (PART2_D_NZ_PS0_TSB_SIZE | ( PART2_D_NZ_PS0_TSB_SPLIT << 12) | (PART2_D_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_d_nz_ps0_tsb, `0x'dnl'
mpeval(PART2_D_NZ_PS0_TSB,16))dnl

#ifndef	PART2_D_Z_PS1_ADDR
#define PART2_D_Z_PS1_ADDR 0x17000000
#endif	
#ifndef	PART2_D_Z_PS1_TSB_SIZE
#define PART2_D_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART2_D_Z_PS1_TSB_SPLIT
#define PART2_D_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART2_D_Z_PS1_TSB_SPLIT_WAY
#define PART2_D_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART2_D_Z_PS1_PAGE_SIZE
#define PART2_D_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART2_D_Z_PS1_TSB
#define PART2_D_Z_PS1_TSB (PART2_D_Z_PS1_TSB_SIZE | ( PART2_D_Z_PS1_TSB_SPLIT << 12) | (PART2_D_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_d_z_ps1_tsb, `0x'dnl'
mpeval(PART2_D_Z_PS1_TSB,16))dnl

#ifndef	PART2_D_NZ_PS1_ADDR
#define PART2_D_NZ_PS1_ADDR 0x18000000
#endif	
#ifndef	PART2_D_NZ_PS1_TSB_SIZE
#define PART2_D_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART2_D_NZ_PS1_TSB_SPLIT
#define PART2_D_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART2_D_NZ_PS1_TSB_SPLIT_WAY
#define PART2_D_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART2_D_NZ_PS1_PAGE_SIZE
#define PART2_D_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART2_D_NZ_PS1_TSB
#define PART2_D_NZ_PS1_TSB (PART2_D_NZ_PS1_TSB_SIZE | ( PART2_D_NZ_PS1_TSB_SPLIT << 12) | (PART2_D_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_2_d_nz_ps1_tsb, `0x'dnl'
mpeval(PART2_D_NZ_PS1_TSB,16))dnl


dnl 3 ////////////////////////
#ifndef	PART3_I_Z_PS0_ADDR
#define PART3_I_Z_PS0_ADDR 0x19000000
#endif	
#ifndef	PART3_I_Z_PS0_TSB_SIZE
#define PART3_I_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART3_I_Z_PS0_TSB_SPLIT
#define PART3_I_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART3_I_Z_PS0_TSB_SPLIT_WAY
#define PART3_I_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART3_I_Z_PS0_PAGE_SIZE
#define PART3_I_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART3_I_Z_PS0_TSB
#define PART3_I_Z_PS0_TSB (PART3_I_Z_PS0_TSB_SIZE | ( PART3_I_Z_PS0_TSB_SPLIT << 12) | (PART3_I_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_i_z_ps0_tsb, `0x'dnl'
mpeval(PART3_I_Z_PS0_TSB,16))dnl

#ifndef	PART3_I_NZ_PS0_ADDR
#define PART3_I_NZ_PS0_ADDR 0x1a000000
#endif	
#ifndef	PART3_I_NZ_PS0_TSB_SIZE
#define PART3_I_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART3_I_NZ_PS0_TSB_SPLIT
#define PART3_I_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART3_I_NZ_PS0_TSB_SPLIT_WAY
#define PART3_I_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART3_I_NZ_PS0_PAGE_SIZE
#define PART3_I_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART3_I_NZ_PS0_TSB
#define PART3_I_NZ_PS0_TSB (PART3_I_NZ_PS0_TSB_SIZE | ( PART3_I_NZ_PS0_TSB_SPLIT << 12) | (PART3_I_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_i_nz_ps0_tsb, `0x'dnl'
mpeval(PART3_I_NZ_PS0_TSB,16))dnl

#ifndef	PART3_I_Z_PS1_ADDR
#define PART3_I_Z_PS1_ADDR 0x1b000000
#endif	
#ifndef	PART3_I_Z_PS1_TSB_SIZE
#define PART3_I_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART3_I_Z_PS1_TSB_SPLIT
#define PART3_I_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART3_I_Z_PS1_TSB_SPLIT_WAY
#define PART3_I_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART3_I_Z_PS1_PAGE_SIZE
#define PART3_I_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART3_I_Z_PS1_TSB
#define PART3_I_Z_PS1_TSB (PART3_I_Z_PS1_TSB_SIZE | ( PART3_I_Z_PS1_TSB_SPLIT << 12) | (PART3_I_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_i_z_ps1_tsb, `0x'dnl'
mpeval(PART3_I_Z_PS1_TSB,16))dnl

#ifndef	PART3_I_NZ_PS1_ADDR
#define PART3_I_NZ_PS1_ADDR 0x1c000000
#endif	
#ifndef	PART3_I_NZ_PS1_TSB_SIZE
#define PART3_I_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART3_I_NZ_PS1_TSB_SPLIT
#define PART3_I_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART3_I_NZ_PS1_TSB_SPLIT_WAY
#define PART3_I_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART3_I_NZ_PS1_PAGE_SIZE
#define PART3_I_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART3_I_NZ_PS1_TSB
#define PART3_I_NZ_PS1_TSB (PART3_I_NZ_PS1_TSB_SIZE | ( PART3_I_NZ_PS1_TSB_SPLIT << 12) | (PART3_I_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_i_nz_ps1_tsb, `0x'dnl'
mpeval(PART3_I_NZ_PS1_TSB,16))dnl

#ifndef	PART3_D_Z_PS0_ADDR
#define PART3_D_Z_PS0_ADDR 0x1d000000
#endif	
#ifndef	PART3_D_Z_PS0_TSB_SIZE
#define PART3_D_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART3_D_Z_PS0_TSB_SPLIT
#define PART3_D_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART3_D_Z_PS0_TSB_SPLIT_WAY
#define PART3_D_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART3_D_Z_PS0_PAGE_SIZE
#define PART3_D_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART3_D_Z_PS0_TSB
#define PART3_D_Z_PS0_TSB (PART3_D_Z_PS0_TSB_SIZE | ( PART3_D_Z_PS0_TSB_SPLIT << 12) | (PART3_D_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_d_z_ps0_tsb, `0x'dnl'
mpeval(PART3_D_Z_PS0_TSB,16))dnl

#ifndef	PART3_D_NZ_PS0_ADDR
#define PART3_D_NZ_PS0_ADDR 0x1e000000
#endif	
#ifndef	PART3_D_NZ_PS0_TSB_SIZE
#define PART3_D_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART3_D_NZ_PS0_TSB_SPLIT
#define PART3_D_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART3_D_NZ_PS0_TSB_SPLIT_WAY
#define PART3_D_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART3_D_NZ_PS0_PAGE_SIZE
#define PART3_D_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART3_D_NZ_PS0_TSB
#define PART3_D_NZ_PS0_TSB (PART3_D_NZ_PS0_TSB_SIZE | ( PART3_D_NZ_PS0_TSB_SPLIT << 12) | (PART3_D_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_d_nz_ps0_tsb, `0x'dnl'
mpeval(PART3_D_NZ_PS0_TSB,16))dnl

#ifndef	PART3_D_Z_PS1_ADDR
#define PART3_D_Z_PS1_ADDR 0x1f000000
#endif	
#ifndef	PART3_D_Z_PS1_TSB_SIZE
#define PART3_D_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART3_D_Z_PS1_TSB_SPLIT
#define PART3_D_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART3_D_Z_PS1_TSB_SPLIT_WAY
#define PART3_D_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART3_D_Z_PS1_PAGE_SIZE
#define PART3_D_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART3_D_Z_PS1_TSB
#define PART3_D_Z_PS1_TSB (PART3_D_Z_PS1_TSB_SIZE | ( PART3_D_Z_PS1_TSB_SPLIT << 12) | (PART3_D_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_d_z_ps1_tsb, `0x'dnl'
mpeval(PART3_D_Z_PS1_TSB,16))dnl

#ifndef	PART3_D_NZ_PS1_ADDR
#define PART3_D_NZ_PS1_ADDR 0x20000000
#endif	
#ifndef	PART3_D_NZ_PS1_TSB_SIZE
#define PART3_D_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART3_D_NZ_PS1_TSB_SPLIT
#define PART3_D_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART3_D_NZ_PS1_TSB_SPLIT_WAY
#define PART3_D_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART3_D_NZ_PS1_PAGE_SIZE
#define PART3_D_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART3_D_NZ_PS1_TSB
#define PART3_D_NZ_PS1_TSB (PART3_D_NZ_PS1_TSB_SIZE | ( PART3_D_NZ_PS1_TSB_SPLIT << 12) | (PART3_D_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_3_d_nz_ps1_tsb, `0x'dnl'
mpeval(PART3_D_NZ_PS1_TSB,16))dnl


dnl 4 ////////////////////////
#ifndef	PART4_I_Z_PS0_ADDR
#define PART4_I_Z_PS0_ADDR 0x21000000
#endif	
#ifndef	PART4_I_Z_PS0_TSB_SIZE
#define PART4_I_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART4_I_Z_PS0_TSB_SPLIT
#define PART4_I_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART4_I_Z_PS0_TSB_SPLIT_WAY
#define PART4_I_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART4_I_Z_PS0_PAGE_SIZE
#define PART4_I_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART4_I_Z_PS0_TSB
#define PART4_I_Z_PS0_TSB (PART4_I_Z_PS0_TSB_SIZE | ( PART4_I_Z_PS0_TSB_SPLIT << 12) | (PART4_I_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_i_z_ps0_tsb, `0x'dnl'
mpeval(PART4_I_Z_PS0_TSB,16))dnl

#ifndef	PART4_I_NZ_PS0_ADDR
#define PART4_I_NZ_PS0_ADDR 0x22000000
#endif	
#ifndef	PART4_I_NZ_PS0_TSB_SIZE
#define PART4_I_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART4_I_NZ_PS0_TSB_SPLIT
#define PART4_I_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART4_I_NZ_PS0_TSB_SPLIT_WAY
#define PART4_I_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART4_I_NZ_PS0_PAGE_SIZE
#define PART4_I_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART4_I_NZ_PS0_TSB
#define PART4_I_NZ_PS0_TSB (PART4_I_NZ_PS0_TSB_SIZE | ( PART4_I_NZ_PS0_TSB_SPLIT << 12) | (PART4_I_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_i_nz_ps0_tsb, `0x'dnl'
mpeval(PART4_I_NZ_PS0_TSB,16))dnl

#ifndef	PART4_I_Z_PS1_ADDR
#define PART4_I_Z_PS1_ADDR 0x23000000
#endif	
#ifndef	PART4_I_Z_PS1_TSB_SIZE
#define PART4_I_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART4_I_Z_PS1_TSB_SPLIT
#define PART4_I_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART4_I_Z_PS1_TSB_SPLIT_WAY
#define PART4_I_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART4_I_Z_PS1_PAGE_SIZE
#define PART4_I_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART4_I_Z_PS1_TSB
#define PART4_I_Z_PS1_TSB (PART4_I_Z_PS1_TSB_SIZE | ( PART4_I_Z_PS1_TSB_SPLIT << 12) | (PART4_I_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_i_z_ps1_tsb, `0x'dnl'
mpeval(PART4_I_Z_PS1_TSB,16))dnl

#ifndef	PART4_I_NZ_PS1_ADDR
#define PART4_I_NZ_PS1_ADDR 0x24000000
#endif	
#ifndef	PART4_I_NZ_PS1_TSB_SIZE
#define PART4_I_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART4_I_NZ_PS1_TSB_SPLIT
#define PART4_I_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART4_I_NZ_PS1_TSB_SPLIT_WAY
#define PART4_I_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART4_I_NZ_PS1_PAGE_SIZE
#define PART4_I_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART4_I_NZ_PS1_TSB
#define PART4_I_NZ_PS1_TSB (PART4_I_NZ_PS1_TSB_SIZE | ( PART4_I_NZ_PS1_TSB_SPLIT << 12) | (PART4_I_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_i_nz_ps1_tsb, `0x'dnl'
mpeval(PART4_I_NZ_PS1_TSB,16))dnl

#ifndef	PART4_D_Z_PS0_ADDR
#define PART4_D_Z_PS0_ADDR 0x25000000
#endif	
#ifndef	PART4_D_Z_PS0_TSB_SIZE
#define PART4_D_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART4_D_Z_PS0_TSB_SPLIT
#define PART4_D_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART4_D_Z_PS0_TSB_SPLIT_WAY
#define PART4_D_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART4_D_Z_PS0_PAGE_SIZE
#define PART4_D_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART4_D_Z_PS0_TSB
#define PART4_D_Z_PS0_TSB (PART4_D_Z_PS0_TSB_SIZE | ( PART4_D_Z_PS0_TSB_SPLIT << 12) | (PART4_D_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_d_z_ps0_tsb, `0x'dnl'
mpeval(PART4_D_Z_PS0_TSB,16))dnl

#ifndef	PART4_D_NZ_PS0_ADDR
#define PART4_D_NZ_PS0_ADDR 0x26000000
#endif	
#ifndef	PART4_D_NZ_PS0_TSB_SIZE
#define PART4_D_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART4_D_NZ_PS0_TSB_SPLIT
#define PART4_D_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART4_D_NZ_PS0_TSB_SPLIT_WAY
#define PART4_D_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART4_D_NZ_PS0_PAGE_SIZE
#define PART4_D_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART4_D_NZ_PS0_TSB
#define PART4_D_NZ_PS0_TSB (PART4_D_NZ_PS0_TSB_SIZE | ( PART4_D_NZ_PS0_TSB_SPLIT << 12) | (PART4_D_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_d_nz_ps0_tsb, `0x'dnl'
mpeval(PART4_D_NZ_PS0_TSB,16))dnl

#ifndef	PART4_D_Z_PS1_ADDR
#define PART4_D_Z_PS1_ADDR 0x27000000
#endif	
#ifndef	PART4_D_Z_PS1_TSB_SIZE
#define PART4_D_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART4_D_Z_PS1_TSB_SPLIT
#define PART4_D_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART4_D_Z_PS1_TSB_SPLIT_WAY
#define PART4_D_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART4_D_Z_PS1_PAGE_SIZE
#define PART4_D_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART4_D_Z_PS1_TSB
#define PART4_D_Z_PS1_TSB (PART4_D_Z_PS1_TSB_SIZE | ( PART4_D_Z_PS1_TSB_SPLIT << 12) | (PART4_D_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_d_z_ps1_tsb, `0x'dnl'
mpeval(PART4_D_Z_PS1_TSB,16))dnl

#ifndef	PART4_D_NZ_PS1_ADDR
#define PART4_D_NZ_PS1_ADDR 0x28000000
#endif	
#ifndef	PART4_D_NZ_PS1_TSB_SIZE
#define PART4_D_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART4_D_NZ_PS1_TSB_SPLIT
#define PART4_D_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART4_D_NZ_PS1_TSB_SPLIT_WAY
#define PART4_D_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART4_D_NZ_PS1_PAGE_SIZE
#define PART4_D_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART4_D_NZ_PS1_TSB
#define PART4_D_NZ_PS1_TSB (PART4_D_NZ_PS1_TSB_SIZE | ( PART4_D_NZ_PS1_TSB_SPLIT << 12) | (PART4_D_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_4_d_nz_ps1_tsb, `0x'dnl'
mpeval(PART4_D_NZ_PS1_TSB,16))dnl


dnl 5 ////////////////////////
#ifndef	PART5_I_Z_PS0_ADDR
#define PART5_I_Z_PS0_ADDR 0x29000000
#endif	
#ifndef	PART5_I_Z_PS0_TSB_SIZE
#define PART5_I_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART5_I_Z_PS0_TSB_SPLIT
#define PART5_I_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART5_I_Z_PS0_TSB_SPLIT_WAY
#define PART5_I_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART5_I_Z_PS0_PAGE_SIZE
#define PART5_I_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART5_I_Z_PS0_TSB
#define PART5_I_Z_PS0_TSB (PART5_I_Z_PS0_TSB_SIZE | ( PART5_I_Z_PS0_TSB_SPLIT << 12) | (PART5_I_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_i_z_ps0_tsb, `0x'dnl'
mpeval(PART5_I_Z_PS0_TSB,16))dnl

#ifndef	PART5_I_NZ_PS0_ADDR
#define PART5_I_NZ_PS0_ADDR 0x2a000000
#endif	
#ifndef	PART5_I_NZ_PS0_TSB_SIZE
#define PART5_I_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART5_I_NZ_PS0_TSB_SPLIT
#define PART5_I_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART5_I_NZ_PS0_TSB_SPLIT_WAY
#define PART5_I_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART5_I_NZ_PS0_PAGE_SIZE
#define PART5_I_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART5_I_NZ_PS0_TSB
#define PART5_I_NZ_PS0_TSB (PART5_I_NZ_PS0_TSB_SIZE | ( PART5_I_NZ_PS0_TSB_SPLIT << 12) | (PART5_I_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_i_nz_ps0_tsb, `0x'dnl'
mpeval(PART5_I_NZ_PS0_TSB,16))dnl

#ifndef	PART5_I_Z_PS1_ADDR
#define PART5_I_Z_PS1_ADDR 0x2b000000
#endif	
#ifndef	PART5_I_Z_PS1_TSB_SIZE
#define PART5_I_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART5_I_Z_PS0_TSB_SPLIT
#define PART5_I_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART5_I_Z_PS0_TSB_SPLIT_WAY
#define PART5_I_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART5_I_Z_PS1_PAGE_SIZE
#define PART5_I_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART5_I_Z_PS1_TSB
#define PART5_I_Z_PS1_TSB (PART5_I_Z_PS1_TSB_SIZE | ( PART5_I_Z_PS0_TSB_SPLIT << 12) | (PART5_I_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_i_z_ps1_tsb, `0x'dnl'
mpeval(PART5_I_Z_PS1_TSB,16))dnl

#ifndef	PART5_I_NZ_PS1_ADDR
#define PART5_I_NZ_PS1_ADDR 0x2c000000
#endif	
#ifndef	PART5_I_NZ_PS1_TSB_SIZE
#define PART5_I_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART5_I_NZ_PS1_TSB_SPLIT
#define PART5_I_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART5_I_NZ_PS1_TSB_SPLIT_WAY
#define PART5_I_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART5_I_NZ_PS1_PAGE_SIZE
#define PART5_I_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART5_I_NZ_PS1_TSB
#define PART5_I_NZ_PS1_TSB (PART5_I_NZ_PS1_TSB_SIZE | ( PART5_I_NZ_PS1_TSB_SPLIT << 12) | (PART5_I_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_i_nz_ps1_tsb, `0x'dnl'
mpeval(PART5_I_NZ_PS1_TSB,16))dnl

#ifndef	PART5_D_Z_PS0_ADDR
#define PART5_D_Z_PS0_ADDR 0x2d000000
#endif	
#ifndef	PART5_D_Z_PS0_TSB_SIZE
#define PART5_D_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART5_D_Z_PS0_TSB_SPLIT
#define PART5_D_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART5_D_Z_PS0_TSB_SPLIT_WAY
#define PART5_D_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART5_D_Z_PS0_PAGE_SIZE
#define PART5_D_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART5_D_Z_PS0_TSB
#define PART5_D_Z_PS0_TSB (PART5_D_Z_PS0_TSB_SIZE | ( PART5_D_Z_PS0_TSB_SPLIT << 12) | (PART5_D_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_d_z_ps0_tsb, `0x'dnl'
mpeval(PART5_D_Z_PS0_TSB,16))dnl

#ifndef	PART5_D_NZ_PS0_ADDR
#define PART5_D_NZ_PS0_ADDR 0x2e000000
#endif	
#ifndef	PART5_D_NZ_PS0_TSB_SIZE
#define PART5_D_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART5_D_NZ_PS0_TSB_SPLIT
#define PART5_D_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART5_D_NZ_PS0_TSB_SPLIT_WAY
#define PART5_D_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART5_D_NZ_PS0_PAGE_SIZE
#define PART5_D_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART5_D_NZ_PS0_TSB
#define PART5_D_NZ_PS0_TSB (PART5_D_NZ_PS0_TSB_SIZE | ( PART5_D_NZ_PS0_TSB_SPLIT << 12) | (PART5_D_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_d_nz_ps0_tsb, `0x'dnl'
mpeval(PART5_D_NZ_PS0_TSB,16))dnl

#ifndef	PART5_D_Z_PS1_ADDR
#define PART5_D_Z_PS1_ADDR 0x2f000000
#endif	
#ifndef	PART5_D_Z_PS1_TSB_SIZE
#define PART5_D_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART5_D_Z_PS1_TSB_SPLIT
#define PART5_D_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART5_D_Z_PS1_TSB_SPLIT_WAY
#define PART5_D_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART5_D_Z_PS1_PAGE_SIZE
#define PART5_D_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART5_D_Z_PS1_TSB
#define PART5_D_Z_PS1_TSB (PART5_D_Z_PS1_TSB_SIZE | ( PART5_D_Z_PS1_TSB_SPLIT << 12) | (PART5_D_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_d_z_ps1_tsb, `0x'dnl'
mpeval(PART5_D_Z_PS1_TSB,16))dnl

#ifndef	PART5_D_NZ_PS1_ADDR
#define PART5_D_NZ_PS1_ADDR 0x30000000
#endif	
#ifndef	PART5_D_NZ_PS1_TSB_SIZE
#define PART5_D_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART5_D_NZ_PS1_TSB_SPLIT
#define PART5_D_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART5_D_NZ_PS1_TSB_SPLIT_WAY
#define PART5_D_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART5_D_NZ_PS1_PAGE_SIZE
#define PART5_D_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART5_D_NZ_PS1_TSB
#define PART5_D_NZ_PS1_TSB (PART5_D_NZ_PS1_TSB_SIZE | ( PART5_D_NZ_PS1_TSB_SPLIT << 12) | (PART5_D_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_5_d_nz_ps1_tsb, `0x'dnl'
mpeval(PART5_D_NZ_PS1_TSB,16))dnl


dnl 6 ////////////////////////
#ifndef	PART6_I_Z_PS0_ADDR
#define PART6_I_Z_PS0_ADDR 0x31000000
#endif	
#ifndef	PART6_I_Z_PS0_TSB_SIZE
#define PART6_I_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART6_I_Z_PS0_TSB_SPLIT
#define PART6_I_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART6_I_Z_PS0_TSB_SPLIT_WAY
#define PART6_I_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART6_I_Z_PS0_PAGE_SIZE
#define PART6_I_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART6_I_Z_PS0_TSB
#define PART6_I_Z_PS0_TSB (PART6_I_Z_PS0_TSB_SIZE | ( PART6_I_Z_PS0_TSB_SPLIT << 12) | (PART6_I_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_i_z_ps0_tsb, `0x'dnl'
mpeval(PART6_I_Z_PS0_TSB,16))dnl

#ifndef	PART6_I_NZ_PS0_ADDR
#define PART6_I_NZ_PS0_ADDR 0x32000000
#endif	
#ifndef	PART6_I_NZ_PS0_TSB_SIZE
#define PART6_I_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART6_I_NZ_PS0_TSB_SPLIT
#define PART6_I_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART6_I_NZ_PS0_TSB_SPLIT_WAY
#define PART6_I_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART6_I_NZ_PS0_PAGE_SIZE
#define PART6_I_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART6_I_NZ_PS0_TSB
#define PART6_I_NZ_PS0_TSB (PART6_I_NZ_PS0_TSB_SIZE | ( PART6_I_NZ_PS0_TSB_SPLIT << 12) | (PART6_I_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_i_nz_ps0_tsb, `0x'dnl'
mpeval(PART6_I_NZ_PS0_TSB,16))dnl

#ifndef	PART6_I_Z_PS1_ADDR
#define PART6_I_Z_PS1_ADDR 0x33000000
#endif	
#ifndef	PART6_I_Z_PS1_TSB_SIZE
#define PART6_I_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART6_I_Z_PS1_TSB_SPLIT
#define PART6_I_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART6_I_Z_PS1_TSB_SPLIT_WAY
#define PART6_I_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART6_I_Z_PS1_PAGE_SIZE
#define PART6_I_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART6_I_Z_PS1_TSB
#define PART6_I_Z_PS1_TSB (PART6_I_Z_PS1_TSB_SIZE | ( PART6_I_Z_PS1_TSB_SPLIT << 12) | (PART6_I_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_i_z_ps1_tsb, `0x'dnl'
mpeval(PART6_I_Z_PS1_TSB,16))dnl

#ifndef	PART6_I_NZ_PS1_ADDR
#define PART6_I_NZ_PS1_ADDR 0x34000000
#endif	
#ifndef	PART6_I_NZ_PS1_TSB_SIZE
#define PART6_I_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART6_I_NZ_PS1_TSB_SPLIT
#define PART6_I_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART6_I_NZ_PS1_TSB_SPLIT_WAY
#define PART6_I_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART6_I_NZ_PS1_PAGE_SIZE
#define PART6_I_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART6_I_NZ_PS1_TSB
#define PART6_I_NZ_PS1_TSB (PART6_I_NZ_PS1_TSB_SIZE | ( PART6_I_NZ_PS1_TSB_SPLIT << 12) | (PART6_I_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_i_nz_ps1_tsb, `0x'dnl'
mpeval(PART6_I_NZ_PS1_TSB,16))dnl

#ifndef	PART6_D_Z_PS0_ADDR
#define PART6_D_Z_PS0_ADDR 0x35000000
#endif	
#ifndef	PART6_D_Z_PS0_TSB_SIZE
#define PART6_D_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART6_D_Z_PS0_TSB_SPLIT
#define PART6_D_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART6_D_Z_PS0_TSB_SPLIT_WAY
#define PART6_D_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART6_D_Z_PS0_PAGE_SIZE
#define PART6_D_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART6_D_Z_PS0_TSB
#define PART6_D_Z_PS0_TSB (PART6_D_Z_PS0_TSB_SIZE | ( PART6_D_Z_PS0_TSB_SPLIT << 12) | (PART6_D_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_d_z_ps0_tsb, `0x'dnl'
mpeval(PART6_D_Z_PS0_TSB,16))dnl

#ifndef	PART6_D_NZ_PS0_ADDR
#define PART6_D_NZ_PS0_ADDR 0x36000000
#endif	
#ifndef	PART6_D_NZ_PS0_TSB_SIZE
#define PART6_D_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART6_D_NZ_PS0_TSB_SPLIT
#define PART6_D_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART6_D_NZ_PS0_TSB_SPLIT_WAY
#define PART6_D_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART6_D_NZ_PS0_PAGE_SIZE
#define PART6_D_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART6_D_NZ_PS0_TSB
#define PART6_D_NZ_PS0_TSB (PART6_D_NZ_PS0_TSB_SIZE | ( PART6_D_NZ_PS0_TSB_SPLIT << 12) | (PART6_D_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_d_nz_ps0_tsb, `0x'dnl'
mpeval(PART6_D_NZ_PS0_TSB,16))dnl

#ifndef	PART6_D_Z_PS1_ADDR
#define PART6_D_Z_PS1_ADDR 0x37000000
#endif	
#ifndef	PART6_D_Z_PS1_TSB_SIZE
#define PART6_D_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART6_D_Z_PS1_TSB_SPLIT
#define PART6_D_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART6_D_Z_PS1_TSB_SPLIT_WAY
#define PART6_D_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART6_D_Z_PS1_PAGE_SIZE
#define PART6_D_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART6_D_Z_PS1_TSB
#define PART6_D_Z_PS1_TSB (PART6_D_Z_PS1_TSB_SIZE | ( PART6_D_Z_PS1_TSB_SPLIT << 12) | (PART6_D_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_d_z_ps1_tsb, `0x'dnl'
mpeval(PART6_D_Z_PS1_TSB,16))dnl

#ifndef	PART6_D_NZ_PS1_ADDR
#define PART6_D_NZ_PS1_ADDR 0x38000000
#endif	
#ifndef	PART6_D_NZ_PS1_TSB_SIZE
#define PART6_D_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART6_D_NZ_PS1_TSB_SPLIT
#define PART6_D_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART6_D_NZ_PS1_TSB_SPLIT_WAY
#define PART6_D_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART6_D_NZ_PS1_PAGE_SIZE
#define PART6_D_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART6_D_NZ_PS1_TSB
#define PART6_D_NZ_PS1_TSB (PART6_D_NZ_PS1_TSB_SIZE | ( PART6_D_NZ_PS1_TSB_SPLIT << 12) | (PART6_D_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_6_d_nz_ps1_tsb, `0x'dnl'
mpeval(PART6_D_NZ_PS1_TSB,16))dnl


dnl 7 ////////////////////////
#ifndef	PART7_I_Z_PS0_ADDR
#define PART7_I_Z_PS0_ADDR 0x39000000
#endif	
#ifndef	PART7_I_Z_PS0_TSB_SIZE
#define PART7_I_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART7_I_Z_PS0_TSB_SPLIT
#define PART7_I_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART7_I_Z_PS0_TSB_SPLIT_WAY
#define PART7_I_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART7_I_Z_PS0_PAGE_SIZE
#define PART7_I_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART7_I_Z_PS0_TSB
#define PART7_I_Z_PS0_TSB (PART7_I_Z_PS0_TSB_SIZE | ( PART7_I_Z_PS0_TSB_SPLIT << 12) | (PART7_I_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_i_z_ps0_tsb, `0x'dnl'
mpeval(PART7_I_Z_PS0_TSB,16))dnl

#ifndef	PART7_I_NZ_PS0_ADDR
#define PART7_I_NZ_PS0_ADDR 0x3a000000
#endif	
#ifndef	PART7_I_NZ_PS0_TSB_SIZE
#define PART7_I_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART7_I_NZ_PS0_TSB_SPLIT
#define PART7_I_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART7_I_NZ_PS0_TSB_SPLIT_WAY
#define PART7_I_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART7_I_NZ_PS0_PAGE_SIZE
#define PART7_I_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART7_I_NZ_PS0_TSB
#define PART7_I_NZ_PS0_TSB (PART7_I_NZ_PS0_TSB_SIZE | ( PART7_I_NZ_PS0_TSB_SPLIT << 12) | (PART7_I_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_i_nz_ps0_tsb, `0x'dnl'
mpeval(PART7_I_NZ_PS0_TSB,16))dnl

#ifndef	PART7_I_Z_PS1_ADDR
#define PART7_I_Z_PS1_ADDR 0x3b000000
#endif	
#ifndef	PART7_I_Z_PS1_TSB_SIZE
#define PART7_I_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART7_I_Z_PS1_TSB_SPLIT
#define PART7_I_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART7_I_Z_PS1_TSB_SPLIT_WAY
#define PART7_I_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART7_I_Z_PS1_PAGE_SIZE
#define PART7_I_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART7_I_Z_PS1_TSB
#define PART7_I_Z_PS1_TSB (PART7_I_Z_PS1_TSB_SIZE | ( PART7_I_Z_PS1_TSB_SPLIT << 12) | (PART7_I_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_i_z_ps1_tsb, `0x'dnl'
mpeval(PART7_I_Z_PS1_TSB,16))dnl

#ifndef	PART7_I_NZ_PS1_ADDR
#define PART7_I_NZ_PS1_ADDR 0x3c000000
#endif	
#ifndef	PART7_I_NZ_PS1_TSB_SIZE
#define PART7_I_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART7_I_NZ_PS1_TSB_SPLIT
#define PART7_I_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART7_I_NZ_PS1_TSB_SPLIT_WAY
#define PART7_I_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART7_I_NZ_PS1_PAGE_SIZE
#define PART7_I_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART7_I_NZ_PS1_TSB
#define PART7_I_NZ_PS1_TSB (PART7_I_NZ_PS1_TSB_SIZE | ( PART7_I_NZ_PS1_TSB_SPLIT << 12) | (PART7_I_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_i_nz_ps1_tsb, `0x'dnl'
mpeval(PART7_I_NZ_PS1_TSB,16))dnl

#ifndef	PART7_D_Z_PS0_ADDR
#define PART7_D_Z_PS0_ADDR 0x3d000000
#endif	
#ifndef	PART7_D_Z_PS0_TSB_SIZE
#define PART7_D_Z_PS0_TSB_SIZE 1
#endif	
#ifndef	PART7_D_Z_PS0_TSB_SPLIT
#define PART7_D_Z_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART7_D_Z_PS0_TSB_SPLIT_WAY
#define PART7_D_Z_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART7_D_Z_PS0_PAGE_SIZE
#define PART7_D_Z_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART7_D_Z_PS0_TSB
#define PART7_D_Z_PS0_TSB (PART7_D_Z_PS0_TSB_SIZE | ( PART7_D_Z_PS0_TSB_SPLIT << 12) | (PART7_D_Z_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_d_z_ps0_tsb, `0x'dnl'
mpeval(PART7_D_Z_PS0_TSB,16))dnl

#ifndef	PART7_D_NZ_PS0_ADDR
#define PART7_D_NZ_PS0_ADDR 0x3e000000
#endif	
#ifndef	PART7_D_NZ_PS0_TSB_SIZE
#define PART7_D_NZ_PS0_TSB_SIZE 1
#endif	
#ifndef	PART7_D_NZ_PS0_TSB_SPLIT
#define PART7_D_NZ_PS0_TSB_SPLIT 0
#endif	
#ifndef	PART7_D_NZ_PS0_TSB_SPLIT_WAY
#define PART7_D_NZ_PS0_TSB_SPLIT_WAY way=0
#endif	
#ifndef	PART7_D_NZ_PS0_PAGE_SIZE
#define PART7_D_NZ_PS0_PAGE_SIZE 0
#endif	
#ifndef	PART7_D_NZ_PS0_TSB
#define PART7_D_NZ_PS0_TSB (PART7_D_NZ_PS0_TSB_SIZE | ( PART7_D_NZ_PS0_TSB_SPLIT << 12) | (PART7_D_NZ_PS0_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_d_nz_ps0_tsb, `0x'dnl'
mpeval(PART7_D_NZ_PS0_TSB,16))dnl

#ifndef	PART7_D_Z_PS1_ADDR
#define PART7_D_Z_PS1_ADDR 0x3f000000
#endif	
#ifndef	PART7_D_Z_PS1_TSB_SIZE
#define PART7_D_Z_PS1_TSB_SIZE 1
#endif	
#ifndef	PART7_D_Z_PS1_TSB_SPLIT
#define PART7_D_Z_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART7_D_Z_PS1_TSB_SPLIT_WAY
#define PART7_D_Z_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART7_D_Z_PS1_PAGE_SIZE
#define PART7_D_Z_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART7_D_Z_PS1_TSB
#define PART7_D_Z_PS1_TSB (PART7_D_Z_PS1_TSB_SIZE | ( PART7_D_Z_PS1_TSB_SPLIT << 12) | (PART7_D_Z_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_d_z_ps1_tsb, `0x'dnl'
mpeval(PART7_D_Z_PS1_TSB,16))dnl

#ifndef	PART7_D_NZ_PS1_ADDR
#define PART7_D_NZ_PS1_ADDR 0x40000000
#endif	
#ifndef	PART7_D_NZ_PS1_TSB_SIZE
#define PART7_D_NZ_PS1_TSB_SIZE 1
#endif	
#ifndef	PART7_D_NZ_PS1_TSB_SPLIT
#define PART7_D_NZ_PS1_TSB_SPLIT 0
#endif	
#ifndef	PART7_D_NZ_PS1_TSB_SPLIT_WAY
#define PART7_D_NZ_PS1_TSB_SPLIT_WAY way=1
#endif	
#ifndef	PART7_D_NZ_PS1_PAGE_SIZE
#define PART7_D_NZ_PS1_PAGE_SIZE 0
#endif	
#ifndef	PART7_D_NZ_PS1_TSB
#define PART7_D_NZ_PS1_TSB (PART7_D_NZ_PS1_TSB_SIZE | ( PART7_D_NZ_PS1_TSB_SPLIT << 12) | (PART7_D_NZ_PS1_ADDR & 0xffffffffffffe000))
#endif	
define(part_7_d_nz_ps1_tsb, `0x'dnl'
mpeval(PART7_D_NZ_PS1_TSB,16))dnl

dnl ##########################################
dnl # Add for CSM
dnl #############################################

#ifdef CSM_ENABLE
define(part_0_i_z_tsb_csm_config, `0x'dnl'
mpeval(((PART0_I_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART0_I_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_0_i_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART0_I_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART0_I_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_0_d_z_tsb_csm_config, `0x'dnl'
mpeval(((PART0_D_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART0_D_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_0_d_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART0_D_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART0_D_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl

define(part_1_i_z_tsb_csm_config, `0x'dnl'
mpeval(((PART1_I_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART1_I_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_1_i_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART1_I_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART1_I_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_1_d_z_tsb_csm_config, `0x'dnl'
mpeval(((PART1_D_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART1_D_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_1_d_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART1_D_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART1_D_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl

define(part_2_i_z_tsb_csm_config, `0x'dnl'
mpeval(((PART2_I_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART2_I_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_2_i_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART2_I_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART2_I_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_2_d_z_tsb_csm_config, `0x'dnl'
mpeval(((PART2_D_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART2_D_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_2_d_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART2_D_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART2_D_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl

define(part_3_i_z_tsb_csm_config, `0x'dnl'
mpeval(((PART3_I_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART3_I_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_3_i_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART3_I_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART3_I_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_3_d_z_tsb_csm_config, `0x'dnl'
mpeval(((PART3_D_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART3_D_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_3_d_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART3_D_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART3_D_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl

define(part_4_i_z_tsb_csm_config, `0x'dnl'
mpeval(((PART4_I_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART4_I_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_4_i_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART4_I_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART4_I_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_4_d_z_tsb_csm_config, `0x'dnl'
mpeval(((PART4_D_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART4_D_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_4_d_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART4_D_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART4_D_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl

define(part_5_i_z_tsb_csm_config, `0x'dnl'
mpeval(((PART5_I_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART5_I_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_5_i_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART5_I_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART5_I_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_5_d_z_tsb_csm_config, `0x'dnl'
mpeval(((PART5_D_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART5_D_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_5_d_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART5_D_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART5_D_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl

define(part_6_i_z_tsb_csm_config, `0x'dnl'
mpeval(((PART6_I_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART6_I_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_6_i_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART6_I_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART6_I_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_6_d_z_tsb_csm_config, `0x'dnl'
mpeval(((PART6_D_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART6_D_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_6_d_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART6_D_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART6_D_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl

define(part_7_i_z_tsb_csm_config, `0x'dnl'
mpeval(((PART7_I_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART7_I_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_7_i_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART7_I_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART7_I_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_7_d_z_tsb_csm_config, `0x'dnl'
mpeval(((PART7_D_Z_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART7_D_Z_PS0_TSB_CSM_PAGE_SIZE)),16))dnl
define(part_7_d_nz_tsb_csm_config, `0x'dnl'
mpeval(((PART7_D_NZ_PS1_TSB_CSM_PAGE_SIZE << 8) | (PART7_D_NZ_PS0_TSB_CSM_PAGE_SIZE)),16))dnl

#ifndef NO_DECLARE_TSB
#ifdef GOLDFINGER

#ifdef PART_0_USED
MIDAS_TSB_CSM_LINK part_0_tsb_csm_link PART_0_CSM_LINK_AREA_BASE_ADDR
MIDAS_TSB_CSM part_0_i_ctx_zero_ps0_tsb_csm    part_0_i_z_ps0_tsb_csm  link=part_0_tsb_csm_link force_ctx_zero PART0_I_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_0_i_ctx_nonzero_ps0_tsb_csm part_0_i_nz_ps0_tsb_csm link=part_0_tsb_csm_link PART0_I_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_0_i_ctx_zero_ps1_tsb_csm    part_0_i_z_ps1_tsb_csm  link=part_0_tsb_csm_link force_ctx_zero PART0_I_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_0_i_ctx_nonzero_ps1_tsb_csm part_0_i_nz_ps1_tsb_csm link=part_0_tsb_csm_link PART0_I_NZ_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_0_d_ctx_zero_ps0_tsb_csm    part_0_d_z_ps0_tsb_csm  link=part_0_tsb_csm_link force_ctx_zero PART0_D_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_0_d_ctx_nonzero_ps0_tsb_csm part_0_d_nz_ps0_tsb_csm link=part_0_tsb_csm_link PART0_D_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_0_d_ctx_zero_ps1_tsb_csm    part_0_d_z_ps1_tsb_csm  link=part_0_tsb_csm_link force_ctx_zero PART0_D_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_0_d_ctx_nonzero_ps1_tsb_csm part_0_d_nz_ps1_tsb_csm link=part_0_tsb_csm_link PART0_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#endif

#ifdef PART_1_USED
MIDAS_TSB_CSM_LINK part_1_tsb_csm_link PART_1_CSM_LINK_AREA_BASE_ADDR
MIDAS_TSB_CSM part_1_i_ctx_zero_ps0_tsb_csm    part_1_i_z_ps0_tsb_csm  link=part_1_tsb_csm_link force_ctx_zero PART1_I_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_1_i_ctx_nonzero_ps0_tsb_csm part_1_i_nz_ps0_tsb_csm link=part_1_tsb_csm_link PART1_I_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_1_i_ctx_zero_ps1_tsb_csm    part_1_i_z_ps1_tsb_csm  link=part_1_tsb_csm_link force_ctx_zero PART1_I_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_1_i_ctx_nonzero_ps1_tsb_csm part_1_i_nz_ps1_tsb_csm link=part_1_tsb_csm_link PART1_I_NZ_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_1_d_ctx_zero_ps0_tsb_csm    part_1_d_z_ps0_tsb_csm  link=part_1_tsb_csm_link force_ctx_zero PART1_D_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_1_d_ctx_nonzero_ps0_tsb_csm part_1_d_nz_ps0_tsb_csm link=part_1_tsb_csm_link PART1_D_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_1_d_ctx_zero_ps1_tsb_csm    part_1_d_z_ps1_tsb_csm  link=part_1_tsb_csm_link force_ctx_zero PART1_D_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_1_d_ctx_nonzero_ps1_tsb_csm part_1_d_nz_ps1_tsb_csm link=part_1_tsb_csm_link PART1_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#endif

#ifdef PART_2_USED
MIDAS_TSB_CSM_LINK  part_2_tsb_csm_link PART_2_CSM_LINK_AREA_BASE_ADDR
MIDAS_TSB_CSM part_2_i_ctx_zero_ps0_tsb_csm    part_2_i_z_ps0_tsb_csm  link=part_2_tsb_csm_link force_ctx_zero PART2_I_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_2_i_ctx_nonzero_ps0_tsb_csm part_2_i_nz_ps0_tsb_csm link=part_2_tsb_csm_link PART2_I_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_2_i_ctx_zero_ps1_tsb_csm    part_2_i_z_ps1_tsb_csm  link=part_2_tsb_csm_link force_ctx_zero PART2_I_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_2_i_ctx_nonzero_ps1_tsb_csm part_2_i_nz_ps1_tsb_csm link=part_2_tsb_csm_link PART2_I_NZ_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_2_d_ctx_zero_ps0_tsb_csm    part_2_d_z_ps0_tsb_csm  link=part_2_tsb_csm_link force_ctx_zero PART2_D_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_2_d_ctx_nonzero_ps0_tsb_csm part_2_d_nz_ps0_tsb_csm link=part_2_tsb_csm_link PART2_D_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_2_d_ctx_zero_ps1_tsb_csm    part_2_d_z_ps1_tsb_csm  link=part_2_tsb_csm_link force_ctx_zero PART2_D_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_2_d_ctx_nonzero_ps1_tsb_csm part_2_d_nz_ps1_tsb_csm link=part_2_tsb_csm_link PART2_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#endif

#ifdef PART_3_USED
MIDAS_TSB_CSM_LINK part_3_tsb_csm_link PART_3_CSM_LINK_AREA_BASE_ADDR
MIDAS_TSB_CSM part_3_i_ctx_zero_ps0_tsb_csm    part_3_i_z_ps0_tsb_csm  link=part_3_tsb_csm_link force_ctx_zero PART3_I_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_3_i_ctx_nonzero_ps0_tsb_csm part_3_i_nz_ps0_tsb_csm link=part_3_tsb_csm_link PART3_I_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_3_i_ctx_zero_ps1_tsb_csm    part_3_i_z_ps1_tsb_csm  link=part_3_tsb_csm_link force_ctx_zero PART3_I_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_3_i_ctx_nonzero_ps1_tsb_csm part_3_i_nz_ps1_tsb_csm link=part_3_tsb_csm_link PART3_I_NZ_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_3_d_ctx_zero_ps0_tsb_csm    part_3_d_z_ps0_tsb_csm  link=part_3_tsb_csm_link force_ctx_zero PART3_D_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_3_d_ctx_nonzero_ps0_tsb_csm part_3_d_nz_ps0_tsb_csm link=part_3_tsb_csm_link PART3_D_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_3_d_ctx_zero_ps1_tsb_csm    part_3_d_z_ps1_tsb_csm  link=part_3_tsb_csm_link force_ctx_zero PART3_D_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_3_d_ctx_nonzero_ps1_tsb_csm part_3_d_nz_ps1_tsb_csm link=part_3_tsb_csm_link PART3_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#endif

#ifdef PART_4_USED
MIDAS_TSB_CSM_LINK part_4_tsb_csm_link PART_4_CSM_LINK_AREA_BASE_ADDR
MIDAS_TSB_CSM part_4_i_ctx_zero_ps0_tsb_csm    part_4_i_z_ps0_tsb_csm  link=part_4_tsb_csm_link force_ctx_zero PART4_I_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_4_i_ctx_nonzero_ps0_tsb_csm part_4_i_nz_ps0_tsb_csm link=part_4_tsb_csm_link PART4_I_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_4_i_ctx_zero_ps1_tsb_csm    part_4_i_z_ps1_tsb_csm  link=part_4_tsb_csm_link force_ctx_zero PART4_I_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_4_i_ctx_nonzero_ps1_tsb_csm part_4_i_nz_ps1_tsb_csm link=part_4_tsb_csm_link PART4_I_NZ_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_4_d_ctx_zero_ps0_tsb_csm    part_4_d_z_ps0_tsb_csm  link=part_4_tsb_csm_link force_ctx_zero PART4_D_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_4_d_ctx_nonzero_ps0_tsb_csm part_4_d_nz_ps0_tsb_csm link=part_4_tsb_csm_link PART4_D_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_4_d_ctx_zero_ps1_tsb_csm    part_4_d_z_ps1_tsb_csm  link=part_4_tsb_csm_link force_ctx_zero PART4_D_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_4_d_ctx_nonzero_ps1_tsb_csm part_4_d_nz_ps1_tsb_csm link=part_4_tsb_csm_link PART4_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#endif

#ifdef PART_5_USED
MIDAS_TSB_CSM_LINK part_5_tsb_csm_link PART_5_CSM_LINK_AREA_BASE_ADDR
MIDAS_TSB_CSM part_5_i_ctx_zero_ps0_tsb_csm    part_5_i_z_ps0_tsb_csm  link=part_5_tsb_csm_link force_ctx_zero PART5_I_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_5_i_ctx_nonzero_ps0_tsb_csm part_5_i_nz_ps0_tsb_csm link=part_5_tsb_csm_link PART5_I_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_5_i_ctx_zero_ps1_tsb_csm    part_5_i_z_ps1_tsb_csm  link=part_5_tsb_csm_link force_ctx_zero PART5_I_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_5_i_ctx_nonzero_ps1_tsb_csm part_5_i_nz_ps1_tsb_csm link=part_5_tsb_csm_link PART5_I_NZ_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_5_d_ctx_zero_ps0_tsb_csm    part_5_d_z_ps0_tsb_csm  link=part_5_tsb_csm_link force_ctx_zero PART5_D_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_5_d_ctx_nonzero_ps0_tsb_csm part_5_d_nz_ps0_tsb_csm link=part_5_tsb_csm_link PART5_D_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_5_d_ctx_zero_ps1_tsb_csm    part_5_d_z_ps1_tsb_csm  link=part_5_tsb_csm_link force_ctx_zero PART5_D_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_5_d_ctx_nonzero_ps1_tsb_csm part_5_d_nz_ps1_tsb_csm link=part_5_tsb_csm_link PART5_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#endif

#ifdef PART_6_USED
MIDAS_TSB_CSM_LINK part_6_tsb_csm_link PART_6_CSM_LINK_AREA_BASE_ADDR
MIDAS_TSB_CSM part_6_i_ctx_zero_ps0_tsb_csm    part_6_i_z_ps0_tsb_csm  link=part_6_tsb_csm_link force_ctx_zero PART6_I_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_6_i_ctx_nonzero_ps0_tsb_csm part_6_i_nz_ps0_tsb_csm link=part_6_tsb_csm_link PART6_I_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_6_i_ctx_zero_ps1_tsb_csm    part_6_i_z_ps1_tsb_csm  link=part_6_tsb_csm_link force_ctx_zero PART6_I_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_6_i_ctx_nonzero_ps1_tsb_csm part_6_i_nz_ps1_tsb_csm link=part_6_tsb_csm_link PART6_I_NZ_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_6_d_ctx_zero_ps0_tsb_csm    part_6_d_z_ps0_tsb_csm  link=part_6_tsb_csm_link force_ctx_zero PART6_D_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_6_d_ctx_nonzero_ps0_tsb_csm part_6_d_nz_ps0_tsb_csm link=part_6_tsb_csm_link PART6_D_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_6_d_ctx_zero_ps1_tsb_csm    part_6_d_z_ps1_tsb_csm  link=part_6_tsb_csm_link force_ctx_zero PART6_D_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_6_d_ctx_nonzero_ps1_tsb_csm part_6_d_nz_ps1_tsb_csm link=part_6_tsb_csm_link PART6_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#endif

#ifdef PART_7_USED
MIDAS_TSB_CSM_LINK part_7_tsb_csm_link PART_7_CSM_LINK_AREA_BASE_ADDR
MIDAS_TSB_CSM part_7_i_ctx_zero_ps0_tsb_csm    part_7_i_z_ps0_tsb_csm  link=part_7_tsb_csm_link force_ctx_zero PART7_I_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_7_i_ctx_nonzero_ps0_tsb_csm part_7_i_nz_ps0_tsb_csm link=part_7_tsb_csm_link PART7_I_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_7_i_ctx_zero_ps1_tsb_csm    part_7_i_z_ps1_tsb_csm  link=part_7_tsb_csm_link force_ctx_zero PART7_I_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_7_i_ctx_nonzero_ps1_tsb_csm part_7_i_nz_ps1_tsb_csm link=part_7_tsb_csm_link PART7_I_NZ_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_7_d_ctx_zero_ps0_tsb_csm    part_7_d_z_ps0_tsb_csm  link=part_7_tsb_csm_link force_ctx_zero PART7_D_Z_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_7_d_ctx_nonzero_ps0_tsb_csm part_7_d_nz_ps0_tsb_csm link=part_7_tsb_csm_link PART7_D_NZ_PS0_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_7_d_ctx_zero_ps1_tsb_csm    part_7_d_z_ps1_tsb_csm  link=part_7_tsb_csm_link force_ctx_zero PART7_D_Z_PS1_TSB_CSM_SPLIT_WAY
MIDAS_TSB_CSM part_7_d_ctx_nonzero_ps1_tsb_csm part_7_d_nz_ps1_tsb_csm link=part_7_tsb_csm_link PART7_D_NZ_PS1_TSB_CSM_SPLIT_WAY
#endif

#else

part_0_i_ctx_zero_ps0_tsb_csm    part_0_i_z_ps0_tsb_csm
part_0_i_ctx_nonzero_ps0_tsb_csm part_0_i_nz_ps0_tsb_csm
part_0_i_ctx_zero_ps1_tsb_csm    part_0_i_z_ps1_tsb_csm
part_0_i_ctx_nonzero_ps1_tsb_csm part_0_i_nz_ps1_tsb_csm
part_0_d_ctx_zero_ps0_tsb_csm    part_0_d_z_ps0_tsb_csm
part_0_d_ctx_nonzero_ps0_tsb_csm part_0_d_nz_ps0_tsb_csm
part_0_d_ctx_zero_ps1_tsb_csm    part_0_d_z_ps1_tsb_csm
part_0_d_ctx_nonzero_ps1_tsb_csm part_0_d_nz_ps1_tsb_csm

part_1_i_ctx_zero_ps0_tsb_csm    part_1_i_z_ps0_tsb_csm
part_1_i_ctx_nonzero_ps0_tsb_csm part_1_i_nz_ps0_tsb_csm
part_1_i_ctx_zero_ps1_tsb_csm    part_1_i_z_ps1_tsb_csm
part_1_i_ctx_nonzero_ps1_tsb_csm part_1_i_nz_ps1_tsb_csm
part_1_d_ctx_zero_ps0_tsb_csm    part_1_d_z_ps0_tsb_csm
part_1_d_ctx_nonzero_ps0_tsb_csm part_1_d_nz_ps0_tsb_csm
part_1_d_ctx_zero_ps1_tsb_csm    part_1_d_z_ps1_tsb_csm
part_1_d_ctx_nonzero_ps1_tsb_csm part_1_d_nz_ps1_tsb_csm

part_2_i_ctx_zero_ps0_tsb_csm    part_2_i_z_ps0_tsb_csm
part_2_i_ctx_nonzero_ps0_tsb_csm part_2_i_nz_ps0_tsb_csm
part_2_i_ctx_zero_ps1_tsb_csm    part_2_i_z_ps1_tsb_csm
part_2_i_ctx_nonzero_ps1_tsb_csm part_2_i_nz_ps1_tsb_csm
part_2_d_ctx_zero_ps0_tsb_csm    part_2_d_z_ps0_tsb_csm
part_2_d_ctx_nonzero_ps0_tsb_csm part_2_d_nz_ps0_tsb_csm
part_2_d_ctx_zero_ps1_tsb_csm    part_2_d_z_ps1_tsb_csm
part_2_d_ctx_nonzero_ps1_tsb_csm part_2_d_nz_ps1_tsb_csm

part_3_i_ctx_zero_ps0_tsb_csm    part_3_i_z_ps0_tsb_csm
part_3_i_ctx_nonzero_ps0_tsb_csm part_3_i_nz_ps0_tsb_csm
part_3_i_ctx_zero_ps1_tsb_csm    part_3_i_z_ps1_tsb_csm
part_3_i_ctx_nonzero_ps1_tsb_csm part_3_i_nz_ps1_tsb_csm
part_3_d_ctx_zero_ps0_tsb_csm    part_3_d_z_ps0_tsb_csm
part_3_d_ctx_nonzero_ps0_tsb_csm part_3_d_nz_ps0_tsb_csm
part_3_d_ctx_zero_ps1_tsb_csm    part_3_d_z_ps1_tsb_csm
part_3_d_ctx_nonzero_ps1_tsb_csm part_3_d_nz_ps1_tsb_csm

part_4_i_ctx_zero_ps0_tsb_csm    part_4_i_z_ps0_tsb_csm
part_4_i_ctx_nonzero_ps0_tsb_csm part_4_i_nz_ps0_tsb_csm
part_4_i_ctx_zero_ps1_tsb_csm    part_4_i_z_ps1_tsb_csm
part_4_i_ctx_nonzero_ps1_tsb_csm part_4_i_nz_ps1_tsb_csm
part_4_d_ctx_zero_ps0_tsb_csm    part_4_d_z_ps0_tsb_csm
part_4_d_ctx_nonzero_ps0_tsb_csm part_4_d_nz_ps0_tsb_csm
part_4_d_ctx_zero_ps1_tsb_csm    part_4_d_z_ps1_tsb_csm
part_4_d_ctx_nonzero_ps1_tsb_csm part_4_d_nz_ps1_tsb_csm

part_5_i_ctx_zero_ps0_tsb_csm    part_5_i_z_ps0_tsb_csm
part_5_i_ctx_nonzero_ps0_tsb_csm part_5_i_nz_ps0_tsb_csm
part_5_i_ctx_zero_ps1_tsb_csm    part_5_i_z_ps1_tsb_csm
part_5_i_ctx_nonzero_ps1_tsb_csm part_5_i_nz_ps1_tsb_csm
part_5_d_ctx_zero_ps0_tsb_csm    part_5_d_z_ps0_tsb_csm
part_5_d_ctx_nonzero_ps0_tsb_csm part_5_d_nz_ps0_tsb_csm
part_5_d_ctx_zero_ps1_tsb_csm    part_5_d_z_ps1_tsb_csm
part_5_d_ctx_nonzero_ps1_tsb_csm part_5_d_nz_ps1_tsb_csm

part_6_i_ctx_zero_ps0_tsb_csm    part_6_i_z_ps0_tsb_csm
part_6_i_ctx_nonzero_ps0_tsb_csm part_6_i_nz_ps0_tsb_csm
part_6_i_ctx_zero_ps1_tsb_csm    part_6_i_z_ps1_tsb_csm
part_6_i_ctx_nonzero_ps1_tsb_csm part_6_i_nz_ps1_tsb_csm
part_6_d_ctx_zero_ps0_tsb_csm    part_6_d_z_ps0_tsb_csm
part_6_d_ctx_nonzero_ps0_tsb_csm part_6_d_nz_ps0_tsb_csm
part_6_d_ctx_zero_ps1_tsb_csm    part_6_d_z_ps1_tsb_csm
part_6_d_ctx_nonzero_ps1_tsb_csm part_6_d_nz_ps1_tsb_csm

part_7_i_ctx_zero_ps0_tsb_csm    part_7_i_z_ps0_tsb_csm
part_7_i_ctx_nonzero_ps0_tsb_csm part_7_i_nz_ps0_tsb_csm
part_7_i_ctx_zero_ps1_tsb_csm    part_7_i_z_ps1_tsb_csm
part_7_i_ctx_nonzero_ps1_tsb_csm part_7_i_nz_ps1_tsb_csm
part_7_d_ctx_zero_ps0_tsb_csm    part_7_d_z_ps0_tsb_csm
part_7_d_ctx_nonzero_ps0_tsb_csm part_7_d_nz_ps0_tsb_csm
part_7_d_ctx_zero_ps1_tsb_csm    part_7_d_z_ps1_tsb_csm
part_7_d_ctx_nonzero_ps1_tsb_csm part_7_d_nz_ps1_tsb_csm

#endif
#endif
#endif

dnl ###############################################
define(part_0_i_z_tsb_config, `0x'dnl'
mpeval(((PART0_I_Z_PS1_PAGE_SIZE << 8) | (PART0_I_Z_PS0_PAGE_SIZE)),16))dnl
define(part_0_i_nz_tsb_config, `0x'dnl'
mpeval(((PART0_I_NZ_PS1_PAGE_SIZE << 8) | (PART0_I_NZ_PS0_PAGE_SIZE)),16))dnl
define(part_0_d_z_tsb_config, `0x'dnl'
mpeval(((PART0_D_Z_PS1_PAGE_SIZE << 8) | (PART0_D_Z_PS0_PAGE_SIZE)),16))dnl
define(part_0_d_nz_tsb_config, `0x'dnl'
mpeval(((PART0_D_NZ_PS1_PAGE_SIZE << 8) | (PART0_D_NZ_PS0_PAGE_SIZE)),16))dnl

define(part_1_i_z_tsb_config, `0x'dnl'
mpeval(((PART1_I_Z_PS1_PAGE_SIZE << 8) | (PART1_I_Z_PS0_PAGE_SIZE)),16))dnl
define(part_1_i_nz_tsb_config, `0x'dnl'
mpeval(((PART1_I_NZ_PS1_PAGE_SIZE << 8) | (PART1_I_NZ_PS0_PAGE_SIZE)),16))dnl
define(part_1_d_z_tsb_config, `0x'dnl'
mpeval(((PART1_D_Z_PS1_PAGE_SIZE << 8) | (PART1_D_Z_PS0_PAGE_SIZE)),16))dnl
define(part_1_d_nz_tsb_config, `0x'dnl'
mpeval(((PART1_D_NZ_PS1_PAGE_SIZE << 8) | (PART1_D_NZ_PS0_PAGE_SIZE)),16))dnl

define(part_2_i_z_tsb_config, `0x'dnl'
mpeval(((PART2_I_Z_PS1_PAGE_SIZE << 8) | (PART2_I_Z_PS0_PAGE_SIZE)),16))dnl
define(part_2_i_nz_tsb_config, `0x'dnl'
mpeval(((PART2_I_NZ_PS1_PAGE_SIZE << 8) | (PART2_I_NZ_PS0_PAGE_SIZE)),16))dnl
define(part_2_d_z_tsb_config, `0x'dnl'
mpeval(((PART2_D_Z_PS1_PAGE_SIZE << 8) | (PART2_D_Z_PS0_PAGE_SIZE)),16))dnl
define(part_2_d_nz_tsb_config, `0x'dnl'
mpeval(((PART2_D_NZ_PS1_PAGE_SIZE << 8) | (PART2_D_NZ_PS0_PAGE_SIZE)),16))dnl

define(part_3_i_z_tsb_config, `0x'dnl'
mpeval(((PART3_I_Z_PS1_PAGE_SIZE << 8) | (PART3_I_Z_PS0_PAGE_SIZE)),16))dnl
define(part_3_i_nz_tsb_config, `0x'dnl'
mpeval(((PART3_I_NZ_PS1_PAGE_SIZE << 8) | (PART3_I_NZ_PS0_PAGE_SIZE)),16))dnl
define(part_3_d_z_tsb_config, `0x'dnl'
mpeval(((PART3_D_Z_PS1_PAGE_SIZE << 8) | (PART3_D_Z_PS0_PAGE_SIZE)),16))dnl
define(part_3_d_nz_tsb_config, `0x'dnl'
mpeval(((PART3_D_NZ_PS1_PAGE_SIZE << 8) | (PART3_D_NZ_PS0_PAGE_SIZE)),16))dnl

define(part_4_i_z_tsb_config, `0x'dnl'
mpeval(((PART4_I_Z_PS1_PAGE_SIZE << 8) | (PART4_I_Z_PS0_PAGE_SIZE)),16))dnl
define(part_4_i_nz_tsb_config, `0x'dnl'
mpeval(((PART4_I_NZ_PS1_PAGE_SIZE << 8) | (PART4_I_NZ_PS0_PAGE_SIZE)),16))dnl
define(part_4_d_z_tsb_config, `0x'dnl'
mpeval(((PART4_D_Z_PS1_PAGE_SIZE << 8) | (PART4_D_Z_PS0_PAGE_SIZE)),16))dnl
define(part_4_d_nz_tsb_config, `0x'dnl'
mpeval(((PART4_D_NZ_PS1_PAGE_SIZE << 8) | (PART4_D_NZ_PS0_PAGE_SIZE)),16))dnl

define(part_5_i_z_tsb_config, `0x'dnl'
mpeval(((PART5_I_Z_PS1_PAGE_SIZE << 8) | (PART5_I_Z_PS0_PAGE_SIZE)),16))dnl
define(part_5_i_nz_tsb_config, `0x'dnl'
mpeval(((PART5_I_NZ_PS1_PAGE_SIZE << 8) | (PART5_I_NZ_PS0_PAGE_SIZE)),16))dnl
define(part_5_d_z_tsb_config, `0x'dnl'
mpeval(((PART5_D_Z_PS1_PAGE_SIZE << 8) | (PART5_D_Z_PS0_PAGE_SIZE)),16))dnl
define(part_5_d_nz_tsb_config, `0x'dnl'
mpeval(((PART5_D_NZ_PS1_PAGE_SIZE << 8) | (PART5_D_NZ_PS0_PAGE_SIZE)),16))dnl

define(part_6_i_z_tsb_config, `0x'dnl'
mpeval(((PART6_I_Z_PS1_PAGE_SIZE << 8) | (PART6_I_Z_PS0_PAGE_SIZE)),16))dnl
define(part_6_i_nz_tsb_config, `0x'dnl'
mpeval(((PART6_I_NZ_PS1_PAGE_SIZE << 8) | (PART6_I_NZ_PS0_PAGE_SIZE)),16))dnl
define(part_6_d_z_tsb_config, `0x'dnl'
mpeval(((PART6_D_Z_PS1_PAGE_SIZE << 8) | (PART6_D_Z_PS0_PAGE_SIZE)),16))dnl
define(part_6_d_nz_tsb_config, `0x'dnl'
mpeval(((PART6_D_NZ_PS1_PAGE_SIZE << 8) | (PART6_D_NZ_PS0_PAGE_SIZE)),16))dnl

define(part_7_i_z_tsb_config, `0x'dnl'
mpeval(((PART7_I_Z_PS1_PAGE_SIZE << 8) | (PART7_I_Z_PS0_PAGE_SIZE)),16))dnl
define(part_7_i_nz_tsb_config, `0x'dnl'
mpeval(((PART7_I_NZ_PS1_PAGE_SIZE << 8) | (PART7_I_NZ_PS0_PAGE_SIZE)),16))dnl
define(part_7_d_z_tsb_config, `0x'dnl'
mpeval(((PART7_D_Z_PS1_PAGE_SIZE << 8) | (PART7_D_Z_PS0_PAGE_SIZE)),16))dnl
define(part_7_d_nz_tsb_config, `0x'dnl'
mpeval(((PART7_D_NZ_PS1_PAGE_SIZE << 8) | (PART7_D_NZ_PS0_PAGE_SIZE)),16))dnl

#ifndef NO_DECLARE_TSB
#ifdef GOLDFINGER

#ifdef PART_0_USED
MIDAS_TSB_LINK part_0_tsb_link PART_0_LINK_AREA_BASE_ADDR
MIDAS_TSB part_0_i_ctx_zero_ps0_tsb    part_0_i_z_ps0_tsb  link=part_0_tsb_link force_ctx_zero PART0_I_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_0_i_ctx_nonzero_ps0_tsb part_0_i_nz_ps0_tsb link=part_0_tsb_link PART0_I_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_0_i_ctx_zero_ps1_tsb    part_0_i_z_ps1_tsb  link=part_0_tsb_link force_ctx_zero PART0_I_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_0_i_ctx_nonzero_ps1_tsb part_0_i_nz_ps1_tsb link=part_0_tsb_link PART0_I_NZ_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_0_d_ctx_zero_ps0_tsb    part_0_d_z_ps0_tsb  link=part_0_tsb_link force_ctx_zero PART0_D_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_0_d_ctx_nonzero_ps0_tsb part_0_d_nz_ps0_tsb link=part_0_tsb_link PART0_D_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_0_d_ctx_zero_ps1_tsb    part_0_d_z_ps1_tsb  link=part_0_tsb_link force_ctx_zero PART0_D_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_0_d_ctx_nonzero_ps1_tsb part_0_d_nz_ps1_tsb link=part_0_tsb_link PART0_D_NZ_PS1_TSB_SPLIT_WAY
#endif

#ifdef PART_1_USED
MIDAS_TSB_LINK part_1_tsb_link PART_1_LINK_AREA_BASE_ADDR
MIDAS_TSB part_1_i_ctx_zero_ps0_tsb    part_1_i_z_ps0_tsb  link=part_1_tsb_link force_ctx_zero PART1_I_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_1_i_ctx_nonzero_ps0_tsb part_1_i_nz_ps0_tsb link=part_1_tsb_link PART1_I_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_1_i_ctx_zero_ps1_tsb    part_1_i_z_ps1_tsb  link=part_1_tsb_link force_ctx_zero PART1_I_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_1_i_ctx_nonzero_ps1_tsb part_1_i_nz_ps1_tsb link=part_1_tsb_link PART1_I_NZ_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_1_d_ctx_zero_ps0_tsb    part_1_d_z_ps0_tsb  link=part_1_tsb_link force_ctx_zero PART1_D_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_1_d_ctx_nonzero_ps0_tsb part_1_d_nz_ps0_tsb link=part_1_tsb_link PART1_D_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_1_d_ctx_zero_ps1_tsb    part_1_d_z_ps1_tsb  link=part_1_tsb_link force_ctx_zero PART1_D_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_1_d_ctx_nonzero_ps1_tsb part_1_d_nz_ps1_tsb link=part_1_tsb_link PART1_D_NZ_PS1_TSB_SPLIT_WAY
#endif

#ifdef PART_2_USED
MIDAS_TSB_LINK part_2_tsb_link PART_2_LINK_AREA_BASE_ADDR
MIDAS_TSB part_2_i_ctx_zero_ps0_tsb    part_2_i_z_ps0_tsb  link=part_2_tsb_link force_ctx_zero PART2_I_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_2_i_ctx_nonzero_ps0_tsb part_2_i_nz_ps0_tsb link=part_2_tsb_link PART2_I_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_2_i_ctx_zero_ps1_tsb    part_2_i_z_ps1_tsb  link=part_2_tsb_link force_ctx_zero PART2_I_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_2_i_ctx_nonzero_ps1_tsb part_2_i_nz_ps1_tsb link=part_2_tsb_link PART2_I_NZ_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_2_d_ctx_zero_ps0_tsb    part_2_d_z_ps0_tsb  link=part_2_tsb_link force_ctx_zero PART2_D_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_2_d_ctx_nonzero_ps0_tsb part_2_d_nz_ps0_tsb link=part_2_tsb_link PART2_D_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_2_d_ctx_zero_ps1_tsb    part_2_d_z_ps1_tsb  link=part_2_tsb_link force_ctx_zero PART2_D_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_2_d_ctx_nonzero_ps1_tsb part_2_d_nz_ps1_tsb link=part_2_tsb_link PART2_D_NZ_PS1_TSB_SPLIT_WAY
#endif

#ifdef PART_3_USED
MIDAS_TSB_LINK part_3_tsb_link PART_3_LINK_AREA_BASE_ADDR
MIDAS_TSB part_3_i_ctx_zero_ps0_tsb    part_3_i_z_ps0_tsb  link=part_3_tsb_link force_ctx_zero PART3_I_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_3_i_ctx_nonzero_ps0_tsb part_3_i_nz_ps0_tsb link=part_3_tsb_link PART3_I_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_3_i_ctx_zero_ps1_tsb    part_3_i_z_ps1_tsb  link=part_3_tsb_link force_ctx_zero PART3_I_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_3_i_ctx_nonzero_ps1_tsb part_3_i_nz_ps1_tsb link=part_3_tsb_link PART3_I_NZ_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_3_d_ctx_zero_ps0_tsb    part_3_d_z_ps0_tsb  link=part_3_tsb_link force_ctx_zero PART3_D_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_3_d_ctx_nonzero_ps0_tsb part_3_d_nz_ps0_tsb link=part_3_tsb_link PART3_D_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_3_d_ctx_zero_ps1_tsb    part_3_d_z_ps1_tsb  link=part_3_tsb_link force_ctx_zero PART3_D_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_3_d_ctx_nonzero_ps1_tsb part_3_d_nz_ps1_tsb link=part_3_tsb_link PART3_D_NZ_PS1_TSB_SPLIT_WAY
#endif

#ifdef PART_4_USED
MIDAS_TSB_LINK part_4_tsb_link PART_4_LINK_AREA_BASE_ADDR
MIDAS_TSB part_4_i_ctx_zero_ps0_tsb    part_4_i_z_ps0_tsb  link=part_4_tsb_link force_ctx_zero PART4_I_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_4_i_ctx_nonzero_ps0_tsb part_4_i_nz_ps0_tsb link=part_4_tsb_link PART4_I_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_4_i_ctx_zero_ps1_tsb    part_4_i_z_ps1_tsb  link=part_4_tsb_link force_ctx_zero PART4_I_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_4_i_ctx_nonzero_ps1_tsb part_4_i_nz_ps1_tsb link=part_4_tsb_link PART4_I_NZ_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_4_d_ctx_zero_ps0_tsb    part_4_d_z_ps0_tsb  link=part_4_tsb_link force_ctx_zero PART4_D_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_4_d_ctx_nonzero_ps0_tsb part_4_d_nz_ps0_tsb link=part_4_tsb_link PART4_D_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_4_d_ctx_zero_ps1_tsb    part_4_d_z_ps1_tsb  link=part_4_tsb_link force_ctx_zero PART4_D_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_4_d_ctx_nonzero_ps1_tsb part_4_d_nz_ps1_tsb link=part_4_tsb_link PART4_D_NZ_PS1_TSB_SPLIT_WAY
#endif

#ifdef PART_5_USED
MIDAS_TSB_LINK part_5_tsb_link PART_5_LINK_AREA_BASE_ADDR
MIDAS_TSB part_5_i_ctx_zero_ps0_tsb    part_5_i_z_ps0_tsb  link=part_5_tsb_link force_ctx_zero PART5_I_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_5_i_ctx_nonzero_ps0_tsb part_5_i_nz_ps0_tsb link=part_5_tsb_link PART5_I_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_5_i_ctx_zero_ps1_tsb    part_5_i_z_ps1_tsb  link=part_5_tsb_link force_ctx_zero PART5_I_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_5_i_ctx_nonzero_ps1_tsb part_5_i_nz_ps1_tsb link=part_5_tsb_link PART5_I_NZ_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_5_d_ctx_zero_ps0_tsb    part_5_d_z_ps0_tsb  link=part_5_tsb_link force_ctx_zero PART5_D_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_5_d_ctx_nonzero_ps0_tsb part_5_d_nz_ps0_tsb link=part_5_tsb_link PART5_D_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_5_d_ctx_zero_ps1_tsb    part_5_d_z_ps1_tsb  link=part_5_tsb_link force_ctx_zero PART5_D_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_5_d_ctx_nonzero_ps1_tsb part_5_d_nz_ps1_tsb link=part_5_tsb_link PART5_D_NZ_PS1_TSB_SPLIT_WAY
#endif

#ifdef PART_6_USED
MIDAS_TSB_LINK part_6_tsb_link PART_6_LINK_AREA_BASE_ADDR
MIDAS_TSB part_6_i_ctx_zero_ps0_tsb    part_6_i_z_ps0_tsb  link=part_6_tsb_link force_ctx_zero PART6_I_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_6_i_ctx_nonzero_ps0_tsb part_6_i_nz_ps0_tsb link=part_6_tsb_link PART6_I_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_6_i_ctx_zero_ps1_tsb    part_6_i_z_ps1_tsb  link=part_6_tsb_link force_ctx_zero PART6_I_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_6_i_ctx_nonzero_ps1_tsb part_6_i_nz_ps1_tsb link=part_6_tsb_link PART6_I_NZ_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_6_d_ctx_zero_ps0_tsb    part_6_d_z_ps0_tsb  link=part_6_tsb_link force_ctx_zero PART6_D_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_6_d_ctx_nonzero_ps0_tsb part_6_d_nz_ps0_tsb link=part_6_tsb_link PART6_D_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_6_d_ctx_zero_ps1_tsb    part_6_d_z_ps1_tsb  link=part_6_tsb_link force_ctx_zero PART6_D_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_6_d_ctx_nonzero_ps1_tsb part_6_d_nz_ps1_tsb link=part_6_tsb_link PART6_D_NZ_PS1_TSB_SPLIT_WAY
#endif

#ifdef PART_7_USED
MIDAS_TSB_LINK part_7_tsb_link PART_7_LINK_AREA_BASE_ADDR
MIDAS_TSB part_7_i_ctx_zero_ps0_tsb    part_7_i_z_ps0_tsb  link=part_7_tsb_link force_ctx_zero PART7_I_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_7_i_ctx_nonzero_ps0_tsb part_7_i_nz_ps0_tsb link=part_7_tsb_link PART7_I_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_7_i_ctx_zero_ps1_tsb    part_7_i_z_ps1_tsb  link=part_7_tsb_link force_ctx_zero PART7_I_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_7_i_ctx_nonzero_ps1_tsb part_7_i_nz_ps1_tsb link=part_7_tsb_link PART7_I_NZ_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_7_d_ctx_zero_ps0_tsb    part_7_d_z_ps0_tsb  link=part_7_tsb_link force_ctx_zero PART7_D_Z_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_7_d_ctx_nonzero_ps0_tsb part_7_d_nz_ps0_tsb link=part_7_tsb_link PART7_D_NZ_PS0_TSB_SPLIT_WAY
MIDAS_TSB part_7_d_ctx_zero_ps1_tsb    part_7_d_z_ps1_tsb  link=part_7_tsb_link force_ctx_zero PART7_D_Z_PS1_TSB_SPLIT_WAY
MIDAS_TSB part_7_d_ctx_nonzero_ps1_tsb part_7_d_nz_ps1_tsb link=part_7_tsb_link PART7_D_NZ_PS1_TSB_SPLIT_WAY
#endif

#else

part_0_i_ctx_zero_ps0_tsb    part_0_i_z_ps0_tsb
part_0_i_ctx_nonzero_ps0_tsb part_0_i_nz_ps0_tsb
part_0_i_ctx_zero_ps1_tsb    part_0_i_z_ps1_tsb
part_0_i_ctx_nonzero_ps1_tsb part_0_i_nz_ps1_tsb
part_0_d_ctx_zero_ps0_tsb    part_0_d_z_ps0_tsb
part_0_d_ctx_nonzero_ps0_tsb part_0_d_nz_ps0_tsb
part_0_d_ctx_zero_ps1_tsb    part_0_d_z_ps1_tsb
part_0_d_ctx_nonzero_ps1_tsb part_0_d_nz_ps1_tsb

part_1_i_ctx_zero_ps0_tsb    part_1_i_z_ps0_tsb
part_1_i_ctx_nonzero_ps0_tsb part_1_i_nz_ps0_tsb
part_1_i_ctx_zero_ps1_tsb    part_1_i_z_ps1_tsb
part_1_i_ctx_nonzero_ps1_tsb part_1_i_nz_ps1_tsb
part_1_d_ctx_zero_ps0_tsb    part_1_d_z_ps0_tsb
part_1_d_ctx_nonzero_ps0_tsb part_1_d_nz_ps0_tsb
part_1_d_ctx_zero_ps1_tsb    part_1_d_z_ps1_tsb
part_1_d_ctx_nonzero_ps1_tsb part_1_d_nz_ps1_tsb

part_2_i_ctx_zero_ps0_tsb    part_2_i_z_ps0_tsb
part_2_i_ctx_nonzero_ps0_tsb part_2_i_nz_ps0_tsb
part_2_i_ctx_zero_ps1_tsb    part_2_i_z_ps1_tsb
part_2_i_ctx_nonzero_ps1_tsb part_2_i_nz_ps1_tsb
part_2_d_ctx_zero_ps0_tsb    part_2_d_z_ps0_tsb
part_2_d_ctx_nonzero_ps0_tsb part_2_d_nz_ps0_tsb
part_2_d_ctx_zero_ps1_tsb    part_2_d_z_ps1_tsb
part_2_d_ctx_nonzero_ps1_tsb part_2_d_nz_ps1_tsb

part_3_i_ctx_zero_ps0_tsb    part_3_i_z_ps0_tsb
part_3_i_ctx_nonzero_ps0_tsb part_3_i_nz_ps0_tsb
part_3_i_ctx_zero_ps1_tsb    part_3_i_z_ps1_tsb
part_3_i_ctx_nonzero_ps1_tsb part_3_i_nz_ps1_tsb
part_3_d_ctx_zero_ps0_tsb    part_3_d_z_ps0_tsb
part_3_d_ctx_nonzero_ps0_tsb part_3_d_nz_ps0_tsb
part_3_d_ctx_zero_ps1_tsb    part_3_d_z_ps1_tsb
part_3_d_ctx_nonzero_ps1_tsb part_3_d_nz_ps1_tsb

part_4_i_ctx_zero_ps0_tsb    part_4_i_z_ps0_tsb
part_4_i_ctx_nonzero_ps0_tsb part_4_i_nz_ps0_tsb
part_4_i_ctx_zero_ps1_tsb    part_4_i_z_ps1_tsb
part_4_i_ctx_nonzero_ps1_tsb part_4_i_nz_ps1_tsb
part_4_d_ctx_zero_ps0_tsb    part_4_d_z_ps0_tsb
part_4_d_ctx_nonzero_ps0_tsb part_4_d_nz_ps0_tsb
part_4_d_ctx_zero_ps1_tsb    part_4_d_z_ps1_tsb
part_4_d_ctx_nonzero_ps1_tsb part_4_d_nz_ps1_tsb

part_5_i_ctx_zero_ps0_tsb    part_5_i_z_ps0_tsb
part_5_i_ctx_nonzero_ps0_tsb part_5_i_nz_ps0_tsb
part_5_i_ctx_zero_ps1_tsb    part_5_i_z_ps1_tsb
part_5_i_ctx_nonzero_ps1_tsb part_5_i_nz_ps1_tsb
part_5_d_ctx_zero_ps0_tsb    part_5_d_z_ps0_tsb
part_5_d_ctx_nonzero_ps0_tsb part_5_d_nz_ps0_tsb
part_5_d_ctx_zero_ps1_tsb    part_5_d_z_ps1_tsb
part_5_d_ctx_nonzero_ps1_tsb part_5_d_nz_ps1_tsb

part_6_i_ctx_zero_ps0_tsb    part_6_i_z_ps0_tsb
part_6_i_ctx_nonzero_ps0_tsb part_6_i_nz_ps0_tsb
part_6_i_ctx_zero_ps1_tsb    part_6_i_z_ps1_tsb
part_6_i_ctx_nonzero_ps1_tsb part_6_i_nz_ps1_tsb
part_6_d_ctx_zero_ps0_tsb    part_6_d_z_ps0_tsb
part_6_d_ctx_nonzero_ps0_tsb part_6_d_nz_ps0_tsb
part_6_d_ctx_zero_ps1_tsb    part_6_d_z_ps1_tsb
part_6_d_ctx_nonzero_ps1_tsb part_6_d_nz_ps1_tsb

part_7_i_ctx_zero_ps0_tsb    part_7_i_z_ps0_tsb
part_7_i_ctx_nonzero_ps0_tsb part_7_i_nz_ps0_tsb
part_7_i_ctx_zero_ps1_tsb    part_7_i_z_ps1_tsb
part_7_i_ctx_nonzero_ps1_tsb part_7_i_nz_ps1_tsb
part_7_d_ctx_zero_ps0_tsb    part_7_d_z_ps0_tsb
part_7_d_ctx_nonzero_ps0_tsb part_7_d_nz_ps0_tsb
part_7_d_ctx_zero_ps1_tsb    part_7_d_z_ps1_tsb
part_7_d_ctx_nonzero_ps1_tsb part_7_d_nz_ps1_tsb

#endif
#endif

