<stg><name>bin_conv_Pipeline_LOOP_BATCH_NORM</name>


<trans_list>

<trans id="893" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %poolword_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="poolword_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %lnot_i_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lnot_i_i

]]></Node>
<StgValue><ssdm name="lnot_i_i_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %trunc_ln930_13_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_13

]]></Node>
<StgValue><ssdm name="trunc_ln930_13_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %trunc_ln930_12_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_12

]]></Node>
<StgValue><ssdm name="trunc_ln930_12_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %trunc_ln930_11_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_11

]]></Node>
<StgValue><ssdm name="trunc_ln930_11_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:6 %trunc_ln930_10_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_10

]]></Node>
<StgValue><ssdm name="trunc_ln930_10_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:7 %trunc_ln930_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_s

]]></Node>
<StgValue><ssdm name="trunc_ln930_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:8 %trunc_ln930_9_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_9

]]></Node>
<StgValue><ssdm name="trunc_ln930_9_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:9 %trunc_ln930_8_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_8

]]></Node>
<StgValue><ssdm name="trunc_ln930_8_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:10 %trunc_ln930_7_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_7

]]></Node>
<StgValue><ssdm name="trunc_ln930_7_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:11 %trunc_ln930_6_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_6

]]></Node>
<StgValue><ssdm name="trunc_ln930_6_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:12 %trunc_ln930_5_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_5

]]></Node>
<StgValue><ssdm name="trunc_ln930_5_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:13 %trunc_ln930_4_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_4

]]></Node>
<StgValue><ssdm name="trunc_ln930_4_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:14 %trunc_ln930_3_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln930_3

]]></Node>
<StgValue><ssdm name="trunc_ln930_3_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:15 %pool_width_V_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %pool_width_V

]]></Node>
<StgValue><ssdm name="pool_width_V_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:16 %conv570_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %conv570_cast

]]></Node>
<StgValue><ssdm name="conv570_cast_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:17 %norm_mode_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %norm_mode

]]></Node>
<StgValue><ssdm name="norm_mode_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:18 %mul_ln186_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %mul_ln186

]]></Node>
<StgValue><ssdm name="mul_ln186_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %nc_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %nc

]]></Node>
<StgValue><ssdm name="nc_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:20 %d_o_idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %d_o_idx

]]></Node>
<StgValue><ssdm name="d_o_idx_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:21 %trunc_ln14_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln14

]]></Node>
<StgValue><ssdm name="trunc_ln14_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:22 %o_bank_idx_V_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %o_bank_idx_V_1

]]></Node>
<StgValue><ssdm name="o_bank_idx_V_1_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:23 %ret_V_37_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ret_V_37

]]></Node>
<StgValue><ssdm name="ret_V_37_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:24 %words_per_image_V_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %words_per_image_V

]]></Node>
<StgValue><ssdm name="words_per_image_V_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i5 0, i5 %w_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:26 %br_ln0 = br void %VITIS_LOOP_411_16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_411_16:0 %w_V_1 = load i5 %w_V

]]></Node>
<StgValue><ssdm name="w_V_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_411_16:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_411_16:2 %icmp_ln1027 = icmp_eq  i5 %w_V_1, i5 %words_per_image_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_411_16:3 %add_ln840 = add i5 %w_V_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_411_16:4 %br_ln404 = br i1 %icmp_ln1027, void %VITIS_LOOP_411_16.split, void %for.end610.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
VITIS_LOOP_411_16.split:0 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %w_V_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:1 %zext_ln1031 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1031"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:2 %fixed_buffer_V_addr = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:3 %or_ln1031 = or i11 %tmp_s, i11 1

]]></Node>
<StgValue><ssdm name="or_ln1031"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:4 %zext_ln1031_1 = zext i11 %or_ln1031

]]></Node>
<StgValue><ssdm name="zext_ln1031_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:5 %fixed_buffer_V_addr_1 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_1

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:6 %or_ln1031_1 = or i11 %tmp_s, i11 2

]]></Node>
<StgValue><ssdm name="or_ln1031_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:7 %zext_ln1031_2 = zext i11 %or_ln1031_1

]]></Node>
<StgValue><ssdm name="zext_ln1031_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:8 %fixed_buffer_V_addr_2 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:9 %or_ln1031_2 = or i11 %tmp_s, i11 3

]]></Node>
<StgValue><ssdm name="or_ln1031_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:10 %zext_ln1031_3 = zext i11 %or_ln1031_2

]]></Node>
<StgValue><ssdm name="zext_ln1031_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:11 %fixed_buffer_V_addr_3 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_3

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:12 %or_ln1031_3 = or i11 %tmp_s, i11 4

]]></Node>
<StgValue><ssdm name="or_ln1031_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:13 %zext_ln1031_4 = zext i11 %or_ln1031_3

]]></Node>
<StgValue><ssdm name="zext_ln1031_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:14 %fixed_buffer_V_addr_4 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_4

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:15 %or_ln1031_4 = or i11 %tmp_s, i11 5

]]></Node>
<StgValue><ssdm name="or_ln1031_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:16 %zext_ln1031_5 = zext i11 %or_ln1031_4

]]></Node>
<StgValue><ssdm name="zext_ln1031_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:17 %fixed_buffer_V_addr_5 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_5

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_5"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:18 %or_ln1031_5 = or i11 %tmp_s, i11 6

]]></Node>
<StgValue><ssdm name="or_ln1031_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:19 %zext_ln1031_6 = zext i11 %or_ln1031_5

]]></Node>
<StgValue><ssdm name="zext_ln1031_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:20 %fixed_buffer_V_addr_6 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_6

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_6"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:21 %or_ln1031_6 = or i11 %tmp_s, i11 7

]]></Node>
<StgValue><ssdm name="or_ln1031_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:22 %zext_ln1031_7 = zext i11 %or_ln1031_6

]]></Node>
<StgValue><ssdm name="zext_ln1031_7"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:23 %fixed_buffer_V_addr_7 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_7

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_7"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:24 %or_ln1031_7 = or i11 %tmp_s, i11 8

]]></Node>
<StgValue><ssdm name="or_ln1031_7"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:25 %zext_ln1031_8 = zext i11 %or_ln1031_7

]]></Node>
<StgValue><ssdm name="zext_ln1031_8"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:26 %fixed_buffer_V_addr_8 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_8

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_8"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:27 %or_ln1031_8 = or i11 %tmp_s, i11 9

]]></Node>
<StgValue><ssdm name="or_ln1031_8"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:28 %zext_ln1031_9 = zext i11 %or_ln1031_8

]]></Node>
<StgValue><ssdm name="zext_ln1031_9"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:29 %fixed_buffer_V_addr_9 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_9

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_9"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:30 %or_ln1031_9 = or i11 %tmp_s, i11 10

]]></Node>
<StgValue><ssdm name="or_ln1031_9"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:31 %zext_ln1031_10 = zext i11 %or_ln1031_9

]]></Node>
<StgValue><ssdm name="zext_ln1031_10"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:32 %fixed_buffer_V_addr_10 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_10

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_10"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:33 %or_ln1031_10 = or i11 %tmp_s, i11 11

]]></Node>
<StgValue><ssdm name="or_ln1031_10"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:34 %zext_ln1031_11 = zext i11 %or_ln1031_10

]]></Node>
<StgValue><ssdm name="zext_ln1031_11"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:35 %fixed_buffer_V_addr_11 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_11

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_11"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:36 %or_ln1031_11 = or i11 %tmp_s, i11 12

]]></Node>
<StgValue><ssdm name="or_ln1031_11"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:37 %zext_ln1031_12 = zext i11 %or_ln1031_11

]]></Node>
<StgValue><ssdm name="zext_ln1031_12"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:38 %fixed_buffer_V_addr_12 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_12

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_12"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:39 %or_ln1031_12 = or i11 %tmp_s, i11 13

]]></Node>
<StgValue><ssdm name="or_ln1031_12"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:40 %zext_ln1031_13 = zext i11 %or_ln1031_12

]]></Node>
<StgValue><ssdm name="zext_ln1031_13"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:41 %fixed_buffer_V_addr_13 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_13

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_13"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:42 %or_ln1031_13 = or i11 %tmp_s, i11 14

]]></Node>
<StgValue><ssdm name="or_ln1031_13"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:43 %zext_ln1031_14 = zext i11 %or_ln1031_13

]]></Node>
<StgValue><ssdm name="zext_ln1031_14"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:44 %fixed_buffer_V_addr_14 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_14

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_14"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:45 %or_ln1031_14 = or i11 %tmp_s, i11 15

]]></Node>
<StgValue><ssdm name="or_ln1031_14"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:46 %zext_ln1031_15 = zext i11 %or_ln1031_14

]]></Node>
<StgValue><ssdm name="zext_ln1031_15"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:47 %fixed_buffer_V_addr_15 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_15

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_15"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:194 %fixed_buffer_V_load = load i11 %fixed_buffer_V_addr

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:197 %fixed_buffer_V_load_1 = load i11 %fixed_buffer_V_addr_1

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:200 %fixed_buffer_V_load_2 = load i11 %fixed_buffer_V_addr_2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:203 %fixed_buffer_V_load_3 = load i11 %fixed_buffer_V_addr_3

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_3"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:206 %fixed_buffer_V_load_4 = load i11 %fixed_buffer_V_addr_4

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_4"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:209 %fixed_buffer_V_load_5 = load i11 %fixed_buffer_V_addr_5

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_5"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:212 %fixed_buffer_V_load_6 = load i11 %fixed_buffer_V_addr_6

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_6"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:215 %fixed_buffer_V_load_7 = load i11 %fixed_buffer_V_addr_7

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_7"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:218 %fixed_buffer_V_load_8 = load i11 %fixed_buffer_V_addr_8

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_8"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:221 %fixed_buffer_V_load_9 = load i11 %fixed_buffer_V_addr_9

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_9"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:224 %fixed_buffer_V_load_10 = load i11 %fixed_buffer_V_addr_10

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_10"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:227 %fixed_buffer_V_load_11 = load i11 %fixed_buffer_V_addr_11

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_11"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:230 %fixed_buffer_V_load_12 = load i11 %fixed_buffer_V_addr_12

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_12"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:233 %fixed_buffer_V_load_13 = load i11 %fixed_buffer_V_addr_13

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_13"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:236 %fixed_buffer_V_load_14 = load i11 %fixed_buffer_V_addr_14

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_14"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:239 %fixed_buffer_V_load_15 = load i11 %fixed_buffer_V_addr_15

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_15"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="14" op_0_bw="5">
<![CDATA[
VITIS_LOOP_411_16.split:388 %zext_ln1514 = zext i5 %w_V_1

]]></Node>
<StgValue><ssdm name="zext_ln1514"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_411_16.split:389 %o_bank_offset_V_2 = add i14 %zext_ln1514, i14 %mul_ln186_read

]]></Node>
<StgValue><ssdm name="o_bank_offset_V_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="14">
<![CDATA[
VITIS_LOOP_411_16.split:390 %trunc_ln1669 = trunc i14 %o_bank_offset_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln1669"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="2" op_0_bw="5">
<![CDATA[
VITIS_LOOP_411_16.split:391 %trunc_ln1669_7 = trunc i5 %w_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln1669_7"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
VITIS_LOOP_411_16.split:393 %switch_ln415 = switch i2 %norm_mode_read, void %for.inc608, i2 1, void %if.then535, i2 2, void %for.inc554.split.0

]]></Node>
<StgValue><ssdm name="switch_ln415"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc554.split.0:330 %br_ln440 = br i1 %lnot_i_i_read, void %if.then586, void %if.else588

]]></Node>
<StgValue><ssdm name="br_ln440"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
<literal name="lnot_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then586:0 %trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %o_bank_offset_V_2, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
<literal name="lnot_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
if.then586:2 %br_ln443 = br void %for.inc608

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
<literal name="lnot_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
if.else588:6 %br_ln0 = br void %for.inc608

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
if.then535:1 %br_ln417 = br void %for.inc608

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc608:8 %store_ln404 = store i5 %add_ln840, i5 %w_V

]]></Node>
<StgValue><ssdm name="store_ln404"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:48 %or_ln1031_15 = or i11 %tmp_s, i11 16

]]></Node>
<StgValue><ssdm name="or_ln1031_15"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:49 %zext_ln1031_16 = zext i11 %or_ln1031_15

]]></Node>
<StgValue><ssdm name="zext_ln1031_16"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:50 %fixed_buffer_V_addr_16 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_16

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_16"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:51 %or_ln1031_16 = or i11 %tmp_s, i11 17

]]></Node>
<StgValue><ssdm name="or_ln1031_16"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:52 %zext_ln1031_17 = zext i11 %or_ln1031_16

]]></Node>
<StgValue><ssdm name="zext_ln1031_17"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:53 %fixed_buffer_V_addr_17 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_17

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_17"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:54 %or_ln1031_17 = or i11 %tmp_s, i11 18

]]></Node>
<StgValue><ssdm name="or_ln1031_17"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:55 %zext_ln1031_18 = zext i11 %or_ln1031_17

]]></Node>
<StgValue><ssdm name="zext_ln1031_18"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:56 %fixed_buffer_V_addr_18 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_18

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_18"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:57 %or_ln1031_18 = or i11 %tmp_s, i11 19

]]></Node>
<StgValue><ssdm name="or_ln1031_18"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:58 %zext_ln1031_19 = zext i11 %or_ln1031_18

]]></Node>
<StgValue><ssdm name="zext_ln1031_19"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:59 %fixed_buffer_V_addr_19 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_19

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_19"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:60 %or_ln1031_19 = or i11 %tmp_s, i11 20

]]></Node>
<StgValue><ssdm name="or_ln1031_19"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:61 %zext_ln1031_20 = zext i11 %or_ln1031_19

]]></Node>
<StgValue><ssdm name="zext_ln1031_20"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:62 %fixed_buffer_V_addr_20 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_20

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_20"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:63 %or_ln1031_20 = or i11 %tmp_s, i11 21

]]></Node>
<StgValue><ssdm name="or_ln1031_20"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:64 %zext_ln1031_21 = zext i11 %or_ln1031_20

]]></Node>
<StgValue><ssdm name="zext_ln1031_21"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:65 %fixed_buffer_V_addr_21 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_21

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_21"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:66 %or_ln1031_21 = or i11 %tmp_s, i11 22

]]></Node>
<StgValue><ssdm name="or_ln1031_21"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:67 %zext_ln1031_22 = zext i11 %or_ln1031_21

]]></Node>
<StgValue><ssdm name="zext_ln1031_22"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:68 %fixed_buffer_V_addr_22 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_22

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_22"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:69 %or_ln1031_22 = or i11 %tmp_s, i11 23

]]></Node>
<StgValue><ssdm name="or_ln1031_22"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:70 %zext_ln1031_23 = zext i11 %or_ln1031_22

]]></Node>
<StgValue><ssdm name="zext_ln1031_23"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:71 %fixed_buffer_V_addr_23 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_23

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_23"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:72 %or_ln1031_23 = or i11 %tmp_s, i11 24

]]></Node>
<StgValue><ssdm name="or_ln1031_23"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:73 %zext_ln1031_24 = zext i11 %or_ln1031_23

]]></Node>
<StgValue><ssdm name="zext_ln1031_24"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:74 %fixed_buffer_V_addr_24 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_24

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_24"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:75 %or_ln1031_24 = or i11 %tmp_s, i11 25

]]></Node>
<StgValue><ssdm name="or_ln1031_24"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:76 %zext_ln1031_25 = zext i11 %or_ln1031_24

]]></Node>
<StgValue><ssdm name="zext_ln1031_25"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:77 %fixed_buffer_V_addr_25 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_25

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_25"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:78 %or_ln1031_25 = or i11 %tmp_s, i11 26

]]></Node>
<StgValue><ssdm name="or_ln1031_25"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:79 %zext_ln1031_26 = zext i11 %or_ln1031_25

]]></Node>
<StgValue><ssdm name="zext_ln1031_26"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:80 %fixed_buffer_V_addr_26 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_26

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_26"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:81 %or_ln1031_26 = or i11 %tmp_s, i11 27

]]></Node>
<StgValue><ssdm name="or_ln1031_26"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:82 %zext_ln1031_27 = zext i11 %or_ln1031_26

]]></Node>
<StgValue><ssdm name="zext_ln1031_27"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:83 %fixed_buffer_V_addr_27 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_27

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_27"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:84 %or_ln1031_27 = or i11 %tmp_s, i11 28

]]></Node>
<StgValue><ssdm name="or_ln1031_27"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:85 %zext_ln1031_28 = zext i11 %or_ln1031_27

]]></Node>
<StgValue><ssdm name="zext_ln1031_28"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:86 %fixed_buffer_V_addr_28 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_28

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_28"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:87 %or_ln1031_28 = or i11 %tmp_s, i11 29

]]></Node>
<StgValue><ssdm name="or_ln1031_28"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:88 %zext_ln1031_29 = zext i11 %or_ln1031_28

]]></Node>
<StgValue><ssdm name="zext_ln1031_29"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:89 %fixed_buffer_V_addr_29 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_29

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_29"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:90 %or_ln1031_29 = or i11 %tmp_s, i11 30

]]></Node>
<StgValue><ssdm name="or_ln1031_29"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:91 %zext_ln1031_30 = zext i11 %or_ln1031_29

]]></Node>
<StgValue><ssdm name="zext_ln1031_30"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:92 %fixed_buffer_V_addr_30 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_30

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_30"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:93 %or_ln1031_30 = or i11 %tmp_s, i11 31

]]></Node>
<StgValue><ssdm name="or_ln1031_30"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:94 %zext_ln1031_31 = zext i11 %or_ln1031_30

]]></Node>
<StgValue><ssdm name="zext_ln1031_31"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:95 %fixed_buffer_V_addr_31 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_31

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_31"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:194 %fixed_buffer_V_load = load i11 %fixed_buffer_V_addr

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:195 %sext_ln804 = sext i12 %fixed_buffer_V_load

]]></Node>
<StgValue><ssdm name="sext_ln804"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:196 %icmp_ln804 = icmp_slt  i16 %sext_ln804, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:197 %fixed_buffer_V_load_1 = load i11 %fixed_buffer_V_addr_1

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:198 %sext_ln804_1 = sext i12 %fixed_buffer_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln804_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:199 %icmp_ln804_1 = icmp_slt  i16 %sext_ln804_1, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_1"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:200 %fixed_buffer_V_load_2 = load i11 %fixed_buffer_V_addr_2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_2"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:201 %sext_ln804_2 = sext i12 %fixed_buffer_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln804_2"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:202 %icmp_ln804_2 = icmp_slt  i16 %sext_ln804_2, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_2"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:203 %fixed_buffer_V_load_3 = load i11 %fixed_buffer_V_addr_3

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_3"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:204 %sext_ln804_3 = sext i12 %fixed_buffer_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln804_3"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:205 %icmp_ln804_3 = icmp_slt  i16 %sext_ln804_3, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_3"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:206 %fixed_buffer_V_load_4 = load i11 %fixed_buffer_V_addr_4

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_4"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:207 %sext_ln804_4 = sext i12 %fixed_buffer_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln804_4"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:208 %icmp_ln804_4 = icmp_slt  i16 %sext_ln804_4, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_4"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:209 %fixed_buffer_V_load_5 = load i11 %fixed_buffer_V_addr_5

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_5"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:210 %sext_ln804_5 = sext i12 %fixed_buffer_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln804_5"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:211 %icmp_ln804_5 = icmp_slt  i16 %sext_ln804_5, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_5"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:212 %fixed_buffer_V_load_6 = load i11 %fixed_buffer_V_addr_6

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_6"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:213 %sext_ln804_6 = sext i12 %fixed_buffer_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln804_6"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:214 %icmp_ln804_6 = icmp_slt  i16 %sext_ln804_6, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_6"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:215 %fixed_buffer_V_load_7 = load i11 %fixed_buffer_V_addr_7

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_7"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:216 %sext_ln804_7 = sext i12 %fixed_buffer_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln804_7"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:217 %icmp_ln804_7 = icmp_slt  i16 %sext_ln804_7, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_7"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:218 %fixed_buffer_V_load_8 = load i11 %fixed_buffer_V_addr_8

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_8"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:219 %sext_ln804_8 = sext i12 %fixed_buffer_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln804_8"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:220 %icmp_ln804_8 = icmp_slt  i16 %sext_ln804_8, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_8"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:221 %fixed_buffer_V_load_9 = load i11 %fixed_buffer_V_addr_9

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_9"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:222 %sext_ln804_9 = sext i12 %fixed_buffer_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln804_9"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:223 %icmp_ln804_9 = icmp_slt  i16 %sext_ln804_9, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_9"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:224 %fixed_buffer_V_load_10 = load i11 %fixed_buffer_V_addr_10

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_10"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:225 %sext_ln804_10 = sext i12 %fixed_buffer_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln804_10"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:226 %icmp_ln804_10 = icmp_slt  i16 %sext_ln804_10, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_10"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:227 %fixed_buffer_V_load_11 = load i11 %fixed_buffer_V_addr_11

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_11"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:228 %sext_ln804_11 = sext i12 %fixed_buffer_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln804_11"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:229 %icmp_ln804_11 = icmp_slt  i16 %sext_ln804_11, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_11"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:230 %fixed_buffer_V_load_12 = load i11 %fixed_buffer_V_addr_12

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_12"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:231 %sext_ln804_12 = sext i12 %fixed_buffer_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln804_12"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:232 %icmp_ln804_12 = icmp_slt  i16 %sext_ln804_12, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_12"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:233 %fixed_buffer_V_load_13 = load i11 %fixed_buffer_V_addr_13

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_13"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:234 %sext_ln804_13 = sext i12 %fixed_buffer_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln804_13"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:235 %icmp_ln804_13 = icmp_slt  i16 %sext_ln804_13, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_13"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:236 %fixed_buffer_V_load_14 = load i11 %fixed_buffer_V_addr_14

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_14"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:237 %sext_ln804_14 = sext i12 %fixed_buffer_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln804_14"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:238 %icmp_ln804_14 = icmp_slt  i16 %sext_ln804_14, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_14"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:239 %fixed_buffer_V_load_15 = load i11 %fixed_buffer_V_addr_15

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_15"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:240 %sext_ln804_15 = sext i12 %fixed_buffer_V_load_15

]]></Node>
<StgValue><ssdm name="sext_ln804_15"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:241 %icmp_ln804_15 = icmp_slt  i16 %sext_ln804_15, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_15"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:242 %fixed_buffer_V_load_16 = load i11 %fixed_buffer_V_addr_16

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_16"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:245 %fixed_buffer_V_load_17 = load i11 %fixed_buffer_V_addr_17

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_17"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:248 %fixed_buffer_V_load_18 = load i11 %fixed_buffer_V_addr_18

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_18"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:251 %fixed_buffer_V_load_19 = load i11 %fixed_buffer_V_addr_19

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_19"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:254 %fixed_buffer_V_load_20 = load i11 %fixed_buffer_V_addr_20

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_20"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:257 %fixed_buffer_V_load_21 = load i11 %fixed_buffer_V_addr_21

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_21"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:260 %fixed_buffer_V_load_22 = load i11 %fixed_buffer_V_addr_22

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_22"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:263 %fixed_buffer_V_load_23 = load i11 %fixed_buffer_V_addr_23

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_23"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:266 %fixed_buffer_V_load_24 = load i11 %fixed_buffer_V_addr_24

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_24"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:269 %fixed_buffer_V_load_25 = load i11 %fixed_buffer_V_addr_25

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_25"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:272 %fixed_buffer_V_load_26 = load i11 %fixed_buffer_V_addr_26

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_26"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:275 %fixed_buffer_V_load_27 = load i11 %fixed_buffer_V_addr_27

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_27"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:278 %fixed_buffer_V_load_28 = load i11 %fixed_buffer_V_addr_28

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_28"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:281 %fixed_buffer_V_load_29 = load i11 %fixed_buffer_V_addr_29

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_29"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:284 %fixed_buffer_V_load_30 = load i11 %fixed_buffer_V_addr_30

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_30"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:287 %fixed_buffer_V_load_31 = load i11 %fixed_buffer_V_addr_31

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_31"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:155 %sub_ln628_6 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628_6"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:156 %zext_ln628_8 = zext i3 %sub_ln628_6

]]></Node>
<StgValue><ssdm name="zext_ln628_8"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:157 %lshr_ln628_6 = lshr i6 63, i6 %zext_ln628_8

]]></Node>
<StgValue><ssdm name="lshr_ln628_6"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc554.split.0:158 %tmp_232 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lshr_ln628_6, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="2" op_3_bw="1">
<![CDATA[
for.inc554.split.0:159 %tmp_233 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1, i2 0, i2 %tmp_232, i1 0

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:160 %add_ln186_8 = add i5 %tmp_233, i5 %trunc_ln930_5_read

]]></Node>
<StgValue><ssdm name="add_ln186_8"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:161 %add_ln186_9 = add i5 %add_ln186_8, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_9"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:163 %zext_ln552_17 = zext i5 %add_ln186_8

]]></Node>
<StgValue><ssdm name="zext_ln552_17"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:164 %shl_ln779_11 = shl i32 1, i32 %zext_ln552_17

]]></Node>
<StgValue><ssdm name="shl_ln779_11"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:165 %zext_ln552_18 = zext i5 %add_ln186_9

]]></Node>
<StgValue><ssdm name="zext_ln552_18"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:166 %shl_ln779_12 = shl i32 1, i32 %zext_ln552_18

]]></Node>
<StgValue><ssdm name="shl_ln779_12"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:167 %or_ln433_6 = or i32 %shl_ln779_12, i32 %shl_ln779_11

]]></Node>
<StgValue><ssdm name="or_ln433_6"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:172 %sub_ln628_7 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628_7"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:173 %zext_ln628_9 = zext i3 %sub_ln628_7

]]></Node>
<StgValue><ssdm name="zext_ln628_9"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:174 %lshr_ln628_7 = lshr i6 63, i6 %zext_ln628_9

]]></Node>
<StgValue><ssdm name="lshr_ln628_7"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="3" op_0_bw="6">
<![CDATA[
for.inc554.split.0:175 %trunc_ln186_4 = trunc i6 %lshr_ln628_7

]]></Node>
<StgValue><ssdm name="trunc_ln186_4"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
for.inc554.split.0:176 %tmp_235 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 0, i3 %trunc_ln186_4

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:177 %add_ln186_10 = add i5 %tmp_235, i5 %trunc_ln930_6_read

]]></Node>
<StgValue><ssdm name="add_ln186_10"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:178 %add_ln186_11 = add i5 %add_ln186_10, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_11"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:180 %zext_ln552_20 = zext i5 %add_ln186_10

]]></Node>
<StgValue><ssdm name="zext_ln552_20"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:181 %shl_ln779_13 = shl i32 1, i32 %zext_ln552_20

]]></Node>
<StgValue><ssdm name="shl_ln779_13"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:182 %zext_ln552_21 = zext i5 %add_ln186_11

]]></Node>
<StgValue><ssdm name="zext_ln552_21"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:183 %shl_ln779_14 = shl i32 1, i32 %zext_ln552_21

]]></Node>
<StgValue><ssdm name="shl_ln779_14"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:184 %or_ln433_7 = or i32 %shl_ln779_14, i32 %shl_ln779_13

]]></Node>
<StgValue><ssdm name="or_ln433_7"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:189 %sub_ln628_8 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628_8"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:190 %zext_ln628_10 = zext i3 %sub_ln628_8

]]></Node>
<StgValue><ssdm name="zext_ln628_10"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:191 %lshr_ln628_8 = lshr i6 63, i6 %zext_ln628_10

]]></Node>
<StgValue><ssdm name="lshr_ln628_8"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc554.split.0:192 %tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_8, i32 3

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="3">
<![CDATA[
for.inc554.split.0:193 %tmp_238 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i3, i1 0, i1 %tmp_237, i3 0

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:194 %add_ln186_12 = add i5 %tmp_238, i5 %trunc_ln930_7_read

]]></Node>
<StgValue><ssdm name="add_ln186_12"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:195 %add_ln186_13 = add i5 %add_ln186_12, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_13"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:197 %zext_ln552_23 = zext i5 %add_ln186_12

]]></Node>
<StgValue><ssdm name="zext_ln552_23"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:198 %shl_ln779_15 = shl i32 1, i32 %zext_ln552_23

]]></Node>
<StgValue><ssdm name="shl_ln779_15"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:199 %zext_ln552_24 = zext i5 %add_ln186_13

]]></Node>
<StgValue><ssdm name="zext_ln552_24"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:200 %shl_ln779_16 = shl i32 1, i32 %zext_ln552_24

]]></Node>
<StgValue><ssdm name="shl_ln779_16"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:201 %or_ln433_8 = or i32 %shl_ln779_16, i32 %shl_ln779_15

]]></Node>
<StgValue><ssdm name="or_ln433_8"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:206 %sub_ln628_9 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628_9"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:207 %zext_ln628_11 = zext i3 %sub_ln628_9

]]></Node>
<StgValue><ssdm name="zext_ln628_11"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:208 %lshr_ln628_9 = lshr i6 63, i6 %zext_ln628_11

]]></Node>
<StgValue><ssdm name="lshr_ln628_9"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc554.split.0:209 %tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_9, i32 3

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="6">
<![CDATA[
for.inc554.split.0:210 %trunc_ln186_5 = trunc i6 %lshr_ln628_9

]]></Node>
<StgValue><ssdm name="trunc_ln186_5"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1">
<![CDATA[
for.inc554.split.0:211 %tmp_241 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i2.i1, i1 0, i1 %tmp_240, i2 0, i1 %trunc_ln186_5

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:212 %add_ln186_14 = add i5 %tmp_241, i5 %trunc_ln930_8_read

]]></Node>
<StgValue><ssdm name="add_ln186_14"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:213 %add_ln186_15 = add i5 %add_ln186_14, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_15"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:215 %zext_ln552_26 = zext i5 %add_ln186_14

]]></Node>
<StgValue><ssdm name="zext_ln552_26"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:216 %shl_ln779_17 = shl i32 1, i32 %zext_ln552_26

]]></Node>
<StgValue><ssdm name="shl_ln779_17"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:217 %zext_ln552_27 = zext i5 %add_ln186_15

]]></Node>
<StgValue><ssdm name="zext_ln552_27"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:218 %shl_ln779_18 = shl i32 1, i32 %zext_ln552_27

]]></Node>
<StgValue><ssdm name="shl_ln779_18"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:219 %or_ln433_9 = or i32 %shl_ln779_18, i32 %shl_ln779_17

]]></Node>
<StgValue><ssdm name="or_ln433_9"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:224 %sub_ln628_10 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628_10"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:225 %zext_ln628_12 = zext i3 %sub_ln628_10

]]></Node>
<StgValue><ssdm name="zext_ln628_12"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:226 %lshr_ln628_10 = lshr i6 63, i6 %zext_ln628_12

]]></Node>
<StgValue><ssdm name="lshr_ln628_10"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc554.split.0:227 %tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_10, i32 3

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc554.split.0:228 %tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_10, i32 1

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
for.inc554.split.0:229 %tmp_245 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 0, i1 %tmp_243, i1 0, i1 %tmp_244, i1 0

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:230 %add_ln186_16 = add i5 %tmp_245, i5 %trunc_ln930_9_read

]]></Node>
<StgValue><ssdm name="add_ln186_16"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:231 %add_ln186_17 = add i5 %add_ln186_16, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_17"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:233 %zext_ln552_29 = zext i5 %add_ln186_16

]]></Node>
<StgValue><ssdm name="zext_ln552_29"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:234 %shl_ln779_19 = shl i32 1, i32 %zext_ln552_29

]]></Node>
<StgValue><ssdm name="shl_ln779_19"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:235 %zext_ln552_30 = zext i5 %add_ln186_17

]]></Node>
<StgValue><ssdm name="zext_ln552_30"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:236 %shl_ln779_20 = shl i32 1, i32 %zext_ln552_30

]]></Node>
<StgValue><ssdm name="shl_ln779_20"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:237 %or_ln433_10 = or i32 %shl_ln779_20, i32 %shl_ln779_19

]]></Node>
<StgValue><ssdm name="or_ln433_10"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:242 %sub_ln628_11 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628_11"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:243 %zext_ln628_13 = zext i3 %sub_ln628_11

]]></Node>
<StgValue><ssdm name="zext_ln628_13"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:244 %lshr_ln628_11 = lshr i6 63, i6 %zext_ln628_13

]]></Node>
<StgValue><ssdm name="lshr_ln628_11"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc554.split.0:245 %tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_11, i32 3

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="2" op_0_bw="6">
<![CDATA[
for.inc554.split.0:246 %trunc_ln186_6 = trunc i6 %lshr_ln628_11

]]></Node>
<StgValue><ssdm name="trunc_ln186_6"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="2">
<![CDATA[
for.inc554.split.0:247 %tmp_248 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i2, i1 0, i1 %tmp_247, i1 0, i2 %trunc_ln186_6

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:248 %add_ln186_18 = add i5 %tmp_248, i5 %trunc_ln930_read

]]></Node>
<StgValue><ssdm name="add_ln186_18"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
for.inc608:0 %o_bank_idx_V = phi i1 %ret_V_37_read, void %if.then535, i1 %o_bank_idx_V_1_read, void %if.else588, i1 %ret_V_37_read, void %if.then586, i1 %ret_V_37_read, void %VITIS_LOOP_411_16.split

]]></Node>
<StgValue><ssdm name="o_bank_idx_V"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0">
<![CDATA[
for.inc608:1 %o_bank_offset_V = phi i12 %trunc_ln1669, void %if.then535, i12 %trunc_ln14_read, void %if.else588, i12 %trunc_ln, void %if.then586, i12 %trunc_ln1669, void %VITIS_LOOP_411_16.split

]]></Node>
<StgValue><ssdm name="o_bank_offset_V"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="10">
<![CDATA[
for.inc608:2 %tmp_119 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %d_o_idx_read, i1 %o_bank_idx_V, i10 0

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc608:3 %add_ln451 = add i12 %tmp_119, i12 %o_bank_offset_V

]]></Node>
<StgValue><ssdm name="add_ln451"/></StgValue>
</operation>

<operation id="852" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0">
<![CDATA[
for.end610.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:96 %or_ln1031_31 = or i11 %tmp_s, i11 32

]]></Node>
<StgValue><ssdm name="or_ln1031_31"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:97 %zext_ln1031_32 = zext i11 %or_ln1031_31

]]></Node>
<StgValue><ssdm name="zext_ln1031_32"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:98 %fixed_buffer_V_addr_32 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_32

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_32"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:99 %or_ln1031_32 = or i11 %tmp_s, i11 33

]]></Node>
<StgValue><ssdm name="or_ln1031_32"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:100 %zext_ln1031_33 = zext i11 %or_ln1031_32

]]></Node>
<StgValue><ssdm name="zext_ln1031_33"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:101 %fixed_buffer_V_addr_33 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_33

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_33"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:102 %or_ln1031_33 = or i11 %tmp_s, i11 34

]]></Node>
<StgValue><ssdm name="or_ln1031_33"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:103 %zext_ln1031_34 = zext i11 %or_ln1031_33

]]></Node>
<StgValue><ssdm name="zext_ln1031_34"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:104 %fixed_buffer_V_addr_34 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_34

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_34"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:105 %or_ln1031_34 = or i11 %tmp_s, i11 35

]]></Node>
<StgValue><ssdm name="or_ln1031_34"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:106 %zext_ln1031_35 = zext i11 %or_ln1031_34

]]></Node>
<StgValue><ssdm name="zext_ln1031_35"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:107 %fixed_buffer_V_addr_35 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_35

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_35"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:108 %or_ln1031_35 = or i11 %tmp_s, i11 36

]]></Node>
<StgValue><ssdm name="or_ln1031_35"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:109 %zext_ln1031_36 = zext i11 %or_ln1031_35

]]></Node>
<StgValue><ssdm name="zext_ln1031_36"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:110 %fixed_buffer_V_addr_36 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_36

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_36"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:111 %or_ln1031_36 = or i11 %tmp_s, i11 37

]]></Node>
<StgValue><ssdm name="or_ln1031_36"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:112 %zext_ln1031_37 = zext i11 %or_ln1031_36

]]></Node>
<StgValue><ssdm name="zext_ln1031_37"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:113 %fixed_buffer_V_addr_37 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_37

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_37"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:114 %or_ln1031_37 = or i11 %tmp_s, i11 38

]]></Node>
<StgValue><ssdm name="or_ln1031_37"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:115 %zext_ln1031_38 = zext i11 %or_ln1031_37

]]></Node>
<StgValue><ssdm name="zext_ln1031_38"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:116 %fixed_buffer_V_addr_38 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_38

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_38"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:117 %or_ln1031_38 = or i11 %tmp_s, i11 39

]]></Node>
<StgValue><ssdm name="or_ln1031_38"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:118 %zext_ln1031_39 = zext i11 %or_ln1031_38

]]></Node>
<StgValue><ssdm name="zext_ln1031_39"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:119 %fixed_buffer_V_addr_39 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_39

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_39"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:120 %or_ln1031_39 = or i11 %tmp_s, i11 40

]]></Node>
<StgValue><ssdm name="or_ln1031_39"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:121 %zext_ln1031_40 = zext i11 %or_ln1031_39

]]></Node>
<StgValue><ssdm name="zext_ln1031_40"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:122 %fixed_buffer_V_addr_40 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_40

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_40"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:123 %or_ln1031_40 = or i11 %tmp_s, i11 41

]]></Node>
<StgValue><ssdm name="or_ln1031_40"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:124 %zext_ln1031_41 = zext i11 %or_ln1031_40

]]></Node>
<StgValue><ssdm name="zext_ln1031_41"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:125 %fixed_buffer_V_addr_41 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_41

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_41"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:126 %or_ln1031_41 = or i11 %tmp_s, i11 42

]]></Node>
<StgValue><ssdm name="or_ln1031_41"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:127 %zext_ln1031_42 = zext i11 %or_ln1031_41

]]></Node>
<StgValue><ssdm name="zext_ln1031_42"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:128 %fixed_buffer_V_addr_42 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_42

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_42"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:129 %or_ln1031_42 = or i11 %tmp_s, i11 43

]]></Node>
<StgValue><ssdm name="or_ln1031_42"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:130 %zext_ln1031_43 = zext i11 %or_ln1031_42

]]></Node>
<StgValue><ssdm name="zext_ln1031_43"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:131 %fixed_buffer_V_addr_43 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_43

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_43"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:132 %or_ln1031_43 = or i11 %tmp_s, i11 44

]]></Node>
<StgValue><ssdm name="or_ln1031_43"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:133 %zext_ln1031_44 = zext i11 %or_ln1031_43

]]></Node>
<StgValue><ssdm name="zext_ln1031_44"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:134 %fixed_buffer_V_addr_44 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_44

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_44"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:135 %or_ln1031_44 = or i11 %tmp_s, i11 45

]]></Node>
<StgValue><ssdm name="or_ln1031_44"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:136 %zext_ln1031_45 = zext i11 %or_ln1031_44

]]></Node>
<StgValue><ssdm name="zext_ln1031_45"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:137 %fixed_buffer_V_addr_45 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_45

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_45"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:138 %or_ln1031_45 = or i11 %tmp_s, i11 46

]]></Node>
<StgValue><ssdm name="or_ln1031_45"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:139 %zext_ln1031_46 = zext i11 %or_ln1031_45

]]></Node>
<StgValue><ssdm name="zext_ln1031_46"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:140 %fixed_buffer_V_addr_46 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_46

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_46"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:141 %or_ln1031_46 = or i11 %tmp_s, i11 47

]]></Node>
<StgValue><ssdm name="or_ln1031_46"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:142 %zext_ln1031_47 = zext i11 %or_ln1031_46

]]></Node>
<StgValue><ssdm name="zext_ln1031_47"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:143 %fixed_buffer_V_addr_47 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_47

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_47"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:242 %fixed_buffer_V_load_16 = load i11 %fixed_buffer_V_addr_16

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_16"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:243 %sext_ln804_16 = sext i12 %fixed_buffer_V_load_16

]]></Node>
<StgValue><ssdm name="sext_ln804_16"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:244 %icmp_ln804_16 = icmp_slt  i16 %sext_ln804_16, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_16"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:245 %fixed_buffer_V_load_17 = load i11 %fixed_buffer_V_addr_17

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_17"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:246 %sext_ln804_17 = sext i12 %fixed_buffer_V_load_17

]]></Node>
<StgValue><ssdm name="sext_ln804_17"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:247 %icmp_ln804_17 = icmp_slt  i16 %sext_ln804_17, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_17"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:248 %fixed_buffer_V_load_18 = load i11 %fixed_buffer_V_addr_18

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_18"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:249 %sext_ln804_18 = sext i12 %fixed_buffer_V_load_18

]]></Node>
<StgValue><ssdm name="sext_ln804_18"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:250 %icmp_ln804_18 = icmp_slt  i16 %sext_ln804_18, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_18"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:251 %fixed_buffer_V_load_19 = load i11 %fixed_buffer_V_addr_19

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_19"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:252 %sext_ln804_19 = sext i12 %fixed_buffer_V_load_19

]]></Node>
<StgValue><ssdm name="sext_ln804_19"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:253 %icmp_ln804_19 = icmp_slt  i16 %sext_ln804_19, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_19"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:254 %fixed_buffer_V_load_20 = load i11 %fixed_buffer_V_addr_20

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_20"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:255 %sext_ln804_20 = sext i12 %fixed_buffer_V_load_20

]]></Node>
<StgValue><ssdm name="sext_ln804_20"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:256 %icmp_ln804_20 = icmp_slt  i16 %sext_ln804_20, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_20"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:257 %fixed_buffer_V_load_21 = load i11 %fixed_buffer_V_addr_21

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_21"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:258 %sext_ln804_21 = sext i12 %fixed_buffer_V_load_21

]]></Node>
<StgValue><ssdm name="sext_ln804_21"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:259 %icmp_ln804_21 = icmp_slt  i16 %sext_ln804_21, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_21"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:260 %fixed_buffer_V_load_22 = load i11 %fixed_buffer_V_addr_22

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_22"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:261 %sext_ln804_22 = sext i12 %fixed_buffer_V_load_22

]]></Node>
<StgValue><ssdm name="sext_ln804_22"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:262 %icmp_ln804_22 = icmp_slt  i16 %sext_ln804_22, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_22"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:263 %fixed_buffer_V_load_23 = load i11 %fixed_buffer_V_addr_23

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_23"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:264 %sext_ln804_23 = sext i12 %fixed_buffer_V_load_23

]]></Node>
<StgValue><ssdm name="sext_ln804_23"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:265 %icmp_ln804_23 = icmp_slt  i16 %sext_ln804_23, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_23"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:266 %fixed_buffer_V_load_24 = load i11 %fixed_buffer_V_addr_24

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_24"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:267 %sext_ln804_24 = sext i12 %fixed_buffer_V_load_24

]]></Node>
<StgValue><ssdm name="sext_ln804_24"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:268 %icmp_ln804_24 = icmp_slt  i16 %sext_ln804_24, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_24"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:269 %fixed_buffer_V_load_25 = load i11 %fixed_buffer_V_addr_25

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_25"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:270 %sext_ln804_25 = sext i12 %fixed_buffer_V_load_25

]]></Node>
<StgValue><ssdm name="sext_ln804_25"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:271 %icmp_ln804_25 = icmp_slt  i16 %sext_ln804_25, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_25"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:272 %fixed_buffer_V_load_26 = load i11 %fixed_buffer_V_addr_26

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_26"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:273 %sext_ln804_26 = sext i12 %fixed_buffer_V_load_26

]]></Node>
<StgValue><ssdm name="sext_ln804_26"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:274 %icmp_ln804_26 = icmp_slt  i16 %sext_ln804_26, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_26"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:275 %fixed_buffer_V_load_27 = load i11 %fixed_buffer_V_addr_27

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_27"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:276 %sext_ln804_27 = sext i12 %fixed_buffer_V_load_27

]]></Node>
<StgValue><ssdm name="sext_ln804_27"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:277 %icmp_ln804_27 = icmp_slt  i16 %sext_ln804_27, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_27"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:278 %fixed_buffer_V_load_28 = load i11 %fixed_buffer_V_addr_28

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_28"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:279 %sext_ln804_28 = sext i12 %fixed_buffer_V_load_28

]]></Node>
<StgValue><ssdm name="sext_ln804_28"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:280 %icmp_ln804_28 = icmp_slt  i16 %sext_ln804_28, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_28"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:281 %fixed_buffer_V_load_29 = load i11 %fixed_buffer_V_addr_29

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_29"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:282 %sext_ln804_29 = sext i12 %fixed_buffer_V_load_29

]]></Node>
<StgValue><ssdm name="sext_ln804_29"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:283 %icmp_ln804_29 = icmp_slt  i16 %sext_ln804_29, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_29"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:284 %fixed_buffer_V_load_30 = load i11 %fixed_buffer_V_addr_30

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_30"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:285 %sext_ln804_30 = sext i12 %fixed_buffer_V_load_30

]]></Node>
<StgValue><ssdm name="sext_ln804_30"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:286 %icmp_ln804_30 = icmp_slt  i16 %sext_ln804_30, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_30"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:287 %fixed_buffer_V_load_31 = load i11 %fixed_buffer_V_addr_31

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_31"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:288 %sext_ln804_31 = sext i12 %fixed_buffer_V_load_31

]]></Node>
<StgValue><ssdm name="sext_ln804_31"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:289 %icmp_ln804_31 = icmp_slt  i16 %sext_ln804_31, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_31"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:290 %fixed_buffer_V_load_32 = load i11 %fixed_buffer_V_addr_32

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_32"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:293 %fixed_buffer_V_load_33 = load i11 %fixed_buffer_V_addr_33

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_33"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:296 %fixed_buffer_V_load_34 = load i11 %fixed_buffer_V_addr_34

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_34"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:299 %fixed_buffer_V_load_35 = load i11 %fixed_buffer_V_addr_35

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_35"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:302 %fixed_buffer_V_load_36 = load i11 %fixed_buffer_V_addr_36

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_36"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:305 %fixed_buffer_V_load_37 = load i11 %fixed_buffer_V_addr_37

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_37"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:308 %fixed_buffer_V_load_38 = load i11 %fixed_buffer_V_addr_38

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_38"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:311 %fixed_buffer_V_load_39 = load i11 %fixed_buffer_V_addr_39

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_39"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:314 %fixed_buffer_V_load_40 = load i11 %fixed_buffer_V_addr_40

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_40"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:317 %fixed_buffer_V_load_41 = load i11 %fixed_buffer_V_addr_41

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_41"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:320 %fixed_buffer_V_load_42 = load i11 %fixed_buffer_V_addr_42

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_42"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:323 %fixed_buffer_V_load_43 = load i11 %fixed_buffer_V_addr_43

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_43"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:326 %fixed_buffer_V_load_44 = load i11 %fixed_buffer_V_addr_44

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_44"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:329 %fixed_buffer_V_load_45 = load i11 %fixed_buffer_V_addr_45

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_45"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:332 %fixed_buffer_V_load_46 = load i11 %fixed_buffer_V_addr_46

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_46"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:335 %fixed_buffer_V_load_47 = load i11 %fixed_buffer_V_addr_47

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_47"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:249 %add_ln186_19 = add i5 %add_ln186_18, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_19"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:251 %zext_ln552_32 = zext i5 %add_ln186_18

]]></Node>
<StgValue><ssdm name="zext_ln552_32"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:252 %shl_ln779_21 = shl i32 1, i32 %zext_ln552_32

]]></Node>
<StgValue><ssdm name="shl_ln779_21"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:253 %zext_ln552_33 = zext i5 %add_ln186_19

]]></Node>
<StgValue><ssdm name="zext_ln552_33"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:254 %shl_ln779_22 = shl i32 1, i32 %zext_ln552_33

]]></Node>
<StgValue><ssdm name="shl_ln779_22"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:255 %or_ln433_11 = or i32 %shl_ln779_22, i32 %shl_ln779_21

]]></Node>
<StgValue><ssdm name="or_ln433_11"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:260 %sub_ln628_12 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628_12"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:261 %zext_ln628_14 = zext i3 %sub_ln628_12

]]></Node>
<StgValue><ssdm name="zext_ln628_14"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:262 %lshr_ln628_12 = lshr i6 63, i6 %zext_ln628_14

]]></Node>
<StgValue><ssdm name="lshr_ln628_12"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc554.split.0:263 %tmp_250 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lshr_ln628_12, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
for.inc554.split.0:264 %tmp_251 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1 0, i2 %tmp_250, i2 0

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:265 %add_ln186_20 = add i5 %tmp_251, i5 %trunc_ln930_10_read

]]></Node>
<StgValue><ssdm name="add_ln186_20"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:266 %add_ln186_21 = add i5 %add_ln186_20, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_21"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:268 %zext_ln552_35 = zext i5 %add_ln186_20

]]></Node>
<StgValue><ssdm name="zext_ln552_35"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:269 %shl_ln779_23 = shl i32 1, i32 %zext_ln552_35

]]></Node>
<StgValue><ssdm name="shl_ln779_23"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:270 %zext_ln552_36 = zext i5 %add_ln186_21

]]></Node>
<StgValue><ssdm name="zext_ln552_36"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:271 %shl_ln779_24 = shl i32 1, i32 %zext_ln552_36

]]></Node>
<StgValue><ssdm name="shl_ln779_24"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:272 %or_ln433_12 = or i32 %shl_ln779_24, i32 %shl_ln779_23

]]></Node>
<StgValue><ssdm name="or_ln433_12"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:277 %sub_ln628_13 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628_13"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:278 %zext_ln628_15 = zext i3 %sub_ln628_13

]]></Node>
<StgValue><ssdm name="zext_ln628_15"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:279 %lshr_ln628_13 = lshr i6 63, i6 %zext_ln628_15

]]></Node>
<StgValue><ssdm name="lshr_ln628_13"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc554.split.0:280 %tmp_253 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lshr_ln628_13, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="6">
<![CDATA[
for.inc554.split.0:281 %trunc_ln186_7 = trunc i6 %lshr_ln628_13

]]></Node>
<StgValue><ssdm name="trunc_ln186_7"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc554.split.0:282 %tmp_254 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i1.i1, i1 0, i2 %tmp_253, i1 0, i1 %trunc_ln186_7

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:283 %add_ln186_22 = add i5 %tmp_254, i5 %trunc_ln930_11_read

]]></Node>
<StgValue><ssdm name="add_ln186_22"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:284 %add_ln186_23 = add i5 %add_ln186_22, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_23"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:286 %zext_ln552_38 = zext i5 %add_ln186_22

]]></Node>
<StgValue><ssdm name="zext_ln552_38"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:287 %shl_ln779_25 = shl i32 1, i32 %zext_ln552_38

]]></Node>
<StgValue><ssdm name="shl_ln779_25"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:288 %zext_ln552_39 = zext i5 %add_ln186_23

]]></Node>
<StgValue><ssdm name="zext_ln552_39"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:289 %shl_ln779_26 = shl i32 1, i32 %zext_ln552_39

]]></Node>
<StgValue><ssdm name="shl_ln779_26"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:290 %or_ln433_13 = or i32 %shl_ln779_26, i32 %shl_ln779_25

]]></Node>
<StgValue><ssdm name="or_ln433_13"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:295 %sub_ln628_14 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628_14"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:296 %zext_ln628_16 = zext i3 %sub_ln628_14

]]></Node>
<StgValue><ssdm name="zext_ln628_16"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:297 %lshr_ln628_14 = lshr i6 63, i6 %zext_ln628_16

]]></Node>
<StgValue><ssdm name="lshr_ln628_14"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc554.split.0:298 %tmp_256 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %lshr_ln628_14, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="3" op_3_bw="1">
<![CDATA[
for.inc554.split.0:299 %tmp_257 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 0, i3 %tmp_256, i1 0

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:300 %add_ln186_24 = add i5 %tmp_257, i5 %trunc_ln930_12_read

]]></Node>
<StgValue><ssdm name="add_ln186_24"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:301 %add_ln186_25 = add i5 %add_ln186_24, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_25"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:303 %zext_ln552_41 = zext i5 %add_ln186_24

]]></Node>
<StgValue><ssdm name="zext_ln552_41"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:304 %shl_ln779_27 = shl i32 1, i32 %zext_ln552_41

]]></Node>
<StgValue><ssdm name="shl_ln779_27"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:305 %zext_ln552_42 = zext i5 %add_ln186_25

]]></Node>
<StgValue><ssdm name="zext_ln552_42"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:306 %shl_ln779_28 = shl i32 1, i32 %zext_ln552_42

]]></Node>
<StgValue><ssdm name="shl_ln779_28"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:307 %or_ln433_14 = or i32 %shl_ln779_28, i32 %shl_ln779_27

]]></Node>
<StgValue><ssdm name="or_ln433_14"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:312 %sub_ln628_15 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628_15"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:313 %zext_ln628_17 = zext i3 %sub_ln628_15

]]></Node>
<StgValue><ssdm name="zext_ln628_17"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:314 %lshr_ln628_15 = lshr i6 63, i6 %zext_ln628_17

]]></Node>
<StgValue><ssdm name="lshr_ln628_15"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="4" op_0_bw="6">
<![CDATA[
for.inc554.split.0:315 %trunc_ln186_8 = trunc i6 %lshr_ln628_15

]]></Node>
<StgValue><ssdm name="trunc_ln186_8"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
for.inc554.split.0:316 %tmp_259 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 0, i4 %trunc_ln186_8

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:317 %add_ln186_26 = add i5 %tmp_259, i5 %trunc_ln930_13_read

]]></Node>
<StgValue><ssdm name="add_ln186_26"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:318 %add_ln186_27 = add i5 %add_ln186_26, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_27"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:320 %zext_ln552_44 = zext i5 %add_ln186_26

]]></Node>
<StgValue><ssdm name="zext_ln552_44"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:321 %shl_ln779_29 = shl i32 1, i32 %zext_ln552_44

]]></Node>
<StgValue><ssdm name="shl_ln779_29"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:322 %zext_ln552_45 = zext i5 %add_ln186_27

]]></Node>
<StgValue><ssdm name="zext_ln552_45"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:323 %shl_ln779_30 = shl i32 1, i32 %zext_ln552_45

]]></Node>
<StgValue><ssdm name="shl_ln779_30"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:324 %or_ln433_15 = or i32 %shl_ln779_30, i32 %shl_ln779_29

]]></Node>
<StgValue><ssdm name="or_ln433_15"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:144 %or_ln1031_47 = or i11 %tmp_s, i11 48

]]></Node>
<StgValue><ssdm name="or_ln1031_47"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:145 %zext_ln1031_48 = zext i11 %or_ln1031_47

]]></Node>
<StgValue><ssdm name="zext_ln1031_48"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:146 %fixed_buffer_V_addr_48 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_48

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_48"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:147 %or_ln1031_48 = or i11 %tmp_s, i11 49

]]></Node>
<StgValue><ssdm name="or_ln1031_48"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:148 %zext_ln1031_49 = zext i11 %or_ln1031_48

]]></Node>
<StgValue><ssdm name="zext_ln1031_49"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:149 %fixed_buffer_V_addr_49 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_49

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_49"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:150 %or_ln1031_49 = or i11 %tmp_s, i11 50

]]></Node>
<StgValue><ssdm name="or_ln1031_49"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:151 %zext_ln1031_50 = zext i11 %or_ln1031_49

]]></Node>
<StgValue><ssdm name="zext_ln1031_50"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:152 %fixed_buffer_V_addr_50 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_50

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_50"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:153 %or_ln1031_50 = or i11 %tmp_s, i11 51

]]></Node>
<StgValue><ssdm name="or_ln1031_50"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:154 %zext_ln1031_51 = zext i11 %or_ln1031_50

]]></Node>
<StgValue><ssdm name="zext_ln1031_51"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:155 %fixed_buffer_V_addr_51 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_51

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_51"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:156 %or_ln1031_51 = or i11 %tmp_s, i11 52

]]></Node>
<StgValue><ssdm name="or_ln1031_51"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:157 %zext_ln1031_52 = zext i11 %or_ln1031_51

]]></Node>
<StgValue><ssdm name="zext_ln1031_52"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:158 %fixed_buffer_V_addr_52 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_52

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_52"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:159 %or_ln1031_52 = or i11 %tmp_s, i11 53

]]></Node>
<StgValue><ssdm name="or_ln1031_52"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:160 %zext_ln1031_53 = zext i11 %or_ln1031_52

]]></Node>
<StgValue><ssdm name="zext_ln1031_53"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:161 %fixed_buffer_V_addr_53 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_53

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_53"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:162 %or_ln1031_53 = or i11 %tmp_s, i11 54

]]></Node>
<StgValue><ssdm name="or_ln1031_53"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:163 %zext_ln1031_54 = zext i11 %or_ln1031_53

]]></Node>
<StgValue><ssdm name="zext_ln1031_54"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:164 %fixed_buffer_V_addr_54 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_54

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_54"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:165 %or_ln1031_54 = or i11 %tmp_s, i11 55

]]></Node>
<StgValue><ssdm name="or_ln1031_54"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:166 %zext_ln1031_55 = zext i11 %or_ln1031_54

]]></Node>
<StgValue><ssdm name="zext_ln1031_55"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:167 %fixed_buffer_V_addr_55 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_55

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_55"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:168 %or_ln1031_55 = or i11 %tmp_s, i11 56

]]></Node>
<StgValue><ssdm name="or_ln1031_55"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:169 %zext_ln1031_56 = zext i11 %or_ln1031_55

]]></Node>
<StgValue><ssdm name="zext_ln1031_56"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:170 %fixed_buffer_V_addr_56 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_56

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_56"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:171 %or_ln1031_56 = or i11 %tmp_s, i11 57

]]></Node>
<StgValue><ssdm name="or_ln1031_56"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:172 %zext_ln1031_57 = zext i11 %or_ln1031_56

]]></Node>
<StgValue><ssdm name="zext_ln1031_57"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:173 %fixed_buffer_V_addr_57 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_57

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_57"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:174 %or_ln1031_57 = or i11 %tmp_s, i11 58

]]></Node>
<StgValue><ssdm name="or_ln1031_57"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:175 %zext_ln1031_58 = zext i11 %or_ln1031_57

]]></Node>
<StgValue><ssdm name="zext_ln1031_58"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:176 %fixed_buffer_V_addr_58 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_58

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_58"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:177 %or_ln1031_58 = or i11 %tmp_s, i11 59

]]></Node>
<StgValue><ssdm name="or_ln1031_58"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:178 %zext_ln1031_59 = zext i11 %or_ln1031_58

]]></Node>
<StgValue><ssdm name="zext_ln1031_59"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:179 %fixed_buffer_V_addr_59 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_59

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_59"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:180 %or_ln1031_59 = or i11 %tmp_s, i11 60

]]></Node>
<StgValue><ssdm name="or_ln1031_59"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:181 %zext_ln1031_60 = zext i11 %or_ln1031_59

]]></Node>
<StgValue><ssdm name="zext_ln1031_60"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:182 %fixed_buffer_V_addr_60 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_60

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_60"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:183 %or_ln1031_60 = or i11 %tmp_s, i11 61

]]></Node>
<StgValue><ssdm name="or_ln1031_60"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:184 %zext_ln1031_61 = zext i11 %or_ln1031_60

]]></Node>
<StgValue><ssdm name="zext_ln1031_61"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:185 %fixed_buffer_V_addr_61 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_61

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_61"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:186 %or_ln1031_61 = or i11 %tmp_s, i11 62

]]></Node>
<StgValue><ssdm name="or_ln1031_61"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:187 %zext_ln1031_62 = zext i11 %or_ln1031_61

]]></Node>
<StgValue><ssdm name="zext_ln1031_62"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:188 %fixed_buffer_V_addr_62 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_62

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_62"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:189 %or_ln1031_62 = or i11 %tmp_s, i11 63

]]></Node>
<StgValue><ssdm name="or_ln1031_62"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:190 %zext_ln1031_63 = zext i11 %or_ln1031_62

]]></Node>
<StgValue><ssdm name="zext_ln1031_63"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:191 %fixed_buffer_V_addr_63 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln1031_63

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_63"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:290 %fixed_buffer_V_load_32 = load i11 %fixed_buffer_V_addr_32

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_32"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:291 %sext_ln804_32 = sext i12 %fixed_buffer_V_load_32

]]></Node>
<StgValue><ssdm name="sext_ln804_32"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:292 %icmp_ln804_32 = icmp_slt  i16 %sext_ln804_32, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_32"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:293 %fixed_buffer_V_load_33 = load i11 %fixed_buffer_V_addr_33

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_33"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:294 %sext_ln804_33 = sext i12 %fixed_buffer_V_load_33

]]></Node>
<StgValue><ssdm name="sext_ln804_33"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:295 %icmp_ln804_33 = icmp_slt  i16 %sext_ln804_33, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_33"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:296 %fixed_buffer_V_load_34 = load i11 %fixed_buffer_V_addr_34

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_34"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:297 %sext_ln804_34 = sext i12 %fixed_buffer_V_load_34

]]></Node>
<StgValue><ssdm name="sext_ln804_34"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:298 %icmp_ln804_34 = icmp_slt  i16 %sext_ln804_34, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_34"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:299 %fixed_buffer_V_load_35 = load i11 %fixed_buffer_V_addr_35

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_35"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:300 %sext_ln804_35 = sext i12 %fixed_buffer_V_load_35

]]></Node>
<StgValue><ssdm name="sext_ln804_35"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:301 %icmp_ln804_35 = icmp_slt  i16 %sext_ln804_35, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_35"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:302 %fixed_buffer_V_load_36 = load i11 %fixed_buffer_V_addr_36

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_36"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:303 %sext_ln804_36 = sext i12 %fixed_buffer_V_load_36

]]></Node>
<StgValue><ssdm name="sext_ln804_36"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:304 %icmp_ln804_36 = icmp_slt  i16 %sext_ln804_36, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_36"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:305 %fixed_buffer_V_load_37 = load i11 %fixed_buffer_V_addr_37

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_37"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:306 %sext_ln804_37 = sext i12 %fixed_buffer_V_load_37

]]></Node>
<StgValue><ssdm name="sext_ln804_37"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:307 %icmp_ln804_37 = icmp_slt  i16 %sext_ln804_37, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_37"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:308 %fixed_buffer_V_load_38 = load i11 %fixed_buffer_V_addr_38

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_38"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:309 %sext_ln804_38 = sext i12 %fixed_buffer_V_load_38

]]></Node>
<StgValue><ssdm name="sext_ln804_38"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:310 %icmp_ln804_38 = icmp_slt  i16 %sext_ln804_38, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_38"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:311 %fixed_buffer_V_load_39 = load i11 %fixed_buffer_V_addr_39

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_39"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:312 %sext_ln804_39 = sext i12 %fixed_buffer_V_load_39

]]></Node>
<StgValue><ssdm name="sext_ln804_39"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:313 %icmp_ln804_39 = icmp_slt  i16 %sext_ln804_39, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_39"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:314 %fixed_buffer_V_load_40 = load i11 %fixed_buffer_V_addr_40

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_40"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:315 %sext_ln804_40 = sext i12 %fixed_buffer_V_load_40

]]></Node>
<StgValue><ssdm name="sext_ln804_40"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:316 %icmp_ln804_40 = icmp_slt  i16 %sext_ln804_40, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_40"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:317 %fixed_buffer_V_load_41 = load i11 %fixed_buffer_V_addr_41

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_41"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:318 %sext_ln804_41 = sext i12 %fixed_buffer_V_load_41

]]></Node>
<StgValue><ssdm name="sext_ln804_41"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:319 %icmp_ln804_41 = icmp_slt  i16 %sext_ln804_41, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_41"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:320 %fixed_buffer_V_load_42 = load i11 %fixed_buffer_V_addr_42

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_42"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:321 %sext_ln804_42 = sext i12 %fixed_buffer_V_load_42

]]></Node>
<StgValue><ssdm name="sext_ln804_42"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:322 %icmp_ln804_42 = icmp_slt  i16 %sext_ln804_42, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_42"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:323 %fixed_buffer_V_load_43 = load i11 %fixed_buffer_V_addr_43

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_43"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:324 %sext_ln804_43 = sext i12 %fixed_buffer_V_load_43

]]></Node>
<StgValue><ssdm name="sext_ln804_43"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:325 %icmp_ln804_43 = icmp_slt  i16 %sext_ln804_43, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_43"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:326 %fixed_buffer_V_load_44 = load i11 %fixed_buffer_V_addr_44

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_44"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:327 %sext_ln804_44 = sext i12 %fixed_buffer_V_load_44

]]></Node>
<StgValue><ssdm name="sext_ln804_44"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:328 %icmp_ln804_44 = icmp_slt  i16 %sext_ln804_44, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_44"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:329 %fixed_buffer_V_load_45 = load i11 %fixed_buffer_V_addr_45

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_45"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:330 %sext_ln804_45 = sext i12 %fixed_buffer_V_load_45

]]></Node>
<StgValue><ssdm name="sext_ln804_45"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:331 %icmp_ln804_45 = icmp_slt  i16 %sext_ln804_45, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_45"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:332 %fixed_buffer_V_load_46 = load i11 %fixed_buffer_V_addr_46

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_46"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:333 %sext_ln804_46 = sext i12 %fixed_buffer_V_load_46

]]></Node>
<StgValue><ssdm name="sext_ln804_46"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:334 %icmp_ln804_46 = icmp_slt  i16 %sext_ln804_46, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_46"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:335 %fixed_buffer_V_load_47 = load i11 %fixed_buffer_V_addr_47

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_47"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:336 %sext_ln804_47 = sext i12 %fixed_buffer_V_load_47

]]></Node>
<StgValue><ssdm name="sext_ln804_47"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:337 %icmp_ln804_47 = icmp_slt  i16 %sext_ln804_47, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_47"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:338 %fixed_buffer_V_load_48 = load i11 %fixed_buffer_V_addr_48

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_48"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:341 %fixed_buffer_V_load_49 = load i11 %fixed_buffer_V_addr_49

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_49"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:344 %fixed_buffer_V_load_50 = load i11 %fixed_buffer_V_addr_50

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_50"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:347 %fixed_buffer_V_load_51 = load i11 %fixed_buffer_V_addr_51

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_51"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:350 %fixed_buffer_V_load_52 = load i11 %fixed_buffer_V_addr_52

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_52"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:353 %fixed_buffer_V_load_53 = load i11 %fixed_buffer_V_addr_53

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_53"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:356 %fixed_buffer_V_load_54 = load i11 %fixed_buffer_V_addr_54

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_54"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:359 %fixed_buffer_V_load_55 = load i11 %fixed_buffer_V_addr_55

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_55"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:362 %fixed_buffer_V_load_56 = load i11 %fixed_buffer_V_addr_56

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_56"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:365 %fixed_buffer_V_load_57 = load i11 %fixed_buffer_V_addr_57

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_57"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:368 %fixed_buffer_V_load_58 = load i11 %fixed_buffer_V_addr_58

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_58"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:371 %fixed_buffer_V_load_59 = load i11 %fixed_buffer_V_addr_59

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_59"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:374 %fixed_buffer_V_load_60 = load i11 %fixed_buffer_V_addr_60

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_60"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:377 %fixed_buffer_V_load_61 = load i11 %fixed_buffer_V_addr_61

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_61"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:380 %fixed_buffer_V_load_62 = load i11 %fixed_buffer_V_addr_62

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_62"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:383 %fixed_buffer_V_load_63 = load i11 %fixed_buffer_V_addr_63

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_63"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_411_16.split:192 %speclooptripcount_ln405 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln405"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_411_16.split:193 %specloopname_ln402 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln402"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:338 %fixed_buffer_V_load_48 = load i11 %fixed_buffer_V_addr_48

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_48"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:339 %sext_ln804_48 = sext i12 %fixed_buffer_V_load_48

]]></Node>
<StgValue><ssdm name="sext_ln804_48"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:340 %icmp_ln804_48 = icmp_slt  i16 %sext_ln804_48, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_48"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:341 %fixed_buffer_V_load_49 = load i11 %fixed_buffer_V_addr_49

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_49"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:342 %sext_ln804_49 = sext i12 %fixed_buffer_V_load_49

]]></Node>
<StgValue><ssdm name="sext_ln804_49"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:343 %icmp_ln804_49 = icmp_slt  i16 %sext_ln804_49, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_49"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:344 %fixed_buffer_V_load_50 = load i11 %fixed_buffer_V_addr_50

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_50"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:345 %sext_ln804_50 = sext i12 %fixed_buffer_V_load_50

]]></Node>
<StgValue><ssdm name="sext_ln804_50"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:346 %icmp_ln804_50 = icmp_slt  i16 %sext_ln804_50, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_50"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:347 %fixed_buffer_V_load_51 = load i11 %fixed_buffer_V_addr_51

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_51"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:348 %sext_ln804_51 = sext i12 %fixed_buffer_V_load_51

]]></Node>
<StgValue><ssdm name="sext_ln804_51"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:349 %icmp_ln804_51 = icmp_slt  i16 %sext_ln804_51, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_51"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:350 %fixed_buffer_V_load_52 = load i11 %fixed_buffer_V_addr_52

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_52"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:351 %sext_ln804_52 = sext i12 %fixed_buffer_V_load_52

]]></Node>
<StgValue><ssdm name="sext_ln804_52"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:352 %icmp_ln804_52 = icmp_slt  i16 %sext_ln804_52, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_52"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:353 %fixed_buffer_V_load_53 = load i11 %fixed_buffer_V_addr_53

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_53"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:354 %sext_ln804_53 = sext i12 %fixed_buffer_V_load_53

]]></Node>
<StgValue><ssdm name="sext_ln804_53"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:355 %icmp_ln804_53 = icmp_slt  i16 %sext_ln804_53, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_53"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:356 %fixed_buffer_V_load_54 = load i11 %fixed_buffer_V_addr_54

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_54"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:357 %sext_ln804_54 = sext i12 %fixed_buffer_V_load_54

]]></Node>
<StgValue><ssdm name="sext_ln804_54"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:358 %icmp_ln804_54 = icmp_slt  i16 %sext_ln804_54, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_54"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:359 %fixed_buffer_V_load_55 = load i11 %fixed_buffer_V_addr_55

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_55"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:360 %sext_ln804_55 = sext i12 %fixed_buffer_V_load_55

]]></Node>
<StgValue><ssdm name="sext_ln804_55"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:361 %icmp_ln804_55 = icmp_slt  i16 %sext_ln804_55, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_55"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:362 %fixed_buffer_V_load_56 = load i11 %fixed_buffer_V_addr_56

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_56"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:363 %sext_ln804_56 = sext i12 %fixed_buffer_V_load_56

]]></Node>
<StgValue><ssdm name="sext_ln804_56"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:364 %icmp_ln804_56 = icmp_slt  i16 %sext_ln804_56, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_56"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:365 %fixed_buffer_V_load_57 = load i11 %fixed_buffer_V_addr_57

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_57"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:366 %sext_ln804_57 = sext i12 %fixed_buffer_V_load_57

]]></Node>
<StgValue><ssdm name="sext_ln804_57"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:367 %icmp_ln804_57 = icmp_slt  i16 %sext_ln804_57, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_57"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:368 %fixed_buffer_V_load_58 = load i11 %fixed_buffer_V_addr_58

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_58"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:369 %sext_ln804_58 = sext i12 %fixed_buffer_V_load_58

]]></Node>
<StgValue><ssdm name="sext_ln804_58"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:370 %icmp_ln804_58 = icmp_slt  i16 %sext_ln804_58, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_58"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:371 %fixed_buffer_V_load_59 = load i11 %fixed_buffer_V_addr_59

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_59"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:372 %sext_ln804_59 = sext i12 %fixed_buffer_V_load_59

]]></Node>
<StgValue><ssdm name="sext_ln804_59"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:373 %icmp_ln804_59 = icmp_slt  i16 %sext_ln804_59, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_59"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:374 %fixed_buffer_V_load_60 = load i11 %fixed_buffer_V_addr_60

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_60"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:375 %sext_ln804_60 = sext i12 %fixed_buffer_V_load_60

]]></Node>
<StgValue><ssdm name="sext_ln804_60"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:376 %icmp_ln804_60 = icmp_slt  i16 %sext_ln804_60, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_60"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:377 %fixed_buffer_V_load_61 = load i11 %fixed_buffer_V_addr_61

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_61"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:378 %sext_ln804_61 = sext i12 %fixed_buffer_V_load_61

]]></Node>
<StgValue><ssdm name="sext_ln804_61"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:379 %icmp_ln804_61 = icmp_slt  i16 %sext_ln804_61, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_61"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:380 %fixed_buffer_V_load_62 = load i11 %fixed_buffer_V_addr_62

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_62"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:381 %sext_ln804_62 = sext i12 %fixed_buffer_V_load_62

]]></Node>
<StgValue><ssdm name="sext_ln804_62"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:382 %icmp_ln804_62 = icmp_slt  i16 %sext_ln804_62, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_62"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_411_16.split:383 %fixed_buffer_V_load_63 = load i11 %fixed_buffer_V_addr_63

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_63"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_411_16.split:384 %sext_ln804_63 = sext i12 %fixed_buffer_V_load_63

]]></Node>
<StgValue><ssdm name="sext_ln804_63"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_411_16.split:385 %icmp_ln804_63 = icmp_slt  i16 %sext_ln804_63, i16 %nc_read

]]></Node>
<StgValue><ssdm name="icmp_ln804_63"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
VITIS_LOOP_411_16.split:386 %p_Result_20_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %icmp_ln804_63, i1 %icmp_ln804_62, i1 %icmp_ln804_61, i1 %icmp_ln804_60, i1 %icmp_ln804_59, i1 %icmp_ln804_58, i1 %icmp_ln804_57, i1 %icmp_ln804_56, i1 %icmp_ln804_55, i1 %icmp_ln804_54, i1 %icmp_ln804_53, i1 %icmp_ln804_52, i1 %icmp_ln804_51, i1 %icmp_ln804_50, i1 %icmp_ln804_49, i1 %icmp_ln804_48, i1 %icmp_ln804_47, i1 %icmp_ln804_46, i1 %icmp_ln804_45, i1 %icmp_ln804_44, i1 %icmp_ln804_43, i1 %icmp_ln804_42, i1 %icmp_ln804_41, i1 %icmp_ln804_40, i1 %icmp_ln804_39, i1 %icmp_ln804_38, i1 %icmp_ln804_37, i1 %icmp_ln804_36, i1 %icmp_ln804_35, i1 %icmp_ln804_34, i1 %icmp_ln804_33, i1 %icmp_ln804_32, i1 %icmp_ln804_31, i1 %icmp_ln804_30, i1 %icmp_ln804_29, i1 %icmp_ln804_28, i1 %icmp_ln804_27, i1 %icmp_ln804_26, i1 %icmp_ln804_25, i1 %icmp_ln804_24, i1 %icmp_ln804_23, i1 %icmp_ln804_22, i1 %icmp_ln804_21, i1 %icmp_ln804_20, i1 %icmp_ln804_19, i1 %icmp_ln804_18, i1 %icmp_ln804_17, i1 %icmp_ln804_16, i1 %icmp_ln804_15, i1 %icmp_ln804_14, i1 %icmp_ln804_13, i1 %icmp_ln804_12, i1 %icmp_ln804_11, i1 %icmp_ln804_10, i1 %icmp_ln804_9, i1 %icmp_ln804_8, i1 %icmp_ln804_7, i1 %icmp_ln804_6, i1 %icmp_ln804_5, i1 %icmp_ln804_4, i1 %icmp_ln804_3, i1 %icmp_ln804_2, i1 %icmp_ln804_1, i1 %icmp_ln804

]]></Node>
<StgValue><ssdm name="p_Result_20_s"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_411_16.split:387 %p_Result_20_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln804_1, i1 %icmp_ln804

]]></Node>
<StgValue><ssdm name="p_Result_20_cast"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_411_16.split:392 %r_V = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln1669_7, i4 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64">
<![CDATA[
for.inc554.split.0:0 %poolword_V_load = load i64 %poolword_V

]]></Node>
<StgValue><ssdm name="poolword_V_load"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc554.split.0:1 %icmp_ln422 = icmp_eq  i2 %p_Result_20_cast, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln422"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="2">
<![CDATA[
for.inc554.split.0:2 %and_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i2, i1 %icmp_ln804_3, i1 %icmp_ln804_2, i2 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc554.split.0:3 %icmp_ln422_1 = icmp_eq  i4 %and_ln, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln422_1"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="4">
<![CDATA[
for.inc554.split.0:4 %and_ln422_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i4, i1 %icmp_ln804_5, i1 %icmp_ln804_4, i4 0

]]></Node>
<StgValue><ssdm name="and_ln422_1"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:5 %icmp_ln422_2 = icmp_eq  i6 %and_ln422_1, i6 48

]]></Node>
<StgValue><ssdm name="icmp_ln422_2"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="6">
<![CDATA[
for.inc554.split.0:6 %and_ln422_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i6, i1 %icmp_ln804_7, i1 %icmp_ln804_6, i6 0

]]></Node>
<StgValue><ssdm name="and_ln422_2"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc554.split.0:7 %icmp_ln422_3 = icmp_eq  i8 %and_ln422_2, i8 192

]]></Node>
<StgValue><ssdm name="icmp_ln422_3"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="1" op_3_bw="8">
<![CDATA[
for.inc554.split.0:8 %and_ln422_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i8, i1 %icmp_ln804_9, i1 %icmp_ln804_8, i8 0

]]></Node>
<StgValue><ssdm name="and_ln422_3"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc554.split.0:9 %icmp_ln422_4 = icmp_eq  i10 %and_ln422_3, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln422_4"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="10">
<![CDATA[
for.inc554.split.0:10 %and_ln422_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %icmp_ln804_11, i1 %icmp_ln804_10, i10 0

]]></Node>
<StgValue><ssdm name="and_ln422_4"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc554.split.0:11 %icmp_ln422_5 = icmp_eq  i12 %and_ln422_4, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln422_5"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="14" op_0_bw="14" op_1_bw="1" op_2_bw="1" op_3_bw="12">
<![CDATA[
for.inc554.split.0:12 %and_ln422_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i1.i12, i1 %icmp_ln804_13, i1 %icmp_ln804_12, i12 0

]]></Node>
<StgValue><ssdm name="and_ln422_5"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc554.split.0:13 %icmp_ln422_6 = icmp_eq  i14 %and_ln422_5, i14 12288

]]></Node>
<StgValue><ssdm name="icmp_ln422_6"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="1" op_3_bw="14">
<![CDATA[
for.inc554.split.0:14 %and_ln422_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i14, i1 %icmp_ln804_15, i1 %icmp_ln804_14, i14 0

]]></Node>
<StgValue><ssdm name="and_ln422_6"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc554.split.0:15 %icmp_ln422_7 = icmp_eq  i16 %and_ln422_6, i16 49152

]]></Node>
<StgValue><ssdm name="icmp_ln422_7"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="18" op_0_bw="18" op_1_bw="1" op_2_bw="1" op_3_bw="16">
<![CDATA[
for.inc554.split.0:16 %and_ln422_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i1.i16, i1 %icmp_ln804_17, i1 %icmp_ln804_16, i16 0

]]></Node>
<StgValue><ssdm name="and_ln422_7"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc554.split.0:17 %icmp_ln422_8 = icmp_eq  i18 %and_ln422_7, i18 196608

]]></Node>
<StgValue><ssdm name="icmp_ln422_8"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="1" op_3_bw="18">
<![CDATA[
for.inc554.split.0:18 %and_ln422_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i1.i18, i1 %icmp_ln804_19, i1 %icmp_ln804_18, i18 0

]]></Node>
<StgValue><ssdm name="and_ln422_8"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc554.split.0:19 %icmp_ln422_9 = icmp_eq  i20 %and_ln422_8, i20 786432

]]></Node>
<StgValue><ssdm name="icmp_ln422_9"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="22" op_0_bw="22" op_1_bw="1" op_2_bw="1" op_3_bw="20">
<![CDATA[
for.inc554.split.0:20 %and_ln422_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i1.i1.i20, i1 %icmp_ln804_21, i1 %icmp_ln804_20, i20 0

]]></Node>
<StgValue><ssdm name="and_ln422_9"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc554.split.0:21 %icmp_ln422_10 = icmp_eq  i22 %and_ln422_9, i22 3145728

]]></Node>
<StgValue><ssdm name="icmp_ln422_10"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="1" op_3_bw="22">
<![CDATA[
for.inc554.split.0:22 %and_ln422_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i1.i22, i1 %icmp_ln804_23, i1 %icmp_ln804_22, i22 0

]]></Node>
<StgValue><ssdm name="and_ln422_s"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc554.split.0:23 %icmp_ln422_11 = icmp_eq  i24 %and_ln422_s, i24 12582912

]]></Node>
<StgValue><ssdm name="icmp_ln422_11"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="1" op_3_bw="24">
<![CDATA[
for.inc554.split.0:24 %and_ln422_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i1.i24, i1 %icmp_ln804_25, i1 %icmp_ln804_24, i24 0

]]></Node>
<StgValue><ssdm name="and_ln422_10"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc554.split.0:25 %icmp_ln422_12 = icmp_eq  i26 %and_ln422_10, i26 50331648

]]></Node>
<StgValue><ssdm name="icmp_ln422_12"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="1" op_3_bw="26">
<![CDATA[
for.inc554.split.0:26 %and_ln422_11 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i1.i26, i1 %icmp_ln804_27, i1 %icmp_ln804_26, i26 0

]]></Node>
<StgValue><ssdm name="and_ln422_11"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc554.split.0:27 %icmp_ln422_13 = icmp_eq  i28 %and_ln422_11, i28 201326592

]]></Node>
<StgValue><ssdm name="icmp_ln422_13"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="30" op_0_bw="30" op_1_bw="1" op_2_bw="1" op_3_bw="28">
<![CDATA[
for.inc554.split.0:28 %and_ln422_12 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i1.i1.i28, i1 %icmp_ln804_29, i1 %icmp_ln804_28, i28 0

]]></Node>
<StgValue><ssdm name="and_ln422_12"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc554.split.0:29 %icmp_ln422_14 = icmp_eq  i30 %and_ln422_12, i30 805306368

]]></Node>
<StgValue><ssdm name="icmp_ln422_14"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="1" op_3_bw="30">
<![CDATA[
for.inc554.split.0:30 %and_ln422_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i30, i1 %icmp_ln804_31, i1 %icmp_ln804_30, i30 0

]]></Node>
<StgValue><ssdm name="and_ln422_13"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:31 %icmp_ln422_15 = icmp_eq  i32 %and_ln422_13, i32 3221225472

]]></Node>
<StgValue><ssdm name="icmp_ln422_15"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="1" op_3_bw="32">
<![CDATA[
for.inc554.split.0:32 %and_ln422_14 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i1.i32, i1 %icmp_ln804_33, i1 %icmp_ln804_32, i32 0

]]></Node>
<StgValue><ssdm name="and_ln422_14"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc554.split.0:33 %icmp_ln422_16 = icmp_eq  i34 %and_ln422_14, i34 12884901888

]]></Node>
<StgValue><ssdm name="icmp_ln422_16"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="36" op_0_bw="36" op_1_bw="1" op_2_bw="1" op_3_bw="34">
<![CDATA[
for.inc554.split.0:34 %and_ln422_15 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i1.i1.i34, i1 %icmp_ln804_35, i1 %icmp_ln804_34, i34 0

]]></Node>
<StgValue><ssdm name="and_ln422_15"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.inc554.split.0:35 %icmp_ln422_17 = icmp_eq  i36 %and_ln422_15, i36 51539607552

]]></Node>
<StgValue><ssdm name="icmp_ln422_17"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="38" op_0_bw="38" op_1_bw="1" op_2_bw="1" op_3_bw="36">
<![CDATA[
for.inc554.split.0:36 %and_ln422_16 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i1.i1.i36, i1 %icmp_ln804_37, i1 %icmp_ln804_36, i36 0

]]></Node>
<StgValue><ssdm name="and_ln422_16"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc554.split.0:37 %icmp_ln422_18 = icmp_eq  i38 %and_ln422_16, i38 206158430208

]]></Node>
<StgValue><ssdm name="icmp_ln422_18"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="40" op_0_bw="40" op_1_bw="1" op_2_bw="1" op_3_bw="38">
<![CDATA[
for.inc554.split.0:38 %and_ln422_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i1.i1.i38, i1 %icmp_ln804_39, i1 %icmp_ln804_38, i38 0

]]></Node>
<StgValue><ssdm name="and_ln422_17"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc554.split.0:39 %icmp_ln422_19 = icmp_eq  i40 %and_ln422_17, i40 824633720832

]]></Node>
<StgValue><ssdm name="icmp_ln422_19"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="42" op_0_bw="42" op_1_bw="1" op_2_bw="1" op_3_bw="40">
<![CDATA[
for.inc554.split.0:40 %and_ln422_18 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i1.i1.i40, i1 %icmp_ln804_41, i1 %icmp_ln804_40, i40 0

]]></Node>
<StgValue><ssdm name="and_ln422_18"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc554.split.0:41 %icmp_ln422_20 = icmp_eq  i42 %and_ln422_18, i42 3298534883328

]]></Node>
<StgValue><ssdm name="icmp_ln422_20"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="44" op_0_bw="44" op_1_bw="1" op_2_bw="1" op_3_bw="42">
<![CDATA[
for.inc554.split.0:42 %and_ln422_19 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i1.i1.i42, i1 %icmp_ln804_43, i1 %icmp_ln804_42, i42 0

]]></Node>
<StgValue><ssdm name="and_ln422_19"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.inc554.split.0:43 %icmp_ln422_21 = icmp_eq  i44 %and_ln422_19, i44 13194139533312

]]></Node>
<StgValue><ssdm name="icmp_ln422_21"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="44">
<![CDATA[
for.inc554.split.0:44 %and_ln422_20 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i44, i1 %icmp_ln804_45, i1 %icmp_ln804_44, i44 0

]]></Node>
<StgValue><ssdm name="and_ln422_20"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="46" op_1_bw="46">
<![CDATA[
for.inc554.split.0:45 %icmp_ln422_22 = icmp_eq  i46 %and_ln422_20, i46 52776558133248

]]></Node>
<StgValue><ssdm name="icmp_ln422_22"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="48" op_0_bw="48" op_1_bw="1" op_2_bw="1" op_3_bw="46">
<![CDATA[
for.inc554.split.0:46 %and_ln422_21 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i1.i1.i46, i1 %icmp_ln804_47, i1 %icmp_ln804_46, i46 0

]]></Node>
<StgValue><ssdm name="and_ln422_21"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc554.split.0:47 %icmp_ln422_23 = icmp_eq  i48 %and_ln422_21, i48 211106232532992

]]></Node>
<StgValue><ssdm name="icmp_ln422_23"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="50" op_0_bw="50" op_1_bw="1" op_2_bw="1" op_3_bw="48">
<![CDATA[
for.inc554.split.0:48 %and_ln422_22 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i1.i1.i48, i1 %icmp_ln804_49, i1 %icmp_ln804_48, i48 0

]]></Node>
<StgValue><ssdm name="and_ln422_22"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.inc554.split.0:49 %icmp_ln422_24 = icmp_eq  i50 %and_ln422_22, i50 844424930131968

]]></Node>
<StgValue><ssdm name="icmp_ln422_24"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="52" op_0_bw="52" op_1_bw="1" op_2_bw="1" op_3_bw="50">
<![CDATA[
for.inc554.split.0:50 %and_ln422_23 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i1.i50, i1 %icmp_ln804_51, i1 %icmp_ln804_50, i50 0

]]></Node>
<StgValue><ssdm name="and_ln422_23"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc554.split.0:51 %icmp_ln422_25 = icmp_eq  i52 %and_ln422_23, i52 3377699720527872

]]></Node>
<StgValue><ssdm name="icmp_ln422_25"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="1" op_3_bw="52">
<![CDATA[
for.inc554.split.0:52 %and_ln422_24 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i1.i52, i1 %icmp_ln804_53, i1 %icmp_ln804_52, i52 0

]]></Node>
<StgValue><ssdm name="and_ln422_24"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc554.split.0:53 %icmp_ln422_26 = icmp_eq  i54 %and_ln422_24, i54 13510798882111488

]]></Node>
<StgValue><ssdm name="icmp_ln422_26"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="56" op_0_bw="56" op_1_bw="1" op_2_bw="1" op_3_bw="54">
<![CDATA[
for.inc554.split.0:54 %and_ln422_25 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i1.i1.i54, i1 %icmp_ln804_55, i1 %icmp_ln804_54, i54 0

]]></Node>
<StgValue><ssdm name="and_ln422_25"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="56" op_1_bw="56">
<![CDATA[
for.inc554.split.0:55 %icmp_ln422_27 = icmp_eq  i56 %and_ln422_25, i56 54043195528445952

]]></Node>
<StgValue><ssdm name="icmp_ln422_27"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="58" op_0_bw="58" op_1_bw="1" op_2_bw="1" op_3_bw="56">
<![CDATA[
for.inc554.split.0:56 %and_ln422_26 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i1.i1.i56, i1 %icmp_ln804_57, i1 %icmp_ln804_56, i56 0

]]></Node>
<StgValue><ssdm name="and_ln422_26"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="58" op_1_bw="58">
<![CDATA[
for.inc554.split.0:57 %icmp_ln422_28 = icmp_eq  i58 %and_ln422_26, i58 216172782113783808

]]></Node>
<StgValue><ssdm name="icmp_ln422_28"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="60" op_0_bw="60" op_1_bw="1" op_2_bw="1" op_3_bw="58">
<![CDATA[
for.inc554.split.0:58 %and_ln422_27 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i1.i1.i58, i1 %icmp_ln804_59, i1 %icmp_ln804_58, i58 0

]]></Node>
<StgValue><ssdm name="and_ln422_27"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
for.inc554.split.0:59 %icmp_ln422_29 = icmp_eq  i60 %and_ln422_27, i60 864691128455135232

]]></Node>
<StgValue><ssdm name="icmp_ln422_29"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="62" op_0_bw="62" op_1_bw="1" op_2_bw="1" op_3_bw="60">
<![CDATA[
for.inc554.split.0:60 %and_ln422_28 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i1.i1.i60, i1 %icmp_ln804_61, i1 %icmp_ln804_60, i60 0

]]></Node>
<StgValue><ssdm name="and_ln422_28"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc554.split.0:61 %icmp_ln422_30 = icmp_eq  i62 %and_ln422_28, i62 3458764513820540928

]]></Node>
<StgValue><ssdm name="icmp_ln422_30"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="1" op_3_bw="62">
<![CDATA[
for.inc554.split.0:62 %and_ln422_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i1.i62, i1 %icmp_ln804_63, i1 %icmp_ln804_62, i62 0

]]></Node>
<StgValue><ssdm name="and_ln422_29"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc554.split.0:63 %icmp_ln422_31 = icmp_eq  i64 %and_ln422_29, i64 13835058055282163712

]]></Node>
<StgValue><ssdm name="icmp_ln422_31"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
for.inc554.split.0:64 %p_Result_21_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %icmp_ln422_31, i1 %icmp_ln422_30, i1 %icmp_ln422_29, i1 %icmp_ln422_28, i1 %icmp_ln422_27, i1 %icmp_ln422_26, i1 %icmp_ln422_25, i1 %icmp_ln422_24, i1 %icmp_ln422_23, i1 %icmp_ln422_22, i1 %icmp_ln422_21, i1 %icmp_ln422_20, i1 %icmp_ln422_19, i1 %icmp_ln422_18, i1 %icmp_ln422_17, i1 %icmp_ln422_16, i1 %icmp_ln422_15, i1 %icmp_ln422_14, i1 %icmp_ln422_13, i1 %icmp_ln422_12, i1 %icmp_ln422_11, i1 %icmp_ln422_10, i1 %icmp_ln422_9, i1 %icmp_ln422_8, i1 %icmp_ln422_7, i1 %icmp_ln422_6, i1 %icmp_ln422_5, i1 %icmp_ln422_4, i1 %icmp_ln422_3, i1 %icmp_ln422_2, i1 %icmp_ln422_1, i1 %icmp_ln422

]]></Node>
<StgValue><ssdm name="p_Result_21_s"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:65 %zext_ln552 = zext i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="zext_ln552"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:66 %shl_ln779 = shl i32 1, i32 %zext_ln552

]]></Node>
<StgValue><ssdm name="shl_ln779"/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:67 %or_ln433 = or i32 %shl_ln779, i32 1

]]></Node>
<StgValue><ssdm name="or_ln433"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:68 %and_ln433 = and i32 %or_ln433, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:69 %icmp_ln433 = icmp_eq  i32 %and_ln433, i32 %or_ln433

]]></Node>
<StgValue><ssdm name="icmp_ln433"/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:70 %zext_ln552_1 = zext i6 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln552_1"/></StgValue>
</operation>

<operation id="704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:71 %tmp = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %poolword_V_load, i32 %zext_ln552_1, i1 %icmp_ln433

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:72 %sub_ln628 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628"/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:73 %zext_ln628 = zext i3 %sub_ln628

]]></Node>
<StgValue><ssdm name="zext_ln628"/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:74 %lshr_ln628 = lshr i6 63, i6 %zext_ln628

]]></Node>
<StgValue><ssdm name="lshr_ln628"/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="6">
<![CDATA[
for.inc554.split.0:75 %trunc_ln186 = trunc i6 %lshr_ln628

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc554.split.0:76 %tmp_219 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 0, i1 %trunc_ln186

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="710" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:77 %add_ln186_1 = add i5 %tmp_219, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_1"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:78 %or_ln186 = or i6 %r_V, i6 1

]]></Node>
<StgValue><ssdm name="or_ln186"/></StgValue>
</operation>

<operation id="712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:79 %zext_ln552_2 = zext i5 %tmp_219

]]></Node>
<StgValue><ssdm name="zext_ln552_2"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:80 %shl_ln779_1 = shl i32 1, i32 %zext_ln552_2

]]></Node>
<StgValue><ssdm name="shl_ln779_1"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:81 %zext_ln552_3 = zext i5 %add_ln186_1

]]></Node>
<StgValue><ssdm name="zext_ln552_3"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:82 %shl_ln779_2 = shl i32 1, i32 %zext_ln552_3

]]></Node>
<StgValue><ssdm name="shl_ln779_2"/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:83 %or_ln433_1 = or i32 %shl_ln779_2, i32 %shl_ln779_1

]]></Node>
<StgValue><ssdm name="or_ln433_1"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:84 %and_ln433_1 = and i32 %or_ln433_1, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_1"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:85 %icmp_ln433_1 = icmp_eq  i32 %and_ln433_1, i32 %or_ln433_1

]]></Node>
<StgValue><ssdm name="icmp_ln433_1"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:86 %zext_ln552_4 = zext i6 %or_ln186

]]></Node>
<StgValue><ssdm name="zext_ln552_4"/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:87 %tmp_220 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp, i32 %zext_ln552_4, i1 %icmp_ln433_1

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:88 %sub_ln628_2 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628_2"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:89 %zext_ln628_4 = zext i3 %sub_ln628_2

]]></Node>
<StgValue><ssdm name="zext_ln628_4"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:90 %lshr_ln628_2 = lshr i6 63, i6 %zext_ln628_4

]]></Node>
<StgValue><ssdm name="lshr_ln628_2"/></StgValue>
</operation>

<operation id="724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc554.split.0:91 %tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="725" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="1" op_3_bw="1">
<![CDATA[
for.inc554.split.0:92 %tmp_222 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i1.i1, i3 0, i1 %tmp_221, i1 0

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="726" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:93 %add_ln186_2 = add i5 %tmp_222, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_2"/></StgValue>
</operation>

<operation id="727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:94 %or_ln186_1 = or i6 %r_V, i6 2

]]></Node>
<StgValue><ssdm name="or_ln186_1"/></StgValue>
</operation>

<operation id="728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:95 %zext_ln552_5 = zext i5 %tmp_222

]]></Node>
<StgValue><ssdm name="zext_ln552_5"/></StgValue>
</operation>

<operation id="729" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:96 %shl_ln779_3 = shl i32 1, i32 %zext_ln552_5

]]></Node>
<StgValue><ssdm name="shl_ln779_3"/></StgValue>
</operation>

<operation id="730" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:97 %zext_ln552_6 = zext i5 %add_ln186_2

]]></Node>
<StgValue><ssdm name="zext_ln552_6"/></StgValue>
</operation>

<operation id="731" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:98 %shl_ln779_4 = shl i32 1, i32 %zext_ln552_6

]]></Node>
<StgValue><ssdm name="shl_ln779_4"/></StgValue>
</operation>

<operation id="732" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:99 %or_ln433_2 = or i32 %shl_ln779_4, i32 %shl_ln779_3

]]></Node>
<StgValue><ssdm name="or_ln433_2"/></StgValue>
</operation>

<operation id="733" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:100 %and_ln433_2 = and i32 %or_ln433_2, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_2"/></StgValue>
</operation>

<operation id="734" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:101 %icmp_ln433_2 = icmp_eq  i32 %and_ln433_2, i32 %or_ln433_2

]]></Node>
<StgValue><ssdm name="icmp_ln433_2"/></StgValue>
</operation>

<operation id="735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:102 %zext_ln552_7 = zext i6 %or_ln186_1

]]></Node>
<StgValue><ssdm name="zext_ln552_7"/></StgValue>
</operation>

<operation id="736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:103 %tmp_223 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_220, i32 %zext_ln552_7, i1 %icmp_ln433_2

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="737" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:104 %sub_ln628_3 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628_3"/></StgValue>
</operation>

<operation id="738" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:105 %zext_ln628_5 = zext i3 %sub_ln628_3

]]></Node>
<StgValue><ssdm name="zext_ln628_5"/></StgValue>
</operation>

<operation id="739" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:106 %lshr_ln628_3 = lshr i6 63, i6 %zext_ln628_5

]]></Node>
<StgValue><ssdm name="lshr_ln628_3"/></StgValue>
</operation>

<operation id="740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="2" op_0_bw="6">
<![CDATA[
for.inc554.split.0:107 %trunc_ln186_2 = trunc i6 %lshr_ln628_3

]]></Node>
<StgValue><ssdm name="trunc_ln186_2"/></StgValue>
</operation>

<operation id="741" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc554.split.0:108 %tmp_224 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 0, i2 %trunc_ln186_2

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="742" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:109 %add_ln186_3 = add i5 %tmp_224, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_3"/></StgValue>
</operation>

<operation id="743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:110 %or_ln186_2 = or i6 %r_V, i6 3

]]></Node>
<StgValue><ssdm name="or_ln186_2"/></StgValue>
</operation>

<operation id="744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:111 %zext_ln552_8 = zext i5 %tmp_224

]]></Node>
<StgValue><ssdm name="zext_ln552_8"/></StgValue>
</operation>

<operation id="745" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:112 %shl_ln779_5 = shl i32 1, i32 %zext_ln552_8

]]></Node>
<StgValue><ssdm name="shl_ln779_5"/></StgValue>
</operation>

<operation id="746" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:113 %zext_ln552_9 = zext i5 %add_ln186_3

]]></Node>
<StgValue><ssdm name="zext_ln552_9"/></StgValue>
</operation>

<operation id="747" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:114 %shl_ln779_6 = shl i32 1, i32 %zext_ln552_9

]]></Node>
<StgValue><ssdm name="shl_ln779_6"/></StgValue>
</operation>

<operation id="748" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:115 %or_ln433_3 = or i32 %shl_ln779_6, i32 %shl_ln779_5

]]></Node>
<StgValue><ssdm name="or_ln433_3"/></StgValue>
</operation>

<operation id="749" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:116 %and_ln433_3 = and i32 %or_ln433_3, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_3"/></StgValue>
</operation>

<operation id="750" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:117 %icmp_ln433_3 = icmp_eq  i32 %and_ln433_3, i32 %or_ln433_3

]]></Node>
<StgValue><ssdm name="icmp_ln433_3"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:118 %zext_ln552_10 = zext i6 %or_ln186_2

]]></Node>
<StgValue><ssdm name="zext_ln552_10"/></StgValue>
</operation>

<operation id="752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:119 %tmp_225 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_223, i32 %zext_ln552_10, i1 %icmp_ln433_3

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:120 %sub_ln628_4 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628_4"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:121 %zext_ln628_6 = zext i3 %sub_ln628_4

]]></Node>
<StgValue><ssdm name="zext_ln628_6"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:122 %lshr_ln628_4 = lshr i6 63, i6 %zext_ln628_6

]]></Node>
<StgValue><ssdm name="lshr_ln628_4"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc554.split.0:123 %tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_4, i32 2

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="1" op_3_bw="2">
<![CDATA[
for.inc554.split.0:124 %tmp_227 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 0, i1 %tmp_226, i2 0

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:125 %add_ln186_4 = add i5 %tmp_227, i5 %trunc_ln930_3_read

]]></Node>
<StgValue><ssdm name="add_ln186_4"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:126 %add_ln186_5 = add i5 %add_ln186_4, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_5"/></StgValue>
</operation>

<operation id="760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:127 %or_ln186_3 = or i6 %r_V, i6 4

]]></Node>
<StgValue><ssdm name="or_ln186_3"/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:128 %zext_ln552_11 = zext i5 %add_ln186_4

]]></Node>
<StgValue><ssdm name="zext_ln552_11"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:129 %shl_ln779_7 = shl i32 1, i32 %zext_ln552_11

]]></Node>
<StgValue><ssdm name="shl_ln779_7"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:130 %zext_ln552_12 = zext i5 %add_ln186_5

]]></Node>
<StgValue><ssdm name="zext_ln552_12"/></StgValue>
</operation>

<operation id="764" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:131 %shl_ln779_8 = shl i32 1, i32 %zext_ln552_12

]]></Node>
<StgValue><ssdm name="shl_ln779_8"/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:132 %or_ln433_4 = or i32 %shl_ln779_8, i32 %shl_ln779_7

]]></Node>
<StgValue><ssdm name="or_ln433_4"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:133 %and_ln433_4 = and i32 %or_ln433_4, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_4"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:134 %icmp_ln433_4 = icmp_eq  i32 %and_ln433_4, i32 %or_ln433_4

]]></Node>
<StgValue><ssdm name="icmp_ln433_4"/></StgValue>
</operation>

<operation id="768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:135 %zext_ln552_13 = zext i6 %or_ln186_3

]]></Node>
<StgValue><ssdm name="zext_ln552_13"/></StgValue>
</operation>

<operation id="769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:136 %tmp_228 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_225, i32 %zext_ln552_13, i1 %icmp_ln433_4

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc554.split.0:137 %sub_ln628_5 = sub i3 5, i3 %conv570_cast_read

]]></Node>
<StgValue><ssdm name="sub_ln628_5"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="3">
<![CDATA[
for.inc554.split.0:138 %zext_ln628_7 = zext i3 %sub_ln628_5

]]></Node>
<StgValue><ssdm name="zext_ln628_7"/></StgValue>
</operation>

<operation id="772" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:139 %lshr_ln628_5 = lshr i6 63, i6 %zext_ln628_7

]]></Node>
<StgValue><ssdm name="lshr_ln628_5"/></StgValue>
</operation>

<operation id="773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc554.split.0:140 %tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lshr_ln628_5, i32 2

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="6">
<![CDATA[
for.inc554.split.0:141 %trunc_ln186_3 = trunc i6 %lshr_ln628_5

]]></Node>
<StgValue><ssdm name="trunc_ln186_3"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc554.split.0:142 %tmp_230 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i1.i1, i2 0, i1 %tmp_229, i1 0, i1 %trunc_ln186_3

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:143 %add_ln186_6 = add i5 %tmp_230, i5 %trunc_ln930_4_read

]]></Node>
<StgValue><ssdm name="add_ln186_6"/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc554.split.0:144 %add_ln186_7 = add i5 %add_ln186_6, i5 %pool_width_V_read

]]></Node>
<StgValue><ssdm name="add_ln186_7"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:145 %or_ln186_4 = or i6 %r_V, i6 5

]]></Node>
<StgValue><ssdm name="or_ln186_4"/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:146 %zext_ln552_14 = zext i5 %add_ln186_6

]]></Node>
<StgValue><ssdm name="zext_ln552_14"/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:147 %shl_ln779_9 = shl i32 1, i32 %zext_ln552_14

]]></Node>
<StgValue><ssdm name="shl_ln779_9"/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="5">
<![CDATA[
for.inc554.split.0:148 %zext_ln552_15 = zext i5 %add_ln186_7

]]></Node>
<StgValue><ssdm name="zext_ln552_15"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:149 %shl_ln779_10 = shl i32 1, i32 %zext_ln552_15

]]></Node>
<StgValue><ssdm name="shl_ln779_10"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:150 %or_ln433_5 = or i32 %shl_ln779_10, i32 %shl_ln779_9

]]></Node>
<StgValue><ssdm name="or_ln433_5"/></StgValue>
</operation>

<operation id="784" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:151 %and_ln433_5 = and i32 %or_ln433_5, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_5"/></StgValue>
</operation>

<operation id="785" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:152 %icmp_ln433_5 = icmp_eq  i32 %and_ln433_5, i32 %or_ln433_5

]]></Node>
<StgValue><ssdm name="icmp_ln433_5"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:153 %zext_ln552_16 = zext i6 %or_ln186_4

]]></Node>
<StgValue><ssdm name="zext_ln552_16"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:154 %tmp_231 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_228, i32 %zext_ln552_16, i1 %icmp_ln433_5

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:162 %or_ln186_5 = or i6 %r_V, i6 6

]]></Node>
<StgValue><ssdm name="or_ln186_5"/></StgValue>
</operation>

<operation id="789" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:168 %and_ln433_6 = and i32 %or_ln433_6, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_6"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:169 %icmp_ln433_6 = icmp_eq  i32 %and_ln433_6, i32 %or_ln433_6

]]></Node>
<StgValue><ssdm name="icmp_ln433_6"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:170 %zext_ln552_19 = zext i6 %or_ln186_5

]]></Node>
<StgValue><ssdm name="zext_ln552_19"/></StgValue>
</operation>

<operation id="792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:171 %tmp_234 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_231, i32 %zext_ln552_19, i1 %icmp_ln433_6

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="793" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:179 %or_ln186_6 = or i6 %r_V, i6 7

]]></Node>
<StgValue><ssdm name="or_ln186_6"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:185 %and_ln433_7 = and i32 %or_ln433_7, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_7"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:186 %icmp_ln433_7 = icmp_eq  i32 %and_ln433_7, i32 %or_ln433_7

]]></Node>
<StgValue><ssdm name="icmp_ln433_7"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:187 %zext_ln552_22 = zext i6 %or_ln186_6

]]></Node>
<StgValue><ssdm name="zext_ln552_22"/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:188 %tmp_236 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_234, i32 %zext_ln552_22, i1 %icmp_ln433_7

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="798" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:196 %or_ln186_7 = or i6 %r_V, i6 8

]]></Node>
<StgValue><ssdm name="or_ln186_7"/></StgValue>
</operation>

<operation id="799" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:202 %and_ln433_8 = and i32 %or_ln433_8, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_8"/></StgValue>
</operation>

<operation id="800" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:203 %icmp_ln433_8 = icmp_eq  i32 %and_ln433_8, i32 %or_ln433_8

]]></Node>
<StgValue><ssdm name="icmp_ln433_8"/></StgValue>
</operation>

<operation id="801" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:204 %zext_ln552_25 = zext i6 %or_ln186_7

]]></Node>
<StgValue><ssdm name="zext_ln552_25"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:205 %tmp_239 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_236, i32 %zext_ln552_25, i1 %icmp_ln433_8

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:214 %or_ln186_8 = or i6 %r_V, i6 9

]]></Node>
<StgValue><ssdm name="or_ln186_8"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:220 %and_ln433_9 = and i32 %or_ln433_9, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_9"/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:221 %icmp_ln433_9 = icmp_eq  i32 %and_ln433_9, i32 %or_ln433_9

]]></Node>
<StgValue><ssdm name="icmp_ln433_9"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:222 %zext_ln552_28 = zext i6 %or_ln186_8

]]></Node>
<StgValue><ssdm name="zext_ln552_28"/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:223 %tmp_242 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_239, i32 %zext_ln552_28, i1 %icmp_ln433_9

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:232 %or_ln186_9 = or i6 %r_V, i6 10

]]></Node>
<StgValue><ssdm name="or_ln186_9"/></StgValue>
</operation>

<operation id="809" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:238 %and_ln433_10 = and i32 %or_ln433_10, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_10"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:239 %icmp_ln433_10 = icmp_eq  i32 %and_ln433_10, i32 %or_ln433_10

]]></Node>
<StgValue><ssdm name="icmp_ln433_10"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:240 %zext_ln552_31 = zext i6 %or_ln186_9

]]></Node>
<StgValue><ssdm name="zext_ln552_31"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:241 %tmp_246 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_242, i32 %zext_ln552_31, i1 %icmp_ln433_10

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:250 %or_ln186_10 = or i6 %r_V, i6 11

]]></Node>
<StgValue><ssdm name="or_ln186_10"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:256 %and_ln433_11 = and i32 %or_ln433_11, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_11"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:257 %icmp_ln433_11 = icmp_eq  i32 %and_ln433_11, i32 %or_ln433_11

]]></Node>
<StgValue><ssdm name="icmp_ln433_11"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:258 %zext_ln552_34 = zext i6 %or_ln186_10

]]></Node>
<StgValue><ssdm name="zext_ln552_34"/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:259 %tmp_249 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_246, i32 %zext_ln552_34, i1 %icmp_ln433_11

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:267 %or_ln186_11 = or i6 %r_V, i6 12

]]></Node>
<StgValue><ssdm name="or_ln186_11"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:273 %and_ln433_12 = and i32 %or_ln433_12, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_12"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:274 %icmp_ln433_12 = icmp_eq  i32 %and_ln433_12, i32 %or_ln433_12

]]></Node>
<StgValue><ssdm name="icmp_ln433_12"/></StgValue>
</operation>

<operation id="821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:275 %zext_ln552_37 = zext i6 %or_ln186_11

]]></Node>
<StgValue><ssdm name="zext_ln552_37"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:276 %tmp_252 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_249, i32 %zext_ln552_37, i1 %icmp_ln433_12

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:285 %or_ln186_12 = or i6 %r_V, i6 13

]]></Node>
<StgValue><ssdm name="or_ln186_12"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:291 %and_ln433_13 = and i32 %or_ln433_13, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_13"/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:292 %icmp_ln433_13 = icmp_eq  i32 %and_ln433_13, i32 %or_ln433_13

]]></Node>
<StgValue><ssdm name="icmp_ln433_13"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:293 %zext_ln552_40 = zext i6 %or_ln186_12

]]></Node>
<StgValue><ssdm name="zext_ln552_40"/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:294 %tmp_255 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_252, i32 %zext_ln552_40, i1 %icmp_ln433_13

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:302 %or_ln186_13 = or i6 %r_V, i6 14

]]></Node>
<StgValue><ssdm name="or_ln186_13"/></StgValue>
</operation>

<operation id="829" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:308 %and_ln433_14 = and i32 %or_ln433_14, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_14"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:309 %icmp_ln433_14 = icmp_eq  i32 %and_ln433_14, i32 %or_ln433_14

]]></Node>
<StgValue><ssdm name="icmp_ln433_14"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:310 %zext_ln552_43 = zext i6 %or_ln186_13

]]></Node>
<StgValue><ssdm name="zext_ln552_43"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:311 %tmp_258 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_255, i32 %zext_ln552_43, i1 %icmp_ln433_14

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc554.split.0:319 %or_ln186_14 = or i6 %r_V, i6 15

]]></Node>
<StgValue><ssdm name="or_ln186_14"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:325 %and_ln433_15 = and i32 %or_ln433_15, i32 %p_Result_21_s

]]></Node>
<StgValue><ssdm name="and_ln433_15"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc554.split.0:326 %icmp_ln433_15 = icmp_eq  i32 %and_ln433_15, i32 %or_ln433_15

]]></Node>
<StgValue><ssdm name="icmp_ln433_15"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="6">
<![CDATA[
for.inc554.split.0:327 %zext_ln552_46 = zext i6 %or_ln186_14

]]></Node>
<StgValue><ssdm name="zext_ln552_46"/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc554.split.0:328 %tmp_260 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %tmp_258, i32 %zext_ln552_46, i1 %icmp_ln433_15

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="norm_mode_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc554.split.0:329 %store_ln440 = store i64 %tmp_260, i64 %poolword_V

]]></Node>
<StgValue><ssdm name="store_ln440"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
<literal name="lnot_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then586:1 %store_ln442 = store i64 %tmp_260, i64 %outword_V

]]></Node>
<StgValue><ssdm name="store_ln442"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
<literal name="lnot_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64">
<![CDATA[
if.else588:0 %outword_V_load = load i64 %outword_V

]]></Node>
<StgValue><ssdm name="outword_V_load"/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
<literal name="lnot_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="48" op_0_bw="48" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else588:1 %r_V_5 = partselect i48 @_ssdm_op_PartSelect.i48.i64.i32.i32, i64 %outword_V_load, i32 16, i32 63

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
<literal name="lnot_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="48">
<![CDATA[
if.else588:2 %sext_ln1693 = sext i48 %r_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1693"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
<literal name="lnot_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="64">
<![CDATA[
if.else588:3 %trunc_ln628 = trunc i64 %tmp_260

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
<literal name="lnot_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.else588:4 %p_Result_s = partset i64 @_ssdm_op_PartSet.i64.i64.i16.i32.i32, i64 %sext_ln1693, i16 %trunc_ln628, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="-2"/>
<literal name="lnot_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else588:5 %store_ln368 = store i64 %p_Result_s, i64 %outword_V

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="norm_mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then535:0 %store_ln416 = store i64 %p_Result_20_s, i64 %outword_V

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="12">
<![CDATA[
for.inc608:4 %zext_ln451 = zext i12 %add_ln451

]]></Node>
<StgValue><ssdm name="zext_ln451"/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc608:5 %dmem_V_addr = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln451

]]></Node>
<StgValue><ssdm name="dmem_V_addr"/></StgValue>
</operation>

<operation id="849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc608:6 %outword_V_load_1 = load i64 %outword_V

]]></Node>
<StgValue><ssdm name="outword_V_load_1"/></StgValue>
</operation>

<operation id="850" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
for.inc608:7 %store_ln451 = store i64 %outword_V_load_1, i12 %dmem_V_addr

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
for.inc608:9 %br_ln404 = br void %VITIS_LOOP_411_16

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
