/*******************************************************************************
*
 * Copyright (c) 2013 - 2016, Freescale Semiconductor, Inc.
 * Copyright 2016-2017 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
* 
*
****************************************************************************//*!
*
* @brief  Multiply subtract
* 
*******************************************************************************/
#ifndef _MLIB_MSU_F32_ASM_H_
#define _MLIB_MSU_F32_ASM_H_

#if defined(__cplusplus)
extern "C" {
#endif

/*******************************************************************************
* Includes
*******************************************************************************/
#include "mlib_types.h"

/*******************************************************************************
* Macros
*******************************************************************************/
#define MLIB_Msu_F32_Asmi(f32Accum, f32Mult1, f32Mult2)                        \
        MLIB_Msu_F32_FAsmi(f32Accum, f32Mult1, f32Mult2)
#define MLIB_MsuSat_F32_Asmi(f32Accum, f32Mult1, f32Mult2)                     \
        MLIB_MsuSat_F32_FAsmi(f32Accum, f32Mult1, f32Mult2)
#define MLIB_MsuSat_F32lss_Asmi(f32Accum, f16Mult1, f16Mult2)                  \
        MLIB_MsuSat_F32lss_FAsmi(f32Accum, f16Mult1, f16Mult2)
  
/***************************************************************************//*!
*
* f32Out = f32Accum - ( f32Mult1 * f32Mult2)
* Without saturation
*******************************************************************************/
#if defined(__IAR_SYSTEMS_ICC__)           /* IAR compiler */
#pragma diag_suppress=Pe549                /* Suppresses the Pe549 warning for IAR compiler*/
#endif
/* inline function without any optimization (compilation issue) */ 
RTCESL_INLINE_OPTIM_SAVE
RTCESL_INLINE_OPTIM_SET
static inline frac32_t MLIB_Msu_F32_FAsmi(register frac32_t f32Accum, 
                                          register frac32_t f32Mult1, register frac32_t f32Mult2)
{
    register frac32_t f32Val1=0, f32Val2=0, f32Val3=0;
    #if defined(__CC_ARM)                                   /* For ARM Compiler */
        __asm volatile{ uxth f32Val1, f32Mult1              /* f32Val1 = f32Mult1.L */
                        uxth f32Val2, f32Mult2              /* f32Val2 = f32Mult2.L */

                        asrs f32Mult1, f32Mult1, #16        /* f32Mult1 = f32Mult1.H */
                        asrs f32Mult2, f32Mult2, #16        /* f32Mult2 = f32Mult2.H */

                        movs f32Val3, f32Val1               /* f32Val3 = f32Mult1.L */
                        muls f32Val3, f32Val3, f32Val2      /* f32Val3 = f32Mult1.L * f32Mult2.L */
                        lsrs f32Val3, f32Val3, #16          /* f32Val3 >> 16 */

                        muls f32Val1, f32Val1, f32Mult2     /* f32Val1 = f32Mult1.L * f32Mult2.H */
                        adds f32Val1, f32Val1, f32Val3      /* f32Val1 = f32Val1 + f32Val3 */
                        asrs f32Val1, f32Val1, #1           /* f32Val1 >> 1 */

                        muls f32Val2, f32Val2, f32Mult1     /* f32Val2 = f32Mult2.L * f32Mult1.H */
                        asrs f32Val2, f32Val2, #1           /* f32Val2 >> 1 */
                        adds f32Val2, f32Val2, f32Val1      /* f32Val2 = f32Val2 + f32Val1 */
                        asrs f32Val2, f32Val2, #14          /* f32Val2 >> 14 */

                        muls f32Mult1, f32Mult1, f32Mult2   /* f32Mult1 = f32Mult1.H * f32Mult2.H */
                        lsls f32Mult1, f32Mult1, #1         /* f32Mult1 << 1 */
                        adds f32Mult1, f32Mult1, f32Val2    /* f32Mult1 = f32Mult1 + f32Val2 */
                        subs f32Accum, f32Accum, f32Mult1 };/* f32Accum - f16Mult1 * f16Mult2 */
    #else
        __asm volatile(
                        #if defined(__GNUC__)               /* For GCC compiler */
                            ".syntax unified \n"            /* Using unified asm syntax */
                        #endif
                        "uxth %3, %1 \n"                    /* f32Val1 = f32Mult1.L */
                        "uxth %4, %2 \n"                    /* f32Val2 = f32Mult2.L */

                        "asrs %1, %1, #16 \n"               /* f32Mult1 = f32Mult1.H */
                        "asrs %2, %2, #16 \n"               /* f32Mult2 = f32Mult2.H */

                        "movs %5, %3 \n"                    /* f32Val3 = f32Mult1.L */
                        "muls %5, %5, %4 \n"                /* f32Val3 = f32Mult1.L * f32Mult2.L */
                        "lsrs %5, %5, #16 \n"               /* f32Val3 >> 16 */

                        "muls %3, %3, %2 \n"                /* f32Val1 = f32Mult1.L * f32Mult2.H */
                        "adds %3, %3, %5 \n"                /* f32Val1 = f32Val1 + f32Val3 */
                        "asrs %3, %3, #1 \n"                /* f32Val1 >> 1 */

                        "muls %4, %4, %1 \n"                /* f32Val2 = f32Mult2.L * f32Mult1.H */
                        "asrs %4, %4, #1 \n"                /* f32Val2 >> 1 */
                        "adds %4, %4, %3 \n"                /* f32Val2 = f32Val2 + f32Val1 */
                        "asrs %4, %4, #14 \n"               /* f32Val2 >> 14 */

                        "muls %1, %1, %2 \n"                /* f32Mult1 = f32Mult1.H * f32Mult2.H */
                        "lsls %1, %1, #1 \n"                /* f32Mult1 << 1 */
                        "adds %1, %1, %4 \n"                /* f32Mult1 = f32Mult1 + f32Val2 */
                        "subs %0, %0, %1 \n"                /* f32Accum - f16Mult1 * f16Mult2 */
                        #if defined(__GNUC__)               /* For GCC compiler */
                            ".syntax divided \n"
                        #endif
                        : "+l"(f32Accum), "+l"(f32Mult1), "+l"(f32Mult2), "+l"(f32Val1), "+l"(f32Val2), "+l"(f32Val3):);
    #endif

    return f32Accum;
}
/* inline function without any optimization (compilation issue) */ 
RTCESL_INLINE_OPTIM_RESTORE 

#if defined(__IAR_SYSTEMS_ICC__)           /* IAR compiler */
#pragma diag_default=Pe549
#endif

/***************************************************************************//*!
*
* f32Out = f32Accum - ( f32Mult1 * f32Mult2)
* With saturation
*******************************************************************************/  
#if defined(__IAR_SYSTEMS_ICC__)           /* IAR compiler */
#pragma diag_suppress=Pe549                /* Suppresses the Pe549 warning for IAR compiler*/
#endif
/* inline function without any optimization (compilation issue) */ 
RTCESL_INLINE_OPTIM_SAVE
RTCESL_INLINE_OPTIM_SET
static inline frac32_t MLIB_MsuSat_F32_FAsmi(register frac32_t f32Accum, 
                                             register frac32_t f32Mult1, register frac32_t f32Mult2)
{
    register frac32_t f32Val1=0, f32Val2=0, f32Val3=0;
    #if defined(__CC_ARM)                                   /* For ARM Compiler */
        __asm volatile{ uxth f32Val1, f32Mult1               /* f32Val1 = f32Mult1.L */
                        uxth f32Val2, f32Mult2              /* f32Val2 = f32Mult2.L */

                        asrs f32Mult1, f32Mult1, #16        /* f32Mult1 = f32Mult1.H */
                        asrs f32Mult2, f32Mult2, #16        /* f32Mult2 = f32Mult2.H */

                        movs f32Val3, f32Val1               /* f32Val3 = f32Mult1.L */
                        muls f32Val3, f32Val3, f32Val2      /* f32Val3 = f32Mult1.L * f32Mult2.L */
                        lsrs f32Val3, f32Val3, #16          /* f32Val3 >> 16 */

                        muls f32Val1, f32Val1, f32Mult2     /* f32Val1 = f32Mult1.L * f32Mult2.H */
                        adds f32Val1, f32Val1, f32Val3      /* f32Val1 = f32Val1 + f32Val3 */
                        asrs f32Val1, f32Val1, #1           /* f32Val1 >> 1 */

                        muls f32Val2, f32Val2, f32Mult1     /* f32Val2 = f32Mult2.L * f32Mult1.H */
                        asrs f32Val2, f32Val2, #1           /* f32Val2 >> 1 */
                        adds f32Val2, f32Val2, f32Val1      /* f32Val2 = f32Val2 + f32Val1 */
                        asrs f32Val2, f32Val2, #14          /* f32Val2 >> 14 */

                        movs f32Val1, #0                    /* f32Val1 = 0 */
                        rsbs f32Val2, f32Val2, #0           /* f32Val2 = - f32Val2 */
                        asrs f32Val2, f32Val2, #1           /* f32Val2 >> 1 */
                        adcs f32Val1, f32Val1, f32Val1      /* Stores the last bit of multiplication to f32Val1 */
                        muls f32Mult1, f32Mult1, f32Mult2   /* f32Mult1 = f32Mult1.H * f32Mult2.H */
                        rsbs f32Mult1, f32Mult1, #0           /* f32Val2 = - f32Val2 */
                        adds f32Mult1, f32Mult1, f32Val2    /* f32Mult1 = f32Mult1 + f32Val2 */

                        movs f32Val2, #0                    /* f32Val1 = 0 */
                        asrs f32Accum, f32Accum, #1         /* f32Accum >> 1 */
                        adcs f32Val2, f32Val2, f32Val2      /* Stores the last bit of f32Accum to f32Val2 */

                        adds f32Val1, f32Val1, f32Val2      /* f32Val1 = f32Val1 + f32Val2 */
                        lsls f32Val1, f32Val1, #31          /* f32Val1 << 31 (Carry = the first bit of f32Val1) */
                        adcs f32Accum, f32Accum, f32Mult1   /* (result / 2) + Carry */

                        mov f32Mult1, f32Accum              /* f32Mult1 = result / 2 */
                        lsls f32Mult2, f32Accum, #1         /* f32Mult2 = result */
                        lsrs f32Val1, f32Val1, #31          /* f32Val1 >> 31 (the last bit of result) */
                        adds f32Mult2, f32Mult2, f32Val1    /* f32Mult2 = result + last bit */

                        eors f32Accum, f32Accum, f32Mult2   /* f32Accum = f32Accum ^ f32Mult2 */
                        bpl SatEnd                          /* If f32Accum >= 0, then goes to SatEnd */
                        movs f32Mult2, #128                 /* f32Mult2 = 0x80 */
                        rev f32Mult2, f32Mult2              /* result = 0x80000000 */
                        cmp f32Mult1, #0                    /* Compares input value with 0 */
                        blt SatEnd                          /* If f32Mult1 < 0, then goes to SatEnd */
                        subs f32Mult2, f32Mult2, #1         /* result = 0x7FFFFFFF*/
                    SatEnd: };
    #else
        __asm volatile(
                        #if defined(__GNUC__)               /* For GCC compiler */
                            ".syntax unified \n"            /* Using unified asm syntax */
                        #endif
                        "uxth %3, %1 \n"                    /* f32Val1 = f32Mult1.L */
                        "uxth %4, %2 \n"                    /* f32Val2 = f32Mult2.L */

                        "asrs %1, %1, #16 \n"               /* f32Mult1 = f32Mult1.H */
                        "asrs %2, %2, #16 \n"               /* f32Mult2 = f32Mult2.H */

                        "movs %5, %3 \n"                    /* f32Val3 = f32Mult1.L */
                        "muls %5, %5, %4 \n"                /* f32Val3 = f32Mult1.L * f32Mult2.L */
                        "lsrs %5, %5, #16 \n"               /* f32Val3 >> 16 */

                        "muls %3, %3, %2 \n"                /* f32Val1 = f32Mult1.L * f32Mult2.H */
                        "adds %3, %3, %5 \n"                /* f32Val1 = f32Val1 + f32Val3 */
                        "asrs %3, %3, #1 \n"                /* f32Val1 >> 1 */

                        "muls %4, %4, %1 \n"                /* f32Val2 = f32Mult2.L * f32Mult1.H */
                        "asrs %4, %4, #1 \n"                /* f32Val2 >> 1 */
                        "adds %4, %4, %3 \n"                /* f32Val2 = f32Val2 + f32Val1 */
                        "asrs %4, %4, #14 \n"               /* f32Val2 >> 14 */

                        "movs %3, #0 \n"                    /* f32Val1 = 0 */
                        "rsbs %4, %4, #0 \n"                /* f32Val2 = - f32Val2 */
                        "asrs %4, %4, #1 \n"                /* f32Val2 >> 1 */
                        "adcs %3, %3, %3 \n"                /* Stores the last bit of multiplication to f32Val1 */
                        "muls %1, %1, %2 \n"                /* f32Mult1 = f32Mult1.H * f32Mult2.H */
                        "rsbs %1, %1, #0 \n"                /* f32Mult1 = - f32Mult1 */
                        "adds %1, %1, %4 \n"                /* f32Mult1 = f32Mult1 + f32Val2 */

                        "movs %4, #0 \n"                    /* f32Val1 = 0 */
                        "asrs %0, %0, #1 \n"                /* f32Accum >> 1 */
                        "adcs %4, %4, %4 \n"                /* Stores the last bit of f32Accum to f32Val2 */

                        "adds %3, %3, %4 \n"                /* f32Val1 = f32Val1 + f32Val2 */
                        "lsls %3, %3, #31 \n"               /* f32Val1 << 31 (Carry = the first bit of f32Val1) */
                        "adcs %0, %0, %1 \n"                /* (result / 2) + Carry */

                        "mov %1, %0 \n"                     /* f32Mult1 = result / 2 */
                        "lsls %2, %0, #1 \n"                /* f32Mult2 = result */
                        "lsrs %3, %3, #31 \n"               /* f32Val1 >> 31 (the last bit of result) */
                        "adds %2, %2, %3 \n"                /* f32Mult2 = result + last bit */

                        "eors %0, %0, %2 \n"                /* f32Accum = f32Accum ^ f32Mult2 */
                        "bpl .+12 \n"                       /* If f32Accum >= 0, then jumps to the end of function*/
                        "movs %2, #128 \n"                  /* f32Mult2 = 0x80 */
                        "rev %2, %2 \n"                     /* result = 0x80000000 */
                        "cmp %1, #0 \n"                     /* Compares input value with 0 */
                        "blt .+4 \n"                        /* If f32Mult1 < 0, then jumps through next command */
                        "subs %2, %2, #1 \n"                /* result = 0x7FFFFFFF*/
                        #if defined(__GNUC__)               /* For GCC compiler */
                            ".syntax divided \n"
                        #endif
                        : "+l"(f32Accum), "+l"(f32Mult1), "+l"(f32Mult2), "+l"(f32Val1), "+l"(f32Val2), "+l"(f32Val3):);
    #endif

    return f32Mult2;
}
/* inline function without any optimization (compilation issue) */ 
RTCESL_INLINE_OPTIM_RESTORE 

#if defined(__IAR_SYSTEMS_ICC__)           /* IAR compiler */
#pragma diag_default=Pe549
#endif
/***************************************************************************//*!
*
* f32Out = f32Accum - ( f16Mult1 * f16Mult2)
* With saturation
*******************************************************************************/
/* inline function without any optimization (compilation issue) */ 
RTCESL_INLINE_OPTIM_SAVE
RTCESL_INLINE_OPTIM_SET
static inline frac32_t MLIB_MsuSat_F32lss_FAsmi(register frac32_t f32Accum, 
                                                register frac16_t f16Mult1, register frac16_t f16Mult2)
{
    register frac32_t f32Val = 0;
    #if defined(__CC_ARM)                                   /* For ARM Compiler */
        __asm volatile{ sxth f16Mult1, f16Mult1             /* Converts 16-bit input to 32-bit */
                        sxth f16Mult2, f16Mult2             /* Converts 16-bit input to 32-bit */
                        muls f16Mult1, f16Mult1, f16Mult2   /* f16Mult1 * f16Mult2 */
                        rsbs f16Mult1, f16Mult1, #0         /* f16Mult1 = - f16Mult1 */
                        asrs f32Accum, f32Accum, #1         /* f32Accum >> 1 */
                        adcs f32Val, f32Val, f32Val         /* f32Val = the last bit of f32Accum */
                        adds f16Mult1, f16Mult1, f32Accum   /* f16Mult1 * f16Mult2 */

                        mov f16Mult2, f16Mult1              /* f16Mult1 = result / 2 */
                        lsls f32Accum, f16Mult1, #1         /* f32Mult2 = result */
                        adds f32Accum, f32Accum, f32Val     /* f32Mult2 = result + last bit */

                        eors f16Mult1, f16Mult1, f32Accum   /* f32Accum = f32Accum ^ f32Mult2 */
                        bpl SatEnd                          /* If f32Accum >= 0, then jumps to the end of function*/
                        movs f32Accum, #128                 /* f32Mult2 = 0x80 */
                        rev f32Accum, f32Accum              /* result = 0x80000000 */
                        cmp f16Mult2, #0                    /* Compares input value with 0 */
                        blt SatEnd                          /* If f32Mult1 < 0, then jumps through next command */
                        subs f32Accum, f32Accum, #1         /* result = 0x7FFFFFFF*/
                    SatEnd: }
    #else
        __asm volatile(
                        #if defined(__GNUC__)               /* For GCC compiler */
                            ".syntax unified \n"            /* Using unified asm syntax */
                        #endif
                        "sxth %1, %1 \n"                    /* Converts 16-bit input to 32-bit */
                        "sxth %2, %2 \n"                    /* Converts 16-bit input to 32-bit */
                        "muls %1, %1, %2 \n"                /* f16Mult1 * f16Mult2 */
                        "rsbs %1, %1, #0 \n"                /* f16Mult1 = - f16Mult1 */
                        "asrs %0, %0, #1 \n"                /* f32Accum >> 1 */
                        "adcs %3, %3, %3 \n"                /* f32Val = the last bit of f32Accum */
                        "adds %1, %1, %0 \n"                /* f16Mult1 * f16Mult2 */

                        "mov %2, %1 \n"                     /* f16Mult1 = result / 2 */
                        "lsls %0, %1, #1 \n"                /* f32Mult2 = result */
                        "adds %0, %0, %3 \n"                /* f32Mult2 = result + last bit */

                        "eors %1, %1, %0 \n"                /* f32Accum = f32Accum ^ f32Mult2 */
                        "bpl .+12 \n"                       /* If f32Accum >= 0, then jumps to the end of function*/
                        "movs %0, #128 \n"                  /* f32Mult2 = 0x80 */
                        "rev %0, %0 \n"                     /* result = 0x80000000 */
                        "cmp %2, #0 \n"                     /* Compares input value with 0 */
                        "blt .+4 \n"                        /* If f32Mult1 < 0, then jumps through next command */
                        "subs %0, %0, #1 \n"                /* result = 0x7FFFFFFF*/
                        #if defined(__GNUC__)               /* For GCC compiler */
                            ".syntax divided \n"
                        #endif
                        : "+l"(f32Accum), "+l"(f16Mult1), "+l"(f16Mult2), "+l"(f32Val):);
    #endif

    return f32Accum;
}
/* inline function without any optimization (compilation issue) */ 
RTCESL_INLINE_OPTIM_RESTORE 

#if defined(__cplusplus)
}
#endif

#endif /* _MLIB_MSU_F32_ASM_H_ */
