Fitter Status : Successful - Tue Aug 27 18:04:59 2024
Quartus Prime Version : 21.1.1 Build 850 06/23/2022 SJ Standard Edition
Revision Name : register_file_fpga
Top-level Entity Name : register_file_fpga
Family : Cyclone IV E
Device : EP4CE115F29C8
Timing Models : Final
Total logic elements : 180 / 114,480 ( < 1 % )
    Total combinational functions : 179 / 114,480 ( < 1 % )
    Dedicated logic registers : 90 / 114,480 ( < 1 % )
Total registers : 93
Total pins : 41 / 529 ( 8 % )
Total virtual pins : 0
Total memory bits : 0 / 3,981,312 ( 0 % )
Embedded Multiplier 9-bit elements : 0 / 532 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )
Analysis & Synthesis Status : Successful - Tue Aug 27 18:04:48 2024
Quartus Prime Version : 21.1.1 Build 850 06/23/2022 SJ Standard Edition
Revision Name : register_file_fpga
Top-level Entity Name : register_file_fpga
Family : Cyclone IV E
Total logic elements : 272
    Total combinational functions : 179
    Dedicated logic registers : 93
Total registers : 93
Total pins : 41
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'CLK_50'
Slack : 4.675
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'CLK_50'
Slack : 4.694
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'CLK_50'
Slack : 4.241
TNS   : 0.000

------------------------------------------------------------
