

================================================================
== Vivado HLS Report for 'resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_s'
================================================================
* Date:           Fri Jun 27 09:43:04 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026| 5.130 us | 5.130 us |  1026|  1026|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ImageHeight  |     1024|     1024|        65|         64|          1|    16|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    290|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    765|    -|
|Register         |        -|      -|    1104|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1104|   1055|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |h_fu_123_p2                         |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage32_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage33_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage34_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage35_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage36_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage37_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage38_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage39_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage40_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage41_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage42_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage43_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage44_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage45_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage46_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage47_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage48_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage49_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage50_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage51_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage52_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage53_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage54_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage55_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage56_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage57_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage58_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage59_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage60_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage61_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage62_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage63_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage10_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage12_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage14_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage16_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state27_pp0_stage25_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage26_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state29_pp0_stage27_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_pp0_stage28_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state31_pp0_stage29_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state32_pp0_stage30_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state33_pp0_stage31_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state34_pp0_stage32_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state35_pp0_stage33_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state36_pp0_stage34_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state37_pp0_stage35_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state38_pp0_stage36_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state39_pp0_stage37_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state40_pp0_stage38_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state41_pp0_stage39_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state42_pp0_stage40_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state43_pp0_stage41_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state44_pp0_stage42_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state45_pp0_stage43_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state46_pp0_stage44_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state47_pp0_stage45_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state48_pp0_stage46_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state49_pp0_stage47_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state50_pp0_stage48_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state51_pp0_stage49_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state52_pp0_stage50_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state53_pp0_stage51_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state54_pp0_stage52_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state55_pp0_stage53_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state56_pp0_stage54_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state57_pp0_stage55_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state58_pp0_stage56_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state59_pp0_stage57_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state60_pp0_stage58_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state61_pp0_stage59_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state62_pp0_stage60_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state63_pp0_stage61_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state64_pp0_stage62_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state65_pp0_stage63_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state66_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage4_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage6_iter0    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op101           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op103           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln16_fu_117_p2                 |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage9_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage11_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage13_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage15_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage17_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage18_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage19_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage20_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage21_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state24_pp0_stage22_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage23_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state26_pp0_stage24_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage5_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage7_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 290|         142|         140|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  301|         67|    1|         67|
    |ap_done                      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_phi_mux_h_0_phi_fu_90_p4  |    9|          2|    5|         10|
    |h_0_reg_86                   |    9|          2|    5|         10|
    |image_V_data_0_V_blk_n       |    9|          2|    1|          2|
    |image_V_data_1_V_blk_n       |    9|          2|    1|          2|
    |image_V_data_2_V_blk_n       |    9|          2|    1|          2|
    |image_V_data_3_V_blk_n       |    9|          2|    1|          2|
    |resized_V_data_0_V_blk_n     |    9|          2|    1|          2|
    |resized_V_data_0_V_din       |   89|         18|   16|        288|
    |resized_V_data_1_V_blk_n     |    9|          2|    1|          2|
    |resized_V_data_1_V_din       |   89|         18|   16|        288|
    |resized_V_data_2_V_blk_n     |    9|          2|    1|          2|
    |resized_V_data_2_V_din       |   89|         18|   16|        288|
    |resized_V_data_3_V_blk_n     |    9|          2|    1|          2|
    |resized_V_data_3_V_din       |   89|         18|   16|        288|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  765|        163|   85|       1259|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  66|   0|   66|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |h_0_reg_86               |   5|   0|    5|          0|
    |h_reg_133                |   5|   0|    5|          0|
    |icmp_ln16_reg_129        |   1|   0|    1|          0|
    |tmp_data_0_V_10_reg_178  |  16|   0|   16|          0|
    |tmp_data_0_V_11_reg_198  |  16|   0|   16|          0|
    |tmp_data_0_V_12_reg_218  |  16|   0|   16|          0|
    |tmp_data_0_V_13_reg_238  |  16|   0|   16|          0|
    |tmp_data_0_V_14_reg_258  |  16|   0|   16|          0|
    |tmp_data_0_V_15_reg_278  |  16|   0|   16|          0|
    |tmp_data_0_V_16_reg_298  |  16|   0|   16|          0|
    |tmp_data_0_V_17_reg_318  |  16|   0|   16|          0|
    |tmp_data_0_V_18_reg_338  |  16|   0|   16|          0|
    |tmp_data_0_V_19_reg_358  |  16|   0|   16|          0|
    |tmp_data_0_V_20_reg_378  |  16|   0|   16|          0|
    |tmp_data_0_V_21_reg_398  |  16|   0|   16|          0|
    |tmp_data_0_V_22_reg_418  |  16|   0|   16|          0|
    |tmp_data_0_V_23_reg_438  |  16|   0|   16|          0|
    |tmp_data_0_V_9_reg_158   |  16|   0|   16|          0|
    |tmp_data_0_V_reg_138     |  16|   0|   16|          0|
    |tmp_data_1_V_10_reg_203  |  16|   0|   16|          0|
    |tmp_data_1_V_11_reg_223  |  16|   0|   16|          0|
    |tmp_data_1_V_12_reg_243  |  16|   0|   16|          0|
    |tmp_data_1_V_13_reg_263  |  16|   0|   16|          0|
    |tmp_data_1_V_14_reg_283  |  16|   0|   16|          0|
    |tmp_data_1_V_15_reg_303  |  16|   0|   16|          0|
    |tmp_data_1_V_16_reg_323  |  16|   0|   16|          0|
    |tmp_data_1_V_17_reg_343  |  16|   0|   16|          0|
    |tmp_data_1_V_18_reg_363  |  16|   0|   16|          0|
    |tmp_data_1_V_19_reg_383  |  16|   0|   16|          0|
    |tmp_data_1_V_20_reg_403  |  16|   0|   16|          0|
    |tmp_data_1_V_21_reg_423  |  16|   0|   16|          0|
    |tmp_data_1_V_22_reg_443  |  16|   0|   16|          0|
    |tmp_data_1_V_8_reg_163   |  16|   0|   16|          0|
    |tmp_data_1_V_9_reg_183   |  16|   0|   16|          0|
    |tmp_data_1_V_reg_143     |  16|   0|   16|          0|
    |tmp_data_2_V_10_reg_208  |  16|   0|   16|          0|
    |tmp_data_2_V_11_reg_228  |  16|   0|   16|          0|
    |tmp_data_2_V_12_reg_248  |  16|   0|   16|          0|
    |tmp_data_2_V_13_reg_268  |  16|   0|   16|          0|
    |tmp_data_2_V_14_reg_288  |  16|   0|   16|          0|
    |tmp_data_2_V_15_reg_308  |  16|   0|   16|          0|
    |tmp_data_2_V_16_reg_328  |  16|   0|   16|          0|
    |tmp_data_2_V_17_reg_348  |  16|   0|   16|          0|
    |tmp_data_2_V_18_reg_368  |  16|   0|   16|          0|
    |tmp_data_2_V_19_reg_388  |  16|   0|   16|          0|
    |tmp_data_2_V_20_reg_408  |  16|   0|   16|          0|
    |tmp_data_2_V_21_reg_428  |  16|   0|   16|          0|
    |tmp_data_2_V_22_reg_448  |  16|   0|   16|          0|
    |tmp_data_2_V_8_reg_168   |  16|   0|   16|          0|
    |tmp_data_2_V_9_reg_188   |  16|   0|   16|          0|
    |tmp_data_2_V_reg_148     |  16|   0|   16|          0|
    |tmp_data_3_V_10_reg_213  |  16|   0|   16|          0|
    |tmp_data_3_V_11_reg_233  |  16|   0|   16|          0|
    |tmp_data_3_V_12_reg_253  |  16|   0|   16|          0|
    |tmp_data_3_V_13_reg_273  |  16|   0|   16|          0|
    |tmp_data_3_V_14_reg_293  |  16|   0|   16|          0|
    |tmp_data_3_V_15_reg_313  |  16|   0|   16|          0|
    |tmp_data_3_V_16_reg_333  |  16|   0|   16|          0|
    |tmp_data_3_V_17_reg_353  |  16|   0|   16|          0|
    |tmp_data_3_V_18_reg_373  |  16|   0|   16|          0|
    |tmp_data_3_V_19_reg_393  |  16|   0|   16|          0|
    |tmp_data_3_V_20_reg_413  |  16|   0|   16|          0|
    |tmp_data_3_V_21_reg_433  |  16|   0|   16|          0|
    |tmp_data_3_V_22_reg_453  |  16|   0|   16|          0|
    |tmp_data_3_V_8_reg_173   |  16|   0|   16|          0|
    |tmp_data_3_V_9_reg_193   |  16|   0|   16|          0|
    |tmp_data_3_V_reg_153     |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1104|   0| 1104|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config16> | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config16> | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config16> | return value |
|ap_done                    | out |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config16> | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config16> | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config16> | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config16> | return value |
|image_V_data_0_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_0_V                       |    pointer   |
|image_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_0_V                       |    pointer   |
|image_V_data_0_V_read      | out |    1|   ap_fifo  |                        image_V_data_0_V                       |    pointer   |
|image_V_data_1_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_1_V                       |    pointer   |
|image_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_1_V                       |    pointer   |
|image_V_data_1_V_read      | out |    1|   ap_fifo  |                        image_V_data_1_V                       |    pointer   |
|image_V_data_2_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_2_V                       |    pointer   |
|image_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_2_V                       |    pointer   |
|image_V_data_2_V_read      | out |    1|   ap_fifo  |                        image_V_data_2_V                       |    pointer   |
|image_V_data_3_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_3_V                       |    pointer   |
|image_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_3_V                       |    pointer   |
|image_V_data_3_V_read      | out |    1|   ap_fifo  |                        image_V_data_3_V                       |    pointer   |
|resized_V_data_0_V_din     | out |   16|   ap_fifo  |                       resized_V_data_0_V                      |    pointer   |
|resized_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_0_V                      |    pointer   |
|resized_V_data_0_V_write   | out |    1|   ap_fifo  |                       resized_V_data_0_V                      |    pointer   |
|resized_V_data_1_V_din     | out |   16|   ap_fifo  |                       resized_V_data_1_V                      |    pointer   |
|resized_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_1_V                      |    pointer   |
|resized_V_data_1_V_write   | out |    1|   ap_fifo  |                       resized_V_data_1_V                      |    pointer   |
|resized_V_data_2_V_din     | out |   16|   ap_fifo  |                       resized_V_data_2_V                      |    pointer   |
|resized_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_2_V                      |    pointer   |
|resized_V_data_2_V_write   | out |    1|   ap_fifo  |                       resized_V_data_2_V                      |    pointer   |
|resized_V_data_3_V_din     | out |   16|   ap_fifo  |                       resized_V_data_3_V                      |    pointer   |
|resized_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_3_V                      |    pointer   |
|resized_V_data_3_V_write   | out |    1|   ap_fifo  |                       resized_V_data_3_V                      |    pointer   |
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

