wb_dma_ch_pri_enc/wire_pri27_out 0.747629 -1.196660 -0.535213 0.110111 -1.184963 -2.533834 2.635419 -0.280784 -0.243849 -0.209313 0.045143 1.562934 -1.482488 1.220110 1.165216 -0.365344 0.587628 0.434882 -0.331718 -2.843707
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.011038 0.333118 0.372442 0.929801 0.529362 1.314547 1.815501 -0.730874 0.389770 3.393056 -0.588236 -2.234736 -1.486458 1.328747 5.368289 -0.372245 -0.121148 0.994401 -0.356087 -2.800470
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.149359 0.844462 0.638599 -1.496098 -1.208682 -2.550018 1.508029 0.148442 0.158026 -0.854743 -0.518964 1.395550 -0.690363 0.658767 -1.553401 -0.407337 0.997808 -0.867756 0.847016 -0.204330
wb_dma_ch_sel/always_5/stmt_1/expr_1 3.615865 2.593332 0.322189 0.604881 1.784185 -2.966205 1.977221 -2.217833 3.674845 3.580528 1.434749 -1.728970 -1.204203 -0.981382 0.683093 1.353314 1.876461 0.128490 0.990385 0.576744
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 1.154755 0.925171 0.701571 -1.561340 -1.231233 -2.542153 1.429926 0.150835 0.122996 -0.843164 -0.539072 1.414614 -0.673675 0.675477 -1.624460 -0.403086 1.069378 -0.930835 0.854209 -0.184840
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.770444 -0.834187 -0.401883 1.549329 -3.299137 -0.799876 2.985610 -2.310855 -1.895378 -2.524373 -2.459201 1.141193 -1.689397 2.405616 -0.773215 -3.184371 0.399776 -0.736719 -0.669859 -2.861172
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.320762 -2.313921 -0.035756 2.396834 -0.807812 0.251975 -0.591550 -1.492215 -1.051806 -0.026656 -0.287301 -0.032439 -1.134882 1.653163 1.698016 -1.684842 -0.419078 0.640217 -1.697459 -2.564145
wb_dma_ch_rf/assign_1_ch_adr0 -0.756195 0.280804 3.974581 1.148266 2.172550 -0.037690 -5.149158 -2.050373 -0.984767 -0.299373 1.704171 1.993418 1.780129 -1.528975 -3.979277 -2.610313 1.894054 0.655876 -3.647793 -0.712378
wb_dma_ch_rf/reg_ch_busy 1.989272 1.736067 0.541937 -2.370677 -0.715593 -2.248577 -0.966282 -6.182156 0.075697 0.782331 -1.112644 0.725737 2.398174 -1.212569 -1.495576 -2.703173 0.014246 -3.730381 -0.002658 3.391583
wb_dma_wb_slv/always_5 -1.294970 1.835204 0.997961 3.217995 -2.380178 -1.363850 -3.156296 4.119400 -0.793965 -0.129611 3.744061 -0.329712 0.319683 -3.592264 3.469268 2.791560 -2.419655 -1.430474 0.629922 1.282845
wb_dma_wb_slv/always_4 0.484245 7.683474 5.594094 1.470688 0.926047 0.860195 -5.252313 2.908512 -1.798240 1.095844 -2.449137 -2.024401 1.523355 -1.639861 0.910790 0.500136 2.210870 -4.885490 -2.023572 -3.824007
wb_dma_wb_slv/always_3 -1.335051 2.582570 4.511741 -1.843437 -1.872160 3.747037 -0.378582 -3.723939 -3.635566 0.678658 -1.319693 1.512591 2.550198 1.221692 -0.923945 -2.607277 0.755844 -2.971631 -2.422959 -1.044688
wb_dma_wb_slv/always_1 1.960297 7.387257 4.873800 -0.193836 1.485438 -3.038055 -2.354546 1.680291 -1.547476 1.112272 -2.049548 1.295568 2.354717 -2.653681 -0.547718 -3.314480 3.783986 -4.346168 -0.056040 -1.245453
wb_dma_ch_sel/always_44/case_1/cond -1.064052 -0.586040 4.666893 5.407218 1.039004 0.850957 -5.271596 -2.959179 -3.090031 -0.597842 0.705690 0.506647 0.045988 -2.034340 -1.507183 -4.011831 0.992024 -0.734189 -2.217976 -3.032090
wb_dma_rf/wire_ch0_csr 1.453439 3.260862 3.004580 -2.319564 2.948999 -0.786278 -2.480434 -0.568678 -1.476508 2.675987 -0.926077 2.507185 3.278712 -1.918643 -1.080191 -2.019144 3.257764 -2.933338 1.001953 2.693789
wb_dma_de/wire_done 2.298448 1.618930 -1.592055 -2.517771 -0.971134 -1.467685 1.498009 0.131141 1.139552 2.695221 -0.495398 0.258318 0.804459 2.704757 2.387250 0.542891 1.561314 0.756034 -1.770537 1.283603
wb_dma_ch_pri_enc/wire_pri11_out 0.671767 -1.294975 -0.622618 0.205414 -1.200156 -2.551206 2.690389 -0.208234 -0.187666 -0.162409 0.222338 1.559121 -1.493605 1.203897 1.393094 -0.313400 0.501141 0.540104 -0.384879 -2.999163
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 2.461224 2.081667 -3.847553 -2.796517 -2.784301 0.496435 3.654537 -0.924331 0.622813 0.022707 -2.310752 -0.125738 1.086638 3.141575 0.227552 -0.615194 0.784005 0.539597 -0.848487 4.311568
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -0.279336 -1.525090 -3.469353 1.379234 -1.759984 2.190168 3.344956 -1.379925 -0.996029 -1.910949 -1.415524 -0.335450 -0.468301 0.992834 0.738483 -1.064225 -1.252714 1.073976 -0.249061 0.344018
wb_dma_de/always_13/stmt_1 1.907812 -0.098593 -0.655767 -0.044485 2.567670 -2.249583 1.923445 -3.204803 2.257989 4.223004 1.959965 0.453045 0.335249 -0.695679 1.591866 1.019561 1.695668 0.791945 -0.543152 -0.233671
wb_dma_de/always_4/if_1 1.896072 1.320947 -2.723947 -0.737338 -1.942681 -2.914357 1.350733 -0.844062 0.854473 0.955198 0.797907 1.585106 1.819076 1.220072 1.072673 0.094672 1.306657 0.312235 -2.889169 1.510126
wb_dma_ch_arb/input_req 0.276279 -1.663563 1.670522 1.887213 -2.238129 1.325274 1.153427 -1.670293 -6.196208 1.196758 -2.066401 3.995402 -1.832050 2.961644 0.267189 -1.886365 2.097548 -1.420813 1.272946 1.732842
wb_dma_wb_mast/input_mast_din -0.150616 0.413839 1.315845 -3.569226 1.630160 1.910335 0.801876 3.762075 -0.586774 2.788067 -2.093647 -0.637220 -0.677766 2.150331 3.076560 1.215909 1.128899 1.213521 1.021087 -1.732500
wb_dma_ch_pri_enc/wire_pri20_out 0.656752 -1.267486 -0.643570 0.231795 -1.195773 -2.444266 2.629520 -0.281099 -0.233934 -0.137674 0.198454 1.536699 -1.473949 1.209415 1.318801 -0.301545 0.541210 0.570649 -0.439962 -2.869078
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.748442 -0.064377 0.052804 2.792231 -0.247685 -0.062702 -2.178093 0.818579 -0.812483 1.154442 4.137972 1.516968 0.868111 -1.600943 1.432169 1.280760 -0.163611 1.385945 -1.933143 2.267662
wb_dma_ch_rf/always_26/if_1/if_1 1.713557 1.078539 -0.239091 1.034198 1.037863 -1.814545 1.695560 -2.754439 1.638984 3.972267 1.439068 -0.265657 0.260797 -1.055560 1.544569 2.108268 1.045203 -1.138845 0.466304 0.268676
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 1.640144 -0.130320 -1.020298 -0.445114 3.284680 -0.042564 -0.412777 -1.956055 1.392532 0.741684 -4.162683 -1.163079 -0.490717 2.446494 -2.775963 -0.513249 2.400233 -1.055931 -0.228615 -0.851824
wb_dma_ch_sel/assign_145_req_p0/expr_1 -0.305087 0.537915 -1.205032 3.090007 -1.343242 -0.421895 -2.178092 -0.577095 0.202021 1.308938 2.207261 -0.773390 1.412468 -1.405788 2.471485 2.051307 -1.283077 -0.913667 -2.042406 0.879130
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.312961 -2.211826 -2.550301 0.807181 -0.505563 0.722376 1.342947 -0.300623 -0.000559 -0.080589 0.568084 -0.033885 -0.588687 0.868361 1.937823 0.229440 -1.071938 1.814270 -0.531633 0.391228
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 1.573796 1.161882 0.350817 -0.041567 1.396281 -1.764743 0.002698 -0.358227 1.040481 0.367559 -1.360250 -0.681776 -0.961716 -0.313909 -1.136077 0.990973 1.172083 -1.850947 1.434882 -0.269165
wb_dma_ch_sel/wire_ch_sel 0.619902 1.936052 1.782696 0.289325 0.205970 -0.508524 0.013131 -4.502006 -1.572555 0.992101 0.609466 2.329986 3.065589 -2.332903 -2.484018 -3.824344 1.772249 -1.245679 -0.780399 2.133430
wb_dma_rf/inst_u19 -0.070860 -1.288832 -0.502203 2.863677 -1.377706 -2.293823 0.408598 0.383461 -1.075666 0.832502 4.035843 2.989307 -0.515261 -0.310961 2.326221 0.815112 0.414937 1.814547 -2.229697 -0.383595
wb_dma_rf/inst_u18 -0.075722 -1.334402 -0.415191 2.785879 -1.323006 -2.406942 0.387145 0.406869 -1.054592 0.828332 3.978195 2.963932 -0.623146 -0.265103 2.311697 0.848483 0.404055 1.778843 -2.149452 -0.517468
wb_dma_rf/inst_u17 -0.177006 -1.330371 -0.471780 2.843813 -1.318368 -2.382489 0.329478 0.576341 -0.998464 0.856205 4.053629 2.869201 -0.603832 -0.419185 2.521462 0.882215 0.297719 1.814316 -2.182172 -0.696196
wb_dma_rf/inst_u16 -0.116538 -1.376957 -0.501365 2.860794 -1.322910 -2.447574 0.295951 0.590775 -0.977619 0.817230 4.107740 2.896153 -0.621271 -0.468326 2.556388 0.922424 0.253853 1.809484 -2.140682 -0.495857
wb_dma_rf/inst_u15 -0.055377 -1.181173 -0.519350 2.717576 -1.446220 -2.449959 0.433828 0.556281 -1.035753 0.883961 3.957738 2.937164 -0.548198 -0.329492 2.441295 0.862983 0.374261 1.733102 -2.179892 -0.425729
wb_dma_rf/inst_u14 -0.083971 -1.108379 -0.177875 2.810474 -1.222042 -2.342808 0.255889 0.330748 -1.066031 1.001941 3.872372 2.892260 -0.531901 -0.323790 2.264057 0.874451 0.548602 1.606105 -2.220802 -0.723947
wb_dma_rf/inst_u13 -0.092761 -1.232941 -0.488842 2.909201 -1.391349 -2.381267 0.393661 0.478680 -1.085258 1.027890 4.097289 2.932167 -0.563589 -0.370933 2.652253 0.968835 0.398108 1.828766 -2.275568 -0.558503
wb_dma_rf/inst_u12 -0.087850 -1.268552 -0.449660 2.857638 -1.332626 -2.400545 0.334739 0.519006 -1.015617 0.912531 4.074838 2.886718 -0.600988 -0.400544 2.560888 0.919418 0.362691 1.773182 -2.224823 -0.578781
wb_dma_rf/inst_u11 -0.082874 -1.309566 -0.548822 2.789961 -1.467495 -2.600696 0.509050 0.669139 -1.004890 0.778025 4.087550 2.975772 -0.646886 -0.385906 2.584717 0.914486 0.320909 1.804641 -2.100311 -0.610935
wb_dma_rf/inst_u10 -0.029484 -1.050253 -0.349730 2.748510 -1.386511 -2.421737 0.324208 0.514340 -1.094283 0.941184 3.958566 2.964826 -0.486924 -0.361597 2.364911 0.869301 0.444535 1.630668 -2.169500 -0.390618
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -0.246541 4.637171 -3.713405 -1.458431 -2.384807 -0.095814 1.358285 4.344859 -0.995359 -1.490215 0.398847 2.869735 5.585053 -0.870418 -0.360717 0.951163 2.114755 1.018727 -4.825795 2.149917
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -2.024201 -4.147150 1.072205 2.259073 2.404344 2.030886 -1.948587 -3.299041 -0.468493 2.368763 0.675330 -0.570210 -2.062143 1.231884 1.181672 4.235422 -1.150610 -0.921366 -1.854439 -5.078687
wb_dma/input_wb1_ack_i 2.183728 0.609362 1.719429 0.138465 -0.676426 -1.620072 0.606589 -2.579342 -1.139763 1.232701 -2.603925 3.035753 -1.999247 3.885776 -1.276858 -0.083726 2.508808 -3.138992 -0.461945 1.156517
wb_dma/wire_slv0_we -1.092981 3.037439 4.246984 -2.499521 -1.514225 3.597059 -0.954599 -4.003740 -2.698468 0.922876 -1.443966 0.615925 3.360162 0.765370 -1.248198 -2.531722 0.689618 -3.090772 -2.536160 -0.751886
wb_dma_ch_rf/reg_ch_sz_inf 1.164874 1.316049 -0.748909 -2.442416 0.558527 -1.227170 -1.067232 -1.363853 2.245927 -0.150129 -1.470624 -1.526561 1.511312 -0.203341 -1.401489 -0.287103 -0.045075 -1.452521 -0.145007 1.018434
wb_dma_ch_rf 1.154753 3.263928 3.218016 -1.170155 1.354295 1.769087 -2.362878 -3.903153 -1.151156 1.845778 -3.654362 0.028884 2.250499 1.678401 -3.988339 -1.789126 2.990157 -4.264862 -0.712511 0.956645
wb_dma_ch_sel/wire_gnt_p1_d 1.162044 0.853642 0.631967 -1.491745 -1.220401 -2.571393 1.462716 0.198289 0.184816 -0.839425 -0.478748 1.372128 -0.716927 0.662563 -1.514595 -0.366536 0.985958 -0.881196 0.852971 -0.231725
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.984213 3.111350 -2.642671 0.860868 -1.501740 2.038091 2.738033 -2.117983 0.407978 2.357539 -1.576372 -2.258584 1.478263 1.285199 4.161878 -1.201055 0.223979 0.257610 -2.419689 0.946651
wb_dma_ch_sel/input_ch1_txsz 1.324576 1.108651 2.814005 -2.249540 0.338277 -1.384378 1.412138 0.714691 0.025917 1.898562 -1.705698 0.220148 -1.763172 2.024534 0.811385 -0.077356 1.866020 -0.639344 0.965321 -3.392834
wb_dma/wire_ch3_txsz -0.566574 -2.254719 -1.295561 1.851366 0.051758 0.168093 1.131661 -0.425509 -0.413955 0.745108 0.717880 0.086729 -0.806804 0.494303 3.011112 0.088563 -0.548654 1.500812 -1.284694 -2.779457
wb_dma_ch_sel/assign_7_pri2 -0.265189 -2.159866 -2.478427 0.761304 -0.476991 0.691947 1.331433 -0.302959 -0.012272 -0.037911 0.535359 -0.045195 -0.566350 0.862607 1.845047 0.178204 -1.026648 1.728019 -0.508826 0.358175
wb_dma_ch_pri_enc/inst_u30 0.648398 -1.313042 -0.711463 0.209841 -1.201418 -2.376513 2.619816 -0.233477 -0.193245 -0.108030 0.181638 1.476923 -1.482911 1.217187 1.388749 -0.264660 0.470330 0.577514 -0.378285 -2.844131
wb_dma/assign_3_dma_nd -0.163295 -0.799219 -4.017321 2.323857 -1.995658 1.297023 1.237546 0.619833 -1.090743 1.171428 2.858766 1.676452 1.261415 1.060532 3.190578 0.971574 -0.144783 3.085773 -2.998051 3.965139
wb_dma_ch_rf/assign_6_pointer 0.827622 -2.802832 -3.621792 0.526093 4.023723 0.807085 1.929586 -3.812563 -0.098379 0.277038 -5.912333 0.028002 -0.440946 2.964043 -2.102374 -0.815943 2.392098 -1.242572 -0.804070 -3.133490
wb_dma_ch_rf/wire_ch_adr0_dewe -0.914293 -1.420307 1.605747 1.214567 1.192214 -0.685901 -2.075909 -0.095183 0.256080 -0.102728 1.836987 -0.154165 -0.947706 -1.785905 0.098403 0.524544 -1.058995 0.056501 0.517193 -1.249387
wb_dma_ch_pri_enc/always_2/if_1/cond 0.647954 -1.456020 -0.843490 0.333827 -1.228002 -2.377749 2.698910 -0.289096 -0.229550 -0.102689 0.272094 1.518204 -1.485388 1.226084 1.516507 -0.300225 0.458796 0.708580 -0.470495 -2.848867
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -0.967855 -3.834791 -1.749629 0.748484 2.223257 -0.215764 0.863517 -1.768247 -1.272070 1.187071 -0.828944 1.799473 -0.091611 0.793609 1.901166 0.209121 0.462869 0.081916 -1.195330 -3.429931
wb_dma_ch_sel/input_ch0_txsz 2.177407 2.763690 -1.694016 0.155557 -0.297321 0.567201 0.711233 -1.200808 1.412852 4.327398 0.149741 -2.081846 1.502579 1.248089 5.329769 -0.014023 0.598179 0.766179 -2.713924 1.129689
wb_dma_ch_sel/always_2 -0.180720 -0.788352 -3.898000 2.265574 -1.895503 1.262099 1.177827 0.615944 -1.101955 1.152775 2.779907 1.630359 1.191277 1.023741 3.146161 0.953541 -0.152378 3.015630 -2.896252 3.816217
wb_dma_ch_sel/always_3 -0.010356 0.076059 -2.467080 1.935580 -1.528339 3.741234 3.029857 0.177605 -2.131478 1.731027 -0.392012 0.102740 0.075192 2.318584 4.092920 -0.063320 0.380687 2.432523 -2.248966 0.592984
wb_dma_rf/input_de_txsz_we 1.055054 1.211438 -3.264219 -2.549297 -0.740407 -0.032622 -0.466096 2.794376 2.066484 1.975099 0.403573 -2.192234 1.316063 0.753406 5.122822 1.631482 -1.522335 1.455326 -0.602307 3.416421
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.431022 -2.585680 -0.176117 2.479354 -0.848386 0.371600 -0.506775 -1.580168 -1.094309 -0.058219 -0.266703 -0.043385 -1.225971 1.754784 1.758717 -1.712680 -0.533613 0.788439 -1.710649 -2.593238
wb_dma_ch_sel/assign_145_req_p0 -0.283218 0.460208 -1.215507 2.924131 -1.280364 -0.577468 -2.192387 -0.437530 0.261969 1.220048 2.263097 -0.785191 1.351099 -1.392339 2.487420 2.015522 -1.317569 -0.853827 -1.962081 0.848800
wb_dma_de/always_3/if_1/if_1/cond -0.178175 1.488390 0.647429 1.175068 -1.751713 0.526533 -0.215864 0.591204 -0.748739 -0.239846 -0.612361 -0.783196 -0.099637 -0.341290 -0.044501 1.096337 -0.595993 -2.142722 1.058413 0.499499
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350624 -2.320633 0.002028 2.441953 -0.780489 0.398561 -0.566349 -1.601551 -1.123952 0.091974 -0.300020 -0.010565 -1.104225 1.711416 1.602548 -1.685674 -0.357493 0.699277 -1.738416 -2.524044
wb_dma_rf/always_1/case_1 5.461777 6.802738 2.302541 -1.579898 2.476150 -2.426368 -3.893541 -3.626445 -1.061173 -1.959939 -5.127185 1.639411 0.694414 -0.617759 -3.468193 -4.143073 4.306863 -5.171144 -2.191473 2.873886
wb_dma_rf/always_2/if_1/if_1/stmt_1 1.698521 1.919890 0.320139 0.537508 0.151945 -2.959644 -1.399723 -1.854574 -0.149748 -0.464596 -1.809745 -0.054508 0.070982 -1.005687 0.603457 -0.382350 0.440413 -4.359323 0.031749 -0.726155
wb_dma_ch_sel/assign_99_valid/expr_1 -0.371397 3.721954 2.178672 4.302863 -1.210663 4.432983 -1.433807 -3.239880 -0.142928 0.941643 2.327509 -1.896310 1.913256 -1.094250 -2.702933 0.398272 0.664092 0.836136 -4.203501 0.628662
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.806705 0.024221 0.079428 2.745668 -0.290768 -0.058024 -2.234733 1.000243 -0.824505 1.111313 4.134061 1.488489 0.927081 -1.647216 1.501708 1.330794 -0.215294 1.370697 -1.953251 2.303091
wb_dma_wb_slv/reg_slv_adr 1.869439 7.365265 4.892282 -0.150964 1.518677 -2.974257 -2.464739 1.642540 -1.620145 0.986325 -2.168781 1.360014 2.432986 -2.628857 -0.988935 -3.330793 3.862637 -4.467345 -0.001623 -1.090518
wb_dma_ch_sel/assign_8_pri2 -0.275417 -2.112507 -2.437942 0.729096 -0.469202 0.703356 1.286571 -0.324210 0.001853 -0.060733 0.551693 -0.072159 -0.535992 0.818400 1.852897 0.224376 -1.007540 1.678366 -0.469493 0.427492
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 1.184555 1.324781 -0.676135 -2.464291 0.576991 -1.172534 -1.064149 -1.377883 2.205890 -0.160861 -1.506657 -1.508006 1.508656 -0.164224 -1.459945 -0.321897 -0.057529 -1.469703 -0.100675 1.004215
wb_dma_wb_mast/wire_wb_cyc_o 1.203078 0.945372 0.736809 -1.630087 -1.187753 -2.578148 1.452967 0.113755 0.167588 -0.880067 -0.649420 1.421130 -0.667173 0.671070 -1.693430 -0.447383 1.097410 -1.014068 0.893278 -0.191026
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.601477 0.373988 1.341256 -0.525274 0.072293 1.662017 -0.875177 -1.809337 -0.576158 0.151109 -2.152671 -0.441483 0.922636 1.665755 -1.751925 -1.100267 0.484234 -2.136456 -0.297646 -0.386401
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.663211 -1.223320 -0.536090 0.283749 -1.193956 -2.509173 2.610724 -0.276737 -0.263691 -0.104070 0.182550 1.555484 -1.440804 1.143345 1.374369 -0.327463 0.546264 0.480107 -0.442704 -3.016708
wb_dma/wire_paused 1.477470 1.149681 0.408801 0.032564 1.353813 -1.591257 0.101092 -0.398582 0.904924 0.446058 -1.262221 -0.552637 -0.935785 -0.261462 -1.111259 0.922458 1.227676 -1.726363 1.328364 -0.205097
wb_dma_ch_rf/always_8/stmt_1/expr_1 2.010102 1.636795 0.458179 -2.358876 -0.595016 -2.213825 -1.004620 -6.297449 0.069342 0.779326 -1.187373 0.708449 2.375087 -1.142225 -1.540428 -2.688995 0.042048 -3.762695 -0.123637 3.317699
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 1.224511 0.904949 0.639979 -1.599677 -1.241203 -2.701409 1.576421 0.143243 0.171222 -0.895180 -0.543017 1.464994 -0.699048 0.688503 -1.566235 -0.419917 1.065452 -0.934554 0.891481 -0.222151
wb_dma_de/assign_67_dma_done_all 1.167406 0.859432 -2.232660 -1.029993 0.221306 1.108718 -0.024638 -0.089771 0.961575 3.594105 0.073271 -1.077158 1.613685 2.072371 3.842816 0.924839 0.636082 1.635287 -2.738760 1.675069
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.911973 2.124381 3.019655 -0.875353 1.700739 1.396730 0.900511 -3.192671 -0.356523 2.831988 -0.123962 0.636965 0.225449 -0.349227 -3.943214 1.691034 2.645702 -0.706625 0.202212 0.640787
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -0.261518 -1.585068 -0.857044 3.035956 -2.043345 1.717718 1.386282 -2.658543 -2.083589 -1.692158 -2.124471 -0.269149 -1.031123 1.790607 0.594985 -2.912832 -0.535348 -0.082836 -1.478838 -2.567606
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291406 2.045911 1.457893 3.171839 -2.102030 1.561467 -1.794489 3.520913 -2.906422 1.373230 3.396617 1.383284 1.283711 -1.547874 1.234240 1.256557 0.233771 0.290665 0.432825 4.028528
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -1.622693 0.163284 0.486444 5.947851 -3.901244 3.214884 -0.249868 0.900456 -4.797667 -0.336545 1.095299 1.045319 0.139217 0.245651 1.846950 -1.482524 -0.382534 0.252525 -0.861409 1.200093
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -0.403166 -2.507969 -0.106712 2.433861 -0.807280 0.394801 -0.380446 -1.593369 -1.136504 -0.018840 -0.290916 0.025540 -1.237545 1.729773 1.693448 -1.702753 -0.420751 0.760980 -1.670465 -2.641948
wb_dma_ch_sel/always_39/case_1/stmt_4 -0.312522 -2.192241 -2.529123 0.780015 -0.474949 0.673993 1.337442 -0.272215 0.015948 -0.037557 0.587658 -0.035717 -0.581953 0.843473 1.939806 0.202952 -1.059572 1.777005 -0.534422 0.360433
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.630517 -1.235237 -0.525097 0.209729 -1.127273 -2.397815 2.562470 -0.257954 -0.219744 -0.126460 0.126367 1.505357 -1.442494 1.176557 1.243896 -0.328349 0.556202 0.480412 -0.369582 -2.848739
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.288073 2.041588 1.439220 3.266202 -2.131468 1.672931 -1.725000 3.395030 -2.987956 1.615499 3.321650 1.386181 1.306381 -1.419875 1.294351 1.302863 0.343471 0.279929 0.390213 4.161423
wb_dma_ch_pri_enc/wire_pri14_out 0.603012 -1.458436 -0.815328 0.255879 -1.177745 -2.340634 2.690202 -0.236326 -0.154759 -0.170128 0.135619 1.382951 -1.543052 1.248444 1.529554 -0.276039 0.374933 0.654470 -0.381254 -2.915211
wb_dma_ch_sel/always_39/case_1/stmt_1 -0.190920 -0.708057 -3.943575 2.376656 -2.018267 1.307400 1.170779 0.699937 -1.137782 1.197069 2.944326 1.670946 1.327925 0.990155 3.236166 0.987499 -0.131401 3.063689 -3.011893 4.000727
wb_dma_rf/wire_ch6_csr 0.069685 1.775333 2.212377 -0.170686 1.280981 2.809030 -2.010029 -1.949667 -0.174851 2.884758 -2.060548 -0.742148 2.131793 2.493860 -3.515746 0.129313 2.741776 -1.327658 -1.631984 0.085871
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -0.276187 1.686393 -1.301440 0.956035 -1.901100 -1.221222 -0.869622 3.849514 -0.284922 0.209212 2.832304 0.699642 1.302626 -1.635935 3.591587 1.312566 -0.916370 0.796481 -1.008544 2.127356
wb_dma_wb_if/input_wb_we_i -1.958168 2.358943 2.238440 -2.677971 -2.223708 -3.638107 -1.216298 8.624088 -0.660205 0.491811 3.549322 2.516132 1.011080 -2.456740 2.680188 4.797514 -0.661381 -0.404468 0.557072 -1.307675
wb_dma_ch_sel/assign_141_req_p0 -0.221111 0.594767 -1.217040 2.977484 -1.230267 -0.495216 -2.258260 -0.676940 0.303246 1.376648 2.280274 -0.797962 1.504522 -1.421086 2.455602 2.026415 -1.216795 -0.906566 -2.114799 0.997242
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.228571 0.499098 0.913517 2.228503 -0.414742 1.146569 -1.623522 3.059739 -2.185050 1.682242 4.133984 2.068290 1.281575 -1.306528 1.365551 0.358719 0.740703 2.406451 -0.564839 3.630250
wb_dma_ch_sel_checker -0.277745 -0.124213 1.078091 1.074086 0.541607 -0.575204 -0.108752 -0.049283 -0.405443 0.770292 0.218456 0.122503 -0.267258 -0.354110 1.198173 -0.092721 0.441444 -0.184202 -0.773765 -3.226711
wb_dma_ch_rf/reg_ch_dis 1.714167 1.263316 -0.188627 0.974651 1.058011 -1.848414 1.648951 -2.848195 1.534327 3.937993 1.353909 -0.079357 0.473700 -1.095842 1.273938 2.046092 1.228687 -1.317933 0.457639 0.393018
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -0.979475 -3.449560 -2.750250 1.442629 1.033981 1.098805 2.888186 -2.850702 -2.196253 -0.469725 -2.549356 1.562328 -0.120925 0.974308 1.000688 -1.003416 0.268726 -0.428411 -0.987528 -3.676547
wb_dma_rf/wire_ch0_am1 0.181481 -0.549508 -0.671662 1.082847 0.921420 0.403359 2.030312 -1.123884 1.408403 0.722720 2.118198 -0.214067 -0.219966 -1.147431 -1.134555 0.834456 0.351880 2.000113 0.663778 0.881196
wb_dma_ch_rf/wire_pointer_we -0.579862 0.338690 1.334532 -0.614316 0.166628 1.650014 -0.899518 -1.797249 -0.478736 0.214839 -2.183549 -0.422893 0.889369 1.704866 -1.794415 -1.090594 0.533503 -2.137174 -0.267053 -0.335850
wb_dma_ch_sel/always_46/case_1/stmt_1 -1.345292 -0.155140 0.470257 -2.730039 0.563124 -0.259486 -0.332291 1.941304 0.870284 0.652952 1.564233 0.850739 1.345854 -0.229832 -0.792927 1.943993 -0.039633 1.354760 -1.074592 -0.693525
wb_dma_wb_slv/always_3/stmt_1 -1.366370 2.527436 4.499286 -1.779670 -1.797222 3.859143 -0.386943 -3.199812 -3.513212 0.550186 -1.182015 1.322711 2.275719 1.152303 -0.858077 -2.433631 0.652763 -2.767526 -2.023479 -0.991123
wb_dma_ch_rf/always_2/if_1/if_1 -0.982880 -3.143535 -2.595739 1.331715 1.012366 1.202063 2.782442 -2.711267 -2.183047 -0.494070 -2.620733 1.545234 0.068862 0.871602 0.821577 -0.990599 0.316418 -0.554575 -0.991614 -3.505427
wb_dma_pri_enc_sub/assign_1_pri_out 0.664822 -1.253660 -0.622031 0.183886 -1.163773 -2.392562 2.554702 -0.297451 -0.215396 -0.109597 0.091720 1.450774 -1.407974 1.187841 1.252965 -0.314274 0.502381 0.478013 -0.393294 -2.816730
wb_dma_ch_sel/input_ch0_adr0 -2.231852 0.830502 3.321275 4.856056 1.901809 0.915799 -4.347683 0.995444 -0.968336 -0.217091 2.472438 -0.989141 1.484221 -4.039310 0.596540 -1.472672 -0.013409 0.197030 -1.977562 -4.480236
wb_dma_ch_sel/input_ch0_adr1 -0.221030 1.565414 0.665953 1.251994 -1.854838 0.535668 -0.219356 0.601764 -0.780789 -0.322015 -0.649003 -0.855809 -0.114445 -0.360863 -0.045529 1.155926 -0.656358 -2.270733 1.168234 0.479412
wb_dma_wb_slv/assign_4 2.684940 2.105079 4.343178 -2.396763 0.793121 1.535097 -2.055101 -1.855309 -1.998304 0.363830 -2.725457 2.507359 -2.432285 1.748131 -2.473952 -1.008469 1.666513 -2.564096 1.905460 5.801768
wb_dma_wb_mast/input_wb_data_i 0.349045 0.679981 2.401942 -0.484254 2.200917 1.173470 -2.819753 -1.831950 -1.630634 2.660781 -4.015977 0.251455 0.689088 1.559043 -2.148195 1.091225 2.763519 -3.676781 -0.283008 0.406996
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -0.354366 -1.738888 -0.960364 3.084854 -2.035993 1.821293 1.368841 -2.599362 -2.030500 -1.725969 -2.050568 -0.283317 -1.007491 1.755040 0.629197 -2.883527 -0.621637 0.040858 -1.469726 -2.580607
wb_dma_de/wire_adr1_cnt_next1 -0.259189 0.782682 -0.926325 1.263625 -0.592825 2.727496 4.348706 0.449608 -0.823308 -0.255917 0.752740 0.067435 0.391733 -0.982327 -1.690840 -1.022785 0.957745 2.432782 2.052125 2.177736
wb_dma_ch_sel/inst_u2 1.163973 0.850263 0.644768 -1.513207 -1.251966 -2.582414 1.509736 0.202332 0.162710 -0.873616 -0.462362 1.411889 -0.715743 0.684008 -1.542049 -0.426203 0.996356 -0.848380 0.879653 -0.233097
wb_dma_ch_sel/inst_u1 -1.948333 -1.619680 1.333087 5.891542 -0.025146 5.568943 1.417947 -1.276431 -5.697901 2.762972 0.377965 1.744459 0.175057 0.060668 0.285879 -1.201244 2.071351 1.243348 0.932883 1.028732
wb_dma_ch_sel/inst_u0 0.691409 -1.224585 -0.556653 0.175686 -1.167142 -2.425743 2.630432 -0.286916 -0.219389 -0.074180 0.145819 1.515052 -1.489090 1.231914 1.276702 -0.306313 0.592514 0.479882 -0.346999 -2.883663
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.598681 -1.358866 -0.693604 0.329620 -1.213955 -2.377519 2.601059 -0.239636 -0.236737 -0.122299 0.268685 1.528482 -1.453060 1.174377 1.409103 -0.296618 0.474914 0.626981 -0.445908 -2.855051
wb_dma/wire_adr0 -1.120677 -0.601116 4.770735 5.191360 1.049783 0.926810 -5.360259 -2.920543 -2.993424 -0.573928 0.733098 0.477357 0.046493 -1.950009 -1.708267 -3.970042 0.922552 -0.700545 -2.154463 -2.849158
wb_dma/wire_adr1 -0.290195 1.915618 -0.382679 1.934521 -2.959286 1.892847 1.785607 -0.462854 -1.683946 -2.005299 -2.286609 -1.000384 -0.014283 -0.263022 -0.986699 -0.050915 -0.847849 -2.615537 1.234360 0.263111
wb_dma_ch_sel/assign_131_req_p0/expr_1 -0.769536 0.974593 -0.279948 3.726397 -3.285703 2.098499 -1.323048 -0.226278 -2.705066 -0.475894 -0.067756 -0.362419 1.495973 0.061843 0.534037 -1.808182 -0.576698 -0.797423 -0.910516 2.016171
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.437099 -2.511554 -0.090967 2.578087 -0.800563 0.390994 -0.537340 -1.594151 -1.165839 0.006487 -0.224717 0.022238 -1.195502 1.718177 1.725652 -1.752155 -0.481414 0.777143 -1.731424 -2.635656
wb_dma_ch_rf/assign_18_pointer_we -0.560418 0.217894 1.182319 -0.570330 0.113135 1.471772 -0.826806 -1.634731 -0.397809 0.179932 -2.080991 -0.413211 0.765831 1.694141 -1.648475 -0.936222 0.473513 -2.017896 -0.235120 -0.374646
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -1.401013 -0.188599 0.519990 -2.662269 0.492861 -0.232956 -0.339467 1.943092 0.835435 0.624916 1.535650 0.847448 1.327845 -0.288832 -0.802629 1.951079 -0.062847 1.327481 -1.081639 -0.691601
wb_dma_ch_sel/wire_req_p0 -0.723774 -2.276646 1.074018 3.033842 -1.025684 3.735412 -0.079118 -1.947047 -6.416901 1.934065 -2.014726 2.821391 -1.093570 2.492931 1.468636 -1.568483 1.360549 -0.829835 0.409003 1.815545
wb_dma_ch_sel/wire_req_p1 1.173364 0.861997 0.609167 -1.474839 -1.226324 -2.544132 1.478177 0.213103 0.128237 -0.837499 -0.459131 1.423006 -0.683294 0.681149 -1.494867 -0.366271 1.022779 -0.833075 0.839501 -0.187985
wb_dma/wire_ndnr -0.033849 0.054109 -2.422091 1.954563 -1.441068 3.859643 3.027923 0.138937 -2.163355 1.858246 -0.524576 0.060121 0.022007 2.454919 4.078978 -0.062849 0.436682 2.429079 -2.184647 0.528469
wb_dma_de/reg_mast0_drdy_r -0.913403 -3.068859 1.494932 1.051067 2.288999 1.206714 -0.954584 0.209112 0.147459 2.459922 1.063953 -1.398958 -2.463618 0.331469 3.990603 1.011910 -1.151852 1.910194 0.282657 -3.765201
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.684187 -1.234341 -0.654582 0.164387 -1.207980 -2.474316 2.633039 -0.250377 -0.211870 -0.167636 0.132458 1.493070 -1.453281 1.193297 1.304208 -0.340328 0.478765 0.512499 -0.378572 -2.813679
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -0.792681 0.269145 3.989753 1.272740 2.326370 0.054690 -5.102260 -2.042875 -1.029482 -0.187168 1.620426 1.924538 1.805928 -1.556576 -3.918077 -2.652747 1.936460 0.586136 -3.543230 -0.812602
wb_dma_ch_sel/assign_137_req_p0 -0.375798 0.499734 -1.201965 3.089382 -1.308912 -0.463461 -2.215445 -0.452385 0.187623 1.338166 2.462083 -0.736504 1.457595 -1.472133 2.545635 2.039920 -1.283462 -0.746902 -2.101551 0.985681
wb_dma_rf/wire_pointer2 -0.247611 -0.107962 1.154993 1.056083 0.526484 -0.561048 -0.127584 -0.062560 -0.392789 0.761453 0.149337 0.146109 -0.263669 -0.297211 1.162996 -0.095228 0.450755 -0.217409 -0.766767 -3.200258
wb_dma_rf/wire_pointer3 -0.975572 -3.995347 -1.799069 0.783138 2.215455 -0.312815 0.902611 -1.706441 -1.273054 1.231568 -0.696716 1.850939 -0.123296 0.762237 1.987323 0.224326 0.442314 0.168233 -1.194564 -3.563107
wb_dma_rf/wire_pointer0 1.260823 -1.542020 -3.315079 1.396951 2.121826 1.016646 2.206655 -2.702488 0.701665 -0.383127 -4.590659 -1.377474 -1.135118 2.725720 -1.212130 -1.000961 1.446526 0.039089 -0.921058 -2.500449
wb_dma_rf/wire_pointer1 -0.527151 -2.255636 -1.357972 1.836630 0.044847 0.145894 1.147872 -0.366696 -0.355106 0.703513 0.740656 0.096589 -0.798943 0.522920 3.026430 0.145532 -0.590936 1.490454 -1.284486 -2.736988
wb_dma_de/always_21/stmt_1 -0.959771 -3.131282 1.506852 1.081978 2.300453 1.166486 -0.913403 0.271831 0.139638 2.478945 1.086032 -1.397547 -2.545170 0.374180 4.073447 0.987500 -1.172989 1.910043 0.294820 -3.890489
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 0.983917 2.003700 -1.965111 3.098684 -2.022944 3.222178 3.546658 -1.032727 -1.673503 2.494122 -0.232500 -0.775429 0.250632 1.507332 5.251819 -0.915043 0.431468 1.515515 -2.403463 0.452673
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.673201 2.944256 -0.898914 -0.515701 -0.769360 -2.963743 -2.054899 2.310836 1.514970 0.846402 1.422583 -0.708589 2.613774 -2.098498 3.162973 0.882410 -0.453378 -0.922042 -1.877616 0.099359
wb_dma_ch_arb/input_advance -0.181815 -0.698756 -3.929841 2.320643 -1.956354 1.222193 1.128063 0.713047 -1.117205 1.189719 2.915230 1.656092 1.265685 0.938531 3.235429 1.005121 -0.156034 3.018601 -2.961557 3.931820
wb_dma_de/always_7/stmt_1 1.462646 0.946844 -3.467187 -2.134037 -0.270588 1.630410 0.119360 -0.153963 1.467235 2.774374 -0.169209 -1.222658 1.891917 2.413395 2.643072 1.002222 0.209397 1.835187 -1.988525 4.832273
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -0.051038 -1.212517 -0.471780 2.777246 -1.345953 -2.407418 0.465799 0.461328 -1.052344 0.969283 3.952713 2.932776 -0.586245 -0.258128 2.476141 0.872439 0.423222 1.746460 -2.231084 -0.597066
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -0.405513 -2.560639 -0.153928 2.504267 -0.825542 0.411148 -0.483298 -1.650642 -1.151786 -0.009634 -0.284998 0.039156 -1.217739 1.738048 1.706106 -1.743447 -0.454858 0.771395 -1.705785 -2.602160
wb_dma_de/always_3/if_1/cond -0.202007 1.472118 0.615244 1.206778 -1.765961 0.527429 -0.171681 0.507850 -0.750472 -0.266303 -0.587660 -0.782815 -0.095365 -0.309047 -0.063678 1.037353 -0.605024 -2.090113 1.073700 0.447475
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -1.250026 0.522133 0.777767 2.254918 -0.528530 1.063972 -1.646759 3.288160 -2.232622 1.711504 4.337088 2.157668 1.390418 -1.414298 1.547109 0.363724 0.705340 2.519579 -0.635218 3.733125
wb_dma_ch_sel/assign_101_valid -0.424296 3.810843 2.514189 4.202399 -1.116253 4.494643 -1.666486 -3.274269 -0.244132 1.104372 2.177820 -1.933569 2.030270 -1.058519 -2.908967 0.230040 0.805937 0.693110 -4.113831 0.601711
wb_dma_ch_sel/assign_98_valid -0.510240 3.774225 2.395934 4.325044 -1.173484 4.539114 -1.588318 -3.102218 -0.120229 0.995095 2.437559 -2.120608 1.895054 -1.233139 -2.696793 0.479928 0.529996 0.811468 -4.014668 0.662988
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.776757 -0.039094 0.012141 2.718022 -0.310488 -0.110426 -2.145436 0.921260 -0.822131 1.029407 4.130919 1.558600 0.888390 -1.582664 1.432293 1.309456 -0.194447 1.408579 -1.938118 2.339765
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.312106 2.050744 1.540623 3.198783 -2.164484 1.696261 -1.782835 3.573375 -3.008647 1.538732 3.375092 1.382317 1.238093 -1.474383 1.227616 1.315453 0.325013 0.282607 0.523654 4.179699
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.608356 -1.463381 -0.780407 0.346281 -1.212431 -2.474599 2.673377 -0.194987 -0.215602 -0.116230 0.328761 1.514264 -1.529338 1.156458 1.557382 -0.271358 0.408168 0.702937 -0.435136 -2.929485
wb_dma_rf/wire_ch7_csr 0.187412 1.803980 2.298259 -0.055480 1.110435 2.575112 -1.837869 -2.078143 -0.091525 2.692543 -2.010421 -0.828070 1.796732 2.417404 -3.449569 0.051378 2.664786 -1.401320 -1.499081 -0.096741
wb_dma_ch_sel/reg_csr -0.020164 0.075372 0.397477 -3.398590 3.735630 -1.436810 -3.676367 2.185150 -0.044544 2.636958 -1.941297 2.054573 3.671674 1.707990 -1.377907 -1.200031 3.550779 -0.823554 -0.956681 0.626947
wb_dma_de/reg_next_state 1.113943 2.467019 1.273427 -1.553156 1.514047 0.312186 1.497241 -3.027563 -1.398900 1.992108 -0.204520 2.035715 0.942668 -1.819322 -1.591138 2.468280 2.163816 -1.954943 -0.395348 0.829601
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -2.286925 0.194822 -3.772350 0.331016 2.352288 1.388193 0.815516 3.647955 -2.835693 0.219573 1.052862 4.932338 5.233241 -1.183539 1.992214 0.487757 2.967833 3.067007 -6.537862 -2.101794
wb_dma_de/always_11/stmt_1/expr_1 -0.194819 1.484149 0.654923 1.159768 -1.751104 0.556321 -0.221153 0.533427 -0.778926 -0.268199 -0.667008 -0.789815 -0.107467 -0.304780 -0.065493 1.042099 -0.596014 -2.133357 1.099339 0.463199
wb_dma_ch_rf/input_ptr_set -0.548437 -2.291942 -1.351272 1.849691 0.024832 0.103423 1.226220 -0.394601 -0.386446 0.746380 0.731822 0.113481 -0.818997 0.545569 3.050681 0.118787 -0.542745 1.552131 -1.292831 -2.788851
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.245909 1.901163 -0.474926 1.923429 -3.027012 1.928555 1.902034 -0.471453 -1.700890 -1.988420 -2.369260 -1.012480 -0.031555 -0.153498 -0.934305 -0.110081 -0.852318 -2.567138 1.175140 0.255528
wb_dma_ch_sel/assign_12_pri3 -0.546165 -2.292847 -1.339618 1.801688 0.053180 0.115012 1.231695 -0.425513 -0.368109 0.712181 0.743143 0.105003 -0.863179 0.537478 3.068711 0.132948 -0.555970 1.536898 -1.273406 -2.816187
wb_dma_de/assign_65_done/expr_1/expr_1 1.904087 1.379259 -2.609416 -0.738820 -2.001116 -3.071515 1.367833 -0.688776 0.861715 0.943058 0.859502 1.613541 1.739154 1.160175 1.152084 0.143710 1.277352 0.299264 -2.862834 1.359450
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -0.520225 -2.304110 -1.374200 1.820410 0.055230 0.187346 1.230385 -0.428814 -0.369474 0.744862 0.703722 0.100043 -0.812845 0.518075 3.052452 0.143840 -0.571676 1.520338 -1.307862 -2.764267
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 1.203398 0.979115 0.723033 -1.571048 -1.249190 -2.635837 1.512546 0.165421 0.148821 -0.843469 -0.570909 1.461186 -0.657198 0.679974 -1.635984 -0.430222 1.082448 -0.949117 0.897424 -0.218834
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.205830 0.643730 0.829025 2.142881 -0.538696 1.118168 -1.553220 3.300631 -2.235581 1.787852 4.329707 2.210160 1.440901 -1.342583 1.531251 0.323346 0.814107 2.606983 -0.614316 3.829102
assert_wb_dma_ch_sel/input_valid -0.299415 -2.111833 -2.444603 0.737086 -0.483488 0.702452 1.252577 -0.269366 0.001546 -0.079271 0.558283 -0.069163 -0.533294 0.795163 1.822370 0.229039 -1.003383 1.715560 -0.471462 0.440239
wb_dma/input_wb0_stb_i -1.324020 1.865076 1.038190 3.238228 -2.388598 -1.322540 -3.189276 4.129066 -0.803096 -0.218218 3.734339 -0.299174 0.316231 -3.665748 3.382464 2.773093 -2.452103 -1.473948 0.655295 1.317438
wb_dma/wire_ch1_csr -0.343891 2.570333 2.369945 -0.696848 2.605302 2.345523 -2.253095 -0.203443 1.583945 4.102498 -0.842291 -1.666730 2.717054 1.707885 -2.834604 1.755011 2.633662 -1.424765 -0.897578 -0.362597
wb_dma_rf/assign_5_pause_req 2.120071 -0.549091 0.241213 -1.160535 1.347529 -5.140274 -0.737708 -5.575417 -0.854580 1.460118 -0.537824 3.660194 0.872341 -1.136747 -1.196130 -0.794511 1.677944 -4.235566 0.183260 1.123144
wb_dma_de/always_12/stmt_1 1.964879 1.304692 -2.879842 -0.831550 -1.988523 -3.053056 1.470240 -0.788441 0.976102 0.845234 0.822015 1.627628 1.769857 1.216736 1.026450 0.077501 1.256438 0.388278 -2.858765 1.603094
wb_dma_wb_if/wire_wb_ack_o 1.372990 0.092672 1.268615 0.030045 0.555605 0.177827 -1.002202 -2.394174 -0.266098 1.265975 -2.808739 0.579834 -1.740890 2.522924 -0.211773 0.460713 0.582828 -3.125149 0.488731 1.807212
wb_dma_ch_rf/always_5/if_1/block_1 -0.526158 0.262274 1.233191 -0.641828 0.252392 1.523617 -0.885656 -1.639733 -0.357935 0.082206 -2.308960 -0.573998 0.763918 1.707804 -1.882007 -0.996451 0.500298 -2.077547 -0.158415 -0.406498
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -0.100212 -1.306172 -0.429368 2.824934 -1.388477 -2.447075 0.352190 0.484035 -1.047977 0.851812 4.095815 2.932960 -0.623037 -0.352586 2.401235 0.926154 0.386356 1.789456 -2.189431 -0.518910
wb_dma_ch_arb/assign_1_gnt -1.097384 -1.203690 1.823707 5.023482 -1.194586 3.480111 2.918478 -1.127223 -5.689774 2.270622 0.405860 3.121093 -0.517636 0.632418 -0.813831 -1.398766 2.932001 0.928534 1.598073 0.922228
wb_dma_rf/input_dma_err -0.109927 -1.194207 -0.478229 2.871705 -1.441837 -2.453277 0.340364 0.652798 -1.020856 0.915676 4.135899 2.908101 -0.566838 -0.464265 2.670112 0.955520 0.303417 1.797320 -2.180568 -0.491803
wb_dma/wire_wb0_addr_o -0.138973 1.497318 0.646347 1.152978 -1.756733 0.506245 -0.192527 0.472932 -0.752017 -0.223562 -0.637623 -0.799344 -0.099164 -0.301084 -0.081126 1.076190 -0.572085 -2.196550 1.065106 0.403956
wb_dma_de/assign_73_dma_busy/expr_1 1.621019 -0.469108 -1.875349 -1.752564 -1.156254 -1.647350 0.215132 -6.175704 0.187834 0.162857 -0.825781 0.492966 1.611395 -0.495889 0.161363 -2.541858 -1.245733 -2.118993 -0.227461 3.518394
wb_dma/input_dma_nd_i -0.189688 -0.760765 -3.992153 2.264753 -1.965644 1.217166 1.205167 0.716424 -1.095679 1.108688 2.842434 1.605419 1.195659 1.000839 3.266531 0.995674 -0.241963 3.034552 -2.888648 3.892003
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 0.232154 -0.098077 0.880391 -1.126902 1.753243 -1.781850 -3.113329 -1.453457 2.386187 -0.232943 0.319648 -1.668890 0.603051 -1.931519 -1.369149 0.225206 -1.070905 -1.333201 0.377916 -0.303744
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 0.264543 -0.103958 0.810796 -1.212106 1.736424 -1.897621 -3.160172 -1.464541 2.520794 -0.245880 0.387436 -1.713283 0.629494 -1.966888 -1.304466 0.261882 -1.148436 -1.323764 0.342218 -0.208103
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 1.204942 0.960382 0.757883 -1.570233 -1.245116 -2.599540 1.461609 0.134402 0.134817 -0.857096 -0.548474 1.435482 -0.671255 0.686076 -1.674713 -0.436132 1.095348 -0.982322 0.861928 -0.194077
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -0.077988 -1.266714 -0.351125 2.853322 -1.279995 -2.392058 0.354694 0.461015 -1.056484 0.971970 4.008032 2.933728 -0.651239 -0.342378 2.474185 0.924898 0.372819 1.726326 -2.147949 -0.636666
wb_dma_ch_sel/assign_3_pri0 -0.179019 -0.712016 -3.932869 2.328376 -1.967870 1.283960 1.163546 0.639930 -1.099196 1.159959 2.859238 1.601887 1.244457 0.989105 3.189859 0.991062 -0.168113 2.988626 -2.943961 3.948141
wb_dma_de/always_23/block_1/stmt_8 -0.138174 1.480403 0.609460 1.133461 -1.720051 0.476187 -0.176349 0.482925 -0.717445 -0.249722 -0.639794 -0.805901 -0.082093 -0.311817 -0.056860 1.046571 -0.595581 -2.137078 1.044047 0.444361
wb_dma_ch_arb/always_2/block_1/stmt_1 -1.026861 -1.230245 1.839017 5.050908 -1.319331 3.355479 2.890053 -1.263779 -5.714440 2.047064 0.105455 2.997791 -0.700959 0.773148 -0.748110 -1.515606 2.832855 0.636821 1.606686 0.543402
wb_dma_de/always_23/block_1/stmt_1 0.995059 2.520522 1.076019 -1.703410 1.637441 0.214968 1.281991 -2.681766 -1.402183 1.908925 -0.101486 2.077577 1.233943 -2.135108 -1.231527 2.542017 2.041813 -1.941178 -0.516023 0.747418
wb_dma_de/always_23/block_1/stmt_2 1.171665 0.796899 -2.274574 -1.022697 0.223870 1.229950 0.044201 -0.095309 0.970208 3.599929 0.075690 -1.101579 1.512853 2.131587 3.904064 0.942414 0.607579 1.740791 -2.715141 1.665526
wb_dma_de/always_23/block_1/stmt_4 0.737294 -0.371205 -0.737106 0.359940 2.832970 -0.404079 -1.547902 -2.389053 0.746032 4.342710 0.540088 -0.423277 1.322050 -0.231258 4.115570 0.600800 0.495648 -0.267522 -2.105163 -0.571770
wb_dma_de/always_23/block_1/stmt_5 -1.060908 -0.996868 -2.618418 1.459779 -0.701862 0.985683 1.682259 3.384439 -2.290533 2.451854 1.919509 2.328578 1.026385 1.237527 5.726159 1.453949 0.943206 3.337756 -3.374314 -0.825636
wb_dma_de/always_23/block_1/stmt_6 -0.251026 1.736026 -1.278959 0.960171 -1.891054 -1.235497 -0.870537 3.823278 -0.329355 0.205110 2.842330 0.678601 1.356226 -1.614148 3.517306 1.324556 -0.850422 0.777308 -0.978536 2.193160
wb_dma_rf/inst_u25 -0.139975 -1.295516 -0.352983 2.867947 -1.227223 -2.323744 0.202265 0.470078 -1.026510 0.985886 4.025282 2.871274 -0.539937 -0.429561 2.528922 0.915854 0.371231 1.731366 -2.205630 -0.611185
wb_dma_wb_mast/input_mast_go 1.166144 0.871218 0.635252 -1.541797 -1.257470 -2.588977 1.521780 0.159746 0.145394 -0.835190 -0.490214 1.424429 -0.695668 0.673281 -1.548460 -0.397030 1.015865 -0.874421 0.854022 -0.248554
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.124499 2.230553 -1.466395 -1.942427 -0.407542 -2.071996 -1.701670 0.733057 2.053142 -0.107956 -0.030407 -1.003561 2.194062 -1.126815 0.470923 0.223302 -0.536420 -1.177446 -0.470010 2.624049
wb_dma_ch_sel/assign_125_de_start/expr_1 3.502287 3.663537 0.789673 1.663712 0.175579 -2.856911 1.970247 -1.763775 3.072561 3.249650 1.082003 -2.328006 -1.415710 -1.407324 0.836241 2.435874 1.218630 -1.733773 2.039562 0.853486
wb_dma_de/always_23/block_1/case_1/block_2/if_1 2.409099 1.593713 1.348289 -0.402835 0.248875 -2.657353 -0.165948 -5.081293 -0.855210 0.989687 -1.310217 1.318533 0.148157 -1.203192 -1.443276 -1.499375 1.112690 -4.126831 1.446999 2.343275
wb_dma_ch_sel/assign_151_req_p0 -0.275906 0.668081 -1.054751 2.929796 -1.190860 -0.456129 -2.220421 -0.577631 0.190133 1.357380 2.163647 -0.794968 1.449062 -1.381016 2.359507 1.965648 -1.150462 -0.970262 -2.058570 0.847690
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 0.295671 -0.997576 0.660217 1.075841 -0.364933 -0.812254 0.453770 1.275176 -0.753782 2.692994 2.796921 1.650622 -1.479430 1.171398 3.632362 1.304024 0.659463 2.316607 -1.197850 -0.622770
wb_dma_wb_mast/reg_mast_dout 0.322067 0.366686 2.269430 -0.797935 2.799106 1.102626 -2.972692 -1.787181 -1.572512 2.876873 -4.235356 0.238121 0.772731 1.570411 -1.831500 1.084686 2.814003 -3.683538 -0.284251 0.022055
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.884406 0.058907 3.957463 1.340792 2.212687 0.153150 -5.058795 -2.138396 -1.058675 -0.406905 1.690392 1.934329 1.708270 -1.497995 -4.110562 -2.761153 1.821234 0.749650 -3.556833 -0.820746
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.177436 0.944084 0.698347 -1.542465 -1.202743 -2.589867 1.443163 0.150802 0.137715 -0.810385 -0.497598 1.389418 -0.666276 0.674315 -1.605597 -0.407069 1.077027 -0.939485 0.859071 -0.171116
wb_dma_ch_sel/assign_100_valid -0.485481 3.677642 2.401838 4.273276 -1.287309 4.572793 -1.722800 -3.242928 -0.345334 0.932409 2.356800 -1.888606 1.927975 -1.047614 -2.839528 0.270534 0.635486 0.828406 -4.150067 0.829194
wb_dma_ch_sel/assign_131_req_p0 -0.755509 1.133019 -0.437445 3.684922 -3.540178 2.123433 -1.223277 -0.001032 -2.717854 -0.649076 -0.074271 -0.430359 1.530595 0.017187 0.667073 -1.756349 -0.669047 -0.798160 -0.918101 2.172297
wb_dma_ch_sel/assign_135_req_p0/expr_1 -0.248330 0.495782 -1.083823 2.993805 -1.209465 -0.527727 -2.233134 -0.668636 0.243839 1.337186 2.193535 -0.762994 1.357748 -1.378949 2.427970 2.069700 -1.204010 -0.990065 -2.003811 0.757601
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.789750 -0.030935 0.053528 2.664469 -0.304293 -0.071764 -2.135828 0.866082 -0.798937 1.030023 4.029457 1.468056 0.901227 -1.572024 1.361338 1.254117 -0.169438 1.359607 -1.901644 2.285889
wb_dma_ch_rf/input_dma_done_all 1.195478 0.720987 -2.321260 -1.075623 0.289049 1.178517 0.138949 -0.171071 0.935716 3.586753 -0.063740 -1.035752 1.495325 2.224484 3.889991 0.889740 0.648643 1.706837 -2.699223 1.567771
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 -1.064544 -2.140730 -1.663192 -1.470007 2.461271 2.147944 1.274625 2.766535 -2.847759 4.611864 -0.972835 2.649627 0.881569 2.945954 5.542398 1.846123 2.263484 2.245077 -2.170377 -1.647238
wb_dma_pri_enc_sub/wire_pri_out 0.632977 -1.208646 -0.543260 0.263530 -1.159058 -2.364578 2.544301 -0.287706 -0.261725 -0.096366 0.182137 1.483272 -1.429049 1.174460 1.275870 -0.317381 0.510512 0.508728 -0.409126 -2.834477
wb_dma_ch_rf/input_wb_rf_din -0.449618 7.446343 5.706453 0.092549 0.618047 2.734492 -5.510758 3.577293 -0.530736 1.844389 -1.971287 -3.616448 2.395697 -1.025221 0.381871 0.986401 1.363243 -3.103475 -2.300629 -3.558685
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 2.361200 1.695171 -1.620448 -2.532188 -0.857411 -1.258521 1.375352 -0.123173 1.195558 2.895147 -0.475461 0.173714 0.916565 2.773857 2.337445 0.559144 1.643718 0.800106 -1.921466 1.509771
wb_dma_ch_sel/assign_157_req_p0/expr_1 -0.260219 0.645866 -1.168888 2.975184 -1.315714 -0.546411 -2.324625 -0.553438 0.270180 1.311238 2.295062 -0.775242 1.473374 -1.472059 2.424166 2.025871 -1.284442 -0.981516 -2.022595 1.017076
wb_dma_ch_sel/assign_139_req_p0 -0.240403 0.487602 -1.207123 2.952374 -1.217416 -0.522198 -2.168657 -0.706919 0.300618 1.342056 2.220207 -0.795278 1.399861 -1.354769 2.403146 1.985574 -1.239045 -0.915326 -2.050972 0.864638
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.212082 0.988385 0.754172 -1.624836 -1.170526 -2.546995 1.413395 0.115518 0.145226 -0.864217 -0.609169 1.385326 -0.658052 0.655434 -1.700580 -0.441690 1.078727 -1.024176 0.887790 -0.168648
wb_dma_ch_sel/always_38/case_1 3.631200 3.852683 0.693257 1.674946 0.146092 -2.953914 2.053471 -1.745545 3.223071 3.314025 1.071923 -2.495451 -1.394949 -1.470923 0.951507 2.536037 1.163783 -1.773935 2.144861 0.921827
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 1.024161 1.850269 3.319429 1.109357 1.084202 1.575498 1.353328 -3.939387 -0.705874 2.342777 1.049686 1.108060 -0.853136 -0.347151 -4.429687 1.348220 2.498389 -0.368420 0.339311 1.275848
wb_dma/constraint_wb0_cyc_o 1.199221 0.975671 0.703694 -1.575809 -1.271715 -2.616785 1.460644 0.156214 0.122054 -0.822935 -0.496068 1.428696 -0.630198 0.674860 -1.653806 -0.417721 1.076208 -0.935929 0.867570 -0.149458
wb_dma/input_wb0_addr_i 1.819911 5.886294 4.597164 -0.355680 1.561352 -1.851598 -2.322785 0.364982 -1.405178 1.427922 -3.340476 1.729456 1.313732 -0.584113 -1.060049 -2.519097 3.355004 -5.025311 0.096304 0.492946
wb_dma_de/input_mast1_drdy 1.195868 1.154781 0.722216 0.598495 -1.203770 -2.191403 1.597388 -0.801122 -1.167849 0.821689 0.540845 3.048301 0.141430 1.269744 -0.838173 -0.570369 2.675107 -0.248182 -1.642086 -0.507920
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.187484 1.323230 -0.727497 -2.472240 0.564999 -1.218817 -1.062659 -1.410026 2.247122 -0.117152 -1.473484 -1.490313 1.565411 -0.205253 -1.444628 -0.285750 -0.050049 -1.432592 -0.173807 1.072033
wb_dma_wb_if/input_wb_ack_i 1.624222 1.635475 3.245422 -0.335639 1.228381 1.282236 -2.261741 -3.396010 -1.253867 3.788740 -4.842957 0.851305 -1.730611 4.647142 -1.069408 3.634140 2.599244 -5.942258 -1.143499 1.072238
wb_dma_ch_sel/wire_pri_out 0.662366 -1.364535 -0.732266 0.241344 -1.181595 -2.433908 2.671306 -0.256277 -0.191263 -0.130984 0.187822 1.498556 -1.474139 1.189290 1.446698 -0.262913 0.449334 0.589229 -0.411390 -2.857343
wb_dma_ch_rf/assign_3_ch_am0 -1.406590 -0.183695 0.511056 -2.742211 0.519828 -0.225965 -0.313492 1.997673 0.840041 0.709460 1.579109 0.856908 1.353639 -0.192410 -0.756669 2.077320 -0.051498 1.364754 -1.080758 -0.710769
wb_dma_rf/input_ch_sel 0.546594 -2.988957 1.179972 -2.808360 3.328533 -1.724006 -2.085046 -6.176591 -0.412677 2.444025 -1.276996 0.990356 0.363420 -1.077721 1.345064 -1.678082 -0.682994 -2.744812 0.776555 -0.714313
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 0.650222 -0.646539 3.479661 -1.082236 2.222938 -1.835546 -5.307874 -3.665004 0.147299 -0.934880 0.988398 2.278393 0.271822 -0.488421 -4.370349 -2.348606 1.197015 -0.029815 -3.281760 0.507972
wb_dma_de/always_23/block_1/case_1 1.186889 2.534062 0.928478 -1.550068 1.627673 0.180125 1.385145 -2.924259 -1.401697 1.948711 -0.142315 2.090892 1.158495 -2.090725 -1.291708 2.412345 2.118888 -1.940964 -0.493585 0.975891
wb_dma/wire_pause_req 2.184262 -0.442390 0.083018 -1.113317 1.354245 -5.232829 -0.740488 -5.625766 -0.791277 1.557676 -0.553499 3.594671 0.927578 -1.202071 -1.003315 -0.754451 1.699383 -4.317561 -0.007733 1.091081
wb_dma_wb_if/input_mast_go 1.179413 0.883537 0.673828 -1.532176 -1.280432 -2.652232 1.538175 0.148105 0.116539 -0.827639 -0.503723 1.488625 -0.692012 0.670294 -1.603606 -0.433446 1.071784 -0.882010 0.883359 -0.222544
wb_dma_ch_rf/input_de_csr -0.507510 -3.659931 -0.792488 -0.922126 3.169007 1.325653 1.048903 -1.162613 -0.894446 3.080642 -2.035910 0.469535 -1.011853 2.399778 3.218693 0.613750 0.753561 0.628990 -0.328597 -3.560739
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.632227 -1.352796 -0.658743 0.282404 -1.211503 -2.450098 2.688671 -0.210963 -0.208375 -0.105649 0.225011 1.494897 -1.487415 1.186855 1.454457 -0.288920 0.454686 0.587890 -0.403266 -2.978436
wb_dma_de/input_mast0_din -1.945694 -4.469640 1.041243 -1.578064 4.799036 0.885662 -0.561042 1.808479 -1.488254 3.476901 -1.054303 1.076364 -1.338139 0.890191 4.424738 1.732562 0.568113 1.176723 0.281582 -5.917158
wb_dma_pri_enc_sub/always_3 0.642234 -1.314622 -0.637462 0.242283 -1.128948 -2.401130 2.594755 -0.254592 -0.236337 -0.145396 0.167165 1.469965 -1.469858 1.183649 1.353699 -0.315135 0.466938 0.544225 -0.399549 -2.917826
wb_dma_pri_enc_sub/always_1 0.635425 -1.260228 -0.561120 0.271209 -1.168147 -2.377157 2.531101 -0.236430 -0.217928 -0.084612 0.172289 1.467950 -1.438837 1.142442 1.347774 -0.282504 0.511540 0.537434 -0.417478 -2.879784
wb_dma_ch_sel/reg_adr0 -1.046165 -0.593050 4.564556 5.149796 1.063300 0.779818 -5.205543 -2.920928 -3.043209 -0.568185 0.807014 0.672549 0.184356 -1.997153 -1.604308 -4.021730 1.066313 -0.572476 -2.266352 -2.722518
wb_dma_ch_sel/reg_adr1 -0.227865 1.870710 -0.498957 1.828350 -2.918108 1.939557 1.920858 -0.481359 -1.715141 -2.065367 -2.334875 -0.980291 -0.017011 -0.221410 -0.978803 -0.165269 -0.814719 -2.533432 1.166203 0.265626
wb_dma_ch_sel/assign_1_pri0 -0.138009 -0.719371 -3.957350 2.281168 -1.953412 1.256144 1.200908 0.611976 -1.124066 1.138685 2.803654 1.681292 1.245928 1.023281 3.107184 0.954145 -0.095667 2.995860 -2.936381 3.969472
wb_dma_ch_pri_enc/wire_pri26_out 0.665841 -1.161727 -0.502973 0.232282 -1.127017 -2.419074 2.535837 -0.319854 -0.250135 -0.083193 0.124434 1.480840 -1.416371 1.191417 1.257841 -0.350882 0.586080 0.460539 -0.404413 -2.944419
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.854505 -0.137588 0.108325 2.743775 -0.219029 -0.082512 -2.245528 0.843851 -0.815416 1.018522 4.128691 1.478952 0.798415 -1.620008 1.327355 1.313074 -0.215718 1.388967 -1.847720 2.166132
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.910546 1.440475 -2.675019 -0.809221 -2.071470 -3.117948 1.365976 -0.511089 0.855678 0.833911 0.907336 1.636665 1.728386 1.140112 1.159558 0.165482 1.254611 0.286455 -2.772248 1.563482
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -3.079477 4.615189 2.900827 0.492104 0.314711 -0.959669 -5.004539 9.747853 -2.066167 2.320204 3.681984 0.794947 5.114511 -5.283085 5.286544 2.474937 0.808097 0.304701 -2.624769 -3.470391
wb_dma/wire_ptr_set -0.536709 -2.249397 -1.327334 1.841745 0.031335 0.099546 1.143728 -0.335373 -0.378287 0.701525 0.779787 0.065064 -0.814489 0.457192 3.065938 0.128358 -0.569146 1.525145 -1.280539 -2.807149
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.619285 -1.335449 -0.690983 0.329180 -1.157260 -2.321863 2.636361 -0.275585 -0.255985 -0.068068 0.203923 1.515166 -1.440398 1.184455 1.414723 -0.311026 0.479608 0.612990 -0.447029 -2.895645
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.473209 1.681690 -1.677479 -2.737792 -0.857670 -1.411107 1.494199 -0.159980 1.292677 2.826352 -0.602340 0.206301 0.890323 2.866821 2.201189 0.552822 1.658484 0.746150 -1.858526 1.559164
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.789358 0.016812 0.100046 2.712611 -0.253300 -0.048036 -2.210251 0.869311 -0.841535 1.089392 4.036087 1.501672 0.943719 -1.566723 1.346957 1.276359 -0.130931 1.360332 -1.910093 2.307580
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 0.089397 1.362256 -1.433560 1.413014 -1.397799 0.605591 -0.099933 0.903677 -1.089149 1.119058 2.180512 1.658966 1.770184 0.213911 1.186550 0.719981 0.850293 1.264681 -2.365959 3.486516
wb_dma_de/reg_ptr_set 1.320613 -0.441607 0.473686 0.941210 3.138008 -0.198974 0.798295 -3.205799 4.102890 3.589685 1.949267 -3.953660 -1.132828 -1.914740 2.670271 0.544029 -0.867212 1.734645 0.736687 -2.244888
wb_dma/wire_dma_nd -0.167379 -0.707946 -3.953670 2.265897 -1.970720 1.158702 1.172604 0.791925 -1.079429 1.125360 2.905740 1.641600 1.243978 0.909059 3.307653 1.013356 -0.206161 2.977346 -2.885321 3.838300
wb_dma_rf/assign_3_csr 1.515949 1.113803 0.395303 -0.065404 1.397056 -1.653952 -0.012024 -0.426192 0.986045 0.396819 -1.340960 -0.614751 -0.920808 -0.267851 -1.167156 0.911887 1.146343 -1.825847 1.367523 -0.243355
wb_dma_rf/assign_4_dma_abort -0.104663 -1.255925 -0.327228 2.843211 -1.347573 -2.458745 0.388555 0.471460 -1.074739 0.930759 4.020378 3.000999 -0.630732 -0.351229 2.435389 0.932124 0.430120 1.712838 -2.184920 -0.676891
wb_dma_ch_sel/assign_123_valid -0.177117 -1.006285 -1.820855 1.938135 0.424582 -1.116527 -2.088304 -0.974971 1.048476 1.540065 3.061031 -0.001757 1.514220 -1.220430 2.657786 0.983098 -0.790734 1.290189 -3.093309 0.399626
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -0.395525 2.020847 -0.743075 1.035051 -1.768456 1.741337 0.336517 3.433960 -2.491710 1.684128 2.528241 2.236541 2.300683 0.274353 1.464910 -0.099937 1.632061 2.353433 -1.076964 4.975602
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 1.167485 1.325552 -0.757098 -2.428842 0.571614 -1.271793 -1.040301 -1.409881 2.203071 -0.083921 -1.445326 -1.495653 1.497184 -0.167702 -1.382666 -0.299217 -0.070152 -1.443771 -0.132863 0.994564
wb_dma_rf/wire_ch4_csr 0.037199 1.751929 2.139848 0.129104 1.059321 2.771057 -1.748228 -1.902784 -0.048379 2.800444 -1.883009 -0.895097 1.937893 2.472311 -3.446191 0.193626 2.678752 -1.246865 -1.503951 -0.033999
wb_dma_ch_rf/always_1/stmt_1/expr_1 0.277326 -0.078980 0.838230 -1.287717 1.740093 -1.858746 -3.184350 -1.464801 2.527885 -0.288188 0.325069 -1.706743 0.650018 -1.984520 -1.423358 0.223580 -1.121352 -1.386637 0.380830 -0.171182
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.864344 0.267284 3.997857 1.348840 2.285863 0.106398 -5.195983 -1.964781 -1.019912 -0.238800 1.751285 1.887155 1.815230 -1.581950 -3.836451 -2.545910 1.840757 0.701208 -3.705070 -0.910456
wb_dma_ch_pri_enc/wire_pri0_out 0.635682 -1.385996 -0.714485 0.296519 -1.164664 -2.368291 2.667252 -0.234852 -0.207377 -0.092009 0.256825 1.458711 -1.493365 1.179880 1.497502 -0.233339 0.420088 0.631651 -0.413512 -2.921549
wb_dma_ch_rf/assign_10_ch_enable 1.079467 1.962193 3.578009 1.337932 1.096462 1.564326 1.288555 -4.147213 -0.777640 2.347348 1.012912 1.034086 -0.957944 -0.299001 -4.461395 1.155473 2.603364 -0.381526 0.293278 1.046616
wb_dma_wb_slv/reg_slv_we -1.283271 2.585627 4.461725 -1.731915 -1.760582 3.731182 -0.533722 -3.574382 -3.468772 0.575686 -1.260098 1.378707 2.374667 1.143378 -1.050614 -2.511400 0.678042 -3.016121 -2.142652 -0.770150
wb_dma_de/input_txsz 3.041284 3.928963 -1.937997 -0.649995 -2.680937 -0.407646 3.934381 -1.758993 0.563372 1.464094 -2.005758 -0.964461 0.835999 1.888312 2.659018 -1.500409 1.106938 -0.589843 -1.534791 0.770133
wb_dma_wb_if/wire_mast_dout 0.354018 0.526812 2.473021 -0.733597 2.810889 1.149091 -2.917730 -1.897585 -1.598977 2.989217 -4.271331 0.287611 0.801143 1.672679 -2.071433 1.050291 3.013556 -3.761894 -0.309255 -0.054267
wb_dma_ch_rf/wire_ch_enable 0.942043 1.726738 3.365370 1.217034 1.175474 1.665743 1.308962 -4.092020 -0.777281 2.295739 1.083619 1.181916 -0.879336 -0.305118 -4.502322 1.230005 2.534547 -0.218018 0.240480 1.189804
wb_dma_rf/wire_csr_we 0.472415 -1.320502 -1.766009 -0.252077 0.212674 -4.943518 -2.331089 -3.129407 -0.711100 -0.044030 0.306125 3.320408 2.250955 -0.818641 1.710015 -0.560138 0.168407 -3.308399 -3.206171 -1.200965
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 1.197702 1.024638 0.774418 -1.571587 -1.231611 -2.560450 1.399538 0.114712 0.136893 -0.798680 -0.583843 1.439771 -0.621940 0.682904 -1.717006 -0.455606 1.141225 -1.001620 0.859389 -0.145741
wb_dma_ch_sel_checker/input_dma_busy -0.301268 -0.149370 1.121812 1.098044 0.542534 -0.577274 -0.134412 -0.081674 -0.418220 0.785514 0.216146 0.136288 -0.254791 -0.322048 1.225570 -0.084810 0.444688 -0.178065 -0.799844 -3.241950
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.164067 0.907291 0.649216 -1.545686 -1.242410 -2.555833 1.471483 0.163889 0.133178 -0.823607 -0.501352 1.435591 -0.657501 0.672580 -1.579558 -0.414221 1.035915 -0.908314 0.864550 -0.179600
wb_dma_ch_rf/assign_9_ch_txsz 2.889599 4.560956 -1.125749 -0.730241 -4.049827 -0.529399 3.540586 -3.159454 0.452661 0.961919 -3.837535 -2.471244 0.735287 2.581115 2.819896 -2.416386 0.178794 -3.040127 -1.237545 -0.507300
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.364213 -2.401408 -0.039520 2.429555 -0.786118 0.365595 -0.578126 -1.541696 -1.085180 0.006445 -0.282854 0.012614 -1.161909 1.689917 1.646819 -1.698213 -0.409914 0.710084 -1.705797 -2.559315
wb_dma_de/assign_65_done 2.243081 1.574474 -1.569437 -2.567848 -0.847025 -1.250166 1.482491 -0.057665 1.104430 2.660474 -0.604417 0.210169 0.808074 2.797544 2.224085 0.459279 1.614954 0.775539 -1.768864 1.343202
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 0.894446 0.102843 0.399580 3.130911 0.492244 -0.691465 2.968203 -1.762564 -0.402432 4.155907 2.569704 1.210726 -1.053892 -0.719484 2.595546 2.223186 1.337840 0.113221 0.683347 -0.436593
wb_dma_de/always_2/if_1/if_1 -0.915840 -0.082018 2.580343 0.630630 1.497541 2.076685 -0.093856 -2.620013 0.626390 1.067086 1.884160 0.713657 1.529913 -0.167960 -6.046960 -1.428276 2.143413 2.334536 -0.979955 1.114480
wb_dma_ch_sel/assign_154_req_p0/expr_1 -0.216871 0.542030 -1.231518 3.030288 -1.301941 -0.581771 -2.158788 -0.606659 0.260111 1.396496 2.227700 -0.810888 1.347823 -1.357404 2.647929 2.107701 -1.259542 -0.947268 -2.046055 0.792805
wb_dma_ch_sel/assign_156_req_p0/expr_1 -0.254980 0.577034 -1.187799 2.996975 -1.231205 -0.503028 -2.235068 -0.593088 0.229739 1.382478 2.253197 -0.780718 1.423739 -1.387782 2.467410 2.011906 -1.234155 -0.918519 -2.036485 0.968582
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.679213 -1.208900 -0.557606 0.185719 -1.171332 -2.402577 2.574723 -0.344341 -0.249863 -0.088371 0.098173 1.514929 -1.428197 1.200434 1.244295 -0.340554 0.592135 0.452648 -0.415728 -2.838764
wb_dma_ch_rf/always_9/stmt_1/expr_1 -0.081259 -1.241992 -0.419477 2.732349 -1.268370 -2.360672 0.380670 0.420587 -1.039765 0.918911 3.863182 2.842285 -0.576999 -0.290137 2.411294 0.856263 0.392377 1.700715 -2.162034 -0.600062
wb_dma_ch_sel/assign_112_valid -0.091569 -0.758000 -1.780298 1.938794 0.394888 -1.058172 -2.066849 -1.096421 0.959424 1.613438 3.003585 0.051389 1.640135 -1.165227 2.512447 0.947080 -0.586296 1.198965 -3.237755 0.595029
wb_dma_de/always_23/block_1/case_1/block_8 0.042525 -1.197912 1.801705 2.237744 1.648754 0.653297 -0.164073 -0.803782 0.601169 3.114812 1.213270 -2.311174 -2.403566 -0.400002 5.370357 0.088454 -1.206449 1.171843 0.187443 -4.002288
wb_dma_de/always_23/block_1/case_1/block_9 0.195706 -0.988921 1.859842 2.189506 1.609327 0.610218 -0.050555 -0.959595 0.613751 3.265601 1.117559 -2.353897 -2.397485 -0.285799 5.470906 0.101423 -1.069818 1.048177 0.122762 -4.095295
wb_dma_ch_rf/assign_28_this_ptr_set -0.963823 -3.982947 -1.942984 0.872039 2.087268 -0.258755 0.999440 -1.628291 -1.177383 1.216525 -0.640745 1.728478 -0.178215 0.795833 2.172320 0.258028 0.364329 0.313967 -1.281056 -3.469825
wb_dma_ch_rf/always_22 -1.308788 -0.090999 0.512255 -2.746076 0.563415 -0.227002 -0.399496 1.895742 0.860570 0.652522 1.399856 0.816657 1.311691 -0.224921 -0.796616 1.909472 -0.011950 1.231041 -1.087568 -0.719187
wb_dma_de/always_23/block_1/case_1/block_1 0.918876 2.983978 0.786655 -0.392281 2.560943 1.481143 1.535078 -0.066326 -0.692207 2.486564 -0.358584 1.045160 0.700528 -0.881652 -1.643012 3.939327 3.468183 -0.231271 -1.200062 -0.607232
wb_dma_de/always_23/block_1/case_1/block_2 2.332961 1.577712 1.400006 -0.469869 0.223285 -2.692917 -0.273446 -4.847195 -0.793164 0.912768 -1.320367 1.195456 0.095963 -1.246695 -1.323138 -1.488331 0.959744 -4.153924 1.511531 2.205484
wb_dma_de/always_23/block_1/case_1/block_3 0.825226 3.713142 -0.725468 -1.796777 -0.349989 1.352302 2.881751 3.175074 -2.044524 1.275394 0.137608 2.898683 2.967800 -0.317018 -0.481465 0.110249 3.934517 2.593359 -1.779078 2.442530
wb_dma_de/always_23/block_1/case_1/block_4 0.974042 2.582317 -0.961877 -2.472119 0.983247 1.163275 3.083638 2.661723 -1.620321 1.659584 0.641259 3.492327 2.939472 0.054231 -0.525134 -0.904214 4.510495 4.382507 -2.517020 2.162537
wb_dma_ch_rf/always_27 1.682408 1.304892 -0.110707 0.857735 0.996459 -1.591737 1.579057 -2.689422 1.571674 4.026650 1.239331 -0.299611 0.415443 -0.968634 1.398828 2.156891 1.112383 -1.290233 0.496251 0.472941
wb_dma_de/always_23/block_1/case_1/block_7 -0.680152 -1.926360 2.388240 1.724562 2.625243 3.113339 -1.092283 -3.493291 0.128625 4.613715 -0.217299 -2.591472 -2.691980 1.818812 3.572869 3.593371 -0.898454 -0.990272 -1.034002 -5.000421
wb_dma/assign_4_dma_rest -0.537669 -1.995713 -0.549917 -0.936536 2.286039 -0.391415 -0.142251 -1.458743 -0.869311 0.521250 -1.484286 1.722450 0.567269 0.317798 -0.876882 0.137523 0.960561 -1.232666 0.024661 -1.101074
wb_dma_ch_rf/always_23/if_1 -0.194102 1.995124 -0.436890 1.844687 -2.966862 1.903649 1.830442 -0.465710 -1.686559 -1.960151 -2.371033 -1.031372 -0.007532 -0.224609 -0.917469 -0.095859 -0.815684 -2.619253 1.206531 0.293402
wb_dma_ch_sel/reg_ndr_r -0.169582 -0.723240 -3.956169 2.282634 -1.957607 1.288769 1.172497 0.671702 -1.122189 1.171484 2.848783 1.637096 1.255217 0.996999 3.158089 0.983219 -0.147665 3.025256 -2.943225 3.992674
wb_dma_de/assign_66_dma_done/expr_1 2.025421 -0.146331 -0.684740 -0.254293 2.617267 -2.434524 1.870673 -3.150368 2.435076 4.094416 1.884078 0.432038 0.269171 -0.716590 1.412680 1.004870 1.630771 0.692033 -0.341196 -0.103788
wb_dma_ch_sel/reg_req_r -0.304513 -2.683915 1.300946 1.138594 3.769359 0.253108 -0.349507 -2.222093 -0.249783 3.604743 -0.356332 -0.560157 -1.607489 -0.163150 4.231790 0.105722 -0.039333 -0.251206 0.210139 -4.683399
wb_dma_ch_rf/reg_pointer_r 1.016277 0.733359 0.443898 -0.504630 2.902161 1.421800 -1.402858 -3.173945 0.683734 1.212763 -5.407474 -1.434643 0.687278 3.551047 -3.853973 -1.260084 2.855746 -2.941222 -0.757500 -0.819856
wb_dma_ch_sel/assign_105_valid -0.113501 -0.808165 -1.939188 1.914213 0.349017 -1.029127 -2.087690 -1.019827 0.983263 1.619808 3.111612 0.021401 1.667278 -1.188099 2.654199 0.995059 -0.672330 1.321473 -3.285206 0.633000
wb_dma_ch_pri_enc/wire_pri5_out 0.661040 -1.350676 -0.700467 0.205300 -1.173642 -2.448617 2.630746 -0.231936 -0.192836 -0.206723 0.138570 1.442712 -1.509260 1.190879 1.383200 -0.297469 0.443541 0.537501 -0.345324 -2.863173
wb_dma_ch_sel/always_39/case_1 -0.173409 -0.850286 -4.041120 2.272367 -1.987947 1.276312 1.235760 0.667525 -1.110107 1.071152 2.766877 1.592800 1.180440 1.070463 3.215380 0.962231 -0.212359 3.031622 -2.886892 3.891629
wb_dma_ch_sel/always_6 0.171931 -0.975007 1.878780 2.126962 1.610045 0.604781 -0.114733 -0.889154 0.576612 3.111992 1.065217 -2.283797 -2.316354 -0.434178 5.226520 -0.005569 -1.099087 1.012827 0.158315 -4.000595
wb_dma_ch_sel/always_7 -0.087452 -1.798623 -0.164650 -0.097928 1.103087 1.823387 1.205634 0.279677 -0.080742 2.593162 -0.747788 -1.241649 -1.652788 2.150091 4.072993 0.508559 -0.135026 1.851129 -0.278761 -2.786349
wb_dma_ch_sel/always_4 2.321241 2.999051 0.488662 1.780439 -0.995601 -1.466989 1.725187 -1.681449 2.438007 3.566331 2.619712 -1.855789 -0.293123 -1.215319 2.160487 1.861492 0.339264 -0.180294 0.391957 1.178598
wb_dma_ch_sel/always_5 3.691038 2.684736 0.391541 0.429377 1.687592 -3.013034 1.965764 -2.232449 3.688637 3.444644 1.265115 -1.746339 -1.170184 -0.928629 0.539048 1.312859 1.874816 -0.026794 1.085799 0.657301
wb_dma_ch_sel/assign_126_ch_sel/expr_1 0.566552 1.793591 1.678458 0.507262 0.117535 -0.752462 0.256475 -4.412080 -1.491779 1.072983 0.796008 2.297833 2.954369 -2.465530 -2.112076 -3.715192 1.693374 -1.150177 -0.698986 1.667893
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -1.260138 2.049937 1.458494 3.131515 -2.071334 1.631432 -1.716213 3.421640 -2.887044 1.500674 3.269256 1.309201 1.273840 -1.463506 1.256139 1.264344 0.304587 0.273768 0.441610 4.060022
wb_dma_ch_sel/always_1 -0.387578 -2.680687 1.418685 1.260184 3.700418 0.276954 -0.441457 -2.141891 -0.241692 3.536434 -0.146137 -0.633775 -1.629772 -0.269732 4.208845 0.119736 -0.141535 -0.182614 0.204182 -4.742548
wb_dma_ch_arb/always_2/block_1/case_1/cond -0.554319 -2.322657 -1.421500 1.846815 0.039181 0.173196 1.266993 -0.415443 -0.371632 0.715788 0.746314 0.092352 -0.852580 0.527134 3.071031 0.142743 -0.557901 1.565572 -1.295466 -2.741769
wb_dma_ch_sel/always_8 -1.027447 -3.998732 -1.865683 0.899614 2.185015 -0.289846 0.884672 -1.707449 -1.240934 1.193243 -0.631453 1.810103 -0.139183 0.679751 2.039999 0.230646 0.357896 0.262311 -1.253631 -3.527211
wb_dma_ch_sel/always_9 -0.557894 -2.237714 -1.313829 1.808462 0.058487 0.139258 1.156168 -0.393525 -0.381117 0.748906 0.738791 0.076906 -0.803123 0.502883 2.975187 0.116881 -0.546198 1.510015 -1.276834 -2.762050
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.660848 -1.279027 -0.559721 0.187073 -1.099008 -2.413628 2.606475 -0.307808 -0.230245 -0.141416 0.103674 1.503037 -1.495821 1.219568 1.337033 -0.357308 0.515336 0.495557 -0.387681 -3.040807
wb_dma/wire_ch1_adr1 -0.046275 0.484336 -0.966071 0.677998 -1.216756 1.453856 2.056461 -1.095746 -1.006570 -1.794098 -1.849221 -0.235807 0.031156 0.126487 -1.044817 -1.241947 -0.205618 -0.571774 0.211177 -0.189603
wb_dma_ch_rf/wire_ch_txsz 2.989835 4.435582 -1.392150 -0.607126 -4.137561 -0.561255 3.840850 -3.272541 0.461942 0.979539 -3.709792 -2.406241 0.662916 2.679631 2.923006 -2.462536 0.170765 -2.804914 -1.283595 -0.273493
wb_dma_ch_sel/assign_99_valid -0.440648 3.690082 2.162024 4.316175 -1.241694 4.512984 -1.416023 -3.356274 -0.170356 0.890135 2.318217 -1.928704 2.054483 -1.139492 -2.883831 0.168194 0.673537 0.873716 -4.185642 0.719744
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.167049 2.026467 -0.393468 1.771385 -2.919875 1.917986 1.872915 -0.610497 -1.693358 -1.931391 -2.520828 -0.982139 -0.011885 -0.128820 -1.023412 -0.144001 -0.729119 -2.721218 1.186223 0.270951
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -0.326321 3.011555 4.756793 -1.906756 -0.039512 4.164595 -0.326445 -2.277509 -2.522068 2.382624 1.004516 1.498012 2.104148 -0.421463 -1.785784 -0.886127 1.900824 0.629719 -1.925942 0.661579
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 0.699594 3.712212 2.072888 0.389894 -2.423280 -5.415401 -2.850558 2.696607 1.145879 -0.383952 1.863405 -0.378721 0.793092 -3.386017 1.496175 2.058346 -1.072886 -3.936702 0.676139 -1.025383
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -0.305197 -1.582723 -0.868471 2.976424 -2.024934 1.692019 1.339849 -2.562957 -2.037689 -1.637884 -2.084618 -0.277838 -0.963410 1.767806 0.564482 -2.832775 -0.545954 -0.016354 -1.532736 -2.500686
wb_dma/wire_ch2_txsz -0.042000 -1.821196 -0.156183 -0.211695 1.156332 1.927732 1.267489 0.313655 -0.110405 2.718911 -0.836561 -1.289033 -1.712046 2.305074 4.132741 0.529341 -0.081610 1.921045 -0.258569 -2.803982
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 0.968339 2.418043 -1.128028 -2.553114 0.995466 1.034686 3.179581 2.681972 -1.456687 1.584309 0.781941 3.495998 2.933511 -0.055978 -0.520368 -0.904878 4.403922 4.492824 -2.410033 2.281496
wb_dma_de/always_23/block_1 1.024977 2.332885 1.124480 -1.623893 1.728723 0.247772 1.205295 -2.795866 -1.305381 1.809103 -0.246637 1.946536 0.995892 -2.034410 -1.439091 2.442514 2.015353 -1.944146 -0.401229 0.658335
wb_dma_ch_rf/always_22/if_1 -1.386552 -0.159837 0.531603 -2.764962 0.521620 -0.212373 -0.332579 1.963136 0.846807 0.682935 1.548511 0.873578 1.372652 -0.238137 -0.810370 2.021550 -0.026851 1.363985 -1.110873 -0.698050
wb_dma_de/wire_mast1_dout -0.220876 0.419780 1.270326 -3.478257 1.666372 1.903250 0.740556 3.667330 -0.625372 2.710738 -2.096581 -0.578237 -0.610792 2.107711 2.950651 1.151896 1.124228 1.154974 0.982504 -1.769236
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.508824 0.288172 1.269108 -0.665904 0.239642 1.586382 -0.903753 -1.794661 -0.375175 0.128704 -2.415624 -0.626837 0.849710 1.793970 -1.912273 -1.070295 0.506223 -2.207033 -0.213552 -0.408256
wb_dma_de/always_8/stmt_1 1.879265 1.326523 -2.810173 -0.671633 -1.976908 -2.915855 1.335225 -0.743523 0.917764 0.950007 0.899496 1.527206 1.805485 1.135847 1.204936 0.168799 1.232059 0.365242 -2.906064 1.524996
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.538673 0.374150 1.223411 -0.521282 0.134121 1.547204 -0.891186 -1.666698 -0.406283 0.191541 -2.127433 -0.519462 0.878703 1.657988 -1.717756 -0.971670 0.491778 -2.102970 -0.246022 -0.296282
wb_dma_ch_rf/wire_ch_done_we 1.424916 0.032426 -0.244786 -1.443073 0.311317 -1.931156 -0.367083 -0.131865 1.445441 2.584536 1.169419 0.095859 -0.128979 1.175940 2.379737 1.018481 0.565731 0.995222 -1.292309 0.119358
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.721052 0.014595 0.084545 2.682115 -0.290255 -0.034198 -2.085194 0.713083 -0.858904 1.115179 3.960569 1.525565 0.926996 -1.454654 1.262822 1.239506 -0.060667 1.373082 -1.954606 2.288634
wb_dma_wb_slv/wire_wb_ack_o 1.283672 0.101308 1.253769 -0.031216 0.498780 0.160585 -0.925885 -2.170393 -0.345753 1.185684 -2.692040 0.600367 -1.687305 2.411751 -0.196433 0.374194 0.581076 -2.943432 0.505429 1.774350
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -0.370890 -1.611871 -0.953205 2.963629 -2.027550 1.859440 1.489153 -2.526898 -2.046818 -1.703237 -2.124445 -0.326872 -1.006277 1.802109 0.546248 -2.844088 -0.572904 0.004908 -1.419265 -2.535743
wb_dma_de/reg_ld_desc_sel 1.621012 -0.042620 -3.951428 -1.680501 0.666924 -1.625656 -1.862101 -3.393138 0.607560 -1.922824 1.704361 3.282241 2.880803 -1.219465 -1.995147 -0.602951 0.532095 1.807980 -5.571501 5.335011
wb_dma_wb_mast/assign_2_mast_pt_out 1.420602 -0.049276 1.067947 -0.142976 0.504012 0.040187 -0.819288 -2.262238 -0.194241 1.225120 -2.781763 0.644732 -1.821314 2.629803 -0.143415 0.411770 0.541035 -2.926510 0.565908 1.895147
wb_dma_de/assign_83_wr_ack 2.346678 1.829837 -1.497633 -2.663574 -0.987932 -1.369936 1.412090 0.042160 1.119730 2.732781 -0.573657 0.319613 0.887933 2.801927 2.161847 0.470770 1.703051 0.670589 -1.799896 1.613438
wb_dma/wire_dma_done_all 1.133840 0.795867 -2.338544 -0.944672 0.222352 1.262662 -0.041747 -0.130112 0.958519 3.553446 0.194773 -1.043563 1.619602 2.076478 3.807926 0.923473 0.566845 1.747985 -2.782810 1.879127
wb_dma_ch_arb/reg_state -0.982587 -1.010588 1.740587 4.801217 -1.262078 3.249119 2.884511 -1.052303 -5.562986 2.149883 0.245394 3.089879 -0.529362 0.720257 -0.815914 -1.420807 2.923217 0.722463 1.614745 0.888115
wb_dma_ch_sel/input_ch0_csr 1.220160 2.187272 0.189391 -0.542321 3.932156 -1.978674 -1.326417 1.315974 1.381598 3.168742 -1.355226 0.383769 2.850168 -0.531360 -1.860965 0.484439 3.922066 -1.944604 0.881175 0.495944
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 0.149776 -1.041233 1.854360 2.185992 1.590455 0.595496 -0.117567 -0.924585 0.567827 3.144886 1.140931 -2.271585 -2.365659 -0.390587 5.278166 0.033847 -1.121195 1.059126 0.135186 -4.005245
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.757692 3.563130 -0.633145 -1.694437 -0.328332 1.532918 3.062158 3.019426 -2.161885 1.519934 0.152347 2.966304 2.937150 -0.193744 -0.506583 0.156427 4.085164 2.767637 -1.786105 2.363205
wb_dma_ch_sel/assign_153_req_p0/expr_1 -0.314152 0.508067 -1.176350 2.937573 -1.218595 -0.628706 -2.256698 -0.461102 0.307919 1.242133 2.321833 -0.781106 1.428005 -1.496546 2.513557 2.029820 -1.328566 -0.902026 -2.028192 0.869564
wb_dma_wb_mast 0.893880 1.938372 2.888071 0.505871 0.562273 1.932449 -1.854614 -2.180502 -2.144612 3.989270 -4.665751 0.823542 -0.802665 3.901155 -0.780823 3.811268 2.543256 -6.342256 -0.026472 1.955741
wb_dma_ch_sel/assign_124_valid -0.121255 -0.936080 -1.901880 1.880029 0.413861 -1.163238 -2.029153 -0.957093 1.087282 1.606216 3.061603 -0.015719 1.510304 -1.178352 2.731417 1.039819 -0.764403 1.290344 -3.170552 0.439260
wb_dma_de/always_18/stmt_1 -0.515594 2.126415 1.992119 1.862562 -2.609320 3.618305 -1.047744 -1.101352 -0.279347 1.355993 -0.672301 -3.124479 -1.431575 1.948137 -0.391118 4.907522 -1.364369 -3.030321 -0.185991 -0.478509
wb_dma_ch_rf/wire_ch_csr_dewe -0.973177 -1.955276 -1.694116 -1.282638 2.248478 2.067245 1.293407 2.798434 -2.765837 4.614247 -0.820507 2.558134 0.806535 2.844764 5.678806 1.899002 2.189256 2.209932 -2.170350 -1.573330
wb_dma_ch_pri_enc/input_pri2 -0.537048 -2.268160 -1.370102 1.830637 0.047373 0.125980 1.182905 -0.340316 -0.369919 0.706988 0.783619 0.095101 -0.854332 0.470325 3.061046 0.106994 -0.596115 1.514100 -1.249808 -2.779839
wb_dma_ch_pri_enc/input_pri3 -0.537671 -2.296928 -1.422196 1.805894 0.061489 0.173452 1.200380 -0.411454 -0.380446 0.708743 0.726715 0.071392 -0.823901 0.559116 2.997734 0.106960 -0.597187 1.552254 -1.254264 -2.664695
wb_dma_ch_pri_enc/input_pri0 -0.289033 -2.175500 -2.519227 0.761863 -0.471325 0.690460 1.292655 -0.299658 0.012997 -0.102366 0.585529 -0.077906 -0.566374 0.814498 1.861399 0.194023 -1.053571 1.753845 -0.493140 0.418879
wb_dma_ch_pri_enc/input_pri1 0.655421 -1.378641 -0.768123 0.166192 -1.143883 -2.335877 2.623895 -0.318633 -0.219155 -0.155824 0.085418 1.463260 -1.481136 1.222217 1.330209 -0.339315 0.426817 0.595851 -0.349964 -2.743807
wb_dma_wb_if/input_slv_pt_in 1.337988 0.111288 1.359016 -0.029499 0.590652 0.180905 -1.015238 -2.343647 -0.354593 1.254086 -2.871227 0.597058 -1.761931 2.451721 -0.212713 0.359676 0.578268 -3.126831 0.519105 1.704832
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.956310 -1.426126 1.625904 1.285204 1.230374 -0.708784 -2.153985 -0.035386 0.294459 -0.196142 1.886195 -0.170317 -0.929356 -1.845195 0.058661 0.528213 -1.100992 0.074689 0.526645 -1.291847
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -0.088917 -1.331457 -0.402346 2.867688 -1.363903 -2.493462 0.420830 0.448271 -1.067755 0.911189 3.991123 2.949086 -0.659967 -0.330230 2.501498 0.910359 0.411025 1.737165 -2.204639 -0.790125
wb_dma/wire_de_adr1_we -0.153477 1.475372 0.647278 1.070155 -1.656347 0.497621 -0.225897 0.442268 -0.704972 -0.271557 -0.695922 -0.793298 -0.101564 -0.258681 -0.126261 1.025750 -0.526308 -2.138459 1.030568 0.404606
wb_dma_ch_sel/assign_6_pri1 0.728127 -1.176445 -0.550877 0.197901 -1.201391 -2.558275 2.640552 -0.250979 -0.228269 -0.130609 0.184527 1.576717 -1.502219 1.181399 1.285100 -0.335876 0.612349 0.475642 -0.398001 -2.973522
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -0.315368 -2.185862 -2.519289 0.756834 -0.514683 0.707544 1.344228 -0.274636 0.026222 -0.072616 0.590388 -0.060556 -0.606180 0.846097 1.933946 0.204447 -1.046738 1.780069 -0.508348 0.410910
wb_dma_ch_sel/assign_129_req_p0/expr_1 0.378863 2.647062 -2.930859 0.401283 -3.124696 1.838923 0.374675 1.932194 -1.126407 1.422096 0.690463 -0.009712 3.050383 0.783324 1.419315 0.683440 0.233416 0.371824 -0.526657 6.671619
wb_dma_rf/wire_csr 1.462049 1.165630 0.506633 -0.010260 1.403261 -1.479631 -0.030449 -0.329229 0.939641 0.343977 -1.471549 -0.730539 -0.981786 -0.193154 -1.234392 0.902375 1.197973 -1.859208 1.458485 -0.311253
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.910897 -1.326962 1.557035 1.223387 1.106472 -0.656734 -2.011954 -0.036019 0.233107 -0.186700 1.783948 -0.127993 -0.855711 -1.753596 0.030663 0.532023 -1.023620 0.059886 0.524050 -1.163340
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.215876 -0.158135 2.619515 0.845080 0.483849 -1.763495 1.099527 -0.745469 0.745937 2.449362 0.904372 -1.006437 -2.972819 0.108720 3.831564 -0.288290 -0.170996 0.227268 0.953070 -4.115216
wb_dma_ch_sel/always_37/if_1 0.879025 1.147535 1.937871 -0.575303 1.546565 -1.117232 -0.114018 -5.123945 -0.971645 1.288791 0.944455 2.687668 2.875728 -2.206446 -2.487293 -4.763634 2.231334 -0.173971 -1.206231 1.588487
wb_dma_de/always_6/if_1/cond 1.832581 3.260256 -1.495143 -0.468538 -0.746892 -1.009344 -0.035919 1.623160 2.161035 3.385351 0.643264 -3.016641 1.183140 -0.445110 7.324063 0.535604 -1.048254 0.344520 -1.320145 0.200237
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.674235 3.450123 -0.788185 -1.809098 -0.277622 1.254821 3.100949 3.141563 -1.981129 1.362679 0.269723 3.030557 3.040788 -0.314257 -0.561947 0.123906 3.986454 2.816018 -1.893290 2.113364
wb_dma_ch_rf/always_8/stmt_1 1.978889 1.722061 0.608036 -2.439560 -0.722972 -2.381235 -1.117639 -6.160072 -0.033250 0.582592 -1.153678 0.777433 2.399103 -1.319442 -1.583449 -2.777003 -0.020147 -3.855316 0.017796 3.351972
wb_dma_ch_sel/assign_108_valid -0.078453 -0.877243 -1.848741 1.964602 0.378013 -1.070274 -2.053008 -1.020341 0.962091 1.639533 3.061692 0.027851 1.571461 -1.156621 2.733116 0.996310 -0.669725 1.266901 -3.229927 0.550051
wb_dma_ch_pri_enc/wire_pri9_out 0.681138 -1.293659 -0.595981 0.220168 -1.134390 -2.380430 2.605746 -0.286710 -0.230168 -0.073127 0.135117 1.496460 -1.456346 1.227360 1.309548 -0.299065 0.516554 0.528122 -0.385750 -2.877892
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.362668 -2.491604 -0.147199 2.449989 -0.824742 0.403311 -0.468607 -1.617162 -1.109722 -0.000746 -0.317990 0.016506 -1.218657 1.769192 1.678045 -1.700143 -0.440358 0.771166 -1.686305 -2.493077
wb_dma_ch_sel/wire_pri2 -0.551128 -2.250923 -1.355062 1.849917 0.039210 0.129094 1.196152 -0.395104 -0.363258 0.778760 0.719613 0.085200 -0.836305 0.535891 3.045792 0.118516 -0.565042 1.522074 -1.304417 -2.796740
wb_dma_ch_sel/wire_pri3 -0.568732 -2.338704 -1.437910 1.844677 0.016448 0.150878 1.249881 -0.376875 -0.371486 0.725978 0.781028 0.132631 -0.832221 0.569655 3.128350 0.166629 -0.575856 1.593616 -1.298360 -2.729170
wb_dma_ch_sel/wire_pri0 -0.200043 -0.670017 -3.915902 2.290043 -1.974679 1.249477 1.131173 0.703531 -1.147926 1.113171 2.892823 1.648998 1.274618 0.967959 3.150918 0.955589 -0.129612 3.000190 -2.921502 3.945002
wb_dma_ch_sel/wire_pri1 0.687085 -1.158878 -0.548742 0.181258 -1.168336 -2.371089 2.533936 -0.328533 -0.239067 -0.118527 0.124691 1.486066 -1.430557 1.180291 1.198505 -0.323720 0.566784 0.462530 -0.399215 -2.855273
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.860666 0.532898 -3.502082 0.626434 -0.774398 -0.581216 -0.061659 -0.978052 0.874702 1.719321 1.338758 0.193650 2.524764 0.553115 2.623824 0.517203 0.260080 1.189147 -3.695644 1.873784
wb_dma_rf/input_ptr_set -0.556092 -2.286148 -1.351655 1.824468 0.042305 0.179988 1.207871 -0.410929 -0.408789 0.712623 0.709916 0.109628 -0.811119 0.549825 2.991007 0.094305 -0.566050 1.516389 -1.279003 -2.745140
wb_dma_rf/always_2/if_1/if_1 1.636828 -0.275065 -1.209538 -0.107573 1.363641 -5.717246 -2.007620 -3.090853 -0.099541 0.189509 -1.013363 2.571072 1.092846 -0.929772 0.661471 0.230505 1.253659 -4.570154 -1.695773 -1.603922
wb_dma_de/assign_77_read_hold 1.168408 0.920942 0.682018 -1.551829 -1.249783 -2.598747 1.495201 0.132542 0.154406 -0.846559 -0.548243 1.441768 -0.701639 0.707737 -1.568132 -0.395683 1.079423 -0.886864 0.844840 -0.220221
wb_dma_pri_enc_sub/input_valid 1.156038 0.887118 0.642156 -1.566546 -1.172292 -2.519542 1.416802 0.096420 0.141857 -0.814689 -0.598194 1.332414 -0.648105 0.688749 -1.577198 -0.440346 1.010971 -0.933922 0.892197 -0.198414
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.676911 -1.204872 -0.646194 0.181352 -1.232870 -2.457536 2.613802 -0.247017 -0.238450 -0.141261 0.142907 1.521677 -1.441531 1.163066 1.277371 -0.317828 0.528150 0.511486 -0.378234 -2.745440
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -0.670573 -0.179950 -3.125407 1.888312 -2.192151 2.451808 1.682977 2.983906 -2.496376 1.622556 3.056938 2.219094 1.649850 1.119096 3.103607 0.047131 0.654404 4.066735 -1.506664 5.341543
wb_dma_ch_rf/always_27/stmt_1 1.696759 1.277605 -0.147727 1.000828 0.893033 -1.651164 1.823785 -2.596041 1.497089 3.989168 1.373998 -0.196936 0.295558 -0.923894 1.410217 2.120185 1.159591 -1.141425 0.595964 0.433620
wb_dma_wb_slv/assign_2_pt_sel/expr_1 3.295913 3.464519 5.736195 -4.260942 0.432819 1.893560 -2.379569 -1.653404 -3.452088 3.991531 -4.973780 1.413514 -1.108326 5.288238 -4.104068 -2.591033 5.042338 -2.273238 2.129434 5.080884
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 0.186712 -1.066487 1.658838 2.264550 1.542728 0.505494 0.014730 -0.833852 0.716809 3.221999 1.342386 -2.412730 -2.434831 -0.473546 5.704759 0.147886 -1.260787 1.191427 0.080310 -4.081354
wb_dma_ch_sel/wire_valid 0.934437 1.912463 3.564745 1.194658 1.118105 1.593396 1.120025 -3.947977 -0.818555 2.458595 1.208022 1.230000 -0.792877 -0.354540 -4.456057 1.467755 2.606403 -0.351584 0.155787 1.183350
wb_dma_ch_sel/assign_162_req_p1/expr_1 1.116525 0.890993 0.645377 -1.485986 -1.246296 -2.532226 1.443889 0.203438 0.141254 -0.837395 -0.474045 1.406856 -0.666888 0.648485 -1.478516 -0.381135 1.002764 -0.876794 0.819900 -0.187708
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -0.298921 -2.198113 -2.518008 0.754661 -0.504184 0.686102 1.318991 -0.313980 0.037747 -0.046390 0.585042 -0.035284 -0.603045 0.873639 1.884507 0.189279 -1.049176 1.779415 -0.493626 0.401550
wb_dma_de/wire_chunk_cnt_is_0_d 1.955145 1.303287 -2.739065 -0.781154 -1.989146 -3.092496 1.496706 -0.734460 0.903392 0.865535 0.793104 1.652310 1.673562 1.267532 1.118510 0.088852 1.325506 0.337270 -2.825009 1.447056
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -0.361049 -2.459709 -0.026815 2.476181 -0.796837 0.436503 -0.525463 -1.634506 -1.180276 0.031185 -0.316084 0.036179 -1.167274 1.767084 1.609545 -1.756244 -0.402633 0.672767 -1.693317 -2.526710
wb_dma_ch_sel/assign_109_valid -0.079447 -0.916876 -1.918108 1.946295 0.444246 -1.140253 -2.112841 -1.029011 1.057008 1.625838 3.073370 0.030964 1.638933 -1.179252 2.715675 1.015975 -0.704140 1.274510 -3.262383 0.527352
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.721529 -1.282267 -0.672067 0.102890 -1.165158 -2.439453 2.682517 -0.329459 -0.204212 -0.192063 0.054743 1.499433 -1.508700 1.273910 1.249793 -0.350473 0.509624 0.484036 -0.359468 -2.814874
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.113949 2.148572 0.676945 3.403941 -3.284567 -2.642062 -4.483347 2.623559 -1.585417 -1.245079 2.916988 0.081343 1.146521 -4.094628 4.898986 1.426136 -3.294652 -3.803669 -0.570536 0.680662
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.377371 1.919771 1.453251 3.302989 -2.181936 1.661191 -1.745429 3.448329 -2.887387 1.348041 3.394277 1.198750 1.186101 -1.523143 1.299601 1.384090 0.107299 0.272061 0.491213 3.960609
wb_dma_de/assign_75_mast1_dout -0.221284 0.419849 1.320070 -3.566276 1.675764 1.990532 0.712816 3.849065 -0.545370 2.791072 -2.088570 -0.714481 -0.665528 2.113177 3.108401 1.239953 1.081409 1.213533 1.052222 -1.765628
wb_dma/constraint_csr 1.181967 1.340758 -0.755964 -2.474847 0.589439 -1.186748 -1.125055 -1.418265 2.221226 -0.113224 -1.479987 -1.542048 1.580460 -0.199541 -1.422584 -0.324214 -0.069565 -1.423421 -0.200627 1.043682
wb_dma_ch_rf/always_5/if_1 -0.567483 0.233748 1.204739 -0.578228 0.168214 1.487760 -0.934009 -1.595789 -0.372555 0.058326 -2.148208 -0.529033 0.787949 1.654295 -1.759911 -0.972321 0.431969 -2.085411 -0.206619 -0.348156
wb_dma_ch_pri_enc/wire_pri21_out 0.656317 -1.204918 -0.600429 0.202771 -1.134714 -2.305857 2.520161 -0.326679 -0.270497 -0.093212 0.070479 1.429914 -1.372853 1.180321 1.256331 -0.339702 0.556010 0.475434 -0.444365 -2.843377
wb_dma_ch_sel/assign_157_req_p0 -0.340583 0.478650 -0.987892 3.080283 -1.161918 -0.386315 -2.286489 -0.644284 0.138609 1.267602 2.243345 -0.723581 1.386473 -1.420348 2.311167 1.951140 -1.229804 -0.931784 -1.985364 0.802684
wb_dma_wb_mast/assign_1/expr_1 0.156824 3.347702 3.255891 -3.902989 -1.677234 1.083868 2.269167 6.963723 -2.640237 2.332091 -2.425782 0.646105 -0.799817 2.344289 1.874720 1.152596 2.208666 -0.521826 4.008580 0.210768
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.771047 -0.102349 0.046010 2.732330 -0.291297 -0.116827 -2.167840 0.900292 -0.780641 1.070528 4.112020 1.490193 0.858927 -1.593556 1.452100 1.340564 -0.219481 1.417691 -1.861083 2.238248
wb_dma_de/reg_mast1_adr 0.153288 -2.330968 1.886268 1.568863 1.510703 0.328565 0.779211 -1.890597 -1.201548 1.385084 2.918461 1.808712 -1.781872 -1.688720 -1.776018 -0.542728 0.996072 2.397169 2.626367 2.695406
wb_dma_ch_pri_enc/wire_pri17_out 0.642410 -1.206520 -0.509799 0.245528 -1.109113 -2.264202 2.467899 -0.282072 -0.234034 -0.081060 0.123424 1.429768 -1.401554 1.158457 1.244684 -0.299628 0.535586 0.506526 -0.424317 -2.819101
wb_dma_ch_sel/assign_141_req_p0/expr_1 -0.248863 0.553241 -1.198003 3.070481 -1.278616 -0.506904 -2.186502 -0.634965 0.174557 1.394646 2.292770 -0.721537 1.478596 -1.425622 2.454737 2.038568 -1.203891 -0.902477 -2.116901 1.001590
wb_dma_ch_sel/input_ch2_csr -0.490338 2.479789 2.147524 -0.638301 2.419902 2.226928 -2.252144 -0.063062 1.844977 3.851854 -0.587706 -1.840046 2.869741 1.462283 -2.791105 1.827848 2.325855 -1.268730 -1.013263 -0.528090
wb_dma_ch_rf/assign_13_ch_txsz_we 2.053593 3.241066 -2.668280 0.490103 -1.403898 2.055039 2.541709 -2.053165 0.593664 2.363455 -1.777851 -2.503559 1.608230 1.336987 4.091419 -1.164244 0.188294 0.213703 -2.349760 1.167591
wb_dma_ch_sel/assign_130_req_p0 0.251543 2.557668 -2.936098 0.570946 -3.240633 1.859326 0.412108 2.199415 -1.147689 1.372526 0.845313 -0.042578 2.946932 0.709761 1.642171 0.811969 0.103926 0.477400 -0.474471 6.565955
wb_dma_ch_arb/always_1/if_1/stmt_2 -0.946187 -1.049102 1.904718 4.910608 -1.186062 3.103687 2.684839 -1.311193 -5.528933 2.161352 0.308269 3.071909 -0.520616 0.614990 -0.878939 -1.444677 2.933749 0.672380 1.427361 0.634931
wb_dma_ch_sel/assign_106_valid -0.128411 -0.844480 -1.796294 1.931064 0.418455 -1.186657 -2.234901 -0.964608 1.077457 1.578570 3.150294 -0.001408 1.590035 -1.325106 2.666873 1.053031 -0.763325 1.206285 -3.153695 0.591345
wb_dma_ch_pri_enc/wire_pri28_out 0.677827 -1.269190 -0.677731 0.262027 -1.210237 -2.443847 2.651264 -0.187841 -0.199293 -0.109418 0.211723 1.507509 -1.453777 1.196461 1.366658 -0.271276 0.473210 0.587206 -0.408802 -2.846663
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -0.298850 -2.157024 -2.503764 0.784838 -0.468002 0.658838 1.348764 -0.310176 -0.005469 -0.044705 0.576612 -0.020251 -0.603283 0.842560 1.881400 0.210864 -1.009025 1.722007 -0.485771 0.389051
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -0.077219 -1.337571 -0.348282 2.833556 -1.229721 -2.400497 0.359174 0.390111 -1.035684 0.903582 3.897389 2.888796 -0.655569 -0.309231 2.428705 0.826913 0.373271 1.694833 -2.138963 -0.719397
wb_dma_ch_rf/always_11/if_1/if_1 1.048703 0.225855 -3.158961 0.651998 -3.192658 -1.473115 2.569811 0.924902 -0.918113 0.213598 2.258589 3.026925 0.557084 1.592668 1.543031 0.543982 0.853521 1.971991 -1.944826 3.689348
wb_dma_wb_if/wire_slv_adr 1.891145 7.442173 4.926830 -0.380742 1.143052 -2.876865 -2.388229 1.717253 -1.769273 1.002368 -2.185640 1.356124 2.441237 -2.640701 -0.603039 -3.385099 3.671598 -4.476538 0.011224 -0.927468
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -1.360080 -0.156027 0.521309 -2.688849 0.572505 -0.228748 -0.366414 1.966460 0.850594 0.603961 1.504627 0.867826 1.341368 -0.246853 -0.796752 1.925339 -0.042065 1.320499 -1.040388 -0.702502
wb_dma_ch_sel/input_ch1_csr -0.268754 2.464671 2.270782 -0.494385 2.512408 1.962398 -2.290509 -0.322427 1.891580 3.899510 -0.566720 -1.843887 2.559368 1.411121 -2.690988 1.790438 2.342925 -1.432789 -0.903710 -0.513669
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 1.134266 0.887903 0.716803 -1.542072 -1.157161 -2.496174 1.390053 0.147036 0.149871 -0.823384 -0.593665 1.373478 -0.653684 0.675085 -1.608265 -0.391839 1.045699 -0.943556 0.883724 -0.212090
wb_dma/wire_pt1_sel_i -0.682501 1.015502 2.018322 -3.710594 1.293104 3.003682 1.155074 6.129485 -1.964350 3.331313 -1.546218 0.001225 -0.116392 2.089619 3.239206 0.359647 1.843724 2.378082 2.253022 -0.148030
wb_dma_ch_sel/always_47/case_1/stmt_1 0.212960 -0.517292 -0.631976 1.014534 0.881369 0.356580 2.019440 -1.125699 1.428084 0.770547 2.018181 -0.235343 -0.234378 -1.114723 -1.106552 0.807382 0.342040 1.939420 0.640901 0.834068
wb_dma/wire_pt1_sel_o 1.910696 1.675206 1.553739 -1.281422 -0.962571 -0.929703 -0.358997 -2.368588 -0.906782 2.507095 -2.481711 -0.284582 0.408697 3.752456 -4.326560 -1.523360 3.524604 -1.300843 0.349977 0.604579
wb_dma_ch_sel/assign_127_req_p0/expr_1 -0.169448 -0.810338 -3.966992 2.330258 -1.987714 1.272120 1.232903 0.620587 -1.121727 1.164440 2.894030 1.689771 1.244602 0.999547 3.174075 0.993845 -0.158100 3.061688 -2.976133 3.895104
wb_dma_ch_pri_enc/inst_u16 0.643391 -1.346371 -0.755057 0.282434 -1.249083 -2.488318 2.705535 -0.208547 -0.216821 -0.106514 0.312594 1.503895 -1.477368 1.172652 1.510465 -0.233823 0.461051 0.637070 -0.434622 -2.939522
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.665343 -1.229452 -0.565854 0.263980 -1.143865 -2.424932 2.551298 -0.277426 -0.258381 -0.079812 0.152352 1.490424 -1.444154 1.187146 1.309226 -0.315050 0.539031 0.495413 -0.433001 -2.911837
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.210637 2.038566 -0.368630 1.842922 -2.999783 1.937774 1.840673 -0.557104 -1.745688 -1.972218 -2.431624 -0.998776 0.055838 -0.190568 -1.049711 -0.120322 -0.757416 -2.708558 1.183874 0.356484
wb_dma_ch_sel/always_48/case_1 -1.097885 -1.357321 1.728061 4.893140 -1.132148 3.176826 2.712437 -1.035987 -5.644226 2.148760 0.333809 3.122042 -0.615624 0.638095 -0.591257 -1.284374 2.808431 0.735229 1.584888 0.589210
wb_dma_ch_sel/input_ch7_csr -0.035570 1.731465 2.187072 0.059865 1.189525 2.910894 -1.922106 -1.957634 -0.140393 2.775949 -2.039049 -0.886169 2.027809 2.403590 -3.465596 0.083649 2.665464 -1.248816 -1.560087 -0.086803
assert_wb_dma_rf/input_ch0_txsz 0.494766 1.166480 0.510431 -0.055899 -1.551505 -0.096818 0.132292 -2.244653 -0.227917 0.311821 -2.287431 -1.425860 0.148551 1.331251 0.356471 -1.042554 -0.301679 -2.725893 -0.210170 -0.954461
assert_wb_dma_rf 0.463683 1.219306 0.491387 0.016997 -1.695572 -0.068736 0.185683 -2.254217 -0.229600 0.328911 -2.168370 -1.458835 0.193608 1.307868 0.490150 -0.993151 -0.395189 -2.701859 -0.287060 -0.892497
wb_dma_ch_rf/reg_ch_am0_r -1.336558 -0.096228 0.481896 -2.738197 0.568413 -0.184216 -0.338454 1.958432 0.825863 0.640879 1.470788 0.881797 1.375607 -0.227450 -0.825017 1.925716 -0.016077 1.343774 -1.078290 -0.657997
wb_dma_ch_rf/always_4/if_1 0.828430 0.822096 0.666036 -0.564978 2.793804 1.560163 -1.479827 -3.094085 0.519168 1.172443 -5.257812 -1.342376 0.835990 3.397758 -3.875207 -1.325071 2.761738 -2.939502 -0.810456 -0.917046
wb_dma_de/always_4/if_1/if_1/stmt_1 0.791057 0.461343 -3.343946 0.765819 -0.724513 -0.438291 -0.019692 -0.989140 0.696753 1.720250 1.254941 0.211560 2.425915 0.586547 2.566641 0.467858 0.342102 1.185361 -3.724694 1.595470
wb_dma_de/always_14/stmt_1/expr_1 -0.026794 -1.288824 -0.472174 2.797753 -1.349901 -2.431069 0.473149 0.412682 -1.044424 0.986741 3.974776 2.945011 -0.609660 -0.267828 2.437026 0.911763 0.412667 1.815728 -2.246139 -0.602593
wb_dma_de/wire_use_ed -2.185771 -0.282115 -2.908265 0.091070 3.438768 0.251919 -1.204320 4.413238 -2.130647 1.961373 2.740708 5.145544 5.115166 -1.275746 3.117450 1.396399 3.233615 3.744256 -6.931146 -1.838527
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 2.314494 1.555008 1.403112 -0.372705 0.285385 -2.708698 -0.046771 -4.752581 -0.807278 1.126487 -1.158221 1.245221 0.027212 -1.174079 -1.201185 -1.335183 1.101424 -3.987163 1.477545 1.999438
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.696379 -1.356977 -0.765204 0.201598 -1.273966 -2.532724 2.725964 -0.207702 -0.183694 -0.204425 0.221193 1.525933 -1.562392 1.218867 1.413079 -0.304662 0.439737 0.588246 -0.368890 -2.901442
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.749216 -0.049355 0.131283 2.744147 -0.194473 0.007546 -2.217196 0.645386 -0.820728 1.121435 3.961763 1.513669 0.866861 -1.536703 1.195862 1.246004 -0.094070 1.326544 -1.893154 2.251664
wb_dma_ch_sel/always_7/stmt_1/expr_1 -0.066944 -1.935962 -0.286045 -0.080329 1.088308 1.846509 1.297019 0.302354 -0.067312 2.652587 -0.662162 -1.259020 -1.689220 2.223812 4.237804 0.550122 -0.167478 1.985583 -0.264222 -2.711485
wb_dma_ch_sel/input_nd_i -0.153615 -0.800502 -3.953605 2.221786 -1.930429 1.228522 1.171547 0.654557 -1.103536 1.058883 2.790209 1.623073 1.203744 0.977416 3.104095 0.949700 -0.187907 2.961589 -2.864076 3.894075
assert_wb_dma_ch_sel/input_req_i -0.284884 -2.185096 -2.540326 0.763992 -0.473953 0.729399 1.332782 -0.297033 0.004135 -0.097116 0.530175 -0.038067 -0.570446 0.848290 1.888203 0.232668 -1.048306 1.770683 -0.516898 0.454313
wb_dma_ch_rf/reg_ch_rl 0.176248 -0.228126 0.919180 -1.103234 1.804771 -1.917698 -3.264173 -1.411908 2.497179 -0.306853 0.511497 -1.673058 0.574042 -2.093360 -1.343057 0.271217 -1.195376 -1.333007 0.389773 -0.336144
wb_dma_de/reg_paused 1.522200 1.123850 0.393845 -0.050988 1.360567 -1.590552 0.029600 -0.438390 0.944569 0.367920 -1.326425 -0.627924 -0.871427 -0.256771 -1.163833 0.866225 1.151701 -1.822171 1.330025 -0.208597
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.321229 1.831767 -1.407867 -2.492157 -0.945007 -1.138897 1.339593 -0.011405 1.038101 2.838462 -0.467827 0.271238 0.925564 2.797160 2.169244 0.539271 1.747937 0.745917 -1.877075 1.599046
wb_dma_wb_if/wire_mast_drdy 0.034682 -0.240246 2.073745 1.337754 -1.214576 2.279827 -0.465604 -0.352347 -0.208747 3.711362 2.204052 -0.856037 -2.820131 3.432305 2.694929 4.667775 -0.213829 1.060320 -2.060425 -1.286285
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -1.171555 -3.502320 -0.843644 1.968464 0.699257 -0.015609 -0.800879 -0.320185 0.277512 -0.168269 2.417592 -0.198686 -1.483781 -0.966578 1.935969 0.747734 -2.066961 1.801659 0.027109 -0.808799
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -0.056981 -1.896789 -0.277994 -0.110189 1.116355 1.903688 1.286602 0.215122 -0.092384 2.677828 -0.795736 -1.316830 -1.719737 2.268059 4.164417 0.527795 -0.139955 1.923849 -0.262166 -2.764992
wb_dma_ch_sel/assign_100_valid/expr_1 -0.427689 3.688684 2.439214 4.590702 -1.349931 4.609356 -1.615970 -3.316171 -0.381874 0.948480 2.258942 -1.976131 1.790840 -1.076880 -2.656451 0.202667 0.582935 0.664368 -3.998110 0.671807
wb_dma_wb_if/inst_u1 1.227456 2.307056 3.076727 -1.126713 0.497333 1.295622 -1.166781 -2.999091 -2.192473 2.096242 -3.544022 0.491083 -0.163320 3.345629 -4.020995 -1.151855 3.133730 -2.847169 -0.067430 0.743109
wb_dma_wb_if/inst_u0 0.949458 2.126018 2.968689 0.437296 0.294149 1.986530 -1.817824 -2.254430 -2.090087 3.932547 -4.652749 0.759259 -0.764092 4.061508 -1.084403 3.753527 2.566775 -6.388810 -0.019280 2.135664
wb_dma_ch_sel 0.836023 1.958822 2.245837 -0.595883 1.241748 0.798792 -1.745666 -3.827026 -0.579336 2.725038 -1.772572 0.250365 2.123275 0.793876 -3.345075 -0.160803 2.409737 -3.123947 -0.548106 1.092869
wb_dma_rf/input_de_csr_we -0.989869 -2.005474 -1.774404 -1.424562 2.359553 2.099442 1.253266 2.790892 -2.733482 4.564002 -0.903498 2.623831 0.911917 2.878942 5.533326 1.889732 2.203459 2.221635 -2.170923 -1.485852
wb_dma_rf/wire_ch0_adr0 -1.892601 1.532051 2.720971 1.012699 3.163870 0.239412 -4.349792 1.404478 0.970130 0.258462 3.413582 0.486743 3.133787 -3.414899 -2.007483 -0.240217 0.938153 1.463696 -3.432949 -2.025151
wb_dma_rf/wire_ch0_adr1 0.381208 2.653729 1.059825 1.047148 -3.031497 0.307458 -0.069084 -1.665720 -0.899230 0.298790 -2.712508 -1.957536 0.316294 0.961152 0.355994 0.120051 -0.624013 -4.565346 0.568556 -0.360179
wb_dma_de/always_9/stmt_1/expr_1 1.747664 2.953680 -1.064677 -2.802144 0.220409 1.069309 -1.014528 0.084085 1.347928 3.018119 -0.681900 -1.144123 2.373998 1.713148 1.010383 0.844604 1.263909 0.259215 -1.561323 4.338764
wb_dma_ch_sel/always_42/case_1/cond 1.155234 -2.491610 -0.297717 -2.807911 3.205681 -1.961291 -0.292039 -3.047357 0.697856 2.773901 -1.492795 1.663821 -0.048751 2.128476 -0.177594 0.370549 1.911358 -0.701390 -0.594748 -1.158160
wb_dma_wb_slv/input_wb_cyc_i 1.279262 2.882362 3.669822 -1.667563 -1.044356 1.954566 -4.498182 1.474022 -3.162230 3.538257 -2.995548 -0.882550 0.031319 3.332346 -0.100869 -1.241658 1.926593 -2.065297 1.704462 4.237040
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -0.379938 -2.432012 -0.064827 2.454322 -0.858280 0.397353 -0.530841 -1.561996 -1.137811 -0.020930 -0.320869 -0.023151 -1.165917 1.744338 1.588318 -1.711822 -0.432628 0.708198 -1.690743 -2.509973
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -0.959559 -3.180551 -2.726400 1.397511 0.915879 1.170179 2.858211 -2.737284 -2.220140 -0.544843 -2.566828 1.547483 0.043386 0.842504 0.884249 -0.993429 0.264935 -0.516603 -0.985778 -3.418824
wb_dma_de/reg_tsz_cnt 3.088502 3.897340 -2.048583 -0.517279 -2.662401 -0.286906 4.065492 -2.067178 0.597862 1.557964 -2.058272 -1.065942 0.851610 1.958813 2.722454 -1.587357 1.146261 -0.526742 -1.607126 0.769206
wb_dma_ch_sel/reg_ndr -0.157499 -0.725367 -3.940037 2.303250 -1.953778 1.356603 1.193522 0.560689 -1.112643 1.175540 2.809388 1.635954 1.275525 1.043045 3.092955 0.951421 -0.136571 3.000530 -2.972420 3.985445
wb_dma_de/assign_83_wr_ack/expr_1 2.238150 1.628492 -1.628621 -2.529431 -0.905185 -1.205131 1.294614 0.205842 1.197919 2.745928 -0.480552 0.117348 0.843205 2.696362 2.445919 0.605643 1.491689 0.803960 -1.746212 1.514393
wb_dma_de/reg_de_txsz_we 1.069712 1.234053 -3.265955 -2.546573 -0.711206 -0.123247 -0.530227 2.713395 2.161004 1.983056 0.436904 -2.204875 1.310037 0.676297 5.150297 1.593621 -1.537787 1.436577 -0.602944 3.438576
wb_dma_ch_rf/reg_pointer_sr -0.506423 0.324331 1.204659 -0.571012 0.151225 1.483923 -0.902599 -1.634281 -0.369494 0.127960 -2.170732 -0.506998 0.811814 1.634606 -1.779035 -0.987060 0.511022 -2.114959 -0.207156 -0.350477
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -0.302378 -2.234278 -2.576120 0.783308 -0.507043 0.669725 1.345460 -0.304634 0.048510 -0.073482 0.595628 -0.069917 -0.601603 0.848019 1.920254 0.210075 -1.094334 1.798052 -0.498702 0.405318
wb_dma_rf/input_de_adr1_we -0.193438 1.479752 0.617167 1.201160 -1.795913 0.490947 -0.234113 0.545370 -0.774455 -0.275273 -0.605005 -0.793135 -0.090867 -0.324473 -0.056571 1.089939 -0.619548 -2.124068 1.058422 0.505768
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.082976 2.386136 -1.157765 -2.589355 1.180094 0.992621 3.075133 2.331426 -1.421291 1.602701 0.591287 3.510089 2.954403 0.054625 -0.605519 -1.068930 4.554703 4.381454 -2.632442 2.111835
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.667447 -1.244290 -0.626682 0.236947 -1.112211 -2.286603 2.531453 -0.341859 -0.245024 -0.066316 0.137681 1.452796 -1.405444 1.213857 1.270697 -0.353109 0.525350 0.515834 -0.457788 -2.807191
wb_dma_ch_sel/always_43/case_1/cond 3.059929 3.933567 -2.031308 -0.507227 -2.764517 -0.432460 4.112654 -1.801324 0.556558 1.499653 -1.975900 -0.996020 0.786420 1.866344 2.895124 -1.511770 1.061663 -0.530984 -1.542816 0.705044
wb_dma_ch_rf/reg_ch_adr0_r -0.984324 0.350862 4.187038 1.328136 2.193311 0.230707 -5.248254 -2.002710 -1.002358 -0.347580 1.699350 1.778906 1.885871 -1.639052 -4.201957 -2.655237 1.826006 0.614886 -3.500531 -0.827306
wb_dma_ch_pri_enc/input_valid 1.214404 0.906927 0.670738 -1.576569 -1.237699 -2.662276 1.494982 0.165576 0.127355 -0.841993 -0.555364 1.473423 -0.671492 0.692400 -1.597949 -0.434326 1.059211 -0.947923 0.857681 -0.198790
wb_dma_ch_pri_enc/reg_pri_out1 0.699974 -1.276148 -0.637779 0.232626 -1.233837 -2.516211 2.699126 -0.258857 -0.279643 -0.148454 0.191858 1.613022 -1.491999 1.181858 1.340129 -0.336751 0.544971 0.558681 -0.436801 -2.922304
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.357806 0.615900 1.484520 0.661440 -0.788896 3.193441 -0.913759 -1.621443 0.481189 1.544264 -0.131603 -2.391339 -1.389793 2.242948 -0.382915 3.763490 -0.810585 -0.953566 -1.216744 -0.951655
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.850685 -1.317437 1.611433 1.137075 1.181836 -0.622416 -2.040976 -0.104925 0.231450 -0.149250 1.707128 -0.150765 -0.867859 -1.723657 -0.051631 0.461847 -0.959745 0.024672 0.525552 -1.197277
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.494443 -1.846859 -0.572879 -0.988378 2.210602 -0.422850 -0.213510 -1.412785 -0.872187 0.498377 -1.476731 1.803114 0.669711 0.286506 -0.942390 0.112046 1.011981 -1.279356 -0.003631 -0.899044
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.812111 -0.675284 -0.171502 1.517104 -3.301880 -0.738544 2.812199 -2.432452 -1.970124 -2.513313 -2.574302 1.143510 -1.587699 2.430851 -1.074575 -3.262130 0.503808 -0.915114 -0.661355 -2.694650
wb_dma_ch_sel/input_req_i -0.285888 -2.657123 1.130926 1.101277 3.699808 0.304297 -0.293854 -2.158086 -0.300140 3.592111 -0.311306 -0.525980 -1.514048 -0.084141 4.288825 0.125968 -0.113570 -0.167874 0.119329 -4.456670
wb_dma_rf/assign_4_dma_abort/expr_1 -0.141572 -1.466629 -0.436361 2.880583 -1.241872 -2.362981 0.443271 0.382443 -1.056492 0.968597 3.983150 2.930729 -0.670485 -0.248527 2.513717 0.888046 0.368544 1.803588 -2.216309 -0.872671
wb_dma_rf/always_1/case_1/stmt_8 1.873744 1.848955 -1.384182 -0.533568 1.610061 -2.018595 -2.222392 -0.445119 0.809765 -1.608237 0.757387 1.893400 1.766712 -1.349822 -0.816348 -1.391906 1.571965 0.659000 -3.703364 1.960243
wb_dma_ch_rf/wire_ptr_inv -0.277748 -1.539139 -3.478668 1.382068 -1.729437 2.114187 3.387451 -1.356047 -0.970166 -1.873423 -1.346121 -0.308172 -0.531863 0.973251 0.796593 -1.039944 -1.238412 1.078786 -0.232600 0.235932
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.686574 1.784039 1.435135 -0.118876 -1.620424 -3.489200 0.918100 1.886034 -0.426167 0.156888 0.910719 1.751871 -0.212342 -0.391305 1.175289 0.282447 1.194242 -0.824765 -0.504105 -2.727917
wb_dma_ch_sel/assign_138_req_p0 -0.292651 0.637838 -1.091270 3.017424 -1.270904 -0.504524 -2.284379 -0.508293 0.199313 1.277358 2.282695 -0.777765 1.436235 -1.510323 2.401533 2.043083 -1.264986 -0.966593 -1.969318 0.961292
wb_dma_rf/always_1/case_1/stmt_1 1.460364 1.064003 0.450630 0.023325 1.376332 -1.521627 0.069428 -0.415203 0.927768 0.376866 -1.363106 -0.597029 -0.982081 -0.259205 -1.131188 0.872625 1.156383 -1.744911 1.384990 -0.321503
wb_dma_rf/always_1/case_1/stmt_6 1.923824 3.065349 3.157828 -2.448136 -0.746256 -0.389930 -2.616879 -0.979171 -2.377641 -2.357177 -0.788851 2.475072 0.098367 -1.611091 -1.678849 -2.977977 0.464201 -2.285137 0.798647 4.208790
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.310872 2.126988 1.511572 3.286984 -2.218397 1.750784 -1.722212 3.558867 -3.031947 1.562118 3.396491 1.342092 1.302742 -1.446034 1.349903 1.353625 0.315611 0.284855 0.456904 4.159662
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -0.283993 -2.154458 -2.449791 0.727183 -0.461982 0.706490 1.293252 -0.355059 0.010796 -0.042378 0.502976 -0.045085 -0.596691 0.841768 1.815703 0.200873 -1.047897 1.684046 -0.504035 0.419509
wb_dma_ch_sel/always_43/case_1 3.022410 3.732117 -2.029306 -0.529640 -2.686787 -0.362852 4.031744 -1.979773 0.598504 1.519448 -1.983188 -1.013280 0.762622 1.935850 2.803735 -1.525970 1.058637 -0.512937 -1.572197 0.652989
wb_dma_ch_sel/assign_9_pri2 -0.520098 -2.300174 -1.405613 1.831714 0.038583 0.130969 1.222676 -0.374904 -0.351948 0.726451 0.736733 0.102090 -0.854518 0.558436 3.067008 0.140772 -0.564766 1.571440 -1.306680 -2.760765
wb_dma_pri_enc_sub/always_1/case_1 0.631177 -1.241834 -0.600861 0.303937 -1.160737 -2.363453 2.571576 -0.253607 -0.259921 -0.076280 0.236004 1.517311 -1.401036 1.155702 1.354727 -0.318996 0.531862 0.549649 -0.475872 -2.812885
wb_dma_rf/always_2/if_1 1.667445 -0.286186 -1.280584 -0.181444 1.372285 -5.856883 -1.890067 -3.085670 -0.031957 0.278955 -1.090086 2.480733 1.130404 -0.877309 0.848554 0.304808 1.245775 -4.647195 -1.664827 -1.701180
wb_dma/wire_dma_abort -0.115614 -1.317604 -0.380158 2.867862 -1.268235 -2.364199 0.328798 0.382252 -1.070563 0.997631 4.024533 2.887061 -0.599692 -0.316194 2.472735 0.929599 0.395318 1.739833 -2.196506 -0.596870
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 0.159604 -0.987625 1.853457 2.188911 1.652293 0.648863 -0.146847 -0.845263 0.629401 3.229397 1.209169 -2.379123 -2.361641 -0.387548 5.399788 0.106705 -1.111694 1.055196 0.134357 -3.965466
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.354428 -2.505589 -0.132073 2.450291 -0.852090 0.318777 -0.495000 -1.601871 -1.099016 -0.010195 -0.278515 -0.008667 -1.197284 1.757169 1.734860 -1.710378 -0.443179 0.747301 -1.700771 -2.582513
wb_dma_wb_if/input_wb_stb_i -1.233634 1.797042 1.076325 3.169406 -2.240894 -1.333190 -3.173937 3.972865 -0.820633 -0.092192 3.692676 -0.303976 0.307913 -3.563535 3.343853 2.750032 -2.367921 -1.458093 0.587791 1.277526
wb_dma_rf/input_de_txsz 1.512543 1.032698 -3.339564 -2.157662 -0.180672 1.775042 0.150213 -0.158175 1.374228 2.976180 -0.268845 -1.253924 1.811448 2.525566 2.696143 1.021048 0.260497 1.836223 -1.968324 4.806368
wb_dma_ch_pri_enc/wire_pri3_out 0.635385 -1.361045 -0.680221 0.279930 -1.182951 -2.380862 2.657607 -0.326332 -0.259882 -0.097403 0.174765 1.499401 -1.513393 1.216261 1.438895 -0.320275 0.504902 0.579381 -0.434237 -2.967858
wb_dma_ch_sel/wire_gnt_p1 1.182199 0.854961 0.575064 -1.505797 -1.290612 -2.653613 1.550503 0.208599 0.176841 -0.883552 -0.484016 1.432563 -0.708127 0.660806 -1.461843 -0.383596 0.994532 -0.867038 0.866113 -0.241436
wb_dma_ch_sel/wire_gnt_p0 -1.956870 -1.831791 1.156385 6.006763 0.072228 5.452566 1.689439 -1.389136 -5.713664 3.012384 0.483585 1.857682 0.134726 0.045282 0.635171 -1.143380 2.075164 1.505586 0.847171 0.822744
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.299646 2.050030 1.579704 3.302648 -2.115069 1.642389 -1.849110 3.458388 -2.921330 1.526020 3.360925 1.305870 1.274989 -1.565533 1.308126 1.360129 0.233986 0.194485 0.487385 4.034607
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -0.262794 -2.127670 -2.434621 0.742867 -0.460199 0.675147 1.269405 -0.262171 0.019524 -0.075854 0.542041 -0.054581 -0.556302 0.788703 1.811803 0.194203 -1.047840 1.695718 -0.504203 0.388628
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 1.513103 1.146029 0.395324 -0.022737 1.349039 -1.702686 0.021939 -0.320549 0.999448 0.336882 -1.351942 -0.695847 -0.981052 -0.279991 -1.122730 0.941729 1.118588 -1.834061 1.432674 -0.283754
wb_dma/input_wb0_err_i -0.063065 -1.244084 -0.417831 2.749849 -1.323675 -2.359916 0.409878 0.418631 -1.002796 0.963952 3.965070 2.889983 -0.575057 -0.283715 2.389050 0.913060 0.409827 1.741221 -2.184651 -0.538604
wb_dma_ch_sel/always_44/case_1/stmt_4 1.219478 -1.587290 1.529352 0.669727 -0.863166 -0.018738 -1.134070 -4.441212 -2.263129 -0.475682 -1.912020 1.572280 -1.575217 2.149609 -2.396634 -2.836189 1.001562 -1.150520 -0.197096 1.528303
wb_dma_ch_sel/always_44/case_1/stmt_1 -2.304478 0.736509 3.327429 4.941443 1.915044 0.943056 -4.328913 0.984711 -0.940749 -0.038231 2.675986 -0.916028 1.510446 -4.036083 0.695161 -1.316483 -0.034520 0.298971 -2.059787 -4.453092
wb_dma_wb_mast/wire_wb_data_o -0.229753 0.381820 1.218530 -3.552309 1.673655 1.869920 0.782297 3.926337 -0.532600 2.801761 -2.056617 -0.674914 -0.673300 2.088693 3.181729 1.306609 1.035544 1.261075 0.990800 -1.825765
wb_dma_de/always_6/if_1/if_1/stmt_1 2.324767 2.030572 -3.695520 -2.738147 -2.648621 0.696653 3.595673 -0.767391 0.497432 0.062578 -2.383519 -0.172313 0.943181 3.130302 0.388727 -0.534710 0.708233 0.540055 -0.752167 4.102088
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 1.222086 0.952858 0.717319 -1.603765 -1.262089 -2.644700 1.542115 0.138884 0.154430 -0.856175 -0.534014 1.495245 -0.701764 0.715547 -1.639097 -0.454346 1.108823 -0.947211 0.897927 -0.213826
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -0.257565 -2.171643 -2.536936 0.780700 -0.472485 0.680806 1.330738 -0.293480 0.000344 -0.038814 0.561920 -0.038716 -0.579441 0.838404 1.885403 0.205410 -1.063003 1.761208 -0.487613 0.430858
wb_dma_ch_sel/always_38/case_1/cond 2.259418 3.004194 0.569180 1.937783 -1.013477 -1.282570 1.950100 -1.663054 2.331237 3.648502 2.740106 -1.818148 -0.310715 -1.265335 2.128731 1.865634 0.385716 -0.006980 0.476098 1.135185
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.988760 0.185975 0.257012 1.028282 0.533927 1.333372 1.911183 -0.800820 0.390559 3.382224 -0.560327 -2.294581 -1.599471 1.340204 5.558915 -0.361708 -0.248626 1.063535 -0.318493 -2.989503
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 1.436055 0.952370 -3.276049 -2.101089 -0.223283 1.732958 0.160177 0.034110 1.337818 2.921407 -0.134486 -1.254734 1.736986 2.448549 2.859171 1.070202 0.206341 1.906601 -1.889103 4.665111
wb_dma_de/assign_4_use_ed -2.257653 -0.255280 -2.912896 -0.259726 3.573822 0.346658 -0.961507 4.625645 -2.179865 2.015348 2.516496 5.245565 5.286208 -1.072888 2.950366 1.389144 3.420293 3.803852 -6.890896 -1.928550
assert_wb_dma_wb_if/assert_a_wb_stb 1.186077 0.635051 0.813376 -0.549069 -0.027646 0.547488 -1.341638 -2.332339 -0.843671 2.486411 -2.570302 -1.564480 0.332731 3.246463 -3.271180 -1.608047 2.416717 -0.658929 0.380752 0.631218
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 1.054449 0.680963 -4.551110 -0.296354 -1.301332 0.132703 0.043769 -0.872094 1.068339 1.060564 1.158667 0.109917 2.809070 0.901340 1.499573 0.585932 -0.102391 1.412321 -3.039642 4.972997
wb_dma_ch_sel/assign_132_req_p0 -0.701063 1.124988 -0.273821 3.732862 -3.433599 2.094658 -1.362086 -0.239823 -2.682464 -0.580213 -0.140276 -0.446065 1.475629 0.045855 0.470700 -1.760567 -0.586212 -0.931955 -0.938319 2.163710
wb_dma_ch_rf/always_25/if_1 0.183978 -0.477130 -0.619866 1.058032 0.869358 0.389045 1.878346 -1.049621 1.321438 0.747455 1.982084 -0.283835 -0.201849 -1.078871 -1.071700 0.785954 0.324845 1.862678 0.594760 0.853720
wb_dma_de/wire_rd_ack 2.348246 1.620920 -1.521235 -2.670186 -0.915755 -1.397466 1.472479 0.035045 1.160070 2.670549 -0.607684 0.235934 0.758937 2.778764 2.209590 0.463396 1.596049 0.705316 -1.660159 1.340012
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.827037 -0.036299 0.101807 2.709122 -0.250260 -0.079369 -2.261862 0.928137 -0.808861 1.028656 4.086737 1.482392 0.878145 -1.611408 1.339420 1.321360 -0.195578 1.349404 -1.901241 2.293111
wb_dma/wire_slv0_adr 2.146734 8.020558 5.010346 -0.744520 1.357976 -2.776023 -2.858857 0.788555 -1.205600 1.381003 -2.247072 0.717577 3.313459 -2.983450 -1.147080 -3.591910 3.767540 -4.709148 -0.270681 -0.585145
wb_dma_rf/input_dma_busy 2.090289 1.686195 0.453924 -2.405221 -0.651368 -2.493891 -0.953525 -6.135990 0.188194 0.644458 -1.020110 0.753298 2.243820 -1.319749 -1.532186 -2.632370 -0.019493 -3.726288 0.066715 3.426580
wb_dma_ch_sel/assign_96_valid/expr_1 -1.111398 3.522106 1.875350 1.925611 1.298552 1.958052 -1.017550 -0.369244 1.528594 2.660396 3.490160 -0.624063 3.175501 -1.754635 -2.634674 3.191922 1.746000 0.283211 -3.011997 -0.921728
wb_dma_ch_sel/always_4/stmt_1 2.279376 2.928568 0.353627 1.873745 -1.105281 -1.471434 1.898551 -1.741066 2.420505 3.416178 2.597053 -1.847385 -0.310775 -1.248161 2.099969 1.818763 0.260961 -0.121687 0.514618 1.222074
wb_dma_rf/wire_pointer2_s -0.623984 0.330926 1.286292 -0.486751 0.074751 1.619995 -0.826126 -1.708817 -0.560538 0.229606 -2.084156 -0.415907 0.878708 1.657580 -1.608783 -1.076954 0.491754 -2.066829 -0.354302 -0.389389
wb_dma_de/reg_chunk_dec 1.910776 1.301795 -2.898644 -0.844000 -2.057985 -3.123201 1.449108 -0.635768 0.962601 0.824115 0.876813 1.539541 1.758576 1.148321 1.234721 0.124401 1.178987 0.338206 -2.817814 1.571955
wb_dma_de/reg_chunk_cnt_is_0_r 0.747930 0.520556 -3.414022 0.793046 -0.806063 -0.501657 -0.112369 -0.896377 0.770064 1.758204 1.412131 0.230640 2.475888 0.482213 2.689903 0.499204 0.265830 1.178494 -3.752601 1.748999
wb_dma_ch_sel/assign_158_req_p1/expr_1 1.242625 0.974730 0.713496 -1.573428 -1.323081 -2.672366 1.529814 0.180562 0.123313 -0.852994 -0.480689 1.495354 -0.681482 0.692600 -1.619207 -0.454678 1.114949 -0.909116 0.831694 -0.153494
wb_dma/wire_wb0_cyc_o 1.219831 0.917996 0.685145 -1.541720 -1.230384 -2.621655 1.443369 0.133187 0.128508 -0.823267 -0.557201 1.421819 -0.666156 0.663800 -1.618182 -0.427326 1.088540 -0.971422 0.845558 -0.199598
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -0.405907 -2.453120 -0.066612 2.493366 -0.796661 0.451649 -0.538900 -1.574356 -1.133229 -0.004332 -0.299912 -0.006419 -1.187459 1.713022 1.609637 -1.715855 -0.423443 0.732319 -1.673651 -2.555873
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.343757 1.125343 3.724995 -0.276646 0.651875 2.732758 1.493137 -2.348553 -1.891647 2.293874 0.804961 1.748461 -0.331816 0.116892 -3.158915 0.688125 2.052705 0.638889 0.058197 0.327882
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -0.513706 -1.331862 0.968685 1.244627 -0.052146 1.717784 0.301787 -1.248994 -4.462647 1.655145 -1.678115 2.708475 1.143381 1.566645 -0.534747 -3.247929 2.793802 0.278608 -0.076227 0.402115
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.229363 1.864223 -0.411172 1.836641 -2.927190 1.918394 1.864025 -0.598831 -1.715344 -2.030667 -2.465913 -0.979882 -0.073082 -0.110035 -1.015172 -0.179040 -0.786336 -2.656179 1.210256 0.170394
wb_dma_ch_rf/reg_ch_adr1_r -0.255961 1.874953 -0.529235 1.940529 -3.027762 1.942604 1.952585 -0.449082 -1.745995 -2.128502 -2.325732 -1.013021 -0.036161 -0.228030 -0.914282 -0.151664 -0.874808 -2.533976 1.205276 0.216329
wb_dma/input_wb0_cyc_i 0.262075 3.264994 4.554535 -2.169269 -0.664088 2.961019 -3.352907 5.903571 -3.564027 2.474185 -1.137356 1.307997 -0.963922 1.171716 3.955456 0.890165 0.409429 -1.419611 2.580176 5.247398
wb_dma_ch_sel/always_8/stmt_1 -0.982985 -3.955939 -1.924848 0.751086 2.238928 -0.256519 0.955365 -1.769645 -1.265412 1.190696 -0.818738 1.907574 -0.063179 0.815953 1.934121 0.192578 0.517657 0.195458 -1.255549 -3.417658
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 -0.454541 -3.558946 -0.728987 -1.094588 3.207108 1.273931 1.036410 -1.013856 -0.897439 3.207490 -2.068326 0.490133 -0.993791 2.409120 3.276242 0.690532 0.843571 0.649392 -0.266278 -3.523440
wb_dma_wb_slv 1.122711 2.451624 3.285008 -1.054711 0.632693 1.368078 -1.442539 -2.839516 -2.247205 2.040385 -3.562973 0.502337 -0.106113 3.181258 -4.144241 -1.046829 3.169965 -3.040471 -0.079976 0.695847
wb_dma_de/inst_u0 -0.754421 -0.092231 2.434393 0.691380 1.502706 2.129043 0.082816 -2.984742 0.561871 1.070340 1.731940 0.810969 1.456957 -0.009203 -6.118169 -1.554244 2.237609 2.340937 -0.900636 1.407315
wb_dma_de/inst_u1 -0.323380 0.496153 -0.955021 1.330125 -0.535238 2.879358 4.522678 0.263966 -0.940456 -0.380615 0.652655 0.178767 0.338908 -0.917594 -1.828350 -1.273261 1.008137 2.609358 2.077722 2.055808
wb_dma_pri_enc_sub/input_pri_in 0.681646 -1.201167 -0.537316 0.303639 -1.157524 -2.501173 2.568457 -0.264906 -0.287809 -0.011244 0.232097 1.585680 -1.427615 1.162660 1.418383 -0.308281 0.572555 0.530702 -0.499708 -3.005407
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 1.112495 1.216065 -3.340901 -2.771378 -0.660067 -0.150406 -0.553071 2.686790 2.308374 1.846836 0.316101 -2.297189 1.357382 0.683147 4.963788 1.582734 -1.613978 1.386678 -0.546382 3.475061
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -0.340952 -2.361326 0.030586 2.362426 -0.805770 0.374459 -0.604557 -1.645868 -1.131770 -0.004204 -0.387210 0.007423 -1.142733 1.759091 1.521680 -1.802099 -0.390945 0.578420 -1.663099 -2.473674
wb_dma_ch_sel/assign_146_req_p0/expr_1 -0.362901 0.429255 -1.301797 3.029546 -1.388120 -0.495874 -2.127996 -0.452179 0.271802 1.148107 2.328300 -0.818710 1.393025 -1.459151 2.520264 2.023223 -1.413656 -0.796756 -1.976236 0.903975
wb_dma_ch_sel/assign_101_valid/expr_1 -0.350964 3.610348 2.179587 4.429101 -1.476180 4.517882 -1.308040 -3.471158 -0.270536 0.921746 2.217012 -2.004787 1.795976 -0.981301 -2.731206 0.326805 0.580409 0.696935 -3.982269 0.821736
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -0.265310 -2.162916 -2.491671 0.732109 -0.508650 0.689094 1.296998 -0.289173 0.021254 -0.084841 0.570972 -0.031347 -0.542153 0.837117 1.816644 0.181842 -1.050169 1.709889 -0.499129 0.457693
wb_dma_de/reg_de_adr1_we -0.207077 1.451312 0.583877 1.251585 -1.790184 0.503557 -0.216693 0.551056 -0.760172 -0.240981 -0.538362 -0.749101 -0.065520 -0.344908 0.026728 1.080859 -0.623317 -2.055274 1.027711 0.499672
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 0.836115 0.393985 0.812491 3.006774 0.480185 -0.675367 2.484178 -1.704861 -0.478470 4.002970 2.370265 1.170892 -0.994397 -0.828918 2.323477 2.075817 1.326437 -0.285565 0.744025 -0.420029
wb_dma_ch_sel/always_46/case_1 -1.320762 -0.152281 0.440611 -2.592665 0.587153 -0.201429 -0.331706 1.877290 0.838099 0.556740 1.456074 0.828699 1.295694 -0.290525 -0.814267 1.797873 -0.043154 1.323463 -1.049080 -0.624567
wb_dma_ch_rf/assign_11_ch_csr_we -0.473594 2.652043 4.622615 -1.893251 -0.041008 4.343278 -0.412220 -2.231718 -2.704698 2.365403 1.059660 1.669105 2.041959 -0.250099 -1.716455 -0.774913 1.816156 0.759425 -2.056597 0.669742
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.341616 -0.402703 -2.000641 -3.591053 1.123891 1.271430 0.341668 -0.915700 2.455668 1.765343 -2.354384 -2.926455 0.080930 2.353976 1.556929 0.306928 -0.687367 0.733693 0.403768 1.473030
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.390919 -2.597755 -0.148260 2.545602 -0.857646 0.410156 -0.493800 -1.648770 -1.180376 -0.037542 -0.315408 0.021963 -1.225695 1.788871 1.690794 -1.772179 -0.465037 0.814747 -1.771460 -2.574576
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -1.303548 2.075624 1.705006 3.138530 -1.985755 1.611631 -1.932800 3.400406 -2.892691 1.538508 3.212003 1.278700 1.223178 -1.549319 1.163660 1.336521 0.277563 0.052931 0.513223 3.935840
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.728116 -0.042495 0.092062 2.646832 -0.175384 -0.027379 -2.144515 0.745537 -0.817868 1.133971 3.947361 1.463486 0.832118 -1.481053 1.299008 1.270060 -0.153458 1.312589 -1.894012 2.247612
wb_dma/wire_de_adr0_we -0.936564 -1.389272 1.592252 1.265591 1.174511 -0.649521 -2.087174 -0.029781 0.253363 -0.183752 1.879180 -0.146733 -0.899945 -1.814455 0.082776 0.506147 -1.077789 0.098163 0.483318 -1.249799
wb_dma_wb_slv/wire_rf_sel 1.016988 1.218551 1.847525 1.690476 -1.705261 -1.979715 -4.496218 -0.540901 -1.126979 -0.419698 -0.781006 0.579408 -2.072739 -0.645119 1.837018 1.936540 -2.242221 -5.819392 1.762311 4.116133
assert_wb_dma_wb_if 1.149864 0.614537 0.775871 -0.550761 0.062985 0.569436 -1.344543 -2.359179 -0.788992 2.392954 -2.534805 -1.570365 0.475914 3.186844 -3.392460 -1.639306 2.445352 -0.581704 0.317736 0.610623
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -0.300844 -2.176111 -2.519241 0.766625 -0.466229 0.728795 1.351781 -0.355713 0.011476 -0.048333 0.570962 -0.079330 -0.578070 0.886596 1.872938 0.189671 -1.036340 1.750061 -0.535504 0.432955
wb_dma_ch_sel/assign_120_valid -0.060942 -0.895856 -1.911365 1.902736 0.357940 -1.112970 -1.977266 -1.017616 0.970112 1.604782 3.012700 0.061440 1.565950 -1.117372 2.667190 0.960574 -0.695988 1.287011 -3.176036 0.518148
wb_dma/wire_wb1s_data_o -0.226343 0.334708 1.274675 -3.381391 1.629421 1.868248 0.733887 3.698132 -0.617325 2.679362 -1.997579 -0.595142 -0.638484 2.005222 3.015069 1.204517 1.043765 1.129533 0.975926 -1.777855
wb_dma_de/wire_adr0_cnt_next1 -0.788082 -0.056387 2.493432 0.621399 1.605799 2.205168 0.053550 -2.924892 0.618506 1.155231 1.840583 0.798037 1.513958 -0.087090 -6.305450 -1.540156 2.277750 2.471907 -0.958543 1.457239
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.286700 -2.179073 -2.518732 0.745823 -0.521648 0.710667 1.292490 -0.279681 0.003240 -0.066655 0.564493 -0.048523 -0.558770 0.836068 1.861011 0.198704 -1.074336 1.760527 -0.496459 0.420137
wb_dma/wire_pt0_sel_o -0.743881 0.937824 1.985546 -3.714692 1.308043 3.006733 1.143652 6.091297 -1.973125 3.284304 -1.627458 -0.002813 -0.148637 2.115023 3.271405 0.377335 1.802666 2.287039 2.263299 -0.251420
wb_dma/wire_pt0_sel_i 2.162100 1.674165 1.558148 -1.109937 -1.063285 -1.101711 -0.499965 -3.140435 -0.932879 2.692446 -2.811480 -0.458791 0.356217 4.142116 -4.727497 -1.755702 3.722094 -1.629037 0.241069 0.547868
wb_dma_ch_rf/always_11 1.023610 0.133018 -3.181534 0.682772 -3.092746 -1.307500 2.599746 0.752474 -0.934263 0.293053 2.213007 3.005579 0.555165 1.678164 1.496094 0.508557 0.876340 2.000507 -2.027260 3.664247
wb_dma_ch_rf/always_10 -0.076333 -1.171189 -0.465492 2.776271 -1.431976 -2.465263 0.445270 0.524920 -1.054330 0.878137 3.909859 2.950361 -0.570885 -0.304059 2.443965 0.828747 0.441361 1.722280 -2.180957 -0.625850
wb_dma_ch_rf/always_17 3.060949 3.922972 -1.935528 -0.646341 -2.595016 -0.343628 3.899808 -2.046919 0.638257 1.542747 -2.042049 -0.998214 0.908529 1.910676 2.500633 -1.537913 1.177944 -0.557694 -1.622848 0.900227
wb_dma_ch_rf/always_19 1.202790 1.386604 -0.711133 -2.473209 0.588173 -1.202070 -1.078701 -1.449234 2.234185 -0.123997 -1.483430 -1.536802 1.548073 -0.182239 -1.485343 -0.334916 -0.051535 -1.497262 -0.170563 1.061190
wb_dma_ch_rf/input_de_csr_we -1.012197 -1.972152 -1.674128 -1.261203 2.296816 2.129800 1.226000 2.732291 -2.823269 4.648845 -0.856844 2.621030 0.925074 2.897533 5.536211 1.848404 2.280923 2.172714 -2.231939 -1.533391
wb_dma_ch_sel/assign_147_req_p0 -0.259765 0.632925 -1.174580 2.975679 -1.343726 -0.523921 -2.234110 -0.528344 0.259078 1.296118 2.227294 -0.789958 1.429521 -1.464770 2.484844 2.021478 -1.303438 -0.975594 -2.008268 0.957020
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.341237 2.050973 1.516924 3.095578 -2.118753 1.701069 -1.667520 3.577778 -2.992344 1.504235 3.273446 1.372952 1.221668 -1.441827 1.183532 1.295835 0.327992 0.293918 0.600816 4.062595
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -0.059208 0.869496 -0.801869 0.443949 -0.970093 -0.845247 -0.605124 2.057579 -0.140789 -0.049321 1.435798 0.446506 0.652018 -0.929008 1.851853 0.521537 -0.522293 0.291562 -0.304231 1.561821
wb_dma_wb_if/wire_slv_dout 0.256123 7.588152 5.739326 1.313470 1.001746 1.023061 -5.433874 3.122371 -1.911677 1.179920 -2.403298 -1.915469 1.621606 -1.626197 0.853649 0.621760 2.201542 -4.854228 -2.019745 -3.813470
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 3.725618 3.124959 0.749058 -0.303843 0.858552 -3.766467 0.309999 -1.412754 2.561965 3.102548 -0.226630 -1.448354 -1.058008 0.057639 2.098596 0.760209 1.587905 -1.683415 0.321187 -0.133192
wb_dma/wire_pointer -0.964908 -3.186806 -2.678819 1.450103 0.941372 1.190140 2.855255 -2.662187 -2.122521 -0.537556 -2.522159 1.393829 -0.038656 0.862704 0.955642 -0.956339 0.194007 -0.406370 -0.957768 -3.553088
wb_dma_de/assign_75_mast1_dout/expr_1 -0.222249 0.468461 1.370239 -3.517915 1.659239 1.909676 0.678554 3.759013 -0.597887 2.719568 -2.117799 -0.678587 -0.638085 2.085399 2.915166 1.213145 1.063391 1.105072 1.074567 -1.745945
wb_dma/wire_ch3_csr -0.374846 2.430860 2.313929 -0.555567 2.469883 2.223174 -2.136810 -0.271989 1.717135 4.022875 -0.777330 -1.835798 2.574455 1.596867 -2.747170 1.751008 2.440506 -1.401174 -0.680716 -0.504035
wb_dma_ch_rf/assign_27_ptr_inv -0.318294 -1.518210 -3.417799 1.383802 -1.784651 2.173736 3.294515 -1.303709 -1.012068 -1.890623 -1.341254 -0.322190 -0.495428 0.955818 0.730045 -1.043694 -1.268178 1.094078 -0.221100 0.391244
wb_dma_de/reg_adr1_inc -0.118506 1.506996 0.665051 1.149329 -1.726614 0.536205 -0.172140 0.408866 -0.788082 -0.247819 -0.740033 -0.801373 -0.097575 -0.264009 -0.089323 1.049348 -0.544079 -2.242662 1.093491 0.432979
wb_dma_ch_sel/input_ch6_csr 0.037386 1.884651 2.262518 0.023526 1.077379 2.663632 -1.879796 -1.916067 -0.183653 2.593886 -1.955533 -0.716204 2.038047 2.259347 -3.603145 0.226175 2.702388 -1.417549 -1.638973 -0.184028
wb_dma_de/input_mast0_err -0.091994 -1.304214 -0.434490 2.832470 -1.289016 -2.310870 0.410590 0.412939 -1.051311 0.861453 3.983032 2.937392 -0.576383 -0.290119 2.367911 0.862197 0.408584 1.797112 -2.213431 -0.611710
wb_dma_de/assign_68_de_txsz/expr_1 2.424993 2.691145 -2.984889 -0.924977 -0.789374 1.035812 0.930909 -1.050777 1.865715 3.532671 0.034172 -2.151999 1.739400 1.604491 4.288436 0.155243 0.069862 1.181038 -1.975593 4.240396
wb_dma/wire_ch2_csr -0.354546 2.401983 2.112645 -0.716735 2.610550 2.130580 -2.265897 0.013118 1.799079 3.885778 -0.731682 -1.699566 2.707821 1.592106 -2.668392 1.778802 2.490968 -1.232733 -1.015394 -0.510314
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.624960 -1.256182 -0.581722 0.285613 -1.107232 -2.302818 2.509069 -0.339868 -0.244842 -0.054879 0.107256 1.429726 -1.418282 1.153669 1.321457 -0.355610 0.552796 0.523740 -0.440882 -2.887434
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -0.298159 -2.184623 -2.509599 0.757730 -0.502252 0.701605 1.359868 -0.329305 0.001933 -0.069323 0.556599 -0.063434 -0.582210 0.841488 1.891767 0.210789 -1.042655 1.755362 -0.508569 0.408751
wb_dma_rf/input_ndnr -0.053459 0.090006 -2.467761 2.042673 -1.572398 3.878496 3.067385 0.166595 -2.195264 1.824824 -0.418268 0.101466 0.081506 2.425593 4.111578 -0.069649 0.438002 2.428802 -2.231503 0.632832
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -0.300410 -2.130508 -2.445459 0.750769 -0.460301 0.678847 1.270811 -0.278678 0.034018 -0.049167 0.557964 -0.078868 -0.577652 0.826874 1.838303 0.202369 -1.023918 1.734495 -0.489527 0.418625
wb_dma_de/always_19/stmt_1 0.101487 -2.370034 1.824424 1.666348 1.483823 0.354367 0.848315 -1.798881 -1.180362 1.417184 3.089091 1.782813 -1.802283 -1.752971 -1.699988 -0.442172 0.956522 2.516120 2.671796 2.782224
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.669606 2.060327 -0.004347 -0.934956 0.195742 -2.117345 -1.456559 0.242438 1.638442 0.890698 -0.062290 -1.178099 1.877762 -1.161605 1.339359 0.379296 0.079837 -1.233039 -1.539338 -1.660661
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -0.939391 3.764100 -0.126912 -0.950771 0.320441 -1.965148 2.115546 4.531035 0.279666 0.059129 1.681219 1.596323 4.108470 -3.630334 0.784919 1.136348 2.566242 1.790208 -3.500873 -5.692421
wb_dma_ch_sel/assign_139_req_p0/expr_1 -0.258660 0.603370 -1.079363 3.046543 -1.220010 -0.381633 -2.205145 -0.802391 0.147965 1.366500 2.187272 -0.696717 1.434702 -1.349316 2.212317 1.935608 -1.108562 -0.938334 -2.094903 0.915463
wb_dma_de/assign_78_mast0_go/expr_1 1.258999 0.993893 0.812219 -1.652138 -1.227021 -2.631981 1.432620 0.079742 0.126500 -0.856442 -0.680701 1.426633 -0.685976 0.711149 -1.797541 -0.473739 1.106206 -1.074204 0.915695 -0.206152
wb_dma/assign_6_pt1_sel_i -0.719974 1.020096 2.019736 -3.707012 1.227566 3.036287 1.110434 6.110679 -1.947193 3.222861 -1.570522 -0.014326 -0.164265 2.059413 3.155283 0.291721 1.786338 2.329283 2.331836 -0.015247
wb_dma/wire_mast1_adr 0.197412 -2.351276 1.909338 1.605215 1.566883 0.286301 0.779994 -2.053612 -1.183324 1.466468 2.904510 1.803925 -1.831945 -1.645826 -1.769226 -0.556045 1.012382 2.350021 2.555158 2.598445
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.184713 0.906602 0.643457 -1.499743 -1.224653 -2.549390 1.457503 0.175002 0.165064 -0.847926 -0.475662 1.373775 -0.669525 0.643671 -1.527522 -0.397535 1.035325 -0.882109 0.827723 -0.164373
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -0.049645 -1.161958 -0.406929 2.772256 -1.311839 -2.385619 0.383622 0.382608 -1.054552 0.978377 3.882639 2.929818 -0.557523 -0.247449 2.388623 0.874682 0.500328 1.679348 -2.219742 -0.582248
wb_dma_wb_slv/input_wb_stb_i -1.311714 1.874207 0.988903 3.195034 -2.388392 -1.327044 -3.093477 4.200566 -0.823116 -0.149636 3.742084 -0.301132 0.321055 -3.621852 3.479981 2.827528 -2.432902 -1.417240 0.630328 1.312296
wb_dma_de/reg_adr1_cnt -0.380121 2.051140 -0.375965 2.338848 -2.189242 3.200966 4.122511 0.765304 -1.645432 -0.401205 -0.009450 -0.527091 0.379155 -1.099698 -1.589406 -0.125547 0.472424 0.402095 2.817409 2.410616
wb_dma_ch_sel/always_42/case_1/stmt_4 -0.499410 -3.390811 -0.696464 -1.061645 3.102118 1.422413 1.024769 -1.023858 -0.925580 3.021165 -2.090064 0.425462 -0.917872 2.382688 3.068677 0.613524 0.839054 0.597032 -0.267121 -3.338961
wb_dma_ch_sel/always_42/case_1/stmt_2 1.051345 -0.989149 0.431765 -1.536520 -0.097255 -0.578375 2.696705 0.438395 0.050666 1.861303 -1.144948 0.101098 -2.322222 2.894089 2.667956 0.163571 0.811507 1.143269 0.519686 -2.864640
wb_dma_ch_sel/always_42/case_1/stmt_3 -0.049560 -1.740362 -0.078678 -0.147868 1.135241 1.875767 1.161527 0.343197 -0.104331 2.603042 -0.776325 -1.276391 -1.620957 2.175975 4.024574 0.498474 -0.113263 1.875621 -0.227077 -2.701669
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.245831 0.692494 0.259263 -1.819754 3.139692 0.870017 -4.710381 2.611245 0.614702 2.565035 -0.947180 -0.470655 3.478977 1.173480 0.166969 -1.410203 2.057918 0.811885 -1.647631 1.643283
wb_dma_ch_rf/always_4/if_1/block_1/if_1 1.023524 0.789160 0.458774 -0.606804 2.852490 1.381063 -1.411563 -3.088551 0.670046 1.106861 -5.370150 -1.381467 0.725656 3.461917 -3.991500 -1.234744 2.834398 -2.942914 -0.692188 -0.758062
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -2.151326 4.230532 1.643764 2.731021 -1.809247 0.616428 -3.468929 6.446428 -1.102640 0.979721 3.273328 -1.544468 3.687403 -4.605610 2.326213 1.279803 -0.949882 -0.885827 1.444230 2.164984
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.191530 0.998842 0.733447 -1.536781 -1.225540 -2.540826 1.459762 0.120204 0.139661 -0.799965 -0.543334 1.444036 -0.618348 0.670200 -1.635547 -0.440194 1.117217 -0.956467 0.829948 -0.130510
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -1.217762 4.364890 0.756196 -1.404542 -0.021302 -1.038194 2.328541 6.406261 -1.059530 0.913156 1.748922 2.097113 4.553985 -3.288858 1.016822 0.170158 3.357260 2.478061 -2.141727 -4.087333
wb_dma_ch_sel/always_3/stmt_1/expr_1 -0.083409 -0.119164 -2.527582 2.117134 -1.589774 3.855736 3.184688 0.161925 -2.272141 1.795092 -0.396794 0.158815 -0.027008 2.418923 4.230702 -0.128236 0.401052 2.543791 -2.262982 0.353547
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.301788 -2.410969 -0.104281 2.350639 -0.791102 0.287409 -0.457541 -1.589593 -1.036791 0.038424 -0.314782 -0.011744 -1.206531 1.740933 1.722319 -1.707722 -0.396747 0.709361 -1.673602 -2.535704
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -0.374548 1.862511 -0.643379 0.984955 -1.631816 1.822627 0.475256 3.321396 -2.522898 1.778142 2.376077 2.281474 2.131467 0.405607 1.310460 -0.214064 1.764091 2.409566 -0.894436 4.867208
wb_dma/wire_txsz 2.990187 3.897648 -1.987379 -0.445111 -2.666085 -0.520294 3.931808 -1.711991 0.595906 1.584821 -1.787321 -0.951938 0.870440 1.773654 2.888848 -1.392942 1.141714 -0.466951 -1.672128 0.641836
wb_dma_de/always_14/stmt_1 0.003433 -1.164114 -0.401747 2.689055 -1.366183 -2.401162 0.386804 0.381875 -1.058999 0.938506 3.907762 2.951226 -0.554544 -0.280480 2.284752 0.899236 0.483874 1.685656 -2.176881 -0.444352
wb_dma_wb_slv/reg_rf_ack -1.265095 1.842452 1.102016 3.222882 -2.343123 -1.319564 -3.108348 3.989925 -0.776366 -0.134985 3.636708 -0.332652 0.330809 -3.582959 3.298399 2.773777 -2.390419 -1.489910 0.632848 1.247630
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 2.348588 2.960589 0.393692 1.743657 -0.985913 -1.490088 1.853083 -1.854616 2.384886 3.416651 2.496708 -1.773921 -0.239015 -1.181816 2.003754 1.636610 0.377042 -0.132646 0.323550 1.104450
wb_dma/wire_de_csr_we -0.996040 -2.003005 -1.695378 -1.452488 2.377352 2.135848 1.290060 2.817094 -2.815144 4.678339 -1.004374 2.617588 0.893271 2.972598 5.624334 1.904421 2.255631 2.149330 -2.168671 -1.582583
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.317737 1.981899 1.611993 3.225789 -2.008772 1.587610 -1.869537 3.478855 -2.913083 1.465122 3.397273 1.346517 1.234232 -1.595033 1.245024 1.299340 0.276014 0.281271 0.456596 3.933222
wb_dma_wb_slv/assign_1_rf_sel/expr_1 1.109617 1.287685 1.709792 1.677080 -1.860501 -2.222000 -4.345426 -0.424062 -1.218179 -0.514413 -0.680372 0.814884 -2.008980 -0.774694 1.931238 1.813228 -2.244217 -5.788023 1.754083 4.247331
wb_dma/wire_ch1_txsz 1.355774 1.184775 2.927277 -2.467422 0.417156 -1.296233 1.451477 0.794105 0.062339 1.925262 -1.856124 0.094289 -1.818133 2.123231 0.775439 -0.068454 1.878070 -0.672390 1.153089 -3.300773
wb_dma_rf/inst_u9 -0.148253 -1.320284 -0.439335 2.825918 -1.392944 -2.411098 0.427403 0.561383 -1.089843 0.822255 4.017585 2.935929 -0.618642 -0.373344 2.467757 0.897965 0.339847 1.778575 -2.173760 -0.638238
wb_dma_rf/inst_u8 -0.027686 -1.241586 -0.446014 2.793137 -1.349358 -2.579511 0.468269 0.446948 -1.001611 0.900128 4.009016 2.996393 -0.651991 -0.314031 2.417880 0.866581 0.405971 1.694992 -2.166631 -0.637696
wb_dma_rf/inst_u7 0.132371 1.791869 2.152524 -0.135848 1.225701 2.566116 -1.937979 -1.988894 -0.058346 2.817515 -2.069607 -0.787154 2.136914 2.424837 -3.600078 -0.117626 2.783337 -1.419010 -1.449668 0.127010
wb_dma_rf/inst_u6 0.013700 1.689425 2.106921 0.003262 1.022266 2.788680 -1.731964 -1.997537 -0.072024 2.789586 -1.889487 -0.830664 2.078303 2.428103 -3.541004 0.073792 2.658819 -1.176346 -1.536999 0.062219
wb_dma_rf/inst_u5 0.123426 1.857324 2.361330 0.329216 1.004703 2.960259 -1.929345 -2.399979 -0.230759 2.784338 -2.085590 -0.964253 1.958684 2.532231 -3.924695 -0.176309 2.753578 -1.456693 -1.456185 0.213021
wb_dma_rf/inst_u4 0.147731 1.982827 2.218375 -0.094550 1.112548 2.754785 -1.864660 -2.013755 -0.201321 2.865263 -2.142138 -0.684271 2.197123 2.524601 -3.606923 -0.027264 2.902634 -1.441237 -1.654555 0.102293
wb_dma_rf/inst_u3 0.145455 1.884936 2.203202 0.015274 0.924368 2.841759 -1.763726 -2.292512 -0.032149 2.781163 -2.083832 -1.064609 1.915142 2.482761 -3.655853 0.217872 2.584958 -1.531485 -1.425358 0.152328
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.763888 -0.082893 0.194622 2.800050 -0.164865 0.045328 -2.231726 0.645848 -0.865048 1.196597 4.041841 1.513201 0.899184 -1.519388 1.221390 1.241090 -0.067422 1.336944 -1.958789 2.235216
wb_dma_rf/inst_u1 0.125490 1.670620 2.286565 0.196268 1.071660 2.873291 -1.817858 -2.451274 -0.161131 2.822274 -2.071959 -0.848572 1.918815 2.623522 -3.766631 -0.064360 2.770880 -1.415295 -1.552395 -0.023354
wb_dma_rf/inst_u0 1.673157 3.051007 2.774276 -0.729691 1.447995 1.531628 -2.107147 -3.836436 -1.251572 2.082370 -3.270638 0.118363 1.638528 1.348281 -3.648312 -1.466857 3.055351 -3.321432 -0.743364 1.307244
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.805489 3.446858 -0.790483 -1.649161 -0.388379 1.339242 3.196219 3.043503 -2.011533 1.453297 0.391716 3.029758 2.840656 -0.199182 -0.499517 0.257977 3.952342 2.905165 -1.784229 2.447037
wb_dma_inc30r/assign_2_out 0.964888 1.561544 -1.985680 -0.179159 0.357977 2.026862 4.274655 -0.127950 0.407395 -0.960958 0.790062 0.962337 1.117603 -0.801406 -3.419694 -1.694801 1.797307 2.982370 1.130721 4.656753
wb_dma/wire_mast1_din -0.235816 0.392702 1.246569 -3.575940 1.673937 1.933474 0.753806 3.857755 -0.618951 2.787155 -2.083492 -0.589838 -0.645441 2.127772 3.133325 1.265418 1.100524 1.261971 0.987311 -1.793484
wb_dma_ch_sel/assign_2_pri0 -0.128803 -0.749347 -3.947975 2.261067 -1.896162 1.308185 1.198822 0.538110 -1.114147 1.134875 2.773066 1.657112 1.249786 1.062946 3.042101 0.955690 -0.143437 2.965340 -2.919616 3.935438
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.215802 2.122017 1.646570 3.206828 -2.063335 1.731443 -1.784214 3.307356 -2.988696 1.659054 3.217773 1.277157 1.283803 -1.412014 1.187448 1.290237 0.366290 0.111082 0.518346 4.093412
wb_dma_rf/input_de_adr0_we -0.878161 -1.361840 1.606918 1.221699 1.178590 -0.687135 -2.065199 -0.048865 0.254471 -0.153661 1.810513 -0.170439 -0.884392 -1.798612 0.058671 0.508485 -1.045279 0.075823 0.502195 -1.218578
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.425670 -2.556216 -0.061528 2.425667 -0.779002 0.385568 -0.474442 -1.567307 -1.101698 -0.054178 -0.309697 -0.006635 -1.187960 1.750157 1.673730 -1.757272 -0.453830 0.764629 -1.652133 -2.684442
wb_dma_wb_mast/always_1/if_1/stmt_1 0.301409 0.423821 2.407579 -0.862079 2.930476 1.178764 -2.928575 -1.951386 -1.644380 2.928507 -4.276139 0.385036 0.839075 1.577176 -2.024569 1.015207 2.949480 -3.725858 -0.300285 -0.054469
wb_dma_ch_sel/always_48/case_1/cond 0.687873 -1.263638 -0.552607 0.285185 -1.212548 -2.473348 2.629798 -0.263396 -0.276294 -0.081360 0.212510 1.560631 -1.448725 1.156503 1.336816 -0.327033 0.581963 0.515217 -0.449591 -2.980268
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.298280 2.066971 1.644716 3.153080 -2.027817 1.696913 -1.800747 3.403926 -2.996603 1.594509 3.247875 1.371091 1.210449 -1.462866 1.204359 1.314406 0.382595 0.222134 0.484172 4.011196
wb_dma_rf/input_wb_rf_we -0.980165 2.879147 4.262458 -2.472183 -1.713454 3.629822 -0.785363 -4.444529 -2.870608 0.941485 -1.542221 0.744650 3.203480 1.041390 -1.318734 -2.650302 0.698567 -3.172659 -2.517318 -0.722663
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.657169 -1.353545 -0.659487 0.275519 -1.162739 -2.379187 2.646122 -0.289249 -0.231450 -0.077699 0.194208 1.493020 -1.468304 1.230168 1.434073 -0.329734 0.493342 0.601173 -0.461769 -2.955887
wb_dma/assign_7_pt0_sel_i 1.899235 1.487582 1.545860 -1.194142 -0.993039 -1.020391 -0.475149 -2.573128 -0.929987 2.487422 -2.497150 -0.347827 0.292878 3.813363 -4.416699 -1.612914 3.490839 -1.322861 0.385277 0.601628
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -0.298292 -1.560878 -3.486113 1.440461 -1.807382 2.178521 3.383740 -1.339411 -0.967598 -1.913403 -1.329674 -0.313962 -0.517994 1.000054 0.800691 -1.029936 -1.258633 1.110615 -0.216835 0.357934
wb_dma_wb_mast/wire_mast_pt_out 1.304413 0.199803 1.340278 0.007859 0.551806 0.226836 -0.966927 -2.281580 -0.319214 1.395884 -2.754787 0.532119 -1.628206 2.515626 -0.107451 0.421959 0.631215 -3.037363 0.370809 1.552360
assert_wb_dma_ch_arb/input_state 0.076758 1.415919 -1.534396 1.565615 -1.586505 0.536560 -0.157374 1.180899 -1.125498 1.176507 2.431998 1.668075 1.828302 0.072299 1.502249 0.832049 0.801515 1.351028 -2.443884 3.565153
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -0.291754 -2.157137 -2.524837 0.763158 -0.499798 0.723993 1.308531 -0.329107 0.002202 -0.069860 0.587950 -0.068288 -0.559395 0.857956 1.860684 0.219729 -1.048558 1.725993 -0.490824 0.457655
wb_dma/wire_ch0_csr 0.751137 1.727989 0.401448 -0.513474 3.658106 -1.342423 -0.641283 -0.966889 0.816843 4.893236 -0.823196 0.605278 3.974805 -0.674268 -1.389256 -0.355972 3.796136 -2.033098 0.773159 1.003066
wb_dma_de/assign_69_de_adr0/expr_1 -0.861853 0.276481 4.081765 1.282652 2.291827 0.087149 -5.273757 -2.096917 -0.945411 -0.299474 1.646187 1.794014 1.810607 -1.573913 -4.117552 -2.630262 1.827197 0.581182 -3.633985 -0.849609
wb_dma_wb_slv/wire_pt_sel 3.255009 3.436777 5.774203 -4.404750 0.466201 1.905502 -2.401428 -1.333766 -3.396538 4.220641 -4.947866 1.351080 -1.142859 5.415993 -3.768587 -2.436502 5.012679 -2.150233 2.173001 4.862610
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 1.750299 -0.784255 -1.138462 -0.527563 2.585053 -5.184491 -0.788007 -2.022358 1.036254 1.252220 -0.362819 2.363909 0.345545 -0.438178 -1.046983 1.567144 2.253264 -2.450988 -0.589708 -0.915207
wb_dma_ch_sel/wire_de_start 3.590011 3.812062 0.771986 1.675316 0.200686 -2.716684 2.060356 -1.796413 3.070336 3.260768 0.998393 -2.309873 -1.368980 -1.384652 0.554638 2.419201 1.346363 -1.772821 2.216480 1.147146
wb_dma_wb_mast/assign_3_mast_drdy 0.009279 -0.367707 2.017791 1.381515 -1.241852 2.074380 -0.350767 -0.381665 -0.185400 3.574418 2.288253 -0.733839 -2.954261 3.331424 2.745921 4.613385 -0.244738 1.131852 -1.998874 -1.383224
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.151887 0.789439 -2.332790 -1.036554 0.166565 1.094329 -0.002938 -0.088380 1.041069 3.487934 0.046303 -1.096537 1.512551 2.051173 3.849634 0.935664 0.539758 1.648856 -2.680259 1.689043
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.775866 -0.033767 0.179822 2.678874 -0.204035 0.036181 -2.152983 0.755888 -0.859115 1.057629 3.933847 1.497075 0.890318 -1.533177 1.206232 1.226125 -0.117509 1.324610 -1.879701 2.226024
wb_dma_de/always_5/stmt_1 0.737446 0.504660 -3.466387 0.799449 -0.817425 -0.458726 -0.090418 -0.908195 0.716990 1.793499 1.443083 0.225468 2.522572 0.520167 2.699154 0.512511 0.296541 1.270365 -3.786234 1.766825
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.200563 0.905727 0.695531 -1.522617 -1.297923 -2.643273 1.529987 0.207803 0.125896 -0.852774 -0.445393 1.483211 -0.686253 0.657969 -1.572294 -0.368609 1.064088 -0.901121 0.841068 -0.187126
wb_dma_de/input_mast1_err -0.118880 -1.326904 -0.383604 2.808397 -1.266560 -2.385755 0.388723 0.489080 -1.034632 0.905155 3.929246 2.881637 -0.594929 -0.336742 2.473016 0.866610 0.381894 1.759955 -2.165920 -0.714113
wb_dma_de/reg_mast0_adr -0.522785 2.141825 2.043156 1.850376 -2.527004 3.545262 -1.062952 -1.099028 -0.259574 1.313873 -0.676313 -3.021407 -1.412684 1.836217 -0.416920 4.801727 -1.327730 -3.004412 -0.258229 -0.509583
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -0.976972 -3.208099 1.372155 1.048021 2.279778 1.259265 -0.849262 0.303129 0.146499 2.423405 1.117231 -1.446973 -2.519287 0.381680 4.058231 1.045385 -1.229203 1.988570 0.302757 -3.766244
wb_dma_ch_rf/assign_15_ch_am0_we -1.406823 -0.147328 0.471177 -2.708689 0.543372 -0.198148 -0.321031 1.986197 0.871287 0.566036 1.587667 0.859959 1.360639 -0.323732 -0.843511 1.943169 -0.055248 1.403605 -1.045342 -0.672509
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -0.531191 -2.245035 -1.323836 1.817433 0.077156 0.167275 1.178105 -0.415618 -0.380626 0.744244 0.716251 0.117508 -0.807104 0.513978 2.982035 0.121441 -0.567917 1.477449 -1.283113 -2.752177
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -0.286327 -2.110734 -2.446717 0.718220 -0.468795 0.705210 1.290584 -0.306289 0.006332 -0.057225 0.551992 -0.037872 -0.565049 0.817541 1.809447 0.182000 -1.046144 1.717711 -0.478148 0.433155
wb_dma_rf/inst_u2 -0.661436 1.774643 2.659172 -0.302014 0.890353 3.649267 -2.007219 -2.629753 -0.266751 2.709619 -2.619318 -0.997321 2.719669 3.223160 -4.016968 -0.290544 2.634195 -2.357807 -1.818257 -0.420657
wb_dma_ch_rf/wire_ch_adr1_dewe -0.158619 1.399132 0.597174 1.076887 -1.672104 0.469045 -0.209068 0.491422 -0.721246 -0.236409 -0.632759 -0.725989 -0.067196 -0.329695 -0.090582 1.033176 -0.566483 -2.057807 1.008979 0.422801
wb_dma_ch_rf/always_17/if_1 3.078615 4.011878 -1.922005 -0.534086 -2.679667 -0.333148 4.019314 -1.929184 0.569957 1.694607 -1.953276 -0.994332 0.867183 1.899696 2.712738 -1.475845 1.206900 -0.531453 -1.618711 0.699014
wb_dma_de/assign_71_de_csr -0.476657 -3.373520 -0.702644 -1.046707 3.066330 1.446694 0.946517 -0.972562 -0.909328 3.046824 -2.055646 0.363583 -0.930049 2.412023 3.095448 0.619313 0.772832 0.636972 -0.239341 -3.271951
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 1.200263 1.030140 0.763061 -1.551808 -1.223321 -2.566668 1.396582 0.138625 0.134067 -0.789546 -0.529776 1.440663 -0.646332 0.659180 -1.658668 -0.424353 1.082369 -0.986668 0.860858 -0.181665
wb_dma_ch_sel/always_42/case_1 -0.064065 0.084083 0.544533 -3.259609 3.716695 -1.312853 -3.741996 2.303818 -0.060471 2.583466 -1.869306 2.025648 3.560742 1.682541 -1.380507 -1.181006 3.534225 -0.746672 -0.950269 0.544578
wb_dma_ch_sel/always_1/stmt_1/expr_1 -0.290000 -2.417557 1.353999 1.137368 3.617465 0.271395 -0.343726 -2.099798 -0.277454 3.577623 -0.301825 -0.618024 -1.507971 -0.174947 4.203501 0.112137 -0.065448 -0.236468 0.181295 -4.570792
wb_dma_ch_sel/always_6/stmt_1 0.218649 -0.916677 1.849977 2.190591 1.606565 0.638897 -0.131389 -0.947847 0.675637 3.203713 1.203526 -2.380717 -2.362102 -0.423152 5.378456 0.075340 -1.178213 1.051522 0.201585 -3.941813
wb_dma_ch_rf/reg_ch_chk_sz_r 1.888736 1.299834 -2.781195 -0.659668 -1.964982 -2.951154 1.406073 -0.792296 0.892800 0.927036 0.895534 1.595559 1.810092 1.217117 1.162081 0.147935 1.300888 0.364580 -2.916877 1.485019
wb_dma_ch_sel/always_3/stmt_1 0.012724 0.143028 -2.348558 1.948563 -1.517165 3.801949 2.931286 0.109108 -2.200814 1.760112 -0.473459 0.151391 0.167659 2.353217 3.972128 -0.147200 0.508641 2.346014 -2.272947 0.616508
wb_dma/wire_pointer2_s -0.529656 0.266524 1.220938 -0.658769 0.238331 1.604108 -0.908947 -1.779470 -0.392917 0.165679 -2.389329 -0.551455 0.867861 1.805527 -1.858794 -1.078284 0.559139 -2.206454 -0.243991 -0.401889
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.656174 -1.220979 -0.623975 0.235994 -1.153735 -2.348559 2.548219 -0.236275 -0.222891 -0.093891 0.166138 1.475264 -1.392780 1.123902 1.320710 -0.285631 0.468174 0.526658 -0.423116 -2.777531
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 2.250978 0.307378 2.336412 -1.025490 1.272786 -0.165787 -1.132174 -2.547383 -0.094645 0.575622 -2.880808 1.115910 -3.093221 1.885590 -2.368824 0.530634 0.813954 -3.057419 2.366658 3.832739
wb_dma_ch_rf/input_de_txsz 1.357494 0.841932 -3.378491 -1.991413 -0.302390 1.616940 0.199387 0.099360 1.345855 2.849785 -0.058851 -1.211657 1.714867 2.369051 2.946714 1.058814 0.093302 1.933619 -1.930849 4.564353
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.364913 -2.516512 -0.238005 2.464615 -0.870895 0.282716 -0.431884 -1.548719 -1.048946 -0.015602 -0.255255 -0.015421 -1.233674 1.738909 1.798749 -1.677074 -0.483314 0.795299 -1.691762 -2.515985
wb_dma_wb_if/input_pt_sel_i 1.536031 2.238995 2.957987 -2.864118 0.017976 0.663155 -0.708880 -0.338773 -1.984922 4.208650 -3.830782 -0.730362 0.792834 4.670296 -3.296749 -2.227306 4.546422 -0.704820 1.265919 0.489250
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.784438 -0.024328 0.151907 2.727675 -0.219246 -0.085901 -2.196504 0.775666 -0.825538 1.160582 4.029537 1.495190 0.845075 -1.565805 1.373065 1.311125 -0.133282 1.293441 -1.899076 2.184920
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -0.514951 -2.282376 -1.350021 1.819149 0.055518 0.120114 1.214965 -0.377504 -0.368685 0.777711 0.757034 0.096895 -0.859068 0.550268 3.077839 0.157031 -0.575477 1.530309 -1.299341 -2.808740
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -0.315720 -1.006345 1.117393 0.463621 0.138235 4.759921 0.414062 -1.309129 0.416762 3.900719 -0.875999 -3.487720 -2.861524 4.316425 3.493621 4.019124 -0.892144 0.903618 -1.435301 -3.360682
wb_dma/wire_mast0_go 1.218515 0.895078 0.597531 -1.535822 -1.240240 -2.629094 1.566719 0.148460 0.155887 -0.850725 -0.499679 1.471045 -0.710858 0.689048 -1.507148 -0.395366 1.021770 -0.868427 0.873446 -0.231079
wb_dma_ch_rf/always_1/stmt_1 0.320191 -0.087043 0.828402 -1.314007 1.777590 -1.966926 -3.154742 -1.431853 2.553148 -0.250019 0.323509 -1.657238 0.622152 -1.981169 -1.394579 0.206293 -1.101392 -1.386829 0.383105 -0.230533
wb_dma_ch_rf/always_10/if_1 0.010842 -1.072307 -0.289107 2.681349 -1.316586 -2.448925 0.363721 0.420649 -1.018266 1.056340 3.871327 2.921395 -0.546001 -0.259594 2.360454 0.905200 0.545008 1.651306 -2.164666 -0.618117
wb_dma_ch_sel/assign_165_req_p1 1.174507 0.924020 0.673837 -1.529686 -1.234960 -2.593899 1.462307 0.159218 0.147217 -0.829578 -0.521042 1.416133 -0.681649 0.659387 -1.589516 -0.426419 1.082550 -0.923917 0.832546 -0.210402
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.890214 1.321974 -2.843036 -0.723647 -2.036598 -3.196563 1.397059 -0.628062 0.966309 0.859988 0.977727 1.567834 1.720785 1.091379 1.275647 0.179831 1.161703 0.348609 -2.853172 1.402514
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.178484 -1.802828 -1.370885 -1.115988 0.579050 2.372367 1.387226 0.278955 0.254376 1.843348 -0.937547 -1.393568 -1.457039 2.537390 2.961327 0.575104 -0.609977 2.137924 0.478451 0.359301
wb_dma_de/always_23/block_1/case_1/block_8/if_3 0.151793 -1.138231 1.703025 2.126473 1.612698 0.568305 -0.088283 -0.803213 0.635752 3.104616 1.210014 -2.317677 -2.374841 -0.398874 5.401523 0.051593 -1.193689 1.143801 0.166837 -3.986998
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -0.058905 -1.884361 -0.271877 -0.093962 1.068263 1.894243 1.279584 0.226631 -0.135457 2.593878 -0.762305 -1.266169 -1.637847 2.227422 4.076150 0.471913 -0.145539 1.945395 -0.292977 -2.630534
wb_dma_ch_sel/always_2/stmt_1 -0.163708 -0.785756 -3.882739 2.272069 -1.847684 1.305119 1.198439 0.458667 -1.110277 1.183264 2.741745 1.644461 1.192171 1.108694 2.972305 0.904683 -0.039419 2.967824 -2.948925 3.798188
wb_dma_ch_sel/assign_115_valid -0.155885 -0.834238 -1.827307 1.968859 0.358217 -1.113199 -2.148437 -0.865696 0.998957 1.557462 3.195602 0.042802 1.576341 -1.296841 2.736816 1.064184 -0.773349 1.277985 -3.129480 0.571087
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 2.178891 -0.500329 -3.089365 -5.501330 3.261986 -2.061633 2.723009 -1.652360 0.076271 1.024192 -1.138143 5.091892 2.030670 1.066305 -1.673082 0.497513 4.098616 2.245699 -3.623181 1.315693
wb_dma/wire_de_txsz 2.418968 2.835954 -2.770240 -0.978583 -0.726062 1.084951 0.728464 -1.095775 1.881629 3.535417 -0.042637 -2.207934 1.806630 1.556901 4.042834 0.131653 0.092213 0.990468 -1.972172 4.300523
wb_dma_wb_slv/input_slv_pt_in 1.281497 0.054153 1.315190 -0.123594 0.575323 0.262429 -0.947967 -2.350976 -0.278150 1.205312 -2.863439 0.538682 -1.724218 2.611988 -0.424966 0.326363 0.612726 -3.047663 0.583323 1.823037
assert_wb_dma_ch_sel/input_ch0_csr -0.278418 -2.145252 -2.429683 0.772613 -0.499874 0.661311 1.294947 -0.268772 0.025324 -0.061439 0.565926 -0.039721 -0.559451 0.807678 1.849343 0.211430 -1.053632 1.712386 -0.512741 0.415907
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.681534 0.928963 1.541868 1.537892 -0.545337 4.035057 1.039421 -2.455648 0.801555 4.271308 -0.711245 -4.189661 -2.736043 3.395612 4.427946 2.975101 -0.933818 0.012358 -1.522745 -3.409883
wb_dma_ch_sel/assign_149_req_p0 -0.277441 0.466737 -1.213101 3.137630 -1.325141 -0.437400 -2.101130 -0.709217 0.179473 1.404869 2.314584 -0.757959 1.415306 -1.358811 2.553854 2.054028 -1.239917 -0.854451 -2.123538 0.908062
wb_dma_de/wire_adr0_cnt_next -0.789412 -0.068170 2.591661 0.451707 1.520161 2.135336 -0.020892 -2.907505 0.574459 1.012827 1.601924 0.736714 1.451662 0.025733 -6.315499 -1.548606 2.198573 2.169259 -0.809911 1.364689
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.022356 3.044017 0.750608 -0.435248 2.527215 1.459173 1.878615 -0.152114 -0.597787 2.435716 -0.360472 1.054293 0.581900 -0.807737 -1.830194 3.972890 3.527029 -0.253602 -0.997370 -0.524038
wb_dma_ch_rf/always_23/if_1/block_1 -0.181612 2.085362 -0.366304 1.759213 -2.970054 1.893646 1.803612 -0.564227 -1.722036 -2.005086 -2.502295 -1.020006 0.032522 -0.162617 -1.063981 -0.145104 -0.746982 -2.741719 1.245851 0.315136
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.375409 -2.403259 -0.038576 2.409802 -0.795163 0.283235 -0.501279 -1.543048 -1.067082 0.012003 -0.250836 0.008171 -1.145586 1.650165 1.646435 -1.685642 -0.394353 0.694605 -1.668654 -2.560864
wb_dma_rf/wire_ch0_txsz 2.097547 3.277752 -1.045674 -0.339211 -1.863694 0.290184 0.619305 -2.915153 1.400247 2.652323 -2.596465 -3.699923 1.254198 2.106334 4.258737 -1.567950 -0.497932 -2.179028 -1.828959 -0.051906
wb_dma_ch_sel/assign_134_req_p0/expr_1 -0.737397 1.092989 -0.466042 3.780490 -3.601076 2.012805 -1.159656 0.074906 -2.680655 -0.615113 -0.020517 -0.467496 1.453389 0.024428 0.805992 -1.713428 -0.709367 -0.800650 -0.852459 2.069207
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -0.785580 -3.168880 0.224130 2.900835 2.740404 -1.461738 -0.542368 -2.725234 -0.466306 1.627818 1.073111 0.694529 -0.857740 -1.798986 3.154557 -0.152652 -0.590086 -0.667570 -0.662491 -4.696430
wb_dma_de/always_6/if_1/if_1 3.111681 3.913354 -2.181266 -0.530317 -2.666715 -0.489593 4.029493 -1.964751 0.745118 1.561861 -1.798422 -1.030429 0.925089 1.852241 2.843471 -1.386683 1.088341 -0.470280 -1.765625 0.750762
wb_dma_ch_sel/assign_128_req_p0 0.292974 2.520453 -2.996845 0.591636 -3.242925 1.755677 0.341510 2.004630 -1.036671 1.276912 0.918283 -0.023889 3.013430 0.577763 1.573111 0.809120 0.094275 0.467548 -0.554811 6.558769
wb_dma_de/assign_77_read_hold/expr_1 1.182797 0.928782 0.701243 -1.582436 -1.182371 -2.517701 1.396222 0.109472 0.138263 -0.801090 -0.575758 1.348832 -0.664821 0.656694 -1.636629 -0.439821 1.047685 -0.967409 0.866225 -0.200983
wb_dma_de/wire_de_adr0 -0.829260 0.266146 4.015847 1.239822 2.300660 -0.024057 -5.309135 -1.965814 -1.005761 -0.389362 1.695100 1.987489 1.844209 -1.602844 -4.022990 -2.710517 1.878097 0.636771 -3.653867 -0.769495
wb_dma_de/wire_de_adr1 0.011115 0.587260 -0.981198 0.617575 -1.217425 1.441979 2.031770 -1.082590 -0.977017 -1.780113 -1.877913 -0.278021 0.057024 0.116014 -1.053488 -1.199106 -0.180750 -0.614764 0.177227 -0.185059
wb_dma_wb_mast/always_4 1.241497 1.040464 0.731091 -1.601509 -1.233516 -2.666880 1.458954 0.148273 0.119287 -0.851370 -0.545446 1.443936 -0.656210 0.686055 -1.726549 -0.453892 1.107378 -0.990803 0.861187 -0.133878
wb_dma_wb_mast/always_1 0.289835 0.508736 2.358012 -0.872593 2.869873 1.178612 -2.928585 -1.906384 -1.613021 2.862574 -4.229806 0.331932 0.950458 1.534828 -2.048460 0.957703 2.912037 -3.694650 -0.345873 0.013211
wb_dma_rf/wire_ch3_csr -0.396605 2.614577 2.290477 -0.543033 2.585658 2.177954 -2.135280 -0.076291 1.836411 3.939278 -0.604723 -1.883489 2.717865 1.275352 -2.684737 1.815490 2.444525 -1.323923 -0.782658 -0.568966
wb_dma_ch_rf/reg_ptr_valid -0.941572 -3.092233 -2.655066 1.413690 0.908561 1.151174 2.805214 -2.714447 -2.106753 -0.590200 -2.538036 1.431898 -0.002585 0.807410 0.868571 -0.944024 0.221393 -0.547228 -0.955627 -3.420762
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.642984 -1.317147 -0.656539 0.233289 -1.183008 -2.400813 2.626729 -0.248260 -0.254079 -0.128789 0.177427 1.505539 -1.497681 1.195041 1.380250 -0.339117 0.506898 0.575740 -0.417353 -2.903466
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.303419 1.992831 1.460155 3.124361 -2.139297 1.708834 -1.701461 3.490643 -2.966948 1.420214 3.220499 1.351343 1.271845 -1.420540 1.143699 1.236426 0.280846 0.272168 0.506545 4.152391
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -1.289046 2.093606 1.480249 3.167503 -2.219485 1.592048 -1.667740 3.630822 -2.939801 1.481680 3.346630 1.297030 1.299373 -1.543587 1.352296 1.330782 0.242476 0.276481 0.538368 4.144980
wb_dma_ch_sel/always_9/stmt_1 -0.546820 -2.321020 -1.451597 1.781113 0.013316 0.140385 1.227057 -0.351126 -0.356131 0.674715 0.749242 0.100343 -0.831106 0.551027 3.093433 0.119517 -0.612041 1.588889 -1.265005 -2.670591
wb_dma_rf/assign_6_csr_we/expr_1 0.439717 -1.220090 -1.669838 -0.278613 0.070876 -4.951695 -2.294870 -2.989145 -0.762267 -0.190987 0.218196 3.214477 2.209326 -0.909330 1.745575 -0.636231 0.078492 -3.420156 -3.051121 -1.296682
wb_dma_ch_sel/assign_154_req_p0 -0.320233 0.327318 -1.289265 3.107713 -1.212496 -0.488729 -2.180476 -0.666537 0.291072 1.399493 2.399408 -0.780167 1.385491 -1.410680 2.533714 2.041955 -1.298846 -0.745882 -2.151725 0.814918
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 1.081033 1.286316 -3.146427 -2.566355 -0.663281 0.027030 -0.552465 2.729255 2.102805 2.015636 0.397609 -2.204404 1.342396 0.693955 5.045413 1.544179 -1.528067 1.419994 -0.557504 3.471971
wb_dma/wire_ch5_csr 0.123898 1.856053 2.239345 0.163317 0.917814 2.851688 -1.769813 -2.229919 -0.064751 2.730752 -1.992986 -1.022794 1.824381 2.484877 -3.528013 0.173822 2.561437 -1.467512 -1.543412 0.048375
wb_dma_ch_pri_enc/wire_pri10_out 0.614340 -1.415732 -0.814692 0.339346 -1.213981 -2.387356 2.672158 -0.204676 -0.200728 -0.130978 0.332588 1.507424 -1.430738 1.155568 1.494218 -0.265860 0.404718 0.715864 -0.488460 -2.803944
wb_dma_ch_rf/assign_20_ch_done_we 1.467052 0.338557 -0.152432 -1.434341 0.193313 -1.954317 -0.498228 -0.054907 1.393692 2.705948 1.227558 0.084496 0.000788 1.119379 2.364921 1.060151 0.651884 0.869956 -1.311416 0.367547
wb_dma_wb_mast/input_wb_ack_i 1.801989 2.042410 3.172314 -0.283094 0.811056 1.134313 -2.001276 -3.600806 -1.148636 3.462802 -4.825541 0.711258 -1.584175 4.500821 -1.311349 3.205572 2.572559 -6.028769 -1.078647 1.224094
wb_dma_ch_rf/always_17/if_1/block_1/if_1 3.102245 4.016567 -1.887994 -0.679624 -2.580382 -0.418822 3.777088 -1.946815 0.679702 1.553698 -1.998897 -1.007179 0.922840 1.835330 2.547796 -1.490257 1.191327 -0.607373 -1.609896 0.904114
wb_dma_rf/input_dma_rest -0.516866 -1.896953 -0.563916 -0.950088 2.239655 -0.396787 -0.229163 -1.351433 -0.874767 0.529557 -1.408096 1.733884 0.647708 0.258696 -0.904882 0.175352 0.944329 -1.248583 0.018238 -0.983051
wb_dma_ch_sel/always_5/stmt_1 3.746854 2.533751 0.309444 0.587484 1.779457 -3.439943 1.968956 -2.089552 3.816504 3.307006 1.642776 -1.687073 -1.359073 -1.284881 0.821524 1.416136 1.712733 0.077592 1.266170 0.581283
wb_dma_ch_sel/always_40/case_1 -1.021010 -3.348670 -2.649033 1.532880 0.993552 1.179768 2.931805 -2.749266 -2.273165 -0.582641 -2.556153 1.571702 -0.069365 0.870129 0.967263 -1.000978 0.263287 -0.455178 -0.974021 -3.778254
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.028940 0.619670 -1.017476 0.682996 -1.272203 1.499637 2.100663 -1.037117 -1.003674 -1.846766 -1.927220 -0.295115 0.083468 0.138937 -1.064194 -1.267247 -0.213863 -0.621514 0.210844 -0.139980
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.806938 -0.067812 0.142771 2.800129 -0.223043 -0.012972 -2.235249 0.799918 -0.841880 1.058993 4.070968 1.485515 0.853878 -1.605577 1.315810 1.261114 -0.156680 1.400828 -1.902757 2.232320
wb_dma/wire_de_csr -0.542399 -3.601460 -0.825781 -1.028006 3.204325 1.440274 1.104403 -1.053110 -0.999159 3.125396 -2.133516 0.488785 -0.980195 2.462715 3.176393 0.655475 0.862702 0.651048 -0.285048 -3.455492
wb_dma_de/always_23/block_1/case_1/block_1/if_1 1.172414 2.910796 0.689135 -0.548042 2.614053 1.320704 1.634382 -0.324268 -0.562412 2.404868 -0.574476 1.035326 0.498945 -0.739978 -1.807431 3.973890 3.523711 -0.358663 -1.091157 -0.456358
wb_dma_ch_sel/always_37/if_1/if_1 0.841798 1.075241 1.746516 -0.581801 1.273039 -0.961342 -0.060212 -4.887877 -1.149272 1.211159 0.814976 2.719192 2.957210 -1.961562 -2.219967 -4.967865 2.159401 -0.102324 -1.303611 1.687188
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.177209 0.925975 0.657344 -1.556370 -1.246521 -2.586711 1.489420 0.178657 0.128684 -0.849088 -0.497761 1.433960 -0.665821 0.659439 -1.557400 -0.399177 1.072411 -0.892841 0.854509 -0.188744
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -0.564956 -2.306516 -1.444112 1.845728 0.035678 0.144816 1.242557 -0.342301 -0.374167 0.711887 0.786852 0.095695 -0.832271 0.534142 3.117068 0.140791 -0.599371 1.544081 -1.287996 -2.805106
wb_dma_de/always_23/block_1/case_1/block_9/if_2 0.212573 -0.898842 1.821926 2.137268 1.580765 0.549954 -0.096877 -0.836787 0.652240 3.146466 1.138656 -2.324052 -2.330285 -0.460107 5.370489 0.047975 -1.092905 1.007969 0.166926 -3.872296
wb_dma_ch_rf/always_10/if_1/if_1 -0.075460 -1.361918 -0.496243 2.902686 -1.396810 -2.551308 0.425484 0.622950 -0.987113 0.929818 4.152890 2.920209 -0.658679 -0.395199 2.761307 0.999745 0.306894 1.840248 -2.184851 -0.687055
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.619370 -1.293990 -0.605270 0.281278 -1.131825 -2.430074 2.615369 -0.247971 -0.247783 -0.107372 0.204395 1.494339 -1.491299 1.184737 1.361480 -0.299473 0.540916 0.560681 -0.420674 -2.973879
wb_dma_ch_sel/input_ch3_adr0 1.153369 -1.669404 1.556334 0.724514 -0.891630 -0.007867 -1.299823 -4.414501 -2.269373 -0.597167 -1.970988 1.499062 -1.619436 2.119205 -2.503645 -2.894556 0.940366 -1.240809 -0.203665 1.490172
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -0.339082 -2.788952 1.207336 1.227966 3.714058 0.123668 -0.369800 -2.140155 -0.278957 3.521743 -0.149944 -0.456686 -1.594862 -0.232667 4.340010 0.109911 -0.179416 -0.138703 0.149641 -4.614913
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -0.529075 -2.272094 -1.358546 1.788667 0.058902 0.178359 1.189860 -0.405972 -0.376349 0.719802 0.716774 0.091076 -0.835487 0.528252 3.006821 0.102230 -0.549762 1.537199 -1.279397 -2.793494
wb_dma_de/wire_de_txsz 2.417925 2.772134 -2.792984 -1.008766 -0.682004 1.227498 0.835193 -1.172304 1.856017 3.595392 -0.153695 -2.290661 1.687237 1.667079 4.079409 0.150882 0.106772 1.018176 -1.881646 4.187295
wb_dma_rf/input_de_adr1 -0.025007 0.485512 -1.034465 0.650860 -1.212537 1.467129 2.124937 -1.080689 -0.971577 -1.845180 -1.890616 -0.285337 0.027968 0.166117 -0.973467 -1.218406 -0.226445 -0.610094 0.217392 -0.194492
wb_dma_rf/input_de_adr0 0.693203 -0.492018 3.517763 -1.145499 2.238357 -1.825780 -5.283239 -3.689133 0.174552 -0.874472 1.054882 2.341638 0.369236 -0.527204 -4.451667 -2.419432 1.334973 0.038453 -3.355969 0.600243
wb_dma_de/always_2/if_1 -0.420885 -0.065967 3.313099 1.955513 2.855278 0.370878 -3.029026 -3.124294 0.337627 0.428131 3.127080 1.553599 1.421107 -2.275365 -4.935410 -1.796017 2.186252 2.139139 -2.826890 0.031311
wb_dma_ch_sel/assign_102_valid -0.094530 -0.939126 -1.895071 1.824684 0.430538 -1.131664 -2.015793 -1.027205 1.096569 1.549838 2.976593 -0.001711 1.538247 -1.158260 2.564855 0.955924 -0.716968 1.250433 -3.106889 0.574312
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.759312 2.497775 5.205904 -0.639207 -0.339197 4.783269 0.245353 -1.762006 -3.908589 2.031059 1.229268 2.458059 1.094353 -0.109806 -1.470126 -0.949234 2.040553 0.794928 -1.607637 0.459781
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.455167 -2.464177 -0.018847 2.471265 -0.713843 0.459943 -0.485461 -1.654442 -1.191517 0.011303 -0.345701 0.010223 -1.181661 1.663444 1.605918 -1.716215 -0.389438 0.663799 -1.649391 -2.660229
wb_dma_wb_mast/assign_4_mast_err -0.103007 -1.355385 -0.354854 2.925555 -1.296064 -2.500199 0.369375 0.472752 -1.041225 0.995768 4.139125 2.999318 -0.642967 -0.390945 2.557620 0.929346 0.394071 1.814159 -2.216478 -0.768683
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -0.880259 -3.154827 1.330070 1.079812 2.236559 1.149167 -0.754205 0.211045 0.156520 2.553206 1.054916 -1.389745 -2.518747 0.447988 4.162020 1.030839 -1.107835 1.980454 0.246899 -3.850978
wb_dma_ch_rf/always_2/if_1 -0.955380 -3.064699 -2.622782 1.379788 1.000872 1.217639 2.774936 -2.845258 -2.214686 -0.598613 -2.683996 1.535199 0.070647 0.816339 0.710048 -1.035108 0.335576 -0.703025 -0.939392 -3.409993
wb_dma/input_wb1_err_i -0.110824 -1.198038 -0.263972 2.722723 -1.334497 -2.536889 0.353493 0.551878 -1.039676 0.779331 3.936497 2.939864 -0.611899 -0.418219 2.305569 0.809543 0.401131 1.660464 -2.092835 -0.670668
wb_dma_ch_sel/assign_133_req_p0/expr_1 -0.752959 1.078752 -0.140576 3.783513 -3.343034 2.133608 -1.378837 -0.385469 -2.813370 -0.482061 -0.177076 -0.400885 1.456853 0.129193 0.447581 -1.812234 -0.484858 -1.001285 -0.995972 1.910662
wb_dma_ch_sel/assign_136_req_p0/expr_1 -0.358543 0.399367 -1.193644 2.996881 -1.215405 -0.528401 -2.286499 -0.632158 0.367349 1.157110 2.296505 -0.807870 1.373366 -1.487246 2.326649 1.993837 -1.353231 -0.843798 -2.002001 0.879095
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.804302 -0.059962 0.023806 2.752790 -0.289748 -0.092446 -2.157028 0.951220 -0.847990 1.079496 4.085301 1.484288 0.865907 -1.572128 1.462809 1.294768 -0.231720 1.371814 -1.916986 2.231748
wb_dma_ch_sel/assign_121_valid -0.141609 -0.885764 -1.702800 1.980569 0.461006 -1.011136 -2.103335 -1.086894 0.958808 1.634066 3.022926 0.019016 1.523752 -1.139400 2.525998 0.984353 -0.661246 1.241362 -3.131144 0.485760
wb_dma_ch_sel/assign_4_pri1 0.911370 -1.216483 -1.766385 -0.773383 -1.705918 -1.918846 2.733777 -0.122853 0.148303 -0.914186 0.050501 1.383493 -1.212276 1.507763 0.217143 -0.205327 0.018658 0.792898 0.380157 0.254420
wb_dma_de/always_2/if_1/cond -0.612471 -1.857449 0.979675 2.194323 2.114815 -0.343054 -0.077869 -1.244787 1.645304 0.663422 3.755136 -0.414407 -1.154111 -2.869020 -1.053365 1.301869 -0.642835 1.931257 1.170103 -0.375237
wb_dma_ch_rf/reg_ch_csr_r 0.370128 1.628221 3.589875 0.183079 1.486125 1.993355 1.580012 -2.180311 -1.614390 2.757704 0.335629 1.598543 -0.700959 -0.032753 -3.606006 1.683577 2.964635 0.041689 0.476159 0.223677
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.638724 -1.400711 -0.690871 0.290730 -1.185555 -2.359622 2.628883 -0.238705 -0.229353 -0.119242 0.196960 1.494133 -1.480360 1.198283 1.452799 -0.273625 0.462019 0.599403 -0.418267 -2.872502
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.272706 2.027292 1.526105 3.043124 -2.042202 1.649355 -1.728428 3.558893 -2.918193 1.543190 3.280445 1.382938 1.296214 -1.422608 1.279428 1.268155 0.342959 0.328746 0.445703 4.047876
wb_dma_wb_if/wire_slv_we -1.290078 2.670520 4.448758 -1.782609 -1.798213 3.785472 -0.249615 -3.521403 -3.513650 0.515178 -1.183831 1.504362 2.484950 1.088457 -1.193638 -2.601674 0.847410 -2.766473 -2.249969 -0.838577
wb_dma_de/assign_70_de_adr1 0.012766 0.623131 -0.920324 0.602522 -1.249442 1.459473 2.032019 -1.031992 -0.965702 -1.739185 -1.875776 -0.250237 0.083504 0.168049 -1.048525 -1.218088 -0.161466 -0.618626 0.258090 -0.080263
wb_dma_ch_sel/always_38/case_1/stmt_4 -0.080380 -1.845099 -0.206764 -0.098086 1.113381 1.853572 1.243554 0.326700 -0.093963 2.614408 -0.709182 -1.241069 -1.665599 2.160927 4.130781 0.528517 -0.153273 1.947066 -0.289140 -2.714695
wb_dma_ch_sel/reg_ch_sel_r 0.890206 1.022822 1.868805 -0.702015 1.491856 -1.082100 -0.132249 -4.810016 -1.030417 1.230344 0.769596 2.683722 2.818622 -2.032185 -2.401675 -4.795695 2.211594 -0.067549 -1.139561 1.635568
wb_dma_ch_sel/always_38/case_1/stmt_1 2.487164 2.998849 0.159018 2.876454 1.333923 -0.446684 0.594949 -2.087313 2.913295 3.900272 1.213492 -3.626901 -0.638874 -1.925079 1.957291 2.669606 0.365035 -1.136692 1.311024 1.092959
wb_dma_ch_sel/always_38/case_1/stmt_3 -0.019924 -1.829198 -0.282072 -0.164176 1.094290 1.864797 1.287577 0.287212 -0.076890 2.669616 -0.714968 -1.252849 -1.692652 2.248901 4.201192 0.524964 -0.170904 1.940908 -0.258849 -2.630979
wb_dma_ch_sel/always_38/case_1/stmt_2 1.157583 -0.859837 0.509059 -1.724444 -0.149774 -0.818100 2.694075 0.500904 0.067553 1.797243 -1.243806 0.152303 -2.340428 2.877348 2.492427 0.093017 0.895015 0.990644 0.654481 -2.899605
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.151030 0.893492 0.693931 -1.464950 -1.327918 -2.663520 1.520042 0.216249 0.119980 -0.838718 -0.367671 1.497140 -0.678257 0.647288 -1.526293 -0.397908 1.057071 -0.819448 0.804849 -0.222266
wb_dma_ch_pri_enc/wire_pri30_out 0.676327 -1.318226 -0.733518 0.219783 -1.225909 -2.474539 2.645914 -0.195229 -0.213701 -0.181284 0.240548 1.486761 -1.454739 1.146375 1.448225 -0.247161 0.416979 0.635914 -0.402010 -2.798612
wb_dma_ch_sel/reg_ch_sel_d -1.043505 -1.153659 1.887158 4.916523 -1.155880 3.333557 2.730733 -1.106176 -5.668366 2.247685 0.369251 3.198884 -0.501960 0.697727 -0.817039 -1.400754 2.973439 0.816862 1.437394 0.779148
wb_dma_ch_rf/assign_14_ch_adr0_we -0.770523 0.249079 4.074913 1.155850 2.237291 -0.025357 -5.218938 -2.242611 -0.933569 -0.313627 1.631904 1.954699 1.745299 -1.519741 -4.111430 -2.625271 1.854827 0.559534 -3.606739 -0.702473
wb_dma_rf/wire_ch1_csr -0.323170 2.698577 2.421275 -0.674139 2.385551 2.248281 -2.327673 -0.130782 1.769485 3.929120 -0.766021 -1.976162 2.617046 1.492477 -2.770823 1.914382 2.378473 -1.533128 -0.832493 -0.481564
wb_dma_inc30r/always_1/stmt_1/expr_1 -2.212266 1.087102 0.732777 4.587504 0.129673 4.609508 3.227885 -0.740568 -0.074963 -0.279548 0.894949 -2.468568 1.350232 -2.360137 -2.754612 -1.268038 0.281061 1.628675 1.138268 -2.154545
wb_dma_rf/wire_pause_req 2.090815 -0.489097 0.085263 -1.016743 1.282306 -5.154616 -0.688752 -5.594326 -0.709018 1.525481 -0.551811 3.484885 0.974455 -1.063878 -1.219075 -0.732542 1.719400 -4.231759 0.020075 1.024313
wb_dma_ch_sel/assign_95_valid -0.305740 5.261359 3.648272 1.301235 0.387648 3.549176 -1.116117 1.088845 2.329987 3.712620 3.804181 -2.936805 1.886892 -0.807441 -1.180014 3.141226 1.320848 1.879400 -2.486523 -0.225022
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -0.335446 -1.561848 -3.467933 1.431157 -1.792960 2.216295 3.410995 -1.366546 -1.027946 -1.992543 -1.370409 -0.357467 -0.507995 0.960764 0.769035 -1.073724 -1.285583 1.072402 -0.204593 0.286046
wb_dma_ch_rf/reg_ch_stop -0.014072 -1.235335 -0.522798 2.840263 -1.396684 -2.480480 0.516966 0.411450 -1.047549 1.009027 3.996994 3.002820 -0.584382 -0.250006 2.574732 0.889007 0.457179 1.782470 -2.300496 -0.561726
wb_dma_ch_sel/assign_146_req_p0 -0.290414 0.669708 -1.168450 3.102502 -1.345594 -0.418842 -2.231282 -0.512474 0.174714 1.410159 2.323833 -0.770696 1.522421 -1.455927 2.516651 2.056206 -1.229722 -0.858500 -2.159552 0.984220
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.208349 1.461116 0.655916 1.202420 -1.755076 0.542962 -0.240914 0.570875 -0.732137 -0.288769 -0.555748 -0.757891 -0.067152 -0.360717 -0.059585 1.043297 -0.620601 -2.083386 1.100563 0.487747
wb_dma_de/input_dma_abort -0.047997 -1.312215 -0.499516 2.872370 -1.371988 -2.415156 0.419485 0.425271 -1.050414 0.944535 4.036666 2.920420 -0.569362 -0.303857 2.557215 0.899300 0.387590 1.813630 -2.219825 -0.541030
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.647480 -1.315380 -0.616054 0.228977 -1.150129 -2.418951 2.611768 -0.295798 -0.221754 -0.127680 0.114135 1.497297 -1.463278 1.190461 1.341790 -0.315473 0.487602 0.542403 -0.379721 -2.918697
wb_dma_de/input_adr1 -0.180051 1.522413 0.657880 1.200374 -1.780112 0.514430 -0.243313 0.579186 -0.769443 -0.309304 -0.617318 -0.823688 -0.069686 -0.353151 -0.051482 1.106593 -0.606860 -2.167446 1.088395 0.471242
wb_dma_de/input_adr0 -1.069925 -0.558828 4.653346 5.150416 1.105720 0.779616 -5.361468 -2.960079 -2.897808 -0.541849 0.793831 0.515613 0.168941 -2.029779 -1.642992 -3.987471 1.032050 -0.668570 -2.340159 -2.880305
wb_dma_ch_arb/reg_next_state -1.155035 -1.338624 1.585424 5.006180 -1.107389 3.259873 2.825466 -1.011797 -5.491706 2.057210 0.625998 3.075822 -0.526814 0.406685 -0.768631 -1.248717 2.722558 0.978819 1.544656 0.790994
wb_dma_wb_mast/input_wb_err_i -0.081109 -1.240518 -0.447258 2.873596 -1.319628 -2.339441 0.349050 0.441487 -1.046986 0.960106 4.030123 2.918023 -0.544327 -0.322529 2.462566 0.884492 0.394725 1.796227 -2.224087 -0.541607
wb_dma_wb_if/wire_wbs_data_o -0.220427 0.402476 1.275242 -3.558963 1.687335 1.965028 0.714232 3.870162 -0.514842 2.784850 -2.049879 -0.762021 -0.672388 2.083604 3.131953 1.309593 1.021405 1.244207 1.031494 -1.790676
wb_dma_de/assign_73_dma_busy 1.666256 -0.244225 -1.683084 -1.948855 -1.182909 -1.793257 -0.040148 -6.008758 0.161917 0.090215 -0.891679 0.395857 1.685507 -0.591376 0.064524 -2.610044 -1.257806 -2.399485 -0.049271 3.608768
wb_dma_de/always_22/if_1 1.122430 2.690732 1.406100 -1.528395 1.448574 0.236563 1.521929 -3.023293 -1.552355 2.212701 -0.138922 2.133009 1.105816 -2.010127 -1.456072 2.380015 2.224477 -2.151234 -0.219094 0.967113
wb_dma_rf/wire_ch2_csr -0.290296 2.580075 2.310962 -0.654440 2.560069 2.190845 -2.137765 -0.239234 1.998653 4.006822 -0.729839 -2.084651 2.528849 1.458939 -2.696195 1.891660 2.298833 -1.408519 -0.656808 -0.516907
wb_dma_de/input_de_start 3.590078 3.816162 0.836498 1.636096 0.233111 -2.807728 1.954497 -2.099614 3.074567 3.362766 0.922610 -2.360294 -1.348801 -1.309917 0.706399 2.384184 1.347003 -1.890198 1.952847 0.878418
wb_dma_pri_enc_sub/always_3/if_1 0.635415 -1.259966 -0.630542 0.305338 -1.205800 -2.397559 2.588179 -0.221354 -0.231630 -0.067061 0.237434 1.539310 -1.402712 1.174017 1.376346 -0.269553 0.529231 0.600716 -0.446072 -2.843404
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.150215 2.176464 -1.518461 -2.050670 -0.353659 -2.119916 -1.614937 0.636038 2.108419 -0.153803 -0.076324 -1.070207 2.148734 -1.094236 0.435025 0.206435 -0.577884 -1.138680 -0.398022 2.535819
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.296747 2.039206 1.573901 3.225906 -2.109340 1.681948 -1.775781 3.484760 -2.998211 1.608602 3.332311 1.332337 1.294623 -1.504722 1.282901 1.326462 0.319987 0.233396 0.539232 4.110116
wb_dma_ch_sel/assign_132_req_p0/expr_1 -0.755593 0.975814 -0.226309 3.620820 -3.234297 2.046807 -1.349270 -0.118626 -2.598253 -0.522185 -0.068632 -0.468406 1.444930 -0.000110 0.541671 -1.732719 -0.586011 -0.838490 -0.886776 1.899172
wb_dma_ch_rf/always_25/if_1/if_1 0.218893 -0.553511 -0.711025 1.053619 0.875569 0.398157 2.079038 -1.070298 1.407693 0.750247 2.039670 -0.257609 -0.246443 -1.126656 -1.033383 0.801365 0.318766 1.958990 0.621030 0.804173
wb_dma_ch_sel/assign_98_valid/expr_1 -0.438954 3.539511 2.169934 4.156753 -1.199811 4.516979 -1.368513 -3.344022 0.038162 0.926415 2.363204 -2.102057 1.807079 -1.055396 -2.921477 0.544529 0.494687 0.850066 -3.976295 0.683357
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 0.900997 2.079239 2.881971 -0.819585 1.669933 1.164071 0.918706 -3.047805 -0.325750 2.686753 -0.059438 0.719726 0.286613 -0.536684 -3.938359 1.566190 2.610752 -0.631104 0.255298 0.739150
wb_dma_ch_sel/reg_pointer -0.974121 -3.093267 -2.705335 1.361046 0.899464 1.204091 2.845938 -2.637080 -2.211246 -0.544069 -2.559471 1.508234 0.070641 0.865990 0.930335 -0.957612 0.284507 -0.487742 -1.002910 -3.449187
wb_dma_wb_if/input_wb_err_i -0.071176 -1.246076 -0.360792 2.757127 -1.298016 -2.326374 0.365275 0.430344 -1.042009 0.901852 3.961592 2.914838 -0.563457 -0.313909 2.319433 0.871778 0.401585 1.759481 -2.149826 -0.579925
wb_dma_rf/input_de_csr -0.510485 -3.562446 -0.830874 -1.020533 3.174376 1.427414 1.122986 -0.975555 -0.972475 3.124836 -2.059362 0.502093 -0.926491 2.431271 3.241694 0.691416 0.818729 0.662283 -0.281992 -3.410905
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 1.134568 0.908970 0.669420 -1.496775 -1.201500 -2.507670 1.429795 0.167533 0.129571 -0.815886 -0.515821 1.399566 -0.665108 0.647449 -1.573721 -0.388664 1.057021 -0.912163 0.858897 -0.186265
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.453656 0.280720 1.187551 -0.766851 0.335168 1.481928 -0.888517 -1.813092 -0.289312 0.112595 -2.465761 -0.594700 0.827675 1.788995 -1.937939 -1.066206 0.540393 -2.182676 -0.151834 -0.362603
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.639297 -1.373467 -0.676681 0.237074 -1.151817 -2.418708 2.639418 -0.292208 -0.224658 -0.143089 0.143497 1.491375 -1.543869 1.244520 1.405461 -0.305737 0.493037 0.547863 -0.371222 -2.979519
wb_dma_ch_sel/assign_165_req_p1/expr_1 1.263695 1.017858 0.726747 -1.638280 -1.245970 -2.617260 1.489054 0.110982 0.119796 -0.841679 -0.574452 1.489343 -0.641311 0.694307 -1.685301 -0.461764 1.147412 -0.985655 0.891911 -0.146675
wb_dma_ch_rf/input_de_adr0_we -0.944785 -1.420259 1.605530 1.267492 1.237207 -0.661160 -2.128073 -0.081323 0.241559 -0.115531 1.825117 -0.197382 -0.936513 -1.796274 0.062479 0.542521 -1.053599 0.089863 0.501657 -1.298199
wb_dma_ch_sel/assign_161_req_p1 1.136456 0.905946 0.717996 -1.489635 -1.152736 -2.444379 1.352273 0.145394 0.161339 -0.797705 -0.558084 1.329772 -0.628626 0.653228 -1.590124 -0.392364 1.003910 -0.913189 0.824606 -0.161782
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.613796 1.796059 3.351171 0.048830 1.390155 1.537394 1.452245 -2.166253 -1.364188 2.267773 0.272082 1.506782 -0.884453 -0.302425 -3.542604 1.673867 2.726627 -0.298074 0.643491 0.467636
wb_dma_ch_sel/assign_129_req_p0 0.305634 2.485740 -3.156291 0.498581 -3.236221 1.750940 0.384883 2.047479 -0.977362 1.315363 0.928390 -0.040208 3.051822 0.622765 1.650636 0.773377 0.046957 0.541054 -0.606670 6.608789
wb_dma_de/wire_de_ack -0.332873 -2.495248 1.321386 1.237728 3.639416 0.347348 -0.352204 -2.077181 -0.305284 3.646978 -0.225963 -0.613096 -1.498099 -0.162249 4.337008 0.197129 -0.067993 -0.184286 0.055278 -4.670202
wb_dma_ch_arb -0.382330 -0.505716 0.733552 2.978349 -0.707070 2.403334 1.999474 -1.885130 -3.684931 2.178423 -0.626493 1.642073 0.824751 0.366701 -1.391164 -1.393843 2.555619 0.011816 1.379682 1.437846
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -0.389905 -2.440126 -0.000109 2.476585 -0.784184 0.417224 -0.499147 -1.653010 -1.161067 0.026787 -0.316303 0.025440 -1.185375 1.687207 1.607618 -1.745975 -0.402869 0.671015 -1.685358 -2.630991
wb_dma_pri_enc_sub/always_3/if_1/cond 1.165675 0.988984 0.736891 -1.539161 -1.197198 -2.582167 1.420413 0.159258 0.132690 -0.831827 -0.521970 1.435029 -0.654464 0.678064 -1.664424 -0.431447 1.110483 -0.928432 0.849747 -0.194481
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -0.268769 -1.507643 -3.450063 1.419931 -1.772964 2.122366 3.350175 -1.358980 -0.965892 -1.846844 -1.324234 -0.318001 -0.499884 0.960078 0.823481 -0.993351 -1.248159 1.100029 -0.232405 0.305409
wb_dma/wire_de_txsz_we 1.128867 1.265368 -3.230133 -2.668859 -0.623564 -0.109225 -0.614886 2.635887 2.219214 1.894327 0.326382 -2.252724 1.344245 0.707862 4.869625 1.538874 -1.546103 1.323409 -0.576641 3.464408
wb_dma_ch_pri_enc/wire_pri16_out 0.683818 -1.272485 -0.634454 0.196656 -1.182253 -2.450904 2.602763 -0.229300 -0.206050 -0.151205 0.185807 1.497953 -1.476871 1.163573 1.353886 -0.305675 0.505151 0.538152 -0.366532 -2.955881
wb_dma_ch_pri_enc 0.671467 -1.396495 -0.765771 0.254346 -1.250049 -2.422851 2.728326 -0.222424 -0.217445 -0.152478 0.272928 1.510692 -1.502546 1.232231 1.414261 -0.287856 0.481802 0.668037 -0.440052 -2.879947
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -0.302522 -2.246157 -2.566368 0.740337 -0.521175 0.675113 1.387269 -0.294082 0.057875 -0.070517 0.581979 -0.034575 -0.619847 0.851759 1.910095 0.207907 -1.062025 1.797256 -0.492329 0.417182
wb_dma_ch_rf/always_11/if_1/if_1/cond 1.039571 0.175076 -3.302798 0.783274 -3.167917 -1.283508 2.640932 0.751289 -0.976177 0.416275 2.350176 3.066844 0.574533 1.691249 1.652029 0.581975 0.934457 2.117544 -2.141910 3.771534
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.299815 2.070643 1.548699 3.187917 -2.102722 1.662850 -1.776438 3.509495 -2.963372 1.490338 3.226492 1.290281 1.244803 -1.460877 1.301923 1.305965 0.244368 0.184879 0.570770 4.067140
wb_dma_ch_pri_enc/wire_pri7_out 0.679905 -1.269142 -0.603311 0.258805 -1.167809 -2.409971 2.556658 -0.288174 -0.225157 -0.082428 0.184105 1.491044 -1.430769 1.179343 1.306005 -0.339838 0.545714 0.512039 -0.452562 -2.863803
wb_dma_ch_sel/always_6/stmt_1/expr_1 0.165359 -0.984012 1.932835 2.186887 1.705698 0.550698 -0.223959 -0.829015 0.651369 3.271530 1.245471 -2.338507 -2.355180 -0.470292 5.401504 0.117028 -1.137740 1.056391 0.137683 -4.040877
wb_dma_wb_if/wire_mast_err -0.015849 -1.209034 -0.436581 2.755138 -1.449102 -2.496862 0.450458 0.505862 -1.030997 0.838040 4.002274 3.007541 -0.599539 -0.351825 2.428745 0.879255 0.441661 1.748660 -2.206547 -0.569859
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.073487 3.156730 -2.728273 0.739681 -1.445105 1.913019 2.661889 -2.027750 0.597763 2.402763 -1.512557 -2.375077 1.535787 1.266608 4.338536 -1.113913 0.158797 0.316107 -2.398128 1.038608
wb_dma_wb_if/input_wb_cyc_i 1.307851 2.798933 3.731761 -1.621673 -0.835423 1.945780 -4.575752 1.231310 -3.152696 3.343441 -3.053135 -0.731791 -0.032517 3.288376 -0.383664 -1.296738 2.020425 -2.159589 1.697739 4.256647
wb_dma_ch_sel/assign_97_valid -1.263281 4.586031 2.078943 3.760977 0.571021 4.094658 -2.232173 0.099619 2.164289 2.861039 4.969013 -3.028388 3.164536 -2.620245 -1.021931 3.033138 0.336862 1.903973 -3.891563 0.269647
wb_dma/wire_mast0_drdy 1.066957 0.102583 1.857246 -1.222901 0.061464 1.953009 -0.707711 -3.326549 1.970739 3.828758 -0.099707 -2.586099 -1.919139 4.026073 0.040575 4.175525 0.201242 -0.150436 -2.116567 -1.821512
wb_dma_ch_pri_enc/wire_pri8_out 0.635428 -1.426603 -0.742328 0.238806 -1.167488 -2.369366 2.651787 -0.259892 -0.199467 -0.145623 0.170327 1.463014 -1.464581 1.215702 1.464996 -0.266658 0.400452 0.638688 -0.379671 -2.870779
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.606600 -1.435632 -0.742385 0.272674 -1.165744 -2.364987 2.684390 -0.250728 -0.254409 -0.124331 0.199168 1.497084 -1.523638 1.252865 1.454216 -0.314404 0.448294 0.614730 -0.451523 -2.964655
wb_dma_wb_if/wire_pt_sel_o 1.492756 2.070449 2.787409 -2.755279 -0.014047 0.672083 -0.722125 -0.229150 -1.937673 4.400093 -3.649062 -0.856546 0.696494 4.769331 -2.853374 -2.150806 4.412704 -0.490152 1.215446 0.399730
wb_dma_de/assign_77_read_hold/expr_1/expr_1 1.177002 0.964126 0.724383 -1.556159 -1.237493 -2.596283 1.479664 0.130110 0.127084 -0.825464 -0.551018 1.412050 -0.656509 0.669006 -1.615141 -0.407138 1.086594 -0.959829 0.858356 -0.192926
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.383357 -2.597335 -0.208822 2.494849 -0.833687 0.389320 -0.384593 -1.588938 -1.092678 0.029189 -0.235685 -0.003296 -1.226451 1.768379 1.793438 -1.696794 -0.479231 0.862494 -1.741693 -2.579449
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.684456 -1.328449 -0.717945 0.245549 -1.206219 -2.416578 2.643226 -0.285455 -0.228726 -0.081635 0.219715 1.488197 -1.471388 1.217307 1.375589 -0.303388 0.485487 0.594437 -0.426344 -2.810441
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.216571 1.930583 -0.327463 1.773103 -2.916202 1.901989 1.815005 -0.532699 -1.742176 -1.993428 -2.450021 -0.986137 -0.027977 -0.137655 -1.112244 -0.147018 -0.764612 -2.679235 1.239171 0.273176
wb_dma_ch_pri_enc/wire_pri22_out 0.685682 -1.222607 -0.543984 0.234996 -1.192956 -2.526368 2.585115 -0.273594 -0.228645 -0.126624 0.165365 1.537351 -1.481102 1.135900 1.314064 -0.324866 0.579992 0.466642 -0.400114 -2.949012
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.387803 -2.420865 -0.022510 2.437597 -0.838075 0.411047 -0.562988 -1.612832 -1.117632 -0.001821 -0.324706 -0.043136 -1.173145 1.771089 1.611408 -1.756219 -0.408525 0.712400 -1.740335 -2.598403
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.794193 -0.081063 0.063632 2.702145 -0.261622 -0.055054 -2.133400 0.858965 -0.816984 1.039278 3.946951 1.483822 0.806283 -1.530904 1.330089 1.244709 -0.162503 1.327332 -1.873362 2.180516
wb_dma_ch_sel/assign_143_req_p0/expr_1 -0.240902 0.473600 -1.146450 2.921327 -1.187932 -0.591756 -2.155810 -0.623211 0.250138 1.235501 2.176279 -0.725765 1.346992 -1.402402 2.320367 1.891954 -1.237725 -0.942746 -1.992753 0.806121
wb_dma_ch_sel/assign_135_req_p0 -0.248036 0.534712 -1.170273 2.898983 -1.236401 -0.411117 -2.099974 -0.678311 0.167192 1.279196 2.055713 -0.760289 1.391277 -1.251196 2.334713 1.917784 -1.156115 -0.958215 -2.005044 0.950252
wb_dma_ch_sel/wire_gnt_p0_d -1.910374 -1.740098 1.275709 5.979240 0.122609 5.668337 1.722560 -1.480649 -5.751678 3.116216 0.459627 1.901258 0.129389 0.123637 0.370094 -1.096631 2.292013 1.515883 0.893505 1.002732
wb_dma_de/assign_20_adr0_cnt_next -1.285987 -0.140408 0.477978 -2.675827 0.575643 -0.243094 -0.342221 1.849313 0.847651 0.656134 1.471710 0.812776 1.273164 -0.193704 -0.736321 1.923500 -0.047697 1.287470 -1.046685 -0.688075
wb_dma_wb_if/inst_check_wb_dma_wb_if 1.181508 0.660262 0.772939 -0.697391 0.097911 0.531905 -1.299268 -2.323015 -0.780554 2.492802 -2.726092 -1.574187 0.443258 3.355722 -3.417203 -1.632588 2.552836 -0.639502 0.272684 0.467045
wb_dma_ch_sel/assign_153_req_p0 -0.261629 0.588952 -1.055422 2.921164 -1.229090 -0.526382 -2.241852 -0.633455 0.198991 1.286258 2.166711 -0.700074 1.441132 -1.365713 2.273509 1.997499 -1.129298 -1.016756 -2.058946 0.898117
wb_dma_de/assign_82_rd_ack/expr_1 2.312182 1.640627 -1.686810 -2.530435 -0.968386 -1.396988 1.465914 0.035405 1.169524 2.681243 -0.434555 0.283885 0.897151 2.703129 2.258784 0.530628 1.581228 0.812720 -1.873358 1.473147
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 1.440526 0.207551 -0.140389 -1.215893 0.188768 -1.945453 -0.451369 -0.311974 1.313493 2.526702 1.290949 0.252319 -0.040718 1.094393 2.126011 0.923925 0.643362 0.901719 -1.347087 0.430931
wb_dma_de/reg_de_csr_we -1.029717 -2.196798 -1.758273 -1.359022 2.386226 2.059120 1.395094 2.636538 -2.806356 4.571362 -0.919590 2.680820 0.828583 2.890642 5.524839 1.906252 2.251263 2.224321 -2.185964 -1.775608
wb_dma/wire_wb0_ack_o 1.310904 0.190369 1.275334 -0.077373 0.466175 0.165382 -0.965911 -2.146898 -0.251779 1.259748 -2.642577 0.567095 -1.579251 2.421067 -0.214983 0.428646 0.586688 -2.936909 0.475495 1.813235
wb_dma_ch_sel/always_9/stmt_1/expr_1 -0.535560 -2.274073 -1.387390 1.875519 0.072594 0.144331 1.209739 -0.410664 -0.365909 0.785454 0.752010 0.097513 -0.839836 0.525724 3.126489 0.130039 -0.570795 1.543063 -1.321862 -2.826474
wb_dma_ch_pri_enc/wire_pri23_out 0.639202 -1.258507 -0.604430 0.242249 -1.151094 -2.415826 2.600627 -0.277132 -0.222138 -0.104518 0.172361 1.518357 -1.440269 1.185242 1.328541 -0.317518 0.498158 0.547819 -0.428788 -2.890845
wb_dma_ch_sel/assign_103_valid -0.072946 -0.895503 -1.806589 1.837205 0.496229 -1.109470 -2.126317 -1.191668 1.009299 1.582596 2.968007 0.083158 1.518914 -1.081154 2.422077 0.965818 -0.595496 1.205397 -3.162856 0.604408
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 0.318165 0.024897 0.849978 -1.245674 1.688560 -1.827721 -3.136107 -1.471851 2.442972 -0.251770 0.287563 -1.690585 0.665912 -1.939513 -1.423751 0.192383 -1.026821 -1.349678 0.367163 -0.133374
wb_dma_rf/wire_ch1_txsz 1.323230 1.157812 2.928767 -2.305907 0.331578 -1.410142 1.405275 0.792543 0.016896 1.868943 -1.685756 0.201162 -1.798009 1.976862 0.797781 -0.079444 1.896933 -0.661497 1.042856 -3.405584
wb_dma_de/always_23/block_1/stmt_13 1.613481 1.558186 2.766328 0.240148 3.452563 -0.850550 -0.323228 -2.864150 3.997089 3.756047 1.362275 -3.884985 -0.615800 -2.551702 1.298516 0.356210 0.089082 0.108515 1.052410 -2.911839
wb_dma_de/always_23/block_1/stmt_14 2.152913 1.008650 -5.342073 -2.487475 -0.507486 -1.165598 -0.328660 -3.075503 0.370230 -2.243026 0.484605 3.476413 3.692034 -0.047516 -2.177846 -1.091271 1.161061 1.905222 -6.055020 6.346961
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 2.200895 2.095581 -2.669975 -1.810190 -2.143709 0.101422 3.371871 -1.004966 0.264513 0.902299 -2.246528 -0.135235 0.901344 2.780922 1.350356 -0.654203 1.233920 0.243072 -1.588317 1.267372
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.867674 -1.340472 1.627496 1.198166 1.168262 -0.677449 -2.074993 -0.062073 0.273103 -0.166168 1.760641 -0.172277 -0.874342 -1.762287 0.016790 0.489283 -0.999217 0.011519 0.532575 -1.202808
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.156232 1.413328 0.612429 1.143209 -1.690274 0.483539 -0.167343 0.457348 -0.714329 -0.260852 -0.659584 -0.752901 -0.112766 -0.322153 -0.084607 1.052466 -0.565248 -2.120098 1.031895 0.396647
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.775857 0.496797 -3.376126 0.818028 -0.795545 -0.401343 -0.096495 -0.996083 0.685748 1.813519 1.372882 0.242821 2.500619 0.548693 2.587030 0.484209 0.357188 1.205519 -3.775561 1.885951
wb_dma_ch_rf/input_ch_sel 0.574829 -2.976555 1.091577 -2.668290 3.232372 -1.824641 -2.049118 -6.149369 -0.329716 2.413823 -1.144953 0.889965 0.331543 -1.120009 1.467937 -1.668474 -0.803271 -2.649565 0.734363 -0.829701
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.046557 0.484667 -0.963491 0.695910 -1.232967 1.518118 2.062847 -1.090155 -1.023271 -1.842276 -1.924277 -0.279756 0.022890 0.182504 -1.083695 -1.309596 -0.197607 -0.578039 0.260668 -0.142129
wb_dma_wb_if/wire_wb_addr_o -0.633177 2.103618 1.329393 0.658804 -2.005043 1.618876 0.297100 3.044991 -2.160909 0.447433 -0.232511 -0.015592 0.501110 -0.159229 0.194812 0.229706 0.367548 -0.884963 2.219532 1.960566
wb_dma_ch_rf/wire_ch_txsz_we 1.984664 3.108387 -2.594925 0.886164 -1.452477 1.921596 2.567609 -2.265195 0.428064 2.346636 -1.573198 -2.191659 1.556275 1.283620 4.054678 -1.202701 0.291701 0.190992 -2.520446 0.952606
wb_dma_de/assign_70_de_adr1/expr_1 -0.019760 0.538526 -1.021045 0.720821 -1.275176 1.480878 2.108117 -1.054546 -1.014729 -1.788251 -1.866252 -0.227947 0.097714 0.127637 -1.007507 -1.259277 -0.212160 -0.603746 0.229654 -0.130828
wb_dma_ch_sel/assign_116_valid -0.137951 -0.964996 -1.815714 1.993318 0.441906 -1.047736 -2.070089 -0.999474 0.950022 1.603595 3.107814 0.044097 1.499676 -1.214889 2.694837 1.010012 -0.685618 1.301910 -3.154246 0.426948
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -0.328317 -1.574089 0.568722 4.066130 0.536083 -1.060671 -0.157703 -1.505086 0.406699 1.214727 2.628993 -1.050458 -1.599447 -2.015646 4.343968 -0.270933 -1.641526 0.754932 -0.795620 -4.014521
wb_dma_ch_rf/always_22/if_1/if_1/cond -1.417101 -0.107725 0.549574 -2.750092 0.560042 -0.215032 -0.351239 2.031354 0.874241 0.698846 1.573429 0.855514 1.390261 -0.265340 -0.813134 2.018137 -0.060380 1.360814 -1.115537 -0.689521
wb_dma_wb_mast/wire_wb_addr_o -0.609775 2.053950 1.268116 0.758202 -2.001389 1.636330 0.298684 2.983313 -2.134372 0.479457 -0.237687 -0.035304 0.476223 -0.168102 0.241089 0.218540 0.342940 -0.902983 2.244212 1.988617
wb_dma_ch_rf/reg_ch_csr_r2 0.937354 0.059885 -3.261491 0.706541 -3.055413 -1.182786 2.563917 0.716863 -0.961408 0.216975 2.160137 2.928002 0.517103 1.693030 1.457242 0.494117 0.783149 2.021886 -1.989765 3.725681
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 0.196168 -0.515621 -0.672488 1.058702 0.936997 0.365814 2.052893 -1.166736 1.467414 0.721473 2.119672 -0.248190 -0.213015 -1.229671 -1.202575 0.786140 0.364292 1.987507 0.684807 0.907747
wb_dma_ch_sel/assign_11_pri3 -0.306398 -2.215171 -2.513821 0.814139 -0.492116 0.697496 1.342914 -0.316826 -0.002817 -0.074923 0.580427 -0.052356 -0.607202 0.836211 1.891264 0.180944 -1.028374 1.786918 -0.487275 0.392971
wb_dma_de 0.662746 2.638752 2.875143 -0.650650 0.873408 0.850141 -0.030660 -3.515313 -1.044940 1.857374 -0.320526 0.829772 1.117939 -1.115880 -2.739356 0.823764 1.917575 -2.092503 -0.690475 0.101704
wb_dma_wb_slv/wire_wb_data_o 1.611344 2.253860 3.326067 -2.808759 0.162083 0.932187 -1.283769 0.363469 -1.472761 -1.745060 -0.228615 2.010118 -0.896472 -1.069501 -3.329010 -1.854834 0.961765 -0.000760 2.163175 4.795246
wb_dma_inc30r/always_1/stmt_1 -1.291959 2.642778 0.413845 2.787374 0.675637 4.828064 3.507849 0.855521 -0.221983 -0.156651 1.037485 -1.104633 2.425541 -1.833902 -4.003172 -2.547380 1.885679 2.803005 1.528016 1.694358
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.207913 0.926156 0.693843 -1.512356 -1.204674 -2.548891 1.486879 0.151179 0.157780 -0.829239 -0.512797 1.410641 -0.663615 0.678645 -1.576476 -0.402879 1.051769 -0.905591 0.842449 -0.169036
wb_dma_ch_sel/assign_127_req_p0 -0.178715 -0.733835 -3.877441 2.274994 -1.869092 1.292139 1.191898 0.562708 -1.108491 1.190138 2.734553 1.653402 1.237264 1.049206 3.026143 0.934809 -0.109936 2.934750 -2.928965 3.816592
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.594138 -1.326494 -0.669803 0.292487 -1.157058 -2.336039 2.607482 -0.210373 -0.188312 -0.096791 0.202215 1.413687 -1.456746 1.177948 1.459669 -0.273888 0.448938 0.590077 -0.391868 -2.944110
wb_dma_ch_sel/assign_94_valid 3.503232 3.849490 0.841979 1.812682 0.115974 -2.669472 1.841799 -1.938894 2.997107 3.407384 1.020838 -2.438823 -1.298457 -1.399272 0.919479 2.410825 1.179602 -1.904693 1.940130 0.887981
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 3.063790 3.883211 -2.078903 -0.634648 -2.667200 -0.431668 3.985995 -1.851370 0.693888 1.561882 -2.009866 -1.051900 0.839737 1.916999 2.774334 -1.426879 1.106976 -0.563166 -1.593775 0.702482
wb_dma_ch_pri_enc/wire_pri12_out 0.604414 -1.251261 -0.533545 0.284378 -1.135871 -2.358689 2.524692 -0.214195 -0.220026 -0.079740 0.230561 1.483909 -1.410995 1.151524 1.362674 -0.259853 0.511054 0.525522 -0.444940 -2.916767
wb_dma_ch_rf/always_20/if_1/block_1 -0.757936 0.168625 3.954922 1.242395 2.116899 0.103589 -5.029849 -2.210891 -1.177560 -0.182057 1.558035 2.004789 1.718834 -1.369639 -3.899359 -2.697099 1.890168 0.573171 -3.609924 -0.722483
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.369427 -2.452973 -0.145175 2.484767 -0.817304 0.432934 -0.499544 -1.619742 -1.135657 0.021540 -0.266713 -0.000141 -1.143345 1.784938 1.688110 -1.658801 -0.446198 0.766959 -1.735519 -2.420480
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 0.760948 0.149696 -2.000767 1.727904 -2.637070 -1.876645 2.408623 0.697753 -1.342805 1.008289 2.361111 3.195883 0.327593 1.343387 2.557811 0.402248 1.358511 1.730107 -2.754973 0.578553
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 1.184096 1.373756 -0.641788 -2.484859 0.594830 -1.206713 -1.102334 -1.416668 2.170612 -0.109274 -1.527112 -1.509755 1.513913 -0.188995 -1.514555 -0.316386 -0.034419 -1.511440 -0.139217 0.968045
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -0.979171 -3.907108 -1.747453 0.814477 2.235546 -0.232782 0.879415 -1.809594 -1.232343 1.286536 -0.780196 1.742249 -0.131275 0.802366 1.967300 0.183687 0.482242 0.152584 -1.223355 -3.549726
wb_dma_wb_if/input_slv_din 1.727126 2.432414 3.373298 -2.984028 0.194161 0.972788 -1.425480 0.324891 -1.483909 -1.816193 -0.412255 1.966557 -0.797918 -1.039179 -3.429708 -1.998794 1.040395 -0.080483 2.105685 4.908797
wb_dma_ch_sel/assign_94_valid/expr_1 3.569499 3.759785 0.839216 1.595817 0.251863 -2.835889 1.829922 -1.981193 3.109744 3.220742 0.928573 -2.334583 -1.331282 -1.349437 0.594528 2.325997 1.298037 -1.852716 1.968759 0.944451
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 0.653724 2.943241 -0.795830 -0.588274 -0.707470 -3.002110 -2.106087 2.250327 1.586851 0.796767 1.367533 -0.766506 2.559509 -2.116401 3.097192 0.884870 -0.436616 -0.983444 -1.846864 -0.081568
wb_dma_de/always_21 -0.899821 -3.119060 1.507356 1.043857 2.296564 1.169683 -0.834193 0.168115 0.151844 2.512908 1.010528 -1.388319 -2.571955 0.420909 4.063592 0.979676 -1.080151 1.898016 0.260504 -3.904697
wb_dma_de/always_22 1.011058 2.497620 1.444502 -1.534577 1.598691 0.318325 1.418726 -2.820000 -1.401148 2.202587 -0.079754 2.057853 1.048132 -1.955703 -1.411547 2.596326 2.165316 -1.976926 -0.335108 0.668591
wb_dma_de/always_23 0.933922 2.406656 1.195885 -1.371390 1.502548 0.209701 1.284271 -2.841252 -1.341069 1.961543 0.087247 1.966072 1.116419 -2.191868 -1.314014 2.561341 1.944335 -1.990655 -0.435596 0.653702
wb_dma_ch_pri_enc/wire_pri1_out 0.609093 -1.317690 -0.696680 0.282889 -1.159306 -2.341904 2.617064 -0.299581 -0.231073 -0.097571 0.137962 1.440789 -1.463787 1.219750 1.413650 -0.287601 0.453205 0.606963 -0.407453 -2.900648
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.194916 0.922569 0.658070 -1.569465 -1.170312 -2.555788 1.453110 0.111187 0.127287 -0.822593 -0.584887 1.402278 -0.656989 0.669217 -1.563510 -0.456057 1.063065 -0.951519 0.855024 -0.156461
wb_dma_de/assign_78_mast0_go 1.218420 0.894120 0.721149 -1.594506 -1.221860 -2.608514 1.478349 0.143056 0.159423 -0.872920 -0.535083 1.418960 -0.690979 0.685772 -1.627228 -0.432471 1.058235 -0.943902 0.910052 -0.213279
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.184653 1.429024 0.613992 1.188509 -1.757327 0.473492 -0.173732 0.533388 -0.735403 -0.271927 -0.589106 -0.763073 -0.079354 -0.315693 -0.057812 1.066613 -0.632384 -2.103534 1.043107 0.419892
wb_dma_de/wire_dma_done 1.965789 -0.286273 -0.712839 -0.223632 2.725910 -2.213559 2.010203 -3.267223 2.384725 4.253798 1.838481 0.391167 0.197312 -0.546840 1.447790 1.092910 1.696925 0.856376 -0.393463 -0.280375
wb_dma_ch_sel/assign_150_req_p0/expr_1 -0.315516 0.594038 -1.023775 3.066115 -1.212944 -0.434282 -2.320681 -0.565152 0.196283 1.302742 2.308260 -0.753406 1.481695 -1.510270 2.304717 1.967911 -1.232909 -0.913529 -2.052383 0.959975
wb_dma_rf/input_wb_rf_adr 2.070764 8.020624 4.954627 -0.860930 1.588620 -2.841562 -3.071661 0.979709 -1.111753 1.408290 -2.201228 0.775758 3.468515 -3.073990 -0.984081 -3.493397 3.823261 -4.631751 -0.557329 -0.862218
wb_dma_wb_if 0.947516 2.175506 3.143114 -0.785204 1.171731 1.541998 -2.125684 -2.654837 -2.550086 2.332164 -4.806936 0.429933 0.208089 3.200069 -4.200048 -0.334575 3.679443 -3.982249 -0.327836 0.794222
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond -1.077287 -2.039998 -1.787402 -1.394443 2.428602 2.202704 1.258512 2.899806 -2.774863 4.840270 -0.821269 2.619789 0.990425 2.929443 5.813946 2.040870 2.237598 2.283177 -2.282767 -1.594144
wb_dma_ch_pri_enc/wire_pri25_out 0.657627 -1.332503 -0.651213 0.228511 -1.194478 -2.450297 2.653356 -0.311143 -0.262838 -0.111672 0.167607 1.524226 -1.501394 1.234180 1.387997 -0.332459 0.515282 0.565206 -0.409936 -2.976795
wb_dma_wb_mast/reg_mast_cyc 1.196834 0.940890 0.709765 -1.574329 -1.232545 -2.632964 1.540068 0.176796 0.163506 -0.842500 -0.563487 1.435501 -0.709899 0.715306 -1.624833 -0.433092 1.093805 -0.931289 0.889894 -0.210013
wb_dma_ch_rf/input_wb_rf_we -1.095672 2.833606 4.537842 -2.559604 -1.201306 4.538351 -0.176457 -3.792359 -2.321690 1.468053 -1.405509 0.242063 2.777455 1.366462 -2.291824 -2.080787 1.129466 -1.971823 -2.012003 -0.614965
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -0.735484 0.104003 3.797126 1.269904 2.219573 0.089438 -4.975704 -2.172244 -0.930739 -0.347910 1.579263 1.887812 1.662671 -1.350754 -3.922010 -2.729762 1.817458 0.754627 -3.657449 -0.838387
wb_dma_ch_rf/always_20 -0.827969 0.230449 3.949067 1.136628 2.123472 0.022505 -5.112587 -2.010289 -1.034731 -0.362599 1.702159 1.987834 1.869307 -1.533230 -4.091034 -2.690342 1.881424 0.739859 -3.685604 -0.700015
wb_dma_de/always_6/if_1 3.083393 3.924067 -1.991647 -0.634817 -2.644137 -0.455180 3.958592 -1.974118 0.579695 1.435142 -2.024364 -0.916538 0.880625 1.872354 2.601258 -1.519683 1.171801 -0.609036 -1.602940 0.777509
wb_dma_wb_slv/always_4/stmt_1 0.163627 7.466970 5.431513 1.488977 0.897580 0.880378 -5.409664 3.186891 -1.765801 1.019950 -2.142036 -1.922008 1.676012 -1.685849 0.746420 0.702238 2.107921 -4.713292 -2.029699 -3.625201
wb_dma_de/assign_3_ptr_valid -1.003539 -3.395595 -2.889690 1.435829 0.962806 1.159592 2.979141 -2.659596 -2.152245 -0.538137 -2.512346 1.505572 -0.035085 0.879925 1.139634 -0.890885 0.192846 -0.425124 -0.963450 -3.629220
wb_dma_wb_mast/input_pt_sel 0.364911 1.832478 2.592579 -5.155769 0.068005 0.502765 2.551904 6.402133 -1.816361 2.515800 -1.956456 1.395016 -0.784138 2.711862 1.860655 0.036863 2.791174 1.519732 3.036168 -0.377401
wb_dma_ch_pri_enc/wire_pri15_out 0.665788 -1.316588 -0.630927 0.250238 -1.175587 -2.427170 2.590068 -0.239440 -0.224040 -0.120362 0.172998 1.510130 -1.462296 1.163870 1.349836 -0.296532 0.492809 0.547325 -0.435213 -2.909542
wb_dma_wb_slv/input_wb_we_i -1.970471 2.375499 2.259489 -2.622294 -2.323101 -3.724130 -1.215087 8.644406 -0.696561 0.446309 3.568306 2.521003 0.928114 -2.451458 2.786303 4.805311 -0.698819 -0.419467 0.626762 -1.314093
wb_dma_de/reg_tsz_cnt_is_0_r 1.435159 0.975613 -3.342204 -2.152022 -0.247346 1.745422 0.105968 -0.090826 1.385631 2.842341 -0.228095 -1.299751 1.830594 2.413862 2.703962 0.992656 0.154542 1.811263 -1.907730 4.742574
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 2.013395 2.618644 -3.144636 -4.900238 1.519061 -1.347785 3.100831 2.122022 2.028255 1.108468 0.900810 2.594016 2.884982 0.464579 0.460889 1.176531 3.262948 4.133971 -4.592161 0.756707
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.645358 -1.380023 -0.741148 0.269595 -1.187297 -2.368960 2.688010 -0.244559 -0.239882 -0.119942 0.185383 1.470977 -1.517396 1.253210 1.424181 -0.277983 0.438348 0.631176 -0.390026 -2.856364
wb_dma/wire_mast1_drdy 1.228208 1.273191 0.782213 0.483601 -1.212354 -2.133349 1.530414 -0.794256 -1.161672 0.843471 0.515473 2.965663 0.194694 1.281212 -0.902853 -0.555842 2.691022 -0.329543 -1.630712 -0.348730
wb_dma_ch_rf/wire_ch_csr_we -0.263468 2.733792 4.571378 -1.758565 -0.025229 4.300961 -0.063726 -2.730217 -2.749609 2.404181 0.897749 1.803033 2.126033 -0.199664 -2.013059 -1.124589 2.094997 0.656140 -2.011451 0.869017
wb_dma_ch_pri_enc/inst_u9 0.652551 -1.247360 -0.586634 0.272295 -1.120716 -2.324598 2.512273 -0.311763 -0.263637 -0.044091 0.175061 1.502566 -1.376035 1.160401 1.345808 -0.303321 0.548705 0.513386 -0.472347 -2.853986
wb_dma_ch_rf/assign_8_ch_csr 1.299814 2.610735 3.945227 -1.695242 0.950904 1.812124 -2.639674 -3.398246 -1.719072 2.044653 -1.057653 1.195336 1.542231 0.199612 -2.941494 -0.981038 2.224983 -2.562713 -0.279711 2.485762
wb_dma_ch_rf/wire_this_ptr_set -0.943278 -3.854195 -1.854669 0.748504 2.144622 -0.262784 0.936724 -1.688773 -1.215227 1.173725 -0.755936 1.803017 -0.067771 0.770847 1.945921 0.214813 0.466974 0.179208 -1.171553 -3.345038
wb_dma_ch_pri_enc/inst_u5 0.668512 -1.132025 -0.494765 0.130073 -1.175248 -2.436199 2.530493 -0.276371 -0.243966 -0.151286 0.125146 1.518005 -1.411763 1.188475 1.166156 -0.348101 0.584172 0.426008 -0.338600 -2.855856
wb_dma_ch_pri_enc/inst_u4 0.647365 -1.156937 -0.538740 0.266851 -1.160593 -2.317266 2.480702 -0.263303 -0.277777 -0.074169 0.203936 1.500569 -1.389925 1.137971 1.285206 -0.324084 0.539630 0.523120 -0.455180 -2.805091
wb_dma_ch_pri_enc/inst_u7 0.712105 -1.210980 -0.610948 0.249436 -1.232641 -2.404316 2.639348 -0.277388 -0.272791 -0.080810 0.204148 1.578654 -1.416248 1.202429 1.262809 -0.299593 0.562407 0.528952 -0.409127 -2.788090
wb_dma_ch_pri_enc/inst_u6 0.602419 -1.450606 -0.736328 0.287354 -1.200569 -2.432739 2.731072 -0.246384 -0.218155 -0.150130 0.206058 1.522095 -1.529535 1.214735 1.476639 -0.277724 0.444247 0.640113 -0.401233 -2.999216
wb_dma_ch_pri_enc/inst_u1 0.641408 -1.400965 -0.715177 0.264663 -1.190441 -2.483962 2.714227 -0.199561 -0.208029 -0.155798 0.197771 1.487311 -1.555106 1.179727 1.488240 -0.311955 0.459563 0.594648 -0.378029 -3.007203
wb_dma_ch_pri_enc/inst_u0 0.701558 -1.208407 -0.570329 0.193379 -1.192721 -2.451814 2.588659 -0.286240 -0.266803 -0.182592 0.164149 1.539191 -1.435858 1.180801 1.200248 -0.363953 0.561654 0.460247 -0.405746 -2.822587
wb_dma_ch_pri_enc/inst_u3 0.714031 -1.166283 -0.535308 0.194893 -1.192124 -2.497004 2.596675 -0.235841 -0.270831 -0.122185 0.140000 1.582115 -1.421007 1.173350 1.264148 -0.326192 0.550804 0.459305 -0.378806 -2.885586
wb_dma_ch_pri_enc/inst_u2 0.723375 -1.178947 -0.524470 0.094521 -1.201868 -2.486628 2.655467 -0.324498 -0.216125 -0.137509 0.034759 1.573442 -1.471736 1.243609 1.154328 -0.373260 0.637163 0.428922 -0.363335 -2.895177
wb_dma/wire_de_start 3.527044 3.821882 0.729178 1.735995 0.128055 -2.741187 2.010157 -1.777190 3.085769 3.247078 1.000186 -2.382826 -1.314938 -1.363326 0.734508 2.421929 1.298773 -1.808506 2.072668 1.004019
wb_dma_ch_sel/assign_130_req_p0/expr_1 0.389492 2.535750 -3.077588 0.407940 -3.174655 1.735451 0.315254 1.911588 -0.990665 1.304473 0.748518 -0.098784 3.056538 0.707038 1.552823 0.751216 0.103227 0.414053 -0.575177 6.633931
wb_dma_rf/wire_ch_stop -0.087352 -1.291448 -0.439560 2.842714 -1.274172 -2.403599 0.349413 0.452947 -1.012353 0.885437 3.988631 2.908454 -0.569537 -0.340470 2.484620 0.864772 0.330219 1.750760 -2.183472 -0.599466
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.291979 -2.188359 -2.552081 0.805617 -0.516550 0.704859 1.357660 -0.314447 -0.001061 -0.049978 0.581899 -0.025103 -0.582339 0.869861 1.914491 0.219468 -1.091037 1.759312 -0.515400 0.433420
wb_dma_ch_rf/input_de_adr0 0.691315 -0.572045 3.497323 -1.122711 2.223783 -1.672014 -5.262578 -3.866096 0.017715 -0.934825 0.851471 2.432646 0.358374 -0.346278 -4.581948 -2.514647 1.375587 -0.050637 -3.418401 0.650505
wb_dma_ch_rf/input_de_adr1 -0.037703 0.556843 -0.980485 0.602673 -1.218185 1.436684 2.032406 -1.018482 -0.965928 -1.838934 -1.881744 -0.293610 0.042897 0.114100 -1.015302 -1.235157 -0.204367 -0.621358 0.226677 -0.175480
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.182254 0.919265 0.674884 -1.510150 -1.236192 -2.626800 1.516822 0.196921 0.125666 -0.848645 -0.482771 1.441829 -0.705523 0.685836 -1.568824 -0.388633 1.041812 -0.910290 0.850214 -0.189532
wb_dma_wb_if/input_wbs_data_i 0.285881 0.286427 2.321114 -0.904444 2.909365 1.137336 -2.804632 -1.794320 -1.579885 2.889738 -4.172907 0.367493 0.826971 1.625470 -1.834967 0.999880 2.917438 -3.535527 -0.368092 -0.147084
wb_dma_de/reg_tsz_dec 1.763714 3.015395 -1.034716 -2.957137 0.247091 0.940060 -1.138916 0.276815 1.482482 2.967066 -0.713541 -1.290087 2.345481 1.591995 1.086320 0.896586 1.137714 0.216648 -1.470530 4.310884
wb_dma_ch_sel/input_ch0_am0 -1.369638 -0.105952 0.533679 -2.740950 0.557501 -0.226034 -0.367833 1.981659 0.880467 0.601500 1.517154 0.826694 1.366925 -0.285421 -0.842850 1.955738 -0.041511 1.310467 -1.063526 -0.638792
wb_dma_ch_sel/input_ch0_am1 0.194324 -0.547511 -0.656704 1.089290 0.836877 0.360616 1.979447 -1.123410 1.320181 0.776805 2.020666 -0.191897 -0.196821 -1.109492 -1.047202 0.770911 0.346685 1.929687 0.567766 0.808704
wb_dma_ch_sel/assign_162_req_p1 1.214630 0.998501 0.718067 -1.594441 -1.250368 -2.615890 1.484128 0.130612 0.141447 -0.842405 -0.532855 1.483945 -0.679270 0.678969 -1.664447 -0.421821 1.080147 -0.974002 0.892520 -0.185381
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 0.193845 -1.841637 -1.367961 -1.133992 0.642075 2.430919 1.422167 0.382578 0.315025 1.961045 -0.921901 -1.471378 -1.507295 2.616517 3.144547 0.622602 -0.643084 2.204880 0.507180 0.325977
wb_dma_rf/wire_ch5_csr 0.012405 1.791840 2.202377 -0.008533 1.112526 2.825044 -1.975246 -2.105022 -0.001329 2.776331 -2.049412 -1.019020 2.102100 2.443842 -3.622588 0.017533 2.630133 -1.354145 -1.629238 -0.070416
wb_dma_ch_rf/wire_ch_am1_we 0.189674 -0.533623 -0.707146 1.096021 0.868162 0.394946 2.110598 -1.088993 1.436459 0.768228 2.132458 -0.267933 -0.221188 -1.162559 -1.117673 0.838129 0.312035 2.027382 0.693410 0.879465
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 1.198481 0.984892 0.688951 -1.596998 -1.278386 -2.678355 1.493082 0.143494 0.133616 -0.860704 -0.504858 1.462996 -0.683887 0.690683 -1.621656 -0.418525 1.088379 -0.951320 0.864030 -0.161876
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -0.957312 -3.054482 -2.634637 1.382318 0.900987 1.134271 2.766206 -2.729706 -2.179526 -0.561766 -2.607601 1.436407 0.037391 0.822444 0.805826 -1.004538 0.255223 -0.643956 -0.960455 -3.445103
wb_dma_inc30r/wire_out -1.317646 1.234938 2.425893 0.625194 0.252780 4.031934 1.681836 -1.106839 -1.347199 0.440285 0.820346 1.123005 2.249009 -0.001839 -6.182950 -2.816059 2.719475 2.713247 0.052678 2.261223
wb_dma_ch_pri_enc/reg_pri_out 0.703133 -1.255270 -0.623701 0.180273 -1.253952 -2.495876 2.623018 -0.238149 -0.263126 -0.153030 0.145247 1.560802 -1.462762 1.190222 1.237684 -0.311238 0.559043 0.546390 -0.378362 -2.840254
wb_dma/input_wb0_we_i -1.967916 2.402046 2.343575 -2.636099 -2.285892 -3.628666 -1.184156 8.564457 -0.735732 0.474011 3.550166 2.530248 0.986667 -2.427817 2.599775 4.774614 -0.633391 -0.378885 0.597842 -1.190697
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.812425 0.018550 2.583107 0.713405 1.504522 2.162095 -0.102056 -2.935134 0.617134 1.126234 1.869731 0.690499 1.580314 -0.111160 -6.289485 -1.518203 2.192605 2.298553 -0.961313 1.492589
wb_dma_ch_rf/wire_ch_txsz_dewe 1.043602 1.264826 -3.164917 -2.649056 -0.659975 -0.052715 -0.591427 2.721599 2.145525 1.892910 0.319957 -2.227093 1.291851 0.698106 4.927131 1.537316 -1.529410 1.312654 -0.489238 3.409449
wb_dma_de/always_22/if_1/stmt_2 0.917122 2.051880 1.079685 -1.309577 1.474484 0.314296 1.569944 -2.871670 -1.492967 1.814196 -0.004632 2.070665 0.896847 -2.023220 -1.341707 2.297850 1.861905 -1.743479 -0.155020 0.778257
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -0.296914 1.712619 -1.320808 0.983566 -1.922313 -1.259631 -0.898388 3.920808 -0.294040 0.196181 2.927247 0.713067 1.342503 -1.637477 3.672172 1.351263 -0.923974 0.798332 -1.044282 2.178323
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.662181 -1.252783 -0.617519 0.220310 -1.121708 -2.378844 2.550077 -0.284677 -0.235933 -0.120508 0.117528 1.470601 -1.452331 1.190166 1.294869 -0.350786 0.508506 0.511709 -0.412884 -2.865543
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 0.205448 -0.571364 -0.695089 1.037164 0.895819 0.391900 2.042027 -1.121669 1.387710 0.740632 2.091437 -0.215822 -0.201766 -1.128890 -1.092910 0.793016 0.360435 2.012394 0.616396 0.858608
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.425325 0.396736 -1.080052 3.265971 -1.293253 -0.485347 -2.232482 -0.498419 0.098631 1.333945 2.487664 -0.646727 1.349081 -1.499891 2.547657 2.050057 -1.268994 -0.820372 -2.067695 0.827179
wb_dma/wire_de_ack -0.317776 -2.482482 1.416056 1.178441 3.598793 0.198787 -0.535727 -2.066132 -0.259173 3.526890 -0.094620 -0.606038 -1.558041 -0.278990 4.265945 0.154090 -0.170139 -0.260125 0.192047 -4.477847
wb_dma_wb_mast/always_1/if_1 0.226060 0.240486 2.242495 -0.771209 2.989770 1.094106 -3.034101 -1.799432 -1.589816 2.895935 -4.302167 0.296942 0.842850 1.568895 -1.861683 1.033628 2.887706 -3.664135 -0.381254 -0.177274
wb_dma_wb_if/wire_wb_cyc_o 1.213980 0.881423 0.667615 -1.581570 -1.261590 -2.589711 1.518807 0.151729 0.152688 -0.850116 -0.530126 1.466817 -0.703174 0.679273 -1.634034 -0.424130 1.050040 -0.918691 0.902253 -0.214987
wb_dma_ch_sel/assign_143_req_p0 -0.276874 0.553767 -1.013742 3.100518 -1.217285 -0.424693 -2.282731 -0.656030 0.143156 1.431408 2.246076 -0.747005 1.380025 -1.391536 2.419569 2.030844 -1.177942 -0.993464 -2.012672 0.857902
wb_dma_wb_mast/wire_mast_err -0.126452 -1.373534 -0.495185 2.836653 -1.321030 -2.512614 0.411210 0.544247 -0.971332 0.846455 4.017832 2.876482 -0.658730 -0.414124 2.568090 0.907705 0.286679 1.768487 -2.113700 -0.718828
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -0.300141 -2.132536 -2.484949 0.769374 -0.501760 0.683856 1.315671 -0.307334 0.024392 -0.064437 0.560196 -0.027586 -0.575768 0.840177 1.888342 0.209886 -1.058615 1.728354 -0.487283 0.397103
wb_dma/wire_slv0_dout 0.351330 8.307114 5.587123 0.881279 0.932023 1.052932 -6.038103 2.507342 -1.306120 1.549794 -2.600953 -2.818424 2.765517 -2.097652 0.826213 0.596181 1.992616 -5.322670 -2.456970 -3.735686
wb_dma_ch_sel/reg_am1 0.239069 -0.521294 -0.634973 1.011846 0.888857 0.371217 1.998304 -1.181278 1.368511 0.783776 1.980678 -0.280515 -0.258219 -1.103880 -1.077505 0.809361 0.359513 1.937415 0.671835 0.825245
wb_dma_ch_sel/input_next_ch 2.031392 -0.015201 -0.725511 -0.101293 2.618163 -2.260311 1.847582 -3.437593 2.431918 4.233329 2.024938 0.475336 0.508097 -0.743903 1.243732 0.999601 1.784875 0.792833 -0.584324 0.201726
wb_dma_de/always_9 1.627353 2.755278 -1.201622 -2.740696 0.140426 1.018799 -0.913139 0.347812 1.352986 2.911816 -0.507382 -1.139559 2.274123 1.668352 1.198357 0.892964 1.078566 0.469141 -1.518159 4.208101
wb_dma_de/always_8 1.922580 1.289083 -2.900295 -0.773746 -1.954531 -2.976038 1.399190 -0.782112 0.926481 0.844085 0.811296 1.546283 1.761329 1.182888 1.182676 0.084911 1.202809 0.342816 -2.890397 1.561176
wb_dma_wb_mast/always_1/if_1/cond 0.350044 0.549631 2.387272 -0.792202 2.719502 1.169624 -2.805959 -1.890917 -1.593150 2.821093 -4.284517 0.270449 0.795153 1.646489 -2.055975 1.026921 2.881509 -3.733036 -0.264206 0.048792
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.326355 2.014703 1.445555 3.189453 -2.143891 1.596223 -1.824692 3.699897 -2.923921 1.397179 3.417527 1.320703 1.254669 -1.607896 1.391749 1.307232 0.180991 0.288840 0.487383 4.054909
wb_dma_rf/always_1/case_1/stmt_12 1.701007 0.031142 -1.111668 -0.430900 3.056187 -0.168322 -0.421130 -1.839110 1.440817 0.579312 -3.932879 -1.109633 -0.391462 2.266709 -2.883716 -0.506551 2.333233 -0.977246 -0.161881 -0.464927
wb_dma_de/always_3 -0.445456 2.089435 -0.324610 2.463165 -2.189717 3.161695 3.999280 0.896545 -1.606275 -0.388821 0.224473 -0.534491 0.385388 -1.247506 -1.565627 0.026001 0.423164 0.441033 2.812394 2.527433
wb_dma_de/always_2 -0.359559 -0.104334 3.346738 2.122808 2.971991 0.170344 -3.380782 -3.066989 0.358678 0.434290 3.231591 1.555249 1.438321 -2.429284 -4.651803 -1.828651 2.116447 2.062162 -3.024818 -0.095659
wb_dma_de/always_5 0.773770 0.377375 -3.421525 0.768495 -0.746683 -0.450977 0.053250 -0.993093 0.685343 1.727185 1.245553 0.262544 2.387252 0.624617 2.622582 0.466621 0.309818 1.236275 -3.713859 1.668223
wb_dma_de/always_4 1.870178 1.254110 -2.836083 -0.612346 -2.098560 -2.997497 1.493944 -0.607448 0.821794 0.854853 1.021858 1.712493 1.702997 1.227305 1.253859 0.202345 1.269288 0.499224 -2.896497 1.560035
wb_dma_de/always_7 1.407284 0.787966 -3.278173 -1.983539 -0.243117 1.768822 0.211550 -0.203491 1.309836 2.798882 -0.153756 -1.197453 1.686877 2.480125 2.639933 0.992528 0.187265 1.904909 -1.932608 4.612462
wb_dma_de/always_6 3.050159 4.009087 -1.886537 -0.730196 -2.687065 -0.401248 3.955785 -1.878182 0.610740 1.378966 -2.154727 -1.041272 0.862907 1.905107 2.491586 -1.601056 1.158729 -0.641481 -1.489640 0.727820
wb_dma_ch_sel/input_ch3_txsz -0.506829 -2.300741 -1.414375 1.816818 0.050210 0.208724 1.232185 -0.468653 -0.405448 0.759139 0.689774 0.083696 -0.850349 0.556866 3.009782 0.110466 -0.550830 1.553795 -1.287824 -2.681977
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 1.217322 1.348887 -0.725972 -2.536959 0.572533 -1.246011 -1.090361 -1.415874 2.239675 -0.136844 -1.507051 -1.545241 1.526565 -0.208346 -1.456183 -0.343815 -0.034109 -1.483096 -0.140990 1.058537
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 1.161293 0.932566 0.715546 -1.539700 -1.214961 -2.551078 1.418776 0.158044 0.164465 -0.847752 -0.550310 1.413601 -0.622555 0.679463 -1.587103 -0.433964 1.026862 -0.923317 0.833840 -0.168590
wb_dma_ch_rf/always_11/if_1 0.957699 0.084672 -3.226259 0.743451 -2.998363 -1.153169 2.569867 0.715328 -0.958732 0.355699 2.195196 2.922106 0.601315 1.704314 1.538114 0.526202 0.885593 2.073953 -2.065890 3.656728
wb_dma_ch_sel/assign_147_req_p0/expr_1 -0.350115 0.423348 -1.138459 3.113490 -1.252827 -0.417048 -2.202461 -0.554987 0.196445 1.218892 2.341648 -0.747812 1.332247 -1.464334 2.383397 1.973221 -1.286361 -0.832072 -1.952897 0.869058
wb_dma_ch_sel/always_45/case_1/cond -0.175387 1.996018 -0.335046 1.811939 -2.983381 1.991112 1.885505 -0.621211 -1.779107 -2.055580 -2.608367 -1.032957 -0.008384 -0.128215 -1.133648 -0.218845 -0.731596 -2.759083 1.270681 0.273675
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.191653 1.458810 0.622461 1.192954 -1.776626 0.459303 -0.200220 0.529272 -0.724565 -0.271035 -0.599989 -0.787738 -0.080033 -0.354346 0.001779 1.109952 -0.616442 -2.086129 1.065687 0.486099
wb_dma_de/assign_68_de_txsz 2.438042 2.872216 -2.764333 -0.804191 -0.762179 1.126356 0.801843 -1.181161 1.774516 3.588204 0.082766 -2.120870 1.807745 1.554475 4.095656 0.144776 0.127464 1.041755 -2.033360 4.339999
wb_dma_de/always_23/block_1/case_1/block_10/if_2 0.160498 -1.089594 1.859378 2.165962 1.704155 0.592123 -0.179258 -0.938764 0.654519 3.212674 1.177433 -2.380799 -2.417941 -0.392643 5.369779 0.081300 -1.172699 1.058298 0.200139 -4.098489
wb_dma_ch_rf/always_20/if_1 -0.880515 0.148513 3.908404 1.252798 2.245967 0.106249 -5.009758 -2.056753 -0.963223 -0.192008 1.824378 1.994895 1.786343 -1.567521 -3.972756 -2.481622 1.890603 0.800798 -3.623337 -0.725599
wb_dma/input_wb0s_data_i 0.351831 0.483782 2.579250 -0.847981 2.893473 1.229647 -3.086515 -1.954493 -1.632368 3.046617 -4.280504 0.302907 0.776706 1.699778 -2.135451 1.226732 3.012137 -3.813838 -0.385062 0.030395
wb_dma_de/reg_dma_done_d 1.814279 0.467840 -0.086023 -1.076724 1.691401 -2.668099 -0.200099 -2.323735 1.042534 3.660774 0.060142 0.671436 0.672579 0.501360 2.634701 0.306494 1.368611 -1.132658 -1.285187 -0.707206
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.957781 -1.397036 1.565390 1.243136 1.171867 -0.683915 -2.102698 0.024375 0.296906 -0.171330 1.877076 -0.174035 -0.927465 -1.826719 0.086568 0.560783 -1.098718 0.100877 0.519341 -1.226477
wb_dma_wb_slv/assign_1_rf_sel 1.055208 1.256811 1.741287 1.630832 -1.868364 -2.239764 -4.370238 -0.400379 -1.165321 -0.537896 -0.579962 0.891355 -1.997109 -0.816878 1.914580 1.803779 -2.293056 -5.735725 1.767882 4.413274
wb_dma_ch_rf/assign_23_ch_csr_dewe -1.054529 -2.228459 -1.754977 -1.181333 2.341434 2.021720 1.349117 2.706997 -2.772532 4.652135 -0.802119 2.591902 0.788785 2.865509 5.782647 1.930047 2.130013 2.249424 -2.178851 -1.821774
wb_dma_de/always_4/if_1/if_1/cond 1.890830 1.265630 -2.815516 -0.742599 -2.007540 -3.051083 1.465780 -0.694501 0.919186 0.847240 0.867754 1.614675 1.730050 1.152405 1.172592 0.116618 1.226603 0.399936 -2.899164 1.444745
wb_dma_ch_sel/assign_376_gnt_p1 1.175181 0.856324 0.623451 -1.539054 -1.195052 -2.568942 1.465301 0.135998 0.159712 -0.877556 -0.535164 1.397316 -0.695998 0.675399 -1.540228 -0.424302 0.996605 -0.925683 0.899945 -0.224704
wb_dma_de/wire_wr_ack 2.316827 1.629270 -1.678992 -2.534704 -0.937128 -1.337242 1.471516 0.026965 1.161319 2.829848 -0.420877 0.197040 0.862043 2.784970 2.485103 0.593057 1.600616 0.846587 -1.835667 1.461655
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.210958 -1.828407 -1.353667 -1.154824 0.619824 2.354443 1.420583 0.399285 0.305187 1.942524 -0.838787 -1.418759 -1.513050 2.553301 3.117647 0.623143 -0.638800 2.169551 0.499725 0.348085
wb_dma_ch_arb/always_1 -0.972280 -1.173896 1.777783 4.908140 -1.042233 3.267141 2.750440 -1.338422 -5.568582 2.288517 0.454066 3.165098 -0.492003 0.565474 -0.920173 -1.339572 2.951405 0.804398 1.479807 0.992965
wb_dma_ch_arb/always_2 -0.971360 -1.056823 1.941221 4.809228 -1.165850 3.223523 2.790826 -1.285028 -5.633450 2.069249 0.162551 3.130096 -0.592053 0.615541 -1.047220 -1.420927 2.940396 0.540061 1.622030 0.794942
wb_dma/wire_ch0_txsz 2.189560 2.820388 -1.680986 0.077710 -0.243436 0.594235 0.604452 -1.227247 1.425024 4.295053 0.098823 -1.991485 1.652933 1.277579 5.011215 -0.003100 0.638573 0.719179 -2.748881 1.374282
wb_dma_de/always_19 0.088232 -2.436039 1.798247 1.614125 1.560927 0.288296 0.831233 -1.773033 -1.168793 1.399307 3.053769 1.805727 -1.786180 -1.716062 -1.696434 -0.509147 0.970623 2.514230 2.615337 2.624462
wb_dma_de/always_18 -0.525861 2.041343 1.925081 1.879745 -2.574225 3.581690 -1.001123 -1.096829 -0.218964 1.326992 -0.530420 -3.012110 -1.432058 1.924802 -0.392200 4.876252 -1.380918 -2.886933 -0.309923 -0.436148
wb_dma_de/always_15 1.188830 0.791167 -2.180206 -0.965268 0.297862 1.134686 0.079317 -0.164153 0.967560 3.679324 0.096970 -1.021527 1.494699 2.142422 3.900930 0.902842 0.698207 1.671887 -2.726485 1.497265
wb_dma_de/always_14 -0.097354 -1.263913 -0.529965 2.853348 -1.436600 -2.405979 0.447221 0.532965 -1.065963 0.889672 4.065396 2.972651 -0.548251 -0.307956 2.480690 0.925898 0.373255 1.804280 -2.203930 -0.527762
wb_dma_de/always_11 -0.152920 1.510020 0.709009 1.211254 -1.795351 0.558134 -0.202698 0.481915 -0.786970 -0.266171 -0.749598 -0.830983 -0.124628 -0.315277 -0.109536 1.068452 -0.619827 -2.250758 1.141583 0.460979
wb_dma_de/always_13 1.890217 -0.066378 -0.633593 -0.106427 2.698049 -2.106997 1.755058 -3.248465 2.423579 4.230321 2.003183 0.368471 0.456991 -0.764966 1.312109 1.068539 1.671758 0.829460 -0.530598 0.020218
wb_dma_de/always_12 1.903957 1.315438 -2.778476 -0.710683 -1.976748 -2.965301 1.398370 -0.815175 0.858307 0.976303 0.834318 1.624915 1.792614 1.262209 1.122604 0.119339 1.356977 0.380172 -2.940758 1.543029
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 0.913193 2.854253 1.262102 -0.327226 -1.959720 -7.008832 -3.964313 0.992344 0.708228 -1.135875 1.930786 0.993701 1.756533 -3.507179 3.270593 -0.404888 -1.270779 -4.097135 -1.746575 -2.050313
wb_dma_ch_sel/assign_155_req_p0/expr_1 -0.334721 0.431349 -1.160155 3.126958 -1.250538 -0.477309 -2.208673 -0.605103 0.163232 1.329739 2.425477 -0.677982 1.430975 -1.463452 2.478736 1.996258 -1.230666 -0.783896 -2.131447 0.881019
wb_dma_ch_pri_enc/wire_pri13_out 0.679868 -1.242469 -0.547420 0.230397 -1.107690 -2.337062 2.522710 -0.302993 -0.237724 -0.102086 0.119554 1.457729 -1.417217 1.201290 1.221308 -0.343421 0.543073 0.497143 -0.387355 -2.817235
wb_dma_de/reg_read_r 1.165783 0.713329 -2.420255 -0.972548 0.214638 1.225427 0.123719 -0.184068 0.952249 3.595037 0.066035 -1.032276 1.545404 2.181736 3.948829 0.917859 0.616876 1.768794 -2.746938 1.725048
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.129597 0.341903 -0.921571 -0.090487 -1.455107 -0.081817 2.458404 1.348570 -1.059249 2.984496 0.985382 1.711161 -0.631770 2.959304 3.899664 0.854478 1.639122 2.220453 -1.746706 0.422569
wb_dma/assign_9_slv0_pt_in 1.275786 0.203274 1.306881 -0.028662 0.496529 0.177622 -1.045305 -2.206980 -0.330784 1.315944 -2.696982 0.547152 -1.670730 2.405608 -0.144049 0.506974 0.537219 -3.089204 0.481868 1.803770
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 0.035096 -1.174980 1.911934 2.185917 1.682834 0.529451 -0.281487 -0.767649 0.596519 3.018110 1.278110 -2.246062 -2.418237 -0.526780 5.207540 0.091992 -1.186705 1.117556 0.200155 -4.052081
wb_dma_ch_rf/always_17/if_1/block_1 3.050897 3.996674 -1.873571 -0.581444 -2.644281 -0.217493 3.924233 -1.993354 0.585915 1.613008 -2.032187 -1.108664 0.883903 1.951468 2.682859 -1.483029 1.163808 -0.589740 -1.638089 0.775359
wb_dma_ch_rf/assign_10_ch_enable/expr_1 0.966453 1.805922 3.529596 1.361254 1.191573 1.680984 1.198445 -4.119086 -0.873733 2.512379 1.093075 1.154504 -0.897306 -0.411000 -4.592675 1.334033 2.638242 -0.426118 0.519785 1.369348
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.695520 0.401696 -3.431339 0.838383 -0.820235 -0.470704 -0.027925 -0.800168 0.681069 1.703818 1.455607 0.276142 2.420961 0.504586 2.755781 0.565951 0.260461 1.264726 -3.727345 1.697686
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -1.348548 -0.147734 0.451931 -2.745847 0.538736 -0.232441 -0.307687 1.998539 0.868764 0.640427 1.509068 0.859535 1.353894 -0.224522 -0.833187 1.949491 -0.035786 1.373151 -1.033310 -0.646635
wb_dma_ch_pri_enc/wire_pri2_out 0.663959 -1.355156 -0.713406 0.228280 -1.228721 -2.476794 2.721561 -0.280971 -0.213565 -0.169381 0.182975 1.510287 -1.522337 1.255458 1.427859 -0.305652 0.495986 0.578443 -0.397278 -2.895830
wb_dma_de/always_11/stmt_1 -0.184942 1.473695 0.575800 1.221898 -1.833115 0.491134 -0.190112 0.578248 -0.720274 -0.253327 -0.506070 -0.804516 -0.084541 -0.381214 0.032709 1.177806 -0.641524 -2.075026 1.047662 0.470002
wb_dma_ch_rf/wire_ch_adr1_we -0.252112 1.988001 -0.381466 1.889512 -2.979069 1.855887 1.793344 -0.455196 -1.704034 -2.046855 -2.359645 -1.038728 -0.025711 -0.244778 -0.998820 -0.051004 -0.831227 -2.727129 1.247679 0.245988
wb_dma_ch_sel_checker/input_ch_sel -0.255590 -0.171954 1.148432 1.085444 0.532791 -0.545379 -0.080980 -0.068787 -0.380435 0.800085 0.151534 0.133066 -0.294363 -0.319511 1.222213 -0.070071 0.453083 -0.198849 -0.792793 -3.330947
wb_dma_ch_sel/input_ch1_adr1 0.007239 0.578040 -0.997253 0.651114 -1.294385 1.504875 2.099750 -1.094937 -1.004603 -1.871281 -1.925157 -0.262260 0.069315 0.155241 -1.081899 -1.281210 -0.199236 -0.641610 0.257663 -0.111161
wb_dma/wire_slv0_pt_in 1.410308 0.157698 1.328250 -0.058116 0.584457 0.171105 -1.014058 -2.404974 -0.291416 1.267131 -2.902002 0.571886 -1.724228 2.615101 -0.297285 0.326492 0.678055 -3.138611 0.480460 1.809055
wb_dma_rf/always_2/if_1/if_1/cond 0.429184 -1.239397 -1.720897 -0.087249 0.087804 -4.822159 -2.313439 -3.064763 -0.688626 -0.112285 0.486237 3.160703 2.190873 -0.942727 1.780756 -0.559662 0.054797 -3.156267 -3.176152 -1.184316
wb_dma_pri_enc_sub/reg_pri_out_d 0.615829 -1.337103 -0.674921 0.297571 -1.126373 -2.284081 2.539787 -0.272131 -0.239059 -0.076943 0.205957 1.425656 -1.434478 1.157674 1.444142 -0.252167 0.447550 0.612348 -0.472593 -2.874618
wb_dma_ch_pri_enc/always_4/case_1 0.681301 -1.311284 -0.679805 0.182018 -1.159122 -2.400512 2.629101 -0.278328 -0.234262 -0.156607 0.142352 1.495939 -1.454864 1.200217 1.315568 -0.291044 0.502855 0.573226 -0.388493 -2.834970
wb_dma_ch_pri_enc/wire_pri29_out 0.664896 -1.314873 -0.654539 0.208695 -1.248209 -2.458017 2.685090 -0.220658 -0.200323 -0.233117 0.199262 1.487784 -1.494256 1.205919 1.334624 -0.306437 0.467144 0.543689 -0.344714 -2.912439
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -0.044035 -1.841441 -0.284833 -0.147844 1.044252 1.830695 1.301319 0.341340 -0.083339 2.599749 -0.677200 -1.233924 -1.649352 2.198072 4.142220 0.521402 -0.176168 1.967451 -0.235440 -2.567986
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 3.058778 3.901712 -2.013527 -0.422507 -2.746306 -0.436954 4.115726 -1.878049 0.587481 1.535551 -1.863215 -0.992004 0.758926 1.858663 2.958177 -1.469588 1.083663 -0.483698 -1.625085 0.590065
wb_dma_de/wire_read_hold 1.202369 0.898867 0.672073 -1.582296 -1.261110 -2.616066 1.525786 0.165590 0.166879 -0.890224 -0.555606 1.433867 -0.716788 0.671963 -1.598433 -0.426201 1.040692 -0.953049 0.887229 -0.259023
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.178489 2.011853 -0.280690 1.757969 -2.884809 1.982416 1.799894 -0.581446 -1.734221 -1.968565 -2.579255 -1.022226 -0.006280 -0.097230 -1.130278 -0.133281 -0.691847 -2.804738 1.303353 0.282333
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.291965 -2.111475 -2.412690 0.747795 -0.495389 0.694352 1.288125 -0.338657 0.029381 -0.044891 0.525322 -0.061825 -0.581786 0.841833 1.815747 0.198309 -1.030114 1.685220 -0.491018 0.423642
wb_dma_ch_rf/wire_sw_pointer 1.727652 1.117504 -0.055507 0.828522 1.073426 -1.686873 1.715591 -2.913053 1.557115 3.918412 1.101952 -0.231038 0.206605 -0.864514 1.190361 2.008695 1.185909 -1.316566 0.652043 0.225831
wb_dma/wire_slv0_din 5.294974 5.821763 2.046226 -1.722293 4.123069 -2.423928 -4.303270 -2.266672 -0.970813 -2.312539 -3.950549 2.977542 0.468360 -1.422264 -4.181718 -3.661972 4.812736 -3.524585 -1.997802 3.573338
wb_dma_ch_rf/input_dma_err -0.093036 -1.321361 -0.487185 2.802613 -1.337858 -2.362797 0.427333 0.487146 -1.053239 0.879437 3.963073 2.935714 -0.641181 -0.273703 2.405602 0.911636 0.354350 1.792357 -2.161233 -0.597942
wb_dma_ch_sel/assign_158_req_p1 1.217083 0.903099 0.688834 -1.534283 -1.245925 -2.610715 1.488117 0.199040 0.124883 -0.856703 -0.477078 1.465154 -0.669343 0.681619 -1.575206 -0.418793 1.073788 -0.908940 0.834466 -0.180669
wb_dma_ch_rf/assign_17_ch_am1_we 0.202874 -0.572790 -0.711238 1.090889 0.887945 0.400940 2.046882 -1.096313 1.376172 0.731699 2.095693 -0.236289 -0.200838 -1.177287 -1.112969 0.798764 0.367626 2.020868 0.670811 0.885720
wb_dma_ch_rf/assign_7_pointer_s -0.563268 0.313215 1.336199 -0.619097 0.224704 1.674271 -0.912672 -1.789788 -0.463405 0.170366 -2.362220 -0.532872 0.883823 1.744588 -1.905934 -1.105261 0.547448 -2.176158 -0.216103 -0.361057
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.675641 -1.140113 -0.479073 0.172136 -1.143022 -2.385844 2.491476 -0.285707 -0.254013 -0.125683 0.074275 1.494799 -1.367526 1.158905 1.160243 -0.361120 0.567977 0.428097 -0.398026 -2.835574
wb_dma_wb_slv/always_5/stmt_1 -1.278439 1.803391 1.086733 3.134271 -2.286853 -1.249656 -3.108688 3.962725 -0.790440 -0.167623 3.569503 -0.309014 0.322225 -3.517545 3.206532 2.702419 -2.326398 -1.466779 0.663447 1.310018
wb_dma_ch_sel/assign_161_req_p1/expr_1 1.144222 0.888969 0.676297 -1.531750 -1.189017 -2.495161 1.419408 0.149774 0.123701 -0.817760 -0.528718 1.389555 -0.656675 0.646134 -1.567877 -0.401700 1.039209 -0.891536 0.859250 -0.178170
wb_dma_ch_rf/input_dma_rest -0.457436 -1.756618 -0.488224 -1.015949 2.188709 -0.409571 -0.170035 -1.453781 -0.830795 0.546969 -1.509840 1.715035 0.638823 0.295845 -0.998991 0.090552 1.025641 -1.319391 0.009033 -0.901825
wb_dma_ch_sel/input_de_ack -0.346149 -2.775072 1.349870 1.198812 3.723533 0.303964 -0.324451 -2.161713 -0.271253 3.503386 -0.306729 -0.630797 -1.679598 -0.143815 4.283929 0.079559 -0.177861 -0.186355 0.204720 -4.786631
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.367483 1.987706 1.525644 3.356095 -2.067253 1.650361 -1.869956 3.463270 -2.960206 1.473074 3.456312 1.385437 1.276722 -1.617967 1.219471 1.300281 0.245962 0.293926 0.423575 4.095674
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -0.150898 -0.753054 -3.855517 2.285191 -1.893721 1.252318 1.163391 0.540774 -1.115684 1.149334 2.783205 1.675656 1.211340 1.020143 2.994975 0.919081 -0.096527 2.947417 -2.897667 3.853857
wb_dma_ch_sel/reg_valid_sel 3.552829 3.611964 0.751164 1.582205 0.234290 -2.782350 1.857633 -1.909563 3.068971 3.351902 0.900612 -2.345800 -1.422218 -1.254796 0.795575 2.470863 1.282959 -1.818727 2.048146 0.934095
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.821055 1.297305 -2.690389 -0.692674 -1.979056 -2.913083 1.391628 -0.702864 0.798491 0.893895 0.812784 1.573928 1.751842 1.184780 1.175256 0.104373 1.263245 0.316068 -2.832958 1.436261
wb_dma_de/assign_64_tsz_cnt_is_0_d 2.192282 2.028270 -2.617162 -1.836428 -2.115070 0.201210 3.462496 -0.974470 0.239147 0.978355 -2.242546 -0.102930 0.876841 2.866134 1.388283 -0.630970 1.305280 0.340614 -1.586101 1.241238
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.588979 0.419290 1.311777 -0.538932 0.158343 1.627194 -0.966089 -1.779583 -0.484388 0.148400 -2.192200 -0.500355 0.975368 1.651171 -1.832834 -1.082736 0.508732 -2.166151 -0.323908 -0.306495
wb_dma_wb_mast/always_4/stmt_1 1.208821 0.873721 0.662156 -1.574329 -1.243139 -2.688328 1.545017 0.199868 0.160430 -0.890089 -0.564901 1.436265 -0.714995 0.734592 -1.573866 -0.444917 1.032741 -0.896335 0.909527 -0.240002
wb_dma_ch_sel/assign_375_gnt_p0 -1.918015 -1.728408 1.307567 5.874733 0.055007 5.496245 1.441839 -1.436148 -5.780582 2.895743 0.374892 1.890313 0.177127 0.123677 0.372757 -1.215381 2.153362 1.274082 0.772100 0.980505
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.173870 0.961438 0.748583 -1.538993 -1.197216 -2.527399 1.429689 0.094933 0.104342 -0.800474 -0.553836 1.374401 -0.654643 0.696519 -1.643693 -0.412270 1.060539 -0.944427 0.841287 -0.165700
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.287899 1.958708 1.552815 3.110640 -2.003662 1.689506 -1.632504 3.367355 -2.981272 1.599053 3.185645 1.362203 1.186193 -1.374704 1.187834 1.229529 0.380967 0.265001 0.504955 3.969744
wb_dma/inst_u2 0.631282 2.361910 2.719946 -0.674644 0.932595 0.768548 0.049229 -3.540828 -1.111274 1.604077 -0.373703 0.971896 1.013764 -1.037270 -2.717659 0.648526 1.860825 -2.004693 -0.692989 -0.004533
wb_dma/inst_u1 0.812408 1.713022 2.487081 -0.396656 1.333271 0.657191 -1.719136 -3.953915 -0.518137 2.697081 -1.651341 0.160790 1.740698 0.618842 -3.270975 -0.299563 2.328677 -3.072541 -0.226998 0.837807
wb_dma/inst_u0 1.210140 2.897754 3.033039 -1.107589 1.403327 1.913876 -2.204972 -4.098069 -1.075030 1.990401 -3.700529 -0.039974 2.011359 2.049201 -3.738623 -1.823530 2.910116 -4.085336 -0.765914 0.967443
wb_dma/inst_u4 1.066401 0.651525 1.790865 0.100391 -1.298120 0.215530 -1.721311 0.037671 -2.359450 3.742755 -3.134800 -0.100538 -0.887326 5.019644 -0.916145 -0.288282 2.598374 -2.026205 1.219838 1.887727
wb_dma_ch_rf/assign_2_ch_adr1 0.379312 3.163294 0.069058 1.742141 -4.311674 1.530262 1.849633 -2.816194 -1.851922 -1.018697 -4.172253 -2.103886 0.450686 1.146963 -0.296937 -0.839720 -0.797591 -5.131982 0.553684 -0.384600
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.392469 -2.448020 -0.069652 2.455322 -0.810863 0.407469 -0.560068 -1.601037 -1.107608 0.049362 -0.251506 0.004357 -1.170785 1.710381 1.682865 -1.686498 -0.455514 0.702215 -1.730887 -2.556250
wb_dma_de/wire_de_csr -0.475842 -3.331880 -0.500125 -1.170907 3.285801 1.422955 0.875502 -1.142869 -0.967087 3.145932 -2.234566 0.450111 -0.921903 2.411954 2.878636 0.543419 0.961656 0.474462 -0.256700 -3.418529
wb_dma_ch_sel/always_40/case_1/stmt_1 -0.516967 -1.606360 -2.281497 2.379634 -1.189859 1.625505 3.131399 -1.461951 -1.366229 -1.098901 -1.213442 -0.184473 -0.732127 0.633365 1.864703 -1.158171 -0.780037 0.819403 -0.997447 -2.774409
wb_dma_ch_sel/always_40/case_1/stmt_2 -0.542900 -2.316630 -1.398436 1.861707 0.041603 0.176243 1.226246 -0.387739 -0.373338 0.738571 0.763872 0.078830 -0.811372 0.514220 3.103781 0.136714 -0.576110 1.588345 -1.290838 -2.754714
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.281745 -0.165787 1.089094 1.082924 0.529472 -0.552607 -0.076540 -0.077252 -0.384893 0.765290 0.207353 0.139384 -0.273885 -0.287209 1.238340 -0.083343 0.457250 -0.177878 -0.767423 -3.260470
wb_dma_ch_sel/always_40/case_1/stmt_4 -0.967463 -3.932356 -1.882309 0.738419 2.182514 -0.283044 0.919842 -1.840034 -1.229269 1.169688 -0.793944 1.822019 -0.099873 0.798370 1.923607 0.176256 0.444103 0.139773 -1.187012 -3.339636
wb_dma_pri_enc_sub 0.626508 -1.327677 -0.594216 0.314515 -1.156108 -2.481788 2.640836 -0.274341 -0.245122 -0.071981 0.205379 1.517681 -1.523474 1.181872 1.436710 -0.303532 0.499408 0.561649 -0.402166 -3.099471
wb_dma_ch_rf/reg_ch_am1_r 0.208323 -0.459168 -0.606148 0.998374 0.926809 0.394208 1.969448 -1.061364 1.368050 0.777111 2.014494 -0.210347 -0.170151 -1.127043 -1.135685 0.797875 0.379868 1.956187 0.623867 0.845229
wb_dma_de/assign_72_dma_err -0.105646 -1.238971 -0.543607 2.848176 -1.402578 -2.395149 0.403921 0.494025 -0.999915 0.974709 4.046932 2.925591 -0.532141 -0.293891 2.557721 0.926831 0.348518 1.810794 -2.273454 -0.491753
wb_dma_de/reg_ptr_adr_low -0.407935 0.552242 1.467389 0.699232 -0.819832 3.173797 -0.881840 -1.606517 0.526616 1.547965 -0.106748 -2.462557 -1.498327 2.270772 -0.334648 3.815495 -0.878264 -0.904896 -1.179749 -1.072098
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.394542 -2.485860 -0.097224 2.461796 -0.837738 0.341176 -0.547223 -1.533296 -1.104123 -0.063263 -0.222377 -0.017945 -1.183247 1.713239 1.691375 -1.723948 -0.480489 0.776448 -1.707525 -2.514421
wb_dma_de/reg_state 1.011239 2.373178 1.021108 -1.578408 1.581825 0.208882 1.447880 -2.853485 -1.404520 1.801158 -0.233808 2.097598 1.128264 -2.102806 -1.474662 2.356010 2.035834 -1.945996 -0.284369 0.881846
wb_dma_ch_rf/always_26/if_1 1.688585 1.116852 -0.155977 1.150457 0.967781 -1.720615 1.849358 -2.782274 1.562234 3.909787 1.461768 -0.269531 0.237300 -1.047539 1.339550 2.086033 1.067429 -1.148320 0.568618 0.202609
wb_dma_de/always_23/block_1/case_1/block_5/if_1 2.161067 -0.481450 -3.265870 -5.459584 3.316039 -2.080229 2.780951 -1.600389 0.096769 0.935197 -1.046193 5.147553 2.139966 0.911420 -1.551653 0.494811 4.104535 2.388710 -3.744013 1.254881
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 0.184828 -0.885785 1.849904 2.201998 1.630431 0.585056 -0.098403 -0.913433 0.628217 3.225743 1.157387 -2.371287 -2.318537 -0.442245 5.422193 -0.022720 -1.111974 1.044444 0.130246 -3.965047
wb_dma_ch_sel/assign_113_valid -0.142502 -0.946131 -1.750825 2.037772 0.491547 -1.130824 -2.104752 -1.068934 0.981048 1.653355 3.125151 0.053373 1.509766 -1.217625 2.727389 1.037191 -0.712824 1.252265 -3.215118 0.460780
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.941087 -1.407884 1.651779 1.296215 1.229849 -0.729723 -2.189830 -0.040492 0.289059 -0.128297 1.872032 -0.178140 -0.922469 -1.846386 0.090766 0.535566 -1.083987 0.022451 0.525334 -1.312551
wb_dma_inc30r/always_1 -1.251356 2.654767 0.335017 2.711901 0.600916 4.778522 3.502003 0.936814 -0.185422 -0.188864 1.115216 -1.095842 2.439553 -1.895624 -3.994161 -2.549415 1.838455 2.822623 1.604566 1.924384
wb_dma_de/always_23/block_1/case_1/cond 0.999343 2.256256 0.948482 -1.425587 1.676961 0.399181 1.533514 -3.106213 -1.327671 1.793908 -0.091171 2.063887 1.112901 -2.037374 -1.724232 2.433405 2.033676 -1.836510 -0.422900 0.930014
wb_dma_ch_sel/assign_128_req_p0/expr_1 0.354799 2.489573 -3.071782 0.242717 -3.117976 1.725965 0.465803 2.032937 -0.992409 1.324916 0.765807 -0.053613 3.038573 0.746631 1.482276 0.746544 0.155256 0.489577 -0.488672 6.571545
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.690639 0.519418 -3.402241 0.881023 -0.819759 -0.459794 -0.098433 -0.799716 0.680398 1.765893 1.521243 0.273135 2.501062 0.421428 2.764370 0.593323 0.271986 1.290250 -3.775984 1.813939
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -0.545502 -2.297086 -1.336188 1.814675 0.037952 0.158331 1.214152 -0.428610 -0.369007 0.733460 0.760332 0.121570 -0.851865 0.534445 3.022125 0.103153 -0.567210 1.533990 -1.296733 -2.757560
wb_dma_de/always_9/stmt_1/expr_1/expr_1 1.956578 1.195774 0.086622 -3.597287 2.020577 2.333939 -0.083481 -3.487138 1.628586 2.916693 -3.258247 -1.808541 1.041839 3.284385 -2.173303 -0.335924 2.058090 -0.273325 -0.668717 2.248523
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -1.656980 0.013589 0.451236 5.811131 -3.931491 3.254862 -0.188583 0.999319 -4.813346 -0.437264 1.012444 1.079182 0.099420 0.339235 1.730673 -1.609753 -0.368061 0.356620 -0.708309 1.260381
wb_dma_ch_sel/assign_148_req_p0 -0.289436 0.473414 -1.217028 2.924378 -1.294484 -0.394732 -2.209313 -0.550361 0.222696 1.242351 2.170205 -0.789138 1.416309 -1.320402 2.391950 1.975447 -1.296732 -0.907232 -1.974381 0.990524
wb_dma/wire_ndr -0.164287 -0.796053 -4.046491 2.308633 -1.972501 1.250684 1.259858 0.628448 -1.086788 1.174709 2.885804 1.684350 1.231711 1.019773 3.247953 0.964125 -0.182728 3.076482 -2.963173 4.003439
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -0.553591 -2.293621 -1.406685 1.784752 0.014468 0.156490 1.184306 -0.385156 -0.376552 0.671152 0.757393 0.083926 -0.833596 0.535860 3.049441 0.148045 -0.584195 1.546294 -1.264271 -2.667041
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.644356 -1.234118 -0.589162 0.256634 -1.167615 -2.326612 2.566743 -0.261853 -0.253095 -0.096264 0.193587 1.470398 -1.397924 1.164225 1.334021 -0.324482 0.556845 0.535569 -0.452456 -2.833833
wb_dma_ch_sel/always_8/stmt_1/expr_1 -0.971524 -3.748740 -1.708630 0.741619 2.171146 -0.234941 0.845508 -1.698939 -1.225909 1.226992 -0.767785 1.794319 -0.075522 0.716914 1.872964 0.256868 0.503938 0.079778 -1.189946 -3.347403
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -0.338207 -1.639933 -0.896293 2.962846 -2.030965 1.760888 1.352239 -2.577359 -2.031086 -1.702366 -2.164822 -0.301920 -1.019775 1.812139 0.585336 -2.844965 -0.566088 -0.011933 -1.458895 -2.627529
wb_dma_rf/input_dma_done_all 1.170802 0.741198 -2.170325 -1.077328 0.288810 1.228746 -0.006150 -0.208302 0.965556 3.576101 -0.064245 -1.077996 1.521342 2.161647 3.698483 0.829915 0.700404 1.655702 -2.661713 1.686074
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.552978 0.291254 1.238404 -0.406769 0.020193 1.551232 -0.811131 -1.672099 -0.548075 0.265477 -1.988102 -0.414318 0.852740 1.623880 -1.500606 -1.018964 0.439147 -2.021288 -0.358279 -0.381264
wb_dma_de/assign_66_dma_done 2.041283 0.008728 -0.756287 -0.275955 2.541773 -2.368238 1.893659 -3.244714 2.369249 4.247649 1.889025 0.507702 0.438011 -0.635666 1.453043 1.023144 1.729784 0.752107 -0.483950 0.123805
wb_dma/wire_ch4_csr 0.060033 1.853357 2.167580 0.030876 0.959918 2.839281 -1.878075 -2.091647 0.023564 2.760849 -1.941352 -1.069292 1.880078 2.431054 -3.456464 0.296509 2.479733 -1.411256 -1.501711 0.134699
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.234661 1.012160 0.773509 -1.556320 -1.252244 -2.622999 1.461701 0.122911 0.128127 -0.828843 -0.522028 1.475395 -0.668099 0.657868 -1.690778 -0.448894 1.112018 -0.962357 0.868855 -0.170401
wb_dma_ch_sel/input_ch3_csr -0.409480 2.675817 2.344591 -0.876858 2.681449 2.319076 -2.413620 0.087014 1.893235 4.089539 -0.794597 -1.924855 2.760618 1.592307 -2.723245 1.923225 2.461690 -1.356096 -0.875079 -0.526876
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.412825 -2.584016 -0.172460 2.502173 -0.844356 0.378174 -0.409938 -1.590779 -1.126815 -0.042256 -0.241592 0.017401 -1.239834 1.773735 1.719723 -1.755369 -0.472653 0.818577 -1.697590 -2.597827
wb_dma_de/wire_adr1_cnt_next -0.271709 0.603375 -1.030270 1.390752 -0.644603 2.830699 4.549428 0.323702 -0.912532 -0.222567 0.755147 0.157464 0.371494 -0.876606 -1.703224 -1.106866 0.987985 2.582966 2.044042 2.242014
wb_dma/wire_de_adr0 -0.817188 0.295067 4.014532 1.381195 2.141767 0.073253 -5.164451 -2.076669 -1.062256 -0.236918 1.704986 1.891230 1.796916 -1.541632 -3.993306 -2.670764 1.854183 0.587942 -3.550218 -0.714469
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.675992 -1.240299 -0.589006 0.281554 -1.184833 -2.415303 2.601178 -0.235351 -0.266115 -0.120800 0.191829 1.550469 -1.409557 1.185007 1.336676 -0.334749 0.581400 0.541642 -0.473754 -2.880896
wb_dma_de/reg_adr0_cnt -0.366219 -0.113965 3.325804 2.062444 2.898626 0.140609 -3.276876 -3.125416 0.288021 0.490256 3.192267 1.549229 1.403465 -2.335013 -4.636409 -1.844056 2.172104 2.048690 -2.957373 -0.085742
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.651770 -1.272460 -0.588214 0.224527 -1.161864 -2.416863 2.598346 -0.271296 -0.212298 -0.154344 0.143071 1.497379 -1.447130 1.147780 1.302722 -0.308681 0.529229 0.507042 -0.415520 -2.907830
wb_dma/wire_am0 -1.302681 -0.096358 0.472744 -2.778945 0.607501 -0.275650 -0.377622 2.000894 0.914525 0.612408 1.496855 0.816271 1.332606 -0.248641 -0.795154 1.936106 0.004245 1.337097 -1.076918 -0.712503
wb_dma/wire_am1 0.231482 -0.562958 -0.681452 1.074939 0.912221 0.374460 2.064568 -1.150993 1.414370 0.778643 2.100920 -0.217658 -0.193395 -1.153358 -1.119231 0.815370 0.357512 2.021637 0.601977 0.864771
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.297554 0.594369 -1.264561 3.084154 -1.329719 -0.550821 -2.233502 -0.505736 0.206117 1.383884 2.367804 -0.726588 1.460981 -1.424695 2.610682 2.081925 -1.260797 -0.871926 -2.099424 0.941279
wb_dma_ch_sel/assign_140_req_p0/expr_1 -0.413804 0.317984 -1.143416 3.215427 -1.245138 -0.327737 -2.172403 -0.645603 0.111820 1.379557 2.424852 -0.670959 1.337036 -1.410110 2.476876 2.028605 -1.244134 -0.697335 -2.156974 0.899185
wb_dma_ch_rf/always_22/if_1/if_1 -1.339452 -0.145019 0.475259 -2.661205 0.533996 -0.211661 -0.298213 1.954411 0.827644 0.659439 1.489052 0.831553 1.289242 -0.250141 -0.775349 1.957219 -0.030936 1.308879 -1.039045 -0.647218
wb_dma_de/assign_69_de_adr0 -0.714358 0.267371 3.928411 1.411242 2.073823 0.094523 -5.072343 -2.228602 -1.127388 -0.340870 1.632013 1.996227 1.758381 -1.487988 -4.092244 -2.801859 1.879797 0.618194 -3.623994 -0.509725
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.800521 -0.035578 0.077117 2.751487 -0.236055 -0.136820 -2.237714 0.897243 -0.780520 1.014003 4.160127 1.475467 0.847432 -1.637012 1.390993 1.286267 -0.247105 1.354059 -1.857174 2.314943
wb_dma_de/wire_mast0_go 1.260310 0.931831 0.663128 -1.573654 -1.316940 -2.756255 1.613287 0.185144 0.133804 -0.885062 -0.513859 1.540316 -0.731025 0.721102 -1.615044 -0.450918 1.100027 -0.922700 0.895618 -0.232047
wb_dma_wb_slv/input_slv_din 1.668769 2.340559 3.384931 -2.843138 0.177347 0.973105 -1.276577 0.240776 -1.566029 -1.771130 -0.261289 2.082041 -0.878996 -1.069505 -3.411850 -1.972374 1.076884 0.003214 2.125887 4.819803
wb_dma_de/always_3/if_1/if_1 -0.433504 2.050533 -0.403312 2.424369 -2.290286 3.228671 4.204703 0.952655 -1.736732 -0.373459 0.082459 -0.438971 0.386417 -1.139894 -1.532061 -0.041679 0.495262 0.464927 2.831377 2.499848
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.294257 -2.259605 0.036631 2.359095 -0.821626 0.335950 -0.658910 -1.600301 -1.076016 0.046778 -0.322070 -0.045103 -1.126985 1.742601 1.576336 -1.734955 -0.365856 0.607592 -1.704401 -2.408875
wb_dma_ch_sel/always_47/case_1 0.165229 -0.578984 -0.692298 1.087473 0.891199 0.414186 2.093223 -1.111066 1.389280 0.697653 2.093211 -0.261331 -0.234112 -1.166923 -1.161408 0.783956 0.315379 2.007701 0.706793 0.889877
wb_dma_ch_sel/assign_152_req_p0 -0.314163 0.465643 -1.224928 3.099284 -1.295224 -0.576993 -2.185431 -0.507970 0.225508 1.354720 2.377482 -0.766542 1.378782 -1.464831 2.601308 2.091056 -1.343669 -0.830486 -2.021054 0.827225
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 0.150997 -1.114447 1.796908 2.191782 1.607178 0.465327 -0.097792 -0.855856 0.625863 3.166849 1.297113 -2.304100 -2.384098 -0.459225 5.503297 0.090166 -1.173923 1.120310 0.134903 -4.075912
wb_dma_de/reg_de_adr0_we -0.935154 -1.405785 1.683212 1.258639 1.266715 -0.671770 -2.198149 -0.079429 0.265732 -0.115265 1.812404 -0.195936 -0.911007 -1.853867 0.022740 0.533624 -1.011678 0.017073 0.559493 -1.268261
wb_dma_ch_sel/assign_114_valid -0.033444 -0.824366 -1.860970 1.841324 0.402525 -1.173089 -2.115831 -1.012802 1.063945 1.639414 3.053251 0.015631 1.588159 -1.174226 2.618854 0.986729 -0.675939 1.226253 -3.175041 0.580470
wb_dma_ch_rf/assign_4_ch_am1 0.201089 -0.526614 -0.675513 1.092010 0.913621 0.394697 2.039796 -1.137605 1.462279 0.779834 2.131774 -0.307705 -0.220802 -1.204010 -1.114987 0.845105 0.342628 1.984844 0.707334 0.882559
wb_dma_de/wire_dma_done_all 1.247058 0.888468 -2.264489 -1.114126 0.260688 1.115163 0.002468 -0.180010 1.029543 3.550196 -0.015467 -1.026588 1.608531 2.124750 3.686086 0.873020 0.701732 1.654598 -2.677437 1.843965
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.269026 2.039289 1.603159 3.182042 -1.997734 1.686741 -1.770401 3.311483 -2.891884 1.576011 3.246022 1.262506 1.237839 -1.449205 1.159936 1.315960 0.329738 0.204622 0.476235 3.965897
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 3.434771 3.791811 0.934820 1.782129 0.169568 -2.660193 1.840318 -1.781254 2.979303 3.299938 0.955567 -2.460949 -1.380959 -1.391150 0.841626 2.410769 1.228672 -1.834290 1.997098 0.718952
wb_dma_wb_slv/input_wb_data_i 0.256037 7.448976 5.516517 1.436143 0.773798 0.851415 -5.294073 3.029004 -1.833871 1.184766 -2.226896 -1.946887 1.598654 -1.691337 1.072542 0.707322 1.984215 -4.836022 -1.904567 -3.747854
wb_dma_de/input_nd -0.160904 -0.758258 -3.906548 2.309913 -1.920676 1.282097 1.204586 0.627561 -1.107146 1.157786 2.806533 1.631324 1.248592 1.009781 3.182119 0.964903 -0.157432 2.977073 -2.930997 3.854528
wb_dma_ch_sel/assign_126_ch_sel 0.698224 1.903910 1.657400 0.210793 0.215764 -0.740871 0.102165 -4.562220 -1.336970 1.080904 0.563720 2.165089 3.028270 -2.362686 -2.233654 -3.781078 1.684393 -1.331106 -0.678797 1.911064
wb_dma/wire_mast1_err -0.071707 -1.241106 -0.367679 2.777434 -1.445208 -2.585229 0.423399 0.482957 -1.051656 0.889846 4.049567 3.023447 -0.627220 -0.318476 2.360778 0.901932 0.456089 1.738961 -2.177096 -0.620610
wb_dma_de/wire_ptr_valid -0.993604 -3.300724 -2.817822 1.500825 0.859974 1.186716 3.026386 -2.707180 -2.214043 -0.587434 -2.553872 1.430292 -0.087334 0.850678 1.059160 -0.977480 0.163869 -0.432038 -0.986526 -3.639201
wb_dma/wire_ch_sel 0.658871 -2.902586 1.053476 -2.739554 3.250518 -1.822383 -2.043211 -6.165298 -0.289501 2.533669 -1.238235 0.884591 0.407346 -1.020874 1.393688 -1.619630 -0.687046 -2.715988 0.746285 -0.621558
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -0.353369 -1.730479 -0.983451 3.086666 -2.091162 1.805997 1.375284 -2.646555 -2.128127 -1.676000 -2.067386 -0.255629 -0.993510 1.901034 0.642347 -2.889907 -0.605255 0.068988 -1.530796 -2.535338
wb_dma_de/always_12/stmt_1/expr_1 1.881692 1.316026 -2.743648 -0.666040 -2.017660 -3.025047 1.454523 -0.700436 0.792724 0.928638 0.905379 1.681490 1.692068 1.167592 1.225282 0.101717 1.309645 0.348564 -2.885063 1.450268
wb_dma/wire_dma_req -0.295277 -2.679531 1.121477 1.217594 3.599203 0.255370 -0.315208 -2.091982 -0.174720 3.557166 -0.107081 -0.634858 -1.639914 -0.170254 4.414836 0.200671 -0.254622 -0.056908 0.140702 -4.455275
wb_dma_ch_sel/assign_136_req_p0 -0.253454 0.552668 -1.187631 2.941691 -1.231252 -0.480078 -2.175033 -0.675360 0.225513 1.317116 2.199736 -0.768227 1.447278 -1.359808 2.321497 1.930375 -1.185739 -0.907823 -2.080242 0.899797
wb_dma_ch_rf/assign_5_sw_pointer 1.716003 1.201192 -0.109650 1.129268 1.000712 -1.781631 1.786675 -2.827509 1.617118 3.915957 1.488953 -0.258220 0.238330 -1.097879 1.410923 2.074301 1.067394 -1.191720 0.502153 0.134194
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -0.037924 -1.850523 -0.235007 -0.200777 1.111109 1.929880 1.294350 0.324105 -0.094259 2.668627 -0.797164 -1.303318 -1.706453 2.268802 4.156103 0.528576 -0.147479 1.947529 -0.218887 -2.595710
wb_dma_ch_rf/always_25/if_1/if_1/cond 0.189042 -0.558016 -0.702877 1.061715 0.892013 0.383105 2.058847 -1.123452 1.433767 0.731426 2.122223 -0.233995 -0.212680 -1.186780 -1.122269 0.809381 0.364094 2.037099 0.624312 0.906132
wb_dma_ch_sel/assign_97_valid/expr_1 -1.182638 4.702941 1.996163 3.761174 0.530784 4.048181 -2.273012 -0.038887 2.130990 2.915126 4.845022 -3.095628 3.189848 -2.584590 -0.822332 3.064567 0.347609 1.721850 -4.022868 0.182803
wb_dma_de/always_9/stmt_1 1.651563 2.914846 -1.061576 -2.691373 0.175049 1.120807 -1.051621 0.251852 1.335511 2.998411 -0.591029 -1.136415 2.350034 1.651181 1.094108 0.907095 1.148304 0.349485 -1.569586 4.263531
wb_dma_de/input_pause_req 2.120724 -0.391551 0.201206 -0.955704 1.382593 -4.955585 -0.679822 -5.571982 -0.829505 1.581328 -0.715700 3.453288 0.818089 -0.998148 -1.257071 -0.605152 1.799389 -4.360340 0.106817 0.948356
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 0.170930 -1.005446 1.821362 2.194664 1.574763 0.596199 -0.121381 -0.881798 0.586419 3.205386 1.227898 -2.287003 -2.370201 -0.384362 5.416813 0.067045 -1.105823 1.110126 0.108617 -3.923031
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 -0.504696 -3.360211 -0.558859 -1.118599 3.255017 1.419265 0.830826 -1.078011 -0.990439 3.112341 -2.107363 0.501809 -0.846934 2.339060 3.000917 0.592483 0.898315 0.503881 -0.252123 -3.272336
wb_dma_de/wire_dma_busy 1.632520 -0.479218 -1.915717 -1.745707 -1.190197 -1.773864 0.208687 -5.884000 0.313476 0.119464 -0.717124 0.336357 1.527673 -0.505389 0.221794 -2.446917 -1.343668 -2.091693 -0.091756 3.536476
wb_dma_ch_sel/always_37/if_1/if_1/cond -0.011730 -1.913601 -0.251380 -0.163371 1.091218 1.806300 1.301747 0.392908 -0.035326 2.732258 -0.673165 -1.264842 -1.753620 2.229378 4.316312 0.589313 -0.202105 2.036725 -0.263588 -2.730363
wb_dma_ch_pri_enc/always_2/if_1 0.670060 -1.217245 -0.575836 0.242645 -1.206510 -2.424799 2.585771 -0.262506 -0.246020 -0.163775 0.187964 1.483877 -1.444880 1.153787 1.263664 -0.328262 0.528759 0.511381 -0.369845 -2.842728
wb_dma_de/always_6/if_1/stmt_1 2.215506 3.178050 -3.856786 -0.136595 -1.989517 2.675118 2.855863 -2.039046 0.820904 1.645764 -1.704711 -2.483499 1.769036 1.601990 3.165447 -1.078827 -0.243185 0.637515 -1.736776 3.999737
wb_dma_ch_rf/input_de_txsz_we 1.069057 1.167391 -3.242854 -2.638092 -0.682529 -0.118464 -0.477855 2.637226 2.169162 1.857858 0.304174 -2.199726 1.300929 0.725707 4.921431 1.509718 -1.536515 1.338851 -0.519804 3.419002
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.170177 0.930662 0.695591 -1.533373 -1.254151 -2.594624 1.454686 0.151625 0.114494 -0.838461 -0.532228 1.406333 -0.667060 0.662852 -1.600818 -0.415487 1.040496 -0.911771 0.867665 -0.221562
wb_dma_wb_if/input_wb_addr_i 1.598818 5.929559 4.746684 -0.127144 1.517177 -1.760765 -2.524834 0.460683 -1.553540 1.617692 -3.208516 1.707283 1.470151 -0.689766 -0.803632 -2.428302 3.316728 -5.126971 -0.161937 0.076999
wb_dma_ch_sel/always_7/stmt_1 -0.059487 -1.902538 -0.241433 -0.137132 1.068763 1.837948 1.301436 0.334287 -0.110856 2.620196 -0.723030 -1.249727 -1.730892 2.236421 4.187742 0.522398 -0.176560 1.988158 -0.240329 -2.736379
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 0.926805 1.978997 3.552963 1.224723 1.113353 1.665179 1.113447 -3.816848 -0.898984 2.468874 0.987561 1.112490 -0.829458 -0.313451 -4.397408 1.346711 2.584191 -0.444276 0.346301 1.138110
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 0.024016 -1.257659 -0.916344 -2.737104 1.336562 -0.353341 2.580536 2.847888 -2.683890 3.964389 -1.355178 3.978161 0.191776 3.559283 4.075872 1.572693 3.308167 1.246563 -1.443190 -2.066550
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.241587 2.081044 1.570625 3.179812 -2.105493 1.630113 -1.769910 3.290469 -2.892832 1.429638 3.111197 1.232400 1.220426 -1.463973 1.122284 1.284143 0.257214 0.033805 0.478149 3.931747
wb_dma_ch_rf/always_4/if_1/block_1 0.971290 0.721753 0.474796 -0.569929 2.958560 1.477202 -1.424935 -3.317501 0.648583 1.204165 -5.458329 -1.394305 0.732625 3.558100 -3.950288 -1.345321 2.829618 -2.955647 -0.803239 -0.889679
wb_dma_de/reg_dma_abort_r -0.035472 -1.283130 -0.392697 2.781451 -1.327439 -2.494456 0.455285 0.399762 -1.041768 0.844954 3.940241 2.934661 -0.631817 -0.296930 2.406312 0.826563 0.411027 1.696672 -2.152270 -0.690193
wb_dma_ch_sel/input_ch2_txsz -0.064246 -1.839459 -0.179082 -0.063567 1.098602 1.878182 1.210415 0.212624 -0.150307 2.620344 -0.762337 -1.254202 -1.656047 2.218901 4.053096 0.489718 -0.090350 1.873157 -0.296253 -2.658209
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.180402 0.971394 0.728292 -1.542797 -1.263982 -2.604427 1.462600 0.132184 0.116966 -0.816130 -0.522775 1.459903 -0.637710 0.693825 -1.640046 -0.427164 1.071529 -0.922076 0.869181 -0.188534
wb_dma_ch_sel/input_ch5_csr 0.205249 1.847832 2.119294 -0.045591 1.179798 2.724478 -1.755181 -2.304332 0.025095 2.845987 -2.121114 -0.961885 1.963325 2.538671 -3.391576 0.085182 2.727328 -1.391268 -1.816279 -0.363712
wb_dma_ch_sel/assign_150_req_p0 -0.300048 0.623072 -1.074515 3.050832 -1.289441 -0.546348 -2.296887 -0.517853 0.190035 1.343035 2.287756 -0.740999 1.416340 -1.471253 2.550716 2.041574 -1.252291 -0.968893 -2.075128 0.826590
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.211238 0.970794 0.712522 -1.611235 -1.231242 -2.652035 1.515381 0.127366 0.152016 -0.861289 -0.561065 1.464775 -0.684517 0.694952 -1.661459 -0.449694 1.116297 -0.978764 0.906023 -0.237860
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.863615 -1.382900 1.569320 1.195303 1.149017 -0.700151 -2.056456 -0.060578 0.271556 -0.135652 1.823769 -0.141378 -0.911892 -1.784044 0.070016 0.539491 -1.051638 0.079572 0.491948 -1.218408
wb_dma_ch_sel/assign_155_req_p0 -0.362646 0.334763 -1.137892 3.142112 -1.202689 -0.525642 -2.307035 -0.519390 0.252551 1.236145 2.447322 -0.709704 1.341629 -1.529206 2.540326 2.044455 -1.368728 -0.755475 -2.061962 0.851230
wb_dma_ch_sel/always_43/case_1/stmt_4 -0.553704 -2.236582 -1.284711 1.798635 0.050620 0.154424 1.142066 -0.389523 -0.372088 0.736902 0.712225 0.097907 -0.824837 0.502457 2.980523 0.110359 -0.521077 1.471361 -1.297383 -2.801481
wb_dma_ch_sel/always_43/case_1/stmt_3 -0.097633 -1.860896 -0.178032 -0.073323 1.167236 2.018822 1.265945 0.268126 -0.115717 2.715259 -0.746873 -1.310872 -1.659025 2.260296 4.184077 0.502711 -0.138225 1.952562 -0.290763 -2.766951
wb_dma_ch_sel/always_43/case_1/stmt_2 1.411152 1.195274 2.903653 -2.354843 0.315745 -1.534091 1.481120 0.751786 0.026625 1.819836 -1.749894 0.305166 -1.767089 2.025577 0.695459 -0.105664 1.937609 -0.739380 1.064463 -3.448935
wb_dma_ch_sel/always_43/case_1/stmt_1 2.301190 2.899820 -1.618379 0.100975 -0.255296 0.532298 0.655605 -1.500732 1.498195 4.307811 0.098001 -2.067677 1.606244 1.285392 4.957020 -0.042066 0.692453 0.629515 -2.773507 1.329221
wb_dma_de/always_19/stmt_1/expr_1 0.051216 -2.393171 1.851776 1.670990 1.499801 0.380235 0.842376 -1.704634 -1.280361 1.341167 3.083248 1.850765 -1.800421 -1.759051 -1.716558 -0.550554 0.972319 2.548430 2.668937 2.700887
wb_dma_ch_rf/wire_ch_err_we -0.029470 -1.258736 -0.402030 2.791107 -1.389210 -2.573530 0.516370 0.465072 -1.064072 0.954209 3.955564 3.024009 -0.622479 -0.299239 2.448110 0.886199 0.483573 1.747544 -2.189449 -0.739495
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 1.168925 0.384641 0.845895 -0.704147 -0.997810 -1.745645 -0.269946 -4.804223 -1.379784 0.208441 -0.263820 1.838241 0.815379 -1.057660 -0.648534 -2.499558 -0.196490 -2.752740 0.479499 2.650568
wb_dma_rf/wire_ch1_adr1 -0.044961 0.502575 -1.016194 0.688361 -1.210837 1.461704 2.077424 -1.058762 -0.965744 -1.818875 -1.857942 -0.264564 0.054526 0.100592 -1.023079 -1.220041 -0.238877 -0.582917 0.231461 -0.156553
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -1.802393 1.971713 -0.869179 -0.227968 0.529600 1.465873 -0.975394 1.438562 -0.998266 0.237919 0.182971 1.847747 3.340290 -0.221468 -0.957366 4.715475 1.570580 -0.852715 -5.605336 -3.421323
assert_wb_dma_wb_if/input_pt_sel_i 1.223250 0.729811 0.788436 -0.522817 0.015462 0.469368 -1.346137 -2.640174 -0.670684 2.371838 -2.638834 -1.632395 0.432291 3.182850 -3.574052 -1.696884 2.448064 -0.724087 0.248766 0.592450
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -1.152706 0.569045 0.833053 2.236088 -0.508830 1.180626 -1.579401 3.141267 -2.249626 1.768180 4.164268 2.099173 1.360244 -1.285698 1.461645 0.360424 0.751100 2.450812 -0.558044 3.739970
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.193015 0.925062 0.675668 -1.552712 -1.203417 -2.592994 1.494155 0.152020 0.173263 -0.856031 -0.531209 1.424132 -0.692020 0.667712 -1.589806 -0.406430 1.026379 -0.946775 0.884996 -0.231079
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -0.544064 -2.279738 -1.363834 1.792394 0.061060 0.155866 1.200855 -0.376246 -0.369848 0.720403 0.733341 0.089772 -0.851438 0.536044 3.035870 0.129341 -0.604232 1.531781 -1.264702 -2.797918
wb_dma_rf/input_paused 1.533811 1.136224 0.364807 -0.012437 1.338377 -1.698762 0.050551 -0.363339 0.945298 0.314074 -1.341862 -0.616815 -0.990590 -0.316810 -1.125300 0.920890 1.165636 -1.852504 1.428418 -0.172140
wb_dma/wire_mast0_adr -0.580982 1.990472 2.052287 1.861525 -2.516835 3.611275 -1.021650 -1.055385 -0.198995 1.404164 -0.611438 -3.150326 -1.555106 1.931131 -0.288912 4.937932 -1.403865 -2.897106 -0.256112 -0.681418
wb_dma_ch_pri_enc/inst_u8 0.599153 -1.329368 -0.679851 0.349974 -1.173749 -2.337647 2.581440 -0.244997 -0.283428 -0.095977 0.263572 1.493661 -1.448612 1.183707 1.465757 -0.290110 0.471903 0.593338 -0.484510 -2.906255
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.310850 0.562409 -1.001841 3.060466 -1.180449 -0.435027 -2.348994 -0.685753 0.167988 1.337080 2.211674 -0.775711 1.414235 -1.424796 2.320657 1.953361 -1.199130 -1.035086 -2.035343 0.874730
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.140666 2.195860 -1.524146 -2.034666 -0.378451 -2.062143 -1.692538 0.610687 2.136251 -0.146653 -0.067996 -1.073359 2.177785 -1.096698 0.367317 0.189989 -0.548994 -1.156323 -0.471512 2.637985
wb_dma_ch_arb/always_2/block_1 -0.988488 -1.200171 1.807178 4.754388 -1.007458 3.310949 2.625409 -1.138783 -5.563281 2.431739 0.413506 3.130257 -0.525318 0.752565 -0.710225 -1.246735 2.985605 0.907483 1.418539 0.914306
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.213308 0.836398 -2.204467 -1.087924 0.328104 1.142193 0.071749 -0.180903 0.995227 3.661565 -0.036943 -1.084928 1.522919 2.122043 3.793041 0.905094 0.691652 1.625915 -2.692827 1.578419
wb_dma_ch_sel/always_40/case_1/cond -0.977702 -3.323408 -2.779912 1.366838 0.990507 1.203007 2.908746 -2.724849 -2.228095 -0.509522 -2.590625 1.567137 -0.024988 0.907869 0.968967 -0.977942 0.315893 -0.405524 -0.945629 -3.526364
wb_dma_ch_rf/assign_22_ch_err_we 0.018086 -1.106799 -0.323528 2.771227 -1.413459 -2.550374 0.409881 0.499358 -1.085586 0.923042 4.028696 3.082898 -0.577618 -0.348858 2.389370 0.859399 0.534416 1.707945 -2.196220 -0.532584
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.244501 2.038785 1.541530 3.126078 -2.095456 1.668851 -1.746960 3.348662 -2.887159 1.502574 3.115508 1.206697 1.183902 -1.380567 1.269258 1.334018 0.238645 0.058692 0.515850 3.893143
wb_dma_ch_rf/wire_pointer 0.913862 -3.010169 -3.822874 0.428601 4.153614 0.713170 2.046758 -3.939519 -0.008974 0.242340 -5.994720 0.110998 -0.407471 2.997611 -2.075723 -0.838086 2.386065 -1.170650 -0.824716 -3.092215
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.667768 -1.261809 -0.662081 0.237612 -1.201805 -2.436259 2.632137 -0.280347 -0.224924 -0.137145 0.183491 1.490654 -1.441445 1.197095 1.356255 -0.309033 0.470073 0.556406 -0.401520 -2.835981
wb_dma_ch_pri_enc/wire_pri19_out 0.628456 -1.269688 -0.615374 0.232686 -1.138281 -2.391314 2.582524 -0.284592 -0.202684 -0.067990 0.164363 1.440053 -1.462600 1.190941 1.382726 -0.314145 0.482993 0.548818 -0.430039 -2.932410
wb_dma_ch_sel/assign_5_pri1 0.899684 -1.093972 -1.694692 -0.798547 -1.688732 -1.831934 2.639416 -0.173220 0.159750 -0.907794 -0.013617 1.319024 -1.207125 1.479001 0.135147 -0.211628 0.066359 0.703576 0.362404 0.299526
wb_dma_rf/inst_u26 -0.069977 -1.150160 -0.363051 2.688766 -1.360353 -2.413418 0.371300 0.474672 -1.051210 0.836877 3.877115 2.942596 -0.525571 -0.340463 2.249622 0.787425 0.418867 1.627256 -2.124283 -0.484940
wb_dma_rf/inst_u27 -0.140431 -1.413448 -0.457952 2.918654 -1.337530 -2.413506 0.369676 0.430784 -1.041062 0.939795 4.083789 2.922385 -0.633666 -0.332399 2.593832 0.940345 0.302450 1.833716 -2.225079 -0.690005
wb_dma_de/always_23/block_1/case_1/block_10 0.148456 -1.035735 1.900765 2.177391 1.662703 0.620748 -0.180041 -0.868309 0.648116 3.277164 1.241080 -2.364690 -2.416701 -0.421804 5.481075 0.090840 -1.134495 1.095344 0.142523 -4.013845
wb_dma_de/always_23/block_1/case_1/block_11 -0.928883 -3.209490 1.340983 1.057719 2.244802 1.175934 -0.858720 0.115781 0.173349 2.322412 1.078795 -1.362232 -2.547736 0.405247 3.956783 0.935893 -1.178772 1.941879 0.296080 -3.704305
wb_dma_rf/inst_u22 -0.007768 -1.313755 -0.519011 2.835869 -1.291377 -2.342143 0.435225 0.241678 -1.058852 0.989785 3.952785 2.977520 -0.556175 -0.198614 2.349375 0.835063 0.452272 1.748776 -2.269895 -0.480827
wb_dma_rf/inst_u23 -0.069882 -1.228829 -0.264091 2.828527 -1.172079 -2.293569 0.203425 0.283528 -1.092258 1.014845 3.917471 2.895506 -0.550072 -0.352604 2.257869 0.860413 0.480469 1.650501 -2.209306 -0.593980
wb_dma_rf/inst_u20 -0.114861 -1.383296 -0.598877 2.869251 -1.409003 -2.416699 0.495221 0.566932 -1.015608 0.913897 4.073087 2.910995 -0.633611 -0.342919 2.630824 0.930993 0.277299 1.861606 -2.182501 -0.626355
wb_dma_de/assign_86_de_ack -0.299177 -2.579845 1.434458 1.170868 3.677960 0.222781 -0.499006 -2.127931 -0.282221 3.491304 -0.225906 -0.572078 -1.576328 -0.253269 4.116854 0.063699 -0.153964 -0.268672 0.236522 -4.505880
wb_dma_rf/inst_u28 -0.108323 -1.152826 -0.448779 2.844664 -1.341171 -2.285668 0.323121 0.543144 -1.053927 1.022833 4.037642 2.864128 -0.437220 -0.355140 2.525421 0.933634 0.403557 1.813096 -2.266406 -0.401557
wb_dma_rf/inst_u29 -0.096752 -1.338766 -0.278295 2.967776 -1.205278 -2.444342 0.248338 0.376196 -1.049495 0.972965 4.123749 2.923561 -0.611499 -0.456114 2.459589 0.937540 0.388970 1.739122 -2.193913 -0.660544
wb_dma_ch_sel/always_1/stmt_1 -0.282808 -2.645841 1.361465 1.159211 3.713967 0.150833 -0.377674 -2.263708 -0.228657 3.585192 -0.256985 -0.596842 -1.647474 -0.186758 4.276934 0.139145 -0.120549 -0.250201 0.175178 -4.784928
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.618659 1.579521 0.259025 -4.258050 1.556731 0.489082 -0.916642 -0.633552 2.498482 1.807110 -2.720918 -2.836758 0.607339 1.467571 -0.071775 0.173734 0.279651 -0.857683 0.780813 1.043611
wb_dma_ch_sel/assign_142_req_p0/expr_1 -0.326893 0.510689 -1.103713 3.080727 -1.215527 -0.507708 -2.319537 -0.557410 0.217377 1.270892 2.353406 -0.759718 1.431820 -1.487338 2.395374 1.972493 -1.239097 -0.850510 -2.079688 0.908001
wb_dma_rf/inst_check_wb_dma_rf 0.456966 1.322331 0.527086 0.016755 -1.702314 -0.160472 0.195823 -2.042503 -0.213911 0.273467 -2.145055 -1.463029 0.277923 1.141150 0.636744 -1.007631 -0.396990 -2.680089 -0.290150 -1.069834
wb_dma_rf/reg_wb_rf_dout 5.338637 6.647304 2.362183 -1.406398 2.463417 -2.249534 -3.841293 -3.574836 -1.146001 -1.979932 -4.985752 1.689711 0.582394 -0.599265 -3.376805 -4.152012 4.223252 -5.027738 -2.154907 2.794523
wb_dma/input_dma_req_i -0.303144 -2.484338 1.534612 1.241995 3.574479 0.191471 -0.476991 -2.178440 -0.281945 3.401134 -0.224773 -0.625709 -1.592538 -0.279659 3.979748 0.008977 -0.111203 -0.331703 0.186432 -4.590962
wb_dma_de/input_am1 0.177337 -0.569060 -0.650019 1.085095 0.910022 0.421849 2.111696 -1.104317 1.424193 0.772337 2.097684 -0.264586 -0.217504 -1.155473 -1.127424 0.844308 0.320390 2.047515 0.686553 0.870339
wb_dma_de/input_am0 -1.272895 -0.094566 0.468856 -2.665615 0.511195 -0.269643 -0.323244 1.929922 0.838827 0.636337 1.471440 0.828395 1.304886 -0.218373 -0.718322 1.940144 -0.058592 1.264872 -1.026382 -0.654507
wb_dma_ch_sel/reg_next_start 3.766577 2.531054 0.310476 0.431064 1.737806 -3.468881 2.008831 -2.064064 3.749097 3.475915 1.477626 -1.611682 -1.371946 -1.075245 0.941740 1.413105 1.806978 0.028921 1.174837 0.490612
wb_dma_ch_sel/input_ch4_csr 0.144953 1.842426 2.188399 0.158618 0.904558 2.648783 -1.762186 -2.192581 0.022062 2.807261 -1.811831 -1.030210 1.881453 2.348372 -3.325933 0.194520 2.496921 -1.374735 -1.523644 0.029161
wb_dma/wire_mast0_dout 0.247702 0.275263 2.146252 -0.765036 2.762229 1.179215 -2.917299 -1.859736 -1.585277 2.875898 -4.119285 0.311405 0.837890 1.641596 -1.876245 1.078220 2.809619 -3.597259 -0.297604 0.121896
wb_dma_ch_sel/assign_107_valid -0.053309 -0.894037 -1.897747 1.860603 0.395679 -1.143720 -2.101062 -1.036941 1.104676 1.569138 3.016531 -0.049416 1.598450 -1.169336 2.614315 0.976931 -0.718700 1.198012 -3.130511 0.589765
wb_dma/wire_next_ch 1.960584 -0.130946 -0.665017 -0.179641 2.451268 -2.413374 1.827590 -3.246571 2.168442 4.026808 1.845320 0.625809 0.364965 -0.598518 1.302468 0.891876 1.717595 0.636352 -0.487512 -0.084253
wb_dma_rf/wire_ch2_txsz -0.001790 -1.874042 -0.281278 -0.067739 1.043002 1.793108 1.294939 0.265447 -0.105048 2.668536 -0.660961 -1.255658 -1.674080 2.226462 4.216587 0.541179 -0.137705 1.976068 -0.272102 -2.628068
wb_dma_ch_rf/wire_ch_am0 -1.383974 -0.117890 0.510606 -2.831116 0.540264 -0.235592 -0.353859 1.962177 0.880634 0.757691 1.542736 0.878554 1.408426 -0.232470 -0.810394 2.045110 -0.011082 1.352276 -1.117103 -0.685616
wb_dma_ch_rf/wire_ch_am1 0.199908 -0.499116 -0.636412 1.024669 0.944342 0.416976 2.023017 -1.148033 1.452549 0.775652 2.081059 -0.293369 -0.220937 -1.146431 -1.185376 0.795924 0.389697 1.983532 0.683951 0.892733
wb_dma/wire_ch6_csr 0.143484 1.814329 2.126701 -0.000097 1.147699 2.897882 -1.932929 -2.234289 -0.026237 2.715574 -2.190257 -1.046363 1.930162 2.524718 -3.573623 0.031279 2.619962 -1.414216 -1.587615 0.049888
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.670125 -1.305173 -0.572270 0.253949 -1.171317 -2.416592 2.597920 -0.287975 -0.241211 -0.119356 0.107725 1.472785 -1.472376 1.204424 1.325932 -0.339616 0.504678 0.523071 -0.393480 -2.944313
wb_dma_de/input_csr -1.800532 0.165389 1.024987 -2.326705 4.091165 0.019800 -1.140363 6.899142 -2.853338 3.497219 2.692476 5.586938 3.216581 -0.438255 2.773473 0.969570 4.444481 4.221766 -3.385699 -1.688263
wb_dma_de/reg_read 2.336163 1.700934 -1.576837 -2.474086 -1.012066 -1.378425 1.421190 -0.028515 1.068460 2.742815 -0.420089 0.304276 0.867273 2.725804 2.270594 0.535381 1.635661 0.791423 -1.879106 1.462031
wb_dma/input_wb1_cyc_i 1.109606 0.684831 0.743263 -0.681314 0.129024 0.597496 -1.318983 -2.218226 -0.740132 2.550554 -2.523784 -1.604375 0.531038 3.207359 -3.270327 -1.580400 2.486202 -0.503008 0.276553 0.555070
wb_dma_ch_rf/wire_ch_adr0_we -0.904812 0.204193 4.057079 1.131615 2.256801 0.162624 -5.079369 -1.918121 -0.909497 -0.297300 1.716084 1.804821 1.772256 -1.569080 -4.138494 -2.607707 1.808653 0.769755 -3.442722 -0.810140
wb_dma_ch_sel/assign_140_req_p0 -0.230771 0.524144 -1.121133 2.850934 -1.110243 -0.633336 -2.312779 -0.662814 0.392484 1.249866 2.253387 -0.774171 1.498233 -1.506730 2.254099 1.912970 -1.260876 -0.919947 -2.026778 0.931082
wb_dma_rf/wire_ch3_txsz -0.536308 -2.181702 -1.332707 1.783805 0.071582 0.115743 1.164112 -0.383681 -0.362414 0.727601 0.759204 0.077211 -0.795308 0.516105 3.022823 0.153161 -0.535306 1.467145 -1.302304 -2.735909
wb_dma_rf/input_wb_rf_din 0.705716 8.334923 5.505431 0.654495 1.036269 0.578128 -5.858566 2.232703 -1.071830 1.723509 -2.674762 -2.763977 2.633520 -2.071705 1.001284 0.539399 2.096964 -5.426848 -2.425176 -3.790644
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.758904 0.438191 3.987874 1.002383 2.238547 0.051803 -5.122516 -1.986427 -0.892623 -0.280753 1.549075 1.807380 1.885923 -1.504198 -4.117477 -2.604077 1.884608 0.533822 -3.580578 -0.730861
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.185690 1.584102 0.674106 1.236456 -1.867173 0.627448 -0.178916 0.523672 -0.807130 -0.269313 -0.700585 -0.855540 -0.102326 -0.275476 -0.063978 1.078667 -0.590507 -2.263518 1.153144 0.478921
wb_dma_pri_enc_sub/reg_pri_out_d1 0.647948 -1.332806 -0.673232 0.241884 -1.163042 -2.411117 2.606148 -0.261602 -0.227554 -0.098254 0.154874 1.469248 -1.479790 1.181546 1.435499 -0.289207 0.463273 0.576141 -0.437086 -2.926163
wb_dma_ch_rf/always_19/if_1/block_1 1.132109 1.325275 -0.690805 -2.356094 0.547774 -1.140851 -1.060007 -1.355954 2.121649 -0.113779 -1.396575 -1.467594 1.520969 -0.238985 -1.411712 -0.290545 -0.054249 -1.404589 -0.188628 0.976182
wb_dma_ch_rf/always_2 -1.033612 -3.196672 -2.780602 1.443560 0.905409 1.191932 2.890231 -2.673849 -2.195027 -0.613880 -2.512294 1.506276 0.040196 0.860605 0.950448 -0.991766 0.221019 -0.441059 -0.991186 -3.447444
wb_dma_ch_rf/always_1 0.234613 -0.122893 0.897127 -1.209826 1.710443 -1.823224 -3.056119 -1.403655 2.405807 -0.238664 0.325195 -1.600151 0.571692 -1.894619 -1.346748 0.227238 -1.040891 -1.334152 0.385160 -0.233996
wb_dma_de/input_mast0_drdy 1.011421 -0.096826 1.907879 -1.106986 0.159919 1.889463 -0.742229 -3.393628 2.001954 3.712297 -0.167917 -2.601246 -2.074081 3.972630 0.082129 4.154825 0.141769 -0.211131 -2.062703 -2.130899
wb_dma_ch_rf/always_6 0.500656 1.447864 3.315133 -0.142362 1.586923 1.472001 1.642016 -2.144574 -1.359556 2.508785 0.346073 1.756207 -0.749383 -0.162117 -3.509614 1.613446 2.833460 -0.070515 0.599246 0.262864
wb_dma_ch_rf/always_5 -0.545548 0.325261 1.309528 -0.543234 0.166808 1.592470 -0.890379 -1.720655 -0.436244 0.135419 -2.287431 -0.537188 0.807272 1.682811 -1.807276 -1.081556 0.483925 -2.168791 -0.226923 -0.429038
wb_dma_ch_rf/always_4 0.911865 0.660639 0.509081 -0.397606 2.899444 1.436129 -1.401626 -3.029574 0.590946 1.162611 -5.281833 -1.335724 0.646943 3.464386 -3.739610 -1.281079 2.763707 -2.833328 -0.789639 -0.936822
wb_dma_ch_rf/always_9 -0.082248 -1.133065 -0.266747 2.872092 -1.305064 -2.451723 0.231477 0.418907 -1.080307 0.970739 4.003936 2.971190 -0.488033 -0.413080 2.355945 0.871570 0.493626 1.602283 -2.210954 -0.572633
wb_dma_ch_rf/always_8 2.141474 1.673229 0.450707 -2.487142 -0.684227 -2.570540 -1.044769 -6.319978 0.178223 0.589920 -1.122000 0.737483 2.294283 -1.342155 -1.520109 -2.710912 -0.084409 -3.864159 0.004410 3.404908
assert_wb_dma_rf/input_wb_rf_dout 0.446094 1.282457 0.585400 -0.096487 -1.614364 -0.165659 0.083031 -2.053313 -0.195562 0.248289 -2.154984 -1.437570 0.227905 1.164310 0.420054 -1.005861 -0.390089 -2.673709 -0.254879 -0.900421
wb_dma/wire_wb1_addr_o -0.588902 0.656048 0.656316 -0.212075 -0.464509 1.240627 0.467960 2.728112 -1.461261 0.584952 0.579210 0.654983 0.565290 0.024552 0.355336 -0.700968 0.729205 1.246637 1.251477 1.651668
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.696932 -1.198456 -0.543100 0.208219 -1.121997 -2.349669 2.522184 -0.288680 -0.258096 -0.070183 0.090250 1.464004 -1.448565 1.199850 1.248367 -0.322863 0.579455 0.448943 -0.407239 -2.864509
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.753075 -0.008189 0.075229 2.646161 -0.225602 0.025897 -2.111119 0.726075 -0.863484 1.094244 3.901864 1.498946 0.920065 -1.428408 1.236558 1.234495 -0.069107 1.330431 -1.914528 2.301659
wb_dma_wb_slv/always_5/stmt_1/expr_1 -1.257383 1.827057 0.994277 3.186994 -2.281266 -1.371692 -3.177263 4.081255 -0.782324 -0.168409 3.755944 -0.283890 0.359810 -3.613863 3.406175 2.776791 -2.409121 -1.381873 0.579012 1.285162
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -1.100381 2.708895 4.506986 -1.921485 -1.630611 3.773211 -0.436024 -3.597497 -3.594853 0.610532 -1.392251 1.546658 2.338026 1.232280 -0.968384 -2.496819 0.875823 -2.960940 -2.367229 -0.918346
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.099219 2.693083 1.693269 1.608306 -3.566178 -3.896975 -1.626268 4.245217 -0.656050 -1.093694 3.080342 1.066270 -0.456157 -2.867639 1.779487 2.321996 -1.427214 -2.366534 1.594110 1.123214
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -0.286617 -2.199890 -2.523224 0.800599 -0.488080 0.691479 1.371066 -0.339252 -0.012117 -0.051992 0.577734 -0.067059 -0.572657 0.887029 1.910136 0.194090 -1.075818 1.745175 -0.486497 0.377202
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.192682 0.863312 0.667576 -1.532112 -1.214350 -2.574390 1.452954 0.134162 0.142297 -0.865547 -0.527083 1.374631 -0.704955 0.653911 -1.546298 -0.416316 1.020690 -0.894756 0.883679 -0.218493
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.402962 -2.470894 -0.103031 2.519756 -0.827909 0.380426 -0.560307 -1.599078 -1.152490 0.039881 -0.221522 0.018215 -1.146899 1.725205 1.685570 -1.724063 -0.441252 0.779156 -1.765422 -2.565807
wb_dma_wb_slv/reg_slv_dout 0.292437 7.786477 5.598642 1.550002 0.887541 0.741699 -5.367607 3.188390 -1.861319 0.935470 -2.232772 -1.935293 1.777202 -2.008037 0.854077 0.463111 2.113227 -4.907732 -1.932928 -3.837402
wb_dma_ch_pri_enc/always_2 0.677400 -1.296474 -0.641437 0.221604 -1.207245 -2.458732 2.624944 -0.264485 -0.223044 -0.157376 0.165851 1.517363 -1.471152 1.195512 1.339335 -0.309875 0.525579 0.548511 -0.395581 -2.914731
wb_dma_ch_pri_enc/always_4 0.642828 -1.214707 -0.542237 0.196406 -1.151573 -2.474151 2.590021 -0.270196 -0.240689 -0.158590 0.125051 1.514403 -1.456601 1.155812 1.311054 -0.338760 0.523493 0.507471 -0.392871 -2.976487
wb_dma/inst_u3 0.890524 2.032245 3.029024 -0.710416 1.175416 1.726631 -2.248891 -2.813878 -2.549040 2.401923 -4.637269 0.314480 0.355096 3.272128 -4.263982 -0.290230 3.672041 -3.766776 -0.497309 0.880157
wb_dma_wb_slv/always_1/stmt_1 1.977630 7.405788 5.067266 -0.256752 1.451986 -2.894701 -2.338801 1.675355 -1.772694 1.056767 -2.131188 1.438213 2.277818 -2.588470 -0.570980 -3.409423 3.839283 -4.350446 -0.021385 -1.189919
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359971 2.083849 1.496761 3.177024 -2.154968 1.606421 -1.793476 3.720695 -2.923237 1.501426 3.448246 1.283645 1.255847 -1.583029 1.411686 1.394125 0.225483 0.312632 0.540813 4.120701
wb_dma_rf/wire_ch0_am0 -1.303958 -0.128044 0.458080 -2.732287 0.533491 -0.200260 -0.281673 1.904502 0.874319 0.673514 1.451524 0.815166 1.304107 -0.214697 -0.820467 1.923557 -0.033420 1.261245 -1.056841 -0.651626
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.266577 2.068163 1.618824 3.185119 -2.070602 1.660232 -1.874106 3.372936 -2.920744 1.610821 3.325524 1.291311 1.273501 -1.464939 1.218210 1.307596 0.342887 0.190293 0.436398 4.054471
wb_dma_wb_mast/wire_mast_drdy -0.037066 -0.357746 2.077264 1.369888 -1.155741 2.333792 -0.485497 -0.443756 -0.120018 3.733241 2.160322 -0.940090 -2.907072 3.472550 2.692250 4.821785 -0.246045 1.077017 -2.086828 -1.428974
wb_dma_wb_if/wire_mast_pt_out 1.308678 -0.025186 1.065671 -0.063965 0.531843 0.259685 -0.866768 -2.406021 -0.241303 1.366441 -2.881116 0.454551 -1.747262 2.701271 -0.170778 0.540920 0.542427 -3.017277 0.465946 1.770589
wb_dma_ch_sel/assign_95_valid/expr_1 -0.277295 5.173667 3.519301 1.205945 0.284842 3.476369 -0.937935 1.081303 2.426455 3.793534 3.978476 -2.931239 1.735889 -0.709324 -1.014730 3.462668 1.205121 1.931461 -2.495700 -0.218594
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.652526 -1.268183 -0.614707 0.249218 -1.182355 -2.427253 2.608277 -0.262885 -0.254207 -0.145394 0.195468 1.525608 -1.422896 1.163452 1.322415 -0.317998 0.524862 0.544007 -0.387181 -2.872396
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.624887 -1.111470 -0.448650 0.209969 -1.092227 -2.272376 2.380531 -0.317510 -0.257152 -0.104520 0.103154 1.396162 -1.341634 1.140969 1.176820 -0.336678 0.552077 0.395138 -0.413811 -2.801799
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.603801 -1.355989 -0.690492 0.317584 -1.161166 -2.394999 2.630717 -0.264940 -0.245943 -0.089680 0.227838 1.478224 -1.497563 1.231221 1.481195 -0.270868 0.501167 0.619141 -0.472898 -3.002112
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -1.669681 0.076800 0.703929 5.921078 -3.823359 3.171995 -0.510701 0.864578 -4.750238 -0.365196 1.083333 1.046975 0.080675 0.258930 1.654316 -1.659082 -0.389518 0.235062 -0.828050 1.140893
wb_dma/constraint_slv0_din 1.557166 1.884504 0.452432 0.649398 0.069445 -2.698390 -1.431797 -1.793455 -0.302504 -0.401115 -1.785989 -0.086174 0.145502 -0.950033 0.718184 -0.421127 0.411254 -4.251980 -0.073812 -0.847310
wb_dma_de/always_4/if_1/if_1 1.872774 1.308295 -2.843384 -0.670679 -2.083354 -2.979239 1.435061 -0.675418 0.897536 0.953834 0.968876 1.594719 1.817491 1.166873 1.238103 0.173903 1.237776 0.450569 -2.929954 1.556640
wb_dma_rf/always_2 1.806777 -0.201043 -1.382327 -0.155213 1.262508 -5.722154 -1.844458 -3.271627 -0.082339 0.293271 -1.130876 2.507251 1.140985 -0.767020 0.701110 0.223966 1.263677 -4.579439 -1.708883 -1.335121
wb_dma_rf/inst_u24 -0.087667 -1.378000 -0.494390 2.825925 -1.356057 -2.465697 0.456828 0.471949 -1.024850 0.904380 4.026227 2.915210 -0.635499 -0.309839 2.522087 0.915019 0.333565 1.817229 -2.168326 -0.728886
wb_dma_rf/always_1 5.227605 6.832999 2.509991 -1.486984 2.333647 -2.190582 -3.765665 -3.243626 -1.101611 -1.941760 -4.947804 1.521543 0.663941 -0.704962 -3.269648 -4.063488 4.120262 -5.058638 -2.001641 2.626273
wb_dma_ch_sel/always_38 3.365581 3.719108 0.728897 1.806088 0.200100 -2.403801 1.806014 -1.732821 3.013182 3.282362 0.984229 -2.520252 -1.327362 -1.380744 0.646391 2.554509 1.192191 -1.706357 2.096232 1.118753
wb_dma_ch_sel/always_39 -0.171247 -0.781810 -3.923049 2.279529 -1.928346 1.246823 1.150568 0.649660 -1.083739 1.152613 2.814986 1.621013 1.233700 0.960362 3.120405 0.968018 -0.181169 2.975460 -2.927007 3.852417
wb_dma_ch_sel/always_37 0.839185 1.069844 1.650741 -0.366307 1.172737 -0.985781 -0.055651 -4.725058 -1.161392 0.946357 0.976633 2.688628 2.808989 -2.198286 -2.225948 -4.903291 1.981302 -0.028731 -1.129813 1.884070
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.769267 -0.087655 0.011227 2.735265 -0.319117 -0.179815 -2.103695 1.008554 -0.794558 1.028975 4.109838 1.499957 0.791378 -1.610864 1.581729 1.321703 -0.299486 1.364061 -1.858407 2.192445
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.063133 2.330619 -1.126080 -2.772652 1.063393 0.689306 3.131645 2.580628 -1.371965 1.584613 0.786995 3.619428 2.879060 0.079005 -0.514302 -0.892158 4.514098 4.464973 -2.496218 2.173494
wb_dma_ch_sel/assign_10_pri3 -0.253505 -2.126627 -2.486015 0.772815 -0.491745 0.670841 1.328774 -0.293230 0.028710 -0.063900 0.538245 -0.029303 -0.586269 0.837145 1.836081 0.218148 -1.022328 1.741658 -0.486085 0.424692
wb_dma_rf/inst_u21 -0.051318 -1.253859 -0.380823 2.819766 -1.339300 -2.490916 0.339660 0.466319 -1.030402 0.895373 4.005294 2.942825 -0.574956 -0.375171 2.449627 0.870461 0.398844 1.692830 -2.194791 -0.605040
wb_dma_rf/wire_ch3_adr0 1.129826 -1.827050 1.477460 0.741031 -0.909007 -0.060336 -1.171413 -4.459960 -2.294163 -0.657332 -1.902591 1.595439 -1.678980 2.140775 -2.455441 -2.909617 0.904994 -1.082697 -0.201145 1.454666
wb_dma_ch_rf/input_dma_busy 1.922155 1.642520 0.610964 -2.279659 -0.762730 -2.265233 -0.997761 -6.096800 -0.091730 0.647323 -1.063811 0.808941 2.330149 -1.263670 -1.435333 -2.767528 -0.055360 -3.717625 0.003499 3.338108
wb_dma_ch_sel/assign_134_req_p0 -0.658460 1.156504 -0.272350 3.471247 -3.319583 2.086315 -1.361409 -0.101657 -2.677001 -0.533472 -0.267261 -0.408362 1.506135 0.146715 0.489695 -1.842050 -0.498393 -0.897649 -0.907251 2.081302
wb_dma/wire_wb0m_data_o 1.657714 2.345530 3.355169 -2.949202 0.128936 0.913142 -1.372429 0.425684 -1.504534 -1.839222 -0.397357 1.934925 -0.925091 -0.990121 -3.400615 -1.929194 0.959072 -0.077537 2.241900 4.867633
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.806833 -0.110572 0.159098 2.797880 -0.224591 -0.102477 -2.248533 0.883218 -0.810165 1.075538 4.101515 1.474597 0.845294 -1.605783 1.371271 1.320022 -0.218681 1.369223 -1.901627 2.163519
wb_dma_ch_rf/always_6/if_1 0.470483 1.505862 3.621689 0.189974 1.521728 1.951800 1.535313 -2.318968 -1.687729 2.650367 0.193183 1.537522 -0.923168 -0.004106 -3.324443 1.535695 2.861090 -0.142205 0.620434 0.194219
wb_dma 0.902273 1.905354 3.074671 -1.207925 1.601364 1.687250 -3.342059 -2.616982 -2.092113 3.157188 -5.104071 -0.079032 1.227640 3.641172 -4.269949 -0.635873 3.814525 -4.217680 -0.210171 1.075885
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 2.125886 2.005159 -2.558190 -1.612656 -2.246747 0.090008 3.456954 -1.007901 0.110441 0.769007 -2.136198 0.026708 0.836163 2.774113 1.243808 -0.719706 1.282187 0.267551 -1.614053 1.142444
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 1.191306 1.317504 -0.734459 -2.413668 0.565855 -1.181128 -1.078209 -1.420201 2.208271 -0.092103 -1.477076 -1.506383 1.513070 -0.185127 -1.446274 -0.304001 -0.011252 -1.419970 -0.149837 1.018438
assert_wb_dma_rf/input_wb_rf_adr 0.473243 1.160752 0.492264 -0.049946 -1.510640 -0.197853 0.129823 -2.093638 -0.187300 0.317805 -2.057308 -1.334481 0.243547 1.167147 0.430201 -0.974515 -0.337410 -2.575581 -0.235811 -0.885118
wb_dma_ch_rf/always_6/if_1/if_1 0.565418 1.697464 3.467841 0.232377 1.584617 1.684865 1.422899 -2.235024 -1.397620 2.459596 0.352084 1.450729 -0.876185 -0.321587 -3.408073 1.671659 2.763909 -0.139371 0.505670 0.122113
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.645226 -1.337430 -0.718730 0.261717 -1.189383 -2.408314 2.625696 -0.211158 -0.237071 -0.117151 0.232574 1.497031 -1.447652 1.194434 1.425453 -0.303404 0.449530 0.629851 -0.426192 -2.876537
wb_dma_ch_arb/wire_gnt -0.954400 -1.152128 1.817433 4.865737 -1.198606 3.222433 2.800169 -1.176618 -5.555421 2.129556 0.414419 3.144433 -0.572076 0.656222 -0.876117 -1.368882 2.903030 0.845998 1.580625 0.926438
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 0.028422 -1.361627 -0.555490 2.785299 -1.383477 -2.477633 0.697149 0.270880 -1.041741 0.940779 3.884452 2.994168 -0.669083 -0.101860 2.435622 0.862494 0.523908 1.827415 -2.256943 -0.714869
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 1.512775 1.239729 0.461000 0.109969 1.416887 -1.657926 -0.029944 -0.415519 1.036406 0.496909 -1.249995 -0.663131 -0.939222 -0.347779 -1.111040 1.029286 1.227627 -1.800586 1.358887 -0.283399
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -0.224673 -0.954036 -4.095560 2.255349 -1.959751 1.227498 1.302936 0.684342 -1.078253 1.030850 2.837298 1.645110 1.118741 1.066001 3.229084 0.977282 -0.250665 3.121353 -2.868875 3.817431
wb_dma_rf/always_1/case_1/cond 5.327836 6.579301 2.101899 -1.286678 2.235676 -2.425707 -3.641893 -3.427479 -1.070827 -2.021907 -4.809269 1.612096 0.569210 -0.683096 -2.893507 -4.072522 4.018417 -4.937426 -2.286197 2.599007
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.657775 -1.317914 -0.606054 0.254373 -1.171779 -2.487212 2.653480 -0.248873 -0.243720 -0.140024 0.125721 1.513883 -1.513193 1.193609 1.374987 -0.344145 0.532662 0.535051 -0.381700 -3.073926
wb_dma_wb_slv/assign_4/expr_1 2.626624 1.939377 4.405877 -2.346955 0.815009 1.643602 -1.991351 -2.033085 -2.076676 0.463381 -2.753408 2.543424 -2.492122 1.903543 -2.453481 -0.991236 1.684431 -2.582270 1.961489 5.833369
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -0.077148 -1.874750 -0.197411 -0.036381 1.124412 1.851003 1.263532 0.292083 -0.132122 2.690781 -0.697067 -1.260880 -1.720442 2.184539 4.253633 0.533184 -0.152350 1.955079 -0.282583 -2.851051
wb_dma_de/always_3/if_1/stmt_1 -0.165923 1.481662 0.607933 1.208639 -1.754041 0.490537 -0.198783 0.545040 -0.750775 -0.289315 -0.599675 -0.784787 -0.067186 -0.337367 -0.030706 1.059270 -0.624227 -2.094378 1.043375 0.445542
wb_dma_ch_sel/assign_104_valid -0.097896 -0.863842 -1.894830 1.895632 0.346181 -1.121047 -2.048054 -0.848550 1.016856 1.546723 3.130152 0.040984 1.540109 -1.197450 2.746205 1.035019 -0.736599 1.303054 -3.152901 0.575927
wb_dma_ch_rf/always_9/stmt_1 -0.081003 -1.318688 -0.463513 2.855561 -1.311138 -2.456304 0.397360 0.498795 -1.017793 0.915032 4.060301 2.880862 -0.600060 -0.389325 2.465762 0.936249 0.315856 1.809044 -2.168909 -0.540571
wb_dma_wb_if/input_mast_adr -0.668267 2.168858 1.452051 0.743548 -2.010162 1.680851 0.214499 2.996356 -2.178385 0.468876 -0.340553 -0.118960 0.484549 -0.172234 0.163434 0.230745 0.328737 -1.062732 2.332661 1.958807
assert_wb_dma_ch_arb/input_req 0.120469 1.327628 -1.497771 1.502575 -1.453355 0.607591 -0.101469 0.917284 -1.084362 1.144692 2.270613 1.668909 1.756932 0.160733 1.263604 0.790277 0.845826 1.278851 -2.413427 3.521748
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.424427 -2.541034 -0.116652 2.510895 -0.830185 0.369669 -0.448963 -1.575560 -1.156487 -0.035685 -0.272137 0.050378 -1.234643 1.723831 1.713618 -1.749039 -0.440644 0.780229 -1.682300 -2.647050
wb_dma_wb_if/input_wbm_data_i 0.384680 7.702640 5.832712 1.418584 1.029448 0.957714 -5.404485 3.111123 -1.895957 1.332957 -2.096527 -1.826821 1.587015 -1.748247 0.778567 0.697319 2.320634 -4.649062 -1.927870 -3.474140
wb_dma_de/wire_tsz_cnt_is_0_d 2.163505 2.148980 -2.604880 -1.732021 -2.200593 0.176048 3.382388 -0.902014 0.169907 0.858279 -2.142322 -0.038916 0.968643 2.744517 1.300770 -0.653735 1.291899 0.309632 -1.628196 1.399573
wb_dma/wire_dma_err -0.113186 -1.287509 -0.401951 2.843341 -1.257901 -2.382114 0.344620 0.404941 -1.020000 0.913555 3.939596 2.856208 -0.592991 -0.321474 2.410740 0.877576 0.372194 1.707076 -2.171563 -0.689573
wb_dma_ch_sel_checker/input_ch_sel_r -0.262396 -0.155732 1.021953 0.990971 0.487957 -0.536911 -0.053546 -0.040527 -0.376189 0.747310 0.154014 0.152912 -0.278025 -0.282587 1.192035 -0.090009 0.445886 -0.160576 -0.758314 -3.083893
wb_dma_ch_sel/assign_119_valid -0.054029 -0.919770 -1.910577 1.882939 0.409290 -1.161795 -2.110297 -1.062588 1.133554 1.531215 3.081856 0.024704 1.557663 -1.227415 2.585976 1.006821 -0.775254 1.255682 -3.148736 0.666941
wb_dma_inc30r/input_in -0.739821 -0.186127 2.016625 4.875212 -0.858353 4.118481 1.987875 -4.824365 -2.203864 -0.343039 -0.944993 -0.788578 -0.006986 -0.043029 -4.399498 -3.774432 1.351067 0.429266 0.508358 -0.573334
wb_dma_ch_pri_enc/inst_u15 0.678361 -1.258065 -0.602683 0.200545 -1.194036 -2.439057 2.643869 -0.276734 -0.211966 -0.143750 0.128340 1.518466 -1.497998 1.189195 1.310105 -0.306639 0.521235 0.538665 -0.350313 -2.894256
wb_dma_ch_pri_enc/inst_u14 0.643415 -1.311751 -0.677219 0.255928 -1.164998 -2.390594 2.593189 -0.284361 -0.199404 -0.116254 0.188492 1.461743 -1.457617 1.204214 1.405050 -0.312602 0.460370 0.585343 -0.429278 -2.891062
wb_dma_ch_pri_enc/inst_u17 0.669934 -1.229980 -0.604776 0.239144 -1.162011 -2.383872 2.597039 -0.261011 -0.255050 -0.115418 0.130894 1.536469 -1.416808 1.174165 1.286741 -0.338399 0.530844 0.540719 -0.397014 -2.830540
wb_dma_de/wire_dma_err -0.082808 -1.232504 -0.387876 2.790219 -1.333354 -2.484141 0.334159 0.540065 -1.046550 0.860056 4.041198 2.987539 -0.582305 -0.375925 2.417235 0.847701 0.380992 1.726976 -2.141725 -0.582055
wb_dma_ch_pri_enc/inst_u11 0.668541 -1.288279 -0.586128 0.246050 -1.173334 -2.425853 2.568421 -0.234486 -0.205354 -0.106405 0.145111 1.469009 -1.450241 1.175614 1.387679 -0.287513 0.483706 0.513643 -0.389228 -2.923968
wb_dma_ch_pri_enc/inst_u10 0.617214 -1.353011 -0.698291 0.312174 -1.183783 -2.306264 2.564080 -0.204729 -0.227509 -0.101566 0.223454 1.442596 -1.442545 1.147658 1.429587 -0.269131 0.450676 0.635102 -0.436014 -2.841577
wb_dma_ch_pri_enc/inst_u13 0.601922 -1.361090 -0.713255 0.278180 -1.145704 -2.301530 2.618451 -0.261535 -0.205721 -0.137341 0.162943 1.448780 -1.458358 1.194571 1.366847 -0.291516 0.442654 0.612213 -0.405174 -2.858095
wb_dma_ch_pri_enc/inst_u12 0.682646 -1.294380 -0.649955 0.264108 -1.157338 -2.432269 2.630829 -0.300029 -0.239206 -0.119245 0.168137 1.490458 -1.442707 1.179892 1.376855 -0.321661 0.528740 0.558665 -0.421592 -2.918326
wb_dma_ch_pri_enc/inst_u19 0.674138 -1.247577 -0.650133 0.187004 -1.188062 -2.425949 2.651556 -0.308663 -0.240635 -0.078066 0.154017 1.504040 -1.449443 1.212412 1.344909 -0.308007 0.547411 0.515584 -0.423738 -2.867770
wb_dma_ch_pri_enc/inst_u18 0.682121 -1.244290 -0.586958 0.252496 -1.147018 -2.414391 2.577318 -0.294217 -0.250485 -0.062867 0.143943 1.535384 -1.456095 1.177088 1.347223 -0.304145 0.569706 0.525542 -0.428551 -2.995022
wb_dma_ch_sel/assign_110_valid -0.112007 -0.912695 -1.887923 1.888753 0.421156 -1.030644 -2.033374 -1.050107 1.005858 1.591896 3.006308 0.062363 1.540374 -1.075599 2.572153 0.972565 -0.699170 1.257836 -3.125086 0.626388
wb_dma_rf/inst_u30 -0.053640 -1.297941 -0.509401 2.841714 -1.390141 -2.440471 0.513059 0.391429 -1.053692 0.962991 3.965115 3.018674 -0.623963 -0.223373 2.455745 0.849996 0.472020 1.822334 -2.253531 -0.594020
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -0.359558 -1.568233 0.569166 4.161550 0.521509 -1.045937 -0.099092 -1.538733 0.362915 1.263654 2.683988 -1.062002 -1.577586 -2.072428 4.432209 -0.313430 -1.648889 0.783372 -0.850394 -4.098787
wb_dma_ch_pri_enc/wire_pri6_out 0.616935 -1.252939 -0.550918 0.236233 -1.151302 -2.383631 2.574790 -0.252915 -0.263535 -0.067034 0.130669 1.462127 -1.436960 1.202429 1.306869 -0.293129 0.526299 0.522807 -0.416742 -2.949585
wb_dma_rf/assign_6_csr_we 0.447518 -1.397556 -1.713802 -0.054201 0.144821 -4.885244 -2.304362 -3.143261 -0.741778 -0.080789 0.422541 3.241690 2.120371 -0.868990 1.768126 -0.556279 0.106604 -3.210506 -3.159481 -1.266882
wb_dma_de/assign_82_rd_ack 2.324067 1.674691 -1.568214 -2.594593 -0.881081 -1.339241 1.414340 0.008881 1.169579 2.754539 -0.571305 0.212149 0.865695 2.725148 2.318161 0.496572 1.586847 0.729590 -1.816614 1.421116
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -0.972884 -3.908859 -1.897057 0.764226 2.143391 -0.272625 0.965589 -1.664053 -1.148755 1.155159 -0.718720 1.733091 -0.165005 0.810414 2.052209 0.254288 0.397543 0.183554 -1.191851 -3.430340
wb_dma_ch_sel/assign_96_valid -0.912043 3.726775 1.945552 2.291601 1.093433 1.852266 -0.866222 -0.717785 1.498928 2.769265 3.518683 -0.741704 3.040569 -1.858307 -2.453026 3.070827 1.704380 0.096128 -3.041715 -0.931654
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.667068 -1.329306 -0.662820 0.279473 -1.216443 -2.484811 2.690663 -0.253284 -0.259610 -0.126481 0.188814 1.562563 -1.479711 1.211750 1.426292 -0.310732 0.530118 0.566750 -0.433562 -2.965741
wb_dma_de/reg_next_ch 1.857376 -0.240731 -0.734758 -0.047083 2.605939 -2.370433 1.836214 -3.215654 2.234049 4.008199 1.950794 0.582584 0.432813 -0.798077 1.329145 0.899898 1.670042 0.742016 -0.455812 -0.119031
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.185028 0.984226 0.709487 -1.559312 -1.231328 -2.586327 1.469685 0.159056 0.120381 -0.838471 -0.545939 1.459689 -0.647524 0.660275 -1.622309 -0.412516 1.073322 -0.928292 0.840005 -0.183198
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.105899 0.915892 0.698189 -1.435050 -1.216301 -2.464594 1.392598 0.166102 0.137917 -0.796225 -0.487905 1.394690 -0.609145 0.645176 -1.569387 -0.360345 1.032407 -0.851614 0.834509 -0.209374
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -1.001339 -3.978323 -1.891338 0.783854 2.226483 -0.312264 0.915075 -1.764494 -1.271613 1.198078 -0.722852 1.852808 -0.101027 0.757293 1.996715 0.245134 0.467373 0.153837 -1.249014 -3.459264
wb_dma_ch_rf/assign_24_ch_txsz_dewe 1.042533 1.201574 -3.209852 -2.543109 -0.732887 -0.091790 -0.524751 2.761586 2.133509 1.871625 0.487061 -2.183195 1.302047 0.645586 5.013830 1.561683 -1.587146 1.393726 -0.553597 3.424042
assert_wb_dma_ch_arb 0.109317 1.363015 -1.528817 1.500667 -1.458577 0.611481 -0.097184 0.951622 -1.071076 1.241063 2.308364 1.685130 1.802404 0.213819 1.366500 0.787474 0.862653 1.344826 -2.486429 3.527424
wb_dma/wire_csr -0.272762 0.023107 0.343683 -3.083061 3.850178 -1.137005 -3.990508 2.349633 -0.032046 2.567249 -1.634399 1.953577 3.837392 1.461593 -1.285339 -1.059753 3.428120 -0.562841 -1.287031 0.490495
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.235719 0.940342 0.659168 -1.632734 -1.221855 -2.653945 1.492272 0.160363 0.164260 -0.853792 -0.587280 1.406080 -0.719368 0.708173 -1.622051 -0.416854 1.064250 -0.942433 0.921863 -0.218222
wb_dma_wb_if/input_mast_din -0.228983 0.429743 1.284187 -3.449915 1.664945 1.848639 0.709175 3.691916 -0.603118 2.698250 -2.028917 -0.575187 -0.593393 1.990965 2.926229 1.176437 1.097168 1.104551 0.945182 -1.778973
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.851429 -1.390632 1.527868 1.234926 1.145272 -0.713809 -2.029366 -0.070301 0.269600 -0.077948 1.837031 -0.173638 -0.925467 -1.742516 0.135634 0.568728 -1.018091 0.045799 0.535140 -1.239811
wb_dma_ch_rf/reg_sw_pointer_r 1.693993 1.162898 -0.064582 1.033581 0.908536 -1.887637 1.707069 -2.672510 1.618125 3.804142 1.516222 -0.180535 0.190120 -1.171702 1.408509 2.003447 1.037655 -1.126498 0.548960 0.219794
wb_dma_ch_sel/assign_142_req_p0 -0.283236 0.593587 -1.041632 2.961907 -1.188124 -0.614874 -2.372199 -0.569886 0.289003 1.355087 2.340862 -0.715994 1.443463 -1.549194 2.437257 2.029712 -1.258693 -0.974144 -2.043833 0.928975
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.358060 1.928510 1.521224 3.287395 -2.069975 1.535336 -1.838681 3.601604 -2.916347 1.454802 3.514832 1.336770 1.219574 -1.606196 1.368379 1.353361 0.154965 0.333916 0.515349 4.033192
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -0.267353 -2.157877 -2.518566 0.740220 -0.479196 0.684986 1.297950 -0.299437 0.040085 -0.081817 0.583469 -0.027613 -0.569004 0.842086 1.874826 0.218606 -1.031644 1.750794 -0.469756 0.442641
wb_dma_rf 1.083771 3.272381 3.469566 -1.146748 1.478446 2.141612 -2.213099 -4.042939 -1.260062 2.209655 -3.616751 0.060021 2.250898 1.828683 -3.813929 -1.744145 3.066562 -4.175767 -0.881265 0.658774
wb_dma_de/assign_6_adr0_cnt_next/expr_1 1.175976 0.923502 -1.081169 -1.461687 1.050500 -0.603275 0.030843 -0.471135 1.358380 -0.838310 0.192766 0.789719 0.829534 -0.022136 -2.065860 -0.569175 0.855446 0.707220 -0.822698 2.675340
wb_dma_de/reg_chunk_cnt 1.889523 1.183427 -2.926233 -0.718454 -2.037110 -3.045650 1.526707 -0.662155 0.907646 0.763486 0.902975 1.588686 1.647793 1.221698 1.222495 0.154385 1.136460 0.475878 -2.814191 1.508292
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.963011 2.358757 -1.197786 -2.541047 1.178218 1.027234 3.149246 2.534353 -1.442585 1.642230 0.885644 3.620101 3.004274 -0.008455 -0.551139 -0.866736 4.586471 4.722487 -2.751634 2.080265
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.920848 3.549817 -0.950677 -1.866389 -0.289879 1.379196 3.319890 2.865731 -1.848261 1.560120 0.171929 2.885939 2.901769 -0.146385 -0.546460 0.299201 4.019235 2.840883 -1.773629 2.491978
wb_dma/input_wb0m_data_i 0.320304 7.580109 5.640396 1.593199 0.944823 0.927083 -5.310791 2.961401 -1.849045 1.152384 -2.306808 -2.011137 1.591744 -1.748959 0.946881 0.627921 2.101496 -4.880997 -2.030327 -3.932549
wb_dma_de/always_15/stmt_1 1.210989 0.848452 -2.221538 -1.116565 0.327116 1.103597 0.066875 -0.237074 1.000191 3.581737 -0.130555 -1.118741 1.550712 2.139792 3.730600 0.872018 0.716490 1.563716 -2.670924 1.528941
wb_dma/wire_ch7_csr 0.057503 1.875869 2.424369 -0.132428 1.199674 2.764787 -1.956595 -2.172202 -0.168774 2.792099 -2.127650 -0.809716 2.017931 2.405133 -3.713518 -0.010141 2.758566 -1.468818 -1.575326 -0.136501
wb_dma/input_wb0_ack_i 1.275974 1.687991 3.181104 -0.830819 1.469825 1.816204 -1.542876 -3.770561 -1.409290 3.985116 -4.440907 0.094501 -0.514751 3.961463 -2.315237 2.972140 3.376062 -4.604131 -1.406182 -0.568018
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365258 2.046052 1.496037 3.306970 -2.244068 1.663607 -1.818042 3.664465 -2.951143 1.502917 3.451154 1.258375 1.238608 -1.600193 1.439240 1.471910 0.127507 0.254246 0.548268 4.139231
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -1.348058 2.013038 1.541768 3.163356 -2.041576 1.624337 -1.805543 3.608782 -2.978516 1.455106 3.396743 1.366096 1.261783 -1.564893 1.294897 1.305032 0.281125 0.350423 0.511773 4.010333
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.267731 2.101727 1.512145 3.233696 -2.164168 1.676013 -1.778028 3.525425 -2.979283 1.542543 3.329234 1.315469 1.317214 -1.476146 1.367315 1.357105 0.280003 0.247878 0.382924 4.094249
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -0.277627 1.761496 -1.279496 0.912366 -1.937532 -1.266983 -0.917013 3.928920 -0.284550 0.178818 2.800523 0.649899 1.341776 -1.663886 3.579097 1.336518 -0.941206 0.756653 -0.953119 2.162577
wb_dma_ch_sel/assign_125_de_start 3.566850 3.701598 0.641423 1.610645 0.204147 -2.906950 2.061419 -1.946402 3.144477 3.164289 0.988528 -2.304998 -1.331280 -1.439235 0.710896 2.252172 1.222702 -1.726550 2.006011 0.881189
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -1.009449 -3.957504 -1.794782 0.835723 2.187164 -0.269176 0.908570 -1.761130 -1.214718 1.190142 -0.700164 1.801905 -0.153370 0.757244 1.980387 0.221742 0.442853 0.172329 -1.207637 -3.535040
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 1.274139 0.340481 0.730719 -0.713432 -0.961573 -1.780094 -0.191198 -5.034420 -1.363600 0.328946 -0.197838 1.929481 0.889477 -1.017637 -0.599020 -2.490995 -0.137404 -2.736701 0.385695 2.800525
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.191940 0.877644 0.633893 -1.536181 -1.258699 -2.598258 1.509742 0.185166 0.161567 -0.847025 -0.493467 1.398944 -0.697374 0.639944 -1.542243 -0.418630 1.041528 -0.892452 0.844670 -0.229778
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 0.193334 -1.097915 1.794492 2.020091 1.685557 0.567600 -0.112498 -0.808806 0.702911 3.199507 1.160488 -2.375986 -2.432176 -0.367265 5.420618 0.145395 -1.165131 1.123857 0.232416 -3.945352
wb_dma_ch_sel/input_dma_busy -0.280406 -2.221236 -2.493073 0.759180 -0.489476 0.691045 1.376585 -0.293629 0.037174 -0.068857 0.540671 -0.030875 -0.607274 0.882157 1.904589 0.203451 -1.046151 1.755358 -0.522116 0.372358
wb_dma_inc30r -1.169822 1.206789 2.305066 0.660061 0.170701 3.981855 1.881286 -1.363817 -1.422839 0.529793 0.749572 1.154231 2.187144 0.066647 -6.189067 -2.934577 2.734470 2.676262 0.083475 2.422867
wb_dma_ch_sel/always_45/case_1 -0.216071 2.012618 -0.370252 1.762671 -2.910027 1.921105 1.819984 -0.535893 -1.708140 -1.962121 -2.473860 -1.015508 -0.006310 -0.158215 -1.060241 -0.103010 -0.760173 -2.686607 1.220730 0.255974
wb_dma_ch_sel/assign_117_valid -0.115729 -0.842823 -1.740742 1.902557 0.434121 -1.135147 -2.086762 -0.985481 0.970665 1.588984 3.056764 0.067658 1.547455 -1.219994 2.619484 0.994223 -0.650767 1.212530 -3.164261 0.462069
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 0.084734 -1.133081 1.887637 2.174335 1.720198 0.607909 -0.196728 -0.811102 0.686538 3.265858 1.249726 -2.377347 -2.470581 -0.424308 5.489610 0.180125 -1.183651 1.106724 0.144835 -4.220784
wb_dma/wire_ch3_adr0 1.187320 -1.678156 1.512026 0.721260 -0.921877 -0.070160 -1.319453 -4.386087 -2.219665 -0.576582 -1.777301 1.593072 -1.539193 2.128817 -2.368981 -2.880923 0.922162 -1.034522 -0.354660 1.594954
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.194971 1.464322 0.599949 1.170641 -1.742683 0.478168 -0.191647 0.515318 -0.720070 -0.247027 -0.575071 -0.786990 -0.108852 -0.314982 -0.045504 1.066250 -0.599563 -2.113313 1.030853 0.489752
wb_dma_de/always_6/if_1/if_1/cond 1.744242 2.995090 -0.968044 -2.894702 0.274204 1.108274 -1.093820 0.108083 1.414365 2.974606 -0.754101 -1.235356 2.356296 1.715528 0.939717 0.850162 1.193108 0.220227 -1.499383 4.274326
wb_dma/wire_mast1_pt_out 1.303251 -0.100558 1.110740 0.019081 0.515294 0.273725 -0.844940 -2.371065 -0.316990 1.349959 -2.786211 0.533882 -1.798507 2.659347 -0.081100 0.499760 0.553787 -2.935151 0.477959 1.713432
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.737268 -0.022858 0.049003 2.655046 -0.225167 0.067184 -2.095987 0.747182 -0.850570 1.124547 3.912781 1.506855 0.919191 -1.397642 1.209342 1.192702 -0.056342 1.384823 -1.938428 2.358255
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.916962 -1.426005 1.610937 1.294604 1.196093 -0.699263 -2.144778 -0.050832 0.305172 -0.124706 1.895320 -0.146744 -0.916277 -1.851195 0.089023 0.562581 -1.088275 0.037275 0.533287 -1.273768
wb_dma_ch_sel/always_48 -1.034803 -1.088842 1.725313 4.940308 -1.299742 3.213507 2.795982 -0.959543 -5.740612 2.236126 0.402001 3.180090 -0.438646 0.549959 -0.570010 -1.375384 2.881840 0.807101 1.479753 0.821660
wb_dma_ch_sel/always_43 3.011544 3.893118 -1.855307 -0.762298 -2.569406 -0.331078 3.863706 -1.831586 0.579987 1.634450 -2.029504 -0.954151 0.875853 1.995424 2.624892 -1.497062 1.244333 -0.527946 -1.582449 0.745215
wb_dma_ch_sel/always_42 -0.101090 0.034018 0.454013 -3.275598 3.827398 -1.193341 -3.761845 2.161669 -0.002601 2.561335 -1.849559 1.856668 3.605798 1.628533 -1.332238 -1.212407 3.397584 -0.655238 -1.059172 0.462321
wb_dma_ch_sel/always_40 -0.938834 -3.056216 -2.690410 1.348504 0.900508 1.104802 2.822010 -2.643243 -2.133396 -0.596706 -2.475177 1.517485 0.071704 0.775120 0.860445 -0.949966 0.256658 -0.499621 -1.002658 -3.467412
wb_dma_ch_sel/always_47 0.201376 -0.559038 -0.693807 1.111082 0.874676 0.394149 2.058891 -1.121904 1.396744 0.782854 2.117910 -0.254550 -0.258725 -1.146745 -1.099180 0.839898 0.350873 2.011697 0.668542 0.856619
wb_dma_ch_sel/always_46 -1.307774 -0.157669 0.478587 -2.773419 0.520148 -0.247906 -0.301159 1.955610 0.847342 0.653166 1.476520 0.843396 1.291945 -0.219465 -0.809424 1.987654 -0.077075 1.256586 -1.014464 -0.692868
wb_dma_ch_sel/always_45 -0.192794 1.937385 -0.434127 1.844678 -3.003430 1.948436 1.965110 -0.571521 -1.712705 -2.064503 -2.504684 -1.006072 -0.035330 -0.142255 -1.040995 -0.174354 -0.814460 -2.659365 1.241590 0.215937
wb_dma_ch_sel/always_44 -1.020628 -0.589856 4.481332 5.220605 1.015156 0.755523 -5.253740 -2.934325 -2.977766 -0.668444 0.813540 0.635934 0.136434 -2.026161 -1.631160 -3.952328 1.007847 -0.565612 -2.294257 -2.753544
wb_dma_ch_sel/assign_152_req_p0/expr_1 -0.324665 0.386925 -1.236880 3.110863 -1.252390 -0.378546 -2.172513 -0.730520 0.196600 1.308899 2.309829 -0.741057 1.371935 -1.374334 2.392057 2.000747 -1.275548 -0.847911 -2.102089 0.943882
wb_dma_ch_rf/input_ndnr -0.032449 0.143398 -2.338914 1.986902 -1.481189 3.714323 2.860281 0.167650 -2.123424 1.875693 -0.354240 0.144737 0.146953 2.296655 4.089672 0.010134 0.489631 2.308785 -2.304902 0.539510
wb_dma_de/always_4/if_1/stmt_1 0.794917 0.467259 -3.585961 0.700357 -0.819786 -0.460898 0.004890 -0.957448 0.807218 1.678682 1.326883 0.206676 2.516641 0.597875 2.573451 0.469942 0.247907 1.290449 -3.751689 1.921932
wb_dma_ch_pri_enc/wire_pri4_out 0.649876 -1.340250 -0.676349 0.254472 -1.112772 -2.293041 2.602894 -0.355569 -0.202890 -0.081330 0.107431 1.449349 -1.438775 1.217660 1.405135 -0.336024 0.498618 0.564276 -0.428881 -2.890078
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.151313 1.446300 0.608211 1.142042 -1.656827 0.452936 -0.234340 0.470142 -0.702604 -0.242152 -0.594463 -0.741288 -0.044372 -0.328093 -0.042273 1.064239 -0.568086 -2.049616 0.977185 0.410803
wb_dma_ch_sel/assign_111_valid -0.083887 -0.777048 -1.822250 1.805104 0.433990 -1.077724 -2.112794 -1.021218 1.013759 1.602068 2.923950 0.032271 1.570738 -1.128545 2.551061 0.944121 -0.674742 1.187999 -3.158422 0.579770
wb_dma_wb_slv/assign_2_pt_sel 3.419022 3.525803 5.922674 -4.433431 0.670404 1.840964 -2.460019 -1.730882 -3.424043 4.214023 -5.226638 1.445607 -1.192995 5.501808 -4.133533 -2.508348 5.220290 -2.449689 2.139382 4.838431
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 1.251708 2.236376 -0.076518 3.154213 0.194467 0.953249 0.610871 -1.837984 2.258110 4.309278 2.962258 -3.123892 0.374884 -1.865021 3.452920 2.131931 -0.547085 0.727162 -0.246665 1.349572
wb_dma_ch_sel/assign_144_req_p0 -0.334498 0.465794 -1.262582 3.045193 -1.318696 -0.472864 -2.249447 -0.511380 0.270470 1.252285 2.355285 -0.766840 1.386336 -1.473092 2.481528 2.028015 -1.333014 -0.842458 -2.036970 0.992625
wb_dma_de/input_pointer -0.997506 -3.211882 -2.779975 1.379052 0.808487 1.183570 2.914894 -2.640258 -2.135965 -0.629523 -2.498362 1.455539 -0.050354 0.900264 0.969537 -0.964418 0.152187 -0.399232 -0.975340 -3.451448
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.888785 -3.235912 1.300103 1.183758 2.218753 1.074607 -0.742305 0.087407 0.095390 2.489756 1.067782 -1.306009 -2.528942 0.443087 4.094077 0.970353 -1.103035 1.948150 0.187179 -3.878794
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -0.786936 -3.142379 0.156120 3.050614 2.662162 -1.424723 -0.363307 -2.794730 -0.453221 1.700461 1.110765 0.660995 -0.847702 -1.805263 3.311539 -0.194591 -0.618136 -0.588770 -0.751205 -4.830844
wb_dma_ch_rf/input_wb_rf_adr -2.631929 5.174444 5.081272 -0.238561 -2.710245 -1.426242 0.047724 2.912623 -0.806502 4.040691 1.279912 -1.649151 4.619562 -2.803055 2.765211 -1.053840 -0.010030 -3.202130 0.900208 -4.586624
wb_dma_ch_sel/input_pointer0 -0.545586 -1.519100 -2.108024 2.373225 -1.124231 1.617921 3.078478 -1.383058 -1.363637 -1.105570 -1.220129 -0.205495 -0.727873 0.595141 1.798276 -1.137603 -0.721491 0.760280 -0.983382 -2.911583
wb_dma_ch_sel/input_pointer1 -0.557173 -2.240818 -1.293902 1.849015 0.085473 0.189452 1.134131 -0.415597 -0.380956 0.774377 0.724001 0.115973 -0.808743 0.528764 3.020190 0.105539 -0.540855 1.501878 -1.317111 -2.783634
wb_dma_ch_sel/input_pointer2 -0.274715 -0.127327 1.149872 1.081838 0.518711 -0.556020 -0.135194 -0.093403 -0.407496 0.811841 0.160581 0.139532 -0.275259 -0.335354 1.178861 -0.066199 0.457268 -0.228013 -0.794254 -3.227934
wb_dma_ch_sel/input_pointer3 -0.964049 -3.946062 -1.801012 0.758678 2.294387 -0.298411 0.853765 -1.749685 -1.243354 1.259498 -0.758713 1.806464 -0.119815 0.735521 1.969751 0.229104 0.472100 0.115122 -1.236731 -3.539956
wb_dma_de/reg_chunk_0 1.937810 1.296500 -2.801492 -0.719242 -1.968921 -2.924356 1.496014 -0.801210 0.883958 0.899998 0.787793 1.610366 1.730849 1.278011 1.106347 0.111635 1.301221 0.390291 -2.865840 1.525766
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -0.285661 -2.247523 -2.518253 0.789548 -0.505504 0.711902 1.353144 -0.304440 0.007455 -0.097194 0.591090 -0.043871 -0.622137 0.874716 1.885940 0.223254 -1.048464 1.756490 -0.502382 0.373849
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.196974 0.534387 -1.148633 2.810519 -1.119056 -0.511793 -2.221440 -0.731800 0.313887 1.357602 2.132501 -0.751601 1.454355 -1.336462 2.267930 1.943702 -1.144342 -0.917291 -2.051243 0.925573
wb_dma_ch_sel/assign_138_req_p0/expr_1 -0.284016 0.582771 -1.053982 3.072285 -1.258829 -0.502633 -2.207738 -0.678442 0.196234 1.406867 2.252373 -0.702462 1.414929 -1.389284 2.392008 2.045568 -1.150261 -0.967990 -2.045926 0.783258
wb_dma_ch_sel/reg_am0 -1.357825 -0.096807 0.492669 -2.779526 0.537607 -0.262107 -0.296730 1.968390 0.865957 0.660834 1.542710 0.860068 1.321480 -0.254031 -0.791539 1.992523 -0.063951 1.314474 -1.066829 -0.680354
wb_dma/assign_2_dma_req -0.361051 -2.673548 1.340830 1.338482 3.659946 0.196522 -0.443192 -2.184372 -0.249582 3.520320 -0.090672 -0.604068 -1.628321 -0.314143 4.302047 0.207339 -0.228845 -0.194543 0.144351 -4.646786
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.759904 -0.843913 -0.294848 1.522151 -3.198166 -0.722648 2.858380 -2.304931 -1.923075 -2.497361 -2.493585 1.110796 -1.656697 2.449554 -0.876297 -3.180122 0.451409 -0.732744 -0.687191 -2.759582
wb_dma_ch_rf/wire_ch_csr 1.251145 2.453715 3.969524 -1.956147 1.094098 1.731330 -2.504876 -3.447152 -1.662361 2.120062 -1.157403 1.343749 1.598866 0.373512 -3.110230 -0.943401 2.343686 -2.490203 -0.351615 2.244298
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -2.406831 0.902356 2.351776 3.101626 0.331274 3.055363 -0.594507 1.163712 -0.668102 0.608162 0.542516 -1.923025 1.349437 -1.251360 -0.802541 -1.061603 0.134172 0.357067 0.413581 -2.719518
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 1.159941 0.943243 0.713671 -1.561019 -1.188889 -2.552017 1.422075 0.117696 0.166994 -0.827170 -0.568444 1.403638 -0.635622 0.674329 -1.618682 -0.407513 1.049627 -0.961323 0.854231 -0.193055
wb_dma_ch_sel/assign_118_valid -0.206206 -1.105316 -1.936512 2.098053 0.395839 -1.160443 -2.096166 -0.887531 1.005487 1.508126 3.250544 0.048738 1.415083 -1.288669 2.845146 1.042466 -0.862726 1.406440 -3.162741 0.460104
wb_dma_ch_rf/input_de_adr1_we -0.232660 1.432770 0.636455 1.185073 -1.757261 0.491898 -0.241871 0.558856 -0.730104 -0.274893 -0.497722 -0.757308 -0.072192 -0.402279 -0.049943 1.054333 -0.596699 -2.049877 1.049544 0.508839
wb_dma_de/always_8/stmt_1/expr_1 1.861558 1.312788 -2.666241 -0.729545 -1.919742 -2.900162 1.351695 -0.811857 0.874807 0.914582 0.755486 1.543145 1.772299 1.213373 1.004192 0.090194 1.306065 0.299553 -2.854324 1.433338
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -1.844252 2.142351 3.934633 -1.564387 -0.716056 5.124135 -1.279375 -3.521088 -3.351727 0.753258 -1.445366 0.352069 2.843867 0.542168 -0.145496 -2.499088 -0.074486 -2.658943 -2.340914 -0.676447
wb_dma_de/always_2/if_1/stmt_1 -1.056685 -0.550573 4.510594 5.199731 1.053138 0.831699 -5.225687 -2.829818 -3.017076 -0.618120 0.736465 0.624535 0.177878 -1.973613 -1.582521 -4.012976 1.066843 -0.565454 -2.378722 -2.938723
wb_dma_de/assign_65_done/expr_1 2.354840 1.707189 -1.652932 -2.539294 -0.968997 -1.328869 1.534099 0.005115 1.125044 2.825829 -0.434561 0.332692 0.846899 2.829123 2.281563 0.539468 1.704103 0.843784 -1.856453 1.616892
wb_dma_ch_sel/reg_de_start_r 2.356747 2.898333 0.413852 1.755664 -0.969539 -1.402029 2.075598 -1.753304 2.505354 3.631764 2.574056 -1.926103 -0.426926 -1.145823 2.230780 1.866348 0.300876 -0.011567 0.590030 1.154893
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.177320 0.971332 0.734689 -1.575006 -1.252552 -2.636712 1.447725 0.136831 0.177222 -0.832085 -0.524145 1.422329 -0.663292 0.652006 -1.627291 -0.399906 1.071249 -0.935749 0.872490 -0.184653
wb_dma_wb_mast/assign_1 0.211844 3.265762 3.137191 -3.851834 -1.679309 0.997805 2.383322 6.834630 -2.708497 2.337745 -2.491379 0.779381 -0.784948 2.437066 1.837336 1.126884 2.335135 -0.538984 3.923937 0.172440
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -1.033932 -3.415713 -2.821864 1.501983 0.950377 1.217735 2.984147 -2.714367 -2.194304 -0.565076 -2.539647 1.524161 -0.076785 0.888833 1.064465 -0.980523 0.220841 -0.338640 -1.003069 -3.635309
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -0.424700 -2.510361 -0.131226 2.479688 -0.789276 0.500715 -0.498757 -1.643682 -1.173907 0.010689 -0.294395 0.005323 -1.163556 1.751720 1.655553 -1.744004 -0.425624 0.778798 -1.715102 -2.521154
wb_dma_ch_rf/wire_pointer_s -0.543588 0.233114 1.176527 -0.571089 0.184122 1.522664 -0.910682 -1.674499 -0.362199 0.108014 -2.103095 -0.449058 0.825621 1.663692 -1.778842 -0.936499 0.459928 -2.024549 -0.248283 -0.302821
wb_dma_ch_sel/reg_ndnr 0.004410 0.112323 -2.427467 2.008261 -1.549004 3.855087 3.087929 0.124507 -2.189472 1.887244 -0.460958 0.116096 0.105522 2.461577 4.100920 -0.059844 0.487186 2.460458 -2.284652 0.542407
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.162454 1.457255 0.601208 1.215778 -1.755352 0.485666 -0.186560 0.493924 -0.730405 -0.250689 -0.612729 -0.740996 -0.098575 -0.332700 -0.006988 1.026791 -0.581640 -2.105891 0.993150 0.438531
wb_dma_ch_sel/reg_txsz 2.959613 3.774124 -2.141331 -0.428956 -2.701962 -0.312273 4.070356 -1.856429 0.577058 1.510671 -1.823969 -1.059354 0.805481 1.848667 2.965044 -1.525992 0.965755 -0.378921 -1.572817 0.735405
wb_dma_rf/always_1/case_1/stmt_10 0.451697 1.365387 0.610653 -0.106821 -1.605978 -0.150869 0.093378 -1.991403 -0.189972 0.295053 -2.161288 -1.426505 0.251864 1.183216 0.498814 -0.957065 -0.320735 -2.638586 -0.283629 -0.932262
wb_dma_ch_pri_enc/inst_u28 0.633492 -1.324904 -0.616797 0.252316 -1.207782 -2.458712 2.647984 -0.230598 -0.218605 -0.173627 0.208912 1.521339 -1.486554 1.151830 1.379786 -0.336718 0.500600 0.577308 -0.370233 -2.979431
wb_dma_ch_pri_enc/inst_u29 0.639538 -1.240766 -0.570626 0.260190 -1.140473 -2.393601 2.577021 -0.301633 -0.283862 -0.091497 0.220008 1.524934 -1.390319 1.137977 1.313995 -0.311043 0.568310 0.549907 -0.482691 -2.867081
wb_dma/wire_de_adr1 -0.094046 0.452187 -0.990020 0.732419 -1.279684 1.543497 2.128528 -1.052027 -1.070161 -1.882667 -1.851814 -0.226472 0.012522 0.148551 -1.101907 -1.285158 -0.235520 -0.573536 0.294552 -0.164941
wb_dma_ch_arb/always_2/block_1/case_1 -1.023370 -1.126529 1.695920 4.731393 -1.096786 3.141505 2.958056 -0.964119 -5.522266 2.198444 0.394367 3.156643 -0.471580 0.522337 -0.784394 -1.306868 2.967852 0.910044 1.579121 0.734468
wb_dma_de/always_18/stmt_1/expr_1 -0.584475 2.030071 2.014869 1.848432 -2.548518 3.655204 -1.064094 -1.106263 -0.224512 1.354612 -0.533509 -3.057547 -1.434665 1.923421 -0.442211 4.906802 -1.364327 -2.881335 -0.337978 -0.461834
wb_dma_ch_arb/always_1/if_1 -1.001209 -1.232706 1.754712 4.927867 -1.067840 3.403431 2.949164 -1.298902 -5.617723 2.307782 0.212839 3.051037 -0.604840 0.727483 -0.815645 -1.408770 2.957949 0.803365 1.619728 0.706956
wb_dma_ch_pri_enc/inst_u20 0.641018 -1.307963 -0.571432 0.281834 -1.132968 -2.452677 2.624557 -0.317761 -0.263629 -0.095103 0.133672 1.512491 -1.505004 1.190807 1.360819 -0.333564 0.538365 0.517106 -0.428559 -3.060868
wb_dma_ch_pri_enc/inst_u21 0.668857 -1.278687 -0.647501 0.208556 -1.189688 -2.419582 2.604168 -0.245196 -0.229460 -0.153670 0.141314 1.489507 -1.496131 1.171237 1.333712 -0.318665 0.490687 0.533527 -0.385418 -2.879423
wb_dma_ch_pri_enc/inst_u22 0.695176 -1.224137 -0.700514 0.200077 -1.240483 -2.400817 2.612131 -0.241583 -0.212073 -0.144998 0.212716 1.526114 -1.387855 1.207594 1.297553 -0.292766 0.510867 0.572110 -0.414061 -2.712187
wb_dma_ch_pri_enc/inst_u23 0.584019 -1.403593 -0.711554 0.299089 -1.164687 -2.305442 2.620252 -0.255477 -0.261266 -0.146534 0.203927 1.476394 -1.454558 1.194565 1.421054 -0.254870 0.422657 0.632834 -0.423171 -2.831322
wb_dma_ch_pri_enc/inst_u24 0.684500 -1.286515 -0.644655 0.257265 -1.244963 -2.430191 2.637911 -0.202411 -0.244183 -0.130018 0.198351 1.568372 -1.438528 1.192060 1.345598 -0.316497 0.500350 0.559446 -0.426816 -2.857597
wb_dma_ch_pri_enc/inst_u25 0.609548 -1.314078 -0.705085 0.227733 -1.154155 -2.240188 2.508806 -0.294859 -0.210523 -0.118288 0.114044 1.426147 -1.426777 1.205291 1.354092 -0.300324 0.450628 0.587312 -0.404493 -2.770970
wb_dma_ch_pri_enc/inst_u26 0.640999 -1.239733 -0.580686 0.223618 -1.151099 -2.376244 2.550388 -0.270205 -0.227940 -0.081911 0.153476 1.487188 -1.447147 1.178824 1.280604 -0.329535 0.510642 0.500757 -0.398045 -2.919421
wb_dma_ch_pri_enc/inst_u27 0.710941 -1.279470 -0.664427 0.151844 -1.238079 -2.496724 2.699760 -0.234939 -0.222546 -0.180246 0.133109 1.572496 -1.474415 1.201288 1.319770 -0.348520 0.517598 0.564855 -0.375704 -2.849585
wb_dma/wire_dma_busy 1.762040 -0.367359 -1.836822 -1.974499 -1.125526 -1.814981 0.203429 -6.046761 0.322699 0.262755 -0.827413 0.465439 1.636500 -0.508894 -0.003612 -2.494477 -1.191952 -2.172772 -0.063103 3.787335
wb_dma_ch_sel/reg_ack_o -0.355022 -2.571237 1.338852 1.136214 3.704270 0.222820 -0.485186 -2.038423 -0.204741 3.466204 -0.225485 -0.640503 -1.552378 -0.313612 4.187371 0.187179 -0.162166 -0.258557 0.172151 -4.630636
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -0.263466 -2.208542 -2.533453 0.793487 -0.510231 0.744862 1.317296 -0.328807 0.031713 -0.101380 0.563266 -0.057113 -0.587794 0.845235 1.895949 0.234915 -1.056056 1.781273 -0.482103 0.494829
wb_dma_rf/reg_csr_r 1.685586 -0.103194 -1.223370 0.141016 1.162096 -5.700283 -2.022201 -3.032698 -0.116363 0.262962 -0.880156 2.476110 1.171860 -1.005002 0.812345 0.272381 1.190282 -4.541412 -1.774442 -1.447660
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.795122 -0.066076 0.101241 2.784768 -0.219823 -0.009015 -2.230260 0.811666 -0.854892 1.066071 4.076922 1.505195 0.867271 -1.588804 1.293863 1.281489 -0.198122 1.364817 -1.908041 2.261445
assert_wb_dma_ch_sel -0.282330 -2.213750 -2.515477 0.779401 -0.488320 0.665924 1.350241 -0.285059 0.021042 -0.051696 0.572069 -0.067968 -0.607682 0.864247 1.942834 0.199501 -1.040263 1.770392 -0.492809 0.369127
wb_dma_ch_rf/always_27/stmt_1/expr_1 1.778340 1.234262 -0.246484 0.950857 0.919284 -1.849840 1.787260 -2.760010 1.685364 3.989116 1.427697 -0.289274 0.344296 -1.027397 1.493623 2.052356 1.096799 -1.106155 0.490328 0.383546
wb_dma_ch_sel/inst_ch2 -0.248732 -0.145076 1.065013 1.067850 0.512230 -0.560591 -0.105346 -0.048508 -0.395548 0.735962 0.206708 0.137792 -0.239461 -0.339912 1.223297 -0.045013 0.411003 -0.167081 -0.762638 -3.104736
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -0.302559 -2.125583 -2.469903 0.732531 -0.474049 0.669235 1.283179 -0.288308 -0.005488 -0.073458 0.537872 -0.047544 -0.580180 0.821134 1.846027 0.219520 -1.017709 1.713644 -0.470144 0.417311
wb_dma_ch_sel/assign_122_valid -0.119363 -0.901128 -1.806729 1.937262 0.445095 -0.939258 -2.051144 -1.149098 0.957693 1.604127 2.966807 0.014928 1.561664 -1.093319 2.451149 0.942647 -0.621873 1.228651 -3.168998 0.543751
wb_dma_rf/wire_dma_abort -0.086938 -1.192912 -0.463266 2.909162 -1.408162 -2.541605 0.380506 0.545704 -1.077574 0.952257 4.130300 3.020246 -0.540977 -0.393629 2.589558 0.950234 0.393202 1.764659 -2.257002 -0.536146
wb_dma_de/assign_67_dma_done_all/expr_1 1.079325 0.659705 -2.325320 -0.790564 0.171623 1.177663 0.130543 -0.097791 0.849899 3.606237 0.166323 -0.958116 1.495536 2.093932 3.993108 0.938356 0.586640 1.792598 -2.747000 1.620715
wb_dma_de/always_4/if_1/cond 1.874816 1.515637 -2.667769 -0.788595 -2.019031 -3.090528 1.232181 -0.562504 0.898838 0.880285 0.855685 1.551180 1.876905 1.090553 1.136151 0.128203 1.265941 0.265276 -2.830909 1.533713
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.275591 0.645382 -1.009604 1.358970 -0.607584 2.849791 4.533454 0.407293 -0.892334 -0.334497 0.767333 0.180042 0.401154 -0.988472 -1.745547 -1.128983 0.980155 2.603225 2.091292 2.225217
wb_dma_wb_slv/always_3/stmt_1/expr_1 -1.237760 2.558955 4.333385 -1.843158 -1.584091 3.734042 -0.527388 -3.442243 -3.327748 0.580573 -1.352618 1.218473 2.293022 1.091260 -0.831247 -2.344476 0.573418 -2.954711 -2.160250 -0.966914
wb_dma_ch_sel/assign_156_req_p0 -0.365031 0.452988 -1.171200 3.201749 -1.306872 -0.552926 -2.253104 -0.473855 0.178895 1.336762 2.469492 -0.703171 1.362077 -1.529727 2.643688 2.046316 -1.315348 -0.815124 -2.067967 0.908153
assert_wb_dma_ch_arb/input_advance 0.102576 1.449021 -1.528293 1.566573 -1.504440 0.596519 -0.165352 0.976871 -1.108207 1.282295 2.369556 1.712864 1.874541 0.145482 1.359307 0.786954 0.893901 1.323837 -2.499302 3.621488
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.888817 -1.374758 1.634141 1.213339 1.223906 -0.653928 -2.110268 -0.085969 0.281225 -0.143216 1.792376 -0.145017 -0.917933 -1.755624 0.042504 0.518789 -0.996874 0.014996 0.536503 -1.249113
wb_dma_ch_rf/reg_ch_tot_sz_r 2.191051 3.022527 -3.846031 -0.126566 -1.992486 2.754898 2.854108 -2.122683 0.796155 1.623028 -1.730110 -2.448594 1.692968 1.751790 3.056772 -1.054395 -0.268776 0.638452 -1.738047 4.008774
wb_dma_ch_rf/wire_ch_adr0 -0.813316 0.281674 4.032493 1.084027 2.261016 0.030086 -5.095238 -2.097473 -0.938289 -0.344526 1.611632 1.928390 1.844544 -1.578698 -4.179447 -2.675941 1.888366 0.628372 -3.576432 -0.776519
wb_dma_ch_rf/wire_ch_adr1 0.272549 3.171582 0.135357 1.762686 -4.105311 1.654938 1.699081 -2.515939 -1.852611 -0.832918 -3.980792 -2.068725 0.513669 1.071785 -0.212682 -0.664923 -0.751964 -4.906667 0.533239 -0.431141
wb_dma/wire_ch0_adr0 -3.283498 0.637219 3.768243 2.360614 2.378271 0.660903 -4.544355 2.442721 -0.230710 0.688297 3.741403 -0.168502 2.510741 -3.941488 0.100324 0.445924 0.023867 1.256643 -2.939827 -5.000592
wb_dma/wire_ch0_adr1 -0.184418 1.451047 0.612907 1.206701 -1.721733 0.526669 -0.196668 0.501526 -0.734068 -0.230999 -0.618599 -0.753899 -0.092553 -0.330569 -0.027666 1.072794 -0.588353 -2.111931 1.014573 0.432171
wb_dma_ch_pri_enc/wire_pri24_out 0.611695 -1.386290 -0.722567 0.358419 -1.196654 -2.368666 2.619728 -0.222555 -0.232204 -0.101552 0.309550 1.465012 -1.460845 1.173738 1.487463 -0.247535 0.439540 0.651548 -0.446638 -2.900583
wb_dma/input_dma_rest_i -0.462470 -1.849449 -0.534653 -0.947297 2.219849 -0.468554 -0.222553 -1.408582 -0.824400 0.551430 -1.402915 1.696180 0.594907 0.264527 -0.856232 0.165808 0.956071 -1.277268 -0.000918 -0.937038
wb_dma_inc30r/assign_1_out -1.366759 -0.130303 0.474979 -2.725393 0.604187 -0.259243 -0.384763 2.037633 0.872162 0.592122 1.535026 0.857787 1.353495 -0.297453 -0.832899 1.913284 -0.067682 1.394612 -1.073334 -0.704646
wb_dma_ch_sel/assign_133_req_p0 -0.768261 1.066587 -0.292335 3.696391 -3.382934 2.189312 -1.262462 -0.051480 -2.778692 -0.521287 -0.079320 -0.324223 1.535019 0.046879 0.582946 -1.813304 -0.557995 -0.741334 -0.966368 2.154976
wb_dma_ch_rf/always_23 -0.160293 2.004239 -0.334972 1.795210 -2.938504 1.995391 1.884977 -0.609291 -1.761000 -1.980478 -2.610859 -1.047318 -0.051267 -0.101230 -1.086708 -0.160499 -0.758538 -2.809645 1.326837 0.248520
wb_dma_inc30r/reg_out_r -1.321018 2.554126 0.368894 2.920828 0.587965 4.900392 3.638712 0.855909 -0.277265 -0.180308 1.076695 -1.122795 2.356911 -1.846810 -3.945933 -2.539777 1.838632 2.847704 1.660979 1.803621
wb_dma/wire_pointer2 -0.288660 -0.158543 1.175006 1.089310 0.547652 -0.552326 -0.130186 -0.093616 -0.392598 0.790320 0.184685 0.130242 -0.271252 -0.330464 1.193480 -0.109956 0.496880 -0.227898 -0.803182 -3.298335
wb_dma/wire_pointer3 -0.950408 -3.855161 -1.753124 0.801714 2.180501 -0.217095 0.946280 -1.762248 -1.194573 1.222081 -0.756884 1.717383 -0.141215 0.782538 1.957964 0.196823 0.450866 0.160236 -1.204267 -3.550211
wb_dma/wire_pointer0 -0.517714 -1.548826 -2.289083 2.391500 -1.277584 1.583174 3.177251 -1.351153 -1.339766 -1.165661 -1.194735 -0.257771 -0.714450 0.589085 1.860644 -1.150302 -0.786479 0.806047 -0.961703 -2.755115
wb_dma/wire_pointer1 -0.539702 -2.222623 -1.339034 1.806961 0.028509 0.096604 1.200977 -0.402212 -0.391447 0.742660 0.765884 0.116932 -0.827062 0.526994 3.019830 0.117030 -0.551702 1.495193 -1.278358 -2.779390
wb_dma/wire_mast0_err -0.077785 -1.179986 -0.443857 2.733897 -1.366480 -2.507608 0.330362 0.570174 -1.009656 0.856838 3.996469 2.905190 -0.522373 -0.390059 2.486801 0.907076 0.352716 1.714086 -2.114300 -0.520445
wb_dma_ch_rf/always_26 1.628924 1.184640 -0.038606 0.961349 1.090582 -1.608621 1.612070 -2.581904 1.559602 3.998678 1.368669 -0.282151 0.353193 -1.095209 1.371344 2.121801 1.134986 -1.179218 0.597008 0.222464
wb_dma_de/always_23/block_1/case_1/block_5 2.206117 -0.385118 -3.128453 -5.623916 3.373532 -2.117168 2.812968 -1.546476 0.227447 1.034688 -1.124127 5.041964 2.052902 0.997740 -1.570130 0.541843 4.155177 2.290142 -3.666814 1.082389
wb_dma_ch_sel/assign_144_req_p0/expr_1 -0.240696 0.621910 -1.283765 2.927919 -1.237242 -0.537466 -2.284334 -0.730181 0.353503 1.328673 2.271478 -0.793454 1.595807 -1.430658 2.336819 2.006692 -1.214670 -0.905210 -2.130282 1.107229
wb_dma_ch_rf/wire_ch_am0_we -1.301962 -0.156237 0.459623 -2.640910 0.548563 -0.232828 -0.377413 1.898045 0.841371 0.580762 1.430434 0.814062 1.258377 -0.242148 -0.764830 1.895931 -0.043116 1.272253 -1.013385 -0.664560
wb_dma_ch_rf/always_25 0.181321 -0.560366 -0.660094 1.041454 0.883844 0.392426 2.059432 -1.133560 1.363936 0.733006 2.077429 -0.223433 -0.217679 -1.135145 -1.120387 0.785074 0.341021 1.954603 0.664780 0.883684
wb_dma/wire_dma_rest -0.453967 -1.834005 -0.470894 -1.001310 2.270278 -0.415805 -0.283503 -1.409044 -0.853294 0.522967 -1.462486 1.706103 0.641268 0.259546 -0.957360 0.098276 1.006386 -1.293904 0.035097 -0.930614
wb_dma_wb_mast/input_mast_adr -0.645957 2.056162 1.325893 0.751014 -2.008424 1.611012 0.295395 2.940672 -2.140818 0.478974 -0.252751 -0.005946 0.462773 -0.142622 0.193357 0.193578 0.329120 -0.895821 2.240237 1.970535
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.337511 -2.468260 -0.088042 2.400838 -0.783580 0.380571 -0.393147 -1.610641 -1.082335 0.038252 -0.317287 0.037942 -1.180286 1.770243 1.672258 -1.656123 -0.384803 0.723176 -1.679109 -2.561900
wb_dma_ch_sel/always_44/case_1 -1.044538 -0.643311 4.508779 5.088792 1.002248 0.797991 -5.074982 -2.804775 -2.834457 -0.601449 0.755174 0.465470 0.028056 -1.931414 -1.592046 -3.950883 0.927927 -0.607324 -2.063308 -2.815469
wb_dma/wire_ch0_am0 -1.316047 -0.103886 0.509801 -2.664396 0.556476 -0.228223 -0.335263 1.880362 0.837567 0.650637 1.468728 0.807361 1.322787 -0.208329 -0.784113 1.920288 -0.030995 1.303609 -1.012824 -0.675313
wb_dma/wire_ch0_am1 0.210740 -0.549538 -0.664013 1.055289 0.914638 0.403252 2.073244 -1.076148 1.379918 0.738399 2.103490 -0.268585 -0.211851 -1.169441 -1.122283 0.809939 0.345538 2.023569 0.689570 0.851066
wb_dma_ch_rf/always_19/if_1 1.181221 1.359312 -0.650569 -2.492433 0.613441 -1.272436 -1.064457 -1.413046 2.241785 -0.150513 -1.531392 -1.504569 1.491636 -0.222577 -1.485758 -0.335572 -0.030107 -1.528012 -0.101370 0.950850
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.804259 0.208195 4.018799 1.155473 2.226476 0.096961 -5.063296 -2.023564 -1.032422 -0.220342 1.538009 1.925533 1.756117 -1.478605 -4.002972 -2.616161 1.911840 0.559993 -3.491915 -0.860373
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -1.883739 2.082499 -0.892842 -0.048870 0.389671 1.483264 -1.196952 1.578439 -0.897586 0.169700 0.415603 1.669294 3.450442 -0.412202 -0.863757 4.844832 1.323824 -0.910830 -5.608057 -3.273049
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.366866 0.615662 1.471837 0.728036 -0.867266 3.173395 -0.855747 -1.637730 0.505087 1.566600 -0.027919 -2.429712 -1.468542 2.263658 -0.332449 3.889227 -0.872001 -0.874661 -1.255240 -1.000340
wb_dma_de/always_3/if_1 -0.421911 2.017156 -0.413329 2.420940 -2.293759 3.127779 4.094956 0.884094 -1.614062 -0.416022 0.103136 -0.522437 0.390361 -1.165579 -1.500141 0.018610 0.436634 0.427428 2.803498 2.503658
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 1.194736 0.915537 0.688872 -1.557461 -1.252604 -2.599410 1.483520 0.126833 0.162319 -0.871052 -0.534233 1.411748 -0.684720 0.640628 -1.574318 -0.437274 1.043290 -0.935323 0.857505 -0.214403
wb_dma_ch_rf/assign_16_ch_adr1_we -0.203605 2.027096 -0.390383 1.825415 -2.924988 1.977302 1.840626 -0.539964 -1.682572 -2.059671 -2.503040 -1.058262 -0.021724 -0.226178 -1.107152 -0.134569 -0.836040 -2.727291 1.275882 0.272675
wb_dma_wb_if/wire_wbm_data_o 1.720233 2.429514 3.394512 -3.034504 0.152846 0.917107 -1.410644 0.411518 -1.452221 -1.858113 -0.394662 1.974010 -0.860263 -1.017512 -3.446328 -1.970158 1.004539 -0.110060 2.212237 4.893250
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.667250 -1.253230 -0.602539 0.168963 -1.160539 -2.353246 2.579970 -0.311252 -0.226449 -0.096258 0.085596 1.487502 -1.438398 1.230356 1.218415 -0.337417 0.510253 0.489212 -0.364185 -2.796680
wb_dma_ch_sel/always_2/stmt_1/expr_1 -0.169961 -0.771442 -4.007834 2.290166 -1.990404 1.253742 1.224281 0.699191 -1.097346 1.130541 2.880772 1.663445 1.223152 1.015310 3.216071 0.963833 -0.181108 3.067455 -2.938082 3.910750
wb_dma_ch_sel/always_48/case_1/stmt_1 -1.915501 -1.698544 1.344882 5.963040 0.028896 5.611707 1.520121 -1.342306 -5.754022 2.972259 0.367102 1.758332 0.095134 0.125948 0.386811 -1.115164 2.102006 1.281294 1.004404 1.095186
wb_dma_ch_sel/always_48/case_1/stmt_2 1.136938 0.885485 0.690219 -1.527672 -1.208054 -2.528585 1.418768 0.191044 0.141377 -0.815481 -0.484574 1.411190 -0.658391 0.663853 -1.525989 -0.406204 1.019102 -0.874308 0.815956 -0.173114
assert_wb_dma_ch_arb/input_grant0 0.071468 1.338846 -1.543210 1.536881 -1.497556 0.552820 -0.114383 1.039922 -1.091223 1.211756 2.364470 1.666626 1.782069 0.118698 1.437426 0.829779 0.803294 1.321938 -2.421059 3.454863
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 1.199521 0.898540 0.685241 -1.612177 -1.230704 -2.621983 1.494060 0.154909 0.163638 -0.866423 -0.550170 1.423840 -0.676805 0.715130 -1.602296 -0.418000 1.077759 -0.957053 0.877682 -0.211453
wb_dma_ch_pri_enc/wire_pri18_out 0.691674 -1.198083 -0.591475 0.216515 -1.158861 -2.417969 2.559923 -0.269419 -0.242673 -0.095663 0.153255 1.506673 -1.403853 1.162927 1.300880 -0.328857 0.511406 0.479810 -0.407094 -2.815658
wb_dma_de/assign_6_adr0_cnt_next 1.180641 0.973496 -1.111396 -1.511627 1.050214 -0.603912 0.020112 -0.444361 1.399447 -0.795217 0.249905 0.859209 0.929225 -0.059079 -2.159744 -0.557089 0.920566 0.783674 -0.875098 2.683845
wb_dma_ch_rf/reg_ch_err -0.129693 -1.366291 -0.418535 2.956810 -1.260918 -2.314940 0.344223 0.418332 -1.047510 1.059229 4.083946 2.887578 -0.586453 -0.327643 2.549156 0.949272 0.384986 1.826571 -2.295055 -0.706909
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.290018 -2.160297 -2.486506 0.798583 -0.491043 0.730946 1.292025 -0.329281 0.009999 -0.046127 0.551001 -0.071294 -0.553107 0.826868 1.849368 0.187430 -1.053391 1.745963 -0.523907 0.422231
wb_dma_wb_slv/input_wb_addr_i 1.700671 6.001618 4.657513 0.007926 1.572572 -1.836926 -2.584954 0.770200 -1.479363 1.347395 -3.194721 1.692257 1.276288 -0.818063 -0.839288 -2.315201 3.259408 -5.072957 -0.074176 0.280973
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.183694 0.992487 0.721841 -1.515531 -1.187490 -2.523556 1.394474 0.131281 0.127113 -0.797641 -0.559189 1.428002 -0.629819 0.643192 -1.632049 -0.413497 1.076772 -0.934457 0.855962 -0.174739
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.157150 0.919167 0.685497 -1.545631 -1.223738 -2.600593 1.465412 0.167035 0.136150 -0.857164 -0.515743 1.423801 -0.689227 0.667862 -1.580072 -0.373579 1.047949 -0.897177 0.868480 -0.190367
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.137277 0.770802 0.540170 -1.462873 -1.249469 -2.574609 1.535457 0.229307 0.173891 -0.838952 -0.433214 1.414713 -0.692867 0.679907 -1.399502 -0.339126 0.941313 -0.789388 0.845214 -0.277321
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.191982 0.742028 -2.356720 -0.972073 0.193811 1.113134 0.078732 -0.212276 0.986211 3.537253 0.088017 -0.981721 1.600837 2.145576 3.800998 0.893550 0.631189 1.709260 -2.770965 1.778453
