#!/bin/ksh
 
# Template script for running Cadence Xcelium simulator (XMCSIM) on Cadence Modus DFT Software Solution generated test vectors.
 
#  Generated by Genus(TM) Synthesis Solution 21.18-s082_1
 
export WORKDIR=atpg
 
xrun \
   +access+rwc \
   +xmstatus \
   +xm64bit \
   +TESTFILE1=$WORKDIR/testresults/verilog/VER.FULLSCAN.rapid_x_cpu_atpg.data.scan.ex1.ts1.verilog \
   +TESTFILE2=$WORKDIR/testresults/verilog/VER.FULLSCAN.rapid_x_cpu_atpg.data.logic.ex1.ts2.verilog \
   +HEARTBEAT \
   +FAILSET \
   +xmtimescale+1ns/1ps \
   +xmoverride_timescale \
   +xmseq_udp_delay+2ps \
   +libext+.v+.V+.z+.Z+.gz \
   +xmlibdirname+$WORKDIR/Inca_libs_21_46_39 \
   -l $WORKDIR/ncverilog_FULLSCAN.log \
  -v ../libs/LibParsing/NangateOpenCellLibrary_typical.lib \
  -v ../OpenRam/openram_150/sram_150b_512_1rw_freepdk45.v \
$WORKDIR/rapid_x_cpu.test_netlist.v \
$WORKDIR/testresults/verilog/VER.FULLSCAN.rapid_x_cpu_atpg.mainsim.v

