clockSetup_clk_wiz.v,verilog,xil_defaultlib,../../../../UART.gen/sources_1/ip/clockSetup/clockSetup_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
clockSetup.v,verilog,xil_defaultlib,../../../../UART.gen/sources_1/ip/clockSetup/clockSetup.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
