Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Wed Nov 20 21:52:23 2019
| Host         : jdesk running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file jisa_output_timing_summary_routed.rpt -pb jisa_output_timing_summary_routed.pb -rpx jisa_output_timing_summary_routed.rpx -warn_on_violation
| Design       : jisa_output
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cpu_mem/cpu/controller/halt_in_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu_mem/memory/mem_reg/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu_mem/memory/mem_reg/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu_mem/memory/mem_reg/DOADO[2] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 292 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     84.530        0.000                      0                  582        0.138        0.000                      0                  582        3.000        0.000                       0                   298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         84.530        0.000                      0                  582        0.455        0.000                      0                  582       13.360        0.000                       0                   294  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       84.559        0.000                      0                  582        0.455        0.000                      0                  582       13.360        0.000                       0                   294  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         84.530        0.000                      0                  582        0.138        0.000                      0                  582  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       84.530        0.000                      0                  582        0.138        0.000                      0                  582  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       84.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.530ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.177ns  (logic 4.137ns (27.258%)  route 11.040ns (72.742%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.465    14.188    cpu_mem/memory/mem_reg_7
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    14.312 r  cpu_mem/memory/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    14.312    cpu_mem/cpu/pc/pc_reg[15]_0[5]
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.589    98.569    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.128    
                         clock uncertainty           -0.318    98.811    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)        0.032    98.843    cpu_mem/cpu/pc/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         98.843    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                 84.530    

Slack (MET) :             84.549ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.160ns  (logic 4.137ns (27.289%)  route 11.023ns (72.711%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.447    14.171    cpu_mem/memory/mem_reg_7
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.295 r  cpu_mem/memory/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    14.295    cpu_mem/cpu/pc/pc_reg[15]_0[4]
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.588    98.568    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.127    
                         clock uncertainty           -0.318    98.810    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.034    98.844    cpu_mem/cpu/pc/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         98.844    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                 84.549    

Slack (MET) :             84.552ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.155ns  (logic 4.137ns (27.298%)  route 11.018ns (72.702%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.442    14.166    cpu_mem/memory/mem_reg_7
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.290 r  cpu_mem/memory/pc[3]_i_1/O
                         net (fo=1, routed)           0.000    14.290    cpu_mem/cpu/pc/pc_reg[15]_0[3]
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.588    98.568    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.127    
                         clock uncertainty           -0.318    98.810    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.032    98.842    cpu_mem/cpu/pc/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         98.842    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                 84.552    

Slack (MET) :             84.609ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 4.137ns (27.441%)  route 10.939ns (72.559%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.363    14.087    cpu_mem/memory/mem_reg_7
    SLICE_X10Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.211 r  cpu_mem/memory/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    14.211    cpu_mem/cpu/pc/pc_reg[15]_0[1]
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.512    98.492    cpu_mem/cpu/pc/clk_out1
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X10Y76         FDCE (Setup_fdce_C_D)        0.086    98.820    cpu_mem/cpu/pc/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         98.820    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                 84.609    

Slack (MET) :             84.625ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.084ns  (logic 4.137ns (27.426%)  route 10.947ns (72.574%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.372    14.095    cpu_mem/memory/mem_reg_7
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    14.219 r  cpu_mem/memory/pc[7]_i_1/O
                         net (fo=1, routed)           0.000    14.219    cpu_mem/cpu/pc/pc_reg[15]_0[7]
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.589    98.569    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.128    
                         clock uncertainty           -0.318    98.811    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)        0.034    98.845    cpu_mem/cpu/pc/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         98.845    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 84.625    

Slack (MET) :             84.775ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.856ns  (logic 4.137ns (27.847%)  route 10.719ns (72.153%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.143    13.867    cpu_mem/memory/mem_reg_7
    SLICE_X11Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.991 r  cpu_mem/memory/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    13.991    cpu_mem/cpu/pc/pc_reg[15]_0[0]
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.512    98.492    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)        0.032    98.766    cpu_mem/cpu/pc/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.766    
                         arrival time                         -13.991    
  -------------------------------------------------------------------
                         slack                                 84.775    

Slack (MET) :             84.779ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.854ns  (logic 4.137ns (27.851%)  route 10.717ns (72.149%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.141    13.865    cpu_mem/memory/mem_reg_7
    SLICE_X11Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.989 r  cpu_mem/memory/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    13.989    cpu_mem/cpu/pc/pc_reg[15]_0[2]
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.512    98.492    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)        0.034    98.768    cpu_mem/cpu/pc/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         98.768    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                 84.779    

Slack (MET) :             84.796ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.912ns  (logic 4.137ns (27.742%)  route 10.775ns (72.258%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.199    13.923    cpu_mem/memory/mem_reg_7
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.047 r  cpu_mem/memory/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    14.047    cpu_mem/cpu/pc/pc_reg[15]_0[6]
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.588    98.568    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.127    
                         clock uncertainty           -0.318    98.810    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.034    98.844    cpu_mem/cpu/pc/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         98.844    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                 84.796    

Slack (MET) :             84.870ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.841ns  (logic 4.137ns (27.876%)  route 10.704ns (72.124%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.128    13.851    cpu_mem/memory/mem_reg_7
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.124    13.975 r  cpu_mem/memory/pc[10]_i_1/O
                         net (fo=1, routed)           0.000    13.975    cpu_mem/cpu/pc/pc_reg[15]_0[10]
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.592    98.572    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.318    98.814    
    SLICE_X7Y79          FDCE (Setup_fdce_C_D)        0.032    98.846    cpu_mem/cpu/pc/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         98.846    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                 84.870    

Slack (MET) :             84.934ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 4.137ns (27.999%)  route 10.638ns (72.001%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.063    13.786    cpu_mem/memory/mem_reg_7
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    13.910 r  cpu_mem/memory/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    13.910    cpu_mem/cpu/pc/pc_reg[15]_0[8]
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.589    98.569    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.128    
                         clock uncertainty           -0.318    98.811    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)        0.034    98.845    cpu_mem/cpu/pc/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         98.845    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                 84.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.623ns  (logic 0.282ns (45.230%)  route 0.341ns (54.770%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 99.399 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.563    99.399    cpu_mem/cpu/pc/clk_out1
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.167    99.566 r  cpu_mem/cpu/pc/pc_reg[1]/Q
                         net (fo=1, routed)           0.341    99.907    cpu_mem/cpu/pc/pc[1]
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.045    99.952 r  cpu_mem/cpu/pc/mem_reg_i_10/O
                         net (fo=2, routed)           0.000    99.952    cpu_mem/cpu/pc_adder/addr_1[1]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070   100.022 r  cpu_mem/cpu/pc_adder/_carry/O[0]
                         net (fo=2, routed)           0.000   100.022    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[1]
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.831    99.158    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.433    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.134    99.567    cpu_mem/cpu/pc_plus_1_reg/out_reg[1]
  -------------------------------------------------------------------
                         required time                        -99.567    
                         arrival time                         100.022    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/stop_reg_P/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/stop_reg_P/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.580ns  (logic 0.212ns (36.540%)  route 0.368ns (63.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 99.401 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.565    99.401    cpu_mem/cpu/pc/clk_out1
    SLICE_X14Y78         FDPE                                         r  cpu_mem/cpu/pc/stop_reg_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDPE (Prop_fdpe_C_Q)         0.167    99.568 r  cpu_mem/cpu/pc/stop_reg_P/Q
                         net (fo=2, routed)           0.368    99.936    cpu_mem/cpu/pc/stop_reg_P_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.045    99.981 r  cpu_mem/cpu/pc/stop_C_i_1/O
                         net (fo=2, routed)           0.000    99.981    cpu_mem/cpu/pc/stop
    SLICE_X14Y78         FDPE                                         r  cpu_mem/cpu/pc/stop_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc/clk_out1
    SLICE_X14Y78         FDPE                                         r  cpu_mem/cpu/pc/stop_reg_P/C  (IS_INVERTED)
                         clock pessimism              0.240    99.401    
    SLICE_X14Y78         FDPE (Hold_fdpe_C_D)         0.124    99.525    cpu_mem/cpu/pc/stop_reg_P
  -------------------------------------------------------------------
                         required time                        -99.525    
                         arrival time                          99.981    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.602ns  (logic 0.255ns (42.388%)  route 0.347ns (57.612%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 99.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.594    99.430    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.146    99.576 r  cpu_mem/cpu/pc/pc_reg[12]/Q
                         net (fo=1, routed)           0.347    99.922    cpu_mem/cpu/pc/pc[12]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.045    99.967 r  cpu_mem/cpu/pc/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    99.967    cpu_mem/cpu/pc_adder/pc_out[2]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064   100.031 r  cpu_mem/cpu/pc_adder/_carry__1/O[3]
                         net (fo=2, routed)           0.000   100.031    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[12]
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.436    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134    99.570    cpu_mem/cpu/pc_plus_1_reg/out_reg[12]
  -------------------------------------------------------------------
                         required time                        -99.570    
                         arrival time                         100.031    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.658ns  (logic 0.317ns (48.142%)  route 0.341ns (51.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 99.399 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.563    99.399    cpu_mem/cpu/pc/clk_out1
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.167    99.566 r  cpu_mem/cpu/pc/pc_reg[1]/Q
                         net (fo=1, routed)           0.341    99.907    cpu_mem/cpu/pc/pc[1]
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.045    99.952 r  cpu_mem/cpu/pc/mem_reg_i_10/O
                         net (fo=2, routed)           0.000    99.952    cpu_mem/cpu/pc_adder/addr_1[1]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105   100.057 r  cpu_mem/cpu/pc_adder/_carry/O[1]
                         net (fo=2, routed)           0.000   100.057    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[2]
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.831    99.158    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.433    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.134    99.567    cpu_mem/cpu/pc_plus_1_reg/out_reg[2]
  -------------------------------------------------------------------
                         required time                        -99.567    
                         arrival time                         100.057    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.637ns  (logic 0.257ns (40.358%)  route 0.380ns (59.641%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 99.162 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 99.404 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.568    99.404    cpu_mem/cpu/pc/clk_out1
    SLICE_X9Y81          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.146    99.550 r  cpu_mem/cpu/pc/pc_reg[14]/Q
                         net (fo=1, routed)           0.380    99.930    cpu_mem/cpu/pc/pc[14]
    SLICE_X8Y79          LUT2 (Prop_lut2_I0_O)        0.045    99.975 r  cpu_mem/cpu/pc/_carry__2_i_2/O
                         net (fo=1, routed)           0.000    99.975    cpu_mem/cpu/pc_adder/pc_out[4]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066   100.041 r  cpu_mem/cpu/pc_adder/_carry__2/O[1]
                         net (fo=2, routed)           0.000   100.041    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[14]
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.835    99.162    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.416    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.134    99.550    cpu_mem/cpu/pc_plus_1_reg/out_reg[14]
  -------------------------------------------------------------------
                         required time                        -99.550    
                         arrival time                         100.041    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.639ns  (logic 0.261ns (40.834%)  route 0.378ns (59.165%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 99.404 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.568    99.404    cpu_mem/cpu/pc/clk_out1
    SLICE_X9Y81          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.146    99.550 r  cpu_mem/cpu/pc/pc_reg[9]/Q
                         net (fo=1, routed)           0.378    99.928    cpu_mem/cpu/pc/pc[9]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.045    99.973 r  cpu_mem/cpu/pc/mem_reg_i_2/O
                         net (fo=2, routed)           0.000    99.973    cpu_mem/cpu/pc_adder/addr_1[9]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070   100.043 r  cpu_mem/cpu/pc_adder/_carry__1/O[0]
                         net (fo=2, routed)           0.000   100.043    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[9]
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.415    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134    99.549    cpu_mem/cpu/pc_plus_1_reg/out_reg[9]
  -------------------------------------------------------------------
                         required time                        -99.549    
                         arrival time                         100.043    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.607ns  (logic 0.301ns (49.554%)  route 0.306ns (50.447%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 99.399 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.563    99.399    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.146    99.545 f  cpu_mem/cpu/pc/pc_reg[0]/Q
                         net (fo=1, routed)           0.190    99.735    cpu_mem/cpu/pc/pc[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.045    99.780 f  cpu_mem/cpu/pc/mem_reg_i_11/O
                         net (fo=4, routed)           0.116    99.896    cpu_mem/memory/addr_1[0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.110   100.006 r  cpu_mem/memory/pc[0]_i_1/O
                         net (fo=1, routed)           0.000   100.006    cpu_mem/cpu/pc/pc_reg[15]_0[0]
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.831    99.158    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.241    99.399    
    SLICE_X11Y76         FDCE (Hold_fdce_C_D)         0.098    99.497    cpu_mem/cpu/pc/pc_reg[0]
  -------------------------------------------------------------------
                         required time                        -99.497    
                         arrival time                         100.006    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.657ns  (logic 0.256ns (38.960%)  route 0.401ns (61.040%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 99.162 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 99.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.594    99.430    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.146    99.576 r  cpu_mem/cpu/pc/pc_reg[15]/Q
                         net (fo=1, routed)           0.401    99.977    cpu_mem/cpu/pc/pc[15]
    SLICE_X8Y79          LUT2 (Prop_lut2_I0_O)        0.045   100.022 r  cpu_mem/cpu/pc/_carry__2_i_1/O
                         net (fo=1, routed)           0.000   100.022    cpu_mem/cpu/pc_adder/pc_out[5]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065   100.087 r  cpu_mem/cpu/pc_adder/_carry__2/O[2]
                         net (fo=2, routed)           0.000   100.087    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[15]
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.835    99.162    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.437    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.134    99.571    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]
  -------------------------------------------------------------------
                         required time                        -99.571    
                         arrival time                         100.087    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.667ns  (logic 0.257ns (38.540%)  route 0.410ns (61.459%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 99.160 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.573ns = ( 99.427 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.591    99.427    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.146    99.573 r  cpu_mem/cpu/pc/pc_reg[6]/Q
                         net (fo=1, routed)           0.410    99.983    cpu_mem/cpu/pc/pc[6]
    SLICE_X8Y77          LUT2 (Prop_lut2_I0_O)        0.045   100.028 r  cpu_mem/cpu/pc/mem_reg_i_5/O
                         net (fo=2, routed)           0.000   100.028    cpu_mem/cpu/pc_adder/addr_1[6]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066   100.094 r  cpu_mem/cpu/pc_adder/_carry__0/O[1]
                         net (fo=2, routed)           0.000   100.094    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[6]
    SLICE_X8Y77          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.833    99.160    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y77          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.435    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.134    99.569    cpu_mem/cpu/pc_plus_1_reg/out_reg[6]
  -------------------------------------------------------------------
                         required time                        -99.569    
                         arrival time                         100.094    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.697ns  (logic 0.256ns (36.746%)  route 0.441ns (63.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 99.402 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.566    99.402    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y79         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.146    99.548 r  cpu_mem/cpu/pc/pc_reg[11]/Q
                         net (fo=1, routed)           0.441    99.988    cpu_mem/cpu/pc/pc[11]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.045   100.033 r  cpu_mem/cpu/pc/_carry__1_i_2/O
                         net (fo=1, routed)           0.000   100.033    cpu_mem/cpu/pc_adder/pc_out[1]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065   100.098 r  cpu_mem/cpu/pc_adder/_carry__1/O[2]
                         net (fo=2, routed)           0.000   100.098    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[11]
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.436    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134    99.570    cpu_mem/cpu/pc_plus_1_reg/out_reg[11]
  -------------------------------------------------------------------
                         required time                        -99.570    
                         arrival time                         100.098    
  -------------------------------------------------------------------
                         slack                                  0.529    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X0Y30     cpu_mem/memory/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB18_X0Y30     cpu_mem/memory/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y79      cpu_mem/cpu/pc/pc_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y76     cpu_mem/cpu/pc/pc_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y76     cpu_mem/cpu/pc/pc_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y77      cpu_mem/cpu/pc/pc_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y79      cpu_mem/cpu/pc/pc_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X9Y81      cpu_mem/cpu/pc/pc_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y82      cpu_mem/cpu/reg_file/reg_file_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y82      cpu_mem/cpu/reg_file/reg_file_reg[0][15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y80      cpu_mem/cpu/reg_file/reg_file_reg[0][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y81     cpu_mem/cpu/reg_file/reg_file_reg[0][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y82      cpu_mem/cpu/reg_file/reg_file_reg[0][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y83     cpu_mem/cpu/reg_file/reg_file_reg[0][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y82      cpu_mem/cpu/reg_file/reg_file_reg[0][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y74     cpu_mem/cpu/reg_file/reg_file_reg[0][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y78      cpu_mem/cpu/reg_file/reg_file_reg[0][7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y78      cpu_mem/cpu/reg_file/reg_file_reg[0][7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y84     cpu_mem/cpu/reg_file/reg_file_reg[12][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y79      cpu_mem/cpu/reg_file/reg_file_reg[12][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       84.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.559ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.177ns  (logic 4.137ns (27.258%)  route 11.040ns (72.742%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.465    14.188    cpu_mem/memory/mem_reg_7
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    14.312 r  cpu_mem/memory/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    14.312    cpu_mem/cpu/pc/pc_reg[15]_0[5]
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.589    98.569    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.128    
                         clock uncertainty           -0.289    98.839    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)        0.032    98.871    cpu_mem/cpu/pc/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         98.871    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                 84.559    

Slack (MET) :             84.577ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.160ns  (logic 4.137ns (27.289%)  route 11.023ns (72.711%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.447    14.171    cpu_mem/memory/mem_reg_7
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.295 r  cpu_mem/memory/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    14.295    cpu_mem/cpu/pc/pc_reg[15]_0[4]
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.588    98.568    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.127    
                         clock uncertainty           -0.289    98.838    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.034    98.872    cpu_mem/cpu/pc/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         98.872    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                 84.577    

Slack (MET) :             84.580ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.155ns  (logic 4.137ns (27.298%)  route 11.018ns (72.702%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.442    14.166    cpu_mem/memory/mem_reg_7
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.290 r  cpu_mem/memory/pc[3]_i_1/O
                         net (fo=1, routed)           0.000    14.290    cpu_mem/cpu/pc/pc_reg[15]_0[3]
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.588    98.568    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.127    
                         clock uncertainty           -0.289    98.838    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.032    98.870    cpu_mem/cpu/pc/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         98.870    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                 84.580    

Slack (MET) :             84.637ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 4.137ns (27.441%)  route 10.939ns (72.559%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.363    14.087    cpu_mem/memory/mem_reg_7
    SLICE_X10Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.211 r  cpu_mem/memory/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    14.211    cpu_mem/cpu/pc/pc_reg[15]_0[1]
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.512    98.492    cpu_mem/cpu/pc/clk_out1
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.289    98.762    
    SLICE_X10Y76         FDCE (Setup_fdce_C_D)        0.086    98.848    cpu_mem/cpu/pc/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         98.848    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                 84.637    

Slack (MET) :             84.654ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.084ns  (logic 4.137ns (27.426%)  route 10.947ns (72.574%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.372    14.095    cpu_mem/memory/mem_reg_7
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    14.219 r  cpu_mem/memory/pc[7]_i_1/O
                         net (fo=1, routed)           0.000    14.219    cpu_mem/cpu/pc/pc_reg[15]_0[7]
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.589    98.569    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.128    
                         clock uncertainty           -0.289    98.839    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)        0.034    98.873    cpu_mem/cpu/pc/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         98.873    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 84.654    

Slack (MET) :             84.803ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.856ns  (logic 4.137ns (27.847%)  route 10.719ns (72.153%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.143    13.867    cpu_mem/memory/mem_reg_7
    SLICE_X11Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.991 r  cpu_mem/memory/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    13.991    cpu_mem/cpu/pc/pc_reg[15]_0[0]
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.512    98.492    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.289    98.762    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)        0.032    98.794    cpu_mem/cpu/pc/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.794    
                         arrival time                         -13.991    
  -------------------------------------------------------------------
                         slack                                 84.803    

Slack (MET) :             84.807ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.854ns  (logic 4.137ns (27.851%)  route 10.717ns (72.149%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.141    13.865    cpu_mem/memory/mem_reg_7
    SLICE_X11Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.989 r  cpu_mem/memory/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    13.989    cpu_mem/cpu/pc/pc_reg[15]_0[2]
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.512    98.492    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.289    98.762    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)        0.034    98.796    cpu_mem/cpu/pc/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         98.796    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                 84.807    

Slack (MET) :             84.825ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.912ns  (logic 4.137ns (27.742%)  route 10.775ns (72.258%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.199    13.923    cpu_mem/memory/mem_reg_7
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.047 r  cpu_mem/memory/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    14.047    cpu_mem/cpu/pc/pc_reg[15]_0[6]
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.588    98.568    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.127    
                         clock uncertainty           -0.289    98.838    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.034    98.872    cpu_mem/cpu/pc/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         98.872    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                 84.825    

Slack (MET) :             84.899ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.841ns  (logic 4.137ns (27.876%)  route 10.704ns (72.124%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.128    13.851    cpu_mem/memory/mem_reg_7
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.124    13.975 r  cpu_mem/memory/pc[10]_i_1/O
                         net (fo=1, routed)           0.000    13.975    cpu_mem/cpu/pc/pc_reg[15]_0[10]
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.592    98.572    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.289    98.842    
    SLICE_X7Y79          FDCE (Setup_fdce_C_D)        0.032    98.874    cpu_mem/cpu/pc/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         98.874    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                 84.899    

Slack (MET) :             84.963ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 4.137ns (27.999%)  route 10.638ns (72.001%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.063    13.786    cpu_mem/memory/mem_reg_7
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    13.910 r  cpu_mem/memory/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    13.910    cpu_mem/cpu/pc/pc_reg[15]_0[8]
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.589    98.569    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.128    
                         clock uncertainty           -0.289    98.839    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)        0.034    98.873    cpu_mem/cpu/pc/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         98.873    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                 84.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.623ns  (logic 0.282ns (45.230%)  route 0.341ns (54.770%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 99.399 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.563    99.399    cpu_mem/cpu/pc/clk_out1
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.167    99.566 r  cpu_mem/cpu/pc/pc_reg[1]/Q
                         net (fo=1, routed)           0.341    99.907    cpu_mem/cpu/pc/pc[1]
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.045    99.952 r  cpu_mem/cpu/pc/mem_reg_i_10/O
                         net (fo=2, routed)           0.000    99.952    cpu_mem/cpu/pc_adder/addr_1[1]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070   100.022 r  cpu_mem/cpu/pc_adder/_carry/O[0]
                         net (fo=2, routed)           0.000   100.022    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[1]
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.831    99.158    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.433    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.134    99.567    cpu_mem/cpu/pc_plus_1_reg/out_reg[1]
  -------------------------------------------------------------------
                         required time                        -99.567    
                         arrival time                         100.022    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/stop_reg_P/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/stop_reg_P/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.580ns  (logic 0.212ns (36.540%)  route 0.368ns (63.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 99.401 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.565    99.401    cpu_mem/cpu/pc/clk_out1
    SLICE_X14Y78         FDPE                                         r  cpu_mem/cpu/pc/stop_reg_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDPE (Prop_fdpe_C_Q)         0.167    99.568 r  cpu_mem/cpu/pc/stop_reg_P/Q
                         net (fo=2, routed)           0.368    99.936    cpu_mem/cpu/pc/stop_reg_P_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.045    99.981 r  cpu_mem/cpu/pc/stop_C_i_1/O
                         net (fo=2, routed)           0.000    99.981    cpu_mem/cpu/pc/stop
    SLICE_X14Y78         FDPE                                         r  cpu_mem/cpu/pc/stop_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc/clk_out1
    SLICE_X14Y78         FDPE                                         r  cpu_mem/cpu/pc/stop_reg_P/C  (IS_INVERTED)
                         clock pessimism              0.240    99.401    
    SLICE_X14Y78         FDPE (Hold_fdpe_C_D)         0.124    99.525    cpu_mem/cpu/pc/stop_reg_P
  -------------------------------------------------------------------
                         required time                        -99.525    
                         arrival time                          99.981    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.602ns  (logic 0.255ns (42.388%)  route 0.347ns (57.612%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 99.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.594    99.430    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.146    99.576 r  cpu_mem/cpu/pc/pc_reg[12]/Q
                         net (fo=1, routed)           0.347    99.922    cpu_mem/cpu/pc/pc[12]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.045    99.967 r  cpu_mem/cpu/pc/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    99.967    cpu_mem/cpu/pc_adder/pc_out[2]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064   100.031 r  cpu_mem/cpu/pc_adder/_carry__1/O[3]
                         net (fo=2, routed)           0.000   100.031    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[12]
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.436    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134    99.570    cpu_mem/cpu/pc_plus_1_reg/out_reg[12]
  -------------------------------------------------------------------
                         required time                        -99.570    
                         arrival time                         100.031    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.658ns  (logic 0.317ns (48.142%)  route 0.341ns (51.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 99.399 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.563    99.399    cpu_mem/cpu/pc/clk_out1
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.167    99.566 r  cpu_mem/cpu/pc/pc_reg[1]/Q
                         net (fo=1, routed)           0.341    99.907    cpu_mem/cpu/pc/pc[1]
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.045    99.952 r  cpu_mem/cpu/pc/mem_reg_i_10/O
                         net (fo=2, routed)           0.000    99.952    cpu_mem/cpu/pc_adder/addr_1[1]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105   100.057 r  cpu_mem/cpu/pc_adder/_carry/O[1]
                         net (fo=2, routed)           0.000   100.057    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[2]
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.831    99.158    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.433    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.134    99.567    cpu_mem/cpu/pc_plus_1_reg/out_reg[2]
  -------------------------------------------------------------------
                         required time                        -99.567    
                         arrival time                         100.057    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.637ns  (logic 0.257ns (40.358%)  route 0.380ns (59.641%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 99.162 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 99.404 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.568    99.404    cpu_mem/cpu/pc/clk_out1
    SLICE_X9Y81          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.146    99.550 r  cpu_mem/cpu/pc/pc_reg[14]/Q
                         net (fo=1, routed)           0.380    99.930    cpu_mem/cpu/pc/pc[14]
    SLICE_X8Y79          LUT2 (Prop_lut2_I0_O)        0.045    99.975 r  cpu_mem/cpu/pc/_carry__2_i_2/O
                         net (fo=1, routed)           0.000    99.975    cpu_mem/cpu/pc_adder/pc_out[4]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066   100.041 r  cpu_mem/cpu/pc_adder/_carry__2/O[1]
                         net (fo=2, routed)           0.000   100.041    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[14]
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.835    99.162    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.416    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.134    99.550    cpu_mem/cpu/pc_plus_1_reg/out_reg[14]
  -------------------------------------------------------------------
                         required time                        -99.550    
                         arrival time                         100.041    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.639ns  (logic 0.261ns (40.834%)  route 0.378ns (59.165%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 99.404 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.568    99.404    cpu_mem/cpu/pc/clk_out1
    SLICE_X9Y81          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.146    99.550 r  cpu_mem/cpu/pc/pc_reg[9]/Q
                         net (fo=1, routed)           0.378    99.928    cpu_mem/cpu/pc/pc[9]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.045    99.973 r  cpu_mem/cpu/pc/mem_reg_i_2/O
                         net (fo=2, routed)           0.000    99.973    cpu_mem/cpu/pc_adder/addr_1[9]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070   100.043 r  cpu_mem/cpu/pc_adder/_carry__1/O[0]
                         net (fo=2, routed)           0.000   100.043    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[9]
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.415    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134    99.549    cpu_mem/cpu/pc_plus_1_reg/out_reg[9]
  -------------------------------------------------------------------
                         required time                        -99.549    
                         arrival time                         100.043    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.607ns  (logic 0.301ns (49.554%)  route 0.306ns (50.447%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 99.399 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.563    99.399    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.146    99.545 f  cpu_mem/cpu/pc/pc_reg[0]/Q
                         net (fo=1, routed)           0.190    99.735    cpu_mem/cpu/pc/pc[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.045    99.780 f  cpu_mem/cpu/pc/mem_reg_i_11/O
                         net (fo=4, routed)           0.116    99.896    cpu_mem/memory/addr_1[0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.110   100.006 r  cpu_mem/memory/pc[0]_i_1/O
                         net (fo=1, routed)           0.000   100.006    cpu_mem/cpu/pc/pc_reg[15]_0[0]
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.831    99.158    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.241    99.399    
    SLICE_X11Y76         FDCE (Hold_fdce_C_D)         0.098    99.497    cpu_mem/cpu/pc/pc_reg[0]
  -------------------------------------------------------------------
                         required time                        -99.497    
                         arrival time                         100.006    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.657ns  (logic 0.256ns (38.960%)  route 0.401ns (61.040%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 99.162 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 99.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.594    99.430    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.146    99.576 r  cpu_mem/cpu/pc/pc_reg[15]/Q
                         net (fo=1, routed)           0.401    99.977    cpu_mem/cpu/pc/pc[15]
    SLICE_X8Y79          LUT2 (Prop_lut2_I0_O)        0.045   100.022 r  cpu_mem/cpu/pc/_carry__2_i_1/O
                         net (fo=1, routed)           0.000   100.022    cpu_mem/cpu/pc_adder/pc_out[5]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065   100.087 r  cpu_mem/cpu/pc_adder/_carry__2/O[2]
                         net (fo=2, routed)           0.000   100.087    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[15]
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.835    99.162    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.437    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.134    99.571    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]
  -------------------------------------------------------------------
                         required time                        -99.571    
                         arrival time                         100.087    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.667ns  (logic 0.257ns (38.540%)  route 0.410ns (61.459%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 99.160 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.573ns = ( 99.427 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.591    99.427    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.146    99.573 r  cpu_mem/cpu/pc/pc_reg[6]/Q
                         net (fo=1, routed)           0.410    99.983    cpu_mem/cpu/pc/pc[6]
    SLICE_X8Y77          LUT2 (Prop_lut2_I0_O)        0.045   100.028 r  cpu_mem/cpu/pc/mem_reg_i_5/O
                         net (fo=2, routed)           0.000   100.028    cpu_mem/cpu/pc_adder/addr_1[6]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066   100.094 r  cpu_mem/cpu/pc_adder/_carry__0/O[1]
                         net (fo=2, routed)           0.000   100.094    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[6]
    SLICE_X8Y77          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.833    99.160    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y77          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.435    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.134    99.569    cpu_mem/cpu/pc_plus_1_reg/out_reg[6]
  -------------------------------------------------------------------
                         required time                        -99.569    
                         arrival time                         100.094    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.697ns  (logic 0.256ns (36.746%)  route 0.441ns (63.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 99.402 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.566    99.402    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y79         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.146    99.548 r  cpu_mem/cpu/pc/pc_reg[11]/Q
                         net (fo=1, routed)           0.441    99.988    cpu_mem/cpu/pc/pc[11]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.045   100.033 r  cpu_mem/cpu/pc/_carry__1_i_2/O
                         net (fo=1, routed)           0.000   100.033    cpu_mem/cpu/pc_adder/pc_out[1]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065   100.098 r  cpu_mem/cpu/pc_adder/_carry__1/O[2]
                         net (fo=2, routed)           0.000   100.098    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[11]
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.436    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134    99.570    cpu_mem/cpu/pc_plus_1_reg/out_reg[11]
  -------------------------------------------------------------------
                         required time                        -99.570    
                         arrival time                         100.098    
  -------------------------------------------------------------------
                         slack                                  0.529    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X0Y30     cpu_mem/memory/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB18_X0Y30     cpu_mem/memory/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y79      cpu_mem/cpu/pc/pc_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y76     cpu_mem/cpu/pc/pc_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y76     cpu_mem/cpu/pc/pc_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y77      cpu_mem/cpu/pc/pc_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y79      cpu_mem/cpu/pc/pc_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y76      cpu_mem/cpu/pc/pc_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X9Y81      cpu_mem/cpu/pc/pc_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y82      cpu_mem/cpu/reg_file/reg_file_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y82      cpu_mem/cpu/reg_file/reg_file_reg[0][15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y80      cpu_mem/cpu/reg_file/reg_file_reg[0][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y81     cpu_mem/cpu/reg_file/reg_file_reg[0][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y82      cpu_mem/cpu/reg_file/reg_file_reg[0][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y83     cpu_mem/cpu/reg_file/reg_file_reg[0][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y82      cpu_mem/cpu/reg_file/reg_file_reg[0][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y74     cpu_mem/cpu/reg_file/reg_file_reg[0][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y78      cpu_mem/cpu/reg_file/reg_file_reg[0][7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y78      cpu_mem/cpu/reg_file/reg_file_reg[0][7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y84     cpu_mem/cpu/reg_file/reg_file_reg[12][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y79      cpu_mem/cpu/reg_file/reg_file_reg[12][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       84.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.530ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.177ns  (logic 4.137ns (27.258%)  route 11.040ns (72.742%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.465    14.188    cpu_mem/memory/mem_reg_7
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    14.312 r  cpu_mem/memory/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    14.312    cpu_mem/cpu/pc/pc_reg[15]_0[5]
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.589    98.569    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.128    
                         clock uncertainty           -0.318    98.811    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)        0.032    98.843    cpu_mem/cpu/pc/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         98.843    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                 84.530    

Slack (MET) :             84.549ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.160ns  (logic 4.137ns (27.289%)  route 11.023ns (72.711%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.447    14.171    cpu_mem/memory/mem_reg_7
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.295 r  cpu_mem/memory/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    14.295    cpu_mem/cpu/pc/pc_reg[15]_0[4]
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.588    98.568    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.127    
                         clock uncertainty           -0.318    98.810    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.034    98.844    cpu_mem/cpu/pc/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         98.844    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                 84.549    

Slack (MET) :             84.552ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.155ns  (logic 4.137ns (27.298%)  route 11.018ns (72.702%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.442    14.166    cpu_mem/memory/mem_reg_7
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.290 r  cpu_mem/memory/pc[3]_i_1/O
                         net (fo=1, routed)           0.000    14.290    cpu_mem/cpu/pc/pc_reg[15]_0[3]
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.588    98.568    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.127    
                         clock uncertainty           -0.318    98.810    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.032    98.842    cpu_mem/cpu/pc/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         98.842    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                 84.552    

Slack (MET) :             84.609ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 4.137ns (27.441%)  route 10.939ns (72.559%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.363    14.087    cpu_mem/memory/mem_reg_7
    SLICE_X10Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.211 r  cpu_mem/memory/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    14.211    cpu_mem/cpu/pc/pc_reg[15]_0[1]
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.512    98.492    cpu_mem/cpu/pc/clk_out1
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X10Y76         FDCE (Setup_fdce_C_D)        0.086    98.820    cpu_mem/cpu/pc/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         98.820    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                 84.609    

Slack (MET) :             84.625ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.084ns  (logic 4.137ns (27.426%)  route 10.947ns (72.574%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.372    14.095    cpu_mem/memory/mem_reg_7
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    14.219 r  cpu_mem/memory/pc[7]_i_1/O
                         net (fo=1, routed)           0.000    14.219    cpu_mem/cpu/pc/pc_reg[15]_0[7]
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.589    98.569    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.128    
                         clock uncertainty           -0.318    98.811    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)        0.034    98.845    cpu_mem/cpu/pc/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         98.845    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 84.625    

Slack (MET) :             84.775ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.856ns  (logic 4.137ns (27.847%)  route 10.719ns (72.153%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.143    13.867    cpu_mem/memory/mem_reg_7
    SLICE_X11Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.991 r  cpu_mem/memory/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    13.991    cpu_mem/cpu/pc/pc_reg[15]_0[0]
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.512    98.492    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)        0.032    98.766    cpu_mem/cpu/pc/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.766    
                         arrival time                         -13.991    
  -------------------------------------------------------------------
                         slack                                 84.775    

Slack (MET) :             84.779ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.854ns  (logic 4.137ns (27.851%)  route 10.717ns (72.149%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.141    13.865    cpu_mem/memory/mem_reg_7
    SLICE_X11Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.989 r  cpu_mem/memory/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    13.989    cpu_mem/cpu/pc/pc_reg[15]_0[2]
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.512    98.492    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)        0.034    98.768    cpu_mem/cpu/pc/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         98.768    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                 84.779    

Slack (MET) :             84.796ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.912ns  (logic 4.137ns (27.742%)  route 10.775ns (72.258%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.199    13.923    cpu_mem/memory/mem_reg_7
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.047 r  cpu_mem/memory/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    14.047    cpu_mem/cpu/pc/pc_reg[15]_0[6]
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.588    98.568    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.127    
                         clock uncertainty           -0.318    98.810    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.034    98.844    cpu_mem/cpu/pc/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         98.844    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                 84.796    

Slack (MET) :             84.870ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.841ns  (logic 4.137ns (27.876%)  route 10.704ns (72.124%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.128    13.851    cpu_mem/memory/mem_reg_7
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.124    13.975 r  cpu_mem/memory/pc[10]_i_1/O
                         net (fo=1, routed)           0.000    13.975    cpu_mem/cpu/pc/pc_reg[15]_0[10]
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.592    98.572    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.318    98.814    
    SLICE_X7Y79          FDCE (Setup_fdce_C_D)        0.032    98.846    cpu_mem/cpu/pc/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         98.846    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                 84.870    

Slack (MET) :             84.934ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 4.137ns (27.999%)  route 10.638ns (72.001%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.063    13.786    cpu_mem/memory/mem_reg_7
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    13.910 r  cpu_mem/memory/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    13.910    cpu_mem/cpu/pc/pc_reg[15]_0[8]
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.589    98.569    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.128    
                         clock uncertainty           -0.318    98.811    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)        0.034    98.845    cpu_mem/cpu/pc/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         98.845    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                 84.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.623ns  (logic 0.282ns (45.230%)  route 0.341ns (54.770%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 99.399 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.563    99.399    cpu_mem/cpu/pc/clk_out1
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.167    99.566 r  cpu_mem/cpu/pc/pc_reg[1]/Q
                         net (fo=1, routed)           0.341    99.907    cpu_mem/cpu/pc/pc[1]
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.045    99.952 r  cpu_mem/cpu/pc/mem_reg_i_10/O
                         net (fo=2, routed)           0.000    99.952    cpu_mem/cpu/pc_adder/addr_1[1]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070   100.022 r  cpu_mem/cpu/pc_adder/_carry/O[0]
                         net (fo=2, routed)           0.000   100.022    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[1]
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.831    99.158    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.433    
                         clock uncertainty            0.318    99.750    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.134    99.884    cpu_mem/cpu/pc_plus_1_reg/out_reg[1]
  -------------------------------------------------------------------
                         required time                        -99.884    
                         arrival time                         100.022    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/stop_reg_P/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/stop_reg_P/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.580ns  (logic 0.212ns (36.540%)  route 0.368ns (63.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 99.401 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.565    99.401    cpu_mem/cpu/pc/clk_out1
    SLICE_X14Y78         FDPE                                         r  cpu_mem/cpu/pc/stop_reg_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDPE (Prop_fdpe_C_Q)         0.167    99.568 r  cpu_mem/cpu/pc/stop_reg_P/Q
                         net (fo=2, routed)           0.368    99.936    cpu_mem/cpu/pc/stop_reg_P_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.045    99.981 r  cpu_mem/cpu/pc/stop_C_i_1/O
                         net (fo=2, routed)           0.000    99.981    cpu_mem/cpu/pc/stop
    SLICE_X14Y78         FDPE                                         r  cpu_mem/cpu/pc/stop_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc/clk_out1
    SLICE_X14Y78         FDPE                                         r  cpu_mem/cpu/pc/stop_reg_P/C  (IS_INVERTED)
                         clock pessimism              0.240    99.401    
                         clock uncertainty            0.318    99.718    
    SLICE_X14Y78         FDPE (Hold_fdpe_C_D)         0.124    99.842    cpu_mem/cpu/pc/stop_reg_P
  -------------------------------------------------------------------
                         required time                        -99.842    
                         arrival time                          99.981    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.602ns  (logic 0.255ns (42.388%)  route 0.347ns (57.612%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 99.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.594    99.430    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.146    99.576 r  cpu_mem/cpu/pc/pc_reg[12]/Q
                         net (fo=1, routed)           0.347    99.922    cpu_mem/cpu/pc/pc[12]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.045    99.967 r  cpu_mem/cpu/pc/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    99.967    cpu_mem/cpu/pc_adder/pc_out[2]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064   100.031 r  cpu_mem/cpu/pc_adder/_carry__1/O[3]
                         net (fo=2, routed)           0.000   100.031    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[12]
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.436    
                         clock uncertainty            0.318    99.753    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134    99.887    cpu_mem/cpu/pc_plus_1_reg/out_reg[12]
  -------------------------------------------------------------------
                         required time                        -99.887    
                         arrival time                         100.031    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.658ns  (logic 0.317ns (48.142%)  route 0.341ns (51.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 99.399 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.563    99.399    cpu_mem/cpu/pc/clk_out1
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.167    99.566 r  cpu_mem/cpu/pc/pc_reg[1]/Q
                         net (fo=1, routed)           0.341    99.907    cpu_mem/cpu/pc/pc[1]
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.045    99.952 r  cpu_mem/cpu/pc/mem_reg_i_10/O
                         net (fo=2, routed)           0.000    99.952    cpu_mem/cpu/pc_adder/addr_1[1]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105   100.057 r  cpu_mem/cpu/pc_adder/_carry/O[1]
                         net (fo=2, routed)           0.000   100.057    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[2]
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.831    99.158    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.433    
                         clock uncertainty            0.318    99.750    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.134    99.884    cpu_mem/cpu/pc_plus_1_reg/out_reg[2]
  -------------------------------------------------------------------
                         required time                        -99.884    
                         arrival time                         100.057    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.637ns  (logic 0.257ns (40.358%)  route 0.380ns (59.641%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 99.162 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 99.404 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.568    99.404    cpu_mem/cpu/pc/clk_out1
    SLICE_X9Y81          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.146    99.550 r  cpu_mem/cpu/pc/pc_reg[14]/Q
                         net (fo=1, routed)           0.380    99.930    cpu_mem/cpu/pc/pc[14]
    SLICE_X8Y79          LUT2 (Prop_lut2_I0_O)        0.045    99.975 r  cpu_mem/cpu/pc/_carry__2_i_2/O
                         net (fo=1, routed)           0.000    99.975    cpu_mem/cpu/pc_adder/pc_out[4]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066   100.041 r  cpu_mem/cpu/pc_adder/_carry__2/O[1]
                         net (fo=2, routed)           0.000   100.041    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[14]
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.835    99.162    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.416    
                         clock uncertainty            0.318    99.733    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.134    99.867    cpu_mem/cpu/pc_plus_1_reg/out_reg[14]
  -------------------------------------------------------------------
                         required time                        -99.867    
                         arrival time                         100.041    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.639ns  (logic 0.261ns (40.834%)  route 0.378ns (59.165%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 99.404 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.568    99.404    cpu_mem/cpu/pc/clk_out1
    SLICE_X9Y81          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.146    99.550 r  cpu_mem/cpu/pc/pc_reg[9]/Q
                         net (fo=1, routed)           0.378    99.928    cpu_mem/cpu/pc/pc[9]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.045    99.973 r  cpu_mem/cpu/pc/mem_reg_i_2/O
                         net (fo=2, routed)           0.000    99.973    cpu_mem/cpu/pc_adder/addr_1[9]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070   100.043 r  cpu_mem/cpu/pc_adder/_carry__1/O[0]
                         net (fo=2, routed)           0.000   100.043    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[9]
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.415    
                         clock uncertainty            0.318    99.732    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134    99.866    cpu_mem/cpu/pc_plus_1_reg/out_reg[9]
  -------------------------------------------------------------------
                         required time                        -99.866    
                         arrival time                         100.043    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.607ns  (logic 0.301ns (49.554%)  route 0.306ns (50.447%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 99.399 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.563    99.399    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.146    99.545 f  cpu_mem/cpu/pc/pc_reg[0]/Q
                         net (fo=1, routed)           0.190    99.735    cpu_mem/cpu/pc/pc[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.045    99.780 f  cpu_mem/cpu/pc/mem_reg_i_11/O
                         net (fo=4, routed)           0.116    99.896    cpu_mem/memory/addr_1[0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.110   100.006 r  cpu_mem/memory/pc[0]_i_1/O
                         net (fo=1, routed)           0.000   100.006    cpu_mem/cpu/pc/pc_reg[15]_0[0]
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.831    99.158    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.241    99.399    
                         clock uncertainty            0.318    99.716    
    SLICE_X11Y76         FDCE (Hold_fdce_C_D)         0.098    99.814    cpu_mem/cpu/pc/pc_reg[0]
  -------------------------------------------------------------------
                         required time                        -99.814    
                         arrival time                         100.006    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.657ns  (logic 0.256ns (38.960%)  route 0.401ns (61.040%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 99.162 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 99.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.594    99.430    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.146    99.576 r  cpu_mem/cpu/pc/pc_reg[15]/Q
                         net (fo=1, routed)           0.401    99.977    cpu_mem/cpu/pc/pc[15]
    SLICE_X8Y79          LUT2 (Prop_lut2_I0_O)        0.045   100.022 r  cpu_mem/cpu/pc/_carry__2_i_1/O
                         net (fo=1, routed)           0.000   100.022    cpu_mem/cpu/pc_adder/pc_out[5]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065   100.087 r  cpu_mem/cpu/pc_adder/_carry__2/O[2]
                         net (fo=2, routed)           0.000   100.087    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[15]
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.835    99.162    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.437    
                         clock uncertainty            0.318    99.754    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.134    99.888    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]
  -------------------------------------------------------------------
                         required time                        -99.888    
                         arrival time                         100.087    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.667ns  (logic 0.257ns (38.540%)  route 0.410ns (61.459%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 99.160 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.573ns = ( 99.427 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.591    99.427    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.146    99.573 r  cpu_mem/cpu/pc/pc_reg[6]/Q
                         net (fo=1, routed)           0.410    99.983    cpu_mem/cpu/pc/pc[6]
    SLICE_X8Y77          LUT2 (Prop_lut2_I0_O)        0.045   100.028 r  cpu_mem/cpu/pc/mem_reg_i_5/O
                         net (fo=2, routed)           0.000   100.028    cpu_mem/cpu/pc_adder/addr_1[6]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066   100.094 r  cpu_mem/cpu/pc_adder/_carry__0/O[1]
                         net (fo=2, routed)           0.000   100.094    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[6]
    SLICE_X8Y77          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.833    99.160    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y77          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.435    
                         clock uncertainty            0.318    99.752    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.134    99.886    cpu_mem/cpu/pc_plus_1_reg/out_reg[6]
  -------------------------------------------------------------------
                         required time                        -99.886    
                         arrival time                         100.094    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.697ns  (logic 0.256ns (36.746%)  route 0.441ns (63.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 99.402 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.566    99.402    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y79         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.146    99.548 r  cpu_mem/cpu/pc/pc_reg[11]/Q
                         net (fo=1, routed)           0.441    99.988    cpu_mem/cpu/pc/pc[11]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.045   100.033 r  cpu_mem/cpu/pc/_carry__1_i_2/O
                         net (fo=1, routed)           0.000   100.033    cpu_mem/cpu/pc_adder/pc_out[1]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065   100.098 r  cpu_mem/cpu/pc_adder/_carry__1/O[2]
                         net (fo=2, routed)           0.000   100.098    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[11]
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.436    
                         clock uncertainty            0.318    99.753    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134    99.887    cpu_mem/cpu/pc_plus_1_reg/out_reg[11]
  -------------------------------------------------------------------
                         required time                        -99.887    
                         arrival time                         100.098    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       84.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.530ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.177ns  (logic 4.137ns (27.258%)  route 11.040ns (72.742%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.465    14.188    cpu_mem/memory/mem_reg_7
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    14.312 r  cpu_mem/memory/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    14.312    cpu_mem/cpu/pc/pc_reg[15]_0[5]
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.589    98.569    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.128    
                         clock uncertainty           -0.318    98.811    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)        0.032    98.843    cpu_mem/cpu/pc/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         98.843    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                 84.530    

Slack (MET) :             84.549ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.160ns  (logic 4.137ns (27.289%)  route 11.023ns (72.711%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.447    14.171    cpu_mem/memory/mem_reg_7
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.295 r  cpu_mem/memory/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    14.295    cpu_mem/cpu/pc/pc_reg[15]_0[4]
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.588    98.568    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.127    
                         clock uncertainty           -0.318    98.810    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.034    98.844    cpu_mem/cpu/pc/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         98.844    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                 84.549    

Slack (MET) :             84.552ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.155ns  (logic 4.137ns (27.298%)  route 11.018ns (72.702%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.442    14.166    cpu_mem/memory/mem_reg_7
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.290 r  cpu_mem/memory/pc[3]_i_1/O
                         net (fo=1, routed)           0.000    14.290    cpu_mem/cpu/pc/pc_reg[15]_0[3]
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.588    98.568    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.127    
                         clock uncertainty           -0.318    98.810    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.032    98.842    cpu_mem/cpu/pc/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         98.842    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                 84.552    

Slack (MET) :             84.609ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 4.137ns (27.441%)  route 10.939ns (72.559%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.363    14.087    cpu_mem/memory/mem_reg_7
    SLICE_X10Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.211 r  cpu_mem/memory/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    14.211    cpu_mem/cpu/pc/pc_reg[15]_0[1]
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.512    98.492    cpu_mem/cpu/pc/clk_out1
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X10Y76         FDCE (Setup_fdce_C_D)        0.086    98.820    cpu_mem/cpu/pc/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         98.820    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                 84.609    

Slack (MET) :             84.625ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.084ns  (logic 4.137ns (27.426%)  route 10.947ns (72.574%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.372    14.095    cpu_mem/memory/mem_reg_7
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    14.219 r  cpu_mem/memory/pc[7]_i_1/O
                         net (fo=1, routed)           0.000    14.219    cpu_mem/cpu/pc/pc_reg[15]_0[7]
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.589    98.569    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.128    
                         clock uncertainty           -0.318    98.811    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)        0.034    98.845    cpu_mem/cpu/pc/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         98.845    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 84.625    

Slack (MET) :             84.775ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.856ns  (logic 4.137ns (27.847%)  route 10.719ns (72.153%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.143    13.867    cpu_mem/memory/mem_reg_7
    SLICE_X11Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.991 r  cpu_mem/memory/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    13.991    cpu_mem/cpu/pc/pc_reg[15]_0[0]
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.512    98.492    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)        0.032    98.766    cpu_mem/cpu/pc/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.766    
                         arrival time                         -13.991    
  -------------------------------------------------------------------
                         slack                                 84.775    

Slack (MET) :             84.779ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.854ns  (logic 4.137ns (27.851%)  route 10.717ns (72.149%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.141    13.865    cpu_mem/memory/mem_reg_7
    SLICE_X11Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.989 r  cpu_mem/memory/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    13.989    cpu_mem/cpu/pc/pc_reg[15]_0[2]
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.512    98.492    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)        0.034    98.768    cpu_mem/cpu/pc/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         98.768    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                 84.779    

Slack (MET) :             84.796ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.912ns  (logic 4.137ns (27.742%)  route 10.775ns (72.258%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.199    13.923    cpu_mem/memory/mem_reg_7
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.047 r  cpu_mem/memory/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    14.047    cpu_mem/cpu/pc/pc_reg[15]_0[6]
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.588    98.568    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.127    
                         clock uncertainty           -0.318    98.810    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.034    98.844    cpu_mem/cpu/pc/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         98.844    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                 84.796    

Slack (MET) :             84.870ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.841ns  (logic 4.137ns (27.876%)  route 10.704ns (72.124%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.128    13.851    cpu_mem/memory/mem_reg_7
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.124    13.975 r  cpu_mem/memory/pc[10]_i_1/O
                         net (fo=1, routed)           0.000    13.975    cpu_mem/cpu/pc/pc_reg[15]_0[10]
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.592    98.572    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.318    98.814    
    SLICE_X7Y79          FDCE (Setup_fdce_C_D)        0.032    98.846    cpu_mem/cpu/pc/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         98.846    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                 84.870    

Slack (MET) :             84.934ns  (required time - arrival time)
  Source:                 cpu_mem/memory/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 4.137ns (27.999%)  route 10.638ns (72.001%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.675    -0.865    cpu_mem/memory/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  cpu_mem/memory/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.589 r  cpu_mem/memory/mem_reg/DOADO[10]
                         net (fo=54, routed)          5.311     6.900    cpu_mem/cpu/reg_file/DOADO[2]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.024 r  cpu_mem/cpu/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           1.341     8.365    cpu_mem/cpu/reg_file/alu_src1[10]
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  cpu_mem/cpu/reg_file/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.489    cpu_mem/cpu/alu/mem_reg_4[2]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.887 r  cpu_mem/cpu/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    cpu_mem/cpu/alu/_inferred__0/i__carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.126 f  cpu_mem/cpu/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.449     9.575    cpu_mem/cpu/reg_file/reg_file_reg[0][14]_0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.302     9.877 f  cpu_mem/cpu/reg_file/reg_file[14][14]_i_2/O
                         net (fo=2, routed)           1.051    10.928    cpu_mem/cpu/reg_file/mem_reg_6
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.052 f  cpu_mem/cpu/reg_file/reg_file[14][15]_i_10/O
                         net (fo=1, routed)           0.858    11.910    cpu_mem/cpu/reg_file/reg_file[14][15]_i_10_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124    12.034 r  cpu_mem/cpu/reg_file/reg_file[14][15]_i_5/O
                         net (fo=1, routed)           0.566    12.600    cpu_mem/memory/reg_file_reg[15][0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.724 r  cpu_mem/memory/reg_file[14][15]_i_3/O
                         net (fo=48, routed)          1.063    13.786    cpu_mem/memory/mem_reg_7
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    13.910 r  cpu_mem/memory/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    13.910    cpu_mem/cpu/pc/pc_reg[15]_0[8]
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         1.589    98.569    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y77          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.128    
                         clock uncertainty           -0.318    98.811    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)        0.034    98.845    cpu_mem/cpu/pc/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         98.845    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                 84.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.623ns  (logic 0.282ns (45.230%)  route 0.341ns (54.770%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 99.399 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.563    99.399    cpu_mem/cpu/pc/clk_out1
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.167    99.566 r  cpu_mem/cpu/pc/pc_reg[1]/Q
                         net (fo=1, routed)           0.341    99.907    cpu_mem/cpu/pc/pc[1]
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.045    99.952 r  cpu_mem/cpu/pc/mem_reg_i_10/O
                         net (fo=2, routed)           0.000    99.952    cpu_mem/cpu/pc_adder/addr_1[1]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070   100.022 r  cpu_mem/cpu/pc_adder/_carry/O[0]
                         net (fo=2, routed)           0.000   100.022    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[1]
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.831    99.158    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.433    
                         clock uncertainty            0.318    99.750    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.134    99.884    cpu_mem/cpu/pc_plus_1_reg/out_reg[1]
  -------------------------------------------------------------------
                         required time                        -99.884    
                         arrival time                         100.022    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/stop_reg_P/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/stop_reg_P/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.580ns  (logic 0.212ns (36.540%)  route 0.368ns (63.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 99.401 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.565    99.401    cpu_mem/cpu/pc/clk_out1
    SLICE_X14Y78         FDPE                                         r  cpu_mem/cpu/pc/stop_reg_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDPE (Prop_fdpe_C_Q)         0.167    99.568 r  cpu_mem/cpu/pc/stop_reg_P/Q
                         net (fo=2, routed)           0.368    99.936    cpu_mem/cpu/pc/stop_reg_P_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.045    99.981 r  cpu_mem/cpu/pc/stop_C_i_1/O
                         net (fo=2, routed)           0.000    99.981    cpu_mem/cpu/pc/stop
    SLICE_X14Y78         FDPE                                         r  cpu_mem/cpu/pc/stop_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc/clk_out1
    SLICE_X14Y78         FDPE                                         r  cpu_mem/cpu/pc/stop_reg_P/C  (IS_INVERTED)
                         clock pessimism              0.240    99.401    
                         clock uncertainty            0.318    99.718    
    SLICE_X14Y78         FDPE (Hold_fdpe_C_D)         0.124    99.842    cpu_mem/cpu/pc/stop_reg_P
  -------------------------------------------------------------------
                         required time                        -99.842    
                         arrival time                          99.981    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.602ns  (logic 0.255ns (42.388%)  route 0.347ns (57.612%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 99.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.594    99.430    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.146    99.576 r  cpu_mem/cpu/pc/pc_reg[12]/Q
                         net (fo=1, routed)           0.347    99.922    cpu_mem/cpu/pc/pc[12]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.045    99.967 r  cpu_mem/cpu/pc/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    99.967    cpu_mem/cpu/pc_adder/pc_out[2]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064   100.031 r  cpu_mem/cpu/pc_adder/_carry__1/O[3]
                         net (fo=2, routed)           0.000   100.031    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[12]
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.436    
                         clock uncertainty            0.318    99.753    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134    99.887    cpu_mem/cpu/pc_plus_1_reg/out_reg[12]
  -------------------------------------------------------------------
                         required time                        -99.887    
                         arrival time                         100.031    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.658ns  (logic 0.317ns (48.142%)  route 0.341ns (51.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 99.399 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.563    99.399    cpu_mem/cpu/pc/clk_out1
    SLICE_X10Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.167    99.566 r  cpu_mem/cpu/pc/pc_reg[1]/Q
                         net (fo=1, routed)           0.341    99.907    cpu_mem/cpu/pc/pc[1]
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.045    99.952 r  cpu_mem/cpu/pc/mem_reg_i_10/O
                         net (fo=2, routed)           0.000    99.952    cpu_mem/cpu/pc_adder/addr_1[1]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105   100.057 r  cpu_mem/cpu/pc_adder/_carry/O[1]
                         net (fo=2, routed)           0.000   100.057    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[2]
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.831    99.158    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y76          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.433    
                         clock uncertainty            0.318    99.750    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.134    99.884    cpu_mem/cpu/pc_plus_1_reg/out_reg[2]
  -------------------------------------------------------------------
                         required time                        -99.884    
                         arrival time                         100.057    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.637ns  (logic 0.257ns (40.358%)  route 0.380ns (59.641%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 99.162 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 99.404 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.568    99.404    cpu_mem/cpu/pc/clk_out1
    SLICE_X9Y81          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.146    99.550 r  cpu_mem/cpu/pc/pc_reg[14]/Q
                         net (fo=1, routed)           0.380    99.930    cpu_mem/cpu/pc/pc[14]
    SLICE_X8Y79          LUT2 (Prop_lut2_I0_O)        0.045    99.975 r  cpu_mem/cpu/pc/_carry__2_i_2/O
                         net (fo=1, routed)           0.000    99.975    cpu_mem/cpu/pc_adder/pc_out[4]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066   100.041 r  cpu_mem/cpu/pc_adder/_carry__2/O[1]
                         net (fo=2, routed)           0.000   100.041    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[14]
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.835    99.162    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.416    
                         clock uncertainty            0.318    99.733    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.134    99.867    cpu_mem/cpu/pc_plus_1_reg/out_reg[14]
  -------------------------------------------------------------------
                         required time                        -99.867    
                         arrival time                         100.041    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.639ns  (logic 0.261ns (40.834%)  route 0.378ns (59.165%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 99.404 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.568    99.404    cpu_mem/cpu/pc/clk_out1
    SLICE_X9Y81          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.146    99.550 r  cpu_mem/cpu/pc/pc_reg[9]/Q
                         net (fo=1, routed)           0.378    99.928    cpu_mem/cpu/pc/pc[9]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.045    99.973 r  cpu_mem/cpu/pc/mem_reg_i_2/O
                         net (fo=2, routed)           0.000    99.973    cpu_mem/cpu/pc_adder/addr_1[9]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070   100.043 r  cpu_mem/cpu/pc_adder/_carry__1/O[0]
                         net (fo=2, routed)           0.000   100.043    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[9]
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.415    
                         clock uncertainty            0.318    99.732    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134    99.866    cpu_mem/cpu/pc_plus_1_reg/out_reg[9]
  -------------------------------------------------------------------
                         required time                        -99.866    
                         arrival time                         100.043    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc/pc_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.607ns  (logic 0.301ns (49.554%)  route 0.306ns (50.447%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 99.399 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.563    99.399    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.146    99.545 f  cpu_mem/cpu/pc/pc_reg[0]/Q
                         net (fo=1, routed)           0.190    99.735    cpu_mem/cpu/pc/pc[0]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.045    99.780 f  cpu_mem/cpu/pc/mem_reg_i_11/O
                         net (fo=4, routed)           0.116    99.896    cpu_mem/memory/addr_1[0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.110   100.006 r  cpu_mem/memory/pc[0]_i_1/O
                         net (fo=1, routed)           0.000   100.006    cpu_mem/cpu/pc/pc_reg[15]_0[0]
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.831    99.158    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y76         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.241    99.399    
                         clock uncertainty            0.318    99.716    
    SLICE_X11Y76         FDCE (Hold_fdce_C_D)         0.098    99.814    cpu_mem/cpu/pc/pc_reg[0]
  -------------------------------------------------------------------
                         required time                        -99.814    
                         arrival time                         100.006    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.657ns  (logic 0.256ns (38.960%)  route 0.401ns (61.040%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 99.162 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 99.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.594    99.430    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y79          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.146    99.576 r  cpu_mem/cpu/pc/pc_reg[15]/Q
                         net (fo=1, routed)           0.401    99.977    cpu_mem/cpu/pc/pc[15]
    SLICE_X8Y79          LUT2 (Prop_lut2_I0_O)        0.045   100.022 r  cpu_mem/cpu/pc/_carry__2_i_1/O
                         net (fo=1, routed)           0.000   100.022    cpu_mem/cpu/pc_adder/pc_out[5]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065   100.087 r  cpu_mem/cpu/pc_adder/_carry__2/O[2]
                         net (fo=2, routed)           0.000   100.087    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[15]
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.835    99.162    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y79          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.437    
                         clock uncertainty            0.318    99.754    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.134    99.888    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]
  -------------------------------------------------------------------
                         required time                        -99.888    
                         arrival time                         100.087    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.667ns  (logic 0.257ns (38.540%)  route 0.410ns (61.459%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 99.160 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.573ns = ( 99.427 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.591    99.427    cpu_mem/cpu/pc/clk_out1
    SLICE_X7Y76          FDCE                                         r  cpu_mem/cpu/pc/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.146    99.573 r  cpu_mem/cpu/pc/pc_reg[6]/Q
                         net (fo=1, routed)           0.410    99.983    cpu_mem/cpu/pc/pc[6]
    SLICE_X8Y77          LUT2 (Prop_lut2_I0_O)        0.045   100.028 r  cpu_mem/cpu/pc/mem_reg_i_5/O
                         net (fo=2, routed)           0.000   100.028    cpu_mem/cpu/pc_adder/addr_1[6]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066   100.094 r  cpu_mem/cpu/pc_adder/_carry__0/O[1]
                         net (fo=2, routed)           0.000   100.094    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[6]
    SLICE_X8Y77          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.833    99.160    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y77          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.435    
                         clock uncertainty            0.318    99.752    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.134    99.886    cpu_mem/cpu/pc_plus_1_reg/out_reg[6]
  -------------------------------------------------------------------
                         required time                        -99.886    
                         arrival time                         100.094    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cpu_mem/cpu/pc/pc_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu_mem/cpu/pc_plus_1_reg/out_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.697ns  (logic 0.256ns (36.746%)  route 0.441ns (63.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 99.402 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.566    99.402    cpu_mem/cpu/pc/clk_out1
    SLICE_X11Y79         FDCE                                         r  cpu_mem/cpu/pc/pc_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.146    99.548 r  cpu_mem/cpu/pc/pc_reg[11]/Q
                         net (fo=1, routed)           0.441    99.988    cpu_mem/cpu/pc/pc[11]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.045   100.033 r  cpu_mem/cpu/pc/_carry__1_i_2/O
                         net (fo=1, routed)           0.000   100.033    cpu_mem/cpu/pc_adder/pc_out[1]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065   100.098 r  cpu_mem/cpu/pc_adder/_carry__1/O[2]
                         net (fo=2, routed)           0.000   100.098    cpu_mem/cpu/pc_plus_1_reg/out_reg[15]_0[11]
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  clock (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  clk/inst/clkout1_buf/O
                         net (fo=292, routed)         0.834    99.161    cpu_mem/cpu/pc_plus_1_reg/clk_out1
    SLICE_X8Y78          FDRE                                         r  cpu_mem/cpu/pc_plus_1_reg/out_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.436    
                         clock uncertainty            0.318    99.753    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134    99.887    cpu_mem/cpu/pc_plus_1_reg/out_reg[11]
  -------------------------------------------------------------------
                         required time                        -99.887    
                         arrival time                         100.098    
  -------------------------------------------------------------------
                         slack                                  0.211    





