VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob077_wire_decl_test.sv:39: $finish called at 611 (1ps)
Hint: Output 'out' has no mismatches.
Hint: Output 'out_n' has no mismatches.
Hint: Total mismatched samples is 0 out of 122 samples

Simulation finished at 611 ps
Mismatches: 0 in 122 samples
