// Seed: 4083483889
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_11, id_12;
  integer id_13 (
      .id_0(id_10),
      .id_1(id_12[1]),
      .id_2(1),
      .id_3(id_2),
      .id_4(),
      .id_5(id_7),
      .id_6(1'b0),
      .id_7(1'b0),
      .id_8(1),
      .id_9(1 == 1)
  );
  assign id_11 = id_7;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_8,
      id_5,
      id_9,
      id_9,
      id_9,
      id_9,
      id_4
  );
endmodule
