<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="compute" xd:componentRef="compute" xd:initiationInterval="x" xd:clockPeriod="7.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_CONTROL_BUS" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="*(uops)" xd:originalName="uops" xd:direction="inout" xd:interfaceRef="m_axi_uop_port" xd:busTypeRef="aximm" xd:dataWidth="32" xd:bufferDirection="in"/>
  <xd:arg xd:name="*(biases)" xd:originalName="biases" xd:direction="inout" xd:interfaceRef="m_axi_data_port" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="in"/>
  <xd:arg xd:name="done" xd:originalName="done" xd:direction="in" xd:interfaceRef="s_axi_CONTROL_BUS" xd:busTypeRef="axilite" xd:offset="0x10" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="done" xd:originalName="done" xd:direction="out" xd:interfaceRef="s_axi_CONTROL_BUS" xd:busTypeRef="axilite" xd:offset="0x18" xd:handshakeRef="ap_vld" xd:statusOffset="0x1C" xd:dataWidth="32"/>
  <xd:arg xd:name="uops_V" xd:originalName="uops_V" xd:direction="in" xd:interfaceRef="s_axi_CONTROL_BUS" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_uop_port" xd:dataWidth="32" xd:offset="0x20" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="biases_V" xd:originalName="biases_V" xd:direction="in" xd:interfaceRef="s_axi_CONTROL_BUS" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_data_port" xd:dataWidth="32" xd:offset="0x28" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="gemm_queue" xd:originalName="gemm_queue" xd:direction="in" xd:interfaceRef="gemm_queue_V_V" xd:busTypeRef="axis" xd:dataWidth="128"/>
  <xd:arg xd:name="l2g_dep_queue" xd:originalName="l2g_dep_queue" xd:direction="in" xd:interfaceRef="l2g_dep_queue_V" xd:busTypeRef="axis" xd:dataWidth="1"/>
  <xd:arg xd:name="s2g_dep_queue" xd:originalName="s2g_dep_queue" xd:direction="in" xd:interfaceRef="s2g_dep_queue_V" xd:busTypeRef="axis" xd:dataWidth="1"/>
  <xd:arg xd:name="g2l_dep_queue" xd:originalName="g2l_dep_queue" xd:direction="out" xd:interfaceRef="g2l_dep_queue_V" xd:busTypeRef="axis" xd:dataWidth="1"/>
  <xd:arg xd:name="g2s_dep_queue" xd:originalName="g2s_dep_queue" xd:direction="out" xd:interfaceRef="g2s_dep_queue_V" xd:busTypeRef="axis" xd:dataWidth="1"/>
  <xd:arg xd:name="inp_mem[][0]" xd:originalName="inp_mem0" xd:direction="in" xd:interfaceRef="inp_mem_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="63:0" xd:arraySize="2048" xd:dataWidth="64"/>
  <xd:arg xd:name="inp_mem[][1]" xd:originalName="inp_mem1" xd:direction="in" xd:interfaceRef="inp_mem_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="127:64" xd:arraySize="2048" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][0]" xd:originalName="wgt_mem0" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="63:0" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][2]" xd:originalName="wgt_mem2" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="127:64" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][4]" xd:originalName="wgt_mem4" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="191:128" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][6]" xd:originalName="wgt_mem6" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="255:192" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][8]" xd:originalName="wgt_mem8" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="319:256" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][10]" xd:originalName="wgt_mem10" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="383:320" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][12]" xd:originalName="wgt_mem12" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="447:384" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][14]" xd:originalName="wgt_mem14" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="511:448" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][16]" xd:originalName="wgt_mem16" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="575:512" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][18]" xd:originalName="wgt_mem18" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="639:576" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][20]" xd:originalName="wgt_mem20" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="703:640" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][22]" xd:originalName="wgt_mem22" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="767:704" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][24]" xd:originalName="wgt_mem24" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="831:768" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][26]" xd:originalName="wgt_mem26" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="895:832" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][28]" xd:originalName="wgt_mem28" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="959:896" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][30]" xd:originalName="wgt_mem30" xd:direction="in" xd:interfaceRef="wgt_mem_0_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="1023:960" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][1]" xd:originalName="wgt_mem1" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="63:0" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][3]" xd:originalName="wgt_mem3" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="127:64" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][5]" xd:originalName="wgt_mem5" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="191:128" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][7]" xd:originalName="wgt_mem7" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="255:192" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][9]" xd:originalName="wgt_mem9" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="319:256" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][11]" xd:originalName="wgt_mem11" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="383:320" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][13]" xd:originalName="wgt_mem13" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="447:384" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][15]" xd:originalName="wgt_mem15" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="511:448" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][17]" xd:originalName="wgt_mem17" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="575:512" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][19]" xd:originalName="wgt_mem19" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="639:576" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][21]" xd:originalName="wgt_mem21" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="703:640" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][23]" xd:originalName="wgt_mem23" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="767:704" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][25]" xd:originalName="wgt_mem25" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="831:768" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][27]" xd:originalName="wgt_mem27" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="895:832" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][29]" xd:originalName="wgt_mem29" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="959:896" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="wgt_mem[][31]" xd:originalName="wgt_mem31" xd:direction="in" xd:interfaceRef="wgt_mem_1_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="1023:960" xd:arraySize="1024" xd:dataWidth="64"/>
  <xd:arg xd:name="out_mem[][0]" xd:originalName="out_mem0" xd:direction="out" xd:interfaceRef="out_mem_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="63:0" xd:arraySize="2048" xd:dataWidth="64"/>
  <xd:arg xd:name="out_mem[][1]" xd:originalName="out_mem1" xd:direction="out" xd:interfaceRef="out_mem_V_PORTA" xd:busTypeRef="bram" xd:firstOut="11" xd:dataPack="true" xd:bitMapping="127:64" xd:arraySize="2048" xd:dataWidth="64"/>
  <xd:latencyEstimates xd:best-case="undef" xd:worst-case="undef" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="30972" xd:FF="15256" xd:BRAM="77" xd:DSP="138"/>
</xd:acceleratorMap>
