library ieee;
use ieee.std_logic_1164.all;

entity adder_16_bit is

port (A, B: in std_logic_vector(15 downto 0);
      M: in std_logic;
		Cin: in std_logic;
		S: out std_logic_vector(15 downto 0);
		Cout: out std_logic
     );
	  
end entity;

architecture struct of adder_16_bit is

component full_adder is
port (A, B, Cin: in std_logic;
      S, Cout: out std_logic
	  );
end component;

signal Bnew : std_logic_vector(15 downto 0);

begin
Bnew <= B xor M; 
--fadd1: full_adder port map(A=>A(0), B=>Bnew())
end bhv;