// Seed: 2658427943
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output supply0 id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_17;
  assign id_12 = id_9 == id_2;
  wire [1 : 1 'h0] id_18 = 1'b0 | 1'b0, id_19 = id_14 !== 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd54,
    parameter id_10 = 32'd38,
    parameter id_20 = 32'd42,
    parameter id_28 = 32'd92,
    parameter id_29 = 32'd30,
    parameter id_3  = 32'd22,
    parameter id_32 = 32'd34,
    parameter id_34 = 32'd85,
    parameter id_42 = 32'd8,
    parameter id_45 = 32'd94,
    parameter id_47 = 32'd80
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9[id_32 :-1|-1],
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    _id_28,
    _id_29,
    id_30,
    id_31,
    _id_32,
    id_33,
    _id_34,
    id_35,
    id_36,
    id_37,
    id_38[1?{1{id_42}} : id_3==id_1<<-1 : id_28],
    id_39,
    id_40,
    id_41,
    _id_42
);
  inout wire _id_42;
  input wire id_41;
  output reg id_40;
  inout wire id_39;
  input logic [7:0] id_38;
  output wire id_37;
  output wire id_36;
  input wire id_35;
  input wire _id_34;
  inout wire id_33;
  inout wire _id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire _id_29;
  input wire _id_28;
  input wire id_27;
  input wire id_26;
  input wire id_25;
  input logic [7:0] id_24;
  and primCall (
      id_30,
      id_19,
      id_38,
      id_35,
      id_15,
      id_11,
      id_23,
      id_9,
      id_21,
      id_22,
      id_27,
      id_16,
      id_5,
      id_6,
      id_25,
      id_41,
      id_4,
      id_8,
      id_31,
      id_24,
      id_39,
      id_17,
      id_7,
      id_26,
      id_33,
      id_14
  );
  input wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire _id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout logic [7:0] id_15;
  input wire id_14;
  output wire id_13;
  output reg id_12;
  inout reg id_11;
  input wire _id_10;
  inout logic [7:0] id_9;
  inout wire id_8;
  input logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_6,
      id_26,
      id_25,
      id_35,
      id_39,
      id_26,
      id_30,
      id_17,
      id_33,
      id_6,
      id_19,
      id_37,
      id_35,
      id_19,
      id_36,
      id_30
  );
  logic [7:0][id_20  +  id_29] id_43;
  logic id_44[1 : -1] = id_20;
  wire _id_45;
  ;
  assign id_31 = id_42;
  logic id_46, _id_47;
  assign id_40 = id_25;
  wire [id_10 : id_47] id_48[1 : id_20], id_49;
  initial if (1) $signed(57);
  ;
  wire [-1 : -1 'b0 -  -1] id_50;
  assign id_12 = -1;
  wire id_51;
  localparam id_52[-1 'b0 : 1] = 1;
  initial
    @(*)
      if (1) begin : LABEL_0
        begin : LABEL_1
          id_11 = 1;
        end
        if (!-1) @(posedge 1 or negedge -1) id_40 <= $signed(61);
        ;
      end else id_12 <= id_15[-1 : id_34+-1][-1];
endmodule
