# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../riscv_32i.srcs/sim_1/new/sources/reg_file.v" \
"../../../../riscv_32i.srcs/sim_1/new/testbenches/tb_instr_mem.v" \
"../../../../riscv_32i.srcs/sim_1/new/testbenches/tb_data_mem.v" \
"../../../../riscv_32i.srcs/sim_1/new/testbenches/tb_RV32I.v" \
"../../../../riscv_32i.srcs/sim_1/new/sources/control_unit.v" \
"../../../../riscv_32i.srcs/sim_1/new/sources/instr_mem.v" \
"../../../../riscv_32i.srcs/sim_1/new/sources/RV32I.v" \
"../../../../riscv_32i.srcs/sim_1/new/sources/data_mem.v" \
"../../../../riscv_32i.srcs/sim_1/new/testbenches/tb_control_unit.v" \
"../../../../riscv_32i.srcs/sim_1/new/testbenches/tb_imm_gen.v" \
"../../../../riscv_32i.srcs/sim_1/new/testbenches/tb_alu.v" \
"../../../../riscv_32i.srcs/sim_1/new/testbenches/tb_reg_file.v" \
"../../../../riscv_32i.srcs/sim_1/new/sources/alu.v" \
"../../../../riscv_32i.srcs/sim_1/new/sources/imm_gen.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
