$comment
	File created using the following command:
		vcd file FSM.msim.vcd -direction
$end
$date
	Thu Nov 25 16:19:04 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module top_mealy_vhd_vec_tst $end
$var wire 1 ! A_in [1] $end
$var wire 1 " A_in [0] $end
$var wire 1 # CLK $end
$var wire 1 $ LOST $end
$var wire 1 % RESET $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_CLK $end
$var wire 1 0 ww_RESET $end
$var wire 1 1 ww_A_in [1] $end
$var wire 1 2 ww_A_in [0] $end
$var wire 1 3 ww_LOST $end
$var wire 1 4 \A_in[1]~input_o\ $end
$var wire 1 5 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 6 \A_in[0]~input_o\ $end
$var wire 1 7 \CLK~input_o\ $end
$var wire 1 8 \CLK~inputCLKENA0_outclk\ $end
$var wire 1 9 \present.S1~0_combout\ $end
$var wire 1 : \RESET~input_o\ $end
$var wire 1 ; \present.S1~q\ $end
$var wire 1 < \present.S2~q\ $end
$var wire 1 = \Selector0~0_combout\ $end
$var wire 1 > \ALT_INV_RESET~input_o\ $end
$var wire 1 ? \ALT_INV_A_in[0]~input_o\ $end
$var wire 1 @ \ALT_INV_present.S1~q\ $end
$var wire 1 A \ALT_INV_present.S2~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
03
04
x5
06
07
08
19
0:
0;
0<
0=
1>
1?
1@
1A
0!
0"
01
02
$end
#10000
1"
12
16
0?
09
#40000
1#
1/
17
18
1<
0A
1=
13
1$
#70000
0"
02
06
1?
19
0=
03
0$
#140000
0#
0/
07
08
#180000
1"
12
16
0?
09
1=
13
1$
#210000
1#
1/
17
18
#260000
0"
02
06
1?
19
0=
03
0$
#290000
0#
0/
07
08
#310000
1%
10
1:
0>
0<
1A
#370000
0%
00
0:
1>
#1000000
