Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 25 10:17:06 2018
| Host         : Drew-GLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SideServos_wrapper_timing_summary_routed.rpt -pb SideServos_wrapper_timing_summary_routed.pb -rpx SideServos_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SideServos_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/clkSignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.924    -1501.912                    130                 1778        0.046        0.000                      0                 1778        4.020        0.000                       0                   800  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -11.924    -1501.912                    130                 1745        0.046        0.000                      0                 1745        4.020        0.000                       0                   800  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.525        0.000                      0                   33        0.652        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          130  Failing Endpoints,  Worst Slack      -11.924ns,  Total Violation    -1501.912ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.924ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.424ns  (logic 11.620ns (54.238%)  route 9.804ns (45.762%))
  Logic Levels:           27  (CARRY4=18 LUT3=4 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.731     3.025    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y32          DSP48E1                                      r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.034 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[0]
                         net (fo=22, routed)          1.367     8.401    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_105
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.154     8.555 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.648     9.203    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.327     9.530 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.530    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.931 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.931    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.045    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.159    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.273    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.607 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.816    11.423    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.328    11.751 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.817    12.568    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.349 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.672 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6/O[1]
                         net (fo=13, routed)          0.831    14.503    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6_n_6
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.306    14.809 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9/O
                         net (fo=2, routed)           0.549    15.358    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.124    15.482 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1/O
                         net (fo=2, routed)           0.634    16.116    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.512 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.512    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.629 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.629    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.848 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[0]
                         net (fo=3, routed)           0.750    17.598    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_7
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.295    17.893 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.893    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.294 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.294    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.522 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.369    18.890    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X35Y87         LUT5 (Prop_lut5_I1_O)        0.313    19.203 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.495    19.698    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.278 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.278    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.392    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.726 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           0.667    21.393    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X38Y90         LUT5 (Prop_lut5_I2_O)        0.303    21.696 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    21.696    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.229 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.346 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.346    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.463 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           1.028    23.491    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X41Y93         LUT3 (Prop_lut3_I0_O)        0.124    23.615 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2/O
                         net (fo=32, routed)          0.834    24.449    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2_n_0
    SLICE_X39Y88         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.476    12.655    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X39Y88         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[4]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X39Y88         FDRE (Setup_fdre_C_CE)      -0.205    12.525    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[4]
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -24.449    
  -------------------------------------------------------------------
                         slack                                -11.924    

Slack (VIOLATED) :        -11.924ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.424ns  (logic 11.620ns (54.238%)  route 9.804ns (45.762%))
  Logic Levels:           27  (CARRY4=18 LUT3=4 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.731     3.025    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y32          DSP48E1                                      r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.034 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[0]
                         net (fo=22, routed)          1.367     8.401    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_105
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.154     8.555 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.648     9.203    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.327     9.530 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.530    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.931 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.931    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.045    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.159    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.273    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.607 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.816    11.423    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.328    11.751 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.817    12.568    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.349 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.672 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6/O[1]
                         net (fo=13, routed)          0.831    14.503    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6_n_6
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.306    14.809 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9/O
                         net (fo=2, routed)           0.549    15.358    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.124    15.482 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1/O
                         net (fo=2, routed)           0.634    16.116    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.512 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.512    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.629 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.629    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.848 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[0]
                         net (fo=3, routed)           0.750    17.598    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_7
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.295    17.893 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.893    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.294 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.294    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.522 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.369    18.890    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X35Y87         LUT5 (Prop_lut5_I1_O)        0.313    19.203 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.495    19.698    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.278 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.278    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.392    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.726 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           0.667    21.393    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X38Y90         LUT5 (Prop_lut5_I2_O)        0.303    21.696 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    21.696    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.229 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.346 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.346    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.463 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           1.028    23.491    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X41Y93         LUT3 (Prop_lut3_I0_O)        0.124    23.615 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2/O
                         net (fo=32, routed)          0.834    24.449    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2_n_0
    SLICE_X39Y88         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.476    12.655    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X39Y88         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[5]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X39Y88         FDRE (Setup_fdre_C_CE)      -0.205    12.525    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[5]
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -24.449    
  -------------------------------------------------------------------
                         slack                                -11.924    

Slack (VIOLATED) :        -11.924ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.424ns  (logic 11.620ns (54.238%)  route 9.804ns (45.762%))
  Logic Levels:           27  (CARRY4=18 LUT3=4 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.731     3.025    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y32          DSP48E1                                      r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.034 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[0]
                         net (fo=22, routed)          1.367     8.401    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_105
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.154     8.555 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.648     9.203    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.327     9.530 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.530    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.931 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.931    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.045    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.159    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.273    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.607 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.816    11.423    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.328    11.751 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.817    12.568    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.349 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.672 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6/O[1]
                         net (fo=13, routed)          0.831    14.503    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6_n_6
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.306    14.809 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9/O
                         net (fo=2, routed)           0.549    15.358    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.124    15.482 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1/O
                         net (fo=2, routed)           0.634    16.116    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.512 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.512    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.629 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.629    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.848 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[0]
                         net (fo=3, routed)           0.750    17.598    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_7
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.295    17.893 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.893    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.294 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.294    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.522 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.369    18.890    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X35Y87         LUT5 (Prop_lut5_I1_O)        0.313    19.203 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.495    19.698    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.278 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.278    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.392    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.726 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           0.667    21.393    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X38Y90         LUT5 (Prop_lut5_I2_O)        0.303    21.696 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    21.696    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.229 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.346 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.346    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.463 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           1.028    23.491    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X41Y93         LUT3 (Prop_lut3_I0_O)        0.124    23.615 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2/O
                         net (fo=32, routed)          0.834    24.449    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2_n_0
    SLICE_X39Y88         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.476    12.655    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X39Y88         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[6]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X39Y88         FDRE (Setup_fdre_C_CE)      -0.205    12.525    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[6]
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -24.449    
  -------------------------------------------------------------------
                         slack                                -11.924    

Slack (VIOLATED) :        -11.924ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.424ns  (logic 11.620ns (54.238%)  route 9.804ns (45.762%))
  Logic Levels:           27  (CARRY4=18 LUT3=4 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.731     3.025    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y32          DSP48E1                                      r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.034 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[0]
                         net (fo=22, routed)          1.367     8.401    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_105
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.154     8.555 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.648     9.203    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.327     9.530 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.530    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.931 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.931    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.045    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.159    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.273    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.607 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.816    11.423    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.328    11.751 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.817    12.568    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.349 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.672 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6/O[1]
                         net (fo=13, routed)          0.831    14.503    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6_n_6
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.306    14.809 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9/O
                         net (fo=2, routed)           0.549    15.358    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.124    15.482 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1/O
                         net (fo=2, routed)           0.634    16.116    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.512 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.512    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.629 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.629    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.848 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[0]
                         net (fo=3, routed)           0.750    17.598    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_7
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.295    17.893 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.893    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.294 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.294    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.522 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.369    18.890    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X35Y87         LUT5 (Prop_lut5_I1_O)        0.313    19.203 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.495    19.698    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.278 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.278    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.392    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.726 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           0.667    21.393    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X38Y90         LUT5 (Prop_lut5_I2_O)        0.303    21.696 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    21.696    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.229 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.346 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.346    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.463 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           1.028    23.491    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X41Y93         LUT3 (Prop_lut3_I0_O)        0.124    23.615 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2/O
                         net (fo=32, routed)          0.834    24.449    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2_n_0
    SLICE_X39Y88         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.476    12.655    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X39Y88         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[7]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X39Y88         FDRE (Setup_fdre_C_CE)      -0.205    12.525    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[7]
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -24.449    
  -------------------------------------------------------------------
                         slack                                -11.924    

Slack (VIOLATED) :        -11.795ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.074ns  (logic 11.620ns (55.140%)  route 9.454ns (44.860%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.731     3.025    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y32          DSP48E1                                      r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.034 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[0]
                         net (fo=22, routed)          1.367     8.401    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_105
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.154     8.555 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.648     9.203    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.327     9.530 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.530    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.931 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.931    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.045    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.159    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.273    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.607 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.816    11.423    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.328    11.751 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.817    12.568    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.349 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.672 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6/O[1]
                         net (fo=13, routed)          0.831    14.503    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6_n_6
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.306    14.809 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9/O
                         net (fo=2, routed)           0.549    15.358    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.124    15.482 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1/O
                         net (fo=2, routed)           0.634    16.116    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.512 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.512    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.629 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.629    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.848 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[0]
                         net (fo=3, routed)           0.750    17.598    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_7
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.295    17.893 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.893    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.294 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.294    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.522 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.369    18.890    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X35Y87         LUT5 (Prop_lut5_I1_O)        0.313    19.203 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.495    19.698    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.278 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.278    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.392    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.726 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           0.667    21.393    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X38Y90         LUT5 (Prop_lut5_I2_O)        0.303    21.696 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    21.696    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.229 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.346 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.346    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.463 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           0.844    23.307    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.124    23.431 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_1/O
                         net (fo=32, routed)          0.667    24.098    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val
    SLICE_X39Y91         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.478    12.657    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X39Y91         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[16]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    12.303    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[16]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                         -24.098    
  -------------------------------------------------------------------
                         slack                                -11.795    

Slack (VIOLATED) :        -11.795ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.074ns  (logic 11.620ns (55.140%)  route 9.454ns (44.860%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.731     3.025    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y32          DSP48E1                                      r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.034 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[0]
                         net (fo=22, routed)          1.367     8.401    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_105
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.154     8.555 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.648     9.203    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.327     9.530 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.530    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.931 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.931    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.045    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.159    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.273    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.607 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.816    11.423    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.328    11.751 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.817    12.568    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.349 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.672 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6/O[1]
                         net (fo=13, routed)          0.831    14.503    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6_n_6
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.306    14.809 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9/O
                         net (fo=2, routed)           0.549    15.358    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.124    15.482 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1/O
                         net (fo=2, routed)           0.634    16.116    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.512 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.512    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.629 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.629    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.848 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[0]
                         net (fo=3, routed)           0.750    17.598    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_7
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.295    17.893 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.893    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.294 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.294    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.522 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.369    18.890    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X35Y87         LUT5 (Prop_lut5_I1_O)        0.313    19.203 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.495    19.698    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.278 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.278    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.392    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.726 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           0.667    21.393    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X38Y90         LUT5 (Prop_lut5_I2_O)        0.303    21.696 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    21.696    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.229 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.346 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.346    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.463 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           0.844    23.307    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.124    23.431 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_1/O
                         net (fo=32, routed)          0.667    24.098    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val
    SLICE_X39Y91         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.478    12.657    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X39Y91         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[17]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    12.303    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[17]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                         -24.098    
  -------------------------------------------------------------------
                         slack                                -11.795    

Slack (VIOLATED) :        -11.795ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.074ns  (logic 11.620ns (55.140%)  route 9.454ns (44.860%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.731     3.025    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y32          DSP48E1                                      r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.034 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[0]
                         net (fo=22, routed)          1.367     8.401    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_105
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.154     8.555 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.648     9.203    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.327     9.530 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.530    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.931 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.931    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.045    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.159    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.273    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.607 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.816    11.423    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.328    11.751 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.817    12.568    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.349 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.672 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6/O[1]
                         net (fo=13, routed)          0.831    14.503    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6_n_6
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.306    14.809 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9/O
                         net (fo=2, routed)           0.549    15.358    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.124    15.482 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1/O
                         net (fo=2, routed)           0.634    16.116    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.512 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.512    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.629 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.629    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.848 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[0]
                         net (fo=3, routed)           0.750    17.598    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_7
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.295    17.893 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.893    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.294 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.294    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.522 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.369    18.890    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X35Y87         LUT5 (Prop_lut5_I1_O)        0.313    19.203 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.495    19.698    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.278 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.278    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.392    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.726 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           0.667    21.393    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X38Y90         LUT5 (Prop_lut5_I2_O)        0.303    21.696 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    21.696    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.229 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.346 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.346    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.463 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           0.844    23.307    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.124    23.431 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_1/O
                         net (fo=32, routed)          0.667    24.098    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val
    SLICE_X39Y91         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.478    12.657    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X39Y91         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[18]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    12.303    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[18]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                         -24.098    
  -------------------------------------------------------------------
                         slack                                -11.795    

Slack (VIOLATED) :        -11.795ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.074ns  (logic 11.620ns (55.140%)  route 9.454ns (44.860%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.731     3.025    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y32          DSP48E1                                      r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.034 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[0]
                         net (fo=22, routed)          1.367     8.401    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_105
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.154     8.555 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.648     9.203    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.327     9.530 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.530    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.931 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.931    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.045    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.159    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.273    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.607 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.816    11.423    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.328    11.751 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.817    12.568    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.349 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.672 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6/O[1]
                         net (fo=13, routed)          0.831    14.503    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6_n_6
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.306    14.809 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9/O
                         net (fo=2, routed)           0.549    15.358    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.124    15.482 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1/O
                         net (fo=2, routed)           0.634    16.116    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.512 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.512    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.629 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.629    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.848 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[0]
                         net (fo=3, routed)           0.750    17.598    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_7
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.295    17.893 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.893    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.294 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.294    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.522 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.369    18.890    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X35Y87         LUT5 (Prop_lut5_I1_O)        0.313    19.203 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.495    19.698    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.278 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.278    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.392    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.726 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           0.667    21.393    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X38Y90         LUT5 (Prop_lut5_I2_O)        0.303    21.696 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    21.696    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.229 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.346 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.346    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.463 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           0.844    23.307    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.124    23.431 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_1/O
                         net (fo=32, routed)          0.667    24.098    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val
    SLICE_X39Y91         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.478    12.657    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X39Y91         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[19]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    12.303    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[19]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                         -24.098    
  -------------------------------------------------------------------
                         slack                                -11.795    

Slack (VIOLATED) :        -11.782ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.283ns  (logic 11.620ns (54.597%)  route 9.663ns (45.403%))
  Logic Levels:           27  (CARRY4=18 LUT3=4 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.731     3.025    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y32          DSP48E1                                      r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.034 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[0]
                         net (fo=22, routed)          1.367     8.401    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_105
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.154     8.555 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.648     9.203    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.327     9.530 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.530    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.931 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.931    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.045    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.159    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.273    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.607 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.816    11.423    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.328    11.751 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.817    12.568    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.349 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.672 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6/O[1]
                         net (fo=13, routed)          0.831    14.503    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6_n_6
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.306    14.809 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9/O
                         net (fo=2, routed)           0.549    15.358    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.124    15.482 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1/O
                         net (fo=2, routed)           0.634    16.116    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.512 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.512    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.629 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.629    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.848 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[0]
                         net (fo=3, routed)           0.750    17.598    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_7
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.295    17.893 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.893    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.294 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.294    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.522 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.369    18.890    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X35Y87         LUT5 (Prop_lut5_I1_O)        0.313    19.203 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.495    19.698    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.278 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.278    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.392    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.726 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           0.667    21.393    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X38Y90         LUT5 (Prop_lut5_I2_O)        0.303    21.696 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    21.696    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.229 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.346 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.346    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.463 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           1.028    23.491    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X41Y93         LUT3 (Prop_lut3_I0_O)        0.124    23.615 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2/O
                         net (fo=32, routed)          0.693    24.308    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2_n_0
    SLICE_X39Y89         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.477    12.656    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X39Y89         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[10]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X39Y89         FDRE (Setup_fdre_C_CE)      -0.205    12.526    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[10]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                         -24.308    
  -------------------------------------------------------------------
                         slack                                -11.782    

Slack (VIOLATED) :        -11.782ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.283ns  (logic 11.620ns (54.597%)  route 9.663ns (45.403%))
  Logic Levels:           27  (CARRY4=18 LUT3=4 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.731     3.025    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y32          DSP48E1                                      r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.034 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[0]
                         net (fo=22, routed)          1.367     8.401    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_105
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.154     8.555 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.648     9.203    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I3_O)        0.327     9.530 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.530    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.931 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.931    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.045    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.159    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.273    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.607 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.816    11.423    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.328    11.751 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.817    12.568    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.349 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.672 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6/O[1]
                         net (fo=13, routed)          0.831    14.503    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__6_n_6
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.306    14.809 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9/O
                         net (fo=2, routed)           0.549    15.358    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_9_n_0
    SLICE_X37Y85         LUT5 (Prop_lut5_I0_O)        0.124    15.482 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1/O
                         net (fo=2, routed)           0.634    16.116    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.512 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.512    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.629 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.629    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.848 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[0]
                         net (fo=3, routed)           0.750    17.598    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_7
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.295    17.893 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.893    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_i_5_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.294 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.294    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__3_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.522 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.369    18.890    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X35Y87         LUT5 (Prop_lut5_I1_O)        0.313    19.203 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.495    19.698    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.278 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.278    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.392    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.726 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           0.667    21.393    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X38Y90         LUT5 (Prop_lut5_I2_O)        0.303    21.696 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    21.696    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.229 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.346 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.346    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.463 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           1.028    23.491    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X41Y93         LUT3 (Prop_lut3_I0_O)        0.124    23.615 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2/O
                         net (fo=32, routed)          0.693    24.308    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2_n_0
    SLICE_X39Y89         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.477    12.656    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X39Y89         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[11]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X39Y89         FDRE (Setup_fdre_C_CE)      -0.205    12.526    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[11]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                         -24.308    
  -------------------------------------------------------------------
                         slack                                -11.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.656     0.992    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    SideServos_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  SideServos_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.885     1.251    SideServos_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SideServos_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    SideServos_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.656     0.992    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.262    SideServos_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  SideServos_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.885     1.251    SideServos_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SideServos_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    SideServos_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.576     0.912    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.113     1.166    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X30Y95         SRLC32E                                      r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.844     1.210    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.576     0.912    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y94         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.115     1.191    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y92         SRLC32E                                      r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.843     1.209    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.425%)  route 0.169ns (54.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.558     0.894    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y93         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.169     1.204    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X32Y91         SRLC32E                                      r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.824     1.190    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         SRLC32E                                      r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.451%)  route 0.176ns (55.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.576     0.912    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.176     1.229    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X26Y92         SRLC32E                                      r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.842     1.208    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.558     0.894    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=1, routed)           0.054     1.089    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/slv_reg4_reg[6][2]
    SLICE_X34Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.134 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.134    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X34Y94         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.825     1.191    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y94         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.121     1.028    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.224ns (39.650%)  route 0.341ns (60.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.574     0.910    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/Q
                         net (fo=1, routed)           0.341     1.379    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[5]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.096     1.475 r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.475    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1_n_0
    SLICE_X27Y100        FDRE                                         r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.930     1.296    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.107     1.368    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.576     0.912    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.119     1.171    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X26Y92         SRLC32E                                      r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.842     1.208    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.059    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.355%)  route 0.170ns (54.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.577     0.913    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y98         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.170     1.223    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X30Y96         SRLC32E                                      r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.844     1.210    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X44Y95    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/clkSignal_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y108   SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y108   SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y108   SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y107   SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y107   SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X27Y106   SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X27Y106   SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y103   SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y107   SideServos_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y105   SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y105   SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    SideServos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.456ns (15.553%)  route 2.476ns (84.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.652     2.946    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         2.476     5.878    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y101        FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.654    12.833    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y101        FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[28]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X43Y101        FDCE (Recov_fdce_C_CLR)     -0.405    12.403    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.456ns (15.553%)  route 2.476ns (84.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.652     2.946    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         2.476     5.878    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y101        FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.654    12.833    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y101        FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[30]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X43Y101        FDCE (Recov_fdce_C_CLR)     -0.405    12.403    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[30]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.456ns (15.553%)  route 2.476ns (84.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.652     2.946    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         2.476     5.878    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y101        FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.654    12.833    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y101        FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[31]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X43Y101        FDCE (Recov_fdce_C_CLR)     -0.405    12.403    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[31]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.456ns (16.278%)  route 2.345ns (83.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.652     2.946    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         2.345     5.747    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X44Y100        FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.653    12.832    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X44Y100        FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[22]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X44Y100        FDCE (Recov_fdce_C_CLR)     -0.405    12.402    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.456ns (16.278%)  route 2.345ns (83.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.652     2.946    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         2.345     5.747    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X44Y100        FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.653    12.832    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X44Y100        FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[23]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X44Y100        FDCE (Recov_fdce_C_CLR)     -0.405    12.402    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.456ns (16.278%)  route 2.345ns (83.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.652     2.946    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         2.345     5.747    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X44Y100        FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.653    12.832    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X44Y100        FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[24]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X44Y100        FDCE (Recov_fdce_C_CLR)     -0.405    12.402    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.456ns (16.381%)  route 2.328ns (83.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.652     2.946    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         2.328     5.730    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y100        FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.654    12.833    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y100        FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[21]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X43Y100        FDCE (Recov_fdce_C_CLR)     -0.405    12.403    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.456ns (16.381%)  route 2.328ns (83.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.652     2.946    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         2.328     5.730    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y100        FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.654    12.833    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y100        FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[25]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X43Y100        FDCE (Recov_fdce_C_CLR)     -0.405    12.403    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.456ns (16.381%)  route 2.328ns (83.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.652     2.946    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         2.328     5.730    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y100        FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.654    12.833    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y100        FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[26]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X43Y100        FDCE (Recov_fdce_C_CLR)     -0.405    12.403    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.456ns (17.247%)  route 2.188ns (82.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.652     2.946    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         2.188     5.590    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X44Y101        FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         1.653    12.832    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X44Y101        FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[27]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.405    12.402    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[27]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                  6.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.731%)  route 0.453ns (76.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.556     0.892    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.453     1.486    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y95         FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.824     1.190    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y95         FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[1]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X43Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.731%)  route 0.453ns (76.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.556     0.892    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.453     1.486    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y95         FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.824     1.190    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y95         FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[2]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X43Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.731%)  route 0.453ns (76.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.556     0.892    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.453     1.486    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y95         FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.824     1.190    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y95         FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[3]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X43Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.447%)  route 0.516ns (78.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.556     0.892    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.516     1.549    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y96         FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.824     1.190    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y96         FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[4]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X43Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.447%)  route 0.516ns (78.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.556     0.892    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.516     1.549    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y96         FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.824     1.190    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y96         FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[5]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X43Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.447%)  route 0.516ns (78.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.556     0.892    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.516     1.549    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y96         FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.824     1.190    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y96         FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[6]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X43Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/clkSignal_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.592%)  route 0.579ns (80.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.556     0.892    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.579     1.611    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X44Y95         FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/clkSignal_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.824     1.190    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X44Y95         FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/clkSignal_reg/C
                         clock pessimism             -0.264     0.926    
    SLICE_X44Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/clkSignal_reg
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.563%)  route 0.580ns (80.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.556     0.892    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.580     1.612    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y97         FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.825     1.191    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y97         FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[10]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X43Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.563%)  route 0.580ns (80.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.556     0.892    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.580     1.612    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y97         FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.825     1.191    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y97         FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[11]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X43Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.563%)  route 0.580ns (80.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.556     0.892    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.580     1.612    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X43Y97         FDCE                                         f  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SideServos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SideServos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SideServos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=802, routed)         0.825     1.191    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X43Y97         FDCE                                         r  SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[8]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X43Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    SideServos_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.778    





