{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683603282153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683603282153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 11:34:42 2023 " "Processing started: Tue May 09 11:34:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683603282153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683603282153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sdram_Control -c Sdram_Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sdram_Control -c Sdram_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683603282153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1683603282353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control/src/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control/src/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "../src/sdram_init.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_init.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603282385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603282385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control/src/sdram_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control/src/sdram_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top " "Found entity 1: sdram_control_top" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603282385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603282385 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_control.v(98) " "Verilog HDL warning at sdram_control.v(98): extended using \"x\" or \"z\"" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1683603282385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUTO_REF auto_ref Sdram_Params.h(35) " "Verilog HDL Declaration information at Sdram_Params.h(35): object \"AUTO_REF\" differs only in case from object \"auto_ref\" in the same scope" {  } { { "../src/Sdram_Params.h" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/Sdram_Params.h" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1683603282385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control/src/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control/src/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603282385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603282385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control/sim/sdram_init_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control/sim/sdram_init_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init_tb " "Found entity 1: sdram_init_tb" {  } { { "../sim/sdram_init_tb.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/sim/sdram_init_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603282385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603282385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control/sim/sdram_control_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control/sim/sdram_control_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top_tb " "Found entity 1: sdram_control_top_tb" {  } { { "../sim/sdram_control_top_tb.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/sim/sdram_control_top_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603282400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603282400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control/sim/sdram_control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control/sim/sdram_control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_tb " "Found entity 1: sdram_control_tb" {  } { { "../sim/sdram_control_tb.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/sim/sdram_control_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603282400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603282400 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(982) " "Verilog HDL warning at sdr.v(982): extended using \"x\" or \"z\"" {  } { { "../sim/sdr.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/sim/sdr.v" 982 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1683603282407 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(985) " "Verilog HDL warning at sdr.v(985): extended using \"x\" or \"z\"" {  } { { "../sim/sdr.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/sim/sdr.v" 985 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1683603282407 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdr.v(198) " "Verilog HDL information at sdr.v(198): always construct contains both blocking and non-blocking assignments" {  } { { "../sim/sdr.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/sim/sdr.v" 198 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1683603282407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control/sim/sdr.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control/sim/sdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr " "Found entity 1: sdr" {  } { { "../sim/sdr.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/sim/sdr.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603282407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603282407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control/core/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control/core/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "../core/fifo_wr.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/core/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603282407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603282407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control/core/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control/core/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "../core/fifo_rd.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/core/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603282407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603282407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_control_top " "Elaborating entity \"sdram_control_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1683603282438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(165) " "Verilog HDL assignment warning at sdram_control_top.v(165): truncated value with size 32 to match size of target (24)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(182) " "Verilog HDL assignment warning at sdram_control_top.v(182): truncated value with size 32 to match size of target (24)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_caddr sdram_control_top.v(217) " "Verilog HDL Always Construct warning at sdram_control_top.v(217): inferring latch(es) for variable \"sd_caddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 217 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_raddr sdram_control_top.v(230) " "Verilog HDL Always Construct warning at sdram_control_top.v(230): inferring latch(es) for variable \"sd_raddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_baddr sdram_control_top.v(243) " "Verilog HDL Always Construct warning at sdram_control_top.v(243): inferring latch(es) for variable \"sd_baddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[0\] sdram_control_top.v(245) " "Inferred latch for \"sd_baddr\[0\]\" at sdram_control_top.v(245)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[1\] sdram_control_top.v(245) " "Inferred latch for \"sd_baddr\[1\]\" at sdram_control_top.v(245)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[0\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[0\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[1\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[1\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[2\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[2\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[3\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[3\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[4\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[4\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[5\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[5\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[6\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[6\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[7\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[7\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[8\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[8\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[9\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[9\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[10\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[10\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[11\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[11\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[12\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[12\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[0\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[0\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[1\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[1\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[2\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[2\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[3\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[3\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[4\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[4\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[5\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[5\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[6\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[6\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[7\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[7\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[8\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[8\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[9\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[9\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[10\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[10\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[11\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[11\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[12\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[12\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282438 "|sdram_control_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control:sdram_control " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control:sdram_control\"" {  } { { "../src/sdram_control_top.v" "sdram_control" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603282685 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(533) " "Verilog HDL Case Statement information at sdram_control.v(533): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v" 533 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1683603282724 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(565) " "Verilog HDL Case Statement information at sdram_control.v(565): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v" 565 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1683603282724 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(599) " "Verilog HDL Case Statement information at sdram_control.v(599): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v" 599 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1683603282724 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_break_ref sdram_control.v(525) " "Inferred latch for \"rd_break_ref\" at sdram_control.v(525)" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v" 525 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282724 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_break_ref sdram_control.v(521) " "Inferred latch for \"wr_break_ref\" at sdram_control.v(521)" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v" 521 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282724 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_rd sdram_control.v(517) " "Inferred latch for \"ref_break_rd\" at sdram_control.v(517)" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282724 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_wr sdram_control.v(513) " "Inferred latch for \"ref_break_wr\" at sdram_control.v(513)" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683603282724 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_control:sdram_control\|sdram_init:sdram_init " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_control:sdram_control\|sdram_init:sdram_init\"" {  } { { "../src/sdram_control.v" "sdram_init" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603282755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr fifo_wr:sd_wr_fifo " "Elaborating entity \"fifo_wr\" for hierarchy \"fifo_wr:sd_wr_fifo\"" {  } { { "../src/sdram_control_top.v" "sd_wr_fifo" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603282755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "../core/fifo_wr.v" "dcfifo_component" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/core/fifo_wr.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "../core/fifo_wr.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/core/fifo_wr.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283076 ""}  } { { "../core/fifo_wr.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/core/fifo_wr.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683603283076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ghl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ghl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ghl1 " "Found entity 1: dcfifo_ghl1" {  } { { "db/dcfifo_ghl1.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603283139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603283139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ghl1 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated " "Elaborating entity \"dcfifo_ghl1\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603283170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603283170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ghl1.tdf" "rdptr_g_gray2bin" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603283224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603283224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_ghl1.tdf" "rdptr_g1p" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603283271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603283271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_ghl1.tdf" "wrptr_g1p" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jc11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jc11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jc11 " "Found entity 1: altsyncram_jc11" {  } { { "db/altsyncram_jc11.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/altsyncram_jc11.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603283324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603283324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jc11 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_jc11:fifo_ram " "Elaborating entity \"altsyncram_jc11\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_jc11:fifo_ram\"" {  } { { "db/dcfifo_ghl1.tdf" "fifo_ram" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603283355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603283355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_ghl1.tdf" "rdaclr" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603283371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603283371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_ghl1.tdf" "rs_brp" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603283387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603283387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_ghl1.tdf" "rs_dgwp" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603283387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603283387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe15 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe15" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603283409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603283409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_ghl1.tdf" "ws_dgrp" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603283424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603283424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe18 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe18\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe18" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683603283471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683603283471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_ghl1.tdf" "rdempty_eq_comp" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd fifo_rd:sd_rd_fifo " "Elaborating entity \"fifo_rd\" for hierarchy \"fifo_rd:sd_rd_fifo\"" {  } { { "../src/sdram_control_top.v" "sd_rd_fifo" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683603283487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[0\] " "Latch sd_raddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284353 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[0\] " "Latch sd_caddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284353 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[1\] " "Latch sd_raddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284353 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[1\] " "Latch sd_caddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284353 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[2\] " "Latch sd_raddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284353 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[2\] " "Latch sd_caddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284353 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[3\] " "Latch sd_raddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284353 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[3\] " "Latch sd_caddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284353 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[4\] " "Latch sd_raddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284353 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[4\] " "Latch sd_caddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284353 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[5\] " "Latch sd_raddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284353 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[5\] " "Latch sd_caddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284354 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[6\] " "Latch sd_raddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284354 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[6\] " "Latch sd_caddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284354 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[7\] " "Latch sd_raddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284354 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[7\] " "Latch sd_caddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284354 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[8\] " "Latch sd_raddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284354 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[8\] " "Latch sd_caddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284354 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[9\] " "Latch sd_raddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284354 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[10\] " "Latch sd_raddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284354 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[11\] " "Latch sd_raddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284354 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[12\] " "Latch sd_raddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284354 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_baddr\[0\] " "Latch sd_baddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284354 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_baddr\[1\] " "Latch sd_baddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683603284355 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683603284355 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/a_graycounter_t57.tdf" 32 2 0 } } { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v" 77 -1 0 } } { "../src/sdram_init.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_init.v" 56 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/a_graycounter_pjc.tdf" 44 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/a_graycounter_t57.tdf" 44 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1683603284355 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1683603284355 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[9\] rd_sdram_addr\[9\]~_emulated rd_sdram_addr\[9\]~1 " "Register \"rd_sdram_addr\[9\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[9\]~_emulated\" and latch \"rd_sdram_addr\[9\]~1\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[9\] wr_sdram_addr\[9\]~_emulated wr_sdram_addr\[9\]~1 " "Register \"wr_sdram_addr\[9\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[9\]~_emulated\" and latch \"wr_sdram_addr\[9\]~1\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[0\] rd_sdram_addr\[0\]~_emulated rd_sdram_addr\[0\]~5 " "Register \"rd_sdram_addr\[0\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[0\]~_emulated\" and latch \"rd_sdram_addr\[0\]~5\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[0\] wr_sdram_addr\[0\]~_emulated wr_sdram_addr\[0\]~5 " "Register \"wr_sdram_addr\[0\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[0\]~_emulated\" and latch \"wr_sdram_addr\[0\]~5\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[10\] rd_sdram_addr\[10\]~_emulated rd_sdram_addr\[10\]~9 " "Register \"rd_sdram_addr\[10\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[10\]~_emulated\" and latch \"rd_sdram_addr\[10\]~9\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[10\] wr_sdram_addr\[10\]~_emulated wr_sdram_addr\[10\]~9 " "Register \"wr_sdram_addr\[10\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[10\]~_emulated\" and latch \"wr_sdram_addr\[10\]~9\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[1\] rd_sdram_addr\[1\]~_emulated rd_sdram_addr\[1\]~13 " "Register \"rd_sdram_addr\[1\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[1\]~_emulated\" and latch \"rd_sdram_addr\[1\]~13\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[1\] wr_sdram_addr\[1\]~_emulated wr_sdram_addr\[1\]~13 " "Register \"wr_sdram_addr\[1\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[1\]~_emulated\" and latch \"wr_sdram_addr\[1\]~13\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[11\] rd_sdram_addr\[11\]~_emulated rd_sdram_addr\[11\]~17 " "Register \"rd_sdram_addr\[11\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[11\]~_emulated\" and latch \"rd_sdram_addr\[11\]~17\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[11\] wr_sdram_addr\[11\]~_emulated wr_sdram_addr\[11\]~17 " "Register \"wr_sdram_addr\[11\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[11\]~_emulated\" and latch \"wr_sdram_addr\[11\]~17\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[2\] rd_sdram_addr\[2\]~_emulated rd_sdram_addr\[2\]~21 " "Register \"rd_sdram_addr\[2\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[2\]~_emulated\" and latch \"rd_sdram_addr\[2\]~21\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[2\] wr_sdram_addr\[2\]~_emulated wr_sdram_addr\[2\]~21 " "Register \"wr_sdram_addr\[2\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[2\]~_emulated\" and latch \"wr_sdram_addr\[2\]~21\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[12\] rd_sdram_addr\[12\]~_emulated rd_sdram_addr\[12\]~25 " "Register \"rd_sdram_addr\[12\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[12\]~_emulated\" and latch \"rd_sdram_addr\[12\]~25\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[12\] wr_sdram_addr\[12\]~_emulated wr_sdram_addr\[12\]~25 " "Register \"wr_sdram_addr\[12\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[12\]~_emulated\" and latch \"wr_sdram_addr\[12\]~25\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[3\] rd_sdram_addr\[3\]~_emulated rd_sdram_addr\[3\]~29 " "Register \"rd_sdram_addr\[3\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[3\]~_emulated\" and latch \"rd_sdram_addr\[3\]~29\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[3\] wr_sdram_addr\[3\]~_emulated wr_sdram_addr\[3\]~29 " "Register \"wr_sdram_addr\[3\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[3\]~_emulated\" and latch \"wr_sdram_addr\[3\]~29\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[13\] rd_sdram_addr\[13\]~_emulated rd_sdram_addr\[13\]~33 " "Register \"rd_sdram_addr\[13\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[13\]~_emulated\" and latch \"rd_sdram_addr\[13\]~33\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[13\] wr_sdram_addr\[13\]~_emulated wr_sdram_addr\[13\]~33 " "Register \"wr_sdram_addr\[13\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[13\]~_emulated\" and latch \"wr_sdram_addr\[13\]~33\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[4\] rd_sdram_addr\[4\]~_emulated rd_sdram_addr\[4\]~37 " "Register \"rd_sdram_addr\[4\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[4\]~_emulated\" and latch \"rd_sdram_addr\[4\]~37\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[4\] wr_sdram_addr\[4\]~_emulated wr_sdram_addr\[4\]~37 " "Register \"wr_sdram_addr\[4\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[4\]~_emulated\" and latch \"wr_sdram_addr\[4\]~37\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[14\] rd_sdram_addr\[14\]~_emulated rd_sdram_addr\[14\]~41 " "Register \"rd_sdram_addr\[14\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[14\]~_emulated\" and latch \"rd_sdram_addr\[14\]~41\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[14\] wr_sdram_addr\[14\]~_emulated wr_sdram_addr\[14\]~41 " "Register \"wr_sdram_addr\[14\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[14\]~_emulated\" and latch \"wr_sdram_addr\[14\]~41\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[5\] rd_sdram_addr\[5\]~_emulated rd_sdram_addr\[5\]~45 " "Register \"rd_sdram_addr\[5\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[5\]~_emulated\" and latch \"rd_sdram_addr\[5\]~45\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[5\] wr_sdram_addr\[5\]~_emulated wr_sdram_addr\[5\]~45 " "Register \"wr_sdram_addr\[5\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[5\]~_emulated\" and latch \"wr_sdram_addr\[5\]~45\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[15\] rd_sdram_addr\[15\]~_emulated rd_sdram_addr\[15\]~49 " "Register \"rd_sdram_addr\[15\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[15\]~_emulated\" and latch \"rd_sdram_addr\[15\]~49\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[15\] wr_sdram_addr\[15\]~_emulated wr_sdram_addr\[15\]~49 " "Register \"wr_sdram_addr\[15\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[15\]~_emulated\" and latch \"wr_sdram_addr\[15\]~49\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[6\] rd_sdram_addr\[6\]~_emulated rd_sdram_addr\[6\]~53 " "Register \"rd_sdram_addr\[6\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[6\]~_emulated\" and latch \"rd_sdram_addr\[6\]~53\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[6\] wr_sdram_addr\[6\]~_emulated wr_sdram_addr\[6\]~53 " "Register \"wr_sdram_addr\[6\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[6\]~_emulated\" and latch \"wr_sdram_addr\[6\]~53\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[16\] rd_sdram_addr\[16\]~_emulated rd_sdram_addr\[16\]~57 " "Register \"rd_sdram_addr\[16\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[16\]~_emulated\" and latch \"rd_sdram_addr\[16\]~57\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[16\] wr_sdram_addr\[16\]~_emulated wr_sdram_addr\[16\]~57 " "Register \"wr_sdram_addr\[16\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[16\]~_emulated\" and latch \"wr_sdram_addr\[16\]~57\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[7\] rd_sdram_addr\[7\]~_emulated rd_sdram_addr\[7\]~61 " "Register \"rd_sdram_addr\[7\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[7\]~_emulated\" and latch \"rd_sdram_addr\[7\]~61\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[7\] wr_sdram_addr\[7\]~_emulated wr_sdram_addr\[7\]~61 " "Register \"wr_sdram_addr\[7\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[7\]~_emulated\" and latch \"wr_sdram_addr\[7\]~61\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[17\] rd_sdram_addr\[17\]~_emulated rd_sdram_addr\[17\]~65 " "Register \"rd_sdram_addr\[17\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[17\]~_emulated\" and latch \"rd_sdram_addr\[17\]~65\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[17\] wr_sdram_addr\[17\]~_emulated wr_sdram_addr\[17\]~65 " "Register \"wr_sdram_addr\[17\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[17\]~_emulated\" and latch \"wr_sdram_addr\[17\]~65\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[8\] rd_sdram_addr\[8\]~_emulated rd_sdram_addr\[8\]~69 " "Register \"rd_sdram_addr\[8\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[8\]~_emulated\" and latch \"rd_sdram_addr\[8\]~69\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[8\] wr_sdram_addr\[8\]~_emulated wr_sdram_addr\[8\]~69 " "Register \"wr_sdram_addr\[8\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[8\]~_emulated\" and latch \"wr_sdram_addr\[8\]~69\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[18\] rd_sdram_addr\[18\]~_emulated rd_sdram_addr\[18\]~73 " "Register \"rd_sdram_addr\[18\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[18\]~_emulated\" and latch \"rd_sdram_addr\[18\]~73\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[18\] wr_sdram_addr\[18\]~_emulated wr_sdram_addr\[18\]~73 " "Register \"wr_sdram_addr\[18\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[18\]~_emulated\" and latch \"wr_sdram_addr\[18\]~73\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[19\] rd_sdram_addr\[19\]~_emulated rd_sdram_addr\[19\]~77 " "Register \"rd_sdram_addr\[19\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[19\]~_emulated\" and latch \"rd_sdram_addr\[19\]~77\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[19\] wr_sdram_addr\[19\]~_emulated wr_sdram_addr\[19\]~77 " "Register \"wr_sdram_addr\[19\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[19\]~_emulated\" and latch \"wr_sdram_addr\[19\]~77\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[20\] rd_sdram_addr\[20\]~_emulated rd_sdram_addr\[20\]~81 " "Register \"rd_sdram_addr\[20\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[20\]~_emulated\" and latch \"rd_sdram_addr\[20\]~81\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[20\] wr_sdram_addr\[20\]~_emulated wr_sdram_addr\[20\]~81 " "Register \"wr_sdram_addr\[20\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[20\]~_emulated\" and latch \"wr_sdram_addr\[20\]~81\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[21\] rd_sdram_addr\[21\]~_emulated rd_sdram_addr\[21\]~85 " "Register \"rd_sdram_addr\[21\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[21\]~_emulated\" and latch \"rd_sdram_addr\[21\]~85\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[21\] wr_sdram_addr\[21\]~_emulated wr_sdram_addr\[21\]~85 " "Register \"wr_sdram_addr\[21\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[21\]~_emulated\" and latch \"wr_sdram_addr\[21\]~85\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[22\] rd_sdram_addr\[22\]~_emulated rd_sdram_addr\[22\]~89 " "Register \"rd_sdram_addr\[22\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[22\]~_emulated\" and latch \"rd_sdram_addr\[22\]~89\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[22\] wr_sdram_addr\[22\]~_emulated wr_sdram_addr\[22\]~89 " "Register \"wr_sdram_addr\[22\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[22\]~_emulated\" and latch \"wr_sdram_addr\[22\]~89\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[23\] rd_sdram_addr\[23\]~_emulated rd_sdram_addr\[23\]~93 " "Register \"rd_sdram_addr\[23\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[23\]~_emulated\" and latch \"rd_sdram_addr\[23\]~93\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|rd_sdram_addr[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[23\] wr_sdram_addr\[23\]~_emulated wr_sdram_addr\[23\]~93 " "Register \"wr_sdram_addr\[23\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[23\]~_emulated\" and latch \"wr_sdram_addr\[23\]~93\"" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1683603284355 "|sdram_control_top|wr_sdram_addr[23]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1683603284355 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Cs_n GND " "Pin \"Cs_n\" is stuck at GND" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683603284644 "|sdram_control_top|Cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dqm\[0\] GND " "Pin \"Dqm\[0\]\" is stuck at GND" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683603284644 "|sdram_control_top|Dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dqm\[1\] GND " "Pin \"Dqm\[1\]\" is stuck at GND" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683603284644 "|sdram_control_top|Dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1683603284644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1683603284808 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1683603285208 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/output_files/Sdram_Control.map.smsg " "Generated suppressed messages file E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/output_files/Sdram_Control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1683603285309 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1683603285494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683603285494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1237 " "Implemented 1237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "121 " "Implemented 121 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1683603285725 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1683603285725 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1683603285725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1012 " "Implemented 1012 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1683603285725 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1683603285725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1683603285725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683603285741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 11:34:45 2023 " "Processing ended: Tue May 09 11:34:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683603285741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683603285741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683603285741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683603285741 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683603286759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683603286759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 11:34:46 2023 " "Processing started: Tue May 09 11:34:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683603286759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683603286759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sdram_Control -c Sdram_Control " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Sdram_Control -c Sdram_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683603286759 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1683603286859 ""}
{ "Info" "0" "" "Project  = Sdram_Control" {  } {  } 0 0 "Project  = Sdram_Control" 0 0 "Fitter" 0 0 1683603286859 ""}
{ "Info" "0" "" "Revision = Sdram_Control" {  } {  } 0 0 "Revision = Sdram_Control" 0 0 "Fitter" 0 0 1683603286859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1683603286941 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sdram_Control EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"Sdram_Control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683603286972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683603286997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683603286997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683603286997 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683603287259 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1683603287475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1683603287475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1683603287475 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683603287475 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 2903 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1683603287497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 2905 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1683603287497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 2907 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1683603287497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 2909 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1683603287497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 2911 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1683603287497 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683603287497 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683603287497 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683603287497 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "193 193 " "No exact pin location assignment(s) for 193 pins of 193 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_full " "Pin Wr_full not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_full } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 56 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_full } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_use\[0\] " "Pin Wr_use\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_use[0] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 57 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_use[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_use\[1\] " "Pin Wr_use\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_use[1] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 57 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_use[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_use\[2\] " "Pin Wr_use\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_use[2] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 57 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_use[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_use\[3\] " "Pin Wr_use\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_use[3] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 57 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_use[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_use\[4\] " "Pin Wr_use\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_use[4] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 57 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_use[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_use\[5\] " "Pin Wr_use\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_use[5] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 57 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_use[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_use\[6\] " "Pin Wr_use\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_use[6] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 57 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_use[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_use\[7\] " "Pin Wr_use\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_use[7] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 57 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_use[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[0\] " "Pin Rd_data\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[0] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[1\] " "Pin Rd_data\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[1] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[2\] " "Pin Rd_data\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[2] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[3\] " "Pin Rd_data\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[3] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[4\] " "Pin Rd_data\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[4] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[5\] " "Pin Rd_data\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[5] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[6\] " "Pin Rd_data\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[6] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[7\] " "Pin Rd_data\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[7] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[8\] " "Pin Rd_data\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[8] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[9\] " "Pin Rd_data\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[9] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[10\] " "Pin Rd_data\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[10] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[11\] " "Pin Rd_data\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[11] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[12\] " "Pin Rd_data\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[12] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[13\] " "Pin Rd_data\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[13] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[14\] " "Pin Rd_data\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[14] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_data\[15\] " "Pin Rd_data\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_data[15] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 59 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_empty " "Pin Rd_empty not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_empty } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 65 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_use\[0\] " "Pin Rd_use\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_use[0] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 66 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_use[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_use\[1\] " "Pin Rd_use\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_use[1] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 66 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_use[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_use\[2\] " "Pin Rd_use\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_use[2] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 66 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_use[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_use\[3\] " "Pin Rd_use\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_use[3] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 66 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_use[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_use\[4\] " "Pin Rd_use\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_use[4] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 66 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_use[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_use\[5\] " "Pin Rd_use\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_use[5] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 66 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_use[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_use\[6\] " "Pin Rd_use\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_use[6] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 66 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_use[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_use\[7\] " "Pin Rd_use\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_use[7] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 66 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_use[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sa\[0\] " "Pin Sa\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sa[0] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 68 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sa[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sa\[1\] " "Pin Sa\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sa[1] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 68 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sa[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sa\[2\] " "Pin Sa\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sa[2] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 68 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sa[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sa\[3\] " "Pin Sa\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sa[3] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 68 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sa[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sa\[4\] " "Pin Sa\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sa[4] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 68 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sa[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sa\[5\] " "Pin Sa\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sa[5] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 68 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sa[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sa\[6\] " "Pin Sa\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sa[6] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 68 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sa[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sa\[7\] " "Pin Sa\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sa[7] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 68 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sa[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sa\[8\] " "Pin Sa\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sa[8] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 68 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sa[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sa\[9\] " "Pin Sa\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sa[9] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 68 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sa[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sa\[10\] " "Pin Sa\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sa[10] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 68 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sa[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sa\[11\] " "Pin Sa\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sa[11] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 68 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sa[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sa\[12\] " "Pin Sa\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sa[12] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 68 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sa[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ba\[0\] " "Pin Ba\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Ba[0] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 69 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ba[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ba\[1\] " "Pin Ba\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Ba[1] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 69 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ba[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cs_n " "Pin Cs_n not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Cs_n } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 70 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cke " "Pin Cke not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Cke } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 71 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cke } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ras_n " "Pin Ras_n not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Ras_n } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 72 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ras_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cas_n " "Pin Cas_n not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Cas_n } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 73 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cas_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "We_n " "Pin We_n not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { We_n } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 74 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { We_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dqm\[0\] " "Pin Dqm\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dqm[0] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 76 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dqm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dqm\[1\] " "Pin Dqm\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dqm[1] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 76 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dqm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[0\] " "Pin Dq\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[0] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[1\] " "Pin Dq\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[1] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[2\] " "Pin Dq\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[2] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[3\] " "Pin Dq\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[3] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[4\] " "Pin Dq\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[4] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[5\] " "Pin Dq\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[5] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[6\] " "Pin Dq\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[6] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[7\] " "Pin Dq\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[7] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[8\] " "Pin Dq\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[8] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[9\] " "Pin Dq\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[9] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[10\] " "Pin Dq\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[10] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[11\] " "Pin Dq\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[11] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[12\] " "Pin Dq\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[12] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[13\] " "Pin Dq\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[13] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[14\] " "Pin Dq\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[14] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dq\[15\] " "Pin Dq\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dq[15] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 75 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rst_n " "Pin Rst_n not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rst_n } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 47 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_clk " "Pin Wr_clk not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_clk } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 55 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_load " "Pin Wr_load not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_load } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 54 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_en " "Pin Wr_en not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_en } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 51 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_en " "Pin Rd_en not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_en } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 60 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sd_clk " "Pin Sd_clk not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sd_clk } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 48 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_clk " "Pin Rd_clk not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_clk } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 64 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 46 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_load " "Pin Rd_load not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_load } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 63 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[0\] " "Pin Wr_data\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[0] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[1\] " "Pin Wr_data\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[1] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[2\] " "Pin Wr_data\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[2] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[3\] " "Pin Wr_data\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[3] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[4\] " "Pin Wr_data\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[4] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[5\] " "Pin Wr_data\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[5] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[6\] " "Pin Wr_data\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[6] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[7\] " "Pin Wr_data\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[7] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[8\] " "Pin Wr_data\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[8] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[9\] " "Pin Wr_data\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[9] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[10\] " "Pin Wr_data\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[10] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[11\] " "Pin Wr_data\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[11] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[12\] " "Pin Wr_data\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[12] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[13\] " "Pin Wr_data\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[13] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[14\] " "Pin Wr_data\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[14] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_data\[15\] " "Pin Wr_data\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_data[15] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 50 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[0\] " "Pin Wr_addr\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[0] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[0\] " "Pin Rd_addr\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[0] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[9\] " "Pin Wr_addr\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[9] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[9\] " "Pin Rd_addr\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[9] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[1\] " "Pin Wr_addr\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[1] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[1\] " "Pin Rd_addr\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[1] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[10\] " "Pin Wr_addr\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[10] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[10\] " "Pin Rd_addr\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[10] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[2\] " "Pin Wr_addr\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[2] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[2\] " "Pin Rd_addr\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[2] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[11\] " "Pin Wr_addr\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[11] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[11\] " "Pin Rd_addr\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[11] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[3\] " "Pin Wr_addr\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[3] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[3\] " "Pin Rd_addr\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[3] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[12\] " "Pin Wr_addr\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[12] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[12\] " "Pin Rd_addr\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[12] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[4\] " "Pin Wr_addr\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[4] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[4\] " "Pin Rd_addr\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[4] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[13\] " "Pin Wr_addr\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[13] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[13\] " "Pin Rd_addr\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[13] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[5\] " "Pin Wr_addr\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[5] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[5\] " "Pin Rd_addr\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[5] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[14\] " "Pin Wr_addr\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[14] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[14\] " "Pin Rd_addr\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[14] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[6\] " "Pin Wr_addr\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[6] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[6\] " "Pin Rd_addr\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[6] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[15\] " "Pin Wr_addr\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[15] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[15\] " "Pin Rd_addr\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[15] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[7\] " "Pin Wr_addr\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[7] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[7\] " "Pin Rd_addr\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[7] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[16\] " "Pin Wr_addr\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[16] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[16\] " "Pin Rd_addr\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[16] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[8\] " "Pin Wr_addr\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[8] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[8\] " "Pin Rd_addr\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[8] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[17\] " "Pin Wr_addr\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[17] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[17\] " "Pin Rd_addr\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[17] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[18\] " "Pin Wr_addr\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[18] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[18\] " "Pin Rd_addr\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[18] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[19\] " "Pin Wr_addr\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[19] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[19\] " "Pin Rd_addr\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[19] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[20\] " "Pin Wr_addr\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[20] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[20\] " "Pin Rd_addr\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[20] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[21\] " "Pin Wr_addr\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[21] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[21\] " "Pin Rd_addr\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[21] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[22\] " "Pin Wr_addr\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[22] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[22\] " "Pin Rd_addr\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[22] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_addr\[23\] " "Pin Wr_addr\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_addr[23] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 52 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_addr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_addr\[23\] " "Pin Rd_addr\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_addr[23] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 61 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_addr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[1\] " "Pin Wr_max_addr\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[1] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[0\] " "Pin Wr_max_addr\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[0] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[2\] " "Pin Wr_max_addr\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[2] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[3\] " "Pin Wr_max_addr\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[3] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[5\] " "Pin Wr_max_addr\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[5] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[4\] " "Pin Wr_max_addr\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[4] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[7\] " "Pin Wr_max_addr\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[7] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[6\] " "Pin Wr_max_addr\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[6] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[8\] " "Pin Wr_max_addr\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[8] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[9\] " "Pin Wr_max_addr\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[9] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[11\] " "Pin Wr_max_addr\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[11] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[10\] " "Pin Wr_max_addr\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[10] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[13\] " "Pin Wr_max_addr\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[13] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[12\] " "Pin Wr_max_addr\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[12] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[15\] " "Pin Wr_max_addr\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[15] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[14\] " "Pin Wr_max_addr\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[14] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[23\] " "Pin Wr_max_addr\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[23] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[22\] " "Pin Wr_max_addr\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[22] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[21\] " "Pin Wr_max_addr\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[21] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[20\] " "Pin Wr_max_addr\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[20] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[19\] " "Pin Wr_max_addr\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[19] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[18\] " "Pin Wr_max_addr\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[18] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[17\] " "Pin Wr_max_addr\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[17] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_max_addr\[16\] " "Pin Wr_max_addr\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Wr_max_addr[16] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 53 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_max_addr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[1\] " "Pin Rd_max_addr\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[1] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[0\] " "Pin Rd_max_addr\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[0] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[2\] " "Pin Rd_max_addr\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[2] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[3\] " "Pin Rd_max_addr\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[3] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[5\] " "Pin Rd_max_addr\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[5] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[4\] " "Pin Rd_max_addr\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[4] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[7\] " "Pin Rd_max_addr\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[7] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[6\] " "Pin Rd_max_addr\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[6] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[8\] " "Pin Rd_max_addr\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[8] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[9\] " "Pin Rd_max_addr\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[9] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[11\] " "Pin Rd_max_addr\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[11] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[10\] " "Pin Rd_max_addr\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[10] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[13\] " "Pin Rd_max_addr\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[13] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[12\] " "Pin Rd_max_addr\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[12] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[15\] " "Pin Rd_max_addr\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[15] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[14\] " "Pin Rd_max_addr\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[14] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[23\] " "Pin Rd_max_addr\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[23] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[22\] " "Pin Rd_max_addr\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[22] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[21\] " "Pin Rd_max_addr\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[21] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[20\] " "Pin Rd_max_addr\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[20] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[19\] " "Pin Rd_max_addr\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[19] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[18\] " "Pin Rd_max_addr\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[18] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[17\] " "Pin Rd_max_addr\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[17] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_max_addr\[16\] " "Pin Rd_max_addr\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Rd_max_addr[16] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 62 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_max_addr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683603287876 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1683603287876 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "76 " "TimeQuest Timing Analyzer is analyzing 76 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1683603288293 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ghl1 " "Entity dcfifo_ghl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683603288293 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683603288293 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1683603288293 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1683603288293 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sdram_Control.sdc " "Synopsys Design Constraints File file not found: 'Sdram_Control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683603288299 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683603288299 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683603288299 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683603288299 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683603288299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe14a\[7\] " "Destination node fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe14a\[7\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1016 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_brp\|dffe14a\[7\] " "Destination node fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_brp\|dffe14a\[7\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe14a\[6\] " "Destination node fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe14a\[6\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1017 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_brp\|dffe14a\[6\] " "Destination node fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_brp\|dffe14a\[6\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe14a\[5\] " "Destination node fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe14a\[5\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1018 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_brp\|dffe14a\[5\] " "Destination node fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_brp\|dffe14a\[5\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe14a\[4\] " "Destination node fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe14a\[4\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1019 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_brp\|dffe14a\[4\] " "Destination node fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_brp\|dffe14a\[4\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe14a\[3\] " "Destination node fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe14a\[3\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1020 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_brp\|dffe14a\[3\] " "Destination node fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_brp\|dffe14a\[3\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1683603288377 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1683603288377 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 46 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 2785 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683603288377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Wr_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Wr_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 55 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 2779 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683603288377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rd_clk~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node Rd_clk~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 64 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rd_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 2784 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683603288377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sd_clk~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node Sd_clk~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe14a\[7\] " "Destination node fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe14a\[7\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_brp\|dffe14a\[7\] " "Destination node fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_brp\|dffe14a\[7\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 786 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe14a\[6\] " "Destination node fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe14a\[6\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_brp\|dffe14a\[6\] " "Destination node fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_brp\|dffe14a\[6\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe14a\[5\] " "Destination node fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe14a\[5\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_brp\|dffe14a\[5\] " "Destination node fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_brp\|dffe14a\[5\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 788 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe14a\[4\] " "Destination node fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe14a\[4\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_brp\|dffe14a\[4\] " "Destination node fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_brp\|dffe14a\[4\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 789 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe14a\[3\] " "Destination node fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe14a\[3\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 781 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_brp\|dffe14a\[3\] " "Destination node fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:ws_brp\|dffe14a\[3\]" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 32 9 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1683603288377 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1683603288377 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 48 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sd_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 2783 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683603288377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rst_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Automatically promoted node Rst_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control\|Sa\[10\] " "Destination node sdram_control:sdram_control\|Sa\[10\]" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v" 144 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_control:sdram_control|Sa[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control\|Ba\[0\]~0 " "Destination node sdram_control:sdram_control\|Ba\[0\]~0" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v" 144 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_control:sdram_control|Ba[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control\|Command\[2\]~10 " "Destination node sdram_control:sdram_control\|Command\[2\]~10" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v" 144 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_control:sdram_control|Command[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1369 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wr_sdram_addr\[0\]~6 " "Destination node wr_sdram_addr\[0\]~6" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_sdram_addr[0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1065 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rd_sdram_addr\[0\]~6 " "Destination node rd_sdram_addr\[0\]~6" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_sdram_addr[0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1061 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wr_sdram_addr\[9\]~2 " "Destination node wr_sdram_addr\[9\]~2" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_sdram_addr[9]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1057 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rd_sdram_addr\[9\]~2 " "Destination node rd_sdram_addr\[9\]~2" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_sdram_addr[9]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1053 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wr_sdram_addr\[1\]~14 " "Destination node wr_sdram_addr\[1\]~14" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_sdram_addr[1]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1081 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rd_sdram_addr\[1\]~14 " "Destination node rd_sdram_addr\[1\]~14" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_sdram_addr[1]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1077 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wr_sdram_addr\[10\]~10 " "Destination node wr_sdram_addr\[10\]~10" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_sdram_addr[10]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1073 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1683603288377 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1683603288377 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 47 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 2778 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683603288377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_baddr\[0\]~0  " "Automatically promoted node sd_baddr\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 245 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_baddr[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1636 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683603288377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Wr_load~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node Wr_load~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wr_sdram_addr\[1\]~120 " "Destination node wr_sdram_addr\[1\]~120" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_sdram_addr[1]~120 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1884 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wr_sdram_addr\[7\]~121 " "Destination node wr_sdram_addr\[7\]~121" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_sdram_addr[7]~121 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1960 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wr_sdram_addr\[7\]~122 " "Destination node wr_sdram_addr\[7\]~122" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_sdram_addr[7]~122 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 1961 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683603288377 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1683603288377 ""}  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 54 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wr_load~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 2780 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683603288377 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683603288816 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683603288816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683603288816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683603288816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683603288816 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683603288816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683603288816 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683603288816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683603289232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1683603289232 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683603289232 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "187 unused 2.5V 115 56 16 " "Number of I/O pins in group: 187 (unused VREF, 2.5V VCCIO, 115 input, 56 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1683603289248 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1683603289248 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1683603289248 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 17 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 23 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1683603289248 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683603289248 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 17 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 23 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1683603289248 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1683603289248 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683603289248 ""}
{ "Error" "EFSAC_FSAC_IOSTD_CAPACITY_FAIL" "187 2.5 V 169 " "Can't place 187 pins with 2.5 V I/O standard because Fitter has only 169 such free pins available for general purpose I/O placement" {  } {  } 0 176205 "Can't place %1!d! pins with %2!s! I/O standard because Fitter has only %3!d! such free pins available for general purpose I/O placement" 0 0 "Fitter" 0 -1 1683603289248 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1683603289248 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683603289248 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1683603289665 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Cs_n GND " "Pin Cs_n has GND driving its datain port" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Cs_n } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 70 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1683603289665 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Dqm\[0\] GND " "Pin Dqm\[0\] has GND driving its datain port" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dqm[0] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 76 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dqm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1683603289665 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Dqm\[1\] GND " "Pin Dqm\[1\] has GND driving its datain port" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { Dqm[1] } } } { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v" 76 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dqm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1683603289665 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1683603289665 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/output_files/Sdram_Control.fit.smsg " "Generated suppressed messages file E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/output_files/Sdram_Control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683603289796 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5075 " "Peak virtual memory: 5075 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683603289934 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 09 11:34:49 2023 " "Processing ended: Tue May 09 11:34:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683603289934 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683603289934 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683603289934 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683603289934 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 111 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 111 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683603290529 ""}
