// Seed: 2702288067
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  assign module_1.id_0 = 0;
  input wire id_1;
  wire  id_5;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd31
) (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    input supply0 id_4,
    output logic id_5,
    output tri0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output supply0 id_9,
    input wand id_10,
    input tri1 _id_11,
    output supply1 id_12
);
  logic [id_11 : 1  -  1] id_14;
  initial if (1) id_5 <= id_11;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
