#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jun  3 17:03:56 2023
# Process ID: 3776
# Current directory: C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1
# Command line: vivado.exe -log digitalesn_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source digitalesn_top.tcl
# Log file: C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1/digitalesn_top.vds
# Journal file: C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1\vivado.jou
# Running On: LAPTOP-IN15QMSA, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16541 MB
#-----------------------------------------------------------
source digitalesn_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/azmin/Desktop/ESN_editions_ISQED/ESN-SD/digitalesn/digitalesn.ipdefs/ip_tfu_tanh_purelut_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top digitalesn_top -part xc7z010iclg225-1L
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19.xci
C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB.xci
C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC.xci
C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/eth_sgmii/eth_sgmii.xci
C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA.xci
C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/temac/temac.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/eth_sgmii/eth_sgmii.xci
C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/temac/temac.xci

INFO: [IP_Flow 19-2162] IP 'tfu_tanh_purelut_8_19' is locked:
* IP definition 'tfu_tanh_purelut (1.0)' for IP 'tfu_tanh_purelut_8_19' (customized with software release 2018.3) was not found in the IP Catalog. * Current project part 'xc7z010iclg225-1L' and the part 'xc7vx485tffg1761-2' used to customize the IP 'tfu_tanh_purelut_8_19' do not match.
INFO: [IP_Flow 19-2162] IP 'dsp48_macro_typeB' is locked:
* IP definition 'xbip_dsp48_macro (3.0)' for IP 'dsp48_macro_typeB' has been replaced in the IP Catalog by 'DSP Macro (1.0)'. * Current project part 'xc7z010iclg225-1L' and the part 'xc7vx485tffg1761-2' used to customize the IP 'dsp48_macro_typeB' do not match.
INFO: [IP_Flow 19-2162] IP 'dsp48_macro_typeC' is locked:
* IP definition 'xbip_dsp48_macro (3.0)' for IP 'dsp48_macro_typeC' has been replaced in the IP Catalog by 'DSP Macro (1.0)'. * Current project part 'xc7z010iclg225-1L' and the part 'xc7vx485tffg1761-2' used to customize the IP 'dsp48_macro_typeC' do not match.
INFO: [IP_Flow 19-2162] IP 'eth_sgmii' is locked:
* IP definition '1G/2.5G Ethernet PCS/PMA or SGMII (16.1)' for IP 'eth_sgmii' (customized with software release 2019.1.3) has a newer minor version in the IP Catalog. * Current project part 'xc7z010iclg225-1L' and the part 'xc7vx485tffg1761-2' used to customize the IP 'eth_sgmii' do not match.
INFO: [IP_Flow 19-2162] IP 'dsp48_macro_typeA' is locked:
* IP definition 'xbip_dsp48_macro (3.0)' for IP 'dsp48_macro_typeA' has been replaced in the IP Catalog by 'DSP Macro (1.0)'. * Current project part 'xc7z010iclg225-1L' and the part 'xc7vx485tffg1761-2' used to customize the IP 'dsp48_macro_typeA' do not match.
INFO: [IP_Flow 19-2162] IP 'temac' is locked:
* IP definition 'Tri Mode Ethernet MAC (9.0)' for IP 'temac' (customized with software release 2019.1.3) has a different revision in the IP Catalog. * This IP has board specific outputs. Current project board 'unset' and the board 'xilinx.com:vc707:part0:1.4' used to customize the IP 'temac' do not match. * Current project part 'xc7z010iclg225-1L' and the part 'xc7vx485tffg1761-2' used to customize the IP 'temac' do not match.
WARNING: [IP_Flow 19-5178] IP temac will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23396
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'rx_mac_reset', assumed default net type 'wire' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_fifo_block.v:255]
INFO: [Synth 8-11241] undeclared symbol 'tx_mac_reset', assumed default net type 'wire' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_fifo_block.v:262]
INFO: [Synth 8-11241] undeclared symbol 'tx_mac_resetn', assumed default net type 'wire' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_fifo_block.v:266]
INFO: [Synth 8-11241] undeclared symbol 'rx_mac_resetn', assumed default net type 'wire' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_fifo_block.v:267]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1204.551 ; gain = 406.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'digitalesn_top' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/new/digitalesn_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71834]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71834]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'eth_gmii_temac_design' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/eth_gmii_temac_design.v:27]
INFO: [Synth 8-6157] synthesizing module 'eth_sgmii_support' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/eth_sgmii/eth_sgmii_support.v:58]
INFO: [Synth 8-6157] synthesizing module 'eth_sgmii' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1/.Xil/Vivado-3776-LAPTOP-IN15QMSA/realtime/eth_sgmii_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'eth_sgmii' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1/.Xil/Vivado-3776-LAPTOP-IN15QMSA/realtime/eth_sgmii_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'eth_sgmii_clocking' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/eth_sgmii/eth_sgmii_clocking.v:63]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71489]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71489]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6155] done synthesizing module 'eth_sgmii_clocking' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/eth_sgmii/eth_sgmii_clocking.v:63]
INFO: [Synth 8-6157] synthesizing module 'eth_sgmii_resets' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/eth_sgmii/eth_sgmii_resets.v:63]
INFO: [Synth 8-6155] done synthesizing module 'eth_sgmii_resets' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/eth_sgmii/eth_sgmii_resets.v:63]
INFO: [Synth 8-6157] synthesizing module 'eth_sgmii_gt_common' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/eth_sgmii/eth_sgmii_gt_common.v:71]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:49917]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:49917]
INFO: [Synth 8-6155] done synthesizing module 'eth_sgmii_gt_common' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/eth_sgmii/eth_sgmii_gt_common.v:71]
INFO: [Synth 8-6155] done synthesizing module 'eth_sgmii_support' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/eth_sgmii/eth_sgmii_support.v:58]
INFO: [Synth 8-6157] synthesizing module 'temac_resets' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_resets.v:54]
INFO: [Synth 8-6157] synthesizing module 'temac_reset_sync' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_reset_sync.v:65]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38648]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38648]
INFO: [Synth 8-6155] done synthesizing module 'temac_reset_sync' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_reset_sync.v:65]
INFO: [Synth 8-6155] done synthesizing module 'temac_resets' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_resets.v:54]
INFO: [Synth 8-6157] synthesizing module 'temac_stats' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_stats.v:23]
INFO: [Synth 8-6157] synthesizing module 'sync_block_ex' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/sync_block_ex.v:62]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38467]
INFO: [Synth 8-6155] done synthesizing module 'sync_block_ex' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/sync_block_ex.v:62]
INFO: [Synth 8-6155] done synthesizing module 'temac_stats' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_stats.v:23]
INFO: [Synth 8-6157] synthesizing module 'temac_config_vector_sm' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_config_vector_sm.v:62]
INFO: [Synth 8-6157] synthesizing module 'temac_sync_block' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_sync_block.v:62]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-6155] done synthesizing module 'temac_sync_block' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_sync_block.v:62]
INFO: [Synth 8-6155] done synthesizing module 'temac_config_vector_sm' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_config_vector_sm.v:62]
INFO: [Synth 8-6157] synthesizing module 'temac_fifo_block' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_fifo_block.v:88]
INFO: [Synth 8-6157] synthesizing module 'temac_support' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_support.v:66]
INFO: [Synth 8-6157] synthesizing module 'temac' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1/.Xil/Vivado-3776-LAPTOP-IN15QMSA/realtime/temac_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'temac' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1/.Xil/Vivado-3776-LAPTOP-IN15QMSA/realtime/temac_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'temac_support' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_support.v:66]
INFO: [Synth 8-6157] synthesizing module 'temac_ten_100_1g_eth_fifo' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_ten_100_1g_eth_fifo.v:71]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'temac_tx_client_fifo' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_tx_client_fifo.v:99]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_tx_client_fifo.v:324]
INFO: [Synth 8-6157] synthesizing module 'temac_bram_tdp' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_bram_tdp.v:66]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'temac_bram_tdp' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_bram_tdp.v:66]
INFO: [Synth 8-6155] done synthesizing module 'temac_tx_client_fifo' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_tx_client_fifo.v:99]
INFO: [Synth 8-6157] synthesizing module 'temac_rx_client_fifo' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_rx_client_fifo.v:110]
INFO: [Synth 8-226] default block is never used [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_rx_client_fifo.v:255]
INFO: [Synth 8-6155] done synthesizing module 'temac_rx_client_fifo' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_rx_client_fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'temac_ten_100_1g_eth_fifo' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_ten_100_1g_eth_fifo.v:71]
INFO: [Synth 8-6155] done synthesizing module 'temac_fifo_block' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_fifo_block.v:88]
INFO: [Synth 8-6157] synthesizing module 'temac_address_swap' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_address_swap.v:62]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:124185]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:124185]
INFO: [Synth 8-226] default block is never used [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_address_swap.v:393]
INFO: [Synth 8-6155] done synthesizing module 'temac_address_swap' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/temac/temac_address_swap.v:62]
INFO: [Synth 8-6157] synthesizing module 'uart_intf' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/uart/uart_intf.v:7]
INFO: [Synth 8-6157] synthesizing module 'sasc_brg' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/uart/sasc_brg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'sasc_brg' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/uart/sasc_brg.v:2]
INFO: [Synth 8-6157] synthesizing module 'sasc_top' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/uart/sasc_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'sasc_fifo8' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/uart/sasc_fifo8.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sasc_fifo8' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/uart/sasc_fifo8.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sasc_top' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/uart/sasc_top.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/uart/uart_intf.v:344]
INFO: [Synth 8-6155] done synthesizing module 'uart_intf' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/uart/uart_intf.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_intf' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/misc/led_intf.v:3]
INFO: [Synth 8-6155] done synthesizing module 'led_intf' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/misc/led_intf.v:3]
INFO: [Synth 8-6155] done synthesizing module 'eth_gmii_temac_design' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/eth_gmii_temac_design.v:27]
INFO: [Synth 8-6157] synthesizing module 'esn_core' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:23]
INFO: [Synth 8-6157] synthesizing module 'dual_reservoir_neuron' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/dual_reservoir_neuron.v:41]
INFO: [Synth 8-6157] synthesizing module 'dsp_array' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/dsp_array.v:22]
INFO: [Synth 8-6157] synthesizing module 'dsp48_macro_typeA' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1/.Xil/Vivado-3776-LAPTOP-IN15QMSA/realtime/dsp48_macro_typeA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dsp48_macro_typeA' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1/.Xil/Vivado-3776-LAPTOP-IN15QMSA/realtime/dsp48_macro_typeA_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dsp48_macro_typeB' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1/.Xil/Vivado-3776-LAPTOP-IN15QMSA/realtime/dsp48_macro_typeB_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dsp48_macro_typeB' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1/.Xil/Vivado-3776-LAPTOP-IN15QMSA/realtime/dsp48_macro_typeB_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dsp48_macro_typeC' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1/.Xil/Vivado-3776-LAPTOP-IN15QMSA/realtime/dsp48_macro_typeC_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dsp48_macro_typeC' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1/.Xil/Vivado-3776-LAPTOP-IN15QMSA/realtime/dsp48_macro_typeC_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dsp_array' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/dsp_array.v:22]
INFO: [Synth 8-6157] synthesizing module 'tfu_tanh_purelut_8_19' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1/.Xil/Vivado-3776-LAPTOP-IN15QMSA/realtime/tfu_tanh_purelut_8_19_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tfu_tanh_purelut_8_19' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1/.Xil/Vivado-3776-LAPTOP-IN15QMSA/realtime/tfu_tanh_purelut_8_19_stub.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/dual_reservoir_neuron.v:224]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/dual_reservoir_neuron.v:268]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/dual_reservoir_neuron.v:278]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/dual_reservoir_neuron.v:290]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/dual_reservoir_neuron.v:217]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/dual_reservoir_neuron.v:328]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/dual_reservoir_neuron.v:372]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/dual_reservoir_neuron.v:379]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/dual_reservoir_neuron.v:388]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/dual_reservoir_neuron.v:321]
INFO: [Synth 8-6155] done synthesizing module 'dual_reservoir_neuron' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/dual_reservoir_neuron.v:41]
INFO: [Synth 8-6157] synthesizing module 'output_neuron_dsp' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/output_neuron_dsp.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/output_neuron_dsp.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/output_neuron_dsp.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/output_neuron_dsp.v:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/output_neuron_dsp.v:138]
INFO: [Synth 8-6155] done synthesizing module 'output_neuron_dsp' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/output_neuron_dsp.v:22]
INFO: [Synth 8-6157] synthesizing module 'loadweights' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/loadweights.v:1]
INFO: [Synth 8-6155] done synthesizing module 'loadweights' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/loadweights.v:1]
INFO: [Synth 8-6157] synthesizing module 'return_conf' [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/return_conf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'return_conf' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/return_conf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'esn_core' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:23]
INFO: [Synth 8-6155] done synthesizing module 'digitalesn_top' (0#1) [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/new/digitalesn_top.v:23]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[0] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[1] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[2] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[3] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[4] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[5] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[6] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[7] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[8] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[9] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[10] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[11] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[12] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[13] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[14] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[15] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[16] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[17] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[18] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[19] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[20] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[21] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[22] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[23] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[24] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[25] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[26] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[27] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[28] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[29] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[30] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[31] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[32] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[33] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[34] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[35] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[36] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[37] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[38] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[39] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[40] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[41] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[42] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[43] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[44] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[45] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[46] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[47] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[48] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[49] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[50] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[51] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[52] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[53] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[54] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[55] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[56] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[57] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[58] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[59] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[60] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[61] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[62] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[63] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[64] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[65] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[66] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[67] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[68] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[69] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[70] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[71] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[72] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[73] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[74] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[75] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[76] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[77] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[78] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element data_buf_lb_reg[79] was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:180]
WARNING: [Synth 8-6014] Unused sequential element input_cnt_lb_reg was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:181]
WARNING: [Synth 8-6014] Unused sequential element output_ready_lb_reg was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:182]
WARNING: [Synth 8-6014] Unused sequential element lb_processing_reg was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:176]
WARNING: [Synth 8-6014] Unused sequential element out_processing_reg was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:184]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_last_reg_lb_reg was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:185]
WARNING: [Synth 8-6014] Unused sequential element Init_reg was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:186]
WARNING: [Synth 8-6014] Unused sequential element y_out_reg_lb_reg was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:224]
WARNING: [Synth 8-6014] Unused sequential element output_cnt_lb_reg was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:225]
WARNING: [Synth 8-6014] Unused sequential element output_done_lb_reg was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:226]
WARNING: [Synth 8-6014] Unused sequential element tx_fifo_valid_reg_lb_reg was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:227]
WARNING: [Synth 8-6014] Unused sequential element tx_fifo_last_reg_lb_reg was removed.  [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/esn_core.v:228]
WARNING: [Synth 8-7129] Port tx_collision in module temac_tx_client_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_retransmit in module temac_tx_client_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aclk in module temac_resets is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.332 ; gain = 1331.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2129.332 ; gain = 1331.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2129.332 ; gain = 1331.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.413 . Memory (MB): peak = 2129.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/tfu_2_port_lut_inst'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/tfu_2_port_lut_inst'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/tfu_2_port_lut_inst'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/tfu_2_port_lut_inst'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/tfu_2_port_lut_inst'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/tfu_2_port_lut_inst'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/tfu_2_port_lut_inst'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19/tfu_tanh_purelut_8_19_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/tfu_2_port_lut_inst'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_10'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_10'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_11'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_11'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_12'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_12'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_10'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_10'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_11'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_11'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_12'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_12'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_10'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_10'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_11'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_11'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_12'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_12'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_10'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_10'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_11'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_11'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_12'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_12'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_10'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_10'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_11'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_11'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_12'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_12'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_10'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_10'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_11'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_11'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_12'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_12'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_10'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_10'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_11'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_11'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_12'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_12'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_10'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_10'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_11'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_11'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_12'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_12'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_10'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_10'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_11'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_11'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_12'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_12'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_10'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_10'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_11'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_11'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_12'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_12'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_10'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_10'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_11'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_11'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_12'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_12'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_10'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_10'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_11'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_11'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_12'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB/dsp48_macro_typeB_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_12'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_22'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_22'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_22'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_22'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_22'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_22'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_22'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_22'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_22'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_22'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_22'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_22'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_22'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_22'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_22'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_22'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_22'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_22'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_22'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_22'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_22'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_22'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_22'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC/dsp48_macro_typeC_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_22'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/eth_sgmii/eth_sgmii/eth_sgmii_in_context.xdc] for cell 'eth_sgmii_temac_inst/core_support_i/pcs_pma_i'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/eth_sgmii/eth_sgmii/eth_sgmii_in_context.xdc] for cell 'eth_sgmii_temac_inst/core_support_i/pcs_pma_i'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_00'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_00'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_20'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_20'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_01'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_01'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_21'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_21'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_02'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_02'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_00'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_00'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_20'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_20'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_01'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_01'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_21'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_21'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_02'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_02'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_00'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_00'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_20'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_20'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_01'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_01'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_21'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_21'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_02'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_02'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_00'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_00'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_20'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_20'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_01'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_01'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_21'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_21'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_02'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_02'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_00'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_00'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_20'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_20'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_01'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_01'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_21'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_21'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_02'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_02'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_00'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_00'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_20'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_20'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_01'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_01'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_21'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_21'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_02'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_02'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_00'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_00'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_20'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_20'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_01'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_01'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_21'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_21'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_02'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_02'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_00'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_00'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_20'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_20'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_01'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_01'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_21'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_21'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_02'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_02'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_00'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_00'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_20'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_20'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_01'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_01'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_21'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_21'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_02'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_02'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_00'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_00'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_20'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_20'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_01'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_01'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_21'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_21'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_02'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_02'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_00'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_00'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_20'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_20'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_01'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_01'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_21'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_21'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_02'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_02'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_00'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_00'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_20'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_20'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_01'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_01'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_21'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_21'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_02'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/dsp48_macro_typeA/dsp48_macro_typeA_in_context.xdc] for cell 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_02'
Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/temac/temac/temac_in_context.xdc] for cell 'eth_sgmii_temac_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Finished Parsing XDC File [c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/temac/temac/temac_in_context.xdc] for cell 'eth_sgmii_temac_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Parsing XDC File [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/constrs_1/digitalesn_clocks.xdc]
Finished Parsing XDC File [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/constrs_1/digitalesn_clocks.xdc]
Parsing XDC File [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/constrs_1/digitalesn_pins.xdc]
Finished Parsing XDC File [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/constrs_1/digitalesn_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/constrs_1/digitalesn_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digitalesn_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digitalesn_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2208.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  FD => FDRE: 12 instances
  IBUFGDS => IBUFDS: 1 instance 
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 9 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2208.590 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_00' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_01' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_02' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_10' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_11' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_12' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_20' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_21' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[0].on_inst/dsp_array_inst/dsp_22' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_00' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_01' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_02' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_10' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_11' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_12' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_20' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_21' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[1].on_inst/dsp_array_inst/dsp_22' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_00' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_01' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_02' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_10' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_11' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_12' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_20' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_21' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[2].on_inst/dsp_array_inst/dsp_22' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_00' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_01' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_02' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_10' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_11' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_12' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_20' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_21' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/out[3].on_inst/dsp_array_inst/dsp_22' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_00' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_01' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_02' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_10' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_11' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_12' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_20' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_21' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayA/dsp_22' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_00' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_01' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_02' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_10' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_11' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_12' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_20' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_21' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[0].drn_inst/dsp_arrayB/dsp_22' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_00' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_01' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_02' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_10' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_11' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_12' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_20' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_21' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayA/dsp_22' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_00' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_01' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_02' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_10' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_11' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_12' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_20' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_21' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[1].drn_inst/dsp_arrayB/dsp_22' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_00' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_01' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_02' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_10' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_11' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_12' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_20' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_21' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayA/dsp_22' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_00' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_01' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_02' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_10' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_11' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_12' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_20' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_21' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[2].drn_inst/dsp_arrayB/dsp_22' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_00' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_01' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_02' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_10' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_11' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_12' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_20' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_21' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[3].drn_inst/dsp_arrayA/dsp_22' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'esn_core_inst/rn[3].drn_inst/dsp_arrayB/dsp_00' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
INFO: [Common 17-14] Message 'Timing 38-316' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2208.590 ; gain = 1410.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2208.590 ; gain = 1410.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /tfu_2_port_lut_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /tfu_2_port_lut_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /tfu_2_port_lut_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /tfu_2_port_lut_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayA/dsp_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayB/dsp_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayA/dsp_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayB/dsp_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayA/dsp_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayB/dsp_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayA/dsp_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayB/dsp_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[0].on_inst /dsp_array_inst/dsp_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[1].on_inst /dsp_array_inst/dsp_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[2].on_inst /dsp_array_inst/dsp_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[3].on_inst /dsp_array_inst/dsp_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayA/dsp_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayB/dsp_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayA/dsp_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayB/dsp_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayA/dsp_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayB/dsp_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayA/dsp_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayB/dsp_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[0].on_inst /dsp_array_inst/dsp_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[1].on_inst /dsp_array_inst/dsp_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[2].on_inst /dsp_array_inst/dsp_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[3].on_inst /dsp_array_inst/dsp_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayA/dsp_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayB/dsp_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayA/dsp_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayB/dsp_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayA/dsp_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayB/dsp_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayA/dsp_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayB/dsp_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[0].on_inst /dsp_array_inst/dsp_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[1].on_inst /dsp_array_inst/dsp_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[2].on_inst /dsp_array_inst/dsp_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[3].on_inst /dsp_array_inst/dsp_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayA/dsp_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayB/dsp_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayA/dsp_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayB/dsp_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayA/dsp_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayB/dsp_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayA/dsp_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayB/dsp_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[0].on_inst /dsp_array_inst/dsp_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[1].on_inst /dsp_array_inst/dsp_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[2].on_inst /dsp_array_inst/dsp_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[3].on_inst /dsp_array_inst/dsp_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for eth_sgmii_temac_inst/core_support_i/pcs_pma_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayA/dsp_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayB/dsp_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayA/dsp_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayB/dsp_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayA/dsp_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayB/dsp_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayA/dsp_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayB/dsp_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[0].on_inst /dsp_array_inst/dsp_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[1].on_inst /dsp_array_inst/dsp_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[2].on_inst /dsp_array_inst/dsp_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[3].on_inst /dsp_array_inst/dsp_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayA/dsp_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayB/dsp_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayA/dsp_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayB/dsp_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayA/dsp_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayB/dsp_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayA/dsp_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayB/dsp_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[0].on_inst /dsp_array_inst/dsp_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[1].on_inst /dsp_array_inst/dsp_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[2].on_inst /dsp_array_inst/dsp_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[3].on_inst /dsp_array_inst/dsp_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayA/dsp_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayB/dsp_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayA/dsp_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayB/dsp_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayA/dsp_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayB/dsp_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayA/dsp_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayB/dsp_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[0].on_inst /dsp_array_inst/dsp_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[1].on_inst /dsp_array_inst/dsp_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[2].on_inst /dsp_array_inst/dsp_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[3].on_inst /dsp_array_inst/dsp_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayA/dsp_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayB/dsp_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayA/dsp_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayB/dsp_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayA/dsp_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayB/dsp_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayA/dsp_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayB/dsp_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[0].on_inst /dsp_array_inst/dsp_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[1].on_inst /dsp_array_inst/dsp_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[2].on_inst /dsp_array_inst/dsp_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[3].on_inst /dsp_array_inst/dsp_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayA/dsp_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[0].drn_inst /dsp_arrayB/dsp_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayA/dsp_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[1].drn_inst /dsp_arrayB/dsp_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayA/dsp_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[2].drn_inst /dsp_arrayB/dsp_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayA/dsp_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\rn[3].drn_inst /dsp_arrayB/dsp_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[0].on_inst /dsp_array_inst/dsp_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[1].on_inst /dsp_array_inst/dsp_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[2].on_inst /dsp_array_inst/dsp_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for esn_core_inst/\out[3].on_inst /dsp_array_inst/dsp_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for eth_sgmii_temac_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2208.590 ; gain = 1410.258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'control_status_reg' in module 'temac_config_vector_sm'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'temac_tx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'temac_tx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'temac_rx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'temac_rx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'temac_address_swap'
INFO: [Synth 8-802] inferred FSM for state register 'dpll_state_reg' in module 'sasc_top'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'uart_intf'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'uart_intf'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dual_reservoir_neuron__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dual_reservoir_neuron__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dual_reservoir_neuron__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dual_reservoir_neuron'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'output_neuron_dsp__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'output_neuron_dsp__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'output_neuron_dsp__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'output_neuron_dsp'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'esn_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 STARTUP |                              001 |                               00
               RESET_MAC |                              010 |                               01
             CHECK_SPEED |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_status_reg' using encoding 'one-hot' in module 'temac_config_vector_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  IDLE_s |                             0000 |                             0000
                QUEUE1_s |                             0001 |                             0001
                QUEUE2_s |                             0010 |                             0010
                QUEUE3_s |                             0011 |                             0011
           START_DATA1_s |                             0100 |                             0100
         DATA_PRELOAD1_s |                             0101 |                             0101
                 FRAME_s |                             0110 |                             1000
             HANDSHAKE_s |                             0111 |                             1001
                FINISH_s |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'temac_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WAIT_s |                               01 |                               00
                  DATA_s |                               11 |                               01
                OVFLOW_s |                               00 |                               11
                   EOF_s |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'temac_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WAIT_s |                         00000001 |                              000
                QUEUE1_s |                         00000010 |                              001
                QUEUE2_s |                         00000100 |                              010
                QUEUE3_s |                         00001000 |                              011
             QUEUE_SOF_s |                         00010000 |                              100
                  DATA_s |                         00100000 |                              110
                   EOF_s |                         01000000 |                              111
                   SOF_s |                         10000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'temac_rx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  IDLE_s |                            00001 |                              000
                 FRAME_s |                            00010 |                              001
                OVFLOW_s |                            00100 |                              100
                    GF_s |                            01000 |                              010
                    BF_s |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'temac_rx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
             WRITE_SLOT1 |                              111 |                             0001
             WRITE_SLOT2 |                              110 |                             0010
             WRITE_SLOT3 |                              101 |                             0011
             WRITE_IPHDR |                              100 |                             0100
             WRITE_IPSRC |                              011 |                             0101
             WRITE_IPDST |                              010 |                             0110
                   WRITE |                              001 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'temac_address_swap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               01
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dpll_state_reg' using encoding 'sequential' in module 'sasc_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |               000000000000000001 |                            00000
           RX_READ_BYTE1 |               000000000000000010 |                            00001
                RX_WAIT1 |               000000000000000100 |                            00010
           RX_READ_BYTE2 |               000000000000001000 |                            00011
                RX_WAIT2 |               000000000000010000 |                            00100
           RX_READ_BYTE3 |               000000000000100000 |                            00101
                RX_WAIT3 |               000000000001000000 |                            00110
           RX_READ_BYTE4 |               000000000010000000 |                            00111
                RX_WAIT4 |               000000000100000000 |                            01000
           RX_READ_BYTE5 |               000000001000000000 |                            01001
                RX_WAIT5 |               000000010000000000 |                            01010
           RX_READ_BYTE6 |               000000100000000000 |                            01011
                RX_WAIT6 |               000001000000000000 |                            01100
           RX_READ_BYTE7 |               000010000000000000 |                            01101
                RX_WAIT7 |               000100000000000000 |                            01110
           RX_READ_BYTE8 |               001000000000000000 |                            01111
                RX_WAIT8 |               010000000000000000 |                            10000
              RX_COMMAND |               100000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'one-hot' in module 'uart_intf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                             0000 |                            00000
              TX_COMMAND |                             0001 |                            00010
            TX_WRITE_REG |                             0010 |                            00100
       TX_READ_REG_WAIT1 |                             0011 |                            00101
       TX_READ_REG_WAIT2 |                             0100 |                            00111
            TX_READ_REG1 |                             0101 |                            00110
       TX_READ_REG_WAIT3 |                             0110 |                            01000
            TX_READ_REG2 |                             0111 |                            01001
      TX_READ_REGS_WAIT1 |                             1000 |                            01010
      TX_READ_REGS_WAIT2 |                             1001 |                            01100
           TX_READ_REGS1 |                             1010 |                            01011
      TX_READ_REGS_WAIT3 |                             1011 |                            01101
           TX_READ_REGS2 |                             1100 |                            01110
                 TX_TEST |                             1101 |                            00011
                 TX_DONE |                             1110 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'uart_intf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 |                             0000
                    MACC |                            00010 |                             0001
              COMPRESS_I |                            00100 |                             0010
             COMPRESS_II |                            01000 |                             0011
                      TF |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'dual_reservoir_neuron__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 |                             0000
                    MACC |                            00010 |                             0001
              COMPRESS_I |                            00100 |                             0010
             COMPRESS_II |                            01000 |                             0011
                      TF |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'dual_reservoir_neuron__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 |                             0000
                    MACC |                            00010 |                             0001
              COMPRESS_I |                            00100 |                             0010
             COMPRESS_II |                            01000 |                             0011
                      TF |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'dual_reservoir_neuron__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 |                             0000
                    MACC |                            00010 |                             0001
              COMPRESS_I |                            00100 |                             0010
             COMPRESS_II |                            01000 |                             0011
                      TF |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'dual_reservoir_neuron'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 |                             0000
                    MACC |                            00010 |                             0001
              COMPRESS_I |                            00100 |                             0010
             COMPRESS_II |                            01000 |                             0011
                     OUT |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'output_neuron_dsp__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 |                             0000
                    MACC |                            00010 |                             0001
              COMPRESS_I |                            00100 |                             0010
             COMPRESS_II |                            01000 |                             0011
                     OUT |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'output_neuron_dsp__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 |                             0000
                    MACC |                            00010 |                             0001
              COMPRESS_I |                            00100 |                             0010
             COMPRESS_II |                            01000 |                             0011
                     OUT |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'output_neuron_dsp__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 |                             0000
                    MACC |                            00010 |                             0001
              COMPRESS_I |                            00100 |                             0010
             COMPRESS_II |                            01000 |                             0011
                     OUT |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'output_neuron_dsp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                             0000
                     RUN |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'esn_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 2208.590 ; gain = 1410.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   48 Bit       Adders := 8     
	   2 Input   24 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 21    
	   2 Input    3 Bit       Adders := 4     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 8     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 623   
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 44    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 158   
+---RAMs : 
	              36K Bit	(4096 X 9 bit)          RAMs := 2     
	              128 Bit	(16 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 52    
	   3 Input   48 Bit        Muxes := 12    
	   5 Input   48 Bit        Muxes := 16    
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 72    
	   5 Input   25 Bit        Muxes := 76    
	  18 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	  15 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 32    
	   5 Input   20 Bit        Muxes := 16    
	   2 Input   18 Bit        Muxes := 121   
	   5 Input   18 Bit        Muxes := 108   
	  18 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	  18 Input   16 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 11    
	   5 Input   10 Bit        Muxes := 8     
	  15 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 55    
	   5 Input    8 Bit        Muxes := 8     
	   3 Input    8 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	  15 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 41    
	   2 Input    4 Bit        Muxes := 55    
	   5 Input    4 Bit        Muxes := 9     
	   3 Input    4 Bit        Muxes := 10    
	   9 Input    4 Bit        Muxes := 10    
	   8 Input    4 Bit        Muxes := 2     
	  15 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 26    
	   8 Input    3 Bit        Muxes := 5     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 224   
	   5 Input    1 Bit        Muxes := 36    
	   3 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	  18 Input    1 Bit        Muxes := 7     
	  15 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:03:07 . Memory (MB): peak = 2517.719 ; gain = 1719.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_in       | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_x        | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
|loadweights | w_out      | 1024x1        | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------+-------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                                                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+-------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|digitalesn_top | eth_sgmii_temac_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|digitalesn_top | eth_sgmii_temac_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------+-------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------+--------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name    | RTL Object                                                   | Inference | Size (Depth x Width) | Primitives  | 
+---------------+--------------------------------------------------------------+-----------+----------------------+-------------+
|digitalesn_top | eth_sgmii_temac_inst/uart_intf/INST_sasc_top/tx_fifo/mem_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|digitalesn_top | eth_sgmii_temac_inst/uart_intf/INST_sasc_top/rx_fifo/mem_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+---------------+--------------------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:58 ; elapsed = 00:03:13 . Memory (MB): peak = 2517.719 ; gain = 1719.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:03:23 . Memory (MB): peak = 2517.719 ; gain = 1719.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------+-------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                                                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+-------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|digitalesn_top | eth_sgmii_temac_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|digitalesn_top | eth_sgmii_temac_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------+-------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+---------------+--------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name    | RTL Object                                                   | Inference | Size (Depth x Width) | Primitives  | 
+---------------+--------------------------------------------------------------+-----------+----------------------+-------------+
|digitalesn_top | eth_sgmii_temac_inst/uart_intf/INST_sasc_top/tx_fifo/mem_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|digitalesn_top | eth_sgmii_temac_inst/uart_intf/INST_sasc_top/rx_fifo/mem_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+---------------+--------------------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:19 ; elapsed = 00:03:34 . Memory (MB): peak = 2517.719 ; gain = 1719.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4560] design has 6 instantiated BUFGs while the available bufg limit from the part is 3
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:25 ; elapsed = 00:03:40 . Memory (MB): peak = 2517.719 ; gain = 1719.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:25 ; elapsed = 00:03:40 . Memory (MB): peak = 2517.719 ; gain = 1719.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:27 ; elapsed = 00:03:42 . Memory (MB): peak = 2517.719 ; gain = 1719.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:27 ; elapsed = 00:03:42 . Memory (MB): peak = 2517.719 ; gain = 1719.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:28 ; elapsed = 00:03:43 . Memory (MB): peak = 2517.719 ; gain = 1719.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:28 ; elapsed = 00:03:43 . Memory (MB): peak = 2517.719 ; gain = 1719.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|digitalesn_top | eth_sgmii_temac_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|digitalesn_top | eth_sgmii_temac_inst/config_vector_controller/count_shift_reg[20]                   | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+---------------+-------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |dsp48_macro_typeA     |        60|
|2     |dsp48_macro_typeB     |        36|
|3     |dsp48_macro_typeC     |        12|
|4     |tfu_tanh_purelut_8_19 |         4|
|5     |eth_sgmii             |         1|
|6     |temac                 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |dsp48_macro_typeA     |    60|
|61    |dsp48_macro_typeB     |    36|
|97    |dsp48_macro_typeC     |    12|
|109   |eth_sgmii             |     1|
|110   |temac                 |     1|
|111   |tfu_tanh_purelut_8    |     1|
|112   |tfu_tanh_purelut_8_19 |     3|
|115   |BUFG                  |     6|
|116   |CARRY4                |   191|
|117   |GTXE2_COMMON          |     1|
|118   |IBUFDS_GTE2           |     1|
|119   |LUT1                  |   588|
|120   |LUT2                  |  2170|
|121   |LUT3                  |   348|
|122   |LUT4                  |  2127|
|123   |LUT5                  |  2196|
|124   |LUT6                  |  7417|
|125   |MMCME2_ADV            |     1|
|126   |MUXF7                 |  1216|
|127   |MUXF8                 |   576|
|128   |RAM32M                |     2|
|129   |RAM32X1D              |     4|
|130   |RAM64X1D              |     9|
|131   |RAMB36E1              |     2|
|132   |SRL16E                |     8|
|133   |SRLC32E               |     1|
|134   |FD                    |    12|
|135   |FDCE                  |   197|
|136   |FDPE                  |    46|
|137   |FDRE                  | 11231|
|138   |FDSE                  |    15|
|139   |IBUF                  |     9|
|140   |IBUFGDS               |     1|
|141   |IOBUF                 |     1|
|142   |OBUF                  |    11|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:28 ; elapsed = 00:03:43 . Memory (MB): peak = 2517.719 ; gain = 1719.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:59 ; elapsed = 00:03:38 . Memory (MB): peak = 2517.719 ; gain = 1640.129
Synthesis Optimization Complete : Time (s): cpu = 00:03:29 ; elapsed = 00:03:44 . Memory (MB): peak = 2517.719 ; gain = 1719.387
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'rd_store_frame_delay_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'wr_store_frame_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'wr_tran_frame_delay_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'wr_txfer_tog_delay_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'rd_tran_frame_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'rd_txfer_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'frame_in_fifo_valid_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.434 . Memory (MB): peak = 2517.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2015 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2517.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  FD => FDRE: 12 instances
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 9 instances

Synth Design complete, checksum: 3a7b4904
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:38 ; elapsed = 00:03:54 . Memory (MB): peak = 2517.719 ; gain = 2102.891
INFO: [Common 17-1381] The checkpoint 'C:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.runs/synth_1/digitalesn_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file digitalesn_top_utilization_synth.rpt -pb digitalesn_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  3 17:08:00 2023...
