## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Sat Dec 05 07:14:51 PM EST 2015
##
vlib work
vlog +acc  "../../Final Project  Sound Analysis/Verilog Files/variable_gain.v"
vlog +acc  "../../Final Project  Sound Analysis/Verilog Files/signed_binary_12bit_to_dB.v"
vlog +acc  "../../Final Project  Sound Analysis/Verilog Files/mybram.v"
vlog +acc  "../../Final Project  Sound Analysis/Verilog Files/compression_level_detector.v"
vlog +acc  "../../Final Project  Sound Analysis/Verilog Files/compression_gain_computer.v"
vlog +acc  "../../Final Project  Sound Analysis/Verilog Files/limiter_module.v"
vlog +acc  "../../Final Project  Sound Analysis/Verilog Files/delay_module.v"
vlog +acc  "../../Final Project  Sound Analysis/Verilog Files/compression.v"
vlog +acc  "../../Final Project  Sound Analysis/Verilog Files/audio_FSM.v"
vlog +acc  "../Test Effects Modules Verilog Files/test_audio_FSM.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work test_audio_FSM glbl
do {test_audio_FSM_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {test_audio_FSM.udo}
