INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:12:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 buffer24/fifo/Memory_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            buffer23/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 1.127ns (20.154%)  route 4.465ns (79.846%))
  Logic Levels:           14  (CARRY4=4 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1065, unset)         0.508     0.508    buffer24/fifo/clk
                         FDRE                                         r  buffer24/fifo/Memory_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer24/fifo/Memory_reg[0][2]/Q
                         net (fo=1, unplaced)         0.416     1.150    buffer24/fifo/Memory_reg[0]_0[2]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.269 r  buffer24/fifo/minusOp_carry_i_99/O
                         net (fo=2, unplaced)         0.388     1.657    cmpi1/buffer24_outs[2]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.700 r  cmpi1/minusOp_carry_i_71/O
                         net (fo=1, unplaced)         0.459     2.159    cmpi1/minusOp_carry_i_71_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.404 r  cmpi1/minusOp_carry_i_43/CO[3]
                         net (fo=1, unplaced)         0.007     2.411    cmpi1/minusOp_carry_i_43_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.461 r  cmpi1/minusOp_carry_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     2.461    cmpi1/minusOp_carry_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.511 r  cmpi1/minusOp_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     2.511    cmpi1/minusOp_carry_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.561 r  cmpi1/minusOp_carry_i_6/CO[3]
                         net (fo=47, unplaced)        0.669     3.230    fork12/control/generateBlocks[1].regblock/result[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.273 f  fork12/control/generateBlocks[1].regblock/dataReg[0]_i_2__0/O
                         net (fo=6, unplaced)         0.276     3.549    control_merge0/fork_valid/generateBlocks[0].regblock/ctrlEnd_ready_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.592 f  control_merge0/fork_valid/generateBlocks[0].regblock/ctrlEnd_ready_i_3/O
                         net (fo=11, unplaced)        0.290     3.882    control_merge2/tehb/control/Memory_reg[0][0]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.925 r  control_merge2/tehb/control/i___6_i_5/O
                         net (fo=27, unplaced)        0.311     4.236    control_merge2/tehb/control/transmitValue_reg
                         LUT4 (Prop_lut4_I2_O)        0.043     4.279 f  control_merge2/tehb/control/outputValid_i_2__0/O
                         net (fo=39, unplaced)        0.320     4.599    buffer23/control/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     4.642 r  buffer23/control/fullReg_i_9/O
                         net (fo=2, unplaced)         0.388     5.030    buffer13/control/transmitValue_reg_13[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     5.073 r  buffer13/control/fullReg_i_6/O
                         net (fo=2, unplaced)         0.345     5.418    buffer13/control/fullReg_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.461 f  buffer13/control/fullReg_i_3__7/O
                         net (fo=7, unplaced)         0.279     5.740    fork10/control/generateBlocks[1].regblock/dataReg_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     5.783 r  fork10/control/generateBlocks[1].regblock/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     6.100    buffer23/E[0]
                         FDRE                                         r  buffer23/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=1065, unset)         0.483     7.183    buffer23/clk
                         FDRE                                         r  buffer23/dataReg_reg[0]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.955    buffer23/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  0.855    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2569.199 ; gain = 105.812 ; free physical = 38222 ; free virtual = 214674
