# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/3242" \
"../../../../memory_tryout.ip_user_files/bd/main_block/ip/main_block_clk_wiz_0_0/main_block_clk_wiz_0_0_clk_wiz.v" \
"../../../../memory_tryout.ip_user_files/bd/main_block/ip/main_block_clk_wiz_0_0/main_block_clk_wiz_0_0.v" \
"../../../../memory_tryout.ip_user_files/bd/main_block/ip/main_block_blk_mem_gen_0_0/sim/main_block_blk_mem_gen_0_0.v" \
"../../../../memory_tryout.ip_user_files/bd/main_block/ip/main_block_blk_mem_gen_1_0/sim/main_block_blk_mem_gen_1_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
