# EELE367Lab9_1

The purpose of this lab was to demonstrate and design a hardware system through VHDL and create a ripple counter that may be utilized to divide your clock frequency by 2. This allows for the slowing of a clock signal as many times as you need. 
