<profile>

<section name = "Vitis HLS Report for 'Modulation'" level="0">
<item name = "Date">Fri Jun 17 13:15:48 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">MIMO</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">40.00 ns, 1.838 ns, 10.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">67, 67, 2.680 us, 2.680 us, 67, 67, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_18_1">65, 65, 6, 4, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 60, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 144, -</column>
<column name="Register">-, -, 22, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="data_idx_6_fu_100_p2">+, 0, 0, 12, 5, 1</column>
<column name="ap_block_pp0_stage3_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_260">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op50_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op52_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op54_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op56_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op58_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op60_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op62_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op64_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln18_fu_94_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage1_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AES_EN_out_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_data_idx_5">9, 2, 5, 10</column>
<column name="data_idx_fu_58">9, 2, 5, 10</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="xi_blk_n">9, 2, 1, 2</column>
<column name="xi_din">14, 3, 16, 48</column>
<column name="xr_blk_n">9, 2, 1, 2</column>
<column name="xr_din">14, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="data_idx_fu_58">5, 0, 5, 0</column>
<column name="icmp_ln18_reg_178">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_401_reg_190">1, 0, 1, 0</column>
<column name="tmp_402_reg_194">1, 0, 1, 0</column>
<column name="tmp_403_reg_198">1, 0, 1, 0</column>
<column name="tmp_404_reg_202">1, 0, 1, 0</column>
<column name="tmp_405_reg_206">1, 0, 1, 0</column>
<column name="tmp_406_reg_210">1, 0, 1, 0</column>
<column name="tmp_reg_186">1, 0, 1, 0</column>
<column name="trunc_ln223_reg_182">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Modulation, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Modulation, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Modulation, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Modulation, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Modulation, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Modulation, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Modulation, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Modulation, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Modulation, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Modulation, return value</column>
<column name="AES_EN_out_dout">in, 8, ap_fifo, AES_EN_out, pointer</column>
<column name="AES_EN_out_empty_n">in, 1, ap_fifo, AES_EN_out, pointer</column>
<column name="AES_EN_out_read">out, 1, ap_fifo, AES_EN_out, pointer</column>
<column name="xr_din">out, 16, ap_fifo, xr, pointer</column>
<column name="xr_full_n">in, 1, ap_fifo, xr, pointer</column>
<column name="xr_write">out, 1, ap_fifo, xr, pointer</column>
<column name="xi_din">out, 16, ap_fifo, xi, pointer</column>
<column name="xi_full_n">in, 1, ap_fifo, xi, pointer</column>
<column name="xi_write">out, 1, ap_fifo, xi, pointer</column>
</table>
</item>
</section>
</profile>
