circuit PiplineCPUwithBPandFSimplify :
  module PCReg :
    input clock : Clock
    input reset : Reset
    output io : { flip in : UInt<64>, out : UInt<64>}

    reg pcReg : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[PCReg.scala 26:22]
    pcReg <= io.in @[PCReg.scala 28:9]
    io.out <= pcReg @[PCReg.scala 29:10]

  module InstMemory :
    input clock : Clock
    input reset : Reset
    output io : { flip address : UInt<64>, inst : UInt<32>}

    cmem instMem : UInt<8>[4] [65536] @[InstMemory.scala 32:20]
    node address = dshr(io.address, UInt<2>("h2")) @[InstMemory.scala 34:28]
    node _io_inst_T = bits(address, 15, 0) @[InstMemory.scala 37:26]
    read mport io_inst_MPORT = instMem[_io_inst_T], clock @[InstMemory.scala 37:26]
    node io_inst_lo = cat(io_inst_MPORT[1], io_inst_MPORT[0]) @[InstMemory.scala 37:36]
    node io_inst_hi = cat(io_inst_MPORT[3], io_inst_MPORT[2]) @[InstMemory.scala 37:36]
    node _io_inst_T_1 = cat(io_inst_hi, io_inst_lo) @[InstMemory.scala 37:36]
    io.inst <= _io_inst_T_1 @[InstMemory.scala 37:11]

  module ControlUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip opcode : UInt<7>, isJALR : UInt<1>, isBType : UInt<1>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, memWrite : UInt<1>, immRs2ToALU : UInt<1>, pcRs1ToALU : UInt<1>, isIType : UInt<1>, isRType : UInt<1>, isWord : UInt<1>, ifWriteToReg : UInt<1>, isValidInst : UInt<1>}

    node _controlSignals_T = and(io.opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _controlSignals_T_1 = eq(UInt<6>("h37"), _controlSignals_T) @[Lookup.scala 31:38]
    node _controlSignals_T_2 = and(io.opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _controlSignals_T_3 = eq(UInt<5>("h17"), _controlSignals_T_2) @[Lookup.scala 31:38]
    node _controlSignals_T_4 = and(io.opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _controlSignals_T_5 = eq(UInt<7>("h6f"), _controlSignals_T_4) @[Lookup.scala 31:38]
    node _controlSignals_T_6 = and(io.opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _controlSignals_T_7 = eq(UInt<7>("h67"), _controlSignals_T_6) @[Lookup.scala 31:38]
    node _controlSignals_T_8 = and(io.opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _controlSignals_T_9 = eq(UInt<7>("h63"), _controlSignals_T_8) @[Lookup.scala 31:38]
    node _controlSignals_T_10 = and(io.opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _controlSignals_T_11 = eq(UInt<2>("h3"), _controlSignals_T_10) @[Lookup.scala 31:38]
    node _controlSignals_T_12 = and(io.opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _controlSignals_T_13 = eq(UInt<6>("h23"), _controlSignals_T_12) @[Lookup.scala 31:38]
    node _controlSignals_T_14 = and(io.opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _controlSignals_T_15 = eq(UInt<5>("h13"), _controlSignals_T_14) @[Lookup.scala 31:38]
    node _controlSignals_T_16 = and(io.opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _controlSignals_T_17 = eq(UInt<5>("h1b"), _controlSignals_T_16) @[Lookup.scala 31:38]
    node _controlSignals_T_18 = and(io.opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _controlSignals_T_19 = eq(UInt<6>("h33"), _controlSignals_T_18) @[Lookup.scala 31:38]
    node _controlSignals_T_20 = and(io.opcode, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _controlSignals_T_21 = eq(UInt<6>("h3b"), _controlSignals_T_20) @[Lookup.scala 31:38]
    node _controlSignals_T_22 = mux(_controlSignals_T_21, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_23 = mux(_controlSignals_T_19, UInt<1>("h0"), _controlSignals_T_22) @[Lookup.scala 34:39]
    node _controlSignals_T_24 = mux(_controlSignals_T_17, UInt<1>("h0"), _controlSignals_T_23) @[Lookup.scala 34:39]
    node _controlSignals_T_25 = mux(_controlSignals_T_15, UInt<1>("h0"), _controlSignals_T_24) @[Lookup.scala 34:39]
    node _controlSignals_T_26 = mux(_controlSignals_T_13, UInt<1>("h0"), _controlSignals_T_25) @[Lookup.scala 34:39]
    node _controlSignals_T_27 = mux(_controlSignals_T_11, UInt<1>("h0"), _controlSignals_T_26) @[Lookup.scala 34:39]
    node _controlSignals_T_28 = mux(_controlSignals_T_9, UInt<1>("h0"), _controlSignals_T_27) @[Lookup.scala 34:39]
    node _controlSignals_T_29 = mux(_controlSignals_T_7, UInt<1>("h1"), _controlSignals_T_28) @[Lookup.scala 34:39]
    node _controlSignals_T_30 = mux(_controlSignals_T_5, UInt<1>("h0"), _controlSignals_T_29) @[Lookup.scala 34:39]
    node _controlSignals_T_31 = mux(_controlSignals_T_3, UInt<1>("h0"), _controlSignals_T_30) @[Lookup.scala 34:39]
    node controlSignals_0 = mux(_controlSignals_T_1, UInt<1>("h0"), _controlSignals_T_31) @[Lookup.scala 34:39]
    node _controlSignals_T_32 = mux(_controlSignals_T_21, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_33 = mux(_controlSignals_T_19, UInt<1>("h0"), _controlSignals_T_32) @[Lookup.scala 34:39]
    node _controlSignals_T_34 = mux(_controlSignals_T_17, UInt<1>("h0"), _controlSignals_T_33) @[Lookup.scala 34:39]
    node _controlSignals_T_35 = mux(_controlSignals_T_15, UInt<1>("h0"), _controlSignals_T_34) @[Lookup.scala 34:39]
    node _controlSignals_T_36 = mux(_controlSignals_T_13, UInt<1>("h0"), _controlSignals_T_35) @[Lookup.scala 34:39]
    node _controlSignals_T_37 = mux(_controlSignals_T_11, UInt<1>("h0"), _controlSignals_T_36) @[Lookup.scala 34:39]
    node _controlSignals_T_38 = mux(_controlSignals_T_9, UInt<1>("h1"), _controlSignals_T_37) @[Lookup.scala 34:39]
    node _controlSignals_T_39 = mux(_controlSignals_T_7, UInt<1>("h0"), _controlSignals_T_38) @[Lookup.scala 34:39]
    node _controlSignals_T_40 = mux(_controlSignals_T_5, UInt<1>("h0"), _controlSignals_T_39) @[Lookup.scala 34:39]
    node _controlSignals_T_41 = mux(_controlSignals_T_3, UInt<1>("h0"), _controlSignals_T_40) @[Lookup.scala 34:39]
    node controlSignals_1 = mux(_controlSignals_T_1, UInt<1>("h0"), _controlSignals_T_41) @[Lookup.scala 34:39]
    node _controlSignals_T_42 = mux(_controlSignals_T_21, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_43 = mux(_controlSignals_T_19, UInt<1>("h0"), _controlSignals_T_42) @[Lookup.scala 34:39]
    node _controlSignals_T_44 = mux(_controlSignals_T_17, UInt<1>("h0"), _controlSignals_T_43) @[Lookup.scala 34:39]
    node _controlSignals_T_45 = mux(_controlSignals_T_15, UInt<1>("h0"), _controlSignals_T_44) @[Lookup.scala 34:39]
    node _controlSignals_T_46 = mux(_controlSignals_T_13, UInt<1>("h0"), _controlSignals_T_45) @[Lookup.scala 34:39]
    node _controlSignals_T_47 = mux(_controlSignals_T_11, UInt<1>("h0"), _controlSignals_T_46) @[Lookup.scala 34:39]
    node _controlSignals_T_48 = mux(_controlSignals_T_9, UInt<1>("h0"), _controlSignals_T_47) @[Lookup.scala 34:39]
    node _controlSignals_T_49 = mux(_controlSignals_T_7, UInt<1>("h1"), _controlSignals_T_48) @[Lookup.scala 34:39]
    node _controlSignals_T_50 = mux(_controlSignals_T_5, UInt<1>("h1"), _controlSignals_T_49) @[Lookup.scala 34:39]
    node _controlSignals_T_51 = mux(_controlSignals_T_3, UInt<1>("h0"), _controlSignals_T_50) @[Lookup.scala 34:39]
    node controlSignals_2 = mux(_controlSignals_T_1, UInt<1>("h0"), _controlSignals_T_51) @[Lookup.scala 34:39]
    node _controlSignals_T_52 = mux(_controlSignals_T_21, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_53 = mux(_controlSignals_T_19, UInt<1>("h0"), _controlSignals_T_52) @[Lookup.scala 34:39]
    node _controlSignals_T_54 = mux(_controlSignals_T_17, UInt<1>("h0"), _controlSignals_T_53) @[Lookup.scala 34:39]
    node _controlSignals_T_55 = mux(_controlSignals_T_15, UInt<1>("h0"), _controlSignals_T_54) @[Lookup.scala 34:39]
    node _controlSignals_T_56 = mux(_controlSignals_T_13, UInt<1>("h0"), _controlSignals_T_55) @[Lookup.scala 34:39]
    node _controlSignals_T_57 = mux(_controlSignals_T_11, UInt<1>("h0"), _controlSignals_T_56) @[Lookup.scala 34:39]
    node _controlSignals_T_58 = mux(_controlSignals_T_9, UInt<1>("h0"), _controlSignals_T_57) @[Lookup.scala 34:39]
    node _controlSignals_T_59 = mux(_controlSignals_T_7, UInt<1>("h0"), _controlSignals_T_58) @[Lookup.scala 34:39]
    node _controlSignals_T_60 = mux(_controlSignals_T_5, UInt<1>("h0"), _controlSignals_T_59) @[Lookup.scala 34:39]
    node _controlSignals_T_61 = mux(_controlSignals_T_3, UInt<1>("h0"), _controlSignals_T_60) @[Lookup.scala 34:39]
    node controlSignals_3 = mux(_controlSignals_T_1, UInt<1>("h1"), _controlSignals_T_61) @[Lookup.scala 34:39]
    node _controlSignals_T_62 = mux(_controlSignals_T_21, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_63 = mux(_controlSignals_T_19, UInt<1>("h0"), _controlSignals_T_62) @[Lookup.scala 34:39]
    node _controlSignals_T_64 = mux(_controlSignals_T_17, UInt<1>("h0"), _controlSignals_T_63) @[Lookup.scala 34:39]
    node _controlSignals_T_65 = mux(_controlSignals_T_15, UInt<1>("h0"), _controlSignals_T_64) @[Lookup.scala 34:39]
    node _controlSignals_T_66 = mux(_controlSignals_T_13, UInt<1>("h0"), _controlSignals_T_65) @[Lookup.scala 34:39]
    node _controlSignals_T_67 = mux(_controlSignals_T_11, UInt<1>("h1"), _controlSignals_T_66) @[Lookup.scala 34:39]
    node _controlSignals_T_68 = mux(_controlSignals_T_9, UInt<1>("h0"), _controlSignals_T_67) @[Lookup.scala 34:39]
    node _controlSignals_T_69 = mux(_controlSignals_T_7, UInt<1>("h0"), _controlSignals_T_68) @[Lookup.scala 34:39]
    node _controlSignals_T_70 = mux(_controlSignals_T_5, UInt<1>("h0"), _controlSignals_T_69) @[Lookup.scala 34:39]
    node _controlSignals_T_71 = mux(_controlSignals_T_3, UInt<1>("h0"), _controlSignals_T_70) @[Lookup.scala 34:39]
    node controlSignals_4 = mux(_controlSignals_T_1, UInt<1>("h0"), _controlSignals_T_71) @[Lookup.scala 34:39]
    node _controlSignals_T_72 = mux(_controlSignals_T_21, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_73 = mux(_controlSignals_T_19, UInt<1>("h0"), _controlSignals_T_72) @[Lookup.scala 34:39]
    node _controlSignals_T_74 = mux(_controlSignals_T_17, UInt<1>("h0"), _controlSignals_T_73) @[Lookup.scala 34:39]
    node _controlSignals_T_75 = mux(_controlSignals_T_15, UInt<1>("h0"), _controlSignals_T_74) @[Lookup.scala 34:39]
    node _controlSignals_T_76 = mux(_controlSignals_T_13, UInt<1>("h1"), _controlSignals_T_75) @[Lookup.scala 34:39]
    node _controlSignals_T_77 = mux(_controlSignals_T_11, UInt<1>("h0"), _controlSignals_T_76) @[Lookup.scala 34:39]
    node _controlSignals_T_78 = mux(_controlSignals_T_9, UInt<1>("h0"), _controlSignals_T_77) @[Lookup.scala 34:39]
    node _controlSignals_T_79 = mux(_controlSignals_T_7, UInt<1>("h0"), _controlSignals_T_78) @[Lookup.scala 34:39]
    node _controlSignals_T_80 = mux(_controlSignals_T_5, UInt<1>("h0"), _controlSignals_T_79) @[Lookup.scala 34:39]
    node _controlSignals_T_81 = mux(_controlSignals_T_3, UInt<1>("h0"), _controlSignals_T_80) @[Lookup.scala 34:39]
    node controlSignals_5 = mux(_controlSignals_T_1, UInt<1>("h0"), _controlSignals_T_81) @[Lookup.scala 34:39]
    node _controlSignals_T_82 = mux(_controlSignals_T_21, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_83 = mux(_controlSignals_T_19, UInt<1>("h0"), _controlSignals_T_82) @[Lookup.scala 34:39]
    node _controlSignals_T_84 = mux(_controlSignals_T_17, UInt<1>("h1"), _controlSignals_T_83) @[Lookup.scala 34:39]
    node _controlSignals_T_85 = mux(_controlSignals_T_15, UInt<1>("h1"), _controlSignals_T_84) @[Lookup.scala 34:39]
    node _controlSignals_T_86 = mux(_controlSignals_T_13, UInt<1>("h1"), _controlSignals_T_85) @[Lookup.scala 34:39]
    node _controlSignals_T_87 = mux(_controlSignals_T_11, UInt<1>("h1"), _controlSignals_T_86) @[Lookup.scala 34:39]
    node _controlSignals_T_88 = mux(_controlSignals_T_9, UInt<1>("h0"), _controlSignals_T_87) @[Lookup.scala 34:39]
    node _controlSignals_T_89 = mux(_controlSignals_T_7, UInt<1>("h1"), _controlSignals_T_88) @[Lookup.scala 34:39]
    node _controlSignals_T_90 = mux(_controlSignals_T_5, UInt<1>("h0"), _controlSignals_T_89) @[Lookup.scala 34:39]
    node _controlSignals_T_91 = mux(_controlSignals_T_3, UInt<1>("h1"), _controlSignals_T_90) @[Lookup.scala 34:39]
    node controlSignals_6 = mux(_controlSignals_T_1, UInt<1>("h0"), _controlSignals_T_91) @[Lookup.scala 34:39]
    node _controlSignals_T_92 = mux(_controlSignals_T_21, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_93 = mux(_controlSignals_T_19, UInt<1>("h0"), _controlSignals_T_92) @[Lookup.scala 34:39]
    node _controlSignals_T_94 = mux(_controlSignals_T_17, UInt<1>("h0"), _controlSignals_T_93) @[Lookup.scala 34:39]
    node _controlSignals_T_95 = mux(_controlSignals_T_15, UInt<1>("h0"), _controlSignals_T_94) @[Lookup.scala 34:39]
    node _controlSignals_T_96 = mux(_controlSignals_T_13, UInt<1>("h0"), _controlSignals_T_95) @[Lookup.scala 34:39]
    node _controlSignals_T_97 = mux(_controlSignals_T_11, UInt<1>("h0"), _controlSignals_T_96) @[Lookup.scala 34:39]
    node _controlSignals_T_98 = mux(_controlSignals_T_9, UInt<1>("h0"), _controlSignals_T_97) @[Lookup.scala 34:39]
    node _controlSignals_T_99 = mux(_controlSignals_T_7, UInt<1>("h0"), _controlSignals_T_98) @[Lookup.scala 34:39]
    node _controlSignals_T_100 = mux(_controlSignals_T_5, UInt<1>("h0"), _controlSignals_T_99) @[Lookup.scala 34:39]
    node _controlSignals_T_101 = mux(_controlSignals_T_3, UInt<1>("h1"), _controlSignals_T_100) @[Lookup.scala 34:39]
    node controlSignals_7 = mux(_controlSignals_T_1, UInt<1>("h0"), _controlSignals_T_101) @[Lookup.scala 34:39]
    node _controlSignals_T_102 = mux(_controlSignals_T_21, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_103 = mux(_controlSignals_T_19, UInt<1>("h0"), _controlSignals_T_102) @[Lookup.scala 34:39]
    node _controlSignals_T_104 = mux(_controlSignals_T_17, UInt<1>("h1"), _controlSignals_T_103) @[Lookup.scala 34:39]
    node _controlSignals_T_105 = mux(_controlSignals_T_15, UInt<1>("h1"), _controlSignals_T_104) @[Lookup.scala 34:39]
    node _controlSignals_T_106 = mux(_controlSignals_T_13, UInt<1>("h0"), _controlSignals_T_105) @[Lookup.scala 34:39]
    node _controlSignals_T_107 = mux(_controlSignals_T_11, UInt<1>("h0"), _controlSignals_T_106) @[Lookup.scala 34:39]
    node _controlSignals_T_108 = mux(_controlSignals_T_9, UInt<1>("h0"), _controlSignals_T_107) @[Lookup.scala 34:39]
    node _controlSignals_T_109 = mux(_controlSignals_T_7, UInt<1>("h0"), _controlSignals_T_108) @[Lookup.scala 34:39]
    node _controlSignals_T_110 = mux(_controlSignals_T_5, UInt<1>("h0"), _controlSignals_T_109) @[Lookup.scala 34:39]
    node _controlSignals_T_111 = mux(_controlSignals_T_3, UInt<1>("h0"), _controlSignals_T_110) @[Lookup.scala 34:39]
    node controlSignals_8 = mux(_controlSignals_T_1, UInt<1>("h0"), _controlSignals_T_111) @[Lookup.scala 34:39]
    node _controlSignals_T_112 = mux(_controlSignals_T_21, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_113 = mux(_controlSignals_T_19, UInt<1>("h1"), _controlSignals_T_112) @[Lookup.scala 34:39]
    node _controlSignals_T_114 = mux(_controlSignals_T_17, UInt<1>("h0"), _controlSignals_T_113) @[Lookup.scala 34:39]
    node _controlSignals_T_115 = mux(_controlSignals_T_15, UInt<1>("h0"), _controlSignals_T_114) @[Lookup.scala 34:39]
    node _controlSignals_T_116 = mux(_controlSignals_T_13, UInt<1>("h0"), _controlSignals_T_115) @[Lookup.scala 34:39]
    node _controlSignals_T_117 = mux(_controlSignals_T_11, UInt<1>("h0"), _controlSignals_T_116) @[Lookup.scala 34:39]
    node _controlSignals_T_118 = mux(_controlSignals_T_9, UInt<1>("h0"), _controlSignals_T_117) @[Lookup.scala 34:39]
    node _controlSignals_T_119 = mux(_controlSignals_T_7, UInt<1>("h0"), _controlSignals_T_118) @[Lookup.scala 34:39]
    node _controlSignals_T_120 = mux(_controlSignals_T_5, UInt<1>("h0"), _controlSignals_T_119) @[Lookup.scala 34:39]
    node _controlSignals_T_121 = mux(_controlSignals_T_3, UInt<1>("h0"), _controlSignals_T_120) @[Lookup.scala 34:39]
    node controlSignals_9 = mux(_controlSignals_T_1, UInt<1>("h0"), _controlSignals_T_121) @[Lookup.scala 34:39]
    node _controlSignals_T_122 = mux(_controlSignals_T_21, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_123 = mux(_controlSignals_T_19, UInt<1>("h0"), _controlSignals_T_122) @[Lookup.scala 34:39]
    node _controlSignals_T_124 = mux(_controlSignals_T_17, UInt<1>("h1"), _controlSignals_T_123) @[Lookup.scala 34:39]
    node _controlSignals_T_125 = mux(_controlSignals_T_15, UInt<1>("h0"), _controlSignals_T_124) @[Lookup.scala 34:39]
    node _controlSignals_T_126 = mux(_controlSignals_T_13, UInt<1>("h0"), _controlSignals_T_125) @[Lookup.scala 34:39]
    node _controlSignals_T_127 = mux(_controlSignals_T_11, UInt<1>("h0"), _controlSignals_T_126) @[Lookup.scala 34:39]
    node _controlSignals_T_128 = mux(_controlSignals_T_9, UInt<1>("h0"), _controlSignals_T_127) @[Lookup.scala 34:39]
    node _controlSignals_T_129 = mux(_controlSignals_T_7, UInt<1>("h0"), _controlSignals_T_128) @[Lookup.scala 34:39]
    node _controlSignals_T_130 = mux(_controlSignals_T_5, UInt<1>("h0"), _controlSignals_T_129) @[Lookup.scala 34:39]
    node _controlSignals_T_131 = mux(_controlSignals_T_3, UInt<1>("h0"), _controlSignals_T_130) @[Lookup.scala 34:39]
    node controlSignals_10 = mux(_controlSignals_T_1, UInt<1>("h0"), _controlSignals_T_131) @[Lookup.scala 34:39]
    node _controlSignals_T_132 = mux(_controlSignals_T_21, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_133 = mux(_controlSignals_T_19, UInt<1>("h1"), _controlSignals_T_132) @[Lookup.scala 34:39]
    node _controlSignals_T_134 = mux(_controlSignals_T_17, UInt<1>("h1"), _controlSignals_T_133) @[Lookup.scala 34:39]
    node _controlSignals_T_135 = mux(_controlSignals_T_15, UInt<1>("h1"), _controlSignals_T_134) @[Lookup.scala 34:39]
    node _controlSignals_T_136 = mux(_controlSignals_T_13, UInt<1>("h0"), _controlSignals_T_135) @[Lookup.scala 34:39]
    node _controlSignals_T_137 = mux(_controlSignals_T_11, UInt<1>("h1"), _controlSignals_T_136) @[Lookup.scala 34:39]
    node _controlSignals_T_138 = mux(_controlSignals_T_9, UInt<1>("h0"), _controlSignals_T_137) @[Lookup.scala 34:39]
    node _controlSignals_T_139 = mux(_controlSignals_T_7, UInt<1>("h1"), _controlSignals_T_138) @[Lookup.scala 34:39]
    node _controlSignals_T_140 = mux(_controlSignals_T_5, UInt<1>("h1"), _controlSignals_T_139) @[Lookup.scala 34:39]
    node _controlSignals_T_141 = mux(_controlSignals_T_3, UInt<1>("h1"), _controlSignals_T_140) @[Lookup.scala 34:39]
    node controlSignals_11 = mux(_controlSignals_T_1, UInt<1>("h1"), _controlSignals_T_141) @[Lookup.scala 34:39]
    node _controlSignals_T_142 = mux(_controlSignals_T_21, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_143 = mux(_controlSignals_T_19, UInt<1>("h1"), _controlSignals_T_142) @[Lookup.scala 34:39]
    node _controlSignals_T_144 = mux(_controlSignals_T_17, UInt<1>("h1"), _controlSignals_T_143) @[Lookup.scala 34:39]
    node _controlSignals_T_145 = mux(_controlSignals_T_15, UInt<1>("h1"), _controlSignals_T_144) @[Lookup.scala 34:39]
    node _controlSignals_T_146 = mux(_controlSignals_T_13, UInt<1>("h1"), _controlSignals_T_145) @[Lookup.scala 34:39]
    node _controlSignals_T_147 = mux(_controlSignals_T_11, UInt<1>("h1"), _controlSignals_T_146) @[Lookup.scala 34:39]
    node _controlSignals_T_148 = mux(_controlSignals_T_9, UInt<1>("h1"), _controlSignals_T_147) @[Lookup.scala 34:39]
    node _controlSignals_T_149 = mux(_controlSignals_T_7, UInt<1>("h1"), _controlSignals_T_148) @[Lookup.scala 34:39]
    node _controlSignals_T_150 = mux(_controlSignals_T_5, UInt<1>("h1"), _controlSignals_T_149) @[Lookup.scala 34:39]
    node _controlSignals_T_151 = mux(_controlSignals_T_3, UInt<1>("h1"), _controlSignals_T_150) @[Lookup.scala 34:39]
    node controlSignals_12 = mux(_controlSignals_T_1, UInt<1>("h1"), _controlSignals_T_151) @[Lookup.scala 34:39]
    io.isJALR <= controlSignals_0 @[ControlUnit.scala 136:13]
    io.isBType <= controlSignals_1 @[ControlUnit.scala 137:14]
    io.isJump <= controlSignals_2 @[ControlUnit.scala 138:13]
    io.immALUToReg <= controlSignals_3 @[ControlUnit.scala 139:18]
    io.memRead <= controlSignals_4 @[ControlUnit.scala 140:14]
    io.memWrite <= controlSignals_5 @[ControlUnit.scala 141:15]
    io.immRs2ToALU <= controlSignals_6 @[ControlUnit.scala 142:18]
    io.pcRs1ToALU <= controlSignals_7 @[ControlUnit.scala 143:17]
    io.isIType <= controlSignals_8 @[ControlUnit.scala 144:14]
    io.isRType <= controlSignals_9 @[ControlUnit.scala 145:14]
    io.isWord <= controlSignals_10 @[ControlUnit.scala 146:13]
    io.ifWriteToReg <= controlSignals_11 @[ControlUnit.scala 147:19]
    io.isValidInst <= controlSignals_12 @[ControlUnit.scala 148:18]

  module Inst2ImmUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip inst : UInt<32>, imm : UInt<64>}

    node opcode = bits(io.inst, 6, 0) @[Inst2ImmUnit.scala 28:23]
    wire immWire : UInt<64>
    immWire <= UInt<64>("h0")
    node _T = eq(UInt<7>("h67"), opcode) @[Inst2ImmUnit.scala 32:18]
    when _T : @[Inst2ImmUnit.scala 32:18]
      node _immWire_T = bits(io.inst, 31, 31) @[Inst2ImmUnit.scala 36:43]
      node _immWire_T_1 = bits(_immWire_T, 0, 0) @[Bitwise.scala 77:15]
      node _immWire_T_2 = mux(_immWire_T_1, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
      node _immWire_T_3 = bits(io.inst, 30, 25) @[Inst2ImmUnit.scala 36:57]
      node _immWire_T_4 = bits(io.inst, 24, 21) @[Inst2ImmUnit.scala 36:73]
      node _immWire_T_5 = bits(io.inst, 20, 20) @[Inst2ImmUnit.scala 36:89]
      node immWire_lo = cat(_immWire_T_4, _immWire_T_5) @[Cat.scala 33:92]
      node immWire_hi = cat(_immWire_T_2, _immWire_T_3) @[Cat.scala 33:92]
      node _immWire_T_6 = cat(immWire_hi, immWire_lo) @[Cat.scala 33:92]
      immWire <= _immWire_T_6 @[Inst2ImmUnit.scala 36:15]
    else :
      node _T_1 = eq(UInt<2>("h3"), opcode) @[Inst2ImmUnit.scala 32:18]
      when _T_1 : @[Inst2ImmUnit.scala 32:18]
        node _immWire_T_7 = bits(io.inst, 31, 31) @[Inst2ImmUnit.scala 39:43]
        node _immWire_T_8 = bits(_immWire_T_7, 0, 0) @[Bitwise.scala 77:15]
        node _immWire_T_9 = mux(_immWire_T_8, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
        node _immWire_T_10 = bits(io.inst, 30, 25) @[Inst2ImmUnit.scala 39:57]
        node _immWire_T_11 = bits(io.inst, 24, 21) @[Inst2ImmUnit.scala 39:73]
        node _immWire_T_12 = bits(io.inst, 20, 20) @[Inst2ImmUnit.scala 39:89]
        node immWire_lo_1 = cat(_immWire_T_11, _immWire_T_12) @[Cat.scala 33:92]
        node immWire_hi_1 = cat(_immWire_T_9, _immWire_T_10) @[Cat.scala 33:92]
        node _immWire_T_13 = cat(immWire_hi_1, immWire_lo_1) @[Cat.scala 33:92]
        immWire <= _immWire_T_13 @[Inst2ImmUnit.scala 39:15]
      else :
        node _T_2 = eq(UInt<5>("h13"), opcode) @[Inst2ImmUnit.scala 32:18]
        when _T_2 : @[Inst2ImmUnit.scala 32:18]
          node _immWire_T_14 = bits(io.inst, 31, 31) @[Inst2ImmUnit.scala 42:43]
          node _immWire_T_15 = bits(_immWire_T_14, 0, 0) @[Bitwise.scala 77:15]
          node _immWire_T_16 = mux(_immWire_T_15, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
          node _immWire_T_17 = bits(io.inst, 30, 25) @[Inst2ImmUnit.scala 42:57]
          node _immWire_T_18 = bits(io.inst, 24, 21) @[Inst2ImmUnit.scala 42:73]
          node _immWire_T_19 = bits(io.inst, 20, 20) @[Inst2ImmUnit.scala 42:89]
          node immWire_lo_2 = cat(_immWire_T_18, _immWire_T_19) @[Cat.scala 33:92]
          node immWire_hi_2 = cat(_immWire_T_16, _immWire_T_17) @[Cat.scala 33:92]
          node _immWire_T_20 = cat(immWire_hi_2, immWire_lo_2) @[Cat.scala 33:92]
          immWire <= _immWire_T_20 @[Inst2ImmUnit.scala 42:15]
        else :
          node _T_3 = eq(UInt<5>("h1b"), opcode) @[Inst2ImmUnit.scala 32:18]
          when _T_3 : @[Inst2ImmUnit.scala 32:18]
            node _immWire_T_21 = bits(io.inst, 31, 31) @[Inst2ImmUnit.scala 45:43]
            node _immWire_T_22 = bits(_immWire_T_21, 0, 0) @[Bitwise.scala 77:15]
            node _immWire_T_23 = mux(_immWire_T_22, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
            node _immWire_T_24 = bits(io.inst, 30, 25) @[Inst2ImmUnit.scala 45:57]
            node _immWire_T_25 = bits(io.inst, 24, 21) @[Inst2ImmUnit.scala 45:73]
            node _immWire_T_26 = bits(io.inst, 20, 20) @[Inst2ImmUnit.scala 45:89]
            node immWire_lo_3 = cat(_immWire_T_25, _immWire_T_26) @[Cat.scala 33:92]
            node immWire_hi_3 = cat(_immWire_T_23, _immWire_T_24) @[Cat.scala 33:92]
            node _immWire_T_27 = cat(immWire_hi_3, immWire_lo_3) @[Cat.scala 33:92]
            immWire <= _immWire_T_27 @[Inst2ImmUnit.scala 45:15]
          else :
            node _T_4 = eq(UInt<6>("h23"), opcode) @[Inst2ImmUnit.scala 32:18]
            when _T_4 : @[Inst2ImmUnit.scala 32:18]
              node _immWire_T_28 = bits(io.inst, 31, 31) @[Inst2ImmUnit.scala 50:43]
              node _immWire_T_29 = bits(_immWire_T_28, 0, 0) @[Bitwise.scala 77:15]
              node _immWire_T_30 = mux(_immWire_T_29, UInt<53>("h1fffffffffffff"), UInt<53>("h0")) @[Bitwise.scala 77:12]
              node _immWire_T_31 = bits(io.inst, 30, 25) @[Inst2ImmUnit.scala 50:57]
              node _immWire_T_32 = bits(io.inst, 11, 8) @[Inst2ImmUnit.scala 50:73]
              node _immWire_T_33 = bits(io.inst, 7, 7) @[Inst2ImmUnit.scala 50:88]
              node immWire_lo_4 = cat(_immWire_T_32, _immWire_T_33) @[Cat.scala 33:92]
              node immWire_hi_4 = cat(_immWire_T_30, _immWire_T_31) @[Cat.scala 33:92]
              node _immWire_T_34 = cat(immWire_hi_4, immWire_lo_4) @[Cat.scala 33:92]
              immWire <= _immWire_T_34 @[Inst2ImmUnit.scala 50:15]
            else :
              node _T_5 = eq(UInt<7>("h63"), opcode) @[Inst2ImmUnit.scala 32:18]
              when _T_5 : @[Inst2ImmUnit.scala 32:18]
                node _immWire_T_35 = bits(io.inst, 31, 31) @[Inst2ImmUnit.scala 55:43]
                node _immWire_T_36 = bits(_immWire_T_35, 0, 0) @[Bitwise.scala 77:15]
                node _immWire_T_37 = mux(_immWire_T_36, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[Bitwise.scala 77:12]
                node _immWire_T_38 = bits(io.inst, 7, 7) @[Inst2ImmUnit.scala 55:57]
                node _immWire_T_39 = bits(io.inst, 30, 25) @[Inst2ImmUnit.scala 55:69]
                node _immWire_T_40 = bits(io.inst, 11, 8) @[Inst2ImmUnit.scala 55:85]
                node immWire_lo_5 = cat(_immWire_T_40, UInt<1>("h0")) @[Cat.scala 33:92]
                node immWire_hi_hi = cat(_immWire_T_37, _immWire_T_38) @[Cat.scala 33:92]
                node immWire_hi_5 = cat(immWire_hi_hi, _immWire_T_39) @[Cat.scala 33:92]
                node _immWire_T_41 = cat(immWire_hi_5, immWire_lo_5) @[Cat.scala 33:92]
                immWire <= _immWire_T_41 @[Inst2ImmUnit.scala 55:15]
              else :
                node _T_6 = eq(UInt<6>("h37"), opcode) @[Inst2ImmUnit.scala 32:18]
                when _T_6 : @[Inst2ImmUnit.scala 32:18]
                  node _immWire_T_42 = bits(io.inst, 31, 31) @[Inst2ImmUnit.scala 60:43]
                  node _immWire_T_43 = bits(_immWire_T_42, 0, 0) @[Bitwise.scala 77:15]
                  node _immWire_T_44 = mux(_immWire_T_43, UInt<33>("h1ffffffff"), UInt<33>("h0")) @[Bitwise.scala 77:12]
                  node _immWire_T_45 = bits(io.inst, 30, 20) @[Inst2ImmUnit.scala 60:57]
                  node _immWire_T_46 = bits(io.inst, 19, 12) @[Inst2ImmUnit.scala 60:73]
                  node _immWire_T_47 = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 77:12]
                  node immWire_lo_6 = cat(_immWire_T_46, _immWire_T_47) @[Cat.scala 33:92]
                  node immWire_hi_6 = cat(_immWire_T_44, _immWire_T_45) @[Cat.scala 33:92]
                  node _immWire_T_48 = cat(immWire_hi_6, immWire_lo_6) @[Cat.scala 33:92]
                  immWire <= _immWire_T_48 @[Inst2ImmUnit.scala 60:15]
                else :
                  node _T_7 = eq(UInt<5>("h17"), opcode) @[Inst2ImmUnit.scala 32:18]
                  when _T_7 : @[Inst2ImmUnit.scala 32:18]
                    node _immWire_T_49 = bits(io.inst, 31, 31) @[Inst2ImmUnit.scala 63:43]
                    node _immWire_T_50 = bits(_immWire_T_49, 0, 0) @[Bitwise.scala 77:15]
                    node _immWire_T_51 = mux(_immWire_T_50, UInt<33>("h1ffffffff"), UInt<33>("h0")) @[Bitwise.scala 77:12]
                    node _immWire_T_52 = bits(io.inst, 30, 20) @[Inst2ImmUnit.scala 63:57]
                    node _immWire_T_53 = bits(io.inst, 19, 12) @[Inst2ImmUnit.scala 63:73]
                    node _immWire_T_54 = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 77:12]
                    node immWire_lo_7 = cat(_immWire_T_53, _immWire_T_54) @[Cat.scala 33:92]
                    node immWire_hi_7 = cat(_immWire_T_51, _immWire_T_52) @[Cat.scala 33:92]
                    node _immWire_T_55 = cat(immWire_hi_7, immWire_lo_7) @[Cat.scala 33:92]
                    immWire <= _immWire_T_55 @[Inst2ImmUnit.scala 63:15]
                  else :
                    node _T_8 = eq(UInt<7>("h6f"), opcode) @[Inst2ImmUnit.scala 32:18]
                    when _T_8 : @[Inst2ImmUnit.scala 32:18]
                      node _immWire_T_56 = bits(io.inst, 31, 31) @[Inst2ImmUnit.scala 68:43]
                      node _immWire_T_57 = bits(_immWire_T_56, 0, 0) @[Bitwise.scala 77:15]
                      node _immWire_T_58 = mux(_immWire_T_57, UInt<44>("hfffffffffff"), UInt<44>("h0")) @[Bitwise.scala 77:12]
                      node _immWire_T_59 = bits(io.inst, 19, 12) @[Inst2ImmUnit.scala 68:57]
                      node _immWire_T_60 = bits(io.inst, 20, 20) @[Inst2ImmUnit.scala 68:73]
                      node _immWire_T_61 = bits(io.inst, 30, 25) @[Inst2ImmUnit.scala 68:86]
                      node _immWire_T_62 = bits(io.inst, 24, 21) @[Inst2ImmUnit.scala 68:102]
                      node immWire_lo_hi = cat(_immWire_T_61, _immWire_T_62) @[Cat.scala 33:92]
                      node immWire_lo_8 = cat(immWire_lo_hi, UInt<1>("h0")) @[Cat.scala 33:92]
                      node immWire_hi_hi_1 = cat(_immWire_T_58, _immWire_T_59) @[Cat.scala 33:92]
                      node immWire_hi_8 = cat(immWire_hi_hi_1, _immWire_T_60) @[Cat.scala 33:92]
                      node _immWire_T_63 = cat(immWire_hi_8, immWire_lo_8) @[Cat.scala 33:92]
                      immWire <= _immWire_T_63 @[Inst2ImmUnit.scala 68:15]
    io.imm <= immWire @[Inst2ImmUnit.scala 73:10]
    node inst32 = bits(io.inst, 31, 0) @[Inst2ImmUnit.scala 75:23]

  module RegUnitWithForwarding :
    input clock : Clock
    input reset : Reset
    output io : { flip rs1 : UInt<5>, flip rs2 : UInt<5>, flip rd : UInt<5>, flip writeEnable : UInt<1>, flip writeData : UInt<64>, readDataRs1 : UInt<64>, readDataRs2 : UInt<64>, regAll : UInt<64>[32]}

    wire _regGroup_WIRE : UInt<64>[32] @[RegUnit.scala 74:33]
    _regGroup_WIRE[0] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[1] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[2] <= UInt<64>("h8000") @[RegUnit.scala 74:33]
    _regGroup_WIRE[3] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[4] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[5] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[6] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[7] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[8] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[9] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[10] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[11] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[12] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[13] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[14] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[15] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[16] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[17] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[18] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[19] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[20] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[21] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[22] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[23] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[24] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[25] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[26] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[27] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[28] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[29] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[30] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    _regGroup_WIRE[31] <= UInt<64>("h0") @[RegUnit.scala 74:33]
    reg regGroup : UInt<64>[32], clock with :
      reset => (reset, _regGroup_WIRE) @[RegUnit.scala 74:25]
    wire readDataRs1 : UInt<64>
    readDataRs1 <= UInt<64>("h0")
    wire readDataRs2 : UInt<64>
    readDataRs2 <= UInt<64>("h0")
    node _io_readDataRs1_T = eq(io.rs1, UInt<1>("h0")) @[RegUnit.scala 100:32]
    node _io_readDataRs1_T_1 = mux(_io_readDataRs1_T, UInt<1>("h0"), readDataRs1) @[RegUnit.scala 100:24]
    io.readDataRs1 <= _io_readDataRs1_T_1 @[RegUnit.scala 100:18]
    node _io_readDataRs2_T = eq(io.rs2, UInt<1>("h0")) @[RegUnit.scala 101:32]
    node _io_readDataRs2_T_1 = mux(_io_readDataRs2_T, UInt<1>("h0"), readDataRs2) @[RegUnit.scala 101:24]
    io.readDataRs2 <= _io_readDataRs2_T_1 @[RegUnit.scala 101:18]
    node _T = eq(io.writeEnable, UInt<1>("h1")) @[RegUnit.scala 110:23]
    node _T_1 = neq(io.rd, UInt<1>("h0")) @[RegUnit.scala 110:43]
    node _T_2 = and(_T, _T_1) @[RegUnit.scala 110:34]
    when _T_2 : @[RegUnit.scala 110:52]
      regGroup[io.rd] <= io.writeData @[RegUnit.scala 111:21]
    io.regAll[0] <= UInt<1>("h0") @[RegUnit.scala 114:16]
    io.regAll[1] <= regGroup[1] @[RegUnit.scala 116:18]
    io.regAll[2] <= regGroup[2] @[RegUnit.scala 116:18]
    io.regAll[3] <= regGroup[3] @[RegUnit.scala 116:18]
    io.regAll[4] <= regGroup[4] @[RegUnit.scala 116:18]
    io.regAll[5] <= regGroup[5] @[RegUnit.scala 116:18]
    io.regAll[6] <= regGroup[6] @[RegUnit.scala 116:18]
    io.regAll[7] <= regGroup[7] @[RegUnit.scala 116:18]
    io.regAll[8] <= regGroup[8] @[RegUnit.scala 116:18]
    io.regAll[9] <= regGroup[9] @[RegUnit.scala 116:18]
    io.regAll[10] <= regGroup[10] @[RegUnit.scala 116:18]
    io.regAll[11] <= regGroup[11] @[RegUnit.scala 116:18]
    io.regAll[12] <= regGroup[12] @[RegUnit.scala 116:18]
    io.regAll[13] <= regGroup[13] @[RegUnit.scala 116:18]
    io.regAll[14] <= regGroup[14] @[RegUnit.scala 116:18]
    io.regAll[15] <= regGroup[15] @[RegUnit.scala 116:18]
    io.regAll[16] <= regGroup[16] @[RegUnit.scala 116:18]
    io.regAll[17] <= regGroup[17] @[RegUnit.scala 116:18]
    io.regAll[18] <= regGroup[18] @[RegUnit.scala 116:18]
    io.regAll[19] <= regGroup[19] @[RegUnit.scala 116:18]
    io.regAll[20] <= regGroup[20] @[RegUnit.scala 116:18]
    io.regAll[21] <= regGroup[21] @[RegUnit.scala 116:18]
    io.regAll[22] <= regGroup[22] @[RegUnit.scala 116:18]
    io.regAll[23] <= regGroup[23] @[RegUnit.scala 116:18]
    io.regAll[24] <= regGroup[24] @[RegUnit.scala 116:18]
    io.regAll[25] <= regGroup[25] @[RegUnit.scala 116:18]
    io.regAll[26] <= regGroup[26] @[RegUnit.scala 116:18]
    io.regAll[27] <= regGroup[27] @[RegUnit.scala 116:18]
    io.regAll[28] <= regGroup[28] @[RegUnit.scala 116:18]
    io.regAll[29] <= regGroup[29] @[RegUnit.scala 116:18]
    io.regAll[30] <= regGroup[30] @[RegUnit.scala 116:18]
    io.regAll[31] <= regGroup[31] @[RegUnit.scala 116:18]
    node needAdd_0 = cat(UInt<1>("h0"), io.rs1) @[Cat.scala 33:92]
    node needAdd_1 = cat(UInt<1>("h0"), io.rs2) @[Cat.scala 33:92]
    node needAdd_2 = cat(UInt<1>("h0"), io.rd) @[Cat.scala 33:92]
    node _readDataRs1_T = eq(io.rs1, io.rd) @[RegUnit.scala 23:32]
    node _readDataRs1_T_1 = and(io.writeEnable, _readDataRs1_T) @[RegUnit.scala 23:21]
    node _readDataRs1_T_2 = mux(_readDataRs1_T_1, io.writeData, regGroup[io.rs1]) @[RegUnit.scala 22:21]
    readDataRs1 <= _readDataRs1_T_2 @[RegUnit.scala 22:15]
    node _readDataRs2_T = eq(io.rs2, io.rd) @[RegUnit.scala 29:32]
    node _readDataRs2_T_1 = and(io.writeEnable, _readDataRs2_T) @[RegUnit.scala 29:21]
    node _readDataRs2_T_2 = mux(_readDataRs2_T_1, io.writeData, regGroup[io.rs2]) @[RegUnit.scala 28:21]
    readDataRs2 <= _readDataRs2_T_2 @[RegUnit.scala 28:15]

  module ALUControlUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip isBType : UInt<1>, flip isIType : UInt<1>, flip isRType : UInt<1>, flip isWord : UInt<1>, flip funct3 : UInt<3>, flip funct7 : UInt<7>, aluOperation : UInt<6>}

    wire combine : UInt<4>
    combine <= UInt<4>("h0")
    node _T = eq(io.isRType, UInt<1>("h1")) @[ALUControlUnit.scala 48:19]
    when _T : @[ALUControlUnit.scala 48:31]
      node _combine_T = bits(io.funct7, 5, 5) @[ALUControlUnit.scala 49:40]
      node _combine_T_1 = cat(io.funct3, _combine_T) @[Cat.scala 33:92]
      combine <= _combine_T_1 @[ALUControlUnit.scala 49:13]
    else :
      node _T_1 = eq(io.isBType, UInt<1>("h1")) @[ALUControlUnit.scala 50:25]
      when _T_1 : @[ALUControlUnit.scala 50:37]
        node _combine_T_2 = cat(io.funct3, UInt<1>("h0")) @[Cat.scala 33:92]
        combine <= _combine_T_2 @[ALUControlUnit.scala 51:13]
      else :
        node _T_2 = eq(io.isIType, UInt<1>("h1")) @[ALUControlUnit.scala 52:25]
        when _T_2 : @[ALUControlUnit.scala 52:37]
          node _T_3 = eq(io.funct3, UInt<3>("h5")) @[ALUControlUnit.scala 53:20]
          when _T_3 : @[ALUControlUnit.scala 53:34]
            node _combine_T_3 = bits(io.funct7, 5, 5) @[ALUControlUnit.scala 54:42]
            node _combine_T_4 = cat(io.funct3, _combine_T_3) @[Cat.scala 33:92]
            combine <= _combine_T_4 @[ALUControlUnit.scala 54:15]
          else :
            node _combine_T_5 = cat(io.funct3, UInt<1>("h0")) @[Cat.scala 33:92]
            combine <= _combine_T_5 @[ALUControlUnit.scala 56:15]
    node io_aluOperation_hi = cat(combine, io.isWord) @[Cat.scala 33:92]
    node _io_aluOperation_T = cat(io_aluOperation_hi, io.isBType) @[Cat.scala 33:92]
    io.aluOperation <= _io_aluOperation_T @[ALUControlUnit.scala 60:19]

  module PCSelectUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip pcPlus4 : UInt<64>, flip pcPlusImm : UInt<64>, flip isJALR : UInt<1>, flip isBType : UInt<1>, flip isJump : UInt<1>, flip isTrue : UInt<1>, flip aluResult : UInt<64>, nextPC : UInt<64>, jump : UInt<1>}

    wire nextPC : UInt
    nextPC <= io.pcPlus4
    wire jump : UInt<1>
    jump <= UInt<1>("h0")
    node _T = eq(io.isJALR, UInt<1>("h1")) @[PCSelectUnit.scala 47:18]
    when _T : @[PCSelectUnit.scala 47:30]
      nextPC <= io.aluResult @[PCSelectUnit.scala 48:12]
      jump <= UInt<1>("h1") @[PCSelectUnit.scala 49:10]
    else :
      node _T_1 = and(io.isBType, io.isTrue) @[PCSelectUnit.scala 50:39]
      node _T_2 = or(io.isJump, _T_1) @[PCSelectUnit.scala 50:24]
      when _T_2 : @[PCSelectUnit.scala 50:54]
        nextPC <= io.pcPlusImm @[PCSelectUnit.scala 51:12]
        jump <= UInt<1>("h1") @[PCSelectUnit.scala 52:10]
    io.nextPC <= nextPC @[PCSelectUnit.scala 55:13]
    io.jump <= jump @[PCSelectUnit.scala 56:11]

  module ALU :
    input clock : Clock
    input reset : Reset
    output io : { flip aluOperation : UInt<6>, flip x : UInt<64>, flip y : UInt<64>, result : UInt<64>}

    node combine = bits(io.aluOperation, 5, 2) @[ALU.scala 36:32]
    node _isWord_T = bits(io.aluOperation, 1, 1) @[ALU.scala 37:31]
    node isWord = bits(_isWord_T, 0, 0) @[ALU.scala 37:35]
    node _isBType_T = bits(io.aluOperation, 0, 0) @[ALU.scala 38:32]
    node isBType = bits(_isBType_T, 0, 0) @[ALU.scala 38:36]
    node x32 = bits(io.x, 31, 0) @[ALU.scala 41:17]
    node y32 = bits(io.y, 31, 0) @[ALU.scala 42:17]
    node shamt = bits(io.y, 5, 0) @[ALU.scala 45:19]
    node shamtW = bits(io.y, 4, 0) @[ALU.scala 46:20]
    node _resWire_T = add(io.x, io.y) @[ALU.scala 48:34]
    wire resWire : UInt
    resWire <= _resWire_T
    node _T = eq(isBType, UInt<1>("h1")) @[ALU.scala 50:16]
    when _T : @[ALU.scala 50:28]
      node _T_1 = eq(UInt<1>("h0"), combine) @[ALU.scala 51:21]
      when _T_1 : @[ALU.scala 51:21]
        node _resWire_T_1 = eq(io.x, io.y) @[ALU.scala 54:25]
        resWire <= _resWire_T_1 @[ALU.scala 54:17]
      else :
        node _T_2 = eq(UInt<2>("h2"), combine) @[ALU.scala 51:21]
        when _T_2 : @[ALU.scala 51:21]
          node _resWire_T_2 = neq(io.x, io.y) @[ALU.scala 58:25]
          resWire <= _resWire_T_2 @[ALU.scala 58:17]
        else :
          node _T_3 = eq(UInt<4>("h8"), combine) @[ALU.scala 51:21]
          when _T_3 : @[ALU.scala 51:21]
            node _resWire_T_3 = asSInt(io.x) @[ALU.scala 62:26]
            node _resWire_T_4 = asSInt(io.y) @[ALU.scala 62:40]
            node _resWire_T_5 = lt(_resWire_T_3, _resWire_T_4) @[ALU.scala 62:33]
            resWire <= _resWire_T_5 @[ALU.scala 62:17]
          else :
            node _T_4 = eq(UInt<4>("ha"), combine) @[ALU.scala 51:21]
            when _T_4 : @[ALU.scala 51:21]
              node _resWire_T_6 = asSInt(io.x) @[ALU.scala 66:26]
              node _resWire_T_7 = asSInt(io.y) @[ALU.scala 66:41]
              node _resWire_T_8 = geq(_resWire_T_6, _resWire_T_7) @[ALU.scala 66:33]
              resWire <= _resWire_T_8 @[ALU.scala 66:17]
            else :
              node _T_5 = eq(UInt<4>("hc"), combine) @[ALU.scala 51:21]
              when _T_5 : @[ALU.scala 51:21]
                node _resWire_T_9 = lt(io.x, io.y) @[ALU.scala 70:26]
                resWire <= _resWire_T_9 @[ALU.scala 70:17]
              else :
                node _T_6 = eq(UInt<4>("he"), combine) @[ALU.scala 51:21]
                when _T_6 : @[ALU.scala 51:21]
                  node _resWire_T_10 = geq(io.x, io.y) @[ALU.scala 74:26]
                  resWire <= _resWire_T_10 @[ALU.scala 74:17]
    else :
      node _T_7 = eq(UInt<1>("h0"), combine) @[ALU.scala 78:21]
      when _T_7 : @[ALU.scala 78:21]
        node _T_8 = eq(isWord, UInt<1>("h1")) @[ALU.scala 81:21]
        when _T_8 : @[ALU.scala 81:33]
          node _resWire_T_11 = add(x32, y32) @[ALU.scala 82:43]
          node _resWire_T_12 = tail(_resWire_T_11, 1) @[ALU.scala 82:43]
          node resWire_sign = bits(_resWire_T_12, 31, 31) @[CPUUtils.scala 114:33]
          node _resWire_T_13 = bits(resWire_sign, 0, 0) @[Bitwise.scala 77:15]
          node _resWire_T_14 = mux(_resWire_T_13, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
          node _resWire_T_15 = bits(_resWire_T_12, 31, 0) @[CPUUtils.scala 115:36]
          node _resWire_T_16 = cat(_resWire_T_14, _resWire_T_15) @[Cat.scala 33:92]
          resWire <= _resWire_T_16 @[ALU.scala 82:19]
        else :
          node _resWire_T_17 = add(io.x, io.y) @[ALU.scala 84:27]
          node _resWire_T_18 = tail(_resWire_T_17, 1) @[ALU.scala 84:27]
          resWire <= _resWire_T_18 @[ALU.scala 84:19]
      else :
        node _T_9 = eq(UInt<1>("h1"), combine) @[ALU.scala 78:21]
        when _T_9 : @[ALU.scala 78:21]
          node _T_10 = eq(isWord, UInt<1>("h1")) @[ALU.scala 89:21]
          when _T_10 : @[ALU.scala 89:33]
            node _resWire_T_19 = sub(x32, y32) @[ALU.scala 90:43]
            node _resWire_T_20 = tail(_resWire_T_19, 1) @[ALU.scala 90:43]
            node resWire_sign_1 = bits(_resWire_T_20, 31, 31) @[CPUUtils.scala 114:33]
            node _resWire_T_21 = bits(resWire_sign_1, 0, 0) @[Bitwise.scala 77:15]
            node _resWire_T_22 = mux(_resWire_T_21, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
            node _resWire_T_23 = bits(_resWire_T_20, 31, 0) @[CPUUtils.scala 115:36]
            node _resWire_T_24 = cat(_resWire_T_22, _resWire_T_23) @[Cat.scala 33:92]
            resWire <= _resWire_T_24 @[ALU.scala 90:19]
          else :
            node _resWire_T_25 = sub(io.x, io.y) @[ALU.scala 92:27]
            node _resWire_T_26 = tail(_resWire_T_25, 1) @[ALU.scala 92:27]
            resWire <= _resWire_T_26 @[ALU.scala 92:19]
        else :
          node _T_11 = eq(UInt<2>("h2"), combine) @[ALU.scala 78:21]
          when _T_11 : @[ALU.scala 78:21]
            node _T_12 = eq(isWord, UInt<1>("h1")) @[ALU.scala 97:21]
            when _T_12 : @[ALU.scala 97:33]
              node _resWire_T_27 = dshl(x32, shamtW) @[ALU.scala 98:43]
              node resWire_sign_2 = bits(_resWire_T_27, 31, 31) @[CPUUtils.scala 114:33]
              node _resWire_T_28 = bits(resWire_sign_2, 0, 0) @[Bitwise.scala 77:15]
              node _resWire_T_29 = mux(_resWire_T_28, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
              node _resWire_T_30 = bits(_resWire_T_27, 31, 0) @[CPUUtils.scala 115:36]
              node _resWire_T_31 = cat(_resWire_T_29, _resWire_T_30) @[Cat.scala 33:92]
              resWire <= _resWire_T_31 @[ALU.scala 98:19]
            else :
              node _resWire_T_32 = dshl(io.x, shamt) @[ALU.scala 100:27]
              resWire <= _resWire_T_32 @[ALU.scala 100:19]
          else :
            node _T_13 = eq(UInt<3>("h4"), combine) @[ALU.scala 78:21]
            when _T_13 : @[ALU.scala 78:21]
              node _resWire_T_33 = asSInt(io.x) @[ALU.scala 105:26]
              node _resWire_T_34 = asSInt(io.y) @[ALU.scala 105:40]
              node _resWire_T_35 = lt(_resWire_T_33, _resWire_T_34) @[ALU.scala 105:33]
              resWire <= _resWire_T_35 @[ALU.scala 105:17]
            else :
              node _T_14 = eq(UInt<3>("h6"), combine) @[ALU.scala 78:21]
              when _T_14 : @[ALU.scala 78:21]
                node _resWire_T_36 = lt(io.x, io.y) @[ALU.scala 109:26]
                resWire <= _resWire_T_36 @[ALU.scala 109:17]
              else :
                node _T_15 = eq(UInt<4>("h8"), combine) @[ALU.scala 78:21]
                when _T_15 : @[ALU.scala 78:21]
                  node _resWire_T_37 = xor(io.x, io.y) @[ALU.scala 113:26]
                  resWire <= _resWire_T_37 @[ALU.scala 113:17]
                else :
                  node _T_16 = eq(UInt<4>("ha"), combine) @[ALU.scala 78:21]
                  when _T_16 : @[ALU.scala 78:21]
                    node _T_17 = eq(isWord, UInt<1>("h1")) @[ALU.scala 117:21]
                    when _T_17 : @[ALU.scala 117:33]
                      node _resWire_T_38 = dshr(x32, shamtW) @[ALU.scala 118:43]
                      node resWire_sign_3 = bits(_resWire_T_38, 31, 31) @[CPUUtils.scala 114:33]
                      node _resWire_T_39 = bits(resWire_sign_3, 0, 0) @[Bitwise.scala 77:15]
                      node _resWire_T_40 = mux(_resWire_T_39, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
                      node _resWire_T_41 = bits(_resWire_T_38, 31, 0) @[CPUUtils.scala 115:36]
                      node _resWire_T_42 = cat(_resWire_T_40, _resWire_T_41) @[Cat.scala 33:92]
                      resWire <= _resWire_T_42 @[ALU.scala 118:19]
                    else :
                      node _resWire_T_43 = dshr(io.x, shamt) @[ALU.scala 120:27]
                      resWire <= _resWire_T_43 @[ALU.scala 120:19]
                  else :
                    node _T_18 = eq(UInt<4>("hb"), combine) @[ALU.scala 78:21]
                    when _T_18 : @[ALU.scala 78:21]
                      node _T_19 = eq(isWord, UInt<1>("h1")) @[ALU.scala 125:21]
                      when _T_19 : @[ALU.scala 125:33]
                        node _resWire_T_44 = asSInt(x32) @[ALU.scala 127:18]
                        node _resWire_T_45 = dshr(_resWire_T_44, shamtW) @[ALU.scala 127:25]
                        node _resWire_T_46 = asUInt(_resWire_T_45) @[ALU.scala 127:36]
                        node resWire_sign_4 = bits(_resWire_T_46, 31, 31) @[CPUUtils.scala 114:33]
                        node _resWire_T_47 = bits(resWire_sign_4, 0, 0) @[Bitwise.scala 77:15]
                        node _resWire_T_48 = mux(_resWire_T_47, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
                        node _resWire_T_49 = bits(_resWire_T_46, 31, 0) @[CPUUtils.scala 115:36]
                        node _resWire_T_50 = cat(_resWire_T_48, _resWire_T_49) @[Cat.scala 33:92]
                        resWire <= _resWire_T_50 @[ALU.scala 126:19]
                      else :
                        node _resWire_T_51 = asSInt(io.x) @[ALU.scala 130:28]
                        node _resWire_T_52 = dshr(_resWire_T_51, shamt) @[ALU.scala 130:35]
                        node _resWire_T_53 = asUInt(_resWire_T_52) @[ALU.scala 130:45]
                        resWire <= _resWire_T_53 @[ALU.scala 130:19]
                    else :
                      node _T_20 = eq(UInt<4>("hc"), combine) @[ALU.scala 78:21]
                      when _T_20 : @[ALU.scala 78:21]
                        node _resWire_T_54 = or(io.x, io.y) @[ALU.scala 135:26]
                        resWire <= _resWire_T_54 @[ALU.scala 135:17]
                      else :
                        node _T_21 = eq(UInt<4>("he"), combine) @[ALU.scala 78:21]
                        when _T_21 : @[ALU.scala 78:21]
                          node _resWire_T_55 = and(io.x, io.y) @[ALU.scala 139:26]
                          resWire <= _resWire_T_55 @[ALU.scala 139:17]
    io.result <= resWire @[ALU.scala 144:13]

  module DataMemory :
    input clock : Clock
    input reset : Reset
    output io : { flip memRead : UInt<1>, flip memWrite : UInt<1>, flip address : UInt<64>, flip writeData : UInt<64>, flip bitType : UInt<2>, flip isUnsigned : UInt<1>, readData : UInt<64>}

    cmem dataMem : UInt<8>[8] [262144] @[DataMemory.scala 51:20]
    node address = shr(io.address, 3) @[DataMemory.scala 54:28]
    node index = and(io.address, UInt<3>("h7")) @[DataMemory.scala 55:26]
    node _readDataRaw_T = bits(address, 17, 0) @[DataMemory.scala 62:33]
    read mport readDataRaw_MPORT = dataMem[_readDataRaw_T], clock @[DataMemory.scala 62:33]
    node readDataRaw_lo_lo = cat(readDataRaw_MPORT[1], readDataRaw_MPORT[0]) @[DataMemory.scala 62:43]
    node readDataRaw_lo_hi = cat(readDataRaw_MPORT[3], readDataRaw_MPORT[2]) @[DataMemory.scala 62:43]
    node readDataRaw_lo = cat(readDataRaw_lo_hi, readDataRaw_lo_lo) @[DataMemory.scala 62:43]
    node readDataRaw_hi_lo = cat(readDataRaw_MPORT[5], readDataRaw_MPORT[4]) @[DataMemory.scala 62:43]
    node readDataRaw_hi_hi = cat(readDataRaw_MPORT[7], readDataRaw_MPORT[6]) @[DataMemory.scala 62:43]
    node readDataRaw_hi = cat(readDataRaw_hi_hi, readDataRaw_hi_lo) @[DataMemory.scala 62:43]
    node readDataRaw = cat(readDataRaw_hi, readDataRaw_lo) @[DataMemory.scala 62:43]
    wire readDataIntercept : UInt<64>
    readDataIntercept <= UInt<64>("h0")
    node _T = eq(index, UInt<1>("h0")) @[DataMemory.scala 66:14]
    when _T : @[DataMemory.scala 66:23]
      node _readDataIntercept_T = bits(readDataRaw, 63, 0) @[DataMemory.scala 67:37]
      readDataIntercept <= _readDataIntercept_T @[DataMemory.scala 67:23]
    node _T_1 = eq(index, UInt<1>("h1")) @[DataMemory.scala 70:16]
    when _T_1 : @[DataMemory.scala 70:25]
      node _readDataIntercept_T_1 = bits(readDataRaw, 63, 8) @[DataMemory.scala 73:20]
      node _readDataIntercept_T_2 = cat(UInt<8>("h0"), _readDataIntercept_T_1) @[Cat.scala 33:92]
      readDataIntercept <= _readDataIntercept_T_2 @[DataMemory.scala 71:25]
    node _T_2 = eq(index, UInt<2>("h2")) @[DataMemory.scala 70:16]
    when _T_2 : @[DataMemory.scala 70:25]
      node _readDataIntercept_T_3 = bits(readDataRaw, 63, 16) @[DataMemory.scala 73:20]
      node _readDataIntercept_T_4 = cat(UInt<16>("h0"), _readDataIntercept_T_3) @[Cat.scala 33:92]
      readDataIntercept <= _readDataIntercept_T_4 @[DataMemory.scala 71:25]
    node _T_3 = eq(index, UInt<2>("h3")) @[DataMemory.scala 70:16]
    when _T_3 : @[DataMemory.scala 70:25]
      node _readDataIntercept_T_5 = bits(readDataRaw, 63, 24) @[DataMemory.scala 73:20]
      node _readDataIntercept_T_6 = cat(UInt<24>("h0"), _readDataIntercept_T_5) @[Cat.scala 33:92]
      readDataIntercept <= _readDataIntercept_T_6 @[DataMemory.scala 71:25]
    node _T_4 = eq(index, UInt<3>("h4")) @[DataMemory.scala 70:16]
    when _T_4 : @[DataMemory.scala 70:25]
      node _readDataIntercept_T_7 = bits(readDataRaw, 63, 32) @[DataMemory.scala 73:20]
      node _readDataIntercept_T_8 = cat(UInt<32>("h0"), _readDataIntercept_T_7) @[Cat.scala 33:92]
      readDataIntercept <= _readDataIntercept_T_8 @[DataMemory.scala 71:25]
    node _T_5 = eq(index, UInt<3>("h5")) @[DataMemory.scala 70:16]
    when _T_5 : @[DataMemory.scala 70:25]
      node _readDataIntercept_T_9 = bits(readDataRaw, 63, 40) @[DataMemory.scala 73:20]
      node _readDataIntercept_T_10 = cat(UInt<40>("h0"), _readDataIntercept_T_9) @[Cat.scala 33:92]
      readDataIntercept <= _readDataIntercept_T_10 @[DataMemory.scala 71:25]
    node _T_6 = eq(index, UInt<3>("h6")) @[DataMemory.scala 70:16]
    when _T_6 : @[DataMemory.scala 70:25]
      node _readDataIntercept_T_11 = bits(readDataRaw, 63, 48) @[DataMemory.scala 73:20]
      node _readDataIntercept_T_12 = cat(UInt<48>("h0"), _readDataIntercept_T_11) @[Cat.scala 33:92]
      readDataIntercept <= _readDataIntercept_T_12 @[DataMemory.scala 71:25]
    node _T_7 = eq(index, UInt<3>("h7")) @[DataMemory.scala 70:16]
    when _T_7 : @[DataMemory.scala 70:25]
      node _readDataIntercept_T_13 = bits(readDataRaw, 63, 56) @[DataMemory.scala 73:20]
      node _readDataIntercept_T_14 = cat(UInt<56>("h0"), _readDataIntercept_T_13) @[Cat.scala 33:92]
      readDataIntercept <= _readDataIntercept_T_14 @[DataMemory.scala 71:25]
    wire readDataMasked : UInt<64>
    readDataMasked <= UInt<64>("h0")
    node _T_8 = eq(io.memRead, UInt<1>("h1")) @[DataMemory.scala 80:19]
    when _T_8 : @[DataMemory.scala 80:31]
      node _T_9 = eq(io.bitType, UInt<2>("h3")) @[DataMemory.scala 81:21]
      when _T_9 : @[DataMemory.scala 81:34]
        readDataMasked <= readDataIntercept @[DataMemory.scala 82:22]
      else :
        node _T_10 = eq(io.isUnsigned, UInt<1>("h1")) @[DataMemory.scala 84:26]
        when _T_10 : @[DataMemory.scala 84:38]
          node _T_11 = eq(UInt<1>("h0"), io.bitType) @[DataMemory.scala 85:28]
          when _T_11 : @[DataMemory.scala 85:28]
            node _readDataMasked_T = mux(UInt<1>("h0"), UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[Bitwise.scala 77:12]
            node _readDataMasked_T_1 = bits(readDataIntercept, 7, 0) @[CPUUtils.scala 115:36]
            node _readDataMasked_T_2 = cat(_readDataMasked_T, _readDataMasked_T_1) @[Cat.scala 33:92]
            readDataMasked <= _readDataMasked_T_2 @[DataMemory.scala 86:40]
          else :
            node _T_12 = eq(UInt<1>("h1"), io.bitType) @[DataMemory.scala 85:28]
            when _T_12 : @[DataMemory.scala 85:28]
              node _readDataMasked_T_3 = mux(UInt<1>("h0"), UInt<48>("hffffffffffff"), UInt<48>("h0")) @[Bitwise.scala 77:12]
              node _readDataMasked_T_4 = bits(readDataIntercept, 15, 0) @[CPUUtils.scala 115:36]
              node _readDataMasked_T_5 = cat(_readDataMasked_T_3, _readDataMasked_T_4) @[Cat.scala 33:92]
              readDataMasked <= _readDataMasked_T_5 @[DataMemory.scala 88:28]
            else :
              node _T_13 = eq(UInt<2>("h2"), io.bitType) @[DataMemory.scala 85:28]
              when _T_13 : @[DataMemory.scala 85:28]
                node _readDataMasked_T_6 = mux(UInt<1>("h0"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
                node _readDataMasked_T_7 = bits(readDataIntercept, 31, 0) @[CPUUtils.scala 115:36]
                node _readDataMasked_T_8 = cat(_readDataMasked_T_6, _readDataMasked_T_7) @[Cat.scala 33:92]
                readDataMasked <= _readDataMasked_T_8 @[DataMemory.scala 91:28]
        else :
          node _T_14 = eq(UInt<1>("h0"), io.bitType) @[DataMemory.scala 95:28]
          when _T_14 : @[DataMemory.scala 95:28]
            node readDataMasked_sign = bits(readDataIntercept, 7, 7) @[CPUUtils.scala 114:33]
            node _readDataMasked_T_9 = bits(readDataMasked_sign, 0, 0) @[Bitwise.scala 77:15]
            node _readDataMasked_T_10 = mux(_readDataMasked_T_9, UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[Bitwise.scala 77:12]
            node _readDataMasked_T_11 = bits(readDataIntercept, 7, 0) @[CPUUtils.scala 115:36]
            node _readDataMasked_T_12 = cat(_readDataMasked_T_10, _readDataMasked_T_11) @[Cat.scala 33:92]
            readDataMasked <= _readDataMasked_T_12 @[DataMemory.scala 96:40]
          else :
            node _T_15 = eq(UInt<1>("h1"), io.bitType) @[DataMemory.scala 95:28]
            when _T_15 : @[DataMemory.scala 95:28]
              node readDataMasked_sign_1 = bits(readDataIntercept, 15, 15) @[CPUUtils.scala 114:33]
              node _readDataMasked_T_13 = bits(readDataMasked_sign_1, 0, 0) @[Bitwise.scala 77:15]
              node _readDataMasked_T_14 = mux(_readDataMasked_T_13, UInt<48>("hffffffffffff"), UInt<48>("h0")) @[Bitwise.scala 77:12]
              node _readDataMasked_T_15 = bits(readDataIntercept, 15, 0) @[CPUUtils.scala 115:36]
              node _readDataMasked_T_16 = cat(_readDataMasked_T_14, _readDataMasked_T_15) @[Cat.scala 33:92]
              readDataMasked <= _readDataMasked_T_16 @[DataMemory.scala 97:40]
            else :
              node _T_16 = eq(UInt<2>("h2"), io.bitType) @[DataMemory.scala 95:28]
              when _T_16 : @[DataMemory.scala 95:28]
                node readDataMasked_sign_2 = bits(readDataIntercept, 31, 31) @[CPUUtils.scala 114:33]
                node _readDataMasked_T_17 = bits(readDataMasked_sign_2, 0, 0) @[Bitwise.scala 77:15]
                node _readDataMasked_T_18 = mux(_readDataMasked_T_17, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
                node _readDataMasked_T_19 = bits(readDataIntercept, 31, 0) @[CPUUtils.scala 115:36]
                node _readDataMasked_T_20 = cat(_readDataMasked_T_18, _readDataMasked_T_19) @[Cat.scala 33:92]
                readDataMasked <= _readDataMasked_T_20 @[DataMemory.scala 98:40]
    io.readData <= readDataMasked @[DataMemory.scala 105:15]
    wire _writeData_WIRE : UInt<8>[8] @[DataMemory.scala 112:38]
    _writeData_WIRE[0] <= UInt<8>("h0") @[DataMemory.scala 112:38]
    _writeData_WIRE[1] <= UInt<8>("h0") @[DataMemory.scala 112:38]
    _writeData_WIRE[2] <= UInt<8>("h0") @[DataMemory.scala 112:38]
    _writeData_WIRE[3] <= UInt<8>("h0") @[DataMemory.scala 112:38]
    _writeData_WIRE[4] <= UInt<8>("h0") @[DataMemory.scala 112:38]
    _writeData_WIRE[5] <= UInt<8>("h0") @[DataMemory.scala 112:38]
    _writeData_WIRE[6] <= UInt<8>("h0") @[DataMemory.scala 112:38]
    _writeData_WIRE[7] <= UInt<8>("h0") @[DataMemory.scala 112:38]
    wire writeData : UInt<8>[8]
    writeData <= _writeData_WIRE
    wire _mask_WIRE : UInt<1>[8] @[DataMemory.scala 115:33]
    _mask_WIRE[0] <= UInt<1>("h0") @[DataMemory.scala 115:33]
    _mask_WIRE[1] <= UInt<1>("h0") @[DataMemory.scala 115:33]
    _mask_WIRE[2] <= UInt<1>("h0") @[DataMemory.scala 115:33]
    _mask_WIRE[3] <= UInt<1>("h0") @[DataMemory.scala 115:33]
    _mask_WIRE[4] <= UInt<1>("h0") @[DataMemory.scala 115:33]
    _mask_WIRE[5] <= UInt<1>("h0") @[DataMemory.scala 115:33]
    _mask_WIRE[6] <= UInt<1>("h0") @[DataMemory.scala 115:33]
    _mask_WIRE[7] <= UInt<1>("h0") @[DataMemory.scala 115:33]
    wire mask : UInt<1>[8]
    mask <= _mask_WIRE
    node _T_17 = eq(index, UInt<1>("h0")) @[DataMemory.scala 131:16]
    when _T_17 : @[DataMemory.scala 131:29]
      node _writeData_0_T = bits(io.writeData, 7, 0) @[DataMemory.scala 136:37]
      writeData[0] <= _writeData_0_T @[DataMemory.scala 136:22]
      node _writeData_1_T = bits(io.writeData, 15, 8) @[DataMemory.scala 136:37]
      writeData[1] <= _writeData_1_T @[DataMemory.scala 136:22]
      node _writeData_2_T = bits(io.writeData, 23, 16) @[DataMemory.scala 136:37]
      writeData[2] <= _writeData_2_T @[DataMemory.scala 136:22]
      node _writeData_3_T = bits(io.writeData, 31, 24) @[DataMemory.scala 136:37]
      writeData[3] <= _writeData_3_T @[DataMemory.scala 136:22]
      node _writeData_4_T = bits(io.writeData, 39, 32) @[DataMemory.scala 136:37]
      writeData[4] <= _writeData_4_T @[DataMemory.scala 136:22]
      node _writeData_5_T = bits(io.writeData, 47, 40) @[DataMemory.scala 136:37]
      writeData[5] <= _writeData_5_T @[DataMemory.scala 136:22]
      node _writeData_6_T = bits(io.writeData, 55, 48) @[DataMemory.scala 136:37]
      writeData[6] <= _writeData_6_T @[DataMemory.scala 136:22]
      node _writeData_7_T = bits(io.writeData, 63, 56) @[DataMemory.scala 136:37]
      writeData[7] <= _writeData_7_T @[DataMemory.scala 136:22]
      node _T_18 = eq(UInt<1>("h0"), io.bitType) @[DataMemory.scala 141:26]
      when _T_18 : @[DataMemory.scala 141:26]
        mask[0] <= UInt<1>("h1") @[DataMemory.scala 123:45]
        mask[1] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[2] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[3] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[4] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[5] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[6] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
      else :
        node _T_19 = eq(UInt<1>("h1"), io.bitType) @[DataMemory.scala 141:26]
        when _T_19 : @[DataMemory.scala 141:26]
          mask[0] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          mask[1] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          mask[2] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[3] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[4] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[5] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[6] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        else :
          node _T_20 = eq(UInt<2>("h2"), io.bitType) @[DataMemory.scala 141:26]
          when _T_20 : @[DataMemory.scala 141:26]
            mask[0] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[1] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[2] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[3] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[4] <= UInt<1>("h0") @[DataMemory.scala 124:49]
            mask[5] <= UInt<1>("h0") @[DataMemory.scala 124:49]
            mask[6] <= UInt<1>("h0") @[DataMemory.scala 124:49]
            mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          else :
            node _T_21 = eq(UInt<2>("h3"), io.bitType) @[DataMemory.scala 141:26]
            when _T_21 : @[DataMemory.scala 141:26]
              mask[0] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[1] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[2] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[3] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[4] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[5] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[6] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
    node _T_22 = eq(index, UInt<1>("h1")) @[DataMemory.scala 131:16]
    when _T_22 : @[DataMemory.scala 131:29]
      writeData[0] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      node _writeData_1_T_1 = bits(io.writeData, 7, 0) @[DataMemory.scala 136:37]
      writeData[1] <= _writeData_1_T_1 @[DataMemory.scala 136:22]
      node _writeData_2_T_1 = bits(io.writeData, 15, 8) @[DataMemory.scala 136:37]
      writeData[2] <= _writeData_2_T_1 @[DataMemory.scala 136:22]
      node _writeData_3_T_1 = bits(io.writeData, 23, 16) @[DataMemory.scala 136:37]
      writeData[3] <= _writeData_3_T_1 @[DataMemory.scala 136:22]
      node _writeData_4_T_1 = bits(io.writeData, 31, 24) @[DataMemory.scala 136:37]
      writeData[4] <= _writeData_4_T_1 @[DataMemory.scala 136:22]
      node _writeData_5_T_1 = bits(io.writeData, 39, 32) @[DataMemory.scala 136:37]
      writeData[5] <= _writeData_5_T_1 @[DataMemory.scala 136:22]
      node _writeData_6_T_1 = bits(io.writeData, 47, 40) @[DataMemory.scala 136:37]
      writeData[6] <= _writeData_6_T_1 @[DataMemory.scala 136:22]
      node _writeData_7_T_1 = bits(io.writeData, 55, 48) @[DataMemory.scala 136:37]
      writeData[7] <= _writeData_7_T_1 @[DataMemory.scala 136:22]
      node _T_23 = eq(UInt<1>("h0"), io.bitType) @[DataMemory.scala 141:26]
      when _T_23 : @[DataMemory.scala 141:26]
        mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[1] <= UInt<1>("h1") @[DataMemory.scala 123:45]
        mask[2] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[3] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[4] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[5] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[6] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
      else :
        node _T_24 = eq(UInt<1>("h1"), io.bitType) @[DataMemory.scala 141:26]
        when _T_24 : @[DataMemory.scala 141:26]
          mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[1] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          mask[2] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          mask[3] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[4] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[5] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[6] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        else :
          node _T_25 = eq(UInt<2>("h2"), io.bitType) @[DataMemory.scala 141:26]
          when _T_25 : @[DataMemory.scala 141:26]
            mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[1] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[2] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[3] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[4] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[5] <= UInt<1>("h0") @[DataMemory.scala 124:49]
            mask[6] <= UInt<1>("h0") @[DataMemory.scala 124:49]
            mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          else :
            node _T_26 = eq(UInt<2>("h3"), io.bitType) @[DataMemory.scala 141:26]
            when _T_26 : @[DataMemory.scala 141:26]
              mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[1] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[2] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[3] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[4] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[5] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[6] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
    node _T_27 = eq(index, UInt<2>("h2")) @[DataMemory.scala 131:16]
    when _T_27 : @[DataMemory.scala 131:29]
      writeData[0] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[1] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      node _writeData_2_T_2 = bits(io.writeData, 7, 0) @[DataMemory.scala 136:37]
      writeData[2] <= _writeData_2_T_2 @[DataMemory.scala 136:22]
      node _writeData_3_T_2 = bits(io.writeData, 15, 8) @[DataMemory.scala 136:37]
      writeData[3] <= _writeData_3_T_2 @[DataMemory.scala 136:22]
      node _writeData_4_T_2 = bits(io.writeData, 23, 16) @[DataMemory.scala 136:37]
      writeData[4] <= _writeData_4_T_2 @[DataMemory.scala 136:22]
      node _writeData_5_T_2 = bits(io.writeData, 31, 24) @[DataMemory.scala 136:37]
      writeData[5] <= _writeData_5_T_2 @[DataMemory.scala 136:22]
      node _writeData_6_T_2 = bits(io.writeData, 39, 32) @[DataMemory.scala 136:37]
      writeData[6] <= _writeData_6_T_2 @[DataMemory.scala 136:22]
      node _writeData_7_T_2 = bits(io.writeData, 47, 40) @[DataMemory.scala 136:37]
      writeData[7] <= _writeData_7_T_2 @[DataMemory.scala 136:22]
      node _T_28 = eq(UInt<1>("h0"), io.bitType) @[DataMemory.scala 141:26]
      when _T_28 : @[DataMemory.scala 141:26]
        mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[2] <= UInt<1>("h1") @[DataMemory.scala 123:45]
        mask[3] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[4] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[5] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[6] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
      else :
        node _T_29 = eq(UInt<1>("h1"), io.bitType) @[DataMemory.scala 141:26]
        when _T_29 : @[DataMemory.scala 141:26]
          mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[2] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          mask[3] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          mask[4] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[5] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[6] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        else :
          node _T_30 = eq(UInt<2>("h2"), io.bitType) @[DataMemory.scala 141:26]
          when _T_30 : @[DataMemory.scala 141:26]
            mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[2] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[3] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[4] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[5] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[6] <= UInt<1>("h0") @[DataMemory.scala 124:49]
            mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          else :
            node _T_31 = eq(UInt<2>("h3"), io.bitType) @[DataMemory.scala 141:26]
            when _T_31 : @[DataMemory.scala 141:26]
              mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[2] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[3] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[4] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[5] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[6] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
    node _T_32 = eq(index, UInt<2>("h3")) @[DataMemory.scala 131:16]
    when _T_32 : @[DataMemory.scala 131:29]
      writeData[0] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[1] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[2] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      node _writeData_3_T_3 = bits(io.writeData, 7, 0) @[DataMemory.scala 136:37]
      writeData[3] <= _writeData_3_T_3 @[DataMemory.scala 136:22]
      node _writeData_4_T_3 = bits(io.writeData, 15, 8) @[DataMemory.scala 136:37]
      writeData[4] <= _writeData_4_T_3 @[DataMemory.scala 136:22]
      node _writeData_5_T_3 = bits(io.writeData, 23, 16) @[DataMemory.scala 136:37]
      writeData[5] <= _writeData_5_T_3 @[DataMemory.scala 136:22]
      node _writeData_6_T_3 = bits(io.writeData, 31, 24) @[DataMemory.scala 136:37]
      writeData[6] <= _writeData_6_T_3 @[DataMemory.scala 136:22]
      node _writeData_7_T_3 = bits(io.writeData, 39, 32) @[DataMemory.scala 136:37]
      writeData[7] <= _writeData_7_T_3 @[DataMemory.scala 136:22]
      node _T_33 = eq(UInt<1>("h0"), io.bitType) @[DataMemory.scala 141:26]
      when _T_33 : @[DataMemory.scala 141:26]
        mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[3] <= UInt<1>("h1") @[DataMemory.scala 123:45]
        mask[4] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[5] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[6] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
      else :
        node _T_34 = eq(UInt<1>("h1"), io.bitType) @[DataMemory.scala 141:26]
        when _T_34 : @[DataMemory.scala 141:26]
          mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[3] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          mask[4] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          mask[5] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[6] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        else :
          node _T_35 = eq(UInt<2>("h2"), io.bitType) @[DataMemory.scala 141:26]
          when _T_35 : @[DataMemory.scala 141:26]
            mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[3] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[4] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[5] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[6] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          else :
            node _T_36 = eq(UInt<2>("h3"), io.bitType) @[DataMemory.scala 141:26]
            when _T_36 : @[DataMemory.scala 141:26]
              mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[3] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[4] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[5] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[6] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
    node _T_37 = eq(index, UInt<3>("h4")) @[DataMemory.scala 131:16]
    when _T_37 : @[DataMemory.scala 131:29]
      writeData[0] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[1] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[2] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[3] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      node _writeData_4_T_4 = bits(io.writeData, 7, 0) @[DataMemory.scala 136:37]
      writeData[4] <= _writeData_4_T_4 @[DataMemory.scala 136:22]
      node _writeData_5_T_4 = bits(io.writeData, 15, 8) @[DataMemory.scala 136:37]
      writeData[5] <= _writeData_5_T_4 @[DataMemory.scala 136:22]
      node _writeData_6_T_4 = bits(io.writeData, 23, 16) @[DataMemory.scala 136:37]
      writeData[6] <= _writeData_6_T_4 @[DataMemory.scala 136:22]
      node _writeData_7_T_4 = bits(io.writeData, 31, 24) @[DataMemory.scala 136:37]
      writeData[7] <= _writeData_7_T_4 @[DataMemory.scala 136:22]
      node _T_38 = eq(UInt<1>("h0"), io.bitType) @[DataMemory.scala 141:26]
      when _T_38 : @[DataMemory.scala 141:26]
        mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[4] <= UInt<1>("h1") @[DataMemory.scala 123:45]
        mask[5] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[6] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
      else :
        node _T_39 = eq(UInt<1>("h1"), io.bitType) @[DataMemory.scala 141:26]
        when _T_39 : @[DataMemory.scala 141:26]
          mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[4] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          mask[5] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          mask[6] <= UInt<1>("h0") @[DataMemory.scala 124:49]
          mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        else :
          node _T_40 = eq(UInt<2>("h2"), io.bitType) @[DataMemory.scala 141:26]
          when _T_40 : @[DataMemory.scala 141:26]
            mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[4] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[5] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[6] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          else :
            node _T_41 = eq(UInt<2>("h3"), io.bitType) @[DataMemory.scala 141:26]
            when _T_41 : @[DataMemory.scala 141:26]
              mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[4] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[5] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[6] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
    node _T_42 = eq(index, UInt<3>("h5")) @[DataMemory.scala 131:16]
    when _T_42 : @[DataMemory.scala 131:29]
      writeData[0] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[1] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[2] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[3] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[4] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      node _writeData_5_T_5 = bits(io.writeData, 7, 0) @[DataMemory.scala 136:37]
      writeData[5] <= _writeData_5_T_5 @[DataMemory.scala 136:22]
      node _writeData_6_T_5 = bits(io.writeData, 15, 8) @[DataMemory.scala 136:37]
      writeData[6] <= _writeData_6_T_5 @[DataMemory.scala 136:22]
      node _writeData_7_T_5 = bits(io.writeData, 23, 16) @[DataMemory.scala 136:37]
      writeData[7] <= _writeData_7_T_5 @[DataMemory.scala 136:22]
      node _T_43 = eq(UInt<1>("h0"), io.bitType) @[DataMemory.scala 141:26]
      when _T_43 : @[DataMemory.scala 141:26]
        mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[4] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[5] <= UInt<1>("h1") @[DataMemory.scala 123:45]
        mask[6] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
      else :
        node _T_44 = eq(UInt<1>("h1"), io.bitType) @[DataMemory.scala 141:26]
        when _T_44 : @[DataMemory.scala 141:26]
          mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[4] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[5] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          mask[6] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
        else :
          node _T_45 = eq(UInt<2>("h2"), io.bitType) @[DataMemory.scala 141:26]
          when _T_45 : @[DataMemory.scala 141:26]
            mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[4] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[5] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[6] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          else :
            node _T_46 = eq(UInt<2>("h3"), io.bitType) @[DataMemory.scala 141:26]
            when _T_46 : @[DataMemory.scala 141:26]
              mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[4] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[5] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[6] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
    node _T_47 = eq(index, UInt<3>("h6")) @[DataMemory.scala 131:16]
    when _T_47 : @[DataMemory.scala 131:29]
      writeData[0] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[1] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[2] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[3] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[4] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[5] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      node _writeData_6_T_6 = bits(io.writeData, 7, 0) @[DataMemory.scala 136:37]
      writeData[6] <= _writeData_6_T_6 @[DataMemory.scala 136:22]
      node _writeData_7_T_6 = bits(io.writeData, 15, 8) @[DataMemory.scala 136:37]
      writeData[7] <= _writeData_7_T_6 @[DataMemory.scala 136:22]
      node _T_48 = eq(UInt<1>("h0"), io.bitType) @[DataMemory.scala 141:26]
      when _T_48 : @[DataMemory.scala 141:26]
        mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[4] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[5] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[6] <= UInt<1>("h1") @[DataMemory.scala 123:45]
        mask[7] <= UInt<1>("h0") @[DataMemory.scala 124:49]
      else :
        node _T_49 = eq(UInt<1>("h1"), io.bitType) @[DataMemory.scala 141:26]
        when _T_49 : @[DataMemory.scala 141:26]
          mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[4] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[5] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[6] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
        else :
          node _T_50 = eq(UInt<2>("h2"), io.bitType) @[DataMemory.scala 141:26]
          when _T_50 : @[DataMemory.scala 141:26]
            mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[4] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[5] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[6] <= UInt<1>("h1") @[DataMemory.scala 123:45]
            mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          else :
            node _T_51 = eq(UInt<2>("h3"), io.bitType) @[DataMemory.scala 141:26]
            when _T_51 : @[DataMemory.scala 141:26]
              mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[4] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[5] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[6] <= UInt<1>("h1") @[DataMemory.scala 123:45]
              mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
    node _T_52 = eq(index, UInt<3>("h7")) @[DataMemory.scala 131:16]
    when _T_52 : @[DataMemory.scala 131:29]
      writeData[0] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[1] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[2] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[3] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[4] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[5] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      writeData[6] <= UInt<1>("h0") @[DataMemory.scala 133:22]
      node _writeData_7_T_7 = bits(io.writeData, 7, 0) @[DataMemory.scala 136:37]
      writeData[7] <= _writeData_7_T_7 @[DataMemory.scala 136:22]
      node _T_53 = eq(UInt<1>("h0"), io.bitType) @[DataMemory.scala 141:26]
      when _T_53 : @[DataMemory.scala 141:26]
        mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[4] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[5] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[6] <= UInt<1>("h0") @[DataMemory.scala 122:40]
        mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
      else :
        node _T_54 = eq(UInt<1>("h1"), io.bitType) @[DataMemory.scala 141:26]
        when _T_54 : @[DataMemory.scala 141:26]
          mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[4] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[5] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[6] <= UInt<1>("h0") @[DataMemory.scala 122:40]
          mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
        else :
          node _T_55 = eq(UInt<2>("h2"), io.bitType) @[DataMemory.scala 141:26]
          when _T_55 : @[DataMemory.scala 141:26]
            mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[4] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[5] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[6] <= UInt<1>("h0") @[DataMemory.scala 122:40]
            mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
          else :
            node _T_56 = eq(UInt<2>("h3"), io.bitType) @[DataMemory.scala 141:26]
            when _T_56 : @[DataMemory.scala 141:26]
              mask[0] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[1] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[2] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[3] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[4] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[5] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[6] <= UInt<1>("h0") @[DataMemory.scala 122:40]
              mask[7] <= UInt<1>("h1") @[DataMemory.scala 123:45]
    node _T_57 = eq(io.memWrite, UInt<1>("h1")) @[DataMemory.scala 159:20]
    when _T_57 : @[DataMemory.scala 159:32]
      node _T_58 = bits(address, 17, 0)
      write mport MPORT = dataMem[_T_58], clock
      when mask[0] :
        MPORT[0] <= writeData[0]
      when mask[1] :
        MPORT[1] <= writeData[1]
      when mask[2] :
        MPORT[2] <= writeData[2]
      when mask[3] :
        MPORT[3] <= writeData[3]
      when mask[4] :
        MPORT[4] <= writeData[4]
      when mask[5] :
        MPORT[5] <= writeData[5]
      when mask[6] :
        MPORT[6] <= writeData[6]
      when mask[7] :
        MPORT[7] <= writeData[7]

  module ResSelectUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip isJump : UInt<1>, flip immALUToReg : UInt<1>, flip memRead : UInt<1>, flip readData : UInt<64>, flip aluResult : UInt<64>, flip imm : UInt<64>, flip pcPlus4 : UInt<64>, out : UInt<64>}

    wire resWire : UInt
    resWire <= io.aluResult
    node _T = eq(io.memRead, UInt<1>("h1")) @[ResSelectUnit.scala 43:19]
    when _T : @[ResSelectUnit.scala 43:31]
      resWire <= io.readData @[ResSelectUnit.scala 44:13]
    else :
      node _T_1 = eq(io.isJump, UInt<1>("h1")) @[ResSelectUnit.scala 45:24]
      when _T_1 : @[ResSelectUnit.scala 45:36]
        resWire <= io.pcPlus4 @[ResSelectUnit.scala 46:13]
      else :
        node _T_2 = eq(io.immALUToReg, UInt<1>("h1")) @[ResSelectUnit.scala 47:29]
        when _T_2 : @[ResSelectUnit.scala 47:41]
          resWire <= io.imm @[ResSelectUnit.scala 48:13]
    io.out <= resWire @[ResSelectUnit.scala 51:10]

  module IFIDStageRegs :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : { pc : UInt<64>, inst : UInt<32>}, out : { pc : UInt<64>, inst : UInt<32>}}

    wire _reg_WIRE : { pc : UInt<64>, inst : UInt<32>} @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.inst <= UInt<32>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.pc <= UInt<64>("h0") @[GeneralStageRegs.scala 43:33]
    reg reg : { pc : UInt<64>, inst : UInt<32>}, clock with :
      reset => (reset, _reg_WIRE) @[GeneralStageRegs.scala 43:20]
    when io.stall : @[GeneralStageRegs.scala 46:18]
      reg <= reg @[GeneralStageRegs.scala 47:9]
    else :
      reg <= io.in @[GeneralStageRegs.scala 49:9]
    when io.flush : @[GeneralStageRegs.scala 53:18]
      wire _io_out_WIRE : { pc : UInt<64>, inst : UInt<32>} @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.inst <= UInt<32>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.pc <= UInt<64>("h0") @[GeneralStageRegs.scala 54:27]
      io.out <= _io_out_WIRE @[GeneralStageRegs.scala 54:12]
    else :
      io.out <= reg @[GeneralStageRegs.scala 56:12]

  module IDEXEStageRegs :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : { pc : UInt<64>, inst : UInt<32>, isJALR : UInt<1>, isBType : UInt<1>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, memWrite : UInt<1>, writeEnable : UInt<1>, aluOperation : UInt<6>, readDataRs2 : UInt<64>, rd : UInt<5>, aluX : UInt<64>, aluY : UInt<64>, imm : UInt<64>}, out : { pc : UInt<64>, inst : UInt<32>, isJALR : UInt<1>, isBType : UInt<1>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, memWrite : UInt<1>, writeEnable : UInt<1>, aluOperation : UInt<6>, readDataRs2 : UInt<64>, rd : UInt<5>, aluX : UInt<64>, aluY : UInt<64>, imm : UInt<64>}}

    wire _reg_WIRE : { pc : UInt<64>, inst : UInt<32>, isJALR : UInt<1>, isBType : UInt<1>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, memWrite : UInt<1>, writeEnable : UInt<1>, aluOperation : UInt<6>, readDataRs2 : UInt<64>, rd : UInt<5>, aluX : UInt<64>, aluY : UInt<64>, imm : UInt<64>} @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.imm <= UInt<64>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.aluY <= UInt<64>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.aluX <= UInt<64>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.rd <= UInt<5>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.readDataRs2 <= UInt<64>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.aluOperation <= UInt<6>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.writeEnable <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.memWrite <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.memRead <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.immALUToReg <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.isJump <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.isBType <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.isJALR <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.inst <= UInt<32>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.pc <= UInt<64>("h0") @[GeneralStageRegs.scala 43:33]
    reg reg : { pc : UInt<64>, inst : UInt<32>, isJALR : UInt<1>, isBType : UInt<1>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, memWrite : UInt<1>, writeEnable : UInt<1>, aluOperation : UInt<6>, readDataRs2 : UInt<64>, rd : UInt<5>, aluX : UInt<64>, aluY : UInt<64>, imm : UInt<64>}, clock with :
      reset => (reset, _reg_WIRE) @[GeneralStageRegs.scala 43:20]
    when io.stall : @[GeneralStageRegs.scala 46:18]
      reg <= reg @[GeneralStageRegs.scala 47:9]
    else :
      reg <= io.in @[GeneralStageRegs.scala 49:9]
    when io.flush : @[GeneralStageRegs.scala 53:18]
      wire _io_out_WIRE : { pc : UInt<64>, inst : UInt<32>, isJALR : UInt<1>, isBType : UInt<1>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, memWrite : UInt<1>, writeEnable : UInt<1>, aluOperation : UInt<6>, readDataRs2 : UInt<64>, rd : UInt<5>, aluX : UInt<64>, aluY : UInt<64>, imm : UInt<64>} @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.imm <= UInt<64>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.aluY <= UInt<64>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.aluX <= UInt<64>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.rd <= UInt<5>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.readDataRs2 <= UInt<64>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.aluOperation <= UInt<6>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.writeEnable <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.memWrite <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.memRead <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.immALUToReg <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.isJump <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.isBType <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.isJALR <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.inst <= UInt<32>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.pc <= UInt<64>("h0") @[GeneralStageRegs.scala 54:27]
      io.out <= _io_out_WIRE @[GeneralStageRegs.scala 54:12]
    else :
      io.out <= reg @[GeneralStageRegs.scala 56:12]

  module EXEMEMStageRegs :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : { pc : UInt<64>, inst : UInt<32>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, memWrite : UInt<1>, writeEnable : UInt<1>, readDataRs2 : UInt<64>, rd : UInt<5>, aluResult : UInt<64>, imm : UInt<64>}, out : { pc : UInt<64>, inst : UInt<32>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, memWrite : UInt<1>, writeEnable : UInt<1>, readDataRs2 : UInt<64>, rd : UInt<5>, aluResult : UInt<64>, imm : UInt<64>}}

    wire _reg_WIRE : { pc : UInt<64>, inst : UInt<32>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, memWrite : UInt<1>, writeEnable : UInt<1>, readDataRs2 : UInt<64>, rd : UInt<5>, aluResult : UInt<64>, imm : UInt<64>} @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.imm <= UInt<64>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.aluResult <= UInt<64>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.rd <= UInt<5>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.readDataRs2 <= UInt<64>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.writeEnable <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.memWrite <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.memRead <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.immALUToReg <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.isJump <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.inst <= UInt<32>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.pc <= UInt<64>("h0") @[GeneralStageRegs.scala 43:33]
    reg reg : { pc : UInt<64>, inst : UInt<32>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, memWrite : UInt<1>, writeEnable : UInt<1>, readDataRs2 : UInt<64>, rd : UInt<5>, aluResult : UInt<64>, imm : UInt<64>}, clock with :
      reset => (reset, _reg_WIRE) @[GeneralStageRegs.scala 43:20]
    when io.stall : @[GeneralStageRegs.scala 46:18]
      reg <= reg @[GeneralStageRegs.scala 47:9]
    else :
      reg <= io.in @[GeneralStageRegs.scala 49:9]
    when io.flush : @[GeneralStageRegs.scala 53:18]
      wire _io_out_WIRE : { pc : UInt<64>, inst : UInt<32>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, memWrite : UInt<1>, writeEnable : UInt<1>, readDataRs2 : UInt<64>, rd : UInt<5>, aluResult : UInt<64>, imm : UInt<64>} @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.imm <= UInt<64>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.aluResult <= UInt<64>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.rd <= UInt<5>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.readDataRs2 <= UInt<64>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.writeEnable <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.memWrite <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.memRead <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.immALUToReg <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.isJump <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.inst <= UInt<32>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.pc <= UInt<64>("h0") @[GeneralStageRegs.scala 54:27]
      io.out <= _io_out_WIRE @[GeneralStageRegs.scala 54:12]
    else :
      io.out <= reg @[GeneralStageRegs.scala 56:12]

  module MEMWBStageRegs :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : { pc : UInt<64>, inst : UInt<32>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, writeEnable : UInt<1>, readData : UInt<64>, rd : UInt<5>, aluResult : UInt<64>, imm : UInt<64>}, out : { pc : UInt<64>, inst : UInt<32>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, writeEnable : UInt<1>, readData : UInt<64>, rd : UInt<5>, aluResult : UInt<64>, imm : UInt<64>}}

    wire _reg_WIRE : { pc : UInt<64>, inst : UInt<32>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, writeEnable : UInt<1>, readData : UInt<64>, rd : UInt<5>, aluResult : UInt<64>, imm : UInt<64>} @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.imm <= UInt<64>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.aluResult <= UInt<64>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.rd <= UInt<5>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.readData <= UInt<64>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.writeEnable <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.memRead <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.immALUToReg <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.isJump <= UInt<1>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.inst <= UInt<32>("h0") @[GeneralStageRegs.scala 43:33]
    _reg_WIRE.pc <= UInt<64>("h0") @[GeneralStageRegs.scala 43:33]
    reg reg : { pc : UInt<64>, inst : UInt<32>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, writeEnable : UInt<1>, readData : UInt<64>, rd : UInt<5>, aluResult : UInt<64>, imm : UInt<64>}, clock with :
      reset => (reset, _reg_WIRE) @[GeneralStageRegs.scala 43:20]
    when io.stall : @[GeneralStageRegs.scala 46:18]
      reg <= reg @[GeneralStageRegs.scala 47:9]
    else :
      reg <= io.in @[GeneralStageRegs.scala 49:9]
    when io.flush : @[GeneralStageRegs.scala 53:18]
      wire _io_out_WIRE : { pc : UInt<64>, inst : UInt<32>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, writeEnable : UInt<1>, readData : UInt<64>, rd : UInt<5>, aluResult : UInt<64>, imm : UInt<64>} @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.imm <= UInt<64>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.aluResult <= UInt<64>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.rd <= UInt<5>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.readData <= UInt<64>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.writeEnable <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.memRead <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.immALUToReg <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.isJump <= UInt<1>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.inst <= UInt<32>("h0") @[GeneralStageRegs.scala 54:27]
      _io_out_WIRE.pc <= UInt<64>("h0") @[GeneralStageRegs.scala 54:27]
      io.out <= _io_out_WIRE @[GeneralStageRegs.scala 54:12]
    else :
      io.out <= reg @[GeneralStageRegs.scala 56:12]

  module BranchControlUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip keep : UInt<1>, flip isJump : UInt<1>, flip isBType : UInt<1>, flip ifPC : UInt<64>, flip idPC : UInt<64>, flip exePC : UInt<64>, flip selectPC : UInt<64>, nextPC : UInt<64>, flush : UInt<1>}

    reg needAdd_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[BranchControlUnit.scala 42:25]
    reg needAdd_1 : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[BranchControlUnit.scala 43:28]
    reg flushReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[BranchControlUnit.scala 44:25]
    node _nextPC_T = add(io.ifPC, UInt<3>("h4")) @[BranchControlUnit.scala 46:36]
    node _nextPC_T_1 = tail(_nextPC_T, 1) @[BranchControlUnit.scala 46:36]
    wire nextPC : UInt
    nextPC <= _nextPC_T_1
    when io.keep : @[BranchControlUnit.scala 48:17]
      nextPC <= io.ifPC @[BranchControlUnit.scala 49:12]
      flushReg <= UInt<1>("h0") @[BranchControlUnit.scala 50:14]
    else :
      node _T = eq(UInt<2>("h0"), needAdd_0) @[BranchControlUnit.scala 53:22]
      when _T : @[BranchControlUnit.scala 53:22]
        node _nextPC_T_2 = add(io.ifPC, UInt<3>("h4")) @[BranchControlUnit.scala 55:27]
        node _nextPC_T_3 = tail(_nextPC_T_2, 1) @[BranchControlUnit.scala 55:27]
        nextPC <= _nextPC_T_3 @[BranchControlUnit.scala 55:16]
        flushReg <= UInt<1>("h0") @[BranchControlUnit.scala 56:18]
        node _T_1 = or(io.isJump, io.isBType) @[BranchControlUnit.scala 58:24]
        when _T_1 : @[BranchControlUnit.scala 58:39]
          nextPC <= UInt<1>("h0") @[BranchControlUnit.scala 59:18]
          needAdd_1 <= io.idPC @[BranchControlUnit.scala 60:23]
          flushReg <= UInt<1>("h1") @[BranchControlUnit.scala 61:20]
          needAdd_0 <= UInt<2>("h1") @[BranchControlUnit.scala 62:20]
      else :
        node _T_2 = eq(UInt<2>("h1"), needAdd_0) @[BranchControlUnit.scala 53:22]
        when _T_2 : @[BranchControlUnit.scala 53:22]
          nextPC <= UInt<1>("h0") @[BranchControlUnit.scala 67:16]
          flushReg <= UInt<1>("h1") @[BranchControlUnit.scala 68:18]
          node _T_3 = eq(io.exePC, needAdd_1) @[BranchControlUnit.scala 70:23]
          when _T_3 : @[BranchControlUnit.scala 70:40]
            nextPC <= io.selectPC @[BranchControlUnit.scala 71:18]
            needAdd_1 <= io.selectPC @[BranchControlUnit.scala 72:23]
            flushReg <= UInt<1>("h1") @[BranchControlUnit.scala 73:20]
            needAdd_0 <= UInt<2>("h2") @[BranchControlUnit.scala 74:20]
        else :
          node _T_4 = eq(UInt<2>("h2"), needAdd_0) @[BranchControlUnit.scala 53:22]
          when _T_4 : @[BranchControlUnit.scala 53:22]
            nextPC <= needAdd_1 @[BranchControlUnit.scala 79:16]
            flushReg <= UInt<1>("h1") @[BranchControlUnit.scala 80:18]
            node _T_5 = eq(io.ifPC, needAdd_1) @[BranchControlUnit.scala 82:22]
            when _T_5 : @[BranchControlUnit.scala 82:39]
              node _nextPC_T_4 = add(io.ifPC, UInt<3>("h4")) @[BranchControlUnit.scala 83:29]
              node _nextPC_T_5 = tail(_nextPC_T_4, 1) @[BranchControlUnit.scala 83:29]
              nextPC <= _nextPC_T_5 @[BranchControlUnit.scala 83:18]
              needAdd_1 <= UInt<1>("h0") @[BranchControlUnit.scala 84:23]
              flushReg <= UInt<1>("h0") @[BranchControlUnit.scala 85:20]
              needAdd_0 <= UInt<2>("h0") @[BranchControlUnit.scala 86:20]
    io.flush <= flushReg @[BranchControlUnit.scala 92:12]
    io.nextPC <= nextPC @[BranchControlUnit.scala 93:13]

  module DataControlUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip inWriteEnable : UInt<1>, flip inRd : UInt<5>, flip inData : UInt<64>, flip pcRs1ToAlu : UInt<1>, flip rs1 : UInt<5>, flip memWrite : UInt<1>, flip immRs2ToAlu : UInt<1>, flip rs2 : UInt<5>, flip exeWriteEnable : UInt<1>, flip exeRd : UInt<5>, flip memWriteEnable : UInt<1>, flip memRd : UInt<5>, flip exePC : UInt<64>, flip memPC : UInt<64>, flip wbPC : UInt<64>, writeEnable : UInt<1>, rd : UInt<5>, data : UInt<64>, keep : UInt<1>, stall : UInt<1>, flush : UInt<1>}

    reg needAdd_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[DataControlUnit.scala 60:25]
    reg needAdd_1 : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[DataControlUnit.scala 61:28]
    wire keep : UInt<1>
    keep <= UInt<1>("h0")
    wire stall : UInt<1>
    stall <= UInt<1>("h0")
    wire flush : UInt<1>
    flush <= UInt<1>("h0")
    wire useRs1 : UInt<5>
    useRs1 <= UInt<5>("h0")
    wire useRs2 : UInt<5>
    useRs2 <= UInt<5>("h0")
    wire exeWriteRd : UInt<5>
    exeWriteRd <= UInt<5>("h0")
    wire memWriteRd : UInt<5>
    memWriteRd <= UInt<5>("h0")
    node _T = eq(io.pcRs1ToAlu, UInt<1>("h0")) @[DataControlUnit.scala 74:22]
    when _T : @[DataControlUnit.scala 74:35]
      useRs1 <= io.rs1 @[DataControlUnit.scala 74:44]
    node _T_1 = eq(io.immRs2ToAlu, UInt<1>("h0")) @[DataControlUnit.scala 75:23]
    node _T_2 = eq(io.memWrite, UInt<1>("h1")) @[DataControlUnit.scala 75:50]
    node _T_3 = or(_T_1, _T_2) @[DataControlUnit.scala 75:35]
    when _T_3 : @[DataControlUnit.scala 75:62]
      useRs2 <= io.rs2 @[DataControlUnit.scala 76:12]
    node _T_4 = eq(io.exeWriteEnable, UInt<1>("h1")) @[DataControlUnit.scala 78:26]
    when _T_4 : @[DataControlUnit.scala 78:38]
      exeWriteRd <= io.exeRd @[DataControlUnit.scala 78:51]
    node _T_5 = eq(io.memWriteEnable, UInt<1>("h1")) @[DataControlUnit.scala 79:26]
    when _T_5 : @[DataControlUnit.scala 79:38]
      memWriteRd <= io.memRd @[DataControlUnit.scala 79:51]
    node _T_6 = eq(UInt<2>("h0"), needAdd_0) @[DataControlUnit.scala 82:20]
    when _T_6 : @[DataControlUnit.scala 82:20]
      keep <= UInt<1>("h0") @[DataControlUnit.scala 84:12]
      stall <= UInt<1>("h0") @[DataControlUnit.scala 85:13]
      flush <= UInt<1>("h0") @[DataControlUnit.scala 86:13]
      node _T_7 = neq(exeWriteRd, UInt<1>("h0")) @[DataControlUnit.scala 89:21]
      node _T_8 = eq(useRs1, exeWriteRd) @[DataControlUnit.scala 89:41]
      node _T_9 = eq(useRs2, exeWriteRd) @[DataControlUnit.scala 89:66]
      node _T_10 = or(_T_8, _T_9) @[DataControlUnit.scala 89:56]
      node _T_11 = and(_T_7, _T_10) @[DataControlUnit.scala 89:30]
      when _T_11 : @[DataControlUnit.scala 90:9]
        needAdd_1 <= io.exePC @[DataControlUnit.scala 91:21]
        keep <= UInt<1>("h1") @[DataControlUnit.scala 92:14]
        stall <= UInt<1>("h1") @[DataControlUnit.scala 93:15]
        needAdd_0 <= UInt<2>("h1") @[DataControlUnit.scala 94:18]
      else :
        node _T_12 = neq(memWriteRd, UInt<1>("h0")) @[DataControlUnit.scala 97:23]
        node _T_13 = eq(useRs1, memWriteRd) @[DataControlUnit.scala 97:43]
        node _T_14 = eq(useRs2, memWriteRd) @[DataControlUnit.scala 97:68]
        node _T_15 = or(_T_13, _T_14) @[DataControlUnit.scala 97:58]
        node _T_16 = and(_T_12, _T_15) @[DataControlUnit.scala 97:32]
        when _T_16 : @[DataControlUnit.scala 98:11]
          needAdd_1 <= io.memPC @[DataControlUnit.scala 99:23]
          keep <= UInt<1>("h1") @[DataControlUnit.scala 100:16]
          stall <= UInt<1>("h1") @[DataControlUnit.scala 101:17]
          needAdd_0 <= UInt<2>("h2") @[DataControlUnit.scala 102:20]
    else :
      node _T_17 = eq(UInt<2>("h1"), needAdd_0) @[DataControlUnit.scala 82:20]
      when _T_17 : @[DataControlUnit.scala 82:20]
        keep <= UInt<1>("h1") @[DataControlUnit.scala 108:12]
        stall <= UInt<1>("h1") @[DataControlUnit.scala 109:13]
        flush <= UInt<1>("h1") @[DataControlUnit.scala 110:13]
        node _T_18 = eq(io.memPC, needAdd_1) @[DataControlUnit.scala 112:21]
        when _T_18 : @[DataControlUnit.scala 112:38]
          needAdd_0 <= UInt<2>("h2") @[DataControlUnit.scala 113:18]
      else :
        node _T_19 = eq(UInt<2>("h2"), needAdd_0) @[DataControlUnit.scala 82:20]
        when _T_19 : @[DataControlUnit.scala 82:20]
          keep <= UInt<1>("h1") @[DataControlUnit.scala 118:12]
          stall <= UInt<1>("h1") @[DataControlUnit.scala 119:13]
          flush <= UInt<1>("h1") @[DataControlUnit.scala 120:13]
          node _T_20 = eq(io.wbPC, needAdd_1) @[DataControlUnit.scala 122:20]
          when _T_20 : @[DataControlUnit.scala 122:37]
            needAdd_1 <= UInt<1>("h0") @[DataControlUnit.scala 123:21]
            keep <= UInt<1>("h0") @[DataControlUnit.scala 124:14]
            stall <= UInt<1>("h0") @[DataControlUnit.scala 125:15]
            needAdd_0 <= UInt<2>("h0") @[DataControlUnit.scala 126:18]
    io.keep <= keep @[DataControlUnit.scala 131:11]
    io.stall <= stall @[DataControlUnit.scala 132:12]
    io.flush <= flush @[DataControlUnit.scala 133:12]
    io.writeEnable <= io.inWriteEnable @[DataControlUnit.scala 136:18]
    io.rd <= io.inRd @[DataControlUnit.scala 137:9]
    io.data <= io.inData @[DataControlUnit.scala 138:11]

  module PiplineCPU :
    input clock : Clock
    input reset : Reset
    output io : { isValidInst : UInt<1>, ifPC : UInt<64>, ifInst : UInt<32>, idPC : UInt<64>, idInst : UInt<32>, exePC : UInt<64>, exeInst : UInt<32>, memPC : UInt<64>, memInst : UInt<32>, wbPC : UInt<64>, wbInst : UInt<32>, nextPC : UInt<64>, aluOperation : UInt<6>, imm : UInt<64>, aluResult : UInt<64>, opcode : UInt<7>, isTrue : UInt<1>, isJALR : UInt<1>, isBType : UInt<1>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, memWrite : UInt<1>, immRs2ToALU : UInt<1>, aluY : UInt<64>, pcRs1ToALU : UInt<1>, aluX : UInt<64>, isIType : UInt<1>, isRType : UInt<1>, isWord : UInt<1>, ifWriteToReg : UInt<1>, address : UInt<64>, writeData : UInt<64>, rs1 : UInt<5>, readDataRs1 : UInt<64>, rs2 : UInt<5>, readDataRs2 : UInt<64>, rd : UInt<5>, resultToReg : UInt<64>, bitType : UInt<2>, isUnsigned : UInt<1>, readData : UInt<64>, regAll : UInt<64>[32]}

    inst pcReg of PCReg @[PiplineCPUGeneral.scala 89:21]
    pcReg.clock <= clock
    pcReg.reset <= reset
    inst instMemory of InstMemory @[PiplineCPUGeneral.scala 90:26]
    instMemory.clock <= clock
    instMemory.reset <= reset
    inst controlUnit of ControlUnit @[PiplineCPUGeneral.scala 91:27]
    controlUnit.clock <= clock
    controlUnit.reset <= reset
    inst inst2ImmUnit of Inst2ImmUnit @[PiplineCPUGeneral.scala 92:28]
    inst2ImmUnit.clock <= clock
    inst2ImmUnit.reset <= reset
    inst regUnit of RegUnitWithForwarding @[PiplineCPUGeneral.scala 93:23]
    regUnit.clock <= clock
    regUnit.reset <= reset
    inst aluControlUnit of ALUControlUnit @[PiplineCPUGeneral.scala 94:30]
    aluControlUnit.clock <= clock
    aluControlUnit.reset <= reset
    inst pcSelectUnit of PCSelectUnit @[PiplineCPUGeneral.scala 95:28]
    pcSelectUnit.clock <= clock
    pcSelectUnit.reset <= reset
    inst alu of ALU @[PiplineCPUGeneral.scala 96:19]
    alu.clock <= clock
    alu.reset <= reset
    inst dataMemory of DataMemory @[PiplineCPUGeneral.scala 97:26]
    dataMemory.clock <= clock
    dataMemory.reset <= reset
    inst resSelectUnit of ResSelectUnit @[PiplineCPUGeneral.scala 98:29]
    resSelectUnit.clock <= clock
    resSelectUnit.reset <= reset
    inst ifIDStageRegs of IFIDStageRegs @[PiplineCPUGeneral.scala 100:29]
    ifIDStageRegs.clock <= clock
    ifIDStageRegs.reset <= reset
    inst idEXEStageRegs of IDEXEStageRegs @[PiplineCPUGeneral.scala 101:30]
    idEXEStageRegs.clock <= clock
    idEXEStageRegs.reset <= reset
    inst exeMEMStageRegs of EXEMEMStageRegs @[PiplineCPUGeneral.scala 102:31]
    exeMEMStageRegs.clock <= clock
    exeMEMStageRegs.reset <= reset
    inst memWBStageRegs of MEMWBStageRegs @[PiplineCPUGeneral.scala 103:30]
    memWBStageRegs.clock <= clock
    memWBStageRegs.reset <= reset
    node rs1UInt = cat(UInt<1>("h0"), io.rs1) @[Cat.scala 33:92]
    node rs2UInt = cat(UInt<1>("h0"), io.rs2) @[Cat.scala 33:92]
    node rdUInt = cat(UInt<1>("h0"), io.rd) @[Cat.scala 33:92]
    inst branchControlUnit of BranchControlUnit @[PiplineCPU.scala 30:33]
    branchControlUnit.clock <= clock
    branchControlUnit.reset <= reset
    inst dataControlUnit of DataControlUnit @[PiplineCPU.scala 31:31]
    dataControlUnit.clock <= clock
    dataControlUnit.reset <= reset
    io.isValidInst <= controlUnit.io.isValidInst @[PiplineCPU.scala 35:18]
    io.ifPC <= ifIDStageRegs.io.in.pc @[PiplineCPU.scala 37:11]
    io.ifInst <= ifIDStageRegs.io.in.inst @[PiplineCPU.scala 38:13]
    io.idPC <= idEXEStageRegs.io.in.pc @[PiplineCPU.scala 39:11]
    io.idInst <= idEXEStageRegs.io.in.inst @[PiplineCPU.scala 40:13]
    io.exePC <= exeMEMStageRegs.io.in.pc @[PiplineCPU.scala 41:12]
    io.exeInst <= exeMEMStageRegs.io.in.inst @[PiplineCPU.scala 42:14]
    io.memPC <= memWBStageRegs.io.in.pc @[PiplineCPU.scala 43:12]
    io.memInst <= memWBStageRegs.io.in.inst @[PiplineCPU.scala 44:14]
    io.wbPC <= memWBStageRegs.io.out.pc @[PiplineCPU.scala 45:11]
    io.wbInst <= memWBStageRegs.io.out.inst @[PiplineCPU.scala 46:13]
    io.resultToReg <= regUnit.io.writeData @[PiplineCPU.scala 48:18]
    io.readData <= dataMemory.io.readData @[PiplineCPU.scala 49:15]
    io.aluResult <= alu.io.result @[PiplineCPU.scala 50:16]
    io.isTrue <= pcSelectUnit.io.isTrue @[PiplineCPU.scala 52:13]
    io.opcode <= controlUnit.io.opcode @[PiplineCPU.scala 53:13]
    io.isJALR <= pcSelectUnit.io.isJALR @[PiplineCPU.scala 54:13]
    io.isBType <= pcSelectUnit.io.isBType @[PiplineCPU.scala 55:14]
    io.isJump <= pcSelectUnit.io.isJump @[PiplineCPU.scala 56:13]
    io.immALUToReg <= controlUnit.io.immALUToReg @[PiplineCPU.scala 57:18]
    io.memRead <= dataMemory.io.memRead @[PiplineCPU.scala 58:14]
    io.memWrite <= dataMemory.io.memWrite @[PiplineCPU.scala 59:15]
    io.immRs2ToALU <= controlUnit.io.immRs2ToALU @[PiplineCPU.scala 60:18]
    io.aluY <= alu.io.y @[PiplineCPU.scala 61:11]
    io.pcRs1ToALU <= controlUnit.io.pcRs1ToALU @[PiplineCPU.scala 62:17]
    io.aluX <= alu.io.x @[PiplineCPU.scala 63:11]
    io.isIType <= controlUnit.io.isIType @[PiplineCPU.scala 64:14]
    io.isRType <= controlUnit.io.isRType @[PiplineCPU.scala 65:14]
    io.isWord <= controlUnit.io.isWord @[PiplineCPU.scala 66:13]
    io.ifWriteToReg <= regUnit.io.writeEnable @[PiplineCPU.scala 67:19]
    io.address <= dataMemory.io.address @[PiplineCPU.scala 69:14]
    io.writeData <= dataMemory.io.writeData @[PiplineCPU.scala 70:16]
    io.aluOperation <= alu.io.aluOperation @[PiplineCPU.scala 72:19]
    io.imm <= inst2ImmUnit.io.imm @[PiplineCPU.scala 73:10]
    io.rs1 <= regUnit.io.rs1 @[PiplineCPU.scala 74:10]
    io.readDataRs1 <= regUnit.io.readDataRs1 @[PiplineCPU.scala 75:18]
    io.rs2 <= regUnit.io.rs2 @[PiplineCPU.scala 76:10]
    io.readDataRs2 <= regUnit.io.readDataRs2 @[PiplineCPU.scala 77:18]
    io.rd <= regUnit.io.rd @[PiplineCPU.scala 78:9]
    io.nextPC <= branchControlUnit.io.nextPC @[PiplineCPU.scala 79:13]
    io.bitType <= dataMemory.io.bitType @[PiplineCPU.scala 81:14]
    io.isUnsigned <= dataMemory.io.isUnsigned @[PiplineCPU.scala 82:17]
    io.regAll[0] <= regUnit.io.regAll[0] @[PiplineCPU.scala 85:18]
    io.regAll[1] <= regUnit.io.regAll[1] @[PiplineCPU.scala 85:18]
    io.regAll[2] <= regUnit.io.regAll[2] @[PiplineCPU.scala 85:18]
    io.regAll[3] <= regUnit.io.regAll[3] @[PiplineCPU.scala 85:18]
    io.regAll[4] <= regUnit.io.regAll[4] @[PiplineCPU.scala 85:18]
    io.regAll[5] <= regUnit.io.regAll[5] @[PiplineCPU.scala 85:18]
    io.regAll[6] <= regUnit.io.regAll[6] @[PiplineCPU.scala 85:18]
    io.regAll[7] <= regUnit.io.regAll[7] @[PiplineCPU.scala 85:18]
    io.regAll[8] <= regUnit.io.regAll[8] @[PiplineCPU.scala 85:18]
    io.regAll[9] <= regUnit.io.regAll[9] @[PiplineCPU.scala 85:18]
    io.regAll[10] <= regUnit.io.regAll[10] @[PiplineCPU.scala 85:18]
    io.regAll[11] <= regUnit.io.regAll[11] @[PiplineCPU.scala 85:18]
    io.regAll[12] <= regUnit.io.regAll[12] @[PiplineCPU.scala 85:18]
    io.regAll[13] <= regUnit.io.regAll[13] @[PiplineCPU.scala 85:18]
    io.regAll[14] <= regUnit.io.regAll[14] @[PiplineCPU.scala 85:18]
    io.regAll[15] <= regUnit.io.regAll[15] @[PiplineCPU.scala 85:18]
    io.regAll[16] <= regUnit.io.regAll[16] @[PiplineCPU.scala 85:18]
    io.regAll[17] <= regUnit.io.regAll[17] @[PiplineCPU.scala 85:18]
    io.regAll[18] <= regUnit.io.regAll[18] @[PiplineCPU.scala 85:18]
    io.regAll[19] <= regUnit.io.regAll[19] @[PiplineCPU.scala 85:18]
    io.regAll[20] <= regUnit.io.regAll[20] @[PiplineCPU.scala 85:18]
    io.regAll[21] <= regUnit.io.regAll[21] @[PiplineCPU.scala 85:18]
    io.regAll[22] <= regUnit.io.regAll[22] @[PiplineCPU.scala 85:18]
    io.regAll[23] <= regUnit.io.regAll[23] @[PiplineCPU.scala 85:18]
    io.regAll[24] <= regUnit.io.regAll[24] @[PiplineCPU.scala 85:18]
    io.regAll[25] <= regUnit.io.regAll[25] @[PiplineCPU.scala 85:18]
    io.regAll[26] <= regUnit.io.regAll[26] @[PiplineCPU.scala 85:18]
    io.regAll[27] <= regUnit.io.regAll[27] @[PiplineCPU.scala 85:18]
    io.regAll[28] <= regUnit.io.regAll[28] @[PiplineCPU.scala 85:18]
    io.regAll[29] <= regUnit.io.regAll[29] @[PiplineCPU.scala 85:18]
    io.regAll[30] <= regUnit.io.regAll[30] @[PiplineCPU.scala 85:18]
    io.regAll[31] <= regUnit.io.regAll[31] @[PiplineCPU.scala 85:18]
    node opcode = bits(ifIDStageRegs.io.out.inst, 6, 0) @[PiplineCPU.scala 100:22]
    node rs1 = bits(ifIDStageRegs.io.out.inst, 19, 15) @[PiplineCPU.scala 102:19]
    node rs2 = bits(ifIDStageRegs.io.out.inst, 24, 20) @[PiplineCPU.scala 103:19]
    node rd = bits(ifIDStageRegs.io.out.inst, 11, 7) @[PiplineCPU.scala 104:18]
    node funct3 = bits(ifIDStageRegs.io.out.inst, 14, 12) @[PiplineCPU.scala 105:22]
    node funct7 = bits(ifIDStageRegs.io.out.inst, 31, 25) @[PiplineCPU.scala 106:22]
    node bitType = bits(exeMEMStageRegs.io.out.inst, 13, 12) @[PiplineCPU.scala 108:24]
    node isUnsigned = bits(exeMEMStageRegs.io.out.inst, 14, 14) @[PiplineCPU.scala 109:27]
    node wbRd = bits(memWBStageRegs.io.out.inst, 11, 7) @[PiplineCPU.scala 111:20]
    ifIDStageRegs.io.stall <= dataControlUnit.io.stall @[PiplineCPU.scala 113:26]
    ifIDStageRegs.io.flush <= branchControlUnit.io.flush @[PiplineCPU.scala 114:26]
    ifIDStageRegs.io.in.pc <= pcReg.io.out @[PiplineCPU.scala 115:26]
    ifIDStageRegs.io.in.inst <= instMemory.io.inst @[PiplineCPU.scala 116:28]
    idEXEStageRegs.io.stall <= UInt<1>("h0") @[PiplineCPU.scala 118:27]
    idEXEStageRegs.io.flush <= dataControlUnit.io.flush @[PiplineCPU.scala 119:27]
    idEXEStageRegs.io.in.pc <= ifIDStageRegs.io.out.pc @[PiplineCPU.scala 120:27]
    idEXEStageRegs.io.in.inst <= ifIDStageRegs.io.out.inst @[PiplineCPU.scala 121:29]
    idEXEStageRegs.io.in.isJALR <= controlUnit.io.isJALR @[PiplineCPU.scala 122:31]
    idEXEStageRegs.io.in.isBType <= controlUnit.io.isBType @[PiplineCPU.scala 123:32]
    idEXEStageRegs.io.in.isJump <= controlUnit.io.isJump @[PiplineCPU.scala 124:31]
    idEXEStageRegs.io.in.immALUToReg <= controlUnit.io.immALUToReg @[PiplineCPU.scala 125:36]
    idEXEStageRegs.io.in.memRead <= controlUnit.io.memRead @[PiplineCPU.scala 126:32]
    idEXEStageRegs.io.in.memWrite <= controlUnit.io.memWrite @[PiplineCPU.scala 127:33]
    idEXEStageRegs.io.in.writeEnable <= controlUnit.io.ifWriteToReg @[PiplineCPU.scala 128:36]
    idEXEStageRegs.io.in.aluOperation <= aluControlUnit.io.aluOperation @[PiplineCPU.scala 129:37]
    idEXEStageRegs.io.in.readDataRs2 <= regUnit.io.readDataRs2 @[PiplineCPU.scala 130:36]
    idEXEStageRegs.io.in.rd <= rd @[PiplineCPU.scala 131:27]
    node _idEXEStageRegs_io_in_aluX_T = mux(controlUnit.io.pcRs1ToALU, ifIDStageRegs.io.out.pc, regUnit.io.readDataRs1) @[PiplineCPU.scala 132:35]
    idEXEStageRegs.io.in.aluX <= _idEXEStageRegs_io_in_aluX_T @[PiplineCPU.scala 132:29]
    node _idEXEStageRegs_io_in_aluY_T = mux(controlUnit.io.immRs2ToALU, inst2ImmUnit.io.imm, regUnit.io.readDataRs2) @[PiplineCPU.scala 137:35]
    idEXEStageRegs.io.in.aluY <= _idEXEStageRegs_io_in_aluY_T @[PiplineCPU.scala 137:29]
    idEXEStageRegs.io.in.imm <= inst2ImmUnit.io.imm @[PiplineCPU.scala 142:28]
    exeMEMStageRegs.io.stall <= UInt<1>("h0") @[PiplineCPU.scala 144:28]
    exeMEMStageRegs.io.flush <= UInt<1>("h0") @[PiplineCPU.scala 145:28]
    exeMEMStageRegs.io.in.pc <= idEXEStageRegs.io.out.pc @[PiplineCPU.scala 146:28]
    exeMEMStageRegs.io.in.inst <= idEXEStageRegs.io.out.inst @[PiplineCPU.scala 147:30]
    exeMEMStageRegs.io.in.isJump <= idEXEStageRegs.io.out.isJump @[PiplineCPU.scala 148:32]
    exeMEMStageRegs.io.in.immALUToReg <= idEXEStageRegs.io.out.immALUToReg @[PiplineCPU.scala 149:37]
    exeMEMStageRegs.io.in.memRead <= idEXEStageRegs.io.out.memRead @[PiplineCPU.scala 150:33]
    exeMEMStageRegs.io.in.memWrite <= idEXEStageRegs.io.out.memWrite @[PiplineCPU.scala 151:34]
    exeMEMStageRegs.io.in.writeEnable <= idEXEStageRegs.io.out.writeEnable @[PiplineCPU.scala 152:37]
    exeMEMStageRegs.io.in.readDataRs2 <= idEXEStageRegs.io.out.readDataRs2 @[PiplineCPU.scala 153:37]
    exeMEMStageRegs.io.in.rd <= idEXEStageRegs.io.out.rd @[PiplineCPU.scala 154:28]
    exeMEMStageRegs.io.in.aluResult <= alu.io.result @[PiplineCPU.scala 155:35]
    exeMEMStageRegs.io.in.imm <= idEXEStageRegs.io.out.imm @[PiplineCPU.scala 156:29]
    memWBStageRegs.io.stall <= UInt<1>("h0") @[PiplineCPU.scala 158:27]
    memWBStageRegs.io.flush <= UInt<1>("h0") @[PiplineCPU.scala 159:27]
    memWBStageRegs.io.in.pc <= exeMEMStageRegs.io.out.pc @[PiplineCPU.scala 160:27]
    memWBStageRegs.io.in.inst <= exeMEMStageRegs.io.out.inst @[PiplineCPU.scala 161:29]
    memWBStageRegs.io.in.isJump <= exeMEMStageRegs.io.out.isJump @[PiplineCPU.scala 162:31]
    memWBStageRegs.io.in.immALUToReg <= exeMEMStageRegs.io.out.immALUToReg @[PiplineCPU.scala 163:36]
    memWBStageRegs.io.in.memRead <= exeMEMStageRegs.io.out.memRead @[PiplineCPU.scala 164:32]
    memWBStageRegs.io.in.writeEnable <= exeMEMStageRegs.io.out.writeEnable @[PiplineCPU.scala 165:36]
    memWBStageRegs.io.in.readData <= dataMemory.io.readData @[PiplineCPU.scala 166:33]
    memWBStageRegs.io.in.rd <= exeMEMStageRegs.io.in.rd @[PiplineCPU.scala 167:27]
    memWBStageRegs.io.in.aluResult <= exeMEMStageRegs.io.out.aluResult @[PiplineCPU.scala 168:34]
    memWBStageRegs.io.in.imm <= exeMEMStageRegs.io.out.imm @[PiplineCPU.scala 169:28]
    branchControlUnit.io.keep <= dataControlUnit.io.keep @[PiplineCPU.scala 171:29]
    branchControlUnit.io.isJump <= controlUnit.io.isJump @[PiplineCPU.scala 172:31]
    branchControlUnit.io.isBType <= controlUnit.io.isBType @[PiplineCPU.scala 173:32]
    branchControlUnit.io.ifPC <= pcReg.io.out @[PiplineCPU.scala 174:29]
    branchControlUnit.io.idPC <= ifIDStageRegs.io.out.pc @[PiplineCPU.scala 175:29]
    branchControlUnit.io.exePC <= idEXEStageRegs.io.out.pc @[PiplineCPU.scala 176:30]
    branchControlUnit.io.selectPC <= pcSelectUnit.io.nextPC @[PiplineCPU.scala 177:33]
    dataControlUnit.io.inWriteEnable <= memWBStageRegs.io.out.writeEnable @[PiplineCPU.scala 179:36]
    dataControlUnit.io.inRd <= wbRd @[PiplineCPU.scala 180:27]
    dataControlUnit.io.inData <= resSelectUnit.io.out @[PiplineCPU.scala 181:29]
    dataControlUnit.io.pcRs1ToAlu <= controlUnit.io.pcRs1ToALU @[PiplineCPU.scala 182:33]
    dataControlUnit.io.rs1 <= rs1 @[PiplineCPU.scala 183:26]
    dataControlUnit.io.memWrite <= controlUnit.io.memWrite @[PiplineCPU.scala 184:31]
    dataControlUnit.io.immRs2ToAlu <= controlUnit.io.immRs2ToALU @[PiplineCPU.scala 185:34]
    dataControlUnit.io.rs2 <= rs2 @[PiplineCPU.scala 186:26]
    dataControlUnit.io.exeWriteEnable <= idEXEStageRegs.io.out.writeEnable @[PiplineCPU.scala 187:37]
    dataControlUnit.io.exeRd <= idEXEStageRegs.io.out.rd @[PiplineCPU.scala 188:28]
    dataControlUnit.io.memWriteEnable <= exeMEMStageRegs.io.out.writeEnable @[PiplineCPU.scala 189:37]
    dataControlUnit.io.memRd <= exeMEMStageRegs.io.out.rd @[PiplineCPU.scala 190:28]
    dataControlUnit.io.exePC <= idEXEStageRegs.io.out.pc @[PiplineCPU.scala 191:28]
    dataControlUnit.io.memPC <= exeMEMStageRegs.io.out.pc @[PiplineCPU.scala 192:28]
    dataControlUnit.io.wbPC <= memWBStageRegs.io.out.pc @[PiplineCPU.scala 193:27]
    pcReg.io.in <= branchControlUnit.io.nextPC @[PiplineCPU.scala 195:15]
    instMemory.io.address <= pcReg.io.out @[PiplineCPU.scala 197:25]
    controlUnit.io.opcode <= opcode @[PiplineCPU.scala 199:25]
    aluControlUnit.io.isBType <= controlUnit.io.isBType @[PiplineCPU.scala 201:29]
    aluControlUnit.io.isIType <= controlUnit.io.isIType @[PiplineCPU.scala 202:29]
    aluControlUnit.io.isRType <= controlUnit.io.isRType @[PiplineCPU.scala 203:29]
    aluControlUnit.io.isWord <= controlUnit.io.isWord @[PiplineCPU.scala 204:28]
    aluControlUnit.io.funct3 <= funct3 @[PiplineCPU.scala 205:28]
    aluControlUnit.io.funct7 <= funct7 @[PiplineCPU.scala 206:28]
    regUnit.io.writeEnable <= dataControlUnit.io.writeEnable @[PiplineCPU.scala 208:26]
    regUnit.io.rs1 <= rs1 @[PiplineCPU.scala 209:18]
    regUnit.io.rs2 <= rs2 @[PiplineCPU.scala 210:18]
    regUnit.io.rd <= dataControlUnit.io.rd @[PiplineCPU.scala 211:17]
    regUnit.io.writeData <= dataControlUnit.io.data @[PiplineCPU.scala 212:24]
    inst2ImmUnit.io.inst <= ifIDStageRegs.io.out.inst @[PiplineCPU.scala 214:24]
    node _pcSelectUnit_io_pcPlus4_T = add(idEXEStageRegs.io.out.pc, UInt<3>("h4")) @[PiplineCPU.scala 216:36]
    node _pcSelectUnit_io_pcPlus4_T_1 = tail(_pcSelectUnit_io_pcPlus4_T, 1) @[PiplineCPU.scala 216:36]
    pcSelectUnit.io.pcPlus4 <= _pcSelectUnit_io_pcPlus4_T_1 @[PiplineCPU.scala 216:27]
    node _pcSelectUnit_io_pcPlusImm_T = add(idEXEStageRegs.io.out.pc, idEXEStageRegs.io.out.imm) @[PiplineCPU.scala 217:38]
    node _pcSelectUnit_io_pcPlusImm_T_1 = tail(_pcSelectUnit_io_pcPlusImm_T, 1) @[PiplineCPU.scala 217:38]
    pcSelectUnit.io.pcPlusImm <= _pcSelectUnit_io_pcPlusImm_T_1 @[PiplineCPU.scala 217:29]
    pcSelectUnit.io.isJALR <= idEXEStageRegs.io.out.isJALR @[PiplineCPU.scala 218:26]
    pcSelectUnit.io.isBType <= idEXEStageRegs.io.out.isBType @[PiplineCPU.scala 219:27]
    pcSelectUnit.io.isJump <= idEXEStageRegs.io.out.isJump @[PiplineCPU.scala 220:26]
    node _pcSelectUnit_io_isTrue_T = bits(alu.io.result, 0, 0) @[PiplineCPU.scala 221:42]
    pcSelectUnit.io.isTrue <= _pcSelectUnit_io_isTrue_T @[PiplineCPU.scala 221:26]
    pcSelectUnit.io.aluResult <= alu.io.result @[PiplineCPU.scala 222:29]
    alu.io.aluOperation <= idEXEStageRegs.io.out.aluOperation @[PiplineCPU.scala 224:23]
    alu.io.x <= idEXEStageRegs.io.out.aluX @[PiplineCPU.scala 225:12]
    alu.io.y <= idEXEStageRegs.io.out.aluY @[PiplineCPU.scala 226:12]
    dataMemory.io.memRead <= exeMEMStageRegs.io.out.memRead @[PiplineCPU.scala 228:25]
    dataMemory.io.memWrite <= exeMEMStageRegs.io.out.memWrite @[PiplineCPU.scala 229:26]
    dataMemory.io.address <= exeMEMStageRegs.io.out.aluResult @[PiplineCPU.scala 230:25]
    dataMemory.io.writeData <= exeMEMStageRegs.io.out.readDataRs2 @[PiplineCPU.scala 231:27]
    dataMemory.io.bitType <= bitType @[PiplineCPU.scala 232:25]
    dataMemory.io.isUnsigned <= isUnsigned @[PiplineCPU.scala 233:28]
    resSelectUnit.io.isJump <= memWBStageRegs.io.out.isJump @[PiplineCPU.scala 235:27]
    resSelectUnit.io.immALUToReg <= memWBStageRegs.io.out.immALUToReg @[PiplineCPU.scala 236:32]
    resSelectUnit.io.memRead <= memWBStageRegs.io.out.memRead @[PiplineCPU.scala 237:28]
    resSelectUnit.io.readData <= memWBStageRegs.io.out.readData @[PiplineCPU.scala 238:29]
    resSelectUnit.io.aluResult <= memWBStageRegs.io.out.aluResult @[PiplineCPU.scala 239:30]
    resSelectUnit.io.imm <= memWBStageRegs.io.out.imm @[PiplineCPU.scala 240:24]
    node _resSelectUnit_io_pcPlus4_T = add(memWBStageRegs.io.out.pc, UInt<3>("h4")) @[PiplineCPU.scala 241:36]
    node _resSelectUnit_io_pcPlus4_T_1 = tail(_resSelectUnit_io_pcPlus4_T, 1) @[PiplineCPU.scala 241:36]
    resSelectUnit.io.pcPlus4 <= _resSelectUnit_io_pcPlus4_T_1 @[PiplineCPU.scala 241:28]

  module PiplineCPUwithBPandFSimplify :
    input clock : Clock
    input reset : UInt<1>
    output io : { isValidInst : UInt<1>, pc : UInt<64>, nextPC : UInt<64>, inst : UInt<32>, aluOperation : UInt<6>, imm : UInt<64>, aluResult : UInt<64>, opcode : UInt<7>, isTrue : UInt<1>, isJALR : UInt<1>, isBType : UInt<1>, isJump : UInt<1>, immALUToReg : UInt<1>, memRead : UInt<1>, memWrite : UInt<1>, immRs2ToALU : UInt<1>, pcRs1ToALU : UInt<1>, isIType : UInt<1>, isRType : UInt<1>, isWord : UInt<1>, ifWriteToReg : UInt<1>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, bitType : UInt<2>, isUnsigned : UInt<1>, readData : UInt<64>}

    inst cpu of PiplineCPU @[PiplineCPUwithBPandF.scala 287:19]
    cpu.clock <= clock
    cpu.reset <= reset
    io.isValidInst <= cpu.io.isValidInst @[PiplineCPUwithBPandF.scala 289:18]
    io.pc <= cpu.io.ifPC @[PiplineCPUwithBPandF.scala 291:9]
    io.nextPC <= cpu.io.nextPC @[PiplineCPUwithBPandF.scala 292:13]
    io.inst <= cpu.io.ifInst @[PiplineCPUwithBPandF.scala 293:11]
    io.aluOperation <= cpu.io.aluOperation @[PiplineCPUwithBPandF.scala 295:19]
    io.imm <= cpu.io.imm @[PiplineCPUwithBPandF.scala 296:10]
    io.aluResult <= cpu.io.aluResult @[PiplineCPUwithBPandF.scala 297:16]
    io.opcode <= cpu.io.opcode @[PiplineCPUwithBPandF.scala 299:13]
    io.isTrue <= cpu.io.isTrue @[PiplineCPUwithBPandF.scala 300:13]
    io.isJALR <= cpu.io.isJALR @[PiplineCPUwithBPandF.scala 301:13]
    io.isBType <= cpu.io.isBType @[PiplineCPUwithBPandF.scala 302:14]
    io.isJump <= cpu.io.isJump @[PiplineCPUwithBPandF.scala 303:13]
    io.immALUToReg <= cpu.io.immALUToReg @[PiplineCPUwithBPandF.scala 304:18]
    io.memRead <= cpu.io.memRead @[PiplineCPUwithBPandF.scala 305:14]
    io.memWrite <= cpu.io.memWrite @[PiplineCPUwithBPandF.scala 306:15]
    io.immRs2ToALU <= cpu.io.immRs2ToALU @[PiplineCPUwithBPandF.scala 307:18]
    io.pcRs1ToALU <= cpu.io.pcRs1ToALU @[PiplineCPUwithBPandF.scala 308:17]
    io.isIType <= cpu.io.isIType @[PiplineCPUwithBPandF.scala 309:14]
    io.isRType <= cpu.io.isRType @[PiplineCPUwithBPandF.scala 310:14]
    io.isWord <= cpu.io.isWord @[PiplineCPUwithBPandF.scala 311:13]
    io.ifWriteToReg <= cpu.io.ifWriteToReg @[PiplineCPUwithBPandF.scala 312:19]
    io.rs1 <= cpu.io.rs1 @[PiplineCPUwithBPandF.scala 314:10]
    io.rs2 <= cpu.io.rs2 @[PiplineCPUwithBPandF.scala 315:10]
    io.rd <= cpu.io.rd @[PiplineCPUwithBPandF.scala 316:9]
    io.bitType <= cpu.io.bitType @[PiplineCPUwithBPandF.scala 318:14]
    io.isUnsigned <= cpu.io.isUnsigned @[PiplineCPUwithBPandF.scala 319:17]
    io.readData <= cpu.io.readData @[PiplineCPUwithBPandF.scala 320:15]

