Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2020p2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3bb9b409a0d644e9b607ef9d05d023cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/git/step_into_mips/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/git/step_into_mips/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/git/step_into_mips/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/git/step_into_mips/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addra' [D:/git/step_into_mips/rtl/top.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addra' [D:/git/step_into_mips/rtl/top.v:33]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [D:/git/step_into_mips/rtl/top.v:32]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
