<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Anvyl.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/ram32k8.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/ram32k8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/ram32k8.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sys_tim011_anvyl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sys_tim011_anvyl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sys_tim011_anvyl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sys_tim011_anvyl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sys_tim011_anvyl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sys_tim011_anvyl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sys_tim011_anvyl.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sys_tim011_anvyl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sys_tim011_anvyl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sys_tim011_anvyl.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sys_tim011_anvyl.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sys_tim011_anvyl.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sys_tim011_anvyl.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sys_tim011_anvyl.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sys_tim011_anvyl.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sys_tim011_anvyl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sys_tim011_anvyl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sys_tim011_anvyl.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sys_tim011_anvyl.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sys_tim011_anvyl.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sys_tim011_anvyl.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sys_tim011_anvyl.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sys_tim011_anvyl.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sys_tim011_anvyl_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sys_tim011_anvyl_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sys_tim011_anvyl_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sys_tim011_anvyl_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sys_tim011_anvyl_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sys_tim011_anvyl_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sys_tim011_anvyl_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sys_tim011_anvyl_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sys_tim011_anvyl_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sys_tim011_anvyl_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sys_tim011_anvyl_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sys_tim011_anvyl_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sys_tim011_anvyl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1624162295" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8955009692974431584" xil_pn:start_ts="1624162295">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624162296" xil_pn:in_ck="3988138816558234991" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2676650250189435032" xil_pn:start_ts="1624162295">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ram32k8.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram32k8.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1624162296" xil_pn:in_ck="2481372430454900158" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1624162296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624162296" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5384405117676379362" xil_pn:start_ts="1624162296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624162296" xil_pn:in_ck="2481372430454900158" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756275229" xil_pn:start_ts="1624162296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624162296" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5821041948460941022" xil_pn:start_ts="1624162296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624176245" xil_pn:in_ck="800075613461293589" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8834036897287638479" xil_pn:start_ts="1624176230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sys_tim011_anvyl.lso"/>
      <outfile xil_pn:name="sys_tim011_anvyl.ngc"/>
      <outfile xil_pn:name="sys_tim011_anvyl.ngr"/>
      <outfile xil_pn:name="sys_tim011_anvyl.prj"/>
      <outfile xil_pn:name="sys_tim011_anvyl.stx"/>
      <outfile xil_pn:name="sys_tim011_anvyl.syr"/>
      <outfile xil_pn:name="sys_tim011_anvyl.xst"/>
      <outfile xil_pn:name="sys_tim011_anvyl_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1624162594" xil_pn:in_ck="-7308661255893006495" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6035491783934669527" xil_pn:start_ts="1624162592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624176252" xil_pn:in_ck="-4224798959783901529" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3969480054270771064" xil_pn:start_ts="1624176245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sys_tim011_anvyl.bld"/>
      <outfile xil_pn:name="sys_tim011_anvyl.ngd"/>
      <outfile xil_pn:name="sys_tim011_anvyl_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1624176268" xil_pn:in_ck="-2903696906520892405" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-8453867640889462296" xil_pn:start_ts="1624176252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sys_tim011_anvyl.pcf"/>
      <outfile xil_pn:name="sys_tim011_anvyl_map.map"/>
      <outfile xil_pn:name="sys_tim011_anvyl_map.mrp"/>
      <outfile xil_pn:name="sys_tim011_anvyl_map.ncd"/>
      <outfile xil_pn:name="sys_tim011_anvyl_map.ngm"/>
      <outfile xil_pn:name="sys_tim011_anvyl_map.xrpt"/>
      <outfile xil_pn:name="sys_tim011_anvyl_summary.xml"/>
      <outfile xil_pn:name="sys_tim011_anvyl_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1624176291" xil_pn:in_ck="-9189116345900480348" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1624176268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sys_tim011_anvyl.ncd"/>
      <outfile xil_pn:name="sys_tim011_anvyl.pad"/>
      <outfile xil_pn:name="sys_tim011_anvyl.par"/>
      <outfile xil_pn:name="sys_tim011_anvyl.ptwx"/>
      <outfile xil_pn:name="sys_tim011_anvyl.unroutes"/>
      <outfile xil_pn:name="sys_tim011_anvyl.xpi"/>
      <outfile xil_pn:name="sys_tim011_anvyl_pad.csv"/>
      <outfile xil_pn:name="sys_tim011_anvyl_pad.txt"/>
      <outfile xil_pn:name="sys_tim011_anvyl_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1624176305" xil_pn:in_ck="6681342303622216102" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1624176291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sys_tim011_anvyl.bgn"/>
      <outfile xil_pn:name="sys_tim011_anvyl.bit"/>
      <outfile xil_pn:name="sys_tim011_anvyl.drc"/>
      <outfile xil_pn:name="sys_tim011_anvyl.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1624176291" xil_pn:in_ck="-2903696906520892537" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1624176283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sys_tim011_anvyl.twr"/>
      <outfile xil_pn:name="sys_tim011_anvyl.twx"/>
    </transform>
  </transforms>

</generated_project>
