dict set slaves control {ports {phaseInc {type i_ap_none width 32} samples {type i_ap_none width 32}} mems {} has_ctrl 0}
set datawidth 32
set addrwidth 32
set intr_clr_mode TOW
