INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/project_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [D:/project_2/project_2.srcs/sources_1/new/project_2.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/project_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
