{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 17 16:08:42 2014 " "Info: Processing started: Sun Aug 17 16:08:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHW -c ProjetoHW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHW -c ProjetoHW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alucontrol:inst21\|op\[1\] " "Warning: Node \"alucontrol:inst21\|op\[1\]\" is a latch" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/alucontrol.sv" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alucontrol:inst21\|op\[0\] " "Warning: Node \"alucontrol:inst21\|op\[0\]\" is a latch" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/alucontrol.sv" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alucontrol:inst21\|op\[2\] " "Warning: Node \"alucontrol:inst21\|op\[2\]\" is a latch" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/alucontrol.sv" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { -776 -672 -656 -608 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register RegistradorPC:inst1\|Saida\[0\] register RegistradorPC:inst1\|Saida\[3\] 91.26 MHz 10.958 ns Internal " "Info: Clock \"clk\" has Internal fmax of 91.26 MHz between source register \"RegistradorPC:inst1\|Saida\[0\]\" and destination register \"RegistradorPC:inst1\|Saida\[3\]\" (period= 10.958 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.777 ns + Longest register register " "Info: + Longest register to register delay is 10.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegistradorPC:inst1\|Saida\[0\] 1 REG LCFF_X23_Y11_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 8; REG Node = 'RegistradorPC:inst1\|Saida\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegistradorPC:inst1|Saida[0] } "NODE_NAME" } } { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorPC.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.053 ns) 0.886 ns Mux_1Bits_ALUsrcA:inst16\|saida\[0\]~31 2 COMB LCCOMB_X22_Y14_N0 4 " "Info: 2: + IC(0.833 ns) + CELL(0.053 ns) = 0.886 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 4; COMB Node = 'Mux_1Bits_ALUsrcA:inst16\|saida\[0\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { RegistradorPC:inst1|Saida[0] Mux_1Bits_ALUsrcA:inst16|saida[0]~31 } "NODE_NAME" } } { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 1.153 ns Ula32:inst20\|carry_temp\[0\]~1 3 COMB LCCOMB_X22_Y14_N10 1 " "Info: 3: + IC(0.214 ns) + CELL(0.053 ns) = 1.153 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 1; COMB Node = 'Ula32:inst20\|carry_temp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Mux_1Bits_ALUsrcA:inst16|saida[0]~31 Ula32:inst20|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 1.412 ns Ula32:inst20\|carry_temp\[1\]~2 4 COMB LCCOMB_X22_Y14_N14 4 " "Info: 4: + IC(0.206 ns) + CELL(0.053 ns) = 1.412 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 4; COMB Node = 'Ula32:inst20\|carry_temp\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { Ula32:inst20|carry_temp[0]~1 Ula32:inst20|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 1.686 ns Ula32:inst20\|carry_temp\[3\]~73 5 COMB LCCOMB_X22_Y14_N30 1 " "Info: 5: + IC(0.221 ns) + CELL(0.053 ns) = 1.686 ns; Loc. = LCCOMB_X22_Y14_N30; Fanout = 1; COMB Node = 'Ula32:inst20\|carry_temp\[3\]~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:inst20|carry_temp[1]~2 Ula32:inst20|carry_temp[3]~73 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.228 ns) 2.159 ns Ula32:inst20\|carry_temp\[3\]~75 6 COMB LCCOMB_X22_Y14_N8 3 " "Info: 6: + IC(0.245 ns) + CELL(0.228 ns) = 2.159 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 3; COMB Node = 'Ula32:inst20\|carry_temp\[3\]~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Ula32:inst20|carry_temp[3]~73 Ula32:inst20|carry_temp[3]~75 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 2.517 ns Ula32:inst20\|carry_temp\[4\]~4 7 COMB LCCOMB_X22_Y14_N2 3 " "Info: 7: + IC(0.305 ns) + CELL(0.053 ns) = 2.517 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 3; COMB Node = 'Ula32:inst20\|carry_temp\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Ula32:inst20|carry_temp[3]~75 Ula32:inst20|carry_temp[4]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.225 ns) 2.969 ns Ula32:inst20\|carry_temp\[5\]~5 8 COMB LCCOMB_X22_Y14_N12 4 " "Info: 8: + IC(0.227 ns) + CELL(0.225 ns) = 2.969 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 4; COMB Node = 'Ula32:inst20\|carry_temp\[5\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { Ula32:inst20|carry_temp[4]~4 Ula32:inst20|carry_temp[5]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.053 ns) 3.399 ns Ula32:inst20\|carry_temp\[7\]~69 9 COMB LCCOMB_X22_Y14_N4 5 " "Info: 9: + IC(0.377 ns) + CELL(0.053 ns) = 3.399 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 5; COMB Node = 'Ula32:inst20\|carry_temp\[7\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { Ula32:inst20|carry_temp[5]~5 Ula32:inst20|carry_temp[7]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 3.686 ns Ula32:inst20\|carry_temp\[9\]~65 10 COMB LCCOMB_X22_Y14_N16 5 " "Info: 10: + IC(0.234 ns) + CELL(0.053 ns) = 3.686 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 5; COMB Node = 'Ula32:inst20\|carry_temp\[9\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:inst20|carry_temp[7]~69 Ula32:inst20|carry_temp[9]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.053 ns) 4.292 ns Ula32:inst20\|carry_temp\[11\]~61 11 COMB LCCOMB_X19_Y14_N0 5 " "Info: 11: + IC(0.553 ns) + CELL(0.053 ns) = 4.292 ns; Loc. = LCCOMB_X19_Y14_N0; Fanout = 5; COMB Node = 'Ula32:inst20\|carry_temp\[11\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { Ula32:inst20|carry_temp[9]~65 Ula32:inst20|carry_temp[11]~61 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.053 ns) 4.953 ns Ula32:inst20\|carry_temp\[13\]~57 12 COMB LCCOMB_X19_Y13_N4 5 " "Info: 12: + IC(0.608 ns) + CELL(0.053 ns) = 4.953 ns; Loc. = LCCOMB_X19_Y13_N4; Fanout = 5; COMB Node = 'Ula32:inst20\|carry_temp\[13\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { Ula32:inst20|carry_temp[11]~61 Ula32:inst20|carry_temp[13]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 5.216 ns Ula32:inst20\|carry_temp\[15\]~53 13 COMB LCCOMB_X19_Y13_N16 6 " "Info: 13: + IC(0.210 ns) + CELL(0.053 ns) = 5.216 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 6; COMB Node = 'Ula32:inst20\|carry_temp\[15\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:inst20|carry_temp[13]~57 Ula32:inst20|carry_temp[15]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.053 ns) 5.511 ns Ula32:inst20\|carry_temp\[17\]~49 14 COMB LCCOMB_X19_Y13_N12 5 " "Info: 14: + IC(0.242 ns) + CELL(0.053 ns) = 5.511 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 5; COMB Node = 'Ula32:inst20\|carry_temp\[17\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.295 ns" { Ula32:inst20|carry_temp[15]~53 Ula32:inst20|carry_temp[17]~49 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.346 ns) 6.393 ns Ula32:inst20\|carry_temp\[18\]~19 15 COMB LCCOMB_X17_Y13_N0 1 " "Info: 15: + IC(0.536 ns) + CELL(0.346 ns) = 6.393 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 1; COMB Node = 'Ula32:inst20\|carry_temp\[18\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { Ula32:inst20|carry_temp[17]~49 Ula32:inst20|carry_temp[18]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.346 ns) 7.087 ns Ula32:inst20\|carry_temp\[20\]~20 16 COMB LCCOMB_X18_Y13_N20 1 " "Info: 16: + IC(0.348 ns) + CELL(0.346 ns) = 7.087 ns; Loc. = LCCOMB_X18_Y13_N20; Fanout = 1; COMB Node = 'Ula32:inst20\|carry_temp\[20\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { Ula32:inst20|carry_temp[18]~19 Ula32:inst20|carry_temp[20]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.195 ns) + CELL(0.053 ns) 7.335 ns Ula32:inst20\|carry_temp\[22\]~22 17 COMB LCCOMB_X18_Y13_N26 1 " "Info: 17: + IC(0.195 ns) + CELL(0.053 ns) = 7.335 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 1; COMB Node = 'Ula32:inst20\|carry_temp\[22\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.248 ns" { Ula32:inst20|carry_temp[20]~20 Ula32:inst20|carry_temp[22]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.053 ns) 7.681 ns Ula32:inst20\|carry_temp\[24\]~24 18 COMB LCCOMB_X19_Y13_N28 2 " "Info: 18: + IC(0.293 ns) + CELL(0.053 ns) = 7.681 ns; Loc. = LCCOMB_X19_Y13_N28; Fanout = 2; COMB Node = 'Ula32:inst20\|carry_temp\[24\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.346 ns" { Ula32:inst20|carry_temp[22]~22 Ula32:inst20|carry_temp[24]~24 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.053 ns) 8.293 ns Ula32:inst20\|carry_temp\[27\]~26DUPLICATE 19 COMB LCCOMB_X22_Y13_N26 4 " "Info: 19: + IC(0.559 ns) + CELL(0.053 ns) = 8.293 ns; Loc. = LCCOMB_X22_Y13_N26; Fanout = 4; COMB Node = 'Ula32:inst20\|carry_temp\[27\]~26DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { Ula32:inst20|carry_temp[24]~24 Ula32:inst20|carry_temp[27]~26DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 8.581 ns Ula32:inst20\|carry_temp\[29\]~27 20 COMB LCCOMB_X22_Y13_N30 3 " "Info: 20: + IC(0.235 ns) + CELL(0.053 ns) = 8.581 ns; Loc. = LCCOMB_X22_Y13_N30; Fanout = 3; COMB Node = 'Ula32:inst20\|carry_temp\[29\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { Ula32:inst20|carry_temp[27]~26DUPLICATE Ula32:inst20|carry_temp[29]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.053 ns) 8.872 ns Ula32:inst20\|Mux0~1 21 COMB LCCOMB_X22_Y13_N18 5 " "Info: 21: + IC(0.238 ns) + CELL(0.053 ns) = 8.872 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 5; COMB Node = 'Ula32:inst20\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { Ula32:inst20|carry_temp[29]~27 Ula32:inst20|Mux0~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.154 ns) 9.255 ns inst30 22 COMB LCCOMB_X22_Y13_N12 22 " "Info: 22: + IC(0.229 ns) + CELL(0.154 ns) = 9.255 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 22; COMB Node = 'inst30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.383 ns" { Ula32:inst20|Mux0~1 inst30 } "NODE_NAME" } } { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 104 960 1024 152 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.746 ns) 10.777 ns RegistradorPC:inst1\|Saida\[3\] 23 REG LCFF_X25_Y14_N21 10 " "Info: 23: + IC(0.776 ns) + CELL(0.746 ns) = 10.777 ns; Loc. = LCFF_X25_Y14_N21; Fanout = 10; REG Node = 'RegistradorPC:inst1\|Saida\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { inst30 RegistradorPC:inst1|Saida[3] } "NODE_NAME" } } { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorPC.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.893 ns ( 26.84 % ) " "Info: Total cell delay = 2.893 ns ( 26.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.884 ns ( 73.16 % ) " "Info: Total interconnect delay = 7.884 ns ( 73.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.777 ns" { RegistradorPC:inst1|Saida[0] Mux_1Bits_ALUsrcA:inst16|saida[0]~31 Ula32:inst20|carry_temp[0]~1 Ula32:inst20|carry_temp[1]~2 Ula32:inst20|carry_temp[3]~73 Ula32:inst20|carry_temp[3]~75 Ula32:inst20|carry_temp[4]~4 Ula32:inst20|carry_temp[5]~5 Ula32:inst20|carry_temp[7]~69 Ula32:inst20|carry_temp[9]~65 Ula32:inst20|carry_temp[11]~61 Ula32:inst20|carry_temp[13]~57 Ula32:inst20|carry_temp[15]~53 Ula32:inst20|carry_temp[17]~49 Ula32:inst20|carry_temp[18]~19 Ula32:inst20|carry_temp[20]~20 Ula32:inst20|carry_temp[22]~22 Ula32:inst20|carry_temp[24]~24 Ula32:inst20|carry_temp[27]~26DUPLICATE Ula32:inst20|carry_temp[29]~27 Ula32:inst20|Mux0~1 inst30 RegistradorPC:inst1|Saida[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.777 ns" { RegistradorPC:inst1|Saida[0] {} Mux_1Bits_ALUsrcA:inst16|saida[0]~31 {} Ula32:inst20|carry_temp[0]~1 {} Ula32:inst20|carry_temp[1]~2 {} Ula32:inst20|carry_temp[3]~73 {} Ula32:inst20|carry_temp[3]~75 {} Ula32:inst20|carry_temp[4]~4 {} Ula32:inst20|carry_temp[5]~5 {} Ula32:inst20|carry_temp[7]~69 {} Ula32:inst20|carry_temp[9]~65 {} Ula32:inst20|carry_temp[11]~61 {} Ula32:inst20|carry_temp[13]~57 {} Ula32:inst20|carry_temp[15]~53 {} Ula32:inst20|carry_temp[17]~49 {} Ula32:inst20|carry_temp[18]~19 {} Ula32:inst20|carry_temp[20]~20 {} Ula32:inst20|carry_temp[22]~22 {} Ula32:inst20|carry_temp[24]~24 {} Ula32:inst20|carry_temp[27]~26DUPLICATE {} Ula32:inst20|carry_temp[29]~27 {} Ula32:inst20|Mux0~1 {} inst30 {} RegistradorPC:inst1|Saida[3] {} } { 0.000ns 0.833ns 0.214ns 0.206ns 0.221ns 0.245ns 0.305ns 0.227ns 0.377ns 0.234ns 0.553ns 0.608ns 0.210ns 0.242ns 0.536ns 0.348ns 0.195ns 0.293ns 0.559ns 0.235ns 0.238ns 0.229ns 0.776ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.487 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { -776 -672 -656 -608 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1426 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { -776 -672 -656 -608 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns RegistradorPC:inst1\|Saida\[3\] 3 REG LCFF_X25_Y14_N21 10 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X25_Y14_N21; Fanout = 10; REG Node = 'RegistradorPC:inst1\|Saida\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clk~clkctrl RegistradorPC:inst1|Saida[3] } "NODE_NAME" } } { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorPC.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl RegistradorPC:inst1|Saida[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} RegistradorPC:inst1|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.484 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { -776 -672 -656 -608 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1426 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { -776 -672 -656 -608 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns RegistradorPC:inst1\|Saida\[0\] 3 REG LCFF_X23_Y11_N1 8 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 8; REG Node = 'RegistradorPC:inst1\|Saida\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clk~clkctrl RegistradorPC:inst1|Saida[0] } "NODE_NAME" } } { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorPC.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl RegistradorPC:inst1|Saida[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} RegistradorPC:inst1|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl RegistradorPC:inst1|Saida[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} RegistradorPC:inst1|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl RegistradorPC:inst1|Saida[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} RegistradorPC:inst1|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorPC.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorPC.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.777 ns" { RegistradorPC:inst1|Saida[0] Mux_1Bits_ALUsrcA:inst16|saida[0]~31 Ula32:inst20|carry_temp[0]~1 Ula32:inst20|carry_temp[1]~2 Ula32:inst20|carry_temp[3]~73 Ula32:inst20|carry_temp[3]~75 Ula32:inst20|carry_temp[4]~4 Ula32:inst20|carry_temp[5]~5 Ula32:inst20|carry_temp[7]~69 Ula32:inst20|carry_temp[9]~65 Ula32:inst20|carry_temp[11]~61 Ula32:inst20|carry_temp[13]~57 Ula32:inst20|carry_temp[15]~53 Ula32:inst20|carry_temp[17]~49 Ula32:inst20|carry_temp[18]~19 Ula32:inst20|carry_temp[20]~20 Ula32:inst20|carry_temp[22]~22 Ula32:inst20|carry_temp[24]~24 Ula32:inst20|carry_temp[27]~26DUPLICATE Ula32:inst20|carry_temp[29]~27 Ula32:inst20|Mux0~1 inst30 RegistradorPC:inst1|Saida[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.777 ns" { RegistradorPC:inst1|Saida[0] {} Mux_1Bits_ALUsrcA:inst16|saida[0]~31 {} Ula32:inst20|carry_temp[0]~1 {} Ula32:inst20|carry_temp[1]~2 {} Ula32:inst20|carry_temp[3]~73 {} Ula32:inst20|carry_temp[3]~75 {} Ula32:inst20|carry_temp[4]~4 {} Ula32:inst20|carry_temp[5]~5 {} Ula32:inst20|carry_temp[7]~69 {} Ula32:inst20|carry_temp[9]~65 {} Ula32:inst20|carry_temp[11]~61 {} Ula32:inst20|carry_temp[13]~57 {} Ula32:inst20|carry_temp[15]~53 {} Ula32:inst20|carry_temp[17]~49 {} Ula32:inst20|carry_temp[18]~19 {} Ula32:inst20|carry_temp[20]~20 {} Ula32:inst20|carry_temp[22]~22 {} Ula32:inst20|carry_temp[24]~24 {} Ula32:inst20|carry_temp[27]~26DUPLICATE {} Ula32:inst20|carry_temp[29]~27 {} Ula32:inst20|Mux0~1 {} inst30 {} RegistradorPC:inst1|Saida[3] {} } { 0.000ns 0.833ns 0.214ns 0.206ns 0.221ns 0.245ns 0.305ns 0.227ns 0.377ns 0.234ns 0.553ns 0.608ns 0.210ns 0.242ns 0.536ns 0.348ns 0.195ns 0.293ns 0.559ns 0.235ns 0.238ns 0.229ns 0.776ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl RegistradorPC:inst1|Saida[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} RegistradorPC:inst1|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl RegistradorPC:inst1|Saida[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} RegistradorPC:inst1|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ULA\[30\] RegistradorPC:inst1\|Saida\[0\] 15.587 ns register " "Info: tco from clock \"clk\" to destination pin \"ULA\[30\]\" through register \"RegistradorPC:inst1\|Saida\[0\]\" is 15.587 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.484 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { -776 -672 -656 -608 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1426 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { -776 -672 -656 -608 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns RegistradorPC:inst1\|Saida\[0\] 3 REG LCFF_X23_Y11_N1 8 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 8; REG Node = 'RegistradorPC:inst1\|Saida\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clk~clkctrl RegistradorPC:inst1|Saida[0] } "NODE_NAME" } } { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorPC.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl RegistradorPC:inst1|Saida[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} RegistradorPC:inst1|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorPC.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.009 ns + Longest register pin " "Info: + Longest register to pin delay is 13.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegistradorPC:inst1\|Saida\[0\] 1 REG LCFF_X23_Y11_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 8; REG Node = 'RegistradorPC:inst1\|Saida\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegistradorPC:inst1|Saida[0] } "NODE_NAME" } } { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/RegistradorPC.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.053 ns) 0.886 ns Mux_1Bits_ALUsrcA:inst16\|saida\[0\]~31 2 COMB LCCOMB_X22_Y14_N0 4 " "Info: 2: + IC(0.833 ns) + CELL(0.053 ns) = 0.886 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 4; COMB Node = 'Mux_1Bits_ALUsrcA:inst16\|saida\[0\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { RegistradorPC:inst1|Saida[0] Mux_1Bits_ALUsrcA:inst16|saida[0]~31 } "NODE_NAME" } } { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 1.153 ns Ula32:inst20\|carry_temp\[0\]~1 3 COMB LCCOMB_X22_Y14_N10 1 " "Info: 3: + IC(0.214 ns) + CELL(0.053 ns) = 1.153 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 1; COMB Node = 'Ula32:inst20\|carry_temp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Mux_1Bits_ALUsrcA:inst16|saida[0]~31 Ula32:inst20|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 1.412 ns Ula32:inst20\|carry_temp\[1\]~2 4 COMB LCCOMB_X22_Y14_N14 4 " "Info: 4: + IC(0.206 ns) + CELL(0.053 ns) = 1.412 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 4; COMB Node = 'Ula32:inst20\|carry_temp\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { Ula32:inst20|carry_temp[0]~1 Ula32:inst20|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 1.686 ns Ula32:inst20\|carry_temp\[3\]~73 5 COMB LCCOMB_X22_Y14_N30 1 " "Info: 5: + IC(0.221 ns) + CELL(0.053 ns) = 1.686 ns; Loc. = LCCOMB_X22_Y14_N30; Fanout = 1; COMB Node = 'Ula32:inst20\|carry_temp\[3\]~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:inst20|carry_temp[1]~2 Ula32:inst20|carry_temp[3]~73 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.228 ns) 2.159 ns Ula32:inst20\|carry_temp\[3\]~75 6 COMB LCCOMB_X22_Y14_N8 3 " "Info: 6: + IC(0.245 ns) + CELL(0.228 ns) = 2.159 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 3; COMB Node = 'Ula32:inst20\|carry_temp\[3\]~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Ula32:inst20|carry_temp[3]~73 Ula32:inst20|carry_temp[3]~75 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 2.517 ns Ula32:inst20\|carry_temp\[4\]~4 7 COMB LCCOMB_X22_Y14_N2 3 " "Info: 7: + IC(0.305 ns) + CELL(0.053 ns) = 2.517 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 3; COMB Node = 'Ula32:inst20\|carry_temp\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Ula32:inst20|carry_temp[3]~75 Ula32:inst20|carry_temp[4]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.225 ns) 2.969 ns Ula32:inst20\|carry_temp\[5\]~5 8 COMB LCCOMB_X22_Y14_N12 4 " "Info: 8: + IC(0.227 ns) + CELL(0.225 ns) = 2.969 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 4; COMB Node = 'Ula32:inst20\|carry_temp\[5\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { Ula32:inst20|carry_temp[4]~4 Ula32:inst20|carry_temp[5]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.053 ns) 3.399 ns Ula32:inst20\|carry_temp\[7\]~69 9 COMB LCCOMB_X22_Y14_N4 5 " "Info: 9: + IC(0.377 ns) + CELL(0.053 ns) = 3.399 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 5; COMB Node = 'Ula32:inst20\|carry_temp\[7\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { Ula32:inst20|carry_temp[5]~5 Ula32:inst20|carry_temp[7]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 3.686 ns Ula32:inst20\|carry_temp\[9\]~65 10 COMB LCCOMB_X22_Y14_N16 5 " "Info: 10: + IC(0.234 ns) + CELL(0.053 ns) = 3.686 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 5; COMB Node = 'Ula32:inst20\|carry_temp\[9\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:inst20|carry_temp[7]~69 Ula32:inst20|carry_temp[9]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.053 ns) 4.292 ns Ula32:inst20\|carry_temp\[11\]~61 11 COMB LCCOMB_X19_Y14_N0 5 " "Info: 11: + IC(0.553 ns) + CELL(0.053 ns) = 4.292 ns; Loc. = LCCOMB_X19_Y14_N0; Fanout = 5; COMB Node = 'Ula32:inst20\|carry_temp\[11\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { Ula32:inst20|carry_temp[9]~65 Ula32:inst20|carry_temp[11]~61 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.053 ns) 4.953 ns Ula32:inst20\|carry_temp\[13\]~57 12 COMB LCCOMB_X19_Y13_N4 5 " "Info: 12: + IC(0.608 ns) + CELL(0.053 ns) = 4.953 ns; Loc. = LCCOMB_X19_Y13_N4; Fanout = 5; COMB Node = 'Ula32:inst20\|carry_temp\[13\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { Ula32:inst20|carry_temp[11]~61 Ula32:inst20|carry_temp[13]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 5.216 ns Ula32:inst20\|carry_temp\[15\]~53 13 COMB LCCOMB_X19_Y13_N16 6 " "Info: 13: + IC(0.210 ns) + CELL(0.053 ns) = 5.216 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 6; COMB Node = 'Ula32:inst20\|carry_temp\[15\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:inst20|carry_temp[13]~57 Ula32:inst20|carry_temp[15]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.053 ns) 5.511 ns Ula32:inst20\|carry_temp\[17\]~49 14 COMB LCCOMB_X19_Y13_N12 5 " "Info: 14: + IC(0.242 ns) + CELL(0.053 ns) = 5.511 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 5; COMB Node = 'Ula32:inst20\|carry_temp\[17\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.295 ns" { Ula32:inst20|carry_temp[15]~53 Ula32:inst20|carry_temp[17]~49 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.346 ns) 6.393 ns Ula32:inst20\|carry_temp\[18\]~19 15 COMB LCCOMB_X17_Y13_N0 1 " "Info: 15: + IC(0.536 ns) + CELL(0.346 ns) = 6.393 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 1; COMB Node = 'Ula32:inst20\|carry_temp\[18\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { Ula32:inst20|carry_temp[17]~49 Ula32:inst20|carry_temp[18]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.346 ns) 7.087 ns Ula32:inst20\|carry_temp\[20\]~20 16 COMB LCCOMB_X18_Y13_N20 1 " "Info: 16: + IC(0.348 ns) + CELL(0.346 ns) = 7.087 ns; Loc. = LCCOMB_X18_Y13_N20; Fanout = 1; COMB Node = 'Ula32:inst20\|carry_temp\[20\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { Ula32:inst20|carry_temp[18]~19 Ula32:inst20|carry_temp[20]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.195 ns) + CELL(0.053 ns) 7.335 ns Ula32:inst20\|carry_temp\[22\]~22 17 COMB LCCOMB_X18_Y13_N26 1 " "Info: 17: + IC(0.195 ns) + CELL(0.053 ns) = 7.335 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 1; COMB Node = 'Ula32:inst20\|carry_temp\[22\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.248 ns" { Ula32:inst20|carry_temp[20]~20 Ula32:inst20|carry_temp[22]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.053 ns) 7.681 ns Ula32:inst20\|carry_temp\[24\]~24 18 COMB LCCOMB_X19_Y13_N28 2 " "Info: 18: + IC(0.293 ns) + CELL(0.053 ns) = 7.681 ns; Loc. = LCCOMB_X19_Y13_N28; Fanout = 2; COMB Node = 'Ula32:inst20\|carry_temp\[24\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.346 ns" { Ula32:inst20|carry_temp[22]~22 Ula32:inst20|carry_temp[24]~24 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.053 ns) 8.293 ns Ula32:inst20\|carry_temp\[27\]~26DUPLICATE 19 COMB LCCOMB_X22_Y13_N26 4 " "Info: 19: + IC(0.559 ns) + CELL(0.053 ns) = 8.293 ns; Loc. = LCCOMB_X22_Y13_N26; Fanout = 4; COMB Node = 'Ula32:inst20\|carry_temp\[27\]~26DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { Ula32:inst20|carry_temp[24]~24 Ula32:inst20|carry_temp[27]~26DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 8.581 ns Ula32:inst20\|carry_temp\[29\]~27 20 COMB LCCOMB_X22_Y13_N30 3 " "Info: 20: + IC(0.235 ns) + CELL(0.053 ns) = 8.581 ns; Loc. = LCCOMB_X22_Y13_N30; Fanout = 3; COMB Node = 'Ula32:inst20\|carry_temp\[29\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { Ula32:inst20|carry_temp[27]~26DUPLICATE Ula32:inst20|carry_temp[29]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.053 ns) 8.873 ns Ula32:inst20\|Mux1~1 21 COMB LCCOMB_X22_Y13_N20 4 " "Info: 21: + IC(0.239 ns) + CELL(0.053 ns) = 8.873 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 4; COMB Node = 'Ula32:inst20\|Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.292 ns" { Ula32:inst20|carry_temp[29]~27 Ula32:inst20|Mux1~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Filipe/Desktop/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.134 ns) + CELL(2.002 ns) 13.009 ns ULA\[30\] 22 PIN PIN_AF20 0 " "Info: 22: + IC(2.134 ns) + CELL(2.002 ns) = 13.009 ns; Loc. = PIN_AF20; Fanout = 0; PIN Node = 'ULA\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.136 ns" { Ula32:inst20|Mux1~1 ULA[30] } "NODE_NAME" } } { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Desktop/ProjetoHW/ProjetoHW.bdf" { { 528 2776 2952 544 "ULA\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.995 ns ( 30.71 % ) " "Info: Total cell delay = 3.995 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.014 ns ( 69.29 % ) " "Info: Total interconnect delay = 9.014 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.009 ns" { RegistradorPC:inst1|Saida[0] Mux_1Bits_ALUsrcA:inst16|saida[0]~31 Ula32:inst20|carry_temp[0]~1 Ula32:inst20|carry_temp[1]~2 Ula32:inst20|carry_temp[3]~73 Ula32:inst20|carry_temp[3]~75 Ula32:inst20|carry_temp[4]~4 Ula32:inst20|carry_temp[5]~5 Ula32:inst20|carry_temp[7]~69 Ula32:inst20|carry_temp[9]~65 Ula32:inst20|carry_temp[11]~61 Ula32:inst20|carry_temp[13]~57 Ula32:inst20|carry_temp[15]~53 Ula32:inst20|carry_temp[17]~49 Ula32:inst20|carry_temp[18]~19 Ula32:inst20|carry_temp[20]~20 Ula32:inst20|carry_temp[22]~22 Ula32:inst20|carry_temp[24]~24 Ula32:inst20|carry_temp[27]~26DUPLICATE Ula32:inst20|carry_temp[29]~27 Ula32:inst20|Mux1~1 ULA[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.009 ns" { RegistradorPC:inst1|Saida[0] {} Mux_1Bits_ALUsrcA:inst16|saida[0]~31 {} Ula32:inst20|carry_temp[0]~1 {} Ula32:inst20|carry_temp[1]~2 {} Ula32:inst20|carry_temp[3]~73 {} Ula32:inst20|carry_temp[3]~75 {} Ula32:inst20|carry_temp[4]~4 {} Ula32:inst20|carry_temp[5]~5 {} Ula32:inst20|carry_temp[7]~69 {} Ula32:inst20|carry_temp[9]~65 {} Ula32:inst20|carry_temp[11]~61 {} Ula32:inst20|carry_temp[13]~57 {} Ula32:inst20|carry_temp[15]~53 {} Ula32:inst20|carry_temp[17]~49 {} Ula32:inst20|carry_temp[18]~19 {} Ula32:inst20|carry_temp[20]~20 {} Ula32:inst20|carry_temp[22]~22 {} Ula32:inst20|carry_temp[24]~24 {} Ula32:inst20|carry_temp[27]~26DUPLICATE {} Ula32:inst20|carry_temp[29]~27 {} Ula32:inst20|Mux1~1 {} ULA[30] {} } { 0.000ns 0.833ns 0.214ns 0.206ns 0.221ns 0.245ns 0.305ns 0.227ns 0.377ns 0.234ns 0.553ns 0.608ns 0.210ns 0.242ns 0.536ns 0.348ns 0.195ns 0.293ns 0.559ns 0.235ns 0.239ns 2.134ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.002ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl RegistradorPC:inst1|Saida[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} RegistradorPC:inst1|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.009 ns" { RegistradorPC:inst1|Saida[0] Mux_1Bits_ALUsrcA:inst16|saida[0]~31 Ula32:inst20|carry_temp[0]~1 Ula32:inst20|carry_temp[1]~2 Ula32:inst20|carry_temp[3]~73 Ula32:inst20|carry_temp[3]~75 Ula32:inst20|carry_temp[4]~4 Ula32:inst20|carry_temp[5]~5 Ula32:inst20|carry_temp[7]~69 Ula32:inst20|carry_temp[9]~65 Ula32:inst20|carry_temp[11]~61 Ula32:inst20|carry_temp[13]~57 Ula32:inst20|carry_temp[15]~53 Ula32:inst20|carry_temp[17]~49 Ula32:inst20|carry_temp[18]~19 Ula32:inst20|carry_temp[20]~20 Ula32:inst20|carry_temp[22]~22 Ula32:inst20|carry_temp[24]~24 Ula32:inst20|carry_temp[27]~26DUPLICATE Ula32:inst20|carry_temp[29]~27 Ula32:inst20|Mux1~1 ULA[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.009 ns" { RegistradorPC:inst1|Saida[0] {} Mux_1Bits_ALUsrcA:inst16|saida[0]~31 {} Ula32:inst20|carry_temp[0]~1 {} Ula32:inst20|carry_temp[1]~2 {} Ula32:inst20|carry_temp[3]~73 {} Ula32:inst20|carry_temp[3]~75 {} Ula32:inst20|carry_temp[4]~4 {} Ula32:inst20|carry_temp[5]~5 {} Ula32:inst20|carry_temp[7]~69 {} Ula32:inst20|carry_temp[9]~65 {} Ula32:inst20|carry_temp[11]~61 {} Ula32:inst20|carry_temp[13]~57 {} Ula32:inst20|carry_temp[15]~53 {} Ula32:inst20|carry_temp[17]~49 {} Ula32:inst20|carry_temp[18]~19 {} Ula32:inst20|carry_temp[20]~20 {} Ula32:inst20|carry_temp[22]~22 {} Ula32:inst20|carry_temp[24]~24 {} Ula32:inst20|carry_temp[27]~26DUPLICATE {} Ula32:inst20|carry_temp[29]~27 {} Ula32:inst20|Mux1~1 {} ULA[30] {} } { 0.000ns 0.833ns 0.214ns 0.206ns 0.221ns 0.245ns 0.305ns 0.227ns 0.377ns 0.234ns 0.553ns 0.608ns 0.210ns 0.242ns 0.536ns 0.348ns 0.195ns 0.293ns 0.559ns 0.235ns 0.239ns 2.134ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.002ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 17 16:08:43 2014 " "Info: Processing ended: Sun Aug 17 16:08:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
