<stg><name>pointwise_conv2d_fix.4</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="4" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="11" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="12" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.preheader.critedge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader.critedge:1  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader4:0  %out_h = phi i5 [ 0, %.preheader4.preheader.critedge ], [ %out_h_2, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:1  %exitcond2 = icmp eq i5 %out_h, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:3  %out_h_2 = add i5 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond2, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:0  %p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1  %p_shl_cast = zext i10 %p_shl to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %p_shl1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:3  %p_shl1_cast = zext i7 %p_shl1 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %tmp_1 = sub i11 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="11">
<![CDATA[
.preheader.preheader:5  %tmp_22_cast = sext i11 %tmp_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %out_w = phi i5 [ %out_w_2, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i5 %out_w, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %out_w_2 = add i5 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond1, label %.preheader4.loopexit, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_23_cast4 = zext i5 %out_w to i11

]]></Node>
<StgValue><ssdm name="tmp_23_cast4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="5">
<![CDATA[
:1  %tmp_23_cast = zext i5 %out_w to i14

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %buffer1 = phi i16 [ -10739, %0 ], [ %buffer, %2 ]

]]></Node>
<StgValue><ssdm name="buffer1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %in_d = phi i5 [ 0, %0 ], [ %in_d_1, %2 ]

]]></Node>
<StgValue><ssdm name="in_d"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:2  %phi_mul = phi i14 [ 0, %0 ], [ %next_mul, %2 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %exitcond = icmp eq i5 %in_d, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %in_d_1 = add i5 %in_d, 1

]]></Node>
<StgValue><ssdm name="in_d_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_9 = trunc i5 %in_d to i4

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %next_mul = add i14 784, %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp = add i14 %tmp_23_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %tmp1 = add i11 %tmp_1, %tmp_23_cast4

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="14">
<![CDATA[
:3  %tmp_cast = zext i14 %tmp to i15

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %tmp_5 = add i15 %tmp_22_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="15">
<![CDATA[
:5  %tmp_31_cast = sext i15 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_6 = zext i32 %tmp_31_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="14">
<![CDATA[
:8  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="4">
<![CDATA[
:10  %tmp_7 = zext i4 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %SeparableConv2D_4_w_2 = getelementptr [16 x i15]* @SeparableConv2D_4_w_s, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="SeparableConv2D_4_w_2"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="4">
<![CDATA[
:12  %SeparableConv2D_4_w_3 = load i15* %SeparableConv2D_4_w_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_4_w_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="14">
<![CDATA[
:8  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="4">
<![CDATA[
:12  %SeparableConv2D_4_w_3 = load i15* %SeparableConv2D_4_w_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_4_w_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="30" op_0_bw="16">
<![CDATA[
:9  %tmp_33_cast = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="15">
<![CDATA[
:13  %tmp_36_cast = sext i15 %SeparableConv2D_4_w_3 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %tmp_8 = mul i30 %tmp_36_cast, %tmp_33_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %tmp_8 = mul i30 %tmp_36_cast, %tmp_33_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="64" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %tmp_8 = mul i30 %tmp_36_cast, %tmp_33_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_8, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %buffer = add i16 %buffer1, %tmp_s

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="16">
<![CDATA[
:0  %tmp_2 = trunc i16 %buffer1 to i15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:2  %buffer_1 = select i1 %tmp_4, i15 0, i15 %tmp_2

]]></Node>
<StgValue><ssdm name="buffer_1"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="15">
<![CDATA[
:3  %buffer_1_cast = zext i15 %buffer_1 to i16

]]></Node>
<StgValue><ssdm name="buffer_1_cast"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="11">
<![CDATA[
:5  %tmp_26_cast = sext i11 %tmp1 to i32

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_3 = zext i32 %tmp_26_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:8  store i16 %buffer_1_cast, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="93" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="SeparableConv2D_4_w_s" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SeparableConv2D_4_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="97" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="96" toId="13">
</dataflow>
<dataflow id="99" from="StgValue_98" to="empty" fromId="98" toId="13">
</dataflow>
<dataflow id="100" from="StgValue_98" to="empty" fromId="98" toId="13">
</dataflow>
<dataflow id="101" from="StgValue_98" to="empty" fromId="98" toId="13">
</dataflow>
<dataflow id="103" from="StgValue_102" to="out_h" fromId="102" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="StgValue_14" to="out_h" fromId="14" toId="15">
</dataflow>
<dataflow id="105" from="out_h_2" to="out_h" fromId="18" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="StgValue_37" to="out_h" fromId="37" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="107" from="out_h" to="exitcond2" fromId="15" toId="16">
</dataflow>
<dataflow id="109" from="StgValue_108" to="exitcond2" fromId="108" toId="16">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecLoopTripCount" to="empty_9" fromId="96" toId="17">
</dataflow>
<dataflow id="112" from="StgValue_111" to="empty_9" fromId="111" toId="17">
</dataflow>
<dataflow id="113" from="StgValue_111" to="empty_9" fromId="111" toId="17">
</dataflow>
<dataflow id="114" from="StgValue_111" to="empty_9" fromId="111" toId="17">
</dataflow>
<dataflow id="115" from="out_h" to="out_h_2" fromId="15" toId="18">
</dataflow>
<dataflow id="117" from="StgValue_116" to="out_h_2" fromId="116" toId="18">
</dataflow>
<dataflow id="118" from="exitcond2" to="StgValue_19" fromId="16" toId="19">
</dataflow>
<dataflow id="120" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl" fromId="119" toId="20">
</dataflow>
<dataflow id="121" from="out_h" to="p_shl" fromId="15" toId="20">
</dataflow>
<dataflow id="122" from="StgValue_102" to="p_shl" fromId="102" toId="20">
</dataflow>
<dataflow id="123" from="p_shl" to="p_shl_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="125" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="p_shl1" fromId="124" toId="22">
</dataflow>
<dataflow id="126" from="out_h" to="p_shl1" fromId="15" toId="22">
</dataflow>
<dataflow id="128" from="StgValue_127" to="p_shl1" fromId="127" toId="22">
</dataflow>
<dataflow id="129" from="p_shl1" to="p_shl1_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="130" from="p_shl_cast" to="tmp_1" fromId="21" toId="24">
</dataflow>
<dataflow id="131" from="p_shl1_cast" to="tmp_1" fromId="23" toId="24">
</dataflow>
<dataflow id="132" from="tmp_1" to="tmp_22_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopTripCount" to="empty_12" fromId="96" toId="27">
</dataflow>
<dataflow id="134" from="StgValue_98" to="empty_12" fromId="98" toId="27">
</dataflow>
<dataflow id="135" from="StgValue_98" to="empty_12" fromId="98" toId="27">
</dataflow>
<dataflow id="136" from="StgValue_98" to="empty_12" fromId="98" toId="27">
</dataflow>
<dataflow id="137" from="out_w_2" to="out_w" fromId="32" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="StgValue_76" to="out_w" fromId="76" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="139" from="StgValue_102" to="out_w" fromId="102" toId="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="140" from="StgValue_26" to="out_w" fromId="26" toId="29">
</dataflow>
<dataflow id="141" from="out_w" to="exitcond1" fromId="29" toId="30">
</dataflow>
<dataflow id="142" from="StgValue_108" to="exitcond1" fromId="108" toId="30">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="96" toId="31">
</dataflow>
<dataflow id="144" from="StgValue_111" to="empty_10" fromId="111" toId="31">
</dataflow>
<dataflow id="145" from="StgValue_111" to="empty_10" fromId="111" toId="31">
</dataflow>
<dataflow id="146" from="StgValue_111" to="empty_10" fromId="111" toId="31">
</dataflow>
<dataflow id="147" from="out_w" to="out_w_2" fromId="29" toId="32">
</dataflow>
<dataflow id="148" from="StgValue_116" to="out_w_2" fromId="116" toId="32">
</dataflow>
<dataflow id="149" from="exitcond1" to="StgValue_33" fromId="30" toId="33">
</dataflow>
<dataflow id="150" from="out_w" to="tmp_23_cast4" fromId="29" toId="34">
</dataflow>
<dataflow id="151" from="out_w" to="tmp_23_cast" fromId="29" toId="35">
</dataflow>
<dataflow id="153" from="StgValue_152" to="buffer1" fromId="152" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="StgValue_36" to="buffer1" fromId="36" toId="38">
</dataflow>
<dataflow id="155" from="buffer" to="buffer1" fromId="66" toId="38">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="StgValue_67" to="buffer1" fromId="67" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="157" from="StgValue_102" to="in_d" fromId="102" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="StgValue_36" to="in_d" fromId="36" toId="39">
</dataflow>
<dataflow id="159" from="in_d_1" to="in_d" fromId="43" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="160" from="StgValue_67" to="in_d" fromId="67" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="162" from="StgValue_161" to="phi_mul" fromId="161" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="163" from="StgValue_36" to="phi_mul" fromId="36" toId="40">
</dataflow>
<dataflow id="164" from="next_mul" to="phi_mul" fromId="46" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="StgValue_67" to="phi_mul" fromId="67" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="166" from="in_d" to="exitcond" fromId="39" toId="41">
</dataflow>
<dataflow id="168" from="StgValue_167" to="exitcond" fromId="167" toId="41">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecLoopTripCount" to="empty_11" fromId="96" toId="42">
</dataflow>
<dataflow id="171" from="StgValue_170" to="empty_11" fromId="170" toId="42">
</dataflow>
<dataflow id="172" from="StgValue_170" to="empty_11" fromId="170" toId="42">
</dataflow>
<dataflow id="173" from="StgValue_170" to="empty_11" fromId="170" toId="42">
</dataflow>
<dataflow id="174" from="in_d" to="in_d_1" fromId="39" toId="43">
</dataflow>
<dataflow id="175" from="StgValue_116" to="in_d_1" fromId="116" toId="43">
</dataflow>
<dataflow id="176" from="exitcond" to="StgValue_44" fromId="41" toId="44">
</dataflow>
<dataflow id="177" from="in_d" to="tmp_9" fromId="39" toId="45">
</dataflow>
<dataflow id="179" from="StgValue_178" to="next_mul" fromId="178" toId="46">
</dataflow>
<dataflow id="180" from="phi_mul" to="next_mul" fromId="40" toId="46">
</dataflow>
<dataflow id="181" from="tmp_23_cast" to="tmp" fromId="35" toId="47">
</dataflow>
<dataflow id="182" from="phi_mul" to="tmp" fromId="40" toId="47">
</dataflow>
<dataflow id="183" from="tmp_1" to="tmp1" fromId="24" toId="48">
</dataflow>
<dataflow id="184" from="tmp_23_cast4" to="tmp1" fromId="34" toId="48">
</dataflow>
<dataflow id="185" from="tmp" to="tmp_cast" fromId="47" toId="49">
</dataflow>
<dataflow id="186" from="tmp_22_cast" to="tmp_5" fromId="25" toId="50">
</dataflow>
<dataflow id="187" from="tmp_cast" to="tmp_5" fromId="49" toId="50">
</dataflow>
<dataflow id="188" from="tmp_5" to="tmp_31_cast" fromId="50" toId="51">
</dataflow>
<dataflow id="189" from="tmp_31_cast" to="tmp_6" fromId="51" toId="52">
</dataflow>
<dataflow id="190" from="input_r" to="input_addr" fromId="93" toId="53">
</dataflow>
<dataflow id="192" from="StgValue_191" to="input_addr" fromId="191" toId="53">
</dataflow>
<dataflow id="193" from="tmp_6" to="input_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="194" from="input_addr" to="input_load" fromId="53" toId="54">
</dataflow>
<dataflow id="195" from="tmp_9" to="tmp_7" fromId="45" toId="55">
</dataflow>
<dataflow id="196" from="SeparableConv2D_4_w_s" to="SeparableConv2D_4_w_2" fromId="95" toId="56">
</dataflow>
<dataflow id="197" from="StgValue_191" to="SeparableConv2D_4_w_2" fromId="191" toId="56">
</dataflow>
<dataflow id="198" from="tmp_7" to="SeparableConv2D_4_w_2" fromId="55" toId="56">
</dataflow>
<dataflow id="199" from="SeparableConv2D_4_w_2" to="SeparableConv2D_4_w_3" fromId="56" toId="57">
</dataflow>
<dataflow id="200" from="input_addr" to="input_load" fromId="53" toId="58">
</dataflow>
<dataflow id="201" from="SeparableConv2D_4_w_2" to="SeparableConv2D_4_w_3" fromId="56" toId="59">
</dataflow>
<dataflow id="202" from="input_load" to="tmp_33_cast" fromId="58" toId="60">
</dataflow>
<dataflow id="203" from="SeparableConv2D_4_w_3" to="tmp_36_cast" fromId="59" toId="61">
</dataflow>
<dataflow id="204" from="tmp_36_cast" to="tmp_8" fromId="61" toId="62">
</dataflow>
<dataflow id="205" from="tmp_33_cast" to="tmp_8" fromId="60" toId="62">
</dataflow>
<dataflow id="206" from="tmp_36_cast" to="tmp_8" fromId="61" toId="63">
</dataflow>
<dataflow id="207" from="tmp_33_cast" to="tmp_8" fromId="60" toId="63">
</dataflow>
<dataflow id="208" from="tmp_36_cast" to="tmp_8" fromId="61" toId="64">
</dataflow>
<dataflow id="209" from="tmp_33_cast" to="tmp_8" fromId="60" toId="64">
</dataflow>
<dataflow id="211" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="tmp_s" fromId="210" toId="65">
</dataflow>
<dataflow id="212" from="tmp_8" to="tmp_s" fromId="64" toId="65">
</dataflow>
<dataflow id="214" from="StgValue_213" to="tmp_s" fromId="213" toId="65">
</dataflow>
<dataflow id="216" from="StgValue_215" to="tmp_s" fromId="215" toId="65">
</dataflow>
<dataflow id="217" from="buffer1" to="buffer" fromId="38" toId="66">
</dataflow>
<dataflow id="218" from="tmp_s" to="buffer" fromId="65" toId="66">
</dataflow>
<dataflow id="219" from="buffer1" to="tmp_2" fromId="38" toId="68">
</dataflow>
<dataflow id="221" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_4" fromId="220" toId="69">
</dataflow>
<dataflow id="222" from="buffer1" to="tmp_4" fromId="38" toId="69">
</dataflow>
<dataflow id="224" from="StgValue_223" to="tmp_4" fromId="223" toId="69">
</dataflow>
<dataflow id="225" from="tmp_4" to="buffer_1" fromId="69" toId="70">
</dataflow>
<dataflow id="227" from="StgValue_226" to="buffer_1" fromId="226" toId="70">
</dataflow>
<dataflow id="228" from="tmp_2" to="buffer_1" fromId="68" toId="70">
</dataflow>
<dataflow id="229" from="buffer_1" to="buffer_1_cast" fromId="70" toId="71">
</dataflow>
<dataflow id="230" from="tmp1" to="tmp_26_cast" fromId="48" toId="72">
</dataflow>
<dataflow id="231" from="tmp_26_cast" to="tmp_3" fromId="72" toId="73">
</dataflow>
<dataflow id="232" from="output_r" to="output_addr" fromId="94" toId="74">
</dataflow>
<dataflow id="233" from="StgValue_191" to="output_addr" fromId="191" toId="74">
</dataflow>
<dataflow id="234" from="tmp_3" to="output_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="235" from="buffer_1_cast" to="StgValue_75" fromId="71" toId="75">
</dataflow>
<dataflow id="236" from="output_addr" to="StgValue_75" fromId="74" toId="75">
</dataflow>
<dataflow id="237" from="exitcond2" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="238" from="exitcond1" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="239" from="exitcond" to="StgValue_4" fromId="41" toId="4">
</dataflow>
</dataflows>


</stg>
