<strong>vhdl-template-package-std-logic-unsigned</strong> is an interactive compiled Lisp function in `<code>vhdl-mode.el</code>'.</br>
</br>
</br>
(vhdl-template-package-std-logic-unsigned)</br>
</br>
Insert specification of `std_logic_unsigned' package.