INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx_projects/arjun/arjun.srcs/sources_1/new/Traffic_Light_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx_projects/arjun/arjun.srcs/sim_1/new/Traffic_Light_Controller_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller_TB
