{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1616412142653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616412142668 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "netFPGAmini EP2AGX45DF25C4 " "Selected device EP2AGX45DF25C4 for design \"netFPGAmini\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616412143184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616412143231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616412143231 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|pll1 Arria II GX PLL " "Implemented PLL \"pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|pll1\" as Arria II GX PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_0_altpll.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1866 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616412143371 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 113 2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 113 degrees (2500 ps) for pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_0_altpll.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1868 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616412143371 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[5\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[5\] port" {  } { { "db/pll_0_altpll.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1871 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616412143371 ""}  } { { "db/pll_0_altpll.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1866 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1616412143371 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|pll1 Arria II GX PLL " "Implemented PLL \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|pll1\" as Arria II GX PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 45 2 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33782 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616412143371 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[3\] 2 1 -90 -1250 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-1250 ps) for ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 45 2 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33784 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616412143371 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[4\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 45 2 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33785 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616412143371 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[5\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[5\] port" {  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 45 2 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33786 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616412143371 ""}  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 45 2 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33781 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1616412143371 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616412144210 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF25C4 " "Device EP2AGX65DF25C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616412145398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX95DF25C4 " "Device EP2AGX95DF25C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616412145398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125DF25C4 " "Device EP2AGX125DF25C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616412145398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125DF25C4ES " "Device EP2AGX125DF25C4ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616412145398 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1616412145398 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ AA19 " "Pin ~ALTERA_nCEO~ is reserved at location AA19" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 227002 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616412145492 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1616412145492 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616412145523 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1616412146206 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "9 " "Following 9 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "sfp0_txd sfp0_txd(n) " "Pin \"sfp0_txd\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"sfp0_txd(n)\"" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp0_txd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp0_txd" } { 0 "sfp0_txd(n)" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1618 14046 14942 0 0 ""} { 0 { 0 ""} 0 1855 14046 14942 0 0 ""}  }  } } { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp0_txd(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1616412147369 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "sfp1_txd sfp1_txd(n) " "Pin \"sfp1_txd\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"sfp1_txd(n)\"" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp1_txd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp1_txd" } { 0 "sfp1_txd(n)" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1620 14046 14942 0 0 ""} { 0 { 0 ""} 0 1857 14046 14942 0 0 ""}  }  } } { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp1_txd(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1616412147369 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "sfp2_txd sfp2_txd(n) " "Pin \"sfp2_txd\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"sfp2_txd(n)\"" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp2_txd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp2_txd" } { 0 "sfp2_txd(n)" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1622 14046 14942 0 0 ""} { 0 { 0 ""} 0 1859 14046 14942 0 0 ""}  }  } } { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp2_txd(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1616412147369 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "sfp3_txd sfp3_txd(n) " "Pin \"sfp3_txd\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"sfp3_txd(n)\"" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp3_txd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp3_txd" } { 0 "sfp3_txd(n)" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1624 14046 14942 0 0 ""} { 0 { 0 ""} 0 1861 14046 14942 0 0 ""}  }  } } { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp3_txd(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1616412147369 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "sfp3_rxd sfp3_rxd(n) " "Pin \"sfp3_rxd\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"sfp3_rxd(n)\"" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp3_rxd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp3_rxd" } { 0 "sfp3_rxd(n)" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1623 14046 14942 0 0 ""} { 0 { 0 ""} 0 1860 14046 14942 0 0 ""}  }  } } { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp3_rxd(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1616412147369 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "sfp2_rxd sfp2_rxd(n) " "Pin \"sfp2_rxd\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"sfp2_rxd(n)\"" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp2_rxd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp2_rxd" } { 0 "sfp2_rxd(n)" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 158 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1621 14046 14942 0 0 ""} { 0 { 0 ""} 0 1858 14046 14942 0 0 ""}  }  } } { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp2_rxd(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1616412147369 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "sfp1_rxd sfp1_rxd(n) " "Pin \"sfp1_rxd\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"sfp1_rxd(n)\"" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp1_rxd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp1_rxd" } { 0 "sfp1_rxd(n)" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1619 14046 14942 0 0 ""} { 0 { 0 ""} 0 1856 14046 14942 0 0 ""}  }  } } { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp1_rxd(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1616412147369 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "sfp0_rxd sfp0_rxd(n) " "Pin \"sfp0_rxd\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"sfp0_rxd(n)\"" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp0_rxd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp0_rxd" } { 0 "sfp0_rxd(n)" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1617 14046 14942 0 0 ""} { 0 { 0 ""} 0 1854 14046 14942 0 0 ""}  }  } } { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp0_rxd(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1616412147369 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "sfp_clk0 sfp_clk0(n) " "Pin \"sfp_clk0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"sfp_clk0(n)\"" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp_clk0 } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_clk0" } { 0 "sfp_clk0(n)" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1616 14046 14942 0 0 ""} { 0 { 0 ""} 0 1862 14046 14942 0 0 ""}  }  } } { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp_clk0(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1616412147369 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1616412147369 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 152 " "No exact pin location assignment(s) for 1 pins of 152 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1616412148717 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1616412148811 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1616412148811 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1616412148811 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1616412148811 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 379 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 41333 14046 14942 0 0 ""}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1616412148811 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|pll1 Arria II GX PLL " "Implemented PLL \"pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|pll1\" as Arria II GX PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_0_altpll.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1866 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616412149810 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 113 2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 113 degrees (2500 ps) for pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_0_altpll.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1868 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616412149810 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[5\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[5\] port" {  } { { "db/pll_0_altpll.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1871 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616412149810 ""}  } { { "db/pll_0_altpll.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1866 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1616412149810 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|pll1 Arria II GX PLL " "Implemented PLL \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|pll1\" as Arria II GX PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 45 2 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33782 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616412149857 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[3\] 2 1 -90 -1250 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-1250 ps) for ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 45 2 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33784 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616412149857 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[4\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 45 2 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33785 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616412149857 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[5\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[5\] port" {  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 45 2 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33786 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616412149857 ""}  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 45 2 0 } } { "" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33781 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1616412149857 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "Calibration block sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cal_blk0 " "\"Calibration block\" associated with node \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cal_blk0\" is preserved" { { "Info" "IFHSSI_FHSSI_MERGING_REMOVED_ATOM" "Calibration block sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cal_blk0 " "\"Calibration block\" associated with node \"sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cal_blk0\" is removed by optimization" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 379 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 80107 14046 14942 0 0 ""}  }  } }  } 0 167018 "\"%1!s!\" associated with node \"%2!s!\" is removed by optimization" 0 0 "Design Software" 0 -1 1616412149857 ""} { "Info" "IFHSSI_FHSSI_MERGING_REMOVED_ATOM" "Calibration block sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cal_blk0 " "\"Calibration block\" associated with node \"sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cal_blk0\" is removed by optimization" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 379 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 60721 14046 14942 0 0 ""}  }  } }  } 0 167018 "\"%1!s!\" associated with node \"%2!s!\" is removed by optimization" 0 0 "Design Software" 0 -1 1616412149857 ""} { "Info" "IFHSSI_FHSSI_MERGING_REMOVED_ATOM" "Calibration block sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cal_blk0 " "\"Calibration block\" associated with node \"sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cal_blk0\" is removed by optimization" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 379 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 41333 14046 14942 0 0 ""}  }  } }  } 0 167018 "\"%1!s!\" associated with node \"%2!s!\" is removed by optimization" 0 0 "Design Software" 0 -1 1616412149857 ""}  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 379 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 15186 14046 14942 0 0 ""}  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Fitter" 0 -1 1616412149857 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" { { "Info" "IFHSSI_FHSSI_MERGING_SUCCESS" "GXB Central control unit sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 " "Successfully optimized the GXB associated with the \"GXB Central control unit\" \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0\"" { { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0 0 " "\"GXB Receiver channel PCS\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0\" on channel 0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 827 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 13864 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0 2 " "\"GXB Receiver channel PCS\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0\" on channel 2" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 827 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 96391 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0 0 " "\"GXB Receiver channel PMA\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\" on channel 0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 964 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 14339 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0 2 " "\"GXB Receiver channel PMA\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\" on channel 2" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 964 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 97019 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0 0 " "\"GXB PLL\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\" on channel 0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 13257 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0 2 " "\"GXB PLL\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\" on channel 2" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 95705 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0 0 " "\"GXB Transmitter channel PCS\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\" on channel 0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1095 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 14714 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0 2 " "\"GXB Transmitter channel PCS\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\" on channel 2" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1095 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 97456 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0 0 " "\"GXB Transmitter channel PMA\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\" on channel 0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 22638 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0 2 " "\"GXB Transmitter channel PMA\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\" on channel 2" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 97667 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Clock Divider sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0 0 " "\"GXB Clock Divider\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\" on channel 0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 15191 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Clock Divider sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0 2 " "\"GXB Clock Divider\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\" on channel 2" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 80114 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB Central control unit sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 " "\"GXB Central control unit\" associated with node \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0\" is preserved" { { "Info" "IFHSSI_FHSSI_MERGING_REMOVED_ATOM" "GXB Central control unit sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 " "\"GXB Central control unit\" associated with node \"sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0\" is removed by optimization" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 543 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 80239 14046 14942 0 0 ""}  }  } }  } 0 167018 "\"%1!s!\" associated with node \"%2!s!\" is removed by optimization" 0 0 "Design Software" 0 -1 1616412151237 ""}  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 543 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 15202 14046 14942 0 0 ""}  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_PLL_PRESERVED_NODE" "GXB PLL sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0 1 " "\"GXB PLL\" associated with node \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\" at logical PLL location 1 is preserved" { { "Info" "IFHSSI_FHSSI_MERGING_REMOVED_ATOM" "GXB PLL sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0 " "\"GXB PLL\" associated with node \"sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\" is removed by optimization" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 645 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 96019 14046 14942 0 0 ""}  }  } }  } 0 167018 "\"%1!s!\" associated with node \"%2!s!\" is removed by optimization" 0 0 "Design Software" 0 -1 1616412151237 ""}  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 645 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 22336 14046 14942 0 0 ""}  }  } }  } 0 167016 "\"%1!s!\" associated with node \"%2!s!\" at logical PLL location %3!d! is preserved" 0 0 "Design Software" 0 -1 1616412151237 ""}  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 543 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 15202 14046 14942 0 0 ""}  }  } }  } 0 167013 "Successfully optimized the GXB associated with the \"%1!s!\" \"%2!s!\"" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGE_DRIVER_CLOCK" "sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\] " "\"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\]\" now drives the logic previously driven by other clocks" { { "Info" "IFHSSI_FHSSI_MERGE_SLAVE_CLOCK" "sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\] sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\] " "\"sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\]\" is combined with \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\]\" to conserve logic" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1095 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 97456 14046 14942 0 0 ""}  }  } }  } 0 167020 "\"%1!s!\" is combined with \"%2!s!\" to conserve logic" 0 0 "Design Software" 0 -1 1616412151237 ""}  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1095 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 14714 14046 14942 0 0 ""}  }  } }  } 0 167019 "\"%1!s!\" now drives the logic previously driven by other clocks" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_SUCCESS" "GXB Central control unit sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 " "Successfully optimized the GXB associated with the \"GXB Central control unit\" \"sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0\"" { { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0 0 " "\"GXB Receiver channel PCS\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0\" on channel 0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 827 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 77005 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0 2 " "\"GXB Receiver channel PCS\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0\" on channel 2" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 827 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 57617 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0 0 " "\"GXB Receiver channel PMA\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\" on channel 0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 964 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 77633 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0 2 " "\"GXB Receiver channel PMA\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\" on channel 2" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 964 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 58245 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0 0 " "\"GXB PLL\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\" on channel 0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 76319 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0 2 " "\"GXB PLL\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\" on channel 2" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 56931 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0 0 " "\"GXB Transmitter channel PCS\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\" on channel 0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1095 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 78070 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0 2 " "\"GXB Transmitter channel PCS\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\" on channel 2" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1095 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 58682 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0 0 " "\"GXB Transmitter channel PMA\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\" on channel 0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 78281 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0 2 " "\"GXB Transmitter channel PMA\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\" on channel 2" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 58893 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Clock Divider sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0 0 " "\"GXB Clock Divider\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\" on channel 0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 60728 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Clock Divider sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0 2 " "\"GXB Clock Divider\" is associated with node \"sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\" on channel 2" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 41340 14046 14942 0 0 ""}  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB Central control unit sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 " "\"GXB Central control unit\" associated with node \"sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0\" is preserved" { { "Info" "IFHSSI_FHSSI_MERGING_REMOVED_ATOM" "GXB Central control unit sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 " "\"GXB Central control unit\" associated with node \"sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0\" is removed by optimization" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 543 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 41465 14046 14942 0 0 ""}  }  } }  } 0 167018 "\"%1!s!\" associated with node \"%2!s!\" is removed by optimization" 0 0 "Design Software" 0 -1 1616412151237 ""}  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 543 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 60853 14046 14942 0 0 ""}  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGING_PLL_PRESERVED_NODE" "GXB PLL sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0 1 " "\"GXB PLL\" associated with node \"sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\" at logical PLL location 1 is preserved" { { "Info" "IFHSSI_FHSSI_MERGING_REMOVED_ATOM" "GXB PLL sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0 " "\"GXB PLL\" associated with node \"sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\" is removed by optimization" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 645 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 57245 14046 14942 0 0 ""}  }  } }  } 0 167018 "\"%1!s!\" associated with node \"%2!s!\" is removed by optimization" 0 0 "Design Software" 0 -1 1616412151237 ""}  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 645 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 76633 14046 14942 0 0 ""}  }  } }  } 0 167016 "\"%1!s!\" associated with node \"%2!s!\" at logical PLL location %3!d! is preserved" 0 0 "Design Software" 0 -1 1616412151237 ""}  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 543 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 60853 14046 14942 0 0 ""}  }  } }  } 0 167013 "Successfully optimized the GXB associated with the \"%1!s!\" \"%2!s!\"" 0 0 "Design Software" 0 -1 1616412151237 ""} { "Info" "IFHSSI_FHSSI_MERGE_DRIVER_CLOCK" "sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\] " "\"sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\]\" now drives the logic previously driven by other clocks" { { "Info" "IFHSSI_FHSSI_MERGE_SLAVE_CLOCK" "sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\] sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\] " "\"sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\]\" is combined with \"sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\]\" to conserve logic" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1095 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 58682 14046 14942 0 0 ""}  }  } }  } 0 167020 "\"%1!s!\" is combined with \"%2!s!\" to conserve logic" 0 0 "Design Software" 0 -1 1616412151237 ""}  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1095 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 78070 14046 14942 0 0 ""}  }  } }  } 0 167019 "\"%1!s!\" now drives the logic previously driven by other clocks" 0 0 "Design Software" 0 -1 1616412151237 ""}  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1616412151237 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y4_N134            " "PCIEHIP_X0_Y4_N134           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y2_N135  sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y2_N135  sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cal_blk0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 379 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 15186 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y10_N139              sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 " "CMU_X0_Y10_N139              sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 543 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 15202 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA23                     sfp0_rxd " "PIN_AA23                     sfp0_rxd" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp0_rxd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp0_rxd" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1617 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y4_N137             sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0 " "RXPMA_X0_Y4_N137             sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 964 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 14339 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y4_N139             sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0 " "RXPCS_X0_Y4_N139             sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 827 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 13864 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y4_N135           sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0 " "HSSIPLL_X0_Y4_N135           sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 13257 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y4_N136      sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0 " "CLOCKDIVIDER_X0_Y4_N136      sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 15191 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y4_N140             sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0 " "TXPCS_X0_Y4_N140             sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1095 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 14714 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y4_N138             sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0 " "TXPMA_X0_Y4_N138             sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 22638 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y21                      sfp0_txd " "PIN_Y21                      sfp0_txd" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp0_txd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp0_txd" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1618 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W23                       " "PIN_W23                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y7_N137              " "RXPMA_X0_Y7_N137             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y7_N139              " "RXPCS_X0_Y7_N139             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y7_N135            " "HSSIPLL_X0_Y7_N135           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y7_N136       " "CLOCKDIVIDER_X0_Y7_N136      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y7_N140              " "TXPCS_X0_Y7_N140             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y7_N138              " "TXPMA_X0_Y7_N138             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V21                       " "PIN_V21                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U23                      sfp_clk0 " "PIN_U23                      sfp_clk0" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp_clk0 } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_clk0" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1616 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y10_N135           " "HSSIPLL_X0_Y10_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y10_N136      " "CLOCKDIVIDER_X0_Y10_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T21                       " "PIN_T21                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y13_N135          sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0 " "HSSIPLL_X0_Y13_N135          sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 645 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 22336 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y13_N136      " "CLOCKDIVIDER_X0_Y13_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R23                      sfp1_rxd " "PIN_R23                      sfp1_rxd" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp1_rxd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp1_rxd" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1619 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N137            sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0 " "RXPMA_X0_Y16_N137            sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 964 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 97019 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N139            sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0 " "RXPCS_X0_Y16_N139            sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 827 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 96391 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y16_N135          sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0 " "HSSIPLL_X0_Y16_N135          sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 95705 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y16_N136     sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0 " "CLOCKDIVIDER_X0_Y16_N136     sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 80114 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N140            sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0 " "TXPCS_X0_Y16_N140            sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1095 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 97456 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N138            sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0 " "TXPMA_X0_Y16_N138            sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 97667 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P21                      sfp1_txd " "PIN_P21                      sfp1_txd" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp1_txd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp1_txd" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1620 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N23                       " "PIN_N23                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y19_N137             " "RXPMA_X0_Y19_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y19_N139             " "RXPCS_X0_Y19_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y19_N135           " "HSSIPLL_X0_Y19_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y19_N136      " "CLOCKDIVIDER_X0_Y19_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y19_N140             " "TXPCS_X0_Y19_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y19_N138             " "TXPMA_X0_Y19_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M21                       " "PIN_M21                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y33_N139              sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 " "CMU_X0_Y33_N139              sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 543 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 60853 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L23                      sfp2_rxd " "PIN_L23                      sfp2_rxd" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp2_rxd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp2_rxd" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 158 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1621 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y27_N137            sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0 " "RXPMA_X0_Y27_N137            sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 964 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 77633 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y27_N139            sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0 " "RXPCS_X0_Y27_N139            sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 827 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 77005 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y27_N135          sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0 " "HSSIPLL_X0_Y27_N135          sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 76319 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y27_N136     sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0 " "CLOCKDIVIDER_X0_Y27_N136     sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 60728 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y27_N140            sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0 " "TXPCS_X0_Y27_N140            sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1095 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 78070 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y27_N138            sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0 " "TXPMA_X0_Y27_N138            sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 78281 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K21                      sfp2_txd " "PIN_K21                      sfp2_txd" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp2_txd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp2_txd" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1622 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J23                       " "PIN_J23                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y30_N137             " "RXPMA_X0_Y30_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y30_N139             " "RXPCS_X0_Y30_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y30_N135           " "HSSIPLL_X0_Y30_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y30_N136      " "CLOCKDIVIDER_X0_Y30_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y30_N140             " "TXPCS_X0_Y30_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y30_N138             " "TXPMA_X0_Y30_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H21                       " "PIN_H21                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_G23                       " "PIN_G23                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y33_N135           " "HSSIPLL_X0_Y33_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y33_N136      " "CLOCKDIVIDER_X0_Y33_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_F21                       " "PIN_F21                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y36_N135          sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0 " "HSSIPLL_X0_Y36_N135          sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 645 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 76633 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y36_N136      " "CLOCKDIVIDER_X0_Y36_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_E23                      sfp3_rxd " "PIN_E23                      sfp3_rxd" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp3_rxd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp3_rxd" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1623 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y39_N137            sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0 " "RXPMA_X0_Y39_N137            sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 964 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 58245 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y39_N139            sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0 " "RXPCS_X0_Y39_N139            sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 827 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 57617 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y39_N135          sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0 " "HSSIPLL_X0_Y39_N135          sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 56931 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y39_N136     sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0 " "CLOCKDIVIDER_X0_Y39_N136     sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 41340 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y39_N140            sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0 " "TXPCS_X0_Y39_N140            sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1095 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 58682 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y39_N138            sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0 " "TXPMA_X0_Y39_N138            sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 58893 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_D21                      sfp3_txd " "PIN_D21                      sfp3_txd" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp3_txd } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp3_txd" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1624 14046 14942 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_C23                       " "PIN_C23                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y42_N137             " "RXPMA_X0_Y42_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y42_N139             " "RXPCS_X0_Y42_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y42_N135           " "HSSIPLL_X0_Y42_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y42_N136      " "CLOCKDIVIDER_X0_Y42_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y42_N140             " "TXPCS_X0_Y42_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y42_N138             " "TXPMA_X0_Y42_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_B21                       " "PIN_B21                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1616412151605 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1616412151605 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_quo3 " "Entity altpll_quo3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7bt1 " "Entity dcfifo_7bt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9ft1 " "Entity dcfifo_9ft1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_clo1 " "Entity dcfifo_clo1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_opn1 " "Entity dcfifo_opn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_r7t1 " "Entity dcfifo_r7t1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_r9o1 " "Entity dcfifo_r9o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tdt1 " "Entity dcfifo_tdt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tgn1 " "Entity dcfifo_tgn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vdt1 " "Entity dcfifo_vdt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616412154204 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1616412154204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_0f9:dffpipe6\|dffe7a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_0f9:dffpipe6\|dffe7a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "B:/quartus16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "B:/quartus16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412154887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "B:/quartus16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "B:/quartus16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412154902 ""}  } { { "B:/quartus16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "B:/quartus16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412154902 ""}
{ "Info" "ISTA_SDC_FOUND" "UM/ddr2/ddr2_12_example_top.sdc " "Reading SDC File: 'UM/ddr2/ddr2_12_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616412154902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_12_example_top.sdc 1 pnf port " "Ignored filter at ddr2_12_example_top.sdc(1): pnf could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412154902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_12_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_12_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412154902 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412154902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_12_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_12_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412154902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_12_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_12_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412154902 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412154902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_12_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_12_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412154902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_12_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_12_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412154902 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412154902 ""}
{ "Info" "ISTA_SDC_FOUND" "UM/ddr2/ddr2_12_phy_ddr_timing.sdc " "Reading SDC File: 'UM/ddr2/ddr2_12_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616412154902 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side." 0 0 "Fitter" 0 0 1616412155139 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 112.50 -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 112.50 -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} " "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} " "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_clk0~input\|o\} -duty_cycle 50.00 -name \{sfp_clk0~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{sfp_clk0~input~INSERTED_REFCLK_DIVIDER\|clkout\} " "create_generated_clock -source \{sfp_clk0~input\|o\} -duty_cycle 50.00 -name \{sfp_clk0~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{sfp_clk0~input~INSERTED_REFCLK_DIVIDER\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616412155236 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1616412155236 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1616412155241 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side." 0 0 "Fitter" 0 0 1616412155249 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2/ddr2_phy_ddr_timing.sdc " "Reading SDC File: 'ddr2/ddr2_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616412155688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_phy_ddr_pins.tcl 965 ddr2_phy:*\|* keeper " "Ignored filter at ddr2_phy_ddr_pins.tcl(965): ddr2_phy:*\|* could not be matched with a keeper" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_ddr_pins.tcl" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_ddr_pins.tcl" 965 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412155713 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2/ddr2_example_top.sdc " "Reading SDC File: 'ddr2/ddr2_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616412155714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155716 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155716 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155716 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155716 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2/altera_avalon_half_rate_bridge_constraints.sdc " "Reading SDC File: 'ddr2/altera_avalon_half_rate_bridge_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616412155716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 36 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_read register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(36): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_read could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412155741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 36 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155741 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 37 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155742 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155742 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 38 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_write register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(38): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_write could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412155760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 38 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155761 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 39 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(39): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155761 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 40 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_state* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(40): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_state* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412155779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 40 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155780 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 41 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(41): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155780 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155780 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 42 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_txfers* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(42): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_txfers* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412155799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 42 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155799 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 43 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(43): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155799 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 44 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_wr_txfers* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(44): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_wr_txfers* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412155818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 44 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155818 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 45 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(45): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155818 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 46 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_data_txfers* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(46): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_data_txfers* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412155837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 46 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155837 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 47 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155837 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155837 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 48 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_readdata_r* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(48): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_readdata_r* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412155856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 48 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155856 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 49 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155856 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 50 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_skid* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(50): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_skid* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412155875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 50 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155876 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 51 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(51): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155876 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155876 ""}
{ "Info" "ISTA_SDC_FOUND" "sfp/sfp2gmii_constraints.sdc " "Reading SDC File: 'sfp/sfp2gmii_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616412155876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sfp2gmii_constraints.sdc 174 clk port " "Ignored filter at sfp2gmii_constraints.sdc(174): clk could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 174 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412155878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock sfp2gmii_constraints.sdc 174 Argument <targets> is an empty collection " "Ignored create_clock at sfp2gmii_constraints.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports clk\] " "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports clk\]" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155878 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155878 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sfp2gmii_constraints.sdc 177 ref_clk port " "Ignored filter at sfp2gmii_constraints.sdc(177): ref_clk could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 177 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616412155879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock sfp2gmii_constraints.sdc 177 Argument <targets> is an empty collection " "Ignored create_clock at sfp2gmii_constraints.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\] " "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\]" {  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616412155879 ""}  } { { "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616412155879 ""}
{ "Info" "ISTA_SDC_FOUND" "netFPGAmini.out.sdc " "Reading SDC File: 'netFPGAmini.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616412155886 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "sysclk_125m " "Overwriting existing clock: sysclk_125m" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1616412155888 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_2 " "Node: auto_stp_external_clock_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_2\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[0\]\[14\] auto_stp_external_clock_2 " "Register sld_signaltap:auto_signaltap_2\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[0\]\[14\] is being clocked by auto_stp_external_clock_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616412156073 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1616412156073 "|netFPGAmini|auto_stp_external_clock_2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616412156147 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1616412156147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1616412157693 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1616412157693 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.040 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.040 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.040 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.040 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.040 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.040 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.040 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.040 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.040 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.040 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.040 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.040 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.040 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.040 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.040 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.040 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616412157724 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1616412157724 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1616412157724 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 57 clocks " "Found 57 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "  10.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_rise " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_rise " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsin_ddr2_dqs\[0\] " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsin_ddr2_dqs\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsin_ddr2_dqs\[1\] " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsin_ddr2_dqs\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] " "   5.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   8.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   8.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\] " "  10.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  rgm0_rx_clk " "   8.000  rgm0_rx_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  rgm1_rx_clk " "   8.000  rgm1_rx_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  rgm2_rx_clk " "   8.000  rgm2_rx_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  rgm3_rx_clk " "   8.000  rgm3_rx_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000     sfp_clk0 " "   8.000     sfp_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_clk0~input~INSERTED_REFCLK_DIVIDER\|clkout " "   8.000 sfp_clk0~input~INSERTED_REFCLK_DIVIDER\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.600 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\] " "   1.600 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\] " "   8.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse " "   8.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\] " "   8.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.600 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\] " "   1.600 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " "   8.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " "   8.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.600 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\] " "   1.600 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.600 sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\] " "   1.600 sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\] " "   8.000 sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse " "   8.000 sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\] " "   8.000 sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.600 sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\] " "   1.600 sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " "   8.000 sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.600 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\] " "   1.600 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\] " "   8.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse " "   8.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\] " "   8.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.600 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\] " "   1.600 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " "   8.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " "   8.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.600 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\] " "   1.600 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.600 sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\] " "   1.600 sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\] " "   8.000 sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse " "   8.000 sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\] " "   8.000 sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.600 sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\] " "   1.600 sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " "   8.000 sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  sysclk_100m " "  10.000  sysclk_100m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  sysclk_125m " "   8.000  sysclk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616412157724 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1616412157724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 66 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33781 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[3\] (placed in counter C2 of PLL_3) " "Automatically promoted node ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[3\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 66 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33781 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[4\] (placed in counter C1 of PLL_3) " "Automatically promoted node ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[4\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 66 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33781 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[5\] (placed in counter C3 of PLL_3) " "Automatically promoted node ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[5\] (placed in counter C3 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 66 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33781 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "db/pll_0_altpll.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1866 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "db/pll_0_altpll.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1866 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[5\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[5\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "db/pll_0_altpll.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1866 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sfp_clk0~input (placed in PIN U23 (REFCLK0p)) " "Automatically promoted node sfp_clk0~input (placed in PIN U23 (REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sfp_clk0~input~INSERTED_REFCLK_DIVIDER " "Destination node sfp_clk0~input~INSERTED_REFCLK_DIVIDER" {  } { { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 227008 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 226790 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\] (placed in TXPCS_X0_Y4_N140) " "Automatically promoted node sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\] (placed in TXPCS_X0_Y4_N140)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y7_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y7_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\] Periphery Clock 0 0 30 27 " "Assigned fan-out of node sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\] to Periphery Clock region from (0, 0) to (30, 27)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1616412161595 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1095 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 14714 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\] (placed in TXPCS_X0_Y27_N140) " "Automatically promoted node sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\] (placed in TXPCS_X0_Y27_N140)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y29_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y29_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\] Periphery Clock 0 28 30 56 " "Assigned fan-out of node sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\] to Periphery Clock region from (0, 28) to (30, 56)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1616412161595 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1095 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 78070 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sysclk_125m~input (placed in PIN C11 (CLK14, DIFFCLK_4n)) " "Automatically promoted node sysclk_125m~input (placed in PIN C11 (CLK14, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 226784 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_stp_external_clock_2~input (placed in PIN Y13 (CLK6, DIFFCLK_0p)) " "Automatically promoted node auto_stp_external_clock_2~input (placed in PIN Y13 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 226819 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 219796 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|scan_clk  " "Automatically promoted node ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|scan_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0 " "Destination node ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 2468 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 118072 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 2468 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 33853 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_resetn~input (placed in PIN D11 (CLK12, DIFFCLK_4p)) " "Automatically promoted node fpga_resetn~input (placed in PIN D11 (CLK12, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 226785 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rstn  " "Automatically promoted node sys_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|op_addr\[25\]~0 " "Destination node NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|op_addr\[25\]~0" {  } { { "manage_md/command_parse.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/manage_md/command_parse.v" 230 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 140972 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "input_ctrl:input_ctrl\|cdp2um_data\[32\]~0 " "Destination node input_ctrl:input_ctrl\|cdp2um_data\[32\]~0" {  } { { "cdp/input_ctrl.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/cdp/input_ctrl.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 116328 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_out\[25\]~1 " "Destination node NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_out\[25\]~1" {  } { { "manage_md/command_parse.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/manage_md/command_parse.v" 230 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 116343 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_tx_1000:rx_tx0\|tx139_gmii_1000:tx139_gmii\|gmii_txd\[7\] " "Destination node rx_tx_1000:rx_tx0\|tx139_gmii_1000:tx139_gmii\|gmii_txd\[7\]" {  } { { "cdp/tx139_gmii_1000.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/cdp/tx139_gmii_1000.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 23106 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_tx_1000:rx_tx1\|tx139_gmii_1000:tx139_gmii\|gmii_txd\[7\] " "Destination node rx_tx_1000:rx_tx1\|tx139_gmii_1000:tx139_gmii\|gmii_txd\[7\]" {  } { { "cdp/tx139_gmii_1000.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/cdp/tx139_gmii_1000.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 103690 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_tx_1000:rx_tx2\|tx139_gmii_1000:tx139_gmii\|gmii_txd\[7\] " "Destination node rx_tx_1000:rx_tx2\|tx139_gmii_1000:tx139_gmii\|gmii_txd\[7\]" {  } { { "cdp/tx139_gmii_1000.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/cdp/tx139_gmii_1000.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 102552 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_tx_1000:rx_tx3\|tx139_gmii_1000:tx139_gmii\|gmii_txd\[7\] " "Destination node rx_tx_1000:rx_tx3\|tx139_gmii_1000:tx139_gmii\|gmii_txd\[7\]" {  } { { "cdp/tx139_gmii_1000.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/cdp/tx139_gmii_1000.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 101415 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|PCS_reset " "Destination node sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|PCS_reset" {  } { { "altera_tse_pcs_pma_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 22958 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|PCS_reset " "Destination node sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|PCS_reset" {  } { { "altera_tse_pcs_pma_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 98378 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|PCS_reset " "Destination node sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|PCS_reset" {  } { { "altera_tse_pcs_pma_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 78992 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1616412161595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 41273 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_2\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_2\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_2\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_2\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "b:/quartus16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 223805 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_2\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_2\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "b:/quartus16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 220466 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_2\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_2\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "b:/quartus16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 220462 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_2\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:auto_signaltap_2\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "b:/quartus16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 639 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 220463 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "b:/quartus16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 870 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 221967 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|PCS_reset  " "Automatically promoted node sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|PCS_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616412161595 ""}  } { { "altera_tse_pcs_pma_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 22958 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616412161595 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1616412165063 ""}
{ "Info" "0" "" "ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "Fitter" 0 0 1616412165063 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1616412165141 ""}
{ "Warning" "0" "" "ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" 0 0 "Fitter" 0 0 1616412165141 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616412168503 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616412168566 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616412168566 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616412168644 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616412168769 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616412168863 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616412168863 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616412168925 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1616412170409 ""}
{ "Info" "0" "" "ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "Fitter" 0 0 1616412170409 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1616412170487 ""}
{ "Warning" "0" "" "ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" 0 0 "Fitter" 0 0 1616412170487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616412176069 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "162 Block RAM " "Packed 162 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1616412176132 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Output Buffer " "Packed 16 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1616412176132 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616412176132 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1616412176585 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1616412176585 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1616412176585 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1616412176585 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 379 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 15186 14046 14942 0 0 ""}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1616412176585 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1616412176585 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1616412176585 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT_FOR_NO_COMP" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|pll1 0 " "PLL \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|pll1\" input clock inclk\[0\] may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|pll1 driven by pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[5\]~clkctrl which is OUTCLK output port of Clock enable block type node pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[5\]~clkctrl " "Input port INCLK\[0\] of node \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|pll1\" is driven by pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[5\]~clkctrl which is OUTCLK output port of Clock enable block type node pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|wire_pll1_clk\[5\]~clkctrl" {  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 45 2 0 } } { "altpll.tdf" "" { Text "b:/quartus16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "UM/ddr2/ddr2_12_phy_alt_mem_phy_pll.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_pll.v" 138 0 0 } } { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 2837 0 0 } } { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1087 0 0 } } { "UM/ddr2/ddr2_12_phy.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy.v" 224 0 0 } } { "UM/ddr2/ddr2_12_controller_phy.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_controller_phy.v" 387 0 0 } } { "UM/ddr2/ddr2_12.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12.v" 215 0 0 } } { "ddr2_ctrl_module/ddr2_interface2um.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2_interface2um.v" 132 0 0 } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 406 0 0 } } { "db/pll_0_altpll.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v" 46 -1 0 } } { "pll_0.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/pll_0.v" 114 0 0 } } { "pll_clk.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/pll_clk.v" 32 0 0 } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 1136 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1616412177303 ""}  } { { "db/altpll_quo3.tdf" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 45 2 0 } } { "altpll.tdf" "" { Text "b:/quartus16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "UM/ddr2/ddr2_12_phy_alt_mem_phy_pll.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_pll.v" 138 0 0 } } { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 2837 0 0 } } { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1087 0 0 } } { "UM/ddr2/ddr2_12_phy.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy.v" 224 0 0 } } { "UM/ddr2/ddr2_12_controller_phy.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_controller_phy.v" 387 0 0 } } { "UM/ddr2/ddr2_12.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12.v" 215 0 0 } } { "ddr2_ctrl_module/ddr2_interface2um.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2_interface2um.v" 132 0 0 } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 406 0 0 } }  } 0 15056 "PLL \"%1!s!\" input clock inclk\[%2!d!\] may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1616412177303 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_clk1 " "Node \"sfp_clk1\" is assigned to location or region, but does not exist in design" {  } { { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_clk1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616412178225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_clk1(n) " "Node \"sfp_clk1(n)\" is assigned to location or region, but does not exist in design" {  } { { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_clk1(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616412178225 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1616412178225 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:34 " "Fitter preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616412178225 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1616412178318 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1616412181579 ""}
{ "Info" "0" "" "ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "Fitter" 0 0 1616412181579 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1616412181657 ""}
{ "Warning" "0" "" "ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" 0 0 "Fitter" 0 0 1616412181657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616412184828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616412199192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616412199786 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616412256675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:57 " "Fitter placement operations ending: elapsed time is 00:00:57" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616412256675 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1616412260955 ""}
{ "Info" "0" "" "ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "Fitter" 0 0 1616412260955 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1616412261033 ""}
{ "Warning" "0" "" "ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" 0 0 "Fitter" 0 0 1616412261033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616412263995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 3.4% " "4e+03 ns of routing delay (approximately 3.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1616412303838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X12_Y22 X23_Y33 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X12_Y22 to location X23_Y33" {  } { { "loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X12_Y22 to location X23_Y33"} { { 12 { 0 ""} 12 22 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616412306790 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616412306790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1616412336608 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616412336608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:09 " "Fitter routing operations ending: elapsed time is 00:01:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616412336608 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1616412341631 ""}
{ "Info" "0" "" "ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "Fitter" 0 0 1616412341631 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Fitter" 0 0 1616412341710 ""}
{ "Warning" "0" "" "ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" 0 0 "Fitter" 0 0 1616412341710 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 71.10 " "Total time spent on timing analysis during the Fitter is 71.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616412345615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616412357262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616412359105 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616412359152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616412361324 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:28 " "Fitter post-fit operations ending: elapsed time is 00:00:28" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616412373668 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1616412376245 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "9 " "Following 9 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "vsc_smi_mdio a permanently enabled " "Pin vsc_smi_mdio has a permanently enabled output enable" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { vsc_smi_mdio } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vsc_smi_mdio" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1591 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616412376542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ddr2_ck a permanently enabled " "Pin ddr2_ck has a permanently enabled output enable" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { ddr2_ck } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2_ck" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1608 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616412376542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ddr2_ck_n a permanently enabled " "Pin ddr2_ck_n has a permanently enabled output enable" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { ddr2_ck_n } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2_ck_n" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1609 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616412376542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ddr2_dm\[0\] a permanently enabled " "Pin ddr2_dm\[0\] has a permanently enabled output enable" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { ddr2_dm[0] } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2_dm\[0\]" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1575 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616412376542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ddr2_dm\[1\] a permanently enabled " "Pin ddr2_dm\[1\] has a permanently enabled output enable" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { ddr2_dm[1] } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2_dm\[1\]" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1576 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616412376542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sfp_sda0 a permanently enabled " "Pin sfp_sda0 has a permanently enabled output enable" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp_sda0 } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_sda0" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1638 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616412376542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sfp_sda1 a permanently enabled " "Pin sfp_sda1 has a permanently enabled output enable" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp_sda1 } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_sda1" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1644 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616412376542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sfp_sda2 a permanently enabled " "Pin sfp_sda2 has a permanently enabled output enable" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp_sda2 } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_sda2" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1650 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616412376542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sfp_sda3 a permanently enabled " "Pin sfp_sda3 has a permanently enabled output enable" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { sfp_sda3 } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_sda3" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 201 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1656 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616412376542 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1616412376542 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ddr2_addr\[13\] GND " "Pin ddr2_addr\[13\] has GND driving its datain port" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { ddr2_addr[13] } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2_addr\[13\]" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1549 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1616412376542 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ddr2_addr\[14\] GND " "Pin ddr2_addr\[14\] has GND driving its datain port" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { ddr2_addr[14] } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2_addr\[14\]" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1550 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1616412376542 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ddr2_addr\[15\] GND " "Pin ddr2_addr\[15\] has GND driving its datain port" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { ddr2_addr[15] } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2_addr\[15\]" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1551 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1616412376542 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ddr2_bank_addr\[2\] GND " "Pin ddr2_bank_addr\[2\] has GND driving its datain port" {  } { { "b:/quartus16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/quartus16.0/quartus/bin64/pin_planner.ppl" { ddr2_bank_addr[2] } } } { "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "b:/quartus16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2_bank_addr\[2\]" } } } } { "netFPGAmini.v" "" { Text "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/" { { 0 { 0 ""} 0 1554 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1616412376542 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1616412376542 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.fit.smsg " "Generated suppressed messages file C:/Users/23507/Desktop/lab003/in2out3/netFPGAmini-2-3_restored/netFPGAmini.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616412379604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 89 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7072 " "Peak virtual memory: 7072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616412387597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 19:26:27 2021 " "Processing ended: Mon Mar 22 19:26:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616412387597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:07 " "Elapsed time: 00:04:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616412387597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:07 " "Total CPU time (on all processors): 00:07:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616412387597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616412387597 ""}
