{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755588345811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755588345811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 19 12:55:45 2025 " "Processing started: Tue Aug 19 12:55:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755588345811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1755588345811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sequence_detector -c sequence_detector --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sequence_detector -c sequence_detector --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1755588345811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1755588346109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1755588346109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tx_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_tb " "Found entity 1: uart_tx_tb" {  } { { "src/uart/uart_tx_tb.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/uart/uart_tx_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx_rx_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tx_rx_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_rx_tb " "Found entity 1: uart_tx_rx_tb" {  } { { "src/uart/uart_tx_rx_tb.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/uart/uart_tx_rx_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/uart/uart_tx.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/uart/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tb " "Found entity 1: uart_tb" {  } { { "src/uart/uart_tb.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/uart/uart_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/uart/uart_rx.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/uart/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "src/uart/uart.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/uart/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/transceiver_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/transceiver_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transceiver_tb " "Found entity 1: transceiver_tb" {  } { { "src/uart/transceiver_tb.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/uart/transceiver_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/transceiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/transceiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transceiver " "Found entity 1: transceiver" {  } { { "src/uart/transceiver.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/uart/transceiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/overlapping/tb_overlapping_sequence_detector_0110.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/overlapping/tb_overlapping_sequence_detector_0110.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_overlapping_sequence_detector_0110 " "Found entity 1: tb_overlapping_sequence_detector_0110" {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/overlapping/overlapping_sequence_detector_0110.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/overlapping/overlapping_sequence_detector_0110.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overlapping_sequence_detector_0110 " "Found entity 1: overlapping_sequence_detector_0110" {  } { { "src/overlapping/overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/overlapping_sequence_detector_0110.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755588352426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/non_overlapping/tb_sequence_detector_0110.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/non_overlapping/tb_sequence_detector_0110.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sequence_detector_0110 " "Found entity 1: tb_sequence_detector_0110" {  } { { "src/non_overlapping/tb_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/non_overlapping/tb_sequence_detector_0110.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588352436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755588352436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/non_overlapping/sequence_detector_0110.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/non_overlapping/sequence_detector_0110.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_detector_0110 " "Found entity 1: sequence_detector_0110" {  } { { "src/non_overlapping/sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/non_overlapping/sequence_detector_0110.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588352436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755588352436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_overlapping_sequence_detector_0110 " "Elaborating entity \"tb_overlapping_sequence_detector_0110\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1755588352456 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_overlapping_sequence_detector_0110.sv(10) " "Verilog HDL warning at tb_overlapping_sequence_detector_0110.sv(10): assignments to clk create a combinational loop" {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 10 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n=== Test 1: Simple 0110 sequence === tb_overlapping_sequence_detector_0110.sv(47) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(47): \\n=== Test 1: Simple 0110 sequence ===" {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "PASS: Simple 0110 - Expected: 1, Got: . tb_overlapping_sequence_detector_0110.sv(118) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(118): PASS: Simple 0110 - Expected: 1, Got: ." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 118 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "FAIL: Simple 0110 - Expected: 1, Got: . tb_overlapping_sequence_detector_0110.sv(120) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(120): FAIL: Simple 0110 - Expected: 1, Got: ." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 120 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n=== Test 2: Overlapping - Overlapped with old sequence === tb_overlapping_sequence_detector_0110.sv(55) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(55): \\n=== Test 2: Overlapping - Overlapped with old sequence ===" {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "PASS: Overlapping 0110 - Expected: 1, Got: . tb_overlapping_sequence_detector_0110.sv(118) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(118): PASS: Overlapping 0110 - Expected: 1, Got: ." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 118 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "FAIL: Overlapping 0110 - Expected: 1, Got: . tb_overlapping_sequence_detector_0110.sv(120) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(120): FAIL: Overlapping 0110 - Expected: 1, Got: ." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 120 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "PASS: Overlapping 0110 - Expected: 1, Got: . tb_overlapping_sequence_detector_0110.sv(118) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(118): PASS: Overlapping 0110 - Expected: 1, Got: ." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 118 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "FAIL: Overlapping 0110 - Expected: 1, Got: . tb_overlapping_sequence_detector_0110.sv(120) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(120): FAIL: Overlapping 0110 - Expected: 1, Got: ." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 120 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n=== Test 3: Partial sequence 011 then 0110 === tb_overlapping_sequence_detector_0110.sv(66) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(66): \\n=== Test 3: Partial sequence 011 then 0110 ===" {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 66 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "PASS: Should not detect now - Expected: 0, Got: . tb_overlapping_sequence_detector_0110.sv(118) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(118): PASS: Should not detect now - Expected: 0, Got: ." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 118 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "FAIL: Should not detect now - Expected: 0, Got: . tb_overlapping_sequence_detector_0110.sv(120) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(120): FAIL: Should not detect now - Expected: 0, Got: ." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 120 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "PASS: Restart after wrong bit - Expected: 1, Got: . tb_overlapping_sequence_detector_0110.sv(118) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(118): PASS: Restart after wrong bit - Expected: 1, Got: ." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 118 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "FAIL: Restart after wrong bit - Expected: 1, Got: . tb_overlapping_sequence_detector_0110.sv(120) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(120): FAIL: Restart after wrong bit - Expected: 1, Got: ." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 120 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n=== Test 4: Multiple 0s then 0110 === tb_overlapping_sequence_detector_0110.sv(79) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(79): \\n=== Test 4: Multiple 0s then 0110 ===" {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "PASS: Multiple 0s then 0110 - Expected: 1, Got: . tb_overlapping_sequence_detector_0110.sv(118) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(118): PASS: Multiple 0s then 0110 - Expected: 1, Got: ." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 118 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "FAIL: Multiple 0s then 0110 - Expected: 1, Got: . tb_overlapping_sequence_detector_0110.sv(120) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(120): FAIL: Multiple 0s then 0110 - Expected: 1, Got: ." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 120 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n=== Test 5: No detection - 0111 === tb_overlapping_sequence_detector_0110.sv(89) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(89): \\n=== Test 5: No detection - 0111 ===" {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 89 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "PASS: No detection for 0111 - Expected: 0, Got: . tb_overlapping_sequence_detector_0110.sv(118) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(118): PASS: No detection for 0111 - Expected: 0, Got: ." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 118 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "FAIL: No detection for 0111 - Expected: 0, Got: . tb_overlapping_sequence_detector_0110.sv(120) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(120): FAIL: No detection for 0111 - Expected: 0, Got: ." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 120 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_overlapping_sequence_detector_0110.sv(98) " "Verilog HDL warning at tb_overlapping_sequence_detector_0110.sv(98): ignoring unsupported system task" {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 98 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ERROR: Simulation timeout! Terminating... tb_overlapping_sequence_detector_0110.sv(128) " "Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(128): ERROR: Simulation timeout! Terminating..." {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 128 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_overlapping_sequence_detector_0110.sv(129) " "Verilog HDL warning at tb_overlapping_sequence_detector_0110.sv(129): ignoring unsupported system task" {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 129 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1755588352456 "|tb_overlapping_sequence_detector_0110"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overlapping_sequence_detector_0110 overlapping_sequence_detector_0110:dut " "Elaborating entity \"overlapping_sequence_detector_0110\" for hierarchy \"overlapping_sequence_detector_0110:dut\"" {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "dut" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588352471 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "clk" { Text "D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1755588352478 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1755588352478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755588352497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 19 12:55:52 2025 " "Processing ended: Tue Aug 19 12:55:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755588352497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755588352497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755588352497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1755588352497 ""}
