--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml fpga_main.twx fpga_main.ncd -o fpga_main.twr fpga_main.pcf
-ucf ports.ucf

Design file:              fpga_main.ncd
Physical constraint file: fpga_main.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<2>      |    1.647(R)|   -0.135(R)|Clk_BUFGP         |   0.000|
BTN<3>      |    1.742(R)|   -0.160(R)|Clk_BUFGP         |   0.000|
HallA<0>    |    5.516(R)|    0.469(R)|Clk_BUFGP         |   0.000|
HallA<1>    |    5.713(R)|    0.206(R)|Clk_BUFGP         |   0.000|
HallA<2>    |    3.091(R)|    0.449(R)|Clk_BUFGP         |   0.000|
HallB<0>    |    5.238(R)|    0.115(R)|Clk_BUFGP         |   0.000|
HallB<1>    |    5.130(R)|    0.025(R)|Clk_BUFGP         |   0.000|
HallB<2>    |    2.694(R)|    0.115(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock SPI_MClk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SPI_MOSI    |    0.919(R)|    0.839(R)|SPI_MClk_BUFGP    |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN<0>       |    8.993(R)|Clk_BUFGP         |   0.000|
AN<1>       |    8.856(R)|Clk_BUFGP         |   0.000|
AN<2>       |    9.096(R)|Clk_BUFGP         |   0.000|
AN<3>       |    8.583(R)|Clk_BUFGP         |   0.000|
MotorA<0>   |   16.127(R)|Clk_BUFGP         |   0.000|
MotorA<1>   |   16.766(R)|Clk_BUFGP         |   0.000|
MotorA<2>   |   10.293(R)|Clk_BUFGP         |   0.000|
MotorB<0>   |   17.136(R)|Clk_BUFGP         |   0.000|
MotorB<1>   |   17.654(R)|Clk_BUFGP         |   0.000|
MotorB<2>   |   11.084(R)|Clk_BUFGP         |   0.000|
Seg<0>      |   15.939(R)|Clk_BUFGP         |   0.000|
Seg<1>      |   15.580(R)|Clk_BUFGP         |   0.000|
Seg<2>      |   16.032(R)|Clk_BUFGP         |   0.000|
Seg<3>      |   15.389(R)|Clk_BUFGP         |   0.000|
Seg<4>      |   15.936(R)|Clk_BUFGP         |   0.000|
Seg<5>      |   15.437(R)|Clk_BUFGP         |   0.000|
Seg<6>      |   16.325(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock SPI_MClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SPI_MISO    |    8.693(F)|SPI_MClk_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock SPI_SS to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |    6.021(R)|SPI_SS_IBUF       |   0.000|
LED<1>      |    6.021(R)|SPI_SS_IBUF       |   0.000|
LED<2>      |    6.028(R)|SPI_SS_IBUF       |   0.000|
LED<3>      |    6.028(R)|SPI_SS_IBUF       |   0.000|
LED<4>      |    6.034(R)|SPI_SS_IBUF       |   0.000|
LED<5>      |    6.034(R)|SPI_SS_IBUF       |   0.000|
LED<6>      |    6.037(R)|SPI_SS_IBUF       |   0.000|
LED<7>      |    6.037(R)|SPI_SS_IBUF       |   0.000|
MotorA<0>   |   15.704(R)|SPI_SS_IBUF       |   0.000|
MotorA<1>   |   16.343(R)|SPI_SS_IBUF       |   0.000|
MotorA<2>   |   10.070(R)|SPI_SS_IBUF       |   0.000|
MotorB<0>   |   15.893(R)|SPI_SS_IBUF       |   0.000|
MotorB<1>   |   16.413(R)|SPI_SS_IBUF       |   0.000|
MotorB<2>   |    9.684(R)|SPI_SS_IBUF       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.680|         |         |         |
SPI_SS         |    9.054|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_MClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPI_MClk       |    1.830|         |         |    1.669|
SPI_SS         |    1.600|    1.600|    1.054|    1.054|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_SS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.218|         |         |         |
SPI_MClk       |    6.572|         |         |         |
SPI_SS         |    2.506|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BTN<0>         |Seg<0>         |   10.003|
BTN<0>         |Seg<1>         |   10.066|
BTN<0>         |Seg<2>         |   10.022|
BTN<0>         |Seg<3>         |    9.491|
BTN<0>         |Seg<4>         |   10.402|
BTN<0>         |Seg<5>         |   10.049|
BTN<0>         |Seg<6>         |   10.315|
---------------+---------------+---------+


Analysis completed Mon May 12 13:27:47 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



