m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/100/Lab8_provided/simulation/modelsim
valtera_reset_controller
Z1 !s110 1606029301
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
IOz`=hd1]m3W44c@Kc9E^l2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1605605343
8D:/100/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v
FD:/100/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v
L0 42
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1606029300.000000
!s107 D:/100/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/100/Lab8_provided/lab8_soc/synthesis/submodules|D:/100/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v|
!i113 1
Z6 o-vlog01compat -work lab8_soc
Z7 !s92 -vlog01compat -work lab8_soc +incdir+D:/100/Lab8_provided/lab8_soc/synthesis/submodules
Z8 tCvgOpt 0
valtera_reset_synchronizer
R1
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
In4Mdz1gfH76NSHK6PCOGi3
R2
R0
R3
8D:/100/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v
FD:/100/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R4
r1
!s85 0
31
Z9 !s108 1606029301.000000
!s107 D:/100/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/100/Lab8_provided/lab8_soc/synthesis/submodules|D:/100/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R6
R7
R8
vlab8_soc
!s110 1606029300
!i10b 1
!s100 BRED250iMbO=JEQab_inB0
ImLTzaOW1^gK4hWDImcN9j1
R2
R0
w1605605247
8D:/100/Lab8_provided/lab8_soc/synthesis/lab8_soc.v
FD:/100/Lab8_provided/lab8_soc/synthesis/lab8_soc.v
L0 6
R4
r1
!s85 0
31
R5
!s107 D:/100/Lab8_provided/lab8_soc/synthesis/lab8_soc.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/100/Lab8_provided/lab8_soc/synthesis|D:/100/Lab8_provided/lab8_soc/synthesis/lab8_soc.v|
!i113 1
R6
!s92 -vlog01compat -work lab8_soc +incdir+D:/100/Lab8_provided/lab8_soc/synthesis
R8
vlab8_soc_mm_interconnect_0
R1
!i10b 1
!s100 fo2WHzGi6B8c=l?7U27C[3
I>bb=4ESoR[BnhzbM5E^z`1
R2
R0
R3
8D:/100/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v
FD:/100/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v
L0 9
R4
r1
!s85 0
31
R9
!s107 D:/100/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/100/Lab8_provided/lab8_soc/synthesis/submodules|D:/100/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v|
!i113 1
R6
R7
R8
vlab8_soc_mm_interconnect_0_avalon_st_adapter
R1
!i10b 1
!s100 43o2z_MeJJ_gDmMW?:a5n0
IE>zV14IDfFN5JIgF]01c32
R2
R0
w1605605353
8D:/100/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v
FD:/100/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v
L0 9
R4
r1
!s85 0
31
R9
!s107 D:/100/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/100/Lab8_provided/lab8_soc/synthesis/submodules|D:/100/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R6
R7
R8
